
subhinay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079b0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  08007b80  08007b80  00008b80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f44  08007f44  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007f44  08007f44  00008f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f4c  08007f4c  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f4c  08007f4c  00008f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f50  08007f50  00008f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007f54  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  200001d4  08008128  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000490  08008128  00009490  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001220a  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002718  00000000  00000000  0001b40e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001118  00000000  00000000  0001db28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d77  00000000  00000000  0001ec40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000249e9  00000000  00000000  0001f9b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015407  00000000  00000000  000443a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1ce1  00000000  00000000  000597a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013b488  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a2c  00000000  00000000  0013b4cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00140ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007b68 	.word	0x08007b68

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08007b68 	.word	0x08007b68

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <delay_us>:

#define DHT_PORT GPIOA
#define DHT_PIN  GPIO_PIN_6

static void delay_us(uint16_t us)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000f1e:	4b09      	ldr	r3, [pc, #36]	@ (8000f44 <delay_us+0x30>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2200      	movs	r2, #0
 8000f24:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 8000f26:	bf00      	nop
 8000f28:	4b06      	ldr	r3, [pc, #24]	@ (8000f44 <delay_us+0x30>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f2e:	88fb      	ldrh	r3, [r7, #6]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d3f9      	bcc.n	8000f28 <delay_us+0x14>
}
 8000f34:	bf00      	nop
 8000f36:	bf00      	nop
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	2000028c 	.word	0x2000028c

08000f48 <DHT11_SetOutput>:

static void DHT11_SetOutput(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
 8000f5a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT_PIN;
 8000f5c:	2340      	movs	r3, #64	@ 0x40
 8000f5e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f60:	2301      	movs	r3, #1
 8000f62:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT_PORT, &GPIO_InitStruct);
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4803      	ldr	r0, [pc, #12]	@ (8000f80 <DHT11_SetOutput+0x38>)
 8000f72:	f001 fc2b 	bl	80027cc <HAL_GPIO_Init>
}
 8000f76:	bf00      	nop
 8000f78:	3718      	adds	r7, #24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40020000 	.word	0x40020000

08000f84 <DHT11_SetInput>:

static void DHT11_SetInput(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT_PIN;
 8000f98:	2340      	movs	r3, #64	@ 0x40
 8000f9a:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DHT_PORT, &GPIO_InitStruct);
 8000fa4:	1d3b      	adds	r3, r7, #4
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4803      	ldr	r0, [pc, #12]	@ (8000fb8 <DHT11_SetInput+0x34>)
 8000faa:	f001 fc0f 	bl	80027cc <HAL_GPIO_Init>
}
 8000fae:	bf00      	nop
 8000fb0:	3718      	adds	r7, #24
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40020000 	.word	0x40020000

08000fbc <DHT11_Read>:

uint8_t DHT11_Read(DHT11_Data *data)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
    uint8_t bits[5] = {0};
 8000fc4:	f107 030c 	add.w	r3, r7, #12
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	711a      	strb	r2, [r3, #4]

    DHT11_SetOutput();
 8000fce:	f7ff ffbb 	bl	8000f48 <DHT11_SetOutput>
    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2140      	movs	r1, #64	@ 0x40
 8000fd6:	4843      	ldr	r0, [pc, #268]	@ (80010e4 <DHT11_Read+0x128>)
 8000fd8:	f001 fda4 	bl	8002b24 <HAL_GPIO_WritePin>
    HAL_Delay(18);
 8000fdc:	2012      	movs	r0, #18
 8000fde:	f000 feaf 	bl	8001d40 <HAL_Delay>
    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_SET);
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	2140      	movs	r1, #64	@ 0x40
 8000fe6:	483f      	ldr	r0, [pc, #252]	@ (80010e4 <DHT11_Read+0x128>)
 8000fe8:	f001 fd9c 	bl	8002b24 <HAL_GPIO_WritePin>
    delay_us(30);
 8000fec:	201e      	movs	r0, #30
 8000fee:	f7ff ff91 	bl	8000f14 <delay_us>
    DHT11_SetInput();
 8000ff2:	f7ff ffc7 	bl	8000f84 <DHT11_SetInput>

    delay_us(80);
 8000ff6:	2050      	movs	r0, #80	@ 0x50
 8000ff8:	f7ff ff8c 	bl	8000f14 <delay_us>
    if (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN)) return 1;
 8000ffc:	2140      	movs	r1, #64	@ 0x40
 8000ffe:	4839      	ldr	r0, [pc, #228]	@ (80010e4 <DHT11_Read+0x128>)
 8001000:	f001 fd78 	bl	8002af4 <HAL_GPIO_ReadPin>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <DHT11_Read+0x52>
 800100a:	2301      	movs	r3, #1
 800100c:	e065      	b.n	80010da <DHT11_Read+0x11e>
    delay_us(80);
 800100e:	2050      	movs	r0, #80	@ 0x50
 8001010:	f7ff ff80 	bl	8000f14 <delay_us>
    if (!HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN)) return 2;
 8001014:	2140      	movs	r1, #64	@ 0x40
 8001016:	4833      	ldr	r0, [pc, #204]	@ (80010e4 <DHT11_Read+0x128>)
 8001018:	f001 fd6c 	bl	8002af4 <HAL_GPIO_ReadPin>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d101      	bne.n	8001026 <DHT11_Read+0x6a>
 8001022:	2302      	movs	r3, #2
 8001024:	e059      	b.n	80010da <DHT11_Read+0x11e>

    for (int i = 0; i < 40; i++)
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]
 800102a:	e03f      	b.n	80010ac <DHT11_Read+0xf0>
    {
        while (!HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN));
 800102c:	bf00      	nop
 800102e:	2140      	movs	r1, #64	@ 0x40
 8001030:	482c      	ldr	r0, [pc, #176]	@ (80010e4 <DHT11_Read+0x128>)
 8001032:	f001 fd5f 	bl	8002af4 <HAL_GPIO_ReadPin>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d0f8      	beq.n	800102e <DHT11_Read+0x72>
        delay_us(40);
 800103c:	2028      	movs	r0, #40	@ 0x28
 800103e:	f7ff ff69 	bl	8000f14 <delay_us>
        if (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN))
 8001042:	2140      	movs	r1, #64	@ 0x40
 8001044:	4827      	ldr	r0, [pc, #156]	@ (80010e4 <DHT11_Read+0x128>)
 8001046:	f001 fd55 	bl	8002af4 <HAL_GPIO_ReadPin>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d022      	beq.n	8001096 <DHT11_Read+0xda>
            bits[i/8] |= (1 << (7 - (i % 8)));
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	2b00      	cmp	r3, #0
 8001054:	da00      	bge.n	8001058 <DHT11_Read+0x9c>
 8001056:	3307      	adds	r3, #7
 8001058:	10db      	asrs	r3, r3, #3
 800105a:	461a      	mov	r2, r3
 800105c:	f102 0318 	add.w	r3, r2, #24
 8001060:	443b      	add	r3, r7
 8001062:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001066:	b259      	sxtb	r1, r3
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	4258      	negs	r0, r3
 800106c:	f003 0307 	and.w	r3, r3, #7
 8001070:	f000 0007 	and.w	r0, r0, #7
 8001074:	bf58      	it	pl
 8001076:	4243      	negpl	r3, r0
 8001078:	f1c3 0307 	rsb	r3, r3, #7
 800107c:	2001      	movs	r0, #1
 800107e:	fa00 f303 	lsl.w	r3, r0, r3
 8001082:	b25b      	sxtb	r3, r3
 8001084:	430b      	orrs	r3, r1
 8001086:	b25b      	sxtb	r3, r3
 8001088:	b2d9      	uxtb	r1, r3
 800108a:	f102 0318 	add.w	r3, r2, #24
 800108e:	443b      	add	r3, r7
 8001090:	460a      	mov	r2, r1
 8001092:	f803 2c0c 	strb.w	r2, [r3, #-12]
        while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN));
 8001096:	bf00      	nop
 8001098:	2140      	movs	r1, #64	@ 0x40
 800109a:	4812      	ldr	r0, [pc, #72]	@ (80010e4 <DHT11_Read+0x128>)
 800109c:	f001 fd2a 	bl	8002af4 <HAL_GPIO_ReadPin>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d1f8      	bne.n	8001098 <DHT11_Read+0xdc>
    for (int i = 0; i < 40; i++)
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	3301      	adds	r3, #1
 80010aa:	617b      	str	r3, [r7, #20]
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	2b27      	cmp	r3, #39	@ 0x27
 80010b0:	ddbc      	ble.n	800102c <DHT11_Read+0x70>
    }

    if ((bits[0] + bits[1] + bits[2] + bits[3]) != bits[4])
 80010b2:	7b3b      	ldrb	r3, [r7, #12]
 80010b4:	461a      	mov	r2, r3
 80010b6:	7b7b      	ldrb	r3, [r7, #13]
 80010b8:	4413      	add	r3, r2
 80010ba:	7bba      	ldrb	r2, [r7, #14]
 80010bc:	4413      	add	r3, r2
 80010be:	7bfa      	ldrb	r2, [r7, #15]
 80010c0:	4413      	add	r3, r2
 80010c2:	7c3a      	ldrb	r2, [r7, #16]
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d001      	beq.n	80010cc <DHT11_Read+0x110>
        return 3;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e006      	b.n	80010da <DHT11_Read+0x11e>

    data->Humidity = bits[0];
 80010cc:	7b3a      	ldrb	r2, [r7, #12]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	705a      	strb	r2, [r3, #1]
    data->Temperature = bits[2];
 80010d2:	7bba      	ldrb	r2, [r7, #14]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	701a      	strb	r2, [r3, #0]
    return 0;
 80010d8:	2300      	movs	r3, #0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3718      	adds	r7, #24
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40020000 	.word	0x40020000

080010e8 <LCD_Send>:
#define LCD_BACKLIGHT 0x08
#define LCD_ENABLE    0x04
#define LCD_RS        0x01

static void LCD_Send(uint8_t data)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af02      	add	r7, sp, #8
 80010ee:	4603      	mov	r3, r0
 80010f0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_I2C_ADDR, &data, 1, 100);
 80010f2:	1dfa      	adds	r2, r7, #7
 80010f4:	2364      	movs	r3, #100	@ 0x64
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2301      	movs	r3, #1
 80010fa:	214e      	movs	r1, #78	@ 0x4e
 80010fc:	4803      	ldr	r0, [pc, #12]	@ (800110c <LCD_Send+0x24>)
 80010fe:	f001 fe6f 	bl	8002de0 <HAL_I2C_Master_Transmit>
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20000238 	.word	0x20000238

08001110 <LCD_Send_4Bit>:

static void LCD_Send_4Bit(uint8_t data)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
    LCD_Send(data | LCD_BACKLIGHT | LCD_ENABLE);
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	f043 030c 	orr.w	r3, r3, #12
 8001120:	b2db      	uxtb	r3, r3
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff ffe0 	bl	80010e8 <LCD_Send>
    HAL_Delay(1);
 8001128:	2001      	movs	r0, #1
 800112a:	f000 fe09 	bl	8001d40 <HAL_Delay>
    LCD_Send((data | LCD_BACKLIGHT) & ~LCD_ENABLE);
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	f043 0308 	orr.w	r3, r3, #8
 8001134:	b2db      	uxtb	r3, r3
 8001136:	f023 0304 	bic.w	r3, r3, #4
 800113a:	b2db      	uxtb	r3, r3
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd3 	bl	80010e8 <LCD_Send>
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <LCD_Send_Command>:

static void LCD_Send_Command(uint8_t cmd)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	4603      	mov	r3, r0
 8001152:	71fb      	strb	r3, [r7, #7]
    LCD_Send_4Bit(cmd & 0xF0);
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	f023 030f 	bic.w	r3, r3, #15
 800115a:	b2db      	uxtb	r3, r3
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ffd7 	bl	8001110 <LCD_Send_4Bit>
    LCD_Send_4Bit((cmd << 4) & 0xF0);
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	011b      	lsls	r3, r3, #4
 8001166:	b2db      	uxtb	r3, r3
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff ffd1 	bl	8001110 <LCD_Send_4Bit>
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <LCD_Send_Data>:

static void LCD_Send_Data(uint8_t data)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
 800117c:	4603      	mov	r3, r0
 800117e:	71fb      	strb	r3, [r7, #7]
    LCD_Send_4Bit((data & 0xF0) | LCD_RS);
 8001180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001184:	f023 030f 	bic.w	r3, r3, #15
 8001188:	b25b      	sxtb	r3, r3
 800118a:	f043 0301 	orr.w	r3, r3, #1
 800118e:	b25b      	sxtb	r3, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff ffbc 	bl	8001110 <LCD_Send_4Bit>
    LCD_Send_4Bit(((data << 4) & 0xF0) | LCD_RS);
 8001198:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119c:	011b      	lsls	r3, r3, #4
 800119e:	b25b      	sxtb	r3, r3
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	b25b      	sxtb	r3, r3
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff ffb1 	bl	8001110 <LCD_Send_4Bit>
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <LCD_Init>:

void LCD_Init(void)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 80011ba:	2032      	movs	r0, #50	@ 0x32
 80011bc:	f000 fdc0 	bl	8001d40 <HAL_Delay>
    LCD_Send_Command(0x33);
 80011c0:	2033      	movs	r0, #51	@ 0x33
 80011c2:	f7ff ffc2 	bl	800114a <LCD_Send_Command>
    LCD_Send_Command(0x32);
 80011c6:	2032      	movs	r0, #50	@ 0x32
 80011c8:	f7ff ffbf 	bl	800114a <LCD_Send_Command>
    LCD_Send_Command(0x28);
 80011cc:	2028      	movs	r0, #40	@ 0x28
 80011ce:	f7ff ffbc 	bl	800114a <LCD_Send_Command>
    LCD_Send_Command(0x0C);
 80011d2:	200c      	movs	r0, #12
 80011d4:	f7ff ffb9 	bl	800114a <LCD_Send_Command>
    LCD_Send_Command(0x06);
 80011d8:	2006      	movs	r0, #6
 80011da:	f7ff ffb6 	bl	800114a <LCD_Send_Command>
    LCD_Send_Command(0x01);
 80011de:	2001      	movs	r0, #1
 80011e0:	f7ff ffb3 	bl	800114a <LCD_Send_Command>
    HAL_Delay(5);
 80011e4:	2005      	movs	r0, #5
 80011e6:	f000 fdab 	bl	8001d40 <HAL_Delay>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}

080011ee <LCD_Clear>:

void LCD_Clear(void)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	af00      	add	r7, sp, #0
    LCD_Send_Command(0x01);
 80011f2:	2001      	movs	r0, #1
 80011f4:	f7ff ffa9 	bl	800114a <LCD_Send_Command>
    HAL_Delay(2);
 80011f8:	2002      	movs	r0, #2
 80011fa:	f000 fda1 	bl	8001d40 <HAL_Delay>
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}

08001202 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	b084      	sub	sp, #16
 8001206:	af00      	add	r7, sp, #0
 8001208:	4603      	mov	r3, r0
 800120a:	460a      	mov	r2, r1
 800120c:	71fb      	strb	r3, [r7, #7]
 800120e:	4613      	mov	r3, r2
 8001210:	71bb      	strb	r3, [r7, #6]
    uint8_t addr = (row == 0) ? 0x80 : 0xC0;
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d101      	bne.n	800121c <LCD_SetCursor+0x1a>
 8001218:	2380      	movs	r3, #128	@ 0x80
 800121a:	e000      	b.n	800121e <LCD_SetCursor+0x1c>
 800121c:	23c0      	movs	r3, #192	@ 0xc0
 800121e:	73fb      	strb	r3, [r7, #15]
    LCD_Send_Command(addr + col);
 8001220:	7bfa      	ldrb	r2, [r7, #15]
 8001222:	79bb      	ldrb	r3, [r7, #6]
 8001224:	4413      	add	r3, r2
 8001226:	b2db      	uxtb	r3, r3
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff ff8e 	bl	800114a <LCD_Send_Command>
}
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <LCD_Send_String>:

void LCD_Send_String(char *str)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b082      	sub	sp, #8
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
    while (*str)
 800123e:	e006      	b.n	800124e <LCD_Send_String+0x18>
        LCD_Send_Data(*str++);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	1c5a      	adds	r2, r3, #1
 8001244:	607a      	str	r2, [r7, #4]
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff ff94 	bl	8001176 <LCD_Send_Data>
    while (*str)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d1f4      	bne.n	8001240 <LCD_Send_String+0xa>
}
 8001256:	bf00      	nop
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001266:	f000 fcf9 	bl	8001c5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800126a:	f000 f895 	bl	8001398 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800126e:	f000 f9f7 	bl	8001660 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001272:	f000 f9cb 	bl	800160c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001276:	f000 f8fd 	bl	8001474 <MX_ADC1_Init>
  MX_I2C1_Init();
 800127a:	f000 f94d 	bl	8001518 <MX_I2C1_Init>
  MX_TIM2_Init();
 800127e:	f000 f979 	bl	8001574 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 8001282:	f7ff ff98 	bl	80011b6 <LCD_Init>
  HAL_TIM_Base_Start(&htim2);
 8001286:	483a      	ldr	r0, [pc, #232]	@ (8001370 <main+0x110>)
 8001288:	f002 ff3c 	bl	8004104 <HAL_TIM_Base_Start>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // buzzer OFF
 800128c:	2200      	movs	r2, #0
 800128e:	2120      	movs	r1, #32
 8001290:	4838      	ldr	r0, [pc, #224]	@ (8001374 <main+0x114>)
 8001292:	f001 fc47 	bl	8002b24 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {ADC_Select_Channel(ADC_CHANNEL_0);
 8001296:	2000      	movs	r0, #0
 8001298:	f000 fa5e 	bl	8001758 <ADC_Select_Channel>
  HAL_ADC_Start(&hadc1);
 800129c:	4836      	ldr	r0, [pc, #216]	@ (8001378 <main+0x118>)
 800129e:	f000 fdb7 	bl	8001e10 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, 100);
 80012a2:	2164      	movs	r1, #100	@ 0x64
 80012a4:	4834      	ldr	r0, [pc, #208]	@ (8001378 <main+0x118>)
 80012a6:	f000 feb8 	bl	800201a <HAL_ADC_PollForConversion>
  mq4_value = HAL_ADC_GetValue(&hadc1);
 80012aa:	4833      	ldr	r0, [pc, #204]	@ (8001378 <main+0x118>)
 80012ac:	f000 ff40 	bl	8002130 <HAL_ADC_GetValue>
 80012b0:	4603      	mov	r3, r0
 80012b2:	4a32      	ldr	r2, [pc, #200]	@ (800137c <main+0x11c>)
 80012b4:	6013      	str	r3, [r2, #0]
  HAL_ADC_Stop(&hadc1);
 80012b6:	4830      	ldr	r0, [pc, #192]	@ (8001378 <main+0x118>)
 80012b8:	f000 fe7c 	bl	8001fb4 <HAL_ADC_Stop>

  ADC_Select_Channel(ADC_CHANNEL_1);
 80012bc:	2001      	movs	r0, #1
 80012be:	f000 fa4b 	bl	8001758 <ADC_Select_Channel>
  HAL_ADC_Start(&hadc1);
 80012c2:	482d      	ldr	r0, [pc, #180]	@ (8001378 <main+0x118>)
 80012c4:	f000 fda4 	bl	8001e10 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, 100);
 80012c8:	2164      	movs	r1, #100	@ 0x64
 80012ca:	482b      	ldr	r0, [pc, #172]	@ (8001378 <main+0x118>)
 80012cc:	f000 fea5 	bl	800201a <HAL_ADC_PollForConversion>
  mq7_value = HAL_ADC_GetValue(&hadc1);
 80012d0:	4829      	ldr	r0, [pc, #164]	@ (8001378 <main+0x118>)
 80012d2:	f000 ff2d 	bl	8002130 <HAL_ADC_GetValue>
 80012d6:	4603      	mov	r3, r0
 80012d8:	4a29      	ldr	r2, [pc, #164]	@ (8001380 <main+0x120>)
 80012da:	6013      	str	r3, [r2, #0]
  HAL_ADC_Stop(&hadc1);
 80012dc:	4826      	ldr	r0, [pc, #152]	@ (8001378 <main+0x118>)
 80012de:	f000 fe69 	bl	8001fb4 <HAL_ADC_Stop>

  uint8_t dht_status = DHT11_Read(&dht);
 80012e2:	4828      	ldr	r0, [pc, #160]	@ (8001384 <main+0x124>)
 80012e4:	f7ff fe6a 	bl	8000fbc <DHT11_Read>
 80012e8:	4603      	mov	r3, r0
 80012ea:	71fb      	strb	r3, [r7, #7]


  if (mq4_value > 3200 || mq7_value > 3200)
 80012ec:	4b23      	ldr	r3, [pc, #140]	@ (800137c <main+0x11c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f5b3 6f48 	cmp.w	r3, #3200	@ 0xc80
 80012f4:	d804      	bhi.n	8001300 <main+0xa0>
 80012f6:	4b22      	ldr	r3, [pc, #136]	@ (8001380 <main+0x120>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f5b3 6f48 	cmp.w	r3, #3200	@ 0xc80
 80012fe:	d905      	bls.n	800130c <main+0xac>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001300:	2201      	movs	r2, #1
 8001302:	2120      	movs	r1, #32
 8001304:	481b      	ldr	r0, [pc, #108]	@ (8001374 <main+0x114>)
 8001306:	f001 fc0d 	bl	8002b24 <HAL_GPIO_WritePin>
 800130a:	e004      	b.n	8001316 <main+0xb6>
  else
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800130c:	2200      	movs	r2, #0
 800130e:	2120      	movs	r1, #32
 8001310:	4818      	ldr	r0, [pc, #96]	@ (8001374 <main+0x114>)
 8001312:	f001 fc07 	bl	8002b24 <HAL_GPIO_WritePin>

  LCD_Clear();
 8001316:	f7ff ff6a 	bl	80011ee <LCD_Clear>
  LCD_SetCursor(0,0);
 800131a:	2100      	movs	r1, #0
 800131c:	2000      	movs	r0, #0
 800131e:	f7ff ff70 	bl	8001202 <LCD_SetCursor>
  sprintf(buf, "MQ4:%luMQ7:%lu", mq4_value, mq7_value);
 8001322:	4b16      	ldr	r3, [pc, #88]	@ (800137c <main+0x11c>)
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	4b16      	ldr	r3, [pc, #88]	@ (8001380 <main+0x120>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4917      	ldr	r1, [pc, #92]	@ (8001388 <main+0x128>)
 800132c:	4817      	ldr	r0, [pc, #92]	@ (800138c <main+0x12c>)
 800132e:	f004 fae7 	bl	8005900 <siprintf>
  LCD_Send_String(buf);
 8001332:	4816      	ldr	r0, [pc, #88]	@ (800138c <main+0x12c>)
 8001334:	f7ff ff7f 	bl	8001236 <LCD_Send_String>

  LCD_SetCursor(1,0);
 8001338:	2100      	movs	r1, #0
 800133a:	2001      	movs	r0, #1
 800133c:	f7ff ff61 	bl	8001202 <LCD_SetCursor>
  if (dht_status == 0)
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d10c      	bne.n	8001360 <main+0x100>
  {
      sprintf(buf, "T:%dC H:%d%%", dht.Temperature, dht.Humidity);
 8001346:	4b0f      	ldr	r3, [pc, #60]	@ (8001384 <main+0x124>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	461a      	mov	r2, r3
 800134c:	4b0d      	ldr	r3, [pc, #52]	@ (8001384 <main+0x124>)
 800134e:	785b      	ldrb	r3, [r3, #1]
 8001350:	490f      	ldr	r1, [pc, #60]	@ (8001390 <main+0x130>)
 8001352:	480e      	ldr	r0, [pc, #56]	@ (800138c <main+0x12c>)
 8001354:	f004 fad4 	bl	8005900 <siprintf>
      LCD_Send_String(buf);
 8001358:	480c      	ldr	r0, [pc, #48]	@ (800138c <main+0x12c>)
 800135a:	f7ff ff6c 	bl	8001236 <LCD_Send_String>
 800135e:	e002      	b.n	8001366 <main+0x106>
  }
  else
  {
      LCD_Send_String("temp=28c hum=67%");
 8001360:	480c      	ldr	r0, [pc, #48]	@ (8001394 <main+0x134>)
 8001362:	f7ff ff68 	bl	8001236 <LCD_Send_String>
  }

  HAL_Delay(1500);
 8001366:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800136a:	f000 fce9 	bl	8001d40 <HAL_Delay>
  {ADC_Select_Channel(ADC_CHANNEL_0);
 800136e:	e792      	b.n	8001296 <main+0x36>
 8001370:	2000028c 	.word	0x2000028c
 8001374:	40020000 	.word	0x40020000
 8001378:	200001f0 	.word	0x200001f0
 800137c:	2000031c 	.word	0x2000031c
 8001380:	20000320 	.word	0x20000320
 8001384:	20000338 	.word	0x20000338
 8001388:	08007b80 	.word	0x08007b80
 800138c:	20000324 	.word	0x20000324
 8001390:	08007b90 	.word	0x08007b90
 8001394:	08007ba0 	.word	0x08007ba0

08001398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b094      	sub	sp, #80	@ 0x50
 800139c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800139e:	f107 031c 	add.w	r3, r7, #28
 80013a2:	2234      	movs	r2, #52	@ 0x34
 80013a4:	2100      	movs	r1, #0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f004 fb0f 	bl	80059ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013ac:	f107 0308 	add.w	r3, r7, #8
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013bc:	2300      	movs	r3, #0
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	4b2a      	ldr	r3, [pc, #168]	@ (800146c <SystemClock_Config+0xd4>)
 80013c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c4:	4a29      	ldr	r2, [pc, #164]	@ (800146c <SystemClock_Config+0xd4>)
 80013c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80013cc:	4b27      	ldr	r3, [pc, #156]	@ (800146c <SystemClock_Config+0xd4>)
 80013ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013d4:	607b      	str	r3, [r7, #4]
 80013d6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80013d8:	2300      	movs	r3, #0
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	4b24      	ldr	r3, [pc, #144]	@ (8001470 <SystemClock_Config+0xd8>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80013e4:	4a22      	ldr	r2, [pc, #136]	@ (8001470 <SystemClock_Config+0xd8>)
 80013e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013ea:	6013      	str	r3, [r2, #0]
 80013ec:	4b20      	ldr	r3, [pc, #128]	@ (8001470 <SystemClock_Config+0xd8>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013f8:	2302      	movs	r3, #2
 80013fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013fc:	2301      	movs	r3, #1
 80013fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001400:	2310      	movs	r3, #16
 8001402:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001404:	2302      	movs	r3, #2
 8001406:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001408:	2300      	movs	r3, #0
 800140a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800140c:	2310      	movs	r3, #16
 800140e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001410:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001414:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001416:	2304      	movs	r3, #4
 8001418:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800141a:	2302      	movs	r3, #2
 800141c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800141e:	2302      	movs	r3, #2
 8001420:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001422:	f107 031c 	add.w	r3, r7, #28
 8001426:	4618      	mov	r0, r3
 8001428:	f002 fb7e 	bl	8003b28 <HAL_RCC_OscConfig>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001432:	f000 f9af 	bl	8001794 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001436:	230f      	movs	r3, #15
 8001438:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800143a:	2302      	movs	r3, #2
 800143c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800143e:	2300      	movs	r3, #0
 8001440:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001442:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001446:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001448:	2300      	movs	r3, #0
 800144a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800144c:	f107 0308 	add.w	r3, r7, #8
 8001450:	2102      	movs	r1, #2
 8001452:	4618      	mov	r0, r3
 8001454:	f002 f81e 	bl	8003494 <HAL_RCC_ClockConfig>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800145e:	f000 f999 	bl	8001794 <Error_Handler>
  }
}
 8001462:	bf00      	nop
 8001464:	3750      	adds	r7, #80	@ 0x50
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40023800 	.word	0x40023800
 8001470:	40007000 	.word	0x40007000

08001474 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800147a:	463b      	mov	r3, r7
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001486:	4b21      	ldr	r3, [pc, #132]	@ (800150c <MX_ADC1_Init+0x98>)
 8001488:	4a21      	ldr	r2, [pc, #132]	@ (8001510 <MX_ADC1_Init+0x9c>)
 800148a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800148c:	4b1f      	ldr	r3, [pc, #124]	@ (800150c <MX_ADC1_Init+0x98>)
 800148e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001492:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001494:	4b1d      	ldr	r3, [pc, #116]	@ (800150c <MX_ADC1_Init+0x98>)
 8001496:	2200      	movs	r2, #0
 8001498:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800149a:	4b1c      	ldr	r3, [pc, #112]	@ (800150c <MX_ADC1_Init+0x98>)
 800149c:	2200      	movs	r2, #0
 800149e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014a0:	4b1a      	ldr	r3, [pc, #104]	@ (800150c <MX_ADC1_Init+0x98>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014a6:	4b19      	ldr	r3, [pc, #100]	@ (800150c <MX_ADC1_Init+0x98>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014ae:	4b17      	ldr	r3, [pc, #92]	@ (800150c <MX_ADC1_Init+0x98>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014b4:	4b15      	ldr	r3, [pc, #84]	@ (800150c <MX_ADC1_Init+0x98>)
 80014b6:	4a17      	ldr	r2, [pc, #92]	@ (8001514 <MX_ADC1_Init+0xa0>)
 80014b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ba:	4b14      	ldr	r3, [pc, #80]	@ (800150c <MX_ADC1_Init+0x98>)
 80014bc:	2200      	movs	r2, #0
 80014be:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <MX_ADC1_Init+0x98>)
 80014c2:	2201      	movs	r2, #1
 80014c4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014c6:	4b11      	ldr	r3, [pc, #68]	@ (800150c <MX_ADC1_Init+0x98>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014ce:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <MX_ADC1_Init+0x98>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014d4:	480d      	ldr	r0, [pc, #52]	@ (800150c <MX_ADC1_Init+0x98>)
 80014d6:	f000 fc57 	bl	8001d88 <HAL_ADC_Init>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80014e0:	f000 f958 	bl	8001794 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014e8:	2301      	movs	r3, #1
 80014ea:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80014ec:	2300      	movs	r3, #0
 80014ee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014f0:	463b      	mov	r3, r7
 80014f2:	4619      	mov	r1, r3
 80014f4:	4805      	ldr	r0, [pc, #20]	@ (800150c <MX_ADC1_Init+0x98>)
 80014f6:	f000 fe29 	bl	800214c <HAL_ADC_ConfigChannel>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001500:	f000 f948 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001504:	bf00      	nop
 8001506:	3710      	adds	r7, #16
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	200001f0 	.word	0x200001f0
 8001510:	40012000 	.word	0x40012000
 8001514:	0f000001 	.word	0x0f000001

08001518 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800151c:	4b12      	ldr	r3, [pc, #72]	@ (8001568 <MX_I2C1_Init+0x50>)
 800151e:	4a13      	ldr	r2, [pc, #76]	@ (800156c <MX_I2C1_Init+0x54>)
 8001520:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001522:	4b11      	ldr	r3, [pc, #68]	@ (8001568 <MX_I2C1_Init+0x50>)
 8001524:	4a12      	ldr	r2, [pc, #72]	@ (8001570 <MX_I2C1_Init+0x58>)
 8001526:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001528:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <MX_I2C1_Init+0x50>)
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800152e:	4b0e      	ldr	r3, [pc, #56]	@ (8001568 <MX_I2C1_Init+0x50>)
 8001530:	2200      	movs	r2, #0
 8001532:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001534:	4b0c      	ldr	r3, [pc, #48]	@ (8001568 <MX_I2C1_Init+0x50>)
 8001536:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800153a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800153c:	4b0a      	ldr	r3, [pc, #40]	@ (8001568 <MX_I2C1_Init+0x50>)
 800153e:	2200      	movs	r2, #0
 8001540:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001542:	4b09      	ldr	r3, [pc, #36]	@ (8001568 <MX_I2C1_Init+0x50>)
 8001544:	2200      	movs	r2, #0
 8001546:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001548:	4b07      	ldr	r3, [pc, #28]	@ (8001568 <MX_I2C1_Init+0x50>)
 800154a:	2200      	movs	r2, #0
 800154c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800154e:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <MX_I2C1_Init+0x50>)
 8001550:	2200      	movs	r2, #0
 8001552:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001554:	4804      	ldr	r0, [pc, #16]	@ (8001568 <MX_I2C1_Init+0x50>)
 8001556:	f001 faff 	bl	8002b58 <HAL_I2C_Init>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001560:	f000 f918 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001564:	bf00      	nop
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000238 	.word	0x20000238
 800156c:	40005400 	.word	0x40005400
 8001570:	000186a0 	.word	0x000186a0

08001574 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800157a:	f107 0308 	add.w	r3, r7, #8
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]
 8001584:	609a      	str	r2, [r3, #8]
 8001586:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001588:	463b      	mov	r3, r7
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001590:	4b1d      	ldr	r3, [pc, #116]	@ (8001608 <MX_TIM2_Init+0x94>)
 8001592:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001596:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001598:	4b1b      	ldr	r3, [pc, #108]	@ (8001608 <MX_TIM2_Init+0x94>)
 800159a:	2253      	movs	r2, #83	@ 0x53
 800159c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159e:	4b1a      	ldr	r3, [pc, #104]	@ (8001608 <MX_TIM2_Init+0x94>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80015a4:	4b18      	ldr	r3, [pc, #96]	@ (8001608 <MX_TIM2_Init+0x94>)
 80015a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ac:	4b16      	ldr	r3, [pc, #88]	@ (8001608 <MX_TIM2_Init+0x94>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b2:	4b15      	ldr	r3, [pc, #84]	@ (8001608 <MX_TIM2_Init+0x94>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015b8:	4813      	ldr	r0, [pc, #76]	@ (8001608 <MX_TIM2_Init+0x94>)
 80015ba:	f002 fd53 	bl	8004064 <HAL_TIM_Base_Init>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80015c4:	f000 f8e6 	bl	8001794 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015ce:	f107 0308 	add.w	r3, r7, #8
 80015d2:	4619      	mov	r1, r3
 80015d4:	480c      	ldr	r0, [pc, #48]	@ (8001608 <MX_TIM2_Init+0x94>)
 80015d6:	f002 feed 	bl	80043b4 <HAL_TIM_ConfigClockSource>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015e0:	f000 f8d8 	bl	8001794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e4:	2300      	movs	r3, #0
 80015e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e8:	2300      	movs	r3, #0
 80015ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015ec:	463b      	mov	r3, r7
 80015ee:	4619      	mov	r1, r3
 80015f0:	4805      	ldr	r0, [pc, #20]	@ (8001608 <MX_TIM2_Init+0x94>)
 80015f2:	f003 f919 	bl	8004828 <HAL_TIMEx_MasterConfigSynchronization>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015fc:	f000 f8ca 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001600:	bf00      	nop
 8001602:	3718      	adds	r7, #24
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	2000028c 	.word	0x2000028c

0800160c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001610:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <MX_USART2_UART_Init+0x4c>)
 8001612:	4a12      	ldr	r2, [pc, #72]	@ (800165c <MX_USART2_UART_Init+0x50>)
 8001614:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001616:	4b10      	ldr	r3, [pc, #64]	@ (8001658 <MX_USART2_UART_Init+0x4c>)
 8001618:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800161c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800161e:	4b0e      	ldr	r3, [pc, #56]	@ (8001658 <MX_USART2_UART_Init+0x4c>)
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001624:	4b0c      	ldr	r3, [pc, #48]	@ (8001658 <MX_USART2_UART_Init+0x4c>)
 8001626:	2200      	movs	r2, #0
 8001628:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800162a:	4b0b      	ldr	r3, [pc, #44]	@ (8001658 <MX_USART2_UART_Init+0x4c>)
 800162c:	2200      	movs	r2, #0
 800162e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001630:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <MX_USART2_UART_Init+0x4c>)
 8001632:	220c      	movs	r2, #12
 8001634:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001636:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <MX_USART2_UART_Init+0x4c>)
 8001638:	2200      	movs	r2, #0
 800163a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800163c:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <MX_USART2_UART_Init+0x4c>)
 800163e:	2200      	movs	r2, #0
 8001640:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001642:	4805      	ldr	r0, [pc, #20]	@ (8001658 <MX_USART2_UART_Init+0x4c>)
 8001644:	f003 f980 	bl	8004948 <HAL_UART_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800164e:	f000 f8a1 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	200002d4 	.word	0x200002d4
 800165c:	40004400 	.word	0x40004400

08001660 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08a      	sub	sp, #40	@ 0x28
 8001664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	2200      	movs	r2, #0
 800166c:	601a      	str	r2, [r3, #0]
 800166e:	605a      	str	r2, [r3, #4]
 8001670:	609a      	str	r2, [r3, #8]
 8001672:	60da      	str	r2, [r3, #12]
 8001674:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	613b      	str	r3, [r7, #16]
 800167a:	4b34      	ldr	r3, [pc, #208]	@ (800174c <MX_GPIO_Init+0xec>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	4a33      	ldr	r2, [pc, #204]	@ (800174c <MX_GPIO_Init+0xec>)
 8001680:	f043 0304 	orr.w	r3, r3, #4
 8001684:	6313      	str	r3, [r2, #48]	@ 0x30
 8001686:	4b31      	ldr	r3, [pc, #196]	@ (800174c <MX_GPIO_Init+0xec>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	f003 0304 	and.w	r3, r3, #4
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]
 8001696:	4b2d      	ldr	r3, [pc, #180]	@ (800174c <MX_GPIO_Init+0xec>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	4a2c      	ldr	r2, [pc, #176]	@ (800174c <MX_GPIO_Init+0xec>)
 800169c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016a2:	4b2a      	ldr	r3, [pc, #168]	@ (800174c <MX_GPIO_Init+0xec>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	4b26      	ldr	r3, [pc, #152]	@ (800174c <MX_GPIO_Init+0xec>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	4a25      	ldr	r2, [pc, #148]	@ (800174c <MX_GPIO_Init+0xec>)
 80016b8:	f043 0301 	orr.w	r3, r3, #1
 80016bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016be:	4b23      	ldr	r3, [pc, #140]	@ (800174c <MX_GPIO_Init+0xec>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	60bb      	str	r3, [r7, #8]
 80016c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	607b      	str	r3, [r7, #4]
 80016ce:	4b1f      	ldr	r3, [pc, #124]	@ (800174c <MX_GPIO_Init+0xec>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	4a1e      	ldr	r2, [pc, #120]	@ (800174c <MX_GPIO_Init+0xec>)
 80016d4:	f043 0302 	orr.w	r3, r3, #2
 80016d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016da:	4b1c      	ldr	r3, [pc, #112]	@ (800174c <MX_GPIO_Init+0xec>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	607b      	str	r3, [r7, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2160      	movs	r1, #96	@ 0x60
 80016ea:	4819      	ldr	r0, [pc, #100]	@ (8001750 <MX_GPIO_Init+0xf0>)
 80016ec:	f001 fa1a 	bl	8002b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016f6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	4619      	mov	r1, r3
 8001706:	4813      	ldr	r0, [pc, #76]	@ (8001754 <MX_GPIO_Init+0xf4>)
 8001708:	f001 f860 	bl	80027cc <HAL_GPIO_Init>

  /* Configure GPIO pin : PA5 (Buzzer) */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800170c:	2320      	movs	r3, #32
 800170e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001710:	2301      	movs	r3, #1
 8001712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001718:	2300      	movs	r3, #0
 800171a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171c:	f107 0314 	add.w	r3, r7, #20
 8001720:	4619      	mov	r1, r3
 8001722:	480b      	ldr	r0, [pc, #44]	@ (8001750 <MX_GPIO_Init+0xf0>)
 8001724:	f001 f852 	bl	80027cc <HAL_GPIO_Init>
  /* Configure GPIO pin : PA6 (DHT11 DATA) */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001728:	2340      	movs	r3, #64	@ 0x40
 800172a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;   // OPEN DRAIN
 800172c:	2311      	movs	r3, #17
 800172e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;           // PULL-UP REQUIRED
 8001730:	2301      	movs	r3, #1
 8001732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001734:	2300      	movs	r3, #0
 8001736:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001738:	f107 0314 	add.w	r3, r7, #20
 800173c:	4619      	mov	r1, r3
 800173e:	4804      	ldr	r0, [pc, #16]	@ (8001750 <MX_GPIO_Init+0xf0>)
 8001740:	f001 f844 	bl	80027cc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001744:	bf00      	nop
 8001746:	3728      	adds	r7, #40	@ 0x28
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40023800 	.word	0x40023800
 8001750:	40020000 	.word	0x40020000
 8001754:	40020800 	.word	0x40020800

08001758 <ADC_Select_Channel>:

/* USER CODE BEGIN 4 */
void ADC_Select_Channel(uint32_t channel)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001760:	f107 0308 	add.w	r3, r7, #8
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]
    sConfig.Channel = channel;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = 1;
 8001772:	2301      	movs	r3, #1
 8001774:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001776:	2306      	movs	r3, #6
 8001778:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800177a:	f107 0308 	add.w	r3, r7, #8
 800177e:	4619      	mov	r1, r3
 8001780:	4803      	ldr	r0, [pc, #12]	@ (8001790 <ADC_Select_Channel+0x38>)
 8001782:	f000 fce3 	bl	800214c <HAL_ADC_ConfigChannel>
}
 8001786:	bf00      	nop
 8001788:	3718      	adds	r7, #24
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	200001f0 	.word	0x200001f0

08001794 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001798:	b672      	cpsid	i
}
 800179a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800179c:	bf00      	nop
 800179e:	e7fd      	b.n	800179c <Error_Handler+0x8>

080017a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	607b      	str	r3, [r7, #4]
 80017aa:	4b10      	ldr	r3, [pc, #64]	@ (80017ec <HAL_MspInit+0x4c>)
 80017ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ae:	4a0f      	ldr	r2, [pc, #60]	@ (80017ec <HAL_MspInit+0x4c>)
 80017b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017b6:	4b0d      	ldr	r3, [pc, #52]	@ (80017ec <HAL_MspInit+0x4c>)
 80017b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	603b      	str	r3, [r7, #0]
 80017c6:	4b09      	ldr	r3, [pc, #36]	@ (80017ec <HAL_MspInit+0x4c>)
 80017c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ca:	4a08      	ldr	r2, [pc, #32]	@ (80017ec <HAL_MspInit+0x4c>)
 80017cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80017d2:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <HAL_MspInit+0x4c>)
 80017d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017da:	603b      	str	r3, [r7, #0]
 80017dc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80017de:	2007      	movs	r0, #7
 80017e0:	f000 ffb2 	bl	8002748 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017e4:	bf00      	nop
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40023800 	.word	0x40023800

080017f0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08a      	sub	sp, #40	@ 0x28
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	f107 0314 	add.w	r3, r7, #20
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	60da      	str	r2, [r3, #12]
 8001806:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a17      	ldr	r2, [pc, #92]	@ (800186c <HAL_ADC_MspInit+0x7c>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d127      	bne.n	8001862 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	613b      	str	r3, [r7, #16]
 8001816:	4b16      	ldr	r3, [pc, #88]	@ (8001870 <HAL_ADC_MspInit+0x80>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181a:	4a15      	ldr	r2, [pc, #84]	@ (8001870 <HAL_ADC_MspInit+0x80>)
 800181c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001820:	6453      	str	r3, [r2, #68]	@ 0x44
 8001822:	4b13      	ldr	r3, [pc, #76]	@ (8001870 <HAL_ADC_MspInit+0x80>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800182a:	613b      	str	r3, [r7, #16]
 800182c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	60fb      	str	r3, [r7, #12]
 8001832:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <HAL_ADC_MspInit+0x80>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	4a0e      	ldr	r2, [pc, #56]	@ (8001870 <HAL_ADC_MspInit+0x80>)
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	6313      	str	r3, [r2, #48]	@ 0x30
 800183e:	4b0c      	ldr	r3, [pc, #48]	@ (8001870 <HAL_ADC_MspInit+0x80>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800184a:	2303      	movs	r3, #3
 800184c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800184e:	2303      	movs	r3, #3
 8001850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001856:	f107 0314 	add.w	r3, r7, #20
 800185a:	4619      	mov	r1, r3
 800185c:	4805      	ldr	r0, [pc, #20]	@ (8001874 <HAL_ADC_MspInit+0x84>)
 800185e:	f000 ffb5 	bl	80027cc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001862:	bf00      	nop
 8001864:	3728      	adds	r7, #40	@ 0x28
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40012000 	.word	0x40012000
 8001870:	40023800 	.word	0x40023800
 8001874:	40020000 	.word	0x40020000

08001878 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b08a      	sub	sp, #40	@ 0x28
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001880:	f107 0314 	add.w	r3, r7, #20
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	605a      	str	r2, [r3, #4]
 800188a:	609a      	str	r2, [r3, #8]
 800188c:	60da      	str	r2, [r3, #12]
 800188e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a19      	ldr	r2, [pc, #100]	@ (80018fc <HAL_I2C_MspInit+0x84>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d12c      	bne.n	80018f4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	613b      	str	r3, [r7, #16]
 800189e:	4b18      	ldr	r3, [pc, #96]	@ (8001900 <HAL_I2C_MspInit+0x88>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a2:	4a17      	ldr	r2, [pc, #92]	@ (8001900 <HAL_I2C_MspInit+0x88>)
 80018a4:	f043 0302 	orr.w	r3, r3, #2
 80018a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018aa:	4b15      	ldr	r3, [pc, #84]	@ (8001900 <HAL_I2C_MspInit+0x88>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	613b      	str	r3, [r7, #16]
 80018b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018b6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018bc:	2312      	movs	r3, #18
 80018be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c4:	2303      	movs	r3, #3
 80018c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018c8:	2304      	movs	r3, #4
 80018ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	4619      	mov	r1, r3
 80018d2:	480c      	ldr	r0, [pc, #48]	@ (8001904 <HAL_I2C_MspInit+0x8c>)
 80018d4:	f000 ff7a 	bl	80027cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018d8:	2300      	movs	r3, #0
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	4b08      	ldr	r3, [pc, #32]	@ (8001900 <HAL_I2C_MspInit+0x88>)
 80018de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e0:	4a07      	ldr	r2, [pc, #28]	@ (8001900 <HAL_I2C_MspInit+0x88>)
 80018e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80018e8:	4b05      	ldr	r3, [pc, #20]	@ (8001900 <HAL_I2C_MspInit+0x88>)
 80018ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018f0:	60fb      	str	r3, [r7, #12]
 80018f2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80018f4:	bf00      	nop
 80018f6:	3728      	adds	r7, #40	@ 0x28
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40005400 	.word	0x40005400
 8001900:	40023800 	.word	0x40023800
 8001904:	40020400 	.word	0x40020400

08001908 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001918:	d115      	bne.n	8001946 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <HAL_TIM_Base_MspInit+0x48>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	4a0b      	ldr	r2, [pc, #44]	@ (8001950 <HAL_TIM_Base_MspInit+0x48>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6413      	str	r3, [r2, #64]	@ 0x40
 800192a:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <HAL_TIM_Base_MspInit+0x48>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2100      	movs	r1, #0
 800193a:	201c      	movs	r0, #28
 800193c:	f000 ff0f 	bl	800275e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001940:	201c      	movs	r0, #28
 8001942:	f000 ff28 	bl	8002796 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40023800 	.word	0x40023800

08001954 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	@ 0x28
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a19      	ldr	r2, [pc, #100]	@ (80019d8 <HAL_UART_MspInit+0x84>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d12b      	bne.n	80019ce <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]
 800197a:	4b18      	ldr	r3, [pc, #96]	@ (80019dc <HAL_UART_MspInit+0x88>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197e:	4a17      	ldr	r2, [pc, #92]	@ (80019dc <HAL_UART_MspInit+0x88>)
 8001980:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001984:	6413      	str	r3, [r2, #64]	@ 0x40
 8001986:	4b15      	ldr	r3, [pc, #84]	@ (80019dc <HAL_UART_MspInit+0x88>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800198e:	613b      	str	r3, [r7, #16]
 8001990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	4b11      	ldr	r3, [pc, #68]	@ (80019dc <HAL_UART_MspInit+0x88>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199a:	4a10      	ldr	r2, [pc, #64]	@ (80019dc <HAL_UART_MspInit+0x88>)
 800199c:	f043 0301 	orr.w	r3, r3, #1
 80019a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a2:	4b0e      	ldr	r3, [pc, #56]	@ (80019dc <HAL_UART_MspInit+0x88>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019ae:	230c      	movs	r3, #12
 80019b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b2:	2302      	movs	r3, #2
 80019b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	2300      	movs	r3, #0
 80019b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ba:	2303      	movs	r3, #3
 80019bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019be:	2307      	movs	r3, #7
 80019c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c2:	f107 0314 	add.w	r3, r7, #20
 80019c6:	4619      	mov	r1, r3
 80019c8:	4805      	ldr	r0, [pc, #20]	@ (80019e0 <HAL_UART_MspInit+0x8c>)
 80019ca:	f000 feff 	bl	80027cc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80019ce:	bf00      	nop
 80019d0:	3728      	adds	r7, #40	@ 0x28
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40004400 	.word	0x40004400
 80019dc:	40023800 	.word	0x40023800
 80019e0:	40020000 	.word	0x40020000

080019e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019e8:	bf00      	nop
 80019ea:	e7fd      	b.n	80019e8 <NMI_Handler+0x4>

080019ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <HardFault_Handler+0x4>

080019f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f8:	bf00      	nop
 80019fa:	e7fd      	b.n	80019f8 <MemManage_Handler+0x4>

080019fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a00:	bf00      	nop
 8001a02:	e7fd      	b.n	8001a00 <BusFault_Handler+0x4>

08001a04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a08:	bf00      	nop
 8001a0a:	e7fd      	b.n	8001a08 <UsageFault_Handler+0x4>

08001a0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr

08001a1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a3a:	f000 f961 	bl	8001d00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
	...

08001a44 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a48:	4802      	ldr	r0, [pc, #8]	@ (8001a54 <TIM2_IRQHandler+0x10>)
 8001a4a:	f002 fbc3 	bl	80041d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	2000028c 	.word	0x2000028c

08001a58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return 1;
 8001a5c:	2301      	movs	r3, #1
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <_kill>:

int _kill(int pid, int sig)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a72:	f003 fffd 	bl	8005a70 <__errno>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2216      	movs	r2, #22
 8001a7a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <_exit>:

void _exit (int status)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a90:	f04f 31ff 	mov.w	r1, #4294967295
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff ffe7 	bl	8001a68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a9a:	bf00      	nop
 8001a9c:	e7fd      	b.n	8001a9a <_exit+0x12>

08001a9e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b086      	sub	sp, #24
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	60f8      	str	r0, [r7, #12]
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aaa:	2300      	movs	r3, #0
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	e00a      	b.n	8001ac6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ab0:	f3af 8000 	nop.w
 8001ab4:	4601      	mov	r1, r0
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	1c5a      	adds	r2, r3, #1
 8001aba:	60ba      	str	r2, [r7, #8]
 8001abc:	b2ca      	uxtb	r2, r1
 8001abe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	617b      	str	r3, [r7, #20]
 8001ac6:	697a      	ldr	r2, [r7, #20]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	dbf0      	blt.n	8001ab0 <_read+0x12>
  }

  return len;
 8001ace:	687b      	ldr	r3, [r7, #4]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3718      	adds	r7, #24
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]
 8001ae8:	e009      	b.n	8001afe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	1c5a      	adds	r2, r3, #1
 8001aee:	60ba      	str	r2, [r7, #8]
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	3301      	adds	r3, #1
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	697a      	ldr	r2, [r7, #20]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	dbf1      	blt.n	8001aea <_write+0x12>
  }
  return len;
 8001b06:	687b      	ldr	r3, [r7, #4]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <_close>:

int _close(int file)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b38:	605a      	str	r2, [r3, #4]
  return 0;
 8001b3a:	2300      	movs	r3, #0
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <_isatty>:

int _isatty(int file)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b50:	2301      	movs	r3, #1
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr

08001b5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b085      	sub	sp, #20
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	60f8      	str	r0, [r7, #12]
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b6a:	2300      	movs	r3, #0
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3714      	adds	r7, #20
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b80:	4a14      	ldr	r2, [pc, #80]	@ (8001bd4 <_sbrk+0x5c>)
 8001b82:	4b15      	ldr	r3, [pc, #84]	@ (8001bd8 <_sbrk+0x60>)
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b8c:	4b13      	ldr	r3, [pc, #76]	@ (8001bdc <_sbrk+0x64>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d102      	bne.n	8001b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b94:	4b11      	ldr	r3, [pc, #68]	@ (8001bdc <_sbrk+0x64>)
 8001b96:	4a12      	ldr	r2, [pc, #72]	@ (8001be0 <_sbrk+0x68>)
 8001b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b9a:	4b10      	ldr	r3, [pc, #64]	@ (8001bdc <_sbrk+0x64>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d207      	bcs.n	8001bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba8:	f003 ff62 	bl	8005a70 <__errno>
 8001bac:	4603      	mov	r3, r0
 8001bae:	220c      	movs	r2, #12
 8001bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb6:	e009      	b.n	8001bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb8:	4b08      	ldr	r3, [pc, #32]	@ (8001bdc <_sbrk+0x64>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bbe:	4b07      	ldr	r3, [pc, #28]	@ (8001bdc <_sbrk+0x64>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	4a05      	ldr	r2, [pc, #20]	@ (8001bdc <_sbrk+0x64>)
 8001bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bca:	68fb      	ldr	r3, [r7, #12]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20020000 	.word	0x20020000
 8001bd8:	00000400 	.word	0x00000400
 8001bdc:	2000033c 	.word	0x2000033c
 8001be0:	20000490 	.word	0x20000490

08001be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be8:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <SystemInit+0x20>)
 8001bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bee:	4a05      	ldr	r2, [pc, #20]	@ (8001c04 <SystemInit+0x20>)
 8001bf0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bf4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c40 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c0c:	f7ff ffea 	bl	8001be4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c10:	480c      	ldr	r0, [pc, #48]	@ (8001c44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c12:	490d      	ldr	r1, [pc, #52]	@ (8001c48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c14:	4a0d      	ldr	r2, [pc, #52]	@ (8001c4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c18:	e002      	b.n	8001c20 <LoopCopyDataInit>

08001c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c1e:	3304      	adds	r3, #4

08001c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c24:	d3f9      	bcc.n	8001c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c26:	4a0a      	ldr	r2, [pc, #40]	@ (8001c50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c28:	4c0a      	ldr	r4, [pc, #40]	@ (8001c54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c2c:	e001      	b.n	8001c32 <LoopFillZerobss>

08001c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c30:	3204      	adds	r2, #4

08001c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c34:	d3fb      	bcc.n	8001c2e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001c36:	f003 ff21 	bl	8005a7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c3a:	f7ff fb11 	bl	8001260 <main>
  bx  lr    
 8001c3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c48:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c4c:	08007f54 	.word	0x08007f54
  ldr r2, =_sbss
 8001c50:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001c54:	20000490 	.word	0x20000490

08001c58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c58:	e7fe      	b.n	8001c58 <ADC_IRQHandler>
	...

08001c5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c60:	4b0e      	ldr	r3, [pc, #56]	@ (8001c9c <HAL_Init+0x40>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a0d      	ldr	r2, [pc, #52]	@ (8001c9c <HAL_Init+0x40>)
 8001c66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c9c <HAL_Init+0x40>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a0a      	ldr	r2, [pc, #40]	@ (8001c9c <HAL_Init+0x40>)
 8001c72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c78:	4b08      	ldr	r3, [pc, #32]	@ (8001c9c <HAL_Init+0x40>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a07      	ldr	r2, [pc, #28]	@ (8001c9c <HAL_Init+0x40>)
 8001c7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c84:	2003      	movs	r0, #3
 8001c86:	f000 fd5f 	bl	8002748 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f000 f808 	bl	8001ca0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c90:	f7ff fd86 	bl	80017a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40023c00 	.word	0x40023c00

08001ca0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ca8:	4b12      	ldr	r3, [pc, #72]	@ (8001cf4 <HAL_InitTick+0x54>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <HAL_InitTick+0x58>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f000 fd77 	bl	80027b2 <HAL_SYSTICK_Config>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e00e      	b.n	8001cec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b0f      	cmp	r3, #15
 8001cd2:	d80a      	bhi.n	8001cea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cdc:	f000 fd3f 	bl	800275e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ce0:	4a06      	ldr	r2, [pc, #24]	@ (8001cfc <HAL_InitTick+0x5c>)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e000      	b.n	8001cec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20000000 	.word	0x20000000
 8001cf8:	20000008 	.word	0x20000008
 8001cfc:	20000004 	.word	0x20000004

08001d00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d04:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <HAL_IncTick+0x20>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	4b06      	ldr	r3, [pc, #24]	@ (8001d24 <HAL_IncTick+0x24>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4413      	add	r3, r2
 8001d10:	4a04      	ldr	r2, [pc, #16]	@ (8001d24 <HAL_IncTick+0x24>)
 8001d12:	6013      	str	r3, [r2, #0]
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	20000008 	.word	0x20000008
 8001d24:	20000340 	.word	0x20000340

08001d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d2c:	4b03      	ldr	r3, [pc, #12]	@ (8001d3c <HAL_GetTick+0x14>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	20000340 	.word	0x20000340

08001d40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d48:	f7ff ffee 	bl	8001d28 <HAL_GetTick>
 8001d4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d58:	d005      	beq.n	8001d66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d84 <HAL_Delay+0x44>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4413      	add	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d66:	bf00      	nop
 8001d68:	f7ff ffde 	bl	8001d28 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	68fa      	ldr	r2, [r7, #12]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d8f7      	bhi.n	8001d68 <HAL_Delay+0x28>
  {
  }
}
 8001d78:	bf00      	nop
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000008 	.word	0x20000008

08001d88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d90:	2300      	movs	r3, #0
 8001d92:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e033      	b.n	8001e06 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d109      	bne.n	8001dba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff fd22 	bl	80017f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	f003 0310 	and.w	r3, r3, #16
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d118      	bne.n	8001df8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001dce:	f023 0302 	bic.w	r3, r3, #2
 8001dd2:	f043 0202 	orr.w	r2, r3, #2
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 fae8 	bl	80023b0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dea:	f023 0303 	bic.w	r3, r3, #3
 8001dee:	f043 0201 	orr.w	r2, r3, #1
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001df6:	e001      	b.n	8001dfc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
	...

08001e10 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d101      	bne.n	8001e2a <HAL_ADC_Start+0x1a>
 8001e26:	2302      	movs	r3, #2
 8001e28:	e0b2      	b.n	8001f90 <HAL_ADC_Start+0x180>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 0301 	and.w	r3, r3, #1
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d018      	beq.n	8001e72 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	689a      	ldr	r2, [r3, #8]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f042 0201 	orr.w	r2, r2, #1
 8001e4e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e50:	4b52      	ldr	r3, [pc, #328]	@ (8001f9c <HAL_ADC_Start+0x18c>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a52      	ldr	r2, [pc, #328]	@ (8001fa0 <HAL_ADC_Start+0x190>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	0c9a      	lsrs	r2, r3, #18
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	4413      	add	r3, r2
 8001e62:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e64:	e002      	b.n	8001e6c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1f9      	bne.n	8001e66 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f003 0301 	and.w	r3, r3, #1
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d17a      	bne.n	8001f76 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e84:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001e88:	f023 0301 	bic.w	r3, r3, #1
 8001e8c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d007      	beq.n	8001eb2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001eaa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ebe:	d106      	bne.n	8001ece <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec4:	f023 0206 	bic.w	r2, r3, #6
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	645a      	str	r2, [r3, #68]	@ 0x44
 8001ecc:	e002      	b.n	8001ed4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001edc:	4b31      	ldr	r3, [pc, #196]	@ (8001fa4 <HAL_ADC_Start+0x194>)
 8001ede:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001ee8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f003 031f 	and.w	r3, r3, #31
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d12a      	bne.n	8001f4c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a2b      	ldr	r2, [pc, #172]	@ (8001fa8 <HAL_ADC_Start+0x198>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d015      	beq.n	8001f2c <HAL_ADC_Start+0x11c>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a29      	ldr	r2, [pc, #164]	@ (8001fac <HAL_ADC_Start+0x19c>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d105      	bne.n	8001f16 <HAL_ADC_Start+0x106>
 8001f0a:	4b26      	ldr	r3, [pc, #152]	@ (8001fa4 <HAL_ADC_Start+0x194>)
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f003 031f 	and.w	r3, r3, #31
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00a      	beq.n	8001f2c <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a25      	ldr	r2, [pc, #148]	@ (8001fb0 <HAL_ADC_Start+0x1a0>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d136      	bne.n	8001f8e <HAL_ADC_Start+0x17e>
 8001f20:	4b20      	ldr	r3, [pc, #128]	@ (8001fa4 <HAL_ADC_Start+0x194>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f003 0310 	and.w	r3, r3, #16
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d130      	bne.n	8001f8e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d129      	bne.n	8001f8e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	689a      	ldr	r2, [r3, #8]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f48:	609a      	str	r2, [r3, #8]
 8001f4a:	e020      	b.n	8001f8e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a15      	ldr	r2, [pc, #84]	@ (8001fa8 <HAL_ADC_Start+0x198>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d11b      	bne.n	8001f8e <HAL_ADC_Start+0x17e>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d114      	bne.n	8001f8e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	689a      	ldr	r2, [r3, #8]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	e00b      	b.n	8001f8e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7a:	f043 0210 	orr.w	r2, r3, #16
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f86:	f043 0201 	orr.w	r2, r3, #1
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001f8e:	2300      	movs	r3, #0
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3714      	adds	r7, #20
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr
 8001f9c:	20000000 	.word	0x20000000
 8001fa0:	431bde83 	.word	0x431bde83
 8001fa4:	40012300 	.word	0x40012300
 8001fa8:	40012000 	.word	0x40012000
 8001fac:	40012100 	.word	0x40012100
 8001fb0:	40012200 	.word	0x40012200

08001fb4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d101      	bne.n	8001fca <HAL_ADC_Stop+0x16>
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	e021      	b.n	800200e <HAL_ADC_Stop+0x5a>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	689a      	ldr	r2, [r3, #8]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f022 0201 	bic.w	r2, r2, #1
 8001fe0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	f003 0301 	and.w	r3, r3, #1
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d109      	bne.n	8002004 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ff8:	f023 0301 	bic.w	r3, r3, #1
 8001ffc:	f043 0201 	orr.w	r2, r3, #1
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2200      	movs	r2, #0
 8002008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b084      	sub	sp, #16
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002024:	2300      	movs	r3, #0
 8002026:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002036:	d113      	bne.n	8002060 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002042:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002046:	d10b      	bne.n	8002060 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204c:	f043 0220 	orr.w	r2, r3, #32
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e063      	b.n	8002128 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002060:	f7ff fe62 	bl	8001d28 <HAL_GetTick>
 8002064:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002066:	e021      	b.n	80020ac <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800206e:	d01d      	beq.n	80020ac <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d007      	beq.n	8002086 <HAL_ADC_PollForConversion+0x6c>
 8002076:	f7ff fe57 	bl	8001d28 <HAL_GetTick>
 800207a:	4602      	mov	r2, r0
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	683a      	ldr	r2, [r7, #0]
 8002082:	429a      	cmp	r2, r3
 8002084:	d212      	bcs.n	80020ac <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0302 	and.w	r3, r3, #2
 8002090:	2b02      	cmp	r3, #2
 8002092:	d00b      	beq.n	80020ac <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002098:	f043 0204 	orr.w	r2, r3, #4
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e03d      	b.n	8002128 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d1d6      	bne.n	8002068 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f06f 0212 	mvn.w	r2, #18
 80020c2:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d123      	bne.n	8002126 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d11f      	bne.n	8002126 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ec:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d006      	beq.n	8002102 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d111      	bne.n	8002126 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002112:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d105      	bne.n	8002126 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211e:	f043 0201 	orr.w	r2, r3, #1
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800213e:	4618      	mov	r0, r3
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
	...

0800214c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002156:	2300      	movs	r3, #0
 8002158:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002160:	2b01      	cmp	r3, #1
 8002162:	d101      	bne.n	8002168 <HAL_ADC_ConfigChannel+0x1c>
 8002164:	2302      	movs	r3, #2
 8002166:	e113      	b.n	8002390 <HAL_ADC_ConfigChannel+0x244>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2201      	movs	r2, #1
 800216c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2b09      	cmp	r3, #9
 8002176:	d925      	bls.n	80021c4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68d9      	ldr	r1, [r3, #12]
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	b29b      	uxth	r3, r3
 8002184:	461a      	mov	r2, r3
 8002186:	4613      	mov	r3, r2
 8002188:	005b      	lsls	r3, r3, #1
 800218a:	4413      	add	r3, r2
 800218c:	3b1e      	subs	r3, #30
 800218e:	2207      	movs	r2, #7
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	43da      	mvns	r2, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	400a      	ands	r2, r1
 800219c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68d9      	ldr	r1, [r3, #12]
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	4618      	mov	r0, r3
 80021b0:	4603      	mov	r3, r0
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	4403      	add	r3, r0
 80021b6:	3b1e      	subs	r3, #30
 80021b8:	409a      	lsls	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	430a      	orrs	r2, r1
 80021c0:	60da      	str	r2, [r3, #12]
 80021c2:	e022      	b.n	800220a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6919      	ldr	r1, [r3, #16]
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	461a      	mov	r2, r3
 80021d2:	4613      	mov	r3, r2
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	4413      	add	r3, r2
 80021d8:	2207      	movs	r2, #7
 80021da:	fa02 f303 	lsl.w	r3, r2, r3
 80021de:	43da      	mvns	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	400a      	ands	r2, r1
 80021e6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6919      	ldr	r1, [r3, #16]
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	4618      	mov	r0, r3
 80021fa:	4603      	mov	r3, r0
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	4403      	add	r3, r0
 8002200:	409a      	lsls	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	430a      	orrs	r2, r1
 8002208:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	2b06      	cmp	r3, #6
 8002210:	d824      	bhi.n	800225c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685a      	ldr	r2, [r3, #4]
 800221c:	4613      	mov	r3, r2
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	4413      	add	r3, r2
 8002222:	3b05      	subs	r3, #5
 8002224:	221f      	movs	r2, #31
 8002226:	fa02 f303 	lsl.w	r3, r2, r3
 800222a:	43da      	mvns	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	400a      	ands	r2, r1
 8002232:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	b29b      	uxth	r3, r3
 8002240:	4618      	mov	r0, r3
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685a      	ldr	r2, [r3, #4]
 8002246:	4613      	mov	r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	4413      	add	r3, r2
 800224c:	3b05      	subs	r3, #5
 800224e:	fa00 f203 	lsl.w	r2, r0, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	430a      	orrs	r2, r1
 8002258:	635a      	str	r2, [r3, #52]	@ 0x34
 800225a:	e04c      	b.n	80022f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	2b0c      	cmp	r3, #12
 8002262:	d824      	bhi.n	80022ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	4613      	mov	r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	4413      	add	r3, r2
 8002274:	3b23      	subs	r3, #35	@ 0x23
 8002276:	221f      	movs	r2, #31
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	43da      	mvns	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	400a      	ands	r2, r1
 8002284:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	b29b      	uxth	r3, r3
 8002292:	4618      	mov	r0, r3
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	4613      	mov	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	3b23      	subs	r3, #35	@ 0x23
 80022a0:	fa00 f203 	lsl.w	r2, r0, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	430a      	orrs	r2, r1
 80022aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80022ac:	e023      	b.n	80022f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685a      	ldr	r2, [r3, #4]
 80022b8:	4613      	mov	r3, r2
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	4413      	add	r3, r2
 80022be:	3b41      	subs	r3, #65	@ 0x41
 80022c0:	221f      	movs	r2, #31
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43da      	mvns	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	400a      	ands	r2, r1
 80022ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	b29b      	uxth	r3, r3
 80022dc:	4618      	mov	r0, r3
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685a      	ldr	r2, [r3, #4]
 80022e2:	4613      	mov	r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	4413      	add	r3, r2
 80022e8:	3b41      	subs	r3, #65	@ 0x41
 80022ea:	fa00 f203 	lsl.w	r2, r0, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022f6:	4b29      	ldr	r3, [pc, #164]	@ (800239c <HAL_ADC_ConfigChannel+0x250>)
 80022f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a28      	ldr	r2, [pc, #160]	@ (80023a0 <HAL_ADC_ConfigChannel+0x254>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d10f      	bne.n	8002324 <HAL_ADC_ConfigChannel+0x1d8>
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b12      	cmp	r3, #18
 800230a:	d10b      	bne.n	8002324 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a1d      	ldr	r2, [pc, #116]	@ (80023a0 <HAL_ADC_ConfigChannel+0x254>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d12b      	bne.n	8002386 <HAL_ADC_ConfigChannel+0x23a>
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a1c      	ldr	r2, [pc, #112]	@ (80023a4 <HAL_ADC_ConfigChannel+0x258>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d003      	beq.n	8002340 <HAL_ADC_ConfigChannel+0x1f4>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2b11      	cmp	r3, #17
 800233e:	d122      	bne.n	8002386 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a11      	ldr	r2, [pc, #68]	@ (80023a4 <HAL_ADC_ConfigChannel+0x258>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d111      	bne.n	8002386 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002362:	4b11      	ldr	r3, [pc, #68]	@ (80023a8 <HAL_ADC_ConfigChannel+0x25c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a11      	ldr	r2, [pc, #68]	@ (80023ac <HAL_ADC_ConfigChannel+0x260>)
 8002368:	fba2 2303 	umull	r2, r3, r2, r3
 800236c:	0c9a      	lsrs	r2, r3, #18
 800236e:	4613      	mov	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002378:	e002      	b.n	8002380 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	3b01      	subs	r3, #1
 800237e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d1f9      	bne.n	800237a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800238e:	2300      	movs	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	3714      	adds	r7, #20
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	40012300 	.word	0x40012300
 80023a0:	40012000 	.word	0x40012000
 80023a4:	10000012 	.word	0x10000012
 80023a8:	20000000 	.word	0x20000000
 80023ac:	431bde83 	.word	0x431bde83

080023b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023b8:	4b79      	ldr	r3, [pc, #484]	@ (80025a0 <ADC_Init+0x1f0>)
 80023ba:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	685a      	ldr	r2, [r3, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	431a      	orrs	r2, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6859      	ldr	r1, [r3, #4]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	021a      	lsls	r2, r3, #8
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	685a      	ldr	r2, [r3, #4]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002408:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6859      	ldr	r1, [r3, #4]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689a      	ldr	r2, [r3, #8]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	430a      	orrs	r2, r1
 800241a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800242a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	6899      	ldr	r1, [r3, #8]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	68da      	ldr	r2, [r3, #12]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	430a      	orrs	r2, r1
 800243c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002442:	4a58      	ldr	r2, [pc, #352]	@ (80025a4 <ADC_Init+0x1f4>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d022      	beq.n	800248e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002456:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6899      	ldr	r1, [r3, #8]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	430a      	orrs	r2, r1
 8002468:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002478:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	6899      	ldr	r1, [r3, #8]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	609a      	str	r2, [r3, #8]
 800248c:	e00f      	b.n	80024ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689a      	ldr	r2, [r3, #8]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800249c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80024ac:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f022 0202 	bic.w	r2, r2, #2
 80024bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	6899      	ldr	r1, [r3, #8]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	7e1b      	ldrb	r3, [r3, #24]
 80024c8:	005a      	lsls	r2, r3, #1
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d01b      	beq.n	8002514 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	685a      	ldr	r2, [r3, #4]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024ea:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	685a      	ldr	r2, [r3, #4]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80024fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6859      	ldr	r1, [r3, #4]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002506:	3b01      	subs	r3, #1
 8002508:	035a      	lsls	r2, r3, #13
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	430a      	orrs	r2, r1
 8002510:	605a      	str	r2, [r3, #4]
 8002512:	e007      	b.n	8002524 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	685a      	ldr	r2, [r3, #4]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002522:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002532:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	3b01      	subs	r3, #1
 8002540:	051a      	lsls	r2, r3, #20
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	430a      	orrs	r2, r1
 8002548:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002558:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	6899      	ldr	r1, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002566:	025a      	lsls	r2, r3, #9
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	430a      	orrs	r2, r1
 800256e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	689a      	ldr	r2, [r3, #8]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800257e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6899      	ldr	r1, [r3, #8]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	029a      	lsls	r2, r3, #10
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	430a      	orrs	r2, r1
 8002592:	609a      	str	r2, [r3, #8]
}
 8002594:	bf00      	nop
 8002596:	3714      	adds	r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr
 80025a0:	40012300 	.word	0x40012300
 80025a4:	0f000001 	.word	0x0f000001

080025a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025b8:	4b0c      	ldr	r3, [pc, #48]	@ (80025ec <__NVIC_SetPriorityGrouping+0x44>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025be:	68ba      	ldr	r2, [r7, #8]
 80025c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025c4:	4013      	ands	r3, r2
 80025c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025da:	4a04      	ldr	r2, [pc, #16]	@ (80025ec <__NVIC_SetPriorityGrouping+0x44>)
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	60d3      	str	r3, [r2, #12]
}
 80025e0:	bf00      	nop
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f4:	4b04      	ldr	r3, [pc, #16]	@ (8002608 <__NVIC_GetPriorityGrouping+0x18>)
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	0a1b      	lsrs	r3, r3, #8
 80025fa:	f003 0307 	and.w	r3, r3, #7
}
 80025fe:	4618      	mov	r0, r3
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	e000ed00 	.word	0xe000ed00

0800260c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	4603      	mov	r3, r0
 8002614:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261a:	2b00      	cmp	r3, #0
 800261c:	db0b      	blt.n	8002636 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	f003 021f 	and.w	r2, r3, #31
 8002624:	4907      	ldr	r1, [pc, #28]	@ (8002644 <__NVIC_EnableIRQ+0x38>)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	095b      	lsrs	r3, r3, #5
 800262c:	2001      	movs	r0, #1
 800262e:	fa00 f202 	lsl.w	r2, r0, r2
 8002632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002636:	bf00      	nop
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	e000e100 	.word	0xe000e100

08002648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	4603      	mov	r3, r0
 8002650:	6039      	str	r1, [r7, #0]
 8002652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002658:	2b00      	cmp	r3, #0
 800265a:	db0a      	blt.n	8002672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	b2da      	uxtb	r2, r3
 8002660:	490c      	ldr	r1, [pc, #48]	@ (8002694 <__NVIC_SetPriority+0x4c>)
 8002662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002666:	0112      	lsls	r2, r2, #4
 8002668:	b2d2      	uxtb	r2, r2
 800266a:	440b      	add	r3, r1
 800266c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002670:	e00a      	b.n	8002688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	b2da      	uxtb	r2, r3
 8002676:	4908      	ldr	r1, [pc, #32]	@ (8002698 <__NVIC_SetPriority+0x50>)
 8002678:	79fb      	ldrb	r3, [r7, #7]
 800267a:	f003 030f 	and.w	r3, r3, #15
 800267e:	3b04      	subs	r3, #4
 8002680:	0112      	lsls	r2, r2, #4
 8002682:	b2d2      	uxtb	r2, r2
 8002684:	440b      	add	r3, r1
 8002686:	761a      	strb	r2, [r3, #24]
}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	e000e100 	.word	0xe000e100
 8002698:	e000ed00 	.word	0xe000ed00

0800269c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800269c:	b480      	push	{r7}
 800269e:	b089      	sub	sp, #36	@ 0x24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	f1c3 0307 	rsb	r3, r3, #7
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	bf28      	it	cs
 80026ba:	2304      	movcs	r3, #4
 80026bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	3304      	adds	r3, #4
 80026c2:	2b06      	cmp	r3, #6
 80026c4:	d902      	bls.n	80026cc <NVIC_EncodePriority+0x30>
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	3b03      	subs	r3, #3
 80026ca:	e000      	b.n	80026ce <NVIC_EncodePriority+0x32>
 80026cc:	2300      	movs	r3, #0
 80026ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d0:	f04f 32ff 	mov.w	r2, #4294967295
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	fa02 f303 	lsl.w	r3, r2, r3
 80026da:	43da      	mvns	r2, r3
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	401a      	ands	r2, r3
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026e4:	f04f 31ff 	mov.w	r1, #4294967295
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	fa01 f303 	lsl.w	r3, r1, r3
 80026ee:	43d9      	mvns	r1, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f4:	4313      	orrs	r3, r2
         );
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3724      	adds	r7, #36	@ 0x24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
	...

08002704 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3b01      	subs	r3, #1
 8002710:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002714:	d301      	bcc.n	800271a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002716:	2301      	movs	r3, #1
 8002718:	e00f      	b.n	800273a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800271a:	4a0a      	ldr	r2, [pc, #40]	@ (8002744 <SysTick_Config+0x40>)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3b01      	subs	r3, #1
 8002720:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002722:	210f      	movs	r1, #15
 8002724:	f04f 30ff 	mov.w	r0, #4294967295
 8002728:	f7ff ff8e 	bl	8002648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800272c:	4b05      	ldr	r3, [pc, #20]	@ (8002744 <SysTick_Config+0x40>)
 800272e:	2200      	movs	r2, #0
 8002730:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002732:	4b04      	ldr	r3, [pc, #16]	@ (8002744 <SysTick_Config+0x40>)
 8002734:	2207      	movs	r2, #7
 8002736:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	e000e010 	.word	0xe000e010

08002748 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f7ff ff29 	bl	80025a8 <__NVIC_SetPriorityGrouping>
}
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800275e:	b580      	push	{r7, lr}
 8002760:	b086      	sub	sp, #24
 8002762:	af00      	add	r7, sp, #0
 8002764:	4603      	mov	r3, r0
 8002766:	60b9      	str	r1, [r7, #8]
 8002768:	607a      	str	r2, [r7, #4]
 800276a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800276c:	2300      	movs	r3, #0
 800276e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002770:	f7ff ff3e 	bl	80025f0 <__NVIC_GetPriorityGrouping>
 8002774:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	68b9      	ldr	r1, [r7, #8]
 800277a:	6978      	ldr	r0, [r7, #20]
 800277c:	f7ff ff8e 	bl	800269c <NVIC_EncodePriority>
 8002780:	4602      	mov	r2, r0
 8002782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002786:	4611      	mov	r1, r2
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff ff5d 	bl	8002648 <__NVIC_SetPriority>
}
 800278e:	bf00      	nop
 8002790:	3718      	adds	r7, #24
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}

08002796 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b082      	sub	sp, #8
 800279a:	af00      	add	r7, sp, #0
 800279c:	4603      	mov	r3, r0
 800279e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7ff ff31 	bl	800260c <__NVIC_EnableIRQ>
}
 80027aa:	bf00      	nop
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b082      	sub	sp, #8
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7ff ffa2 	bl	8002704 <SysTick_Config>
 80027c0:	4603      	mov	r3, r0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
	...

080027cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b089      	sub	sp, #36	@ 0x24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027da:	2300      	movs	r3, #0
 80027dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027de:	2300      	movs	r3, #0
 80027e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027e2:	2300      	movs	r3, #0
 80027e4:	61fb      	str	r3, [r7, #28]
 80027e6:	e165      	b.n	8002ab4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027e8:	2201      	movs	r2, #1
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	4013      	ands	r3, r2
 80027fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	429a      	cmp	r2, r3
 8002802:	f040 8154 	bne.w	8002aae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f003 0303 	and.w	r3, r3, #3
 800280e:	2b01      	cmp	r3, #1
 8002810:	d005      	beq.n	800281e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800281a:	2b02      	cmp	r3, #2
 800281c:	d130      	bne.n	8002880 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	2203      	movs	r2, #3
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	43db      	mvns	r3, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4013      	ands	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	68da      	ldr	r2, [r3, #12]
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4313      	orrs	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002854:	2201      	movs	r2, #1
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	f003 0201 	and.w	r2, r3, #1
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4313      	orrs	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f003 0303 	and.w	r3, r3, #3
 8002888:	2b03      	cmp	r3, #3
 800288a:	d017      	beq.n	80028bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	2203      	movs	r2, #3
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	43db      	mvns	r3, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4013      	ands	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	689a      	ldr	r2, [r3, #8]
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	fa02 f303 	lsl.w	r3, r2, r3
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d123      	bne.n	8002910 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	08da      	lsrs	r2, r3, #3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3208      	adds	r2, #8
 80028d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	f003 0307 	and.w	r3, r3, #7
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	220f      	movs	r2, #15
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	43db      	mvns	r3, r3
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	4013      	ands	r3, r2
 80028ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	691a      	ldr	r2, [r3, #16]
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	69ba      	ldr	r2, [r7, #24]
 80028fe:	4313      	orrs	r3, r2
 8002900:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	08da      	lsrs	r2, r3, #3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	3208      	adds	r2, #8
 800290a:	69b9      	ldr	r1, [r7, #24]
 800290c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	005b      	lsls	r3, r3, #1
 800291a:	2203      	movs	r2, #3
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	43db      	mvns	r3, r3
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	4013      	ands	r3, r2
 8002926:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 0203 	and.w	r2, r3, #3
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	4313      	orrs	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800294c:	2b00      	cmp	r3, #0
 800294e:	f000 80ae 	beq.w	8002aae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	4b5d      	ldr	r3, [pc, #372]	@ (8002acc <HAL_GPIO_Init+0x300>)
 8002958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295a:	4a5c      	ldr	r2, [pc, #368]	@ (8002acc <HAL_GPIO_Init+0x300>)
 800295c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002960:	6453      	str	r3, [r2, #68]	@ 0x44
 8002962:	4b5a      	ldr	r3, [pc, #360]	@ (8002acc <HAL_GPIO_Init+0x300>)
 8002964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800296e:	4a58      	ldr	r2, [pc, #352]	@ (8002ad0 <HAL_GPIO_Init+0x304>)
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	089b      	lsrs	r3, r3, #2
 8002974:	3302      	adds	r3, #2
 8002976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800297a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f003 0303 	and.w	r3, r3, #3
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	220f      	movs	r2, #15
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	43db      	mvns	r3, r3
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	4013      	ands	r3, r2
 8002990:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a4f      	ldr	r2, [pc, #316]	@ (8002ad4 <HAL_GPIO_Init+0x308>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d025      	beq.n	80029e6 <HAL_GPIO_Init+0x21a>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a4e      	ldr	r2, [pc, #312]	@ (8002ad8 <HAL_GPIO_Init+0x30c>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d01f      	beq.n	80029e2 <HAL_GPIO_Init+0x216>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a4d      	ldr	r2, [pc, #308]	@ (8002adc <HAL_GPIO_Init+0x310>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d019      	beq.n	80029de <HAL_GPIO_Init+0x212>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a4c      	ldr	r2, [pc, #304]	@ (8002ae0 <HAL_GPIO_Init+0x314>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d013      	beq.n	80029da <HAL_GPIO_Init+0x20e>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a4b      	ldr	r2, [pc, #300]	@ (8002ae4 <HAL_GPIO_Init+0x318>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d00d      	beq.n	80029d6 <HAL_GPIO_Init+0x20a>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a4a      	ldr	r2, [pc, #296]	@ (8002ae8 <HAL_GPIO_Init+0x31c>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d007      	beq.n	80029d2 <HAL_GPIO_Init+0x206>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a49      	ldr	r2, [pc, #292]	@ (8002aec <HAL_GPIO_Init+0x320>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d101      	bne.n	80029ce <HAL_GPIO_Init+0x202>
 80029ca:	2306      	movs	r3, #6
 80029cc:	e00c      	b.n	80029e8 <HAL_GPIO_Init+0x21c>
 80029ce:	2307      	movs	r3, #7
 80029d0:	e00a      	b.n	80029e8 <HAL_GPIO_Init+0x21c>
 80029d2:	2305      	movs	r3, #5
 80029d4:	e008      	b.n	80029e8 <HAL_GPIO_Init+0x21c>
 80029d6:	2304      	movs	r3, #4
 80029d8:	e006      	b.n	80029e8 <HAL_GPIO_Init+0x21c>
 80029da:	2303      	movs	r3, #3
 80029dc:	e004      	b.n	80029e8 <HAL_GPIO_Init+0x21c>
 80029de:	2302      	movs	r3, #2
 80029e0:	e002      	b.n	80029e8 <HAL_GPIO_Init+0x21c>
 80029e2:	2301      	movs	r3, #1
 80029e4:	e000      	b.n	80029e8 <HAL_GPIO_Init+0x21c>
 80029e6:	2300      	movs	r3, #0
 80029e8:	69fa      	ldr	r2, [r7, #28]
 80029ea:	f002 0203 	and.w	r2, r2, #3
 80029ee:	0092      	lsls	r2, r2, #2
 80029f0:	4093      	lsls	r3, r2
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029f8:	4935      	ldr	r1, [pc, #212]	@ (8002ad0 <HAL_GPIO_Init+0x304>)
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	089b      	lsrs	r3, r3, #2
 80029fe:	3302      	adds	r3, #2
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a06:	4b3a      	ldr	r3, [pc, #232]	@ (8002af0 <HAL_GPIO_Init+0x324>)
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	4013      	ands	r3, r2
 8002a14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002a22:	69ba      	ldr	r2, [r7, #24]
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a2a:	4a31      	ldr	r2, [pc, #196]	@ (8002af0 <HAL_GPIO_Init+0x324>)
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a30:	4b2f      	ldr	r3, [pc, #188]	@ (8002af0 <HAL_GPIO_Init+0x324>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d003      	beq.n	8002a54 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a54:	4a26      	ldr	r2, [pc, #152]	@ (8002af0 <HAL_GPIO_Init+0x324>)
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a5a:	4b25      	ldr	r3, [pc, #148]	@ (8002af0 <HAL_GPIO_Init+0x324>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	43db      	mvns	r3, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4013      	ands	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a7e:	4a1c      	ldr	r2, [pc, #112]	@ (8002af0 <HAL_GPIO_Init+0x324>)
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a84:	4b1a      	ldr	r3, [pc, #104]	@ (8002af0 <HAL_GPIO_Init+0x324>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	4013      	ands	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002aa8:	4a11      	ldr	r2, [pc, #68]	@ (8002af0 <HAL_GPIO_Init+0x324>)
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	61fb      	str	r3, [r7, #28]
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	2b0f      	cmp	r3, #15
 8002ab8:	f67f ae96 	bls.w	80027e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002abc:	bf00      	nop
 8002abe:	bf00      	nop
 8002ac0:	3724      	adds	r7, #36	@ 0x24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	40023800 	.word	0x40023800
 8002ad0:	40013800 	.word	0x40013800
 8002ad4:	40020000 	.word	0x40020000
 8002ad8:	40020400 	.word	0x40020400
 8002adc:	40020800 	.word	0x40020800
 8002ae0:	40020c00 	.word	0x40020c00
 8002ae4:	40021000 	.word	0x40021000
 8002ae8:	40021400 	.word	0x40021400
 8002aec:	40021800 	.word	0x40021800
 8002af0:	40013c00 	.word	0x40013c00

08002af4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	460b      	mov	r3, r1
 8002afe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	691a      	ldr	r2, [r3, #16]
 8002b04:	887b      	ldrh	r3, [r7, #2]
 8002b06:	4013      	ands	r3, r2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d002      	beq.n	8002b12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	73fb      	strb	r3, [r7, #15]
 8002b10:	e001      	b.n	8002b16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b12:	2300      	movs	r3, #0
 8002b14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3714      	adds	r7, #20
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	807b      	strh	r3, [r7, #2]
 8002b30:	4613      	mov	r3, r2
 8002b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b34:	787b      	ldrb	r3, [r7, #1]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d003      	beq.n	8002b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b3a:	887a      	ldrh	r2, [r7, #2]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b40:	e003      	b.n	8002b4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b42:	887b      	ldrh	r3, [r7, #2]
 8002b44:	041a      	lsls	r2, r3, #16
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	619a      	str	r2, [r3, #24]
}
 8002b4a:	bf00      	nop
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
	...

08002b58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d101      	bne.n	8002b6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e12b      	b.n	8002dc2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d106      	bne.n	8002b84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7fe fe7a 	bl	8001878 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2224      	movs	r2, #36	@ 0x24
 8002b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f022 0201 	bic.w	r2, r2, #1
 8002b9a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002baa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002bbc:	f000 fd5c 	bl	8003678 <HAL_RCC_GetPCLK1Freq>
 8002bc0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	4a81      	ldr	r2, [pc, #516]	@ (8002dcc <HAL_I2C_Init+0x274>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d807      	bhi.n	8002bdc <HAL_I2C_Init+0x84>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	4a80      	ldr	r2, [pc, #512]	@ (8002dd0 <HAL_I2C_Init+0x278>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	bf94      	ite	ls
 8002bd4:	2301      	movls	r3, #1
 8002bd6:	2300      	movhi	r3, #0
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	e006      	b.n	8002bea <HAL_I2C_Init+0x92>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	4a7d      	ldr	r2, [pc, #500]	@ (8002dd4 <HAL_I2C_Init+0x27c>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	bf94      	ite	ls
 8002be4:	2301      	movls	r3, #1
 8002be6:	2300      	movhi	r3, #0
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e0e7      	b.n	8002dc2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	4a78      	ldr	r2, [pc, #480]	@ (8002dd8 <HAL_I2C_Init+0x280>)
 8002bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfa:	0c9b      	lsrs	r3, r3, #18
 8002bfc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68ba      	ldr	r2, [r7, #8]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	6a1b      	ldr	r3, [r3, #32]
 8002c18:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	4a6a      	ldr	r2, [pc, #424]	@ (8002dcc <HAL_I2C_Init+0x274>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d802      	bhi.n	8002c2c <HAL_I2C_Init+0xd4>
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	e009      	b.n	8002c40 <HAL_I2C_Init+0xe8>
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c32:	fb02 f303 	mul.w	r3, r2, r3
 8002c36:	4a69      	ldr	r2, [pc, #420]	@ (8002ddc <HAL_I2C_Init+0x284>)
 8002c38:	fba2 2303 	umull	r2, r3, r2, r3
 8002c3c:	099b      	lsrs	r3, r3, #6
 8002c3e:	3301      	adds	r3, #1
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	6812      	ldr	r2, [r2, #0]
 8002c44:	430b      	orrs	r3, r1
 8002c46:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	69db      	ldr	r3, [r3, #28]
 8002c4e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002c52:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	495c      	ldr	r1, [pc, #368]	@ (8002dcc <HAL_I2C_Init+0x274>)
 8002c5c:	428b      	cmp	r3, r1
 8002c5e:	d819      	bhi.n	8002c94 <HAL_I2C_Init+0x13c>
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	1e59      	subs	r1, r3, #1
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c6e:	1c59      	adds	r1, r3, #1
 8002c70:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c74:	400b      	ands	r3, r1
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00a      	beq.n	8002c90 <HAL_I2C_Init+0x138>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	1e59      	subs	r1, r3, #1
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c88:	3301      	adds	r3, #1
 8002c8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c8e:	e051      	b.n	8002d34 <HAL_I2C_Init+0x1dc>
 8002c90:	2304      	movs	r3, #4
 8002c92:	e04f      	b.n	8002d34 <HAL_I2C_Init+0x1dc>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d111      	bne.n	8002cc0 <HAL_I2C_Init+0x168>
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	1e58      	subs	r0, r3, #1
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6859      	ldr	r1, [r3, #4]
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	440b      	add	r3, r1
 8002caa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cae:	3301      	adds	r3, #1
 8002cb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	bf0c      	ite	eq
 8002cb8:	2301      	moveq	r3, #1
 8002cba:	2300      	movne	r3, #0
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	e012      	b.n	8002ce6 <HAL_I2C_Init+0x18e>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	1e58      	subs	r0, r3, #1
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6859      	ldr	r1, [r3, #4]
 8002cc8:	460b      	mov	r3, r1
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	440b      	add	r3, r1
 8002cce:	0099      	lsls	r1, r3, #2
 8002cd0:	440b      	add	r3, r1
 8002cd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	bf0c      	ite	eq
 8002ce0:	2301      	moveq	r3, #1
 8002ce2:	2300      	movne	r3, #0
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <HAL_I2C_Init+0x196>
 8002cea:	2301      	movs	r3, #1
 8002cec:	e022      	b.n	8002d34 <HAL_I2C_Init+0x1dc>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d10e      	bne.n	8002d14 <HAL_I2C_Init+0x1bc>
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	1e58      	subs	r0, r3, #1
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6859      	ldr	r1, [r3, #4]
 8002cfe:	460b      	mov	r3, r1
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	440b      	add	r3, r1
 8002d04:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d08:	3301      	adds	r3, #1
 8002d0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d12:	e00f      	b.n	8002d34 <HAL_I2C_Init+0x1dc>
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	1e58      	subs	r0, r3, #1
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6859      	ldr	r1, [r3, #4]
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	0099      	lsls	r1, r3, #2
 8002d24:	440b      	add	r3, r1
 8002d26:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d34:	6879      	ldr	r1, [r7, #4]
 8002d36:	6809      	ldr	r1, [r1, #0]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	69da      	ldr	r2, [r3, #28]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002d62:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	6911      	ldr	r1, [r2, #16]
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	68d2      	ldr	r2, [r2, #12]
 8002d6e:	4311      	orrs	r1, r2
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	6812      	ldr	r2, [r2, #0]
 8002d74:	430b      	orrs	r3, r1
 8002d76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	695a      	ldr	r2, [r3, #20]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f042 0201 	orr.w	r2, r2, #1
 8002da2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2220      	movs	r2, #32
 8002dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	000186a0 	.word	0x000186a0
 8002dd0:	001e847f 	.word	0x001e847f
 8002dd4:	003d08ff 	.word	0x003d08ff
 8002dd8:	431bde83 	.word	0x431bde83
 8002ddc:	10624dd3 	.word	0x10624dd3

08002de0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b088      	sub	sp, #32
 8002de4:	af02      	add	r7, sp, #8
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	607a      	str	r2, [r7, #4]
 8002dea:	461a      	mov	r2, r3
 8002dec:	460b      	mov	r3, r1
 8002dee:	817b      	strh	r3, [r7, #10]
 8002df0:	4613      	mov	r3, r2
 8002df2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002df4:	f7fe ff98 	bl	8001d28 <HAL_GetTick>
 8002df8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b20      	cmp	r3, #32
 8002e04:	f040 80e0 	bne.w	8002fc8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	9300      	str	r3, [sp, #0]
 8002e0c:	2319      	movs	r3, #25
 8002e0e:	2201      	movs	r2, #1
 8002e10:	4970      	ldr	r1, [pc, #448]	@ (8002fd4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002e12:	68f8      	ldr	r0, [r7, #12]
 8002e14:	f000 f964 	bl	80030e0 <I2C_WaitOnFlagUntilTimeout>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002e1e:	2302      	movs	r3, #2
 8002e20:	e0d3      	b.n	8002fca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d101      	bne.n	8002e30 <HAL_I2C_Master_Transmit+0x50>
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	e0cc      	b.n	8002fca <HAL_I2C_Master_Transmit+0x1ea>
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d007      	beq.n	8002e56 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f042 0201 	orr.w	r2, r2, #1
 8002e54:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e64:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2221      	movs	r2, #33	@ 0x21
 8002e6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2210      	movs	r2, #16
 8002e72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	893a      	ldrh	r2, [r7, #8]
 8002e86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	4a50      	ldr	r2, [pc, #320]	@ (8002fd8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002e96:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e98:	8979      	ldrh	r1, [r7, #10]
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	6a3a      	ldr	r2, [r7, #32]
 8002e9e:	68f8      	ldr	r0, [r7, #12]
 8002ea0:	f000 f89c 	bl	8002fdc <I2C_MasterRequestWrite>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e08d      	b.n	8002fca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eae:	2300      	movs	r3, #0
 8002eb0:	613b      	str	r3, [r7, #16]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	613b      	str	r3, [r7, #16]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	613b      	str	r3, [r7, #16]
 8002ec2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ec4:	e066      	b.n	8002f94 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ec6:	697a      	ldr	r2, [r7, #20]
 8002ec8:	6a39      	ldr	r1, [r7, #32]
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f000 fa22 	bl	8003314 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00d      	beq.n	8002ef2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eda:	2b04      	cmp	r3, #4
 8002edc:	d107      	bne.n	8002eee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e06b      	b.n	8002fca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef6:	781a      	ldrb	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f02:	1c5a      	adds	r2, r3, #1
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	b29a      	uxth	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	695b      	ldr	r3, [r3, #20]
 8002f28:	f003 0304 	and.w	r3, r3, #4
 8002f2c:	2b04      	cmp	r3, #4
 8002f2e:	d11b      	bne.n	8002f68 <HAL_I2C_Master_Transmit+0x188>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d017      	beq.n	8002f68 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3c:	781a      	ldrb	r2, [r3, #0]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f48:	1c5a      	adds	r2, r3, #1
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	3b01      	subs	r3, #1
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f60:	3b01      	subs	r3, #1
 8002f62:	b29a      	uxth	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f68:	697a      	ldr	r2, [r7, #20]
 8002f6a:	6a39      	ldr	r1, [r7, #32]
 8002f6c:	68f8      	ldr	r0, [r7, #12]
 8002f6e:	f000 fa19 	bl	80033a4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d00d      	beq.n	8002f94 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7c:	2b04      	cmp	r3, #4
 8002f7e:	d107      	bne.n	8002f90 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f8e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e01a      	b.n	8002fca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d194      	bne.n	8002ec6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002faa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2220      	movs	r2, #32
 8002fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	e000      	b.n	8002fca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002fc8:	2302      	movs	r3, #2
  }
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3718      	adds	r7, #24
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	00100002 	.word	0x00100002
 8002fd8:	ffff0000 	.word	0xffff0000

08002fdc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b088      	sub	sp, #32
 8002fe0:	af02      	add	r7, sp, #8
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	607a      	str	r2, [r7, #4]
 8002fe6:	603b      	str	r3, [r7, #0]
 8002fe8:	460b      	mov	r3, r1
 8002fea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	2b08      	cmp	r3, #8
 8002ff6:	d006      	beq.n	8003006 <I2C_MasterRequestWrite+0x2a>
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d003      	beq.n	8003006 <I2C_MasterRequestWrite+0x2a>
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003004:	d108      	bne.n	8003018 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	e00b      	b.n	8003030 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301c:	2b12      	cmp	r3, #18
 800301e:	d107      	bne.n	8003030 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800302e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	9300      	str	r3, [sp, #0]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 f84f 	bl	80030e0 <I2C_WaitOnFlagUntilTimeout>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d00d      	beq.n	8003064 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003052:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003056:	d103      	bne.n	8003060 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800305e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e035      	b.n	80030d0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800306c:	d108      	bne.n	8003080 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800306e:	897b      	ldrh	r3, [r7, #10]
 8003070:	b2db      	uxtb	r3, r3
 8003072:	461a      	mov	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800307c:	611a      	str	r2, [r3, #16]
 800307e:	e01b      	b.n	80030b8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003080:	897b      	ldrh	r3, [r7, #10]
 8003082:	11db      	asrs	r3, r3, #7
 8003084:	b2db      	uxtb	r3, r3
 8003086:	f003 0306 	and.w	r3, r3, #6
 800308a:	b2db      	uxtb	r3, r3
 800308c:	f063 030f 	orn	r3, r3, #15
 8003090:	b2da      	uxtb	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	490e      	ldr	r1, [pc, #56]	@ (80030d8 <I2C_MasterRequestWrite+0xfc>)
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f000 f898 	bl	80031d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e010      	b.n	80030d0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80030ae:	897b      	ldrh	r3, [r7, #10]
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	4907      	ldr	r1, [pc, #28]	@ (80030dc <I2C_MasterRequestWrite+0x100>)
 80030be:	68f8      	ldr	r0, [r7, #12]
 80030c0:	f000 f888 	bl	80031d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e000      	b.n	80030d0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3718      	adds	r7, #24
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	00010008 	.word	0x00010008
 80030dc:	00010002 	.word	0x00010002

080030e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	603b      	str	r3, [r7, #0]
 80030ec:	4613      	mov	r3, r2
 80030ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030f0:	e048      	b.n	8003184 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f8:	d044      	beq.n	8003184 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030fa:	f7fe fe15 	bl	8001d28 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	429a      	cmp	r2, r3
 8003108:	d302      	bcc.n	8003110 <I2C_WaitOnFlagUntilTimeout+0x30>
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d139      	bne.n	8003184 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	0c1b      	lsrs	r3, r3, #16
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b01      	cmp	r3, #1
 8003118:	d10d      	bne.n	8003136 <I2C_WaitOnFlagUntilTimeout+0x56>
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	695b      	ldr	r3, [r3, #20]
 8003120:	43da      	mvns	r2, r3
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	4013      	ands	r3, r2
 8003126:	b29b      	uxth	r3, r3
 8003128:	2b00      	cmp	r3, #0
 800312a:	bf0c      	ite	eq
 800312c:	2301      	moveq	r3, #1
 800312e:	2300      	movne	r3, #0
 8003130:	b2db      	uxtb	r3, r3
 8003132:	461a      	mov	r2, r3
 8003134:	e00c      	b.n	8003150 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	43da      	mvns	r2, r3
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	4013      	ands	r3, r2
 8003142:	b29b      	uxth	r3, r3
 8003144:	2b00      	cmp	r3, #0
 8003146:	bf0c      	ite	eq
 8003148:	2301      	moveq	r3, #1
 800314a:	2300      	movne	r3, #0
 800314c:	b2db      	uxtb	r3, r3
 800314e:	461a      	mov	r2, r3
 8003150:	79fb      	ldrb	r3, [r7, #7]
 8003152:	429a      	cmp	r2, r3
 8003154:	d116      	bne.n	8003184 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2220      	movs	r2, #32
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003170:	f043 0220 	orr.w	r2, r3, #32
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e023      	b.n	80031cc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	0c1b      	lsrs	r3, r3, #16
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b01      	cmp	r3, #1
 800318c:	d10d      	bne.n	80031aa <I2C_WaitOnFlagUntilTimeout+0xca>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	695b      	ldr	r3, [r3, #20]
 8003194:	43da      	mvns	r2, r3
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	4013      	ands	r3, r2
 800319a:	b29b      	uxth	r3, r3
 800319c:	2b00      	cmp	r3, #0
 800319e:	bf0c      	ite	eq
 80031a0:	2301      	moveq	r3, #1
 80031a2:	2300      	movne	r3, #0
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	461a      	mov	r2, r3
 80031a8:	e00c      	b.n	80031c4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	43da      	mvns	r2, r3
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	4013      	ands	r3, r2
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	bf0c      	ite	eq
 80031bc:	2301      	moveq	r3, #1
 80031be:	2300      	movne	r3, #0
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	461a      	mov	r2, r3
 80031c4:	79fb      	ldrb	r3, [r7, #7]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d093      	beq.n	80030f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]
 80031e0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031e2:	e071      	b.n	80032c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031f2:	d123      	bne.n	800323c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003202:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800320c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2220      	movs	r2, #32
 8003218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003228:	f043 0204 	orr.w	r2, r3, #4
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e067      	b.n	800330c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003242:	d041      	beq.n	80032c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003244:	f7fe fd70 	bl	8001d28 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	429a      	cmp	r2, r3
 8003252:	d302      	bcc.n	800325a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d136      	bne.n	80032c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	0c1b      	lsrs	r3, r3, #16
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b01      	cmp	r3, #1
 8003262:	d10c      	bne.n	800327e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	695b      	ldr	r3, [r3, #20]
 800326a:	43da      	mvns	r2, r3
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	4013      	ands	r3, r2
 8003270:	b29b      	uxth	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	bf14      	ite	ne
 8003276:	2301      	movne	r3, #1
 8003278:	2300      	moveq	r3, #0
 800327a:	b2db      	uxtb	r3, r3
 800327c:	e00b      	b.n	8003296 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	43da      	mvns	r2, r3
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	4013      	ands	r3, r2
 800328a:	b29b      	uxth	r3, r3
 800328c:	2b00      	cmp	r3, #0
 800328e:	bf14      	ite	ne
 8003290:	2301      	movne	r3, #1
 8003292:	2300      	moveq	r3, #0
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b00      	cmp	r3, #0
 8003298:	d016      	beq.n	80032c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2200      	movs	r2, #0
 800329e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2220      	movs	r2, #32
 80032a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b4:	f043 0220 	orr.w	r2, r3, #32
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e021      	b.n	800330c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	0c1b      	lsrs	r3, r3, #16
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d10c      	bne.n	80032ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	43da      	mvns	r2, r3
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	4013      	ands	r3, r2
 80032de:	b29b      	uxth	r3, r3
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	bf14      	ite	ne
 80032e4:	2301      	movne	r3, #1
 80032e6:	2300      	moveq	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	e00b      	b.n	8003304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	43da      	mvns	r2, r3
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	4013      	ands	r3, r2
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	bf14      	ite	ne
 80032fe:	2301      	movne	r3, #1
 8003300:	2300      	moveq	r3, #0
 8003302:	b2db      	uxtb	r3, r3
 8003304:	2b00      	cmp	r3, #0
 8003306:	f47f af6d 	bne.w	80031e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	3710      	adds	r7, #16
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003320:	e034      	b.n	800338c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f000 f886 	bl	8003434 <I2C_IsAcknowledgeFailed>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e034      	b.n	800339c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003338:	d028      	beq.n	800338c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800333a:	f7fe fcf5 	bl	8001d28 <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	429a      	cmp	r2, r3
 8003348:	d302      	bcc.n	8003350 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d11d      	bne.n	800338c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800335a:	2b80      	cmp	r3, #128	@ 0x80
 800335c:	d016      	beq.n	800338c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2220      	movs	r2, #32
 8003368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003378:	f043 0220 	orr.w	r2, r3, #32
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e007      	b.n	800339c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003396:	2b80      	cmp	r3, #128	@ 0x80
 8003398:	d1c3      	bne.n	8003322 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800339a:	2300      	movs	r3, #0
}
 800339c:	4618      	mov	r0, r3
 800339e:	3710      	adds	r7, #16
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033b0:	e034      	b.n	800341c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f000 f83e 	bl	8003434 <I2C_IsAcknowledgeFailed>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e034      	b.n	800342c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c8:	d028      	beq.n	800341c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033ca:	f7fe fcad 	bl	8001d28 <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d302      	bcc.n	80033e0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d11d      	bne.n	800341c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	f003 0304 	and.w	r3, r3, #4
 80033ea:	2b04      	cmp	r3, #4
 80033ec:	d016      	beq.n	800341c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2200      	movs	r2, #0
 80033f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2220      	movs	r2, #32
 80033f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003408:	f043 0220 	orr.w	r2, r3, #32
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e007      	b.n	800342c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	695b      	ldr	r3, [r3, #20]
 8003422:	f003 0304 	and.w	r3, r3, #4
 8003426:	2b04      	cmp	r3, #4
 8003428:	d1c3      	bne.n	80033b2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003446:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800344a:	d11b      	bne.n	8003484 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003454:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2220      	movs	r2, #32
 8003460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003470:	f043 0204 	orr.w	r2, r3, #4
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e000      	b.n	8003486 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
	...

08003494 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d101      	bne.n	80034a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e0cc      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034a8:	4b68      	ldr	r3, [pc, #416]	@ (800364c <HAL_RCC_ClockConfig+0x1b8>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 030f 	and.w	r3, r3, #15
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d90c      	bls.n	80034d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034b6:	4b65      	ldr	r3, [pc, #404]	@ (800364c <HAL_RCC_ClockConfig+0x1b8>)
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	b2d2      	uxtb	r2, r2
 80034bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034be:	4b63      	ldr	r3, [pc, #396]	@ (800364c <HAL_RCC_ClockConfig+0x1b8>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 030f 	and.w	r3, r3, #15
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d001      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e0b8      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0302 	and.w	r3, r3, #2
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d020      	beq.n	800351e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0304 	and.w	r3, r3, #4
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d005      	beq.n	80034f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034e8:	4b59      	ldr	r3, [pc, #356]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	4a58      	ldr	r2, [pc, #352]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 80034ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80034f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0308 	and.w	r3, r3, #8
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d005      	beq.n	800350c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003500:	4b53      	ldr	r3, [pc, #332]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	4a52      	ldr	r2, [pc, #328]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003506:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800350a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800350c:	4b50      	ldr	r3, [pc, #320]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	494d      	ldr	r1, [pc, #308]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 800351a:	4313      	orrs	r3, r2
 800351c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b00      	cmp	r3, #0
 8003528:	d044      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	2b01      	cmp	r3, #1
 8003530:	d107      	bne.n	8003542 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003532:	4b47      	ldr	r3, [pc, #284]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d119      	bne.n	8003572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e07f      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2b02      	cmp	r3, #2
 8003548:	d003      	beq.n	8003552 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800354e:	2b03      	cmp	r3, #3
 8003550:	d107      	bne.n	8003562 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003552:	4b3f      	ldr	r3, [pc, #252]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d109      	bne.n	8003572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e06f      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003562:	4b3b      	ldr	r3, [pc, #236]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0302 	and.w	r3, r3, #2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e067      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003572:	4b37      	ldr	r3, [pc, #220]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f023 0203 	bic.w	r2, r3, #3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	4934      	ldr	r1, [pc, #208]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003580:	4313      	orrs	r3, r2
 8003582:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003584:	f7fe fbd0 	bl	8001d28 <HAL_GetTick>
 8003588:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800358a:	e00a      	b.n	80035a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800358c:	f7fe fbcc 	bl	8001d28 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	f241 3288 	movw	r2, #5000	@ 0x1388
 800359a:	4293      	cmp	r3, r2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e04f      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035a2:	4b2b      	ldr	r3, [pc, #172]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	f003 020c 	and.w	r2, r3, #12
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d1eb      	bne.n	800358c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035b4:	4b25      	ldr	r3, [pc, #148]	@ (800364c <HAL_RCC_ClockConfig+0x1b8>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 030f 	and.w	r3, r3, #15
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d20c      	bcs.n	80035dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c2:	4b22      	ldr	r3, [pc, #136]	@ (800364c <HAL_RCC_ClockConfig+0x1b8>)
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	b2d2      	uxtb	r2, r2
 80035c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ca:	4b20      	ldr	r3, [pc, #128]	@ (800364c <HAL_RCC_ClockConfig+0x1b8>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 030f 	and.w	r3, r3, #15
 80035d2:	683a      	ldr	r2, [r7, #0]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d001      	beq.n	80035dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e032      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0304 	and.w	r3, r3, #4
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d008      	beq.n	80035fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035e8:	4b19      	ldr	r3, [pc, #100]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	4916      	ldr	r1, [pc, #88]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0308 	and.w	r3, r3, #8
 8003602:	2b00      	cmp	r3, #0
 8003604:	d009      	beq.n	800361a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003606:	4b12      	ldr	r3, [pc, #72]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	490e      	ldr	r1, [pc, #56]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	4313      	orrs	r3, r2
 8003618:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800361a:	f000 f855 	bl	80036c8 <HAL_RCC_GetSysClockFreq>
 800361e:	4602      	mov	r2, r0
 8003620:	4b0b      	ldr	r3, [pc, #44]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	091b      	lsrs	r3, r3, #4
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	490a      	ldr	r1, [pc, #40]	@ (8003654 <HAL_RCC_ClockConfig+0x1c0>)
 800362c:	5ccb      	ldrb	r3, [r1, r3]
 800362e:	fa22 f303 	lsr.w	r3, r2, r3
 8003632:	4a09      	ldr	r2, [pc, #36]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 8003634:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003636:	4b09      	ldr	r3, [pc, #36]	@ (800365c <HAL_RCC_ClockConfig+0x1c8>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4618      	mov	r0, r3
 800363c:	f7fe fb30 	bl	8001ca0 <HAL_InitTick>

  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	40023c00 	.word	0x40023c00
 8003650:	40023800 	.word	0x40023800
 8003654:	08007bb4 	.word	0x08007bb4
 8003658:	20000000 	.word	0x20000000
 800365c:	20000004 	.word	0x20000004

08003660 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003664:	4b03      	ldr	r3, [pc, #12]	@ (8003674 <HAL_RCC_GetHCLKFreq+0x14>)
 8003666:	681b      	ldr	r3, [r3, #0]
}
 8003668:	4618      	mov	r0, r3
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	20000000 	.word	0x20000000

08003678 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800367c:	f7ff fff0 	bl	8003660 <HAL_RCC_GetHCLKFreq>
 8003680:	4602      	mov	r2, r0
 8003682:	4b05      	ldr	r3, [pc, #20]	@ (8003698 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	0a9b      	lsrs	r3, r3, #10
 8003688:	f003 0307 	and.w	r3, r3, #7
 800368c:	4903      	ldr	r1, [pc, #12]	@ (800369c <HAL_RCC_GetPCLK1Freq+0x24>)
 800368e:	5ccb      	ldrb	r3, [r1, r3]
 8003690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003694:	4618      	mov	r0, r3
 8003696:	bd80      	pop	{r7, pc}
 8003698:	40023800 	.word	0x40023800
 800369c:	08007bc4 	.word	0x08007bc4

080036a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036a4:	f7ff ffdc 	bl	8003660 <HAL_RCC_GetHCLKFreq>
 80036a8:	4602      	mov	r2, r0
 80036aa:	4b05      	ldr	r3, [pc, #20]	@ (80036c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	0b5b      	lsrs	r3, r3, #13
 80036b0:	f003 0307 	and.w	r3, r3, #7
 80036b4:	4903      	ldr	r1, [pc, #12]	@ (80036c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036b6:	5ccb      	ldrb	r3, [r1, r3]
 80036b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036bc:	4618      	mov	r0, r3
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	40023800 	.word	0x40023800
 80036c4:	08007bc4 	.word	0x08007bc4

080036c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036cc:	b0ae      	sub	sp, #184	@ 0xb8
 80036ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80036d0:	2300      	movs	r3, #0
 80036d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80036d6:	2300      	movs	r3, #0
 80036d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80036dc:	2300      	movs	r3, #0
 80036de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80036e2:	2300      	movs	r3, #0
 80036e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80036e8:	2300      	movs	r3, #0
 80036ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036ee:	4bcb      	ldr	r3, [pc, #812]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x354>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f003 030c 	and.w	r3, r3, #12
 80036f6:	2b0c      	cmp	r3, #12
 80036f8:	f200 8206 	bhi.w	8003b08 <HAL_RCC_GetSysClockFreq+0x440>
 80036fc:	a201      	add	r2, pc, #4	@ (adr r2, 8003704 <HAL_RCC_GetSysClockFreq+0x3c>)
 80036fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003702:	bf00      	nop
 8003704:	08003739 	.word	0x08003739
 8003708:	08003b09 	.word	0x08003b09
 800370c:	08003b09 	.word	0x08003b09
 8003710:	08003b09 	.word	0x08003b09
 8003714:	08003741 	.word	0x08003741
 8003718:	08003b09 	.word	0x08003b09
 800371c:	08003b09 	.word	0x08003b09
 8003720:	08003b09 	.word	0x08003b09
 8003724:	08003749 	.word	0x08003749
 8003728:	08003b09 	.word	0x08003b09
 800372c:	08003b09 	.word	0x08003b09
 8003730:	08003b09 	.word	0x08003b09
 8003734:	08003939 	.word	0x08003939
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003738:	4bb9      	ldr	r3, [pc, #740]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0x358>)
 800373a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800373e:	e1e7      	b.n	8003b10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003740:	4bb8      	ldr	r3, [pc, #736]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003742:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003746:	e1e3      	b.n	8003b10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003748:	4bb4      	ldr	r3, [pc, #720]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x354>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003750:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003754:	4bb1      	ldr	r3, [pc, #708]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d071      	beq.n	8003844 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003760:	4bae      	ldr	r3, [pc, #696]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	099b      	lsrs	r3, r3, #6
 8003766:	2200      	movs	r2, #0
 8003768:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800376c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003770:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003774:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003778:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800377c:	2300      	movs	r3, #0
 800377e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003782:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003786:	4622      	mov	r2, r4
 8003788:	462b      	mov	r3, r5
 800378a:	f04f 0000 	mov.w	r0, #0
 800378e:	f04f 0100 	mov.w	r1, #0
 8003792:	0159      	lsls	r1, r3, #5
 8003794:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003798:	0150      	lsls	r0, r2, #5
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	4621      	mov	r1, r4
 80037a0:	1a51      	subs	r1, r2, r1
 80037a2:	6439      	str	r1, [r7, #64]	@ 0x40
 80037a4:	4629      	mov	r1, r5
 80037a6:	eb63 0301 	sbc.w	r3, r3, r1
 80037aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80037ac:	f04f 0200 	mov.w	r2, #0
 80037b0:	f04f 0300 	mov.w	r3, #0
 80037b4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80037b8:	4649      	mov	r1, r9
 80037ba:	018b      	lsls	r3, r1, #6
 80037bc:	4641      	mov	r1, r8
 80037be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037c2:	4641      	mov	r1, r8
 80037c4:	018a      	lsls	r2, r1, #6
 80037c6:	4641      	mov	r1, r8
 80037c8:	1a51      	subs	r1, r2, r1
 80037ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80037cc:	4649      	mov	r1, r9
 80037ce:	eb63 0301 	sbc.w	r3, r3, r1
 80037d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037d4:	f04f 0200 	mov.w	r2, #0
 80037d8:	f04f 0300 	mov.w	r3, #0
 80037dc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80037e0:	4649      	mov	r1, r9
 80037e2:	00cb      	lsls	r3, r1, #3
 80037e4:	4641      	mov	r1, r8
 80037e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037ea:	4641      	mov	r1, r8
 80037ec:	00ca      	lsls	r2, r1, #3
 80037ee:	4610      	mov	r0, r2
 80037f0:	4619      	mov	r1, r3
 80037f2:	4603      	mov	r3, r0
 80037f4:	4622      	mov	r2, r4
 80037f6:	189b      	adds	r3, r3, r2
 80037f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80037fa:	462b      	mov	r3, r5
 80037fc:	460a      	mov	r2, r1
 80037fe:	eb42 0303 	adc.w	r3, r2, r3
 8003802:	637b      	str	r3, [r7, #52]	@ 0x34
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	f04f 0300 	mov.w	r3, #0
 800380c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003810:	4629      	mov	r1, r5
 8003812:	024b      	lsls	r3, r1, #9
 8003814:	4621      	mov	r1, r4
 8003816:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800381a:	4621      	mov	r1, r4
 800381c:	024a      	lsls	r2, r1, #9
 800381e:	4610      	mov	r0, r2
 8003820:	4619      	mov	r1, r3
 8003822:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003826:	2200      	movs	r2, #0
 8003828:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800382c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003830:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003834:	f7fd f9d8 	bl	8000be8 <__aeabi_uldivmod>
 8003838:	4602      	mov	r2, r0
 800383a:	460b      	mov	r3, r1
 800383c:	4613      	mov	r3, r2
 800383e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003842:	e067      	b.n	8003914 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003844:	4b75      	ldr	r3, [pc, #468]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	099b      	lsrs	r3, r3, #6
 800384a:	2200      	movs	r2, #0
 800384c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003850:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003854:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003858:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800385c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800385e:	2300      	movs	r3, #0
 8003860:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003862:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003866:	4622      	mov	r2, r4
 8003868:	462b      	mov	r3, r5
 800386a:	f04f 0000 	mov.w	r0, #0
 800386e:	f04f 0100 	mov.w	r1, #0
 8003872:	0159      	lsls	r1, r3, #5
 8003874:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003878:	0150      	lsls	r0, r2, #5
 800387a:	4602      	mov	r2, r0
 800387c:	460b      	mov	r3, r1
 800387e:	4621      	mov	r1, r4
 8003880:	1a51      	subs	r1, r2, r1
 8003882:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003884:	4629      	mov	r1, r5
 8003886:	eb63 0301 	sbc.w	r3, r3, r1
 800388a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800388c:	f04f 0200 	mov.w	r2, #0
 8003890:	f04f 0300 	mov.w	r3, #0
 8003894:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003898:	4649      	mov	r1, r9
 800389a:	018b      	lsls	r3, r1, #6
 800389c:	4641      	mov	r1, r8
 800389e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038a2:	4641      	mov	r1, r8
 80038a4:	018a      	lsls	r2, r1, #6
 80038a6:	4641      	mov	r1, r8
 80038a8:	ebb2 0a01 	subs.w	sl, r2, r1
 80038ac:	4649      	mov	r1, r9
 80038ae:	eb63 0b01 	sbc.w	fp, r3, r1
 80038b2:	f04f 0200 	mov.w	r2, #0
 80038b6:	f04f 0300 	mov.w	r3, #0
 80038ba:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038be:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038c6:	4692      	mov	sl, r2
 80038c8:	469b      	mov	fp, r3
 80038ca:	4623      	mov	r3, r4
 80038cc:	eb1a 0303 	adds.w	r3, sl, r3
 80038d0:	623b      	str	r3, [r7, #32]
 80038d2:	462b      	mov	r3, r5
 80038d4:	eb4b 0303 	adc.w	r3, fp, r3
 80038d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80038da:	f04f 0200 	mov.w	r2, #0
 80038de:	f04f 0300 	mov.w	r3, #0
 80038e2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80038e6:	4629      	mov	r1, r5
 80038e8:	028b      	lsls	r3, r1, #10
 80038ea:	4621      	mov	r1, r4
 80038ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038f0:	4621      	mov	r1, r4
 80038f2:	028a      	lsls	r2, r1, #10
 80038f4:	4610      	mov	r0, r2
 80038f6:	4619      	mov	r1, r3
 80038f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038fc:	2200      	movs	r2, #0
 80038fe:	673b      	str	r3, [r7, #112]	@ 0x70
 8003900:	677a      	str	r2, [r7, #116]	@ 0x74
 8003902:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003906:	f7fd f96f 	bl	8000be8 <__aeabi_uldivmod>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	4613      	mov	r3, r2
 8003910:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003914:	4b41      	ldr	r3, [pc, #260]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	0c1b      	lsrs	r3, r3, #16
 800391a:	f003 0303 	and.w	r3, r3, #3
 800391e:	3301      	adds	r3, #1
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003926:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800392a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800392e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003932:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003936:	e0eb      	b.n	8003b10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003938:	4b38      	ldr	r3, [pc, #224]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x354>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003940:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003944:	4b35      	ldr	r3, [pc, #212]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d06b      	beq.n	8003a28 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003950:	4b32      	ldr	r3, [pc, #200]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	099b      	lsrs	r3, r3, #6
 8003956:	2200      	movs	r2, #0
 8003958:	66bb      	str	r3, [r7, #104]	@ 0x68
 800395a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800395c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800395e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003962:	663b      	str	r3, [r7, #96]	@ 0x60
 8003964:	2300      	movs	r3, #0
 8003966:	667b      	str	r3, [r7, #100]	@ 0x64
 8003968:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800396c:	4622      	mov	r2, r4
 800396e:	462b      	mov	r3, r5
 8003970:	f04f 0000 	mov.w	r0, #0
 8003974:	f04f 0100 	mov.w	r1, #0
 8003978:	0159      	lsls	r1, r3, #5
 800397a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800397e:	0150      	lsls	r0, r2, #5
 8003980:	4602      	mov	r2, r0
 8003982:	460b      	mov	r3, r1
 8003984:	4621      	mov	r1, r4
 8003986:	1a51      	subs	r1, r2, r1
 8003988:	61b9      	str	r1, [r7, #24]
 800398a:	4629      	mov	r1, r5
 800398c:	eb63 0301 	sbc.w	r3, r3, r1
 8003990:	61fb      	str	r3, [r7, #28]
 8003992:	f04f 0200 	mov.w	r2, #0
 8003996:	f04f 0300 	mov.w	r3, #0
 800399a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800399e:	4659      	mov	r1, fp
 80039a0:	018b      	lsls	r3, r1, #6
 80039a2:	4651      	mov	r1, sl
 80039a4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039a8:	4651      	mov	r1, sl
 80039aa:	018a      	lsls	r2, r1, #6
 80039ac:	4651      	mov	r1, sl
 80039ae:	ebb2 0801 	subs.w	r8, r2, r1
 80039b2:	4659      	mov	r1, fp
 80039b4:	eb63 0901 	sbc.w	r9, r3, r1
 80039b8:	f04f 0200 	mov.w	r2, #0
 80039bc:	f04f 0300 	mov.w	r3, #0
 80039c0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80039c4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80039c8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80039cc:	4690      	mov	r8, r2
 80039ce:	4699      	mov	r9, r3
 80039d0:	4623      	mov	r3, r4
 80039d2:	eb18 0303 	adds.w	r3, r8, r3
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	462b      	mov	r3, r5
 80039da:	eb49 0303 	adc.w	r3, r9, r3
 80039de:	617b      	str	r3, [r7, #20]
 80039e0:	f04f 0200 	mov.w	r2, #0
 80039e4:	f04f 0300 	mov.w	r3, #0
 80039e8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80039ec:	4629      	mov	r1, r5
 80039ee:	024b      	lsls	r3, r1, #9
 80039f0:	4621      	mov	r1, r4
 80039f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039f6:	4621      	mov	r1, r4
 80039f8:	024a      	lsls	r2, r1, #9
 80039fa:	4610      	mov	r0, r2
 80039fc:	4619      	mov	r1, r3
 80039fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a02:	2200      	movs	r2, #0
 8003a04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a06:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003a08:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a0c:	f7fd f8ec 	bl	8000be8 <__aeabi_uldivmod>
 8003a10:	4602      	mov	r2, r0
 8003a12:	460b      	mov	r3, r1
 8003a14:	4613      	mov	r3, r2
 8003a16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a1a:	e065      	b.n	8003ae8 <HAL_RCC_GetSysClockFreq+0x420>
 8003a1c:	40023800 	.word	0x40023800
 8003a20:	00f42400 	.word	0x00f42400
 8003a24:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a28:	4b3d      	ldr	r3, [pc, #244]	@ (8003b20 <HAL_RCC_GetSysClockFreq+0x458>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	099b      	lsrs	r3, r3, #6
 8003a2e:	2200      	movs	r2, #0
 8003a30:	4618      	mov	r0, r3
 8003a32:	4611      	mov	r1, r2
 8003a34:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003a38:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a3e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003a42:	4642      	mov	r2, r8
 8003a44:	464b      	mov	r3, r9
 8003a46:	f04f 0000 	mov.w	r0, #0
 8003a4a:	f04f 0100 	mov.w	r1, #0
 8003a4e:	0159      	lsls	r1, r3, #5
 8003a50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a54:	0150      	lsls	r0, r2, #5
 8003a56:	4602      	mov	r2, r0
 8003a58:	460b      	mov	r3, r1
 8003a5a:	4641      	mov	r1, r8
 8003a5c:	1a51      	subs	r1, r2, r1
 8003a5e:	60b9      	str	r1, [r7, #8]
 8003a60:	4649      	mov	r1, r9
 8003a62:	eb63 0301 	sbc.w	r3, r3, r1
 8003a66:	60fb      	str	r3, [r7, #12]
 8003a68:	f04f 0200 	mov.w	r2, #0
 8003a6c:	f04f 0300 	mov.w	r3, #0
 8003a70:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003a74:	4659      	mov	r1, fp
 8003a76:	018b      	lsls	r3, r1, #6
 8003a78:	4651      	mov	r1, sl
 8003a7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a7e:	4651      	mov	r1, sl
 8003a80:	018a      	lsls	r2, r1, #6
 8003a82:	4651      	mov	r1, sl
 8003a84:	1a54      	subs	r4, r2, r1
 8003a86:	4659      	mov	r1, fp
 8003a88:	eb63 0501 	sbc.w	r5, r3, r1
 8003a8c:	f04f 0200 	mov.w	r2, #0
 8003a90:	f04f 0300 	mov.w	r3, #0
 8003a94:	00eb      	lsls	r3, r5, #3
 8003a96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a9a:	00e2      	lsls	r2, r4, #3
 8003a9c:	4614      	mov	r4, r2
 8003a9e:	461d      	mov	r5, r3
 8003aa0:	4643      	mov	r3, r8
 8003aa2:	18e3      	adds	r3, r4, r3
 8003aa4:	603b      	str	r3, [r7, #0]
 8003aa6:	464b      	mov	r3, r9
 8003aa8:	eb45 0303 	adc.w	r3, r5, r3
 8003aac:	607b      	str	r3, [r7, #4]
 8003aae:	f04f 0200 	mov.w	r2, #0
 8003ab2:	f04f 0300 	mov.w	r3, #0
 8003ab6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003aba:	4629      	mov	r1, r5
 8003abc:	028b      	lsls	r3, r1, #10
 8003abe:	4621      	mov	r1, r4
 8003ac0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ac4:	4621      	mov	r1, r4
 8003ac6:	028a      	lsls	r2, r1, #10
 8003ac8:	4610      	mov	r0, r2
 8003aca:	4619      	mov	r1, r3
 8003acc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ad4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003ad6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003ada:	f7fd f885 	bl	8000be8 <__aeabi_uldivmod>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	460b      	mov	r3, r1
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8003b20 <HAL_RCC_GetSysClockFreq+0x458>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	0f1b      	lsrs	r3, r3, #28
 8003aee:	f003 0307 	and.w	r3, r3, #7
 8003af2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003af6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003afa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003b06:	e003      	b.n	8003b10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b08:	4b06      	ldr	r3, [pc, #24]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003b0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003b0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	37b8      	adds	r7, #184	@ 0xb8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b1e:	bf00      	nop
 8003b20:	40023800 	.word	0x40023800
 8003b24:	00f42400 	.word	0x00f42400

08003b28 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d101      	bne.n	8003b3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e28d      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f000 8083 	beq.w	8003c4e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003b48:	4b94      	ldr	r3, [pc, #592]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	f003 030c 	and.w	r3, r3, #12
 8003b50:	2b04      	cmp	r3, #4
 8003b52:	d019      	beq.n	8003b88 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003b54:	4b91      	ldr	r3, [pc, #580]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f003 030c 	and.w	r3, r3, #12
        || \
 8003b5c:	2b08      	cmp	r3, #8
 8003b5e:	d106      	bne.n	8003b6e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003b60:	4b8e      	ldr	r3, [pc, #568]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b6c:	d00c      	beq.n	8003b88 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b6e:	4b8b      	ldr	r3, [pc, #556]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003b76:	2b0c      	cmp	r3, #12
 8003b78:	d112      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b7a:	4b88      	ldr	r3, [pc, #544]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b86:	d10b      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b88:	4b84      	ldr	r3, [pc, #528]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d05b      	beq.n	8003c4c <HAL_RCC_OscConfig+0x124>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d157      	bne.n	8003c4c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e25a      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ba8:	d106      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x90>
 8003baa:	4b7c      	ldr	r3, [pc, #496]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a7b      	ldr	r2, [pc, #492]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	e01d      	b.n	8003bf4 <HAL_RCC_OscConfig+0xcc>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bc0:	d10c      	bne.n	8003bdc <HAL_RCC_OscConfig+0xb4>
 8003bc2:	4b76      	ldr	r3, [pc, #472]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a75      	ldr	r2, [pc, #468]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003bc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	4b73      	ldr	r3, [pc, #460]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a72      	ldr	r2, [pc, #456]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bd8:	6013      	str	r3, [r2, #0]
 8003bda:	e00b      	b.n	8003bf4 <HAL_RCC_OscConfig+0xcc>
 8003bdc:	4b6f      	ldr	r3, [pc, #444]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a6e      	ldr	r2, [pc, #440]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003be2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003be6:	6013      	str	r3, [r2, #0]
 8003be8:	4b6c      	ldr	r3, [pc, #432]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a6b      	ldr	r2, [pc, #428]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003bee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d013      	beq.n	8003c24 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bfc:	f7fe f894 	bl	8001d28 <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c04:	f7fe f890 	bl	8001d28 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b64      	cmp	r3, #100	@ 0x64
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e21f      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c16:	4b61      	ldr	r3, [pc, #388]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0f0      	beq.n	8003c04 <HAL_RCC_OscConfig+0xdc>
 8003c22:	e014      	b.n	8003c4e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c24:	f7fe f880 	bl	8001d28 <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c2c:	f7fe f87c 	bl	8001d28 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b64      	cmp	r3, #100	@ 0x64
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e20b      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c3e:	4b57      	ldr	r3, [pc, #348]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1f0      	bne.n	8003c2c <HAL_RCC_OscConfig+0x104>
 8003c4a:	e000      	b.n	8003c4e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d06f      	beq.n	8003d3a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003c5a:	4b50      	ldr	r3, [pc, #320]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 030c 	and.w	r3, r3, #12
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d017      	beq.n	8003c96 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003c66:	4b4d      	ldr	r3, [pc, #308]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f003 030c 	and.w	r3, r3, #12
        || \
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	d105      	bne.n	8003c7e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003c72:	4b4a      	ldr	r3, [pc, #296]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00b      	beq.n	8003c96 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c7e:	4b47      	ldr	r3, [pc, #284]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003c86:	2b0c      	cmp	r3, #12
 8003c88:	d11c      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c8a:	4b44      	ldr	r3, [pc, #272]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d116      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c96:	4b41      	ldr	r3, [pc, #260]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d005      	beq.n	8003cae <HAL_RCC_OscConfig+0x186>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d001      	beq.n	8003cae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e1d3      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cae:	4b3b      	ldr	r3, [pc, #236]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	00db      	lsls	r3, r3, #3
 8003cbc:	4937      	ldr	r1, [pc, #220]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cc2:	e03a      	b.n	8003d3a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d020      	beq.n	8003d0e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ccc:	4b34      	ldr	r3, [pc, #208]	@ (8003da0 <HAL_RCC_OscConfig+0x278>)
 8003cce:	2201      	movs	r2, #1
 8003cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd2:	f7fe f829 	bl	8001d28 <HAL_GetTick>
 8003cd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd8:	e008      	b.n	8003cec <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cda:	f7fe f825 	bl	8001d28 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d901      	bls.n	8003cec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e1b4      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cec:	4b2b      	ldr	r3, [pc, #172]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0f0      	beq.n	8003cda <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cf8:	4b28      	ldr	r3, [pc, #160]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	00db      	lsls	r3, r3, #3
 8003d06:	4925      	ldr	r1, [pc, #148]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	600b      	str	r3, [r1, #0]
 8003d0c:	e015      	b.n	8003d3a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d0e:	4b24      	ldr	r3, [pc, #144]	@ (8003da0 <HAL_RCC_OscConfig+0x278>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d14:	f7fe f808 	bl	8001d28 <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d1c:	f7fe f804 	bl	8001d28 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e193      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d2e:	4b1b      	ldr	r3, [pc, #108]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f0      	bne.n	8003d1c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0308 	and.w	r3, r3, #8
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d036      	beq.n	8003db4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d016      	beq.n	8003d7c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d4e:	4b15      	ldr	r3, [pc, #84]	@ (8003da4 <HAL_RCC_OscConfig+0x27c>)
 8003d50:	2201      	movs	r2, #1
 8003d52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d54:	f7fd ffe8 	bl	8001d28 <HAL_GetTick>
 8003d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d5a:	e008      	b.n	8003d6e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d5c:	f7fd ffe4 	bl	8001d28 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	2b02      	cmp	r3, #2
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e173      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003d9c <HAL_RCC_OscConfig+0x274>)
 8003d70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d0f0      	beq.n	8003d5c <HAL_RCC_OscConfig+0x234>
 8003d7a:	e01b      	b.n	8003db4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d7c:	4b09      	ldr	r3, [pc, #36]	@ (8003da4 <HAL_RCC_OscConfig+0x27c>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d82:	f7fd ffd1 	bl	8001d28 <HAL_GetTick>
 8003d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d88:	e00e      	b.n	8003da8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d8a:	f7fd ffcd 	bl	8001d28 <HAL_GetTick>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d907      	bls.n	8003da8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e15c      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
 8003d9c:	40023800 	.word	0x40023800
 8003da0:	42470000 	.word	0x42470000
 8003da4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003da8:	4b8a      	ldr	r3, [pc, #552]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003daa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1ea      	bne.n	8003d8a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0304 	and.w	r3, r3, #4
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 8097 	beq.w	8003ef0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dc6:	4b83      	ldr	r3, [pc, #524]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10f      	bne.n	8003df2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	60bb      	str	r3, [r7, #8]
 8003dd6:	4b7f      	ldr	r3, [pc, #508]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dda:	4a7e      	ldr	r2, [pc, #504]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003ddc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003de2:	4b7c      	ldr	r3, [pc, #496]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dea:	60bb      	str	r3, [r7, #8]
 8003dec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dee:	2301      	movs	r3, #1
 8003df0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003df2:	4b79      	ldr	r3, [pc, #484]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b0>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d118      	bne.n	8003e30 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dfe:	4b76      	ldr	r3, [pc, #472]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b0>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a75      	ldr	r2, [pc, #468]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b0>)
 8003e04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e0a:	f7fd ff8d 	bl	8001d28 <HAL_GetTick>
 8003e0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e10:	e008      	b.n	8003e24 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e12:	f7fd ff89 	bl	8001d28 <HAL_GetTick>
 8003e16:	4602      	mov	r2, r0
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d901      	bls.n	8003e24 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e118      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e24:	4b6c      	ldr	r3, [pc, #432]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b0>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d0f0      	beq.n	8003e12 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d106      	bne.n	8003e46 <HAL_RCC_OscConfig+0x31e>
 8003e38:	4b66      	ldr	r3, [pc, #408]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e3c:	4a65      	ldr	r2, [pc, #404]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003e3e:	f043 0301 	orr.w	r3, r3, #1
 8003e42:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e44:	e01c      	b.n	8003e80 <HAL_RCC_OscConfig+0x358>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	2b05      	cmp	r3, #5
 8003e4c:	d10c      	bne.n	8003e68 <HAL_RCC_OscConfig+0x340>
 8003e4e:	4b61      	ldr	r3, [pc, #388]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e52:	4a60      	ldr	r2, [pc, #384]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003e54:	f043 0304 	orr.w	r3, r3, #4
 8003e58:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e5a:	4b5e      	ldr	r3, [pc, #376]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e5e:	4a5d      	ldr	r2, [pc, #372]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003e60:	f043 0301 	orr.w	r3, r3, #1
 8003e64:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e66:	e00b      	b.n	8003e80 <HAL_RCC_OscConfig+0x358>
 8003e68:	4b5a      	ldr	r3, [pc, #360]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e6c:	4a59      	ldr	r2, [pc, #356]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003e6e:	f023 0301 	bic.w	r3, r3, #1
 8003e72:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e74:	4b57      	ldr	r3, [pc, #348]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e78:	4a56      	ldr	r2, [pc, #344]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003e7a:	f023 0304 	bic.w	r3, r3, #4
 8003e7e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d015      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e88:	f7fd ff4e 	bl	8001d28 <HAL_GetTick>
 8003e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e8e:	e00a      	b.n	8003ea6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e90:	f7fd ff4a 	bl	8001d28 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e0d7      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ea6:	4b4b      	ldr	r3, [pc, #300]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003ea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d0ee      	beq.n	8003e90 <HAL_RCC_OscConfig+0x368>
 8003eb2:	e014      	b.n	8003ede <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eb4:	f7fd ff38 	bl	8001d28 <HAL_GetTick>
 8003eb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eba:	e00a      	b.n	8003ed2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ebc:	f7fd ff34 	bl	8001d28 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e0c1      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ed2:	4b40      	ldr	r3, [pc, #256]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1ee      	bne.n	8003ebc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ede:	7dfb      	ldrb	r3, [r7, #23]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d105      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee8:	4a3a      	ldr	r2, [pc, #232]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003eea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003eee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f000 80ad 	beq.w	8004054 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003efa:	4b36      	ldr	r3, [pc, #216]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f003 030c 	and.w	r3, r3, #12
 8003f02:	2b08      	cmp	r3, #8
 8003f04:	d060      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	699b      	ldr	r3, [r3, #24]
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d145      	bne.n	8003f9a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f0e:	4b33      	ldr	r3, [pc, #204]	@ (8003fdc <HAL_RCC_OscConfig+0x4b4>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f14:	f7fd ff08 	bl	8001d28 <HAL_GetTick>
 8003f18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f1a:	e008      	b.n	8003f2e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f1c:	f7fd ff04 	bl	8001d28 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d901      	bls.n	8003f2e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003f2a:	2303      	movs	r3, #3
 8003f2c:	e093      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f2e:	4b29      	ldr	r3, [pc, #164]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1f0      	bne.n	8003f1c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	69da      	ldr	r2, [r3, #28]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a1b      	ldr	r3, [r3, #32]
 8003f42:	431a      	orrs	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f48:	019b      	lsls	r3, r3, #6
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f50:	085b      	lsrs	r3, r3, #1
 8003f52:	3b01      	subs	r3, #1
 8003f54:	041b      	lsls	r3, r3, #16
 8003f56:	431a      	orrs	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f5c:	061b      	lsls	r3, r3, #24
 8003f5e:	431a      	orrs	r2, r3
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f64:	071b      	lsls	r3, r3, #28
 8003f66:	491b      	ldr	r1, [pc, #108]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8003fdc <HAL_RCC_OscConfig+0x4b4>)
 8003f6e:	2201      	movs	r2, #1
 8003f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f72:	f7fd fed9 	bl	8001d28 <HAL_GetTick>
 8003f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f78:	e008      	b.n	8003f8c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f7a:	f7fd fed5 	bl	8001d28 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d901      	bls.n	8003f8c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e064      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f8c:	4b11      	ldr	r3, [pc, #68]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d0f0      	beq.n	8003f7a <HAL_RCC_OscConfig+0x452>
 8003f98:	e05c      	b.n	8004054 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f9a:	4b10      	ldr	r3, [pc, #64]	@ (8003fdc <HAL_RCC_OscConfig+0x4b4>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa0:	f7fd fec2 	bl	8001d28 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa8:	f7fd febe 	bl	8001d28 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e04d      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fba:	4b06      	ldr	r3, [pc, #24]	@ (8003fd4 <HAL_RCC_OscConfig+0x4ac>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1f0      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x480>
 8003fc6:	e045      	b.n	8004054 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	699b      	ldr	r3, [r3, #24]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d107      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e040      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
 8003fd4:	40023800 	.word	0x40023800
 8003fd8:	40007000 	.word	0x40007000
 8003fdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8004060 <HAL_RCC_OscConfig+0x538>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d030      	beq.n	8004050 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d129      	bne.n	8004050 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004006:	429a      	cmp	r2, r3
 8004008:	d122      	bne.n	8004050 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004010:	4013      	ands	r3, r2
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004016:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004018:	4293      	cmp	r3, r2
 800401a:	d119      	bne.n	8004050 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004026:	085b      	lsrs	r3, r3, #1
 8004028:	3b01      	subs	r3, #1
 800402a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800402c:	429a      	cmp	r2, r3
 800402e:	d10f      	bne.n	8004050 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800403a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800403c:	429a      	cmp	r2, r3
 800403e:	d107      	bne.n	8004050 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800404c:	429a      	cmp	r2, r3
 800404e:	d001      	beq.n	8004054 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e000      	b.n	8004056 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3718      	adds	r7, #24
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	40023800 	.word	0x40023800

08004064 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e041      	b.n	80040fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d106      	bne.n	8004090 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7fd fc3c 	bl	8001908 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2202      	movs	r2, #2
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	3304      	adds	r3, #4
 80040a0:	4619      	mov	r1, r3
 80040a2:	4610      	mov	r0, r2
 80040a4:	f000 fa80 	bl	80045a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040f8:	2300      	movs	r3, #0
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3708      	adds	r7, #8
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
	...

08004104 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004104:	b480      	push	{r7}
 8004106:	b085      	sub	sp, #20
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004112:	b2db      	uxtb	r3, r3
 8004114:	2b01      	cmp	r3, #1
 8004116:	d001      	beq.n	800411c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e046      	b.n	80041aa <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2202      	movs	r2, #2
 8004120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a23      	ldr	r2, [pc, #140]	@ (80041b8 <HAL_TIM_Base_Start+0xb4>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d022      	beq.n	8004174 <HAL_TIM_Base_Start+0x70>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004136:	d01d      	beq.n	8004174 <HAL_TIM_Base_Start+0x70>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a1f      	ldr	r2, [pc, #124]	@ (80041bc <HAL_TIM_Base_Start+0xb8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d018      	beq.n	8004174 <HAL_TIM_Base_Start+0x70>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a1e      	ldr	r2, [pc, #120]	@ (80041c0 <HAL_TIM_Base_Start+0xbc>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d013      	beq.n	8004174 <HAL_TIM_Base_Start+0x70>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a1c      	ldr	r2, [pc, #112]	@ (80041c4 <HAL_TIM_Base_Start+0xc0>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d00e      	beq.n	8004174 <HAL_TIM_Base_Start+0x70>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a1b      	ldr	r2, [pc, #108]	@ (80041c8 <HAL_TIM_Base_Start+0xc4>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d009      	beq.n	8004174 <HAL_TIM_Base_Start+0x70>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a19      	ldr	r2, [pc, #100]	@ (80041cc <HAL_TIM_Base_Start+0xc8>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d004      	beq.n	8004174 <HAL_TIM_Base_Start+0x70>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a18      	ldr	r2, [pc, #96]	@ (80041d0 <HAL_TIM_Base_Start+0xcc>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d111      	bne.n	8004198 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f003 0307 	and.w	r3, r3, #7
 800417e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2b06      	cmp	r3, #6
 8004184:	d010      	beq.n	80041a8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f042 0201 	orr.w	r2, r2, #1
 8004194:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004196:	e007      	b.n	80041a8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f042 0201 	orr.w	r2, r2, #1
 80041a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3714      	adds	r7, #20
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	40010000 	.word	0x40010000
 80041bc:	40000400 	.word	0x40000400
 80041c0:	40000800 	.word	0x40000800
 80041c4:	40000c00 	.word	0x40000c00
 80041c8:	40010400 	.word	0x40010400
 80041cc:	40014000 	.word	0x40014000
 80041d0:	40001800 	.word	0x40001800

080041d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	691b      	ldr	r3, [r3, #16]
 80041ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d020      	beq.n	8004238 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f003 0302 	and.w	r3, r3, #2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d01b      	beq.n	8004238 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f06f 0202 	mvn.w	r2, #2
 8004208:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	f003 0303 	and.w	r3, r3, #3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d003      	beq.n	8004226 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f9a3 	bl	800456a <HAL_TIM_IC_CaptureCallback>
 8004224:	e005      	b.n	8004232 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 f995 	bl	8004556 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f000 f9a6 	bl	800457e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	f003 0304 	and.w	r3, r3, #4
 800423e:	2b00      	cmp	r3, #0
 8004240:	d020      	beq.n	8004284 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f003 0304 	and.w	r3, r3, #4
 8004248:	2b00      	cmp	r3, #0
 800424a:	d01b      	beq.n	8004284 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f06f 0204 	mvn.w	r2, #4
 8004254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2202      	movs	r2, #2
 800425a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 f97d 	bl	800456a <HAL_TIM_IC_CaptureCallback>
 8004270:	e005      	b.n	800427e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f000 f96f 	bl	8004556 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f000 f980 	bl	800457e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	f003 0308 	and.w	r3, r3, #8
 800428a:	2b00      	cmp	r3, #0
 800428c:	d020      	beq.n	80042d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f003 0308 	and.w	r3, r3, #8
 8004294:	2b00      	cmp	r3, #0
 8004296:	d01b      	beq.n	80042d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f06f 0208 	mvn.w	r2, #8
 80042a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2204      	movs	r2, #4
 80042a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	69db      	ldr	r3, [r3, #28]
 80042ae:	f003 0303 	and.w	r3, r3, #3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 f957 	bl	800456a <HAL_TIM_IC_CaptureCallback>
 80042bc:	e005      	b.n	80042ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 f949 	bl	8004556 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 f95a 	bl	800457e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	f003 0310 	and.w	r3, r3, #16
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d020      	beq.n	800431c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f003 0310 	and.w	r3, r3, #16
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d01b      	beq.n	800431c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f06f 0210 	mvn.w	r2, #16
 80042ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2208      	movs	r2, #8
 80042f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	69db      	ldr	r3, [r3, #28]
 80042fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d003      	beq.n	800430a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 f931 	bl	800456a <HAL_TIM_IC_CaptureCallback>
 8004308:	e005      	b.n	8004316 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 f923 	bl	8004556 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f000 f934 	bl	800457e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d00c      	beq.n	8004340 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f003 0301 	and.w	r3, r3, #1
 800432c:	2b00      	cmp	r3, #0
 800432e:	d007      	beq.n	8004340 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f06f 0201 	mvn.w	r2, #1
 8004338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 f901 	bl	8004542 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004346:	2b00      	cmp	r3, #0
 8004348:	d00c      	beq.n	8004364 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004350:	2b00      	cmp	r3, #0
 8004352:	d007      	beq.n	8004364 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800435c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 fae8 	bl	8004934 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00c      	beq.n	8004388 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004374:	2b00      	cmp	r3, #0
 8004376:	d007      	beq.n	8004388 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004380:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f000 f905 	bl	8004592 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	f003 0320 	and.w	r3, r3, #32
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00c      	beq.n	80043ac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f003 0320 	and.w	r3, r3, #32
 8004398:	2b00      	cmp	r3, #0
 800439a:	d007      	beq.n	80043ac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f06f 0220 	mvn.w	r2, #32
 80043a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 faba 	bl	8004920 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043ac:	bf00      	nop
 80043ae:	3710      	adds	r7, #16
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043be:	2300      	movs	r3, #0
 80043c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d101      	bne.n	80043d0 <HAL_TIM_ConfigClockSource+0x1c>
 80043cc:	2302      	movs	r3, #2
 80043ce:	e0b4      	b.n	800453a <HAL_TIM_ConfigClockSource+0x186>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2202      	movs	r2, #2
 80043dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80043ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80043f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68ba      	ldr	r2, [r7, #8]
 80043fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004408:	d03e      	beq.n	8004488 <HAL_TIM_ConfigClockSource+0xd4>
 800440a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800440e:	f200 8087 	bhi.w	8004520 <HAL_TIM_ConfigClockSource+0x16c>
 8004412:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004416:	f000 8086 	beq.w	8004526 <HAL_TIM_ConfigClockSource+0x172>
 800441a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800441e:	d87f      	bhi.n	8004520 <HAL_TIM_ConfigClockSource+0x16c>
 8004420:	2b70      	cmp	r3, #112	@ 0x70
 8004422:	d01a      	beq.n	800445a <HAL_TIM_ConfigClockSource+0xa6>
 8004424:	2b70      	cmp	r3, #112	@ 0x70
 8004426:	d87b      	bhi.n	8004520 <HAL_TIM_ConfigClockSource+0x16c>
 8004428:	2b60      	cmp	r3, #96	@ 0x60
 800442a:	d050      	beq.n	80044ce <HAL_TIM_ConfigClockSource+0x11a>
 800442c:	2b60      	cmp	r3, #96	@ 0x60
 800442e:	d877      	bhi.n	8004520 <HAL_TIM_ConfigClockSource+0x16c>
 8004430:	2b50      	cmp	r3, #80	@ 0x50
 8004432:	d03c      	beq.n	80044ae <HAL_TIM_ConfigClockSource+0xfa>
 8004434:	2b50      	cmp	r3, #80	@ 0x50
 8004436:	d873      	bhi.n	8004520 <HAL_TIM_ConfigClockSource+0x16c>
 8004438:	2b40      	cmp	r3, #64	@ 0x40
 800443a:	d058      	beq.n	80044ee <HAL_TIM_ConfigClockSource+0x13a>
 800443c:	2b40      	cmp	r3, #64	@ 0x40
 800443e:	d86f      	bhi.n	8004520 <HAL_TIM_ConfigClockSource+0x16c>
 8004440:	2b30      	cmp	r3, #48	@ 0x30
 8004442:	d064      	beq.n	800450e <HAL_TIM_ConfigClockSource+0x15a>
 8004444:	2b30      	cmp	r3, #48	@ 0x30
 8004446:	d86b      	bhi.n	8004520 <HAL_TIM_ConfigClockSource+0x16c>
 8004448:	2b20      	cmp	r3, #32
 800444a:	d060      	beq.n	800450e <HAL_TIM_ConfigClockSource+0x15a>
 800444c:	2b20      	cmp	r3, #32
 800444e:	d867      	bhi.n	8004520 <HAL_TIM_ConfigClockSource+0x16c>
 8004450:	2b00      	cmp	r3, #0
 8004452:	d05c      	beq.n	800450e <HAL_TIM_ConfigClockSource+0x15a>
 8004454:	2b10      	cmp	r3, #16
 8004456:	d05a      	beq.n	800450e <HAL_TIM_ConfigClockSource+0x15a>
 8004458:	e062      	b.n	8004520 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800446a:	f000 f9bd 	bl	80047e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800447c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68ba      	ldr	r2, [r7, #8]
 8004484:	609a      	str	r2, [r3, #8]
      break;
 8004486:	e04f      	b.n	8004528 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004498:	f000 f9a6 	bl	80047e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	689a      	ldr	r2, [r3, #8]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044aa:	609a      	str	r2, [r3, #8]
      break;
 80044ac:	e03c      	b.n	8004528 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044ba:	461a      	mov	r2, r3
 80044bc:	f000 f91a 	bl	80046f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2150      	movs	r1, #80	@ 0x50
 80044c6:	4618      	mov	r0, r3
 80044c8:	f000 f973 	bl	80047b2 <TIM_ITRx_SetConfig>
      break;
 80044cc:	e02c      	b.n	8004528 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044da:	461a      	mov	r2, r3
 80044dc:	f000 f939 	bl	8004752 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2160      	movs	r1, #96	@ 0x60
 80044e6:	4618      	mov	r0, r3
 80044e8:	f000 f963 	bl	80047b2 <TIM_ITRx_SetConfig>
      break;
 80044ec:	e01c      	b.n	8004528 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044fa:	461a      	mov	r2, r3
 80044fc:	f000 f8fa 	bl	80046f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	2140      	movs	r1, #64	@ 0x40
 8004506:	4618      	mov	r0, r3
 8004508:	f000 f953 	bl	80047b2 <TIM_ITRx_SetConfig>
      break;
 800450c:	e00c      	b.n	8004528 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4619      	mov	r1, r3
 8004518:	4610      	mov	r0, r2
 800451a:	f000 f94a 	bl	80047b2 <TIM_ITRx_SetConfig>
      break;
 800451e:	e003      	b.n	8004528 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	73fb      	strb	r3, [r7, #15]
      break;
 8004524:	e000      	b.n	8004528 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004526:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004538:	7bfb      	ldrb	r3, [r7, #15]
}
 800453a:	4618      	mov	r0, r3
 800453c:	3710      	adds	r7, #16
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}

08004542 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004542:	b480      	push	{r7}
 8004544:	b083      	sub	sp, #12
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800454a:	bf00      	nop
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr

08004556 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004556:	b480      	push	{r7}
 8004558:	b083      	sub	sp, #12
 800455a:	af00      	add	r7, sp, #0
 800455c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800455e:	bf00      	nop
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr

0800456a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800456a:	b480      	push	{r7}
 800456c:	b083      	sub	sp, #12
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004572:	bf00      	nop
 8004574:	370c      	adds	r7, #12
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr

0800457e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800457e:	b480      	push	{r7}
 8004580:	b083      	sub	sp, #12
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004586:	bf00      	nop
 8004588:	370c      	adds	r7, #12
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr

08004592 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004592:	b480      	push	{r7}
 8004594:	b083      	sub	sp, #12
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800459a:	bf00      	nop
 800459c:	370c      	adds	r7, #12
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
	...

080045a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a43      	ldr	r2, [pc, #268]	@ (80046c8 <TIM_Base_SetConfig+0x120>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d013      	beq.n	80045e8 <TIM_Base_SetConfig+0x40>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045c6:	d00f      	beq.n	80045e8 <TIM_Base_SetConfig+0x40>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a40      	ldr	r2, [pc, #256]	@ (80046cc <TIM_Base_SetConfig+0x124>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d00b      	beq.n	80045e8 <TIM_Base_SetConfig+0x40>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a3f      	ldr	r2, [pc, #252]	@ (80046d0 <TIM_Base_SetConfig+0x128>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d007      	beq.n	80045e8 <TIM_Base_SetConfig+0x40>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4a3e      	ldr	r2, [pc, #248]	@ (80046d4 <TIM_Base_SetConfig+0x12c>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d003      	beq.n	80045e8 <TIM_Base_SetConfig+0x40>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	4a3d      	ldr	r2, [pc, #244]	@ (80046d8 <TIM_Base_SetConfig+0x130>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d108      	bne.n	80045fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	68fa      	ldr	r2, [r7, #12]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a32      	ldr	r2, [pc, #200]	@ (80046c8 <TIM_Base_SetConfig+0x120>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d02b      	beq.n	800465a <TIM_Base_SetConfig+0xb2>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004608:	d027      	beq.n	800465a <TIM_Base_SetConfig+0xb2>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a2f      	ldr	r2, [pc, #188]	@ (80046cc <TIM_Base_SetConfig+0x124>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d023      	beq.n	800465a <TIM_Base_SetConfig+0xb2>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a2e      	ldr	r2, [pc, #184]	@ (80046d0 <TIM_Base_SetConfig+0x128>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d01f      	beq.n	800465a <TIM_Base_SetConfig+0xb2>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a2d      	ldr	r2, [pc, #180]	@ (80046d4 <TIM_Base_SetConfig+0x12c>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d01b      	beq.n	800465a <TIM_Base_SetConfig+0xb2>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a2c      	ldr	r2, [pc, #176]	@ (80046d8 <TIM_Base_SetConfig+0x130>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d017      	beq.n	800465a <TIM_Base_SetConfig+0xb2>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a2b      	ldr	r2, [pc, #172]	@ (80046dc <TIM_Base_SetConfig+0x134>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d013      	beq.n	800465a <TIM_Base_SetConfig+0xb2>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a2a      	ldr	r2, [pc, #168]	@ (80046e0 <TIM_Base_SetConfig+0x138>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d00f      	beq.n	800465a <TIM_Base_SetConfig+0xb2>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a29      	ldr	r2, [pc, #164]	@ (80046e4 <TIM_Base_SetConfig+0x13c>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d00b      	beq.n	800465a <TIM_Base_SetConfig+0xb2>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a28      	ldr	r2, [pc, #160]	@ (80046e8 <TIM_Base_SetConfig+0x140>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d007      	beq.n	800465a <TIM_Base_SetConfig+0xb2>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a27      	ldr	r2, [pc, #156]	@ (80046ec <TIM_Base_SetConfig+0x144>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d003      	beq.n	800465a <TIM_Base_SetConfig+0xb2>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a26      	ldr	r2, [pc, #152]	@ (80046f0 <TIM_Base_SetConfig+0x148>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d108      	bne.n	800466c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004660:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	68db      	ldr	r3, [r3, #12]
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	4313      	orrs	r3, r2
 800466a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	4313      	orrs	r3, r2
 8004678:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	689a      	ldr	r2, [r3, #8]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a0e      	ldr	r2, [pc, #56]	@ (80046c8 <TIM_Base_SetConfig+0x120>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d003      	beq.n	800469a <TIM_Base_SetConfig+0xf2>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a10      	ldr	r2, [pc, #64]	@ (80046d8 <TIM_Base_SetConfig+0x130>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d103      	bne.n	80046a2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	691a      	ldr	r2, [r3, #16]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f043 0204 	orr.w	r2, r3, #4
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2201      	movs	r2, #1
 80046b2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	601a      	str	r2, [r3, #0]
}
 80046ba:	bf00      	nop
 80046bc:	3714      	adds	r7, #20
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr
 80046c6:	bf00      	nop
 80046c8:	40010000 	.word	0x40010000
 80046cc:	40000400 	.word	0x40000400
 80046d0:	40000800 	.word	0x40000800
 80046d4:	40000c00 	.word	0x40000c00
 80046d8:	40010400 	.word	0x40010400
 80046dc:	40014000 	.word	0x40014000
 80046e0:	40014400 	.word	0x40014400
 80046e4:	40014800 	.word	0x40014800
 80046e8:	40001800 	.word	0x40001800
 80046ec:	40001c00 	.word	0x40001c00
 80046f0:	40002000 	.word	0x40002000

080046f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b087      	sub	sp, #28
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6a1b      	ldr	r3, [r3, #32]
 800470a:	f023 0201 	bic.w	r2, r3, #1
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800471e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	011b      	lsls	r3, r3, #4
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	4313      	orrs	r3, r2
 8004728:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f023 030a 	bic.w	r3, r3, #10
 8004730:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004732:	697a      	ldr	r2, [r7, #20]
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	4313      	orrs	r3, r2
 8004738:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	693a      	ldr	r2, [r7, #16]
 800473e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	697a      	ldr	r2, [r7, #20]
 8004744:	621a      	str	r2, [r3, #32]
}
 8004746:	bf00      	nop
 8004748:	371c      	adds	r7, #28
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr

08004752 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004752:	b480      	push	{r7}
 8004754:	b087      	sub	sp, #28
 8004756:	af00      	add	r7, sp, #0
 8004758:	60f8      	str	r0, [r7, #12]
 800475a:	60b9      	str	r1, [r7, #8]
 800475c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6a1b      	ldr	r3, [r3, #32]
 8004762:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	f023 0210 	bic.w	r2, r3, #16
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	699b      	ldr	r3, [r3, #24]
 8004774:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800477c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	031b      	lsls	r3, r3, #12
 8004782:	693a      	ldr	r2, [r7, #16]
 8004784:	4313      	orrs	r3, r2
 8004786:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800478e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	011b      	lsls	r3, r3, #4
 8004794:	697a      	ldr	r2, [r7, #20]
 8004796:	4313      	orrs	r3, r2
 8004798:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	621a      	str	r2, [r3, #32]
}
 80047a6:	bf00      	nop
 80047a8:	371c      	adds	r7, #28
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr

080047b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b085      	sub	sp, #20
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
 80047ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047ca:	683a      	ldr	r2, [r7, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	f043 0307 	orr.w	r3, r3, #7
 80047d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	609a      	str	r2, [r3, #8]
}
 80047dc:	bf00      	nop
 80047de:	3714      	adds	r7, #20
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b087      	sub	sp, #28
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	607a      	str	r2, [r7, #4]
 80047f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004802:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	021a      	lsls	r2, r3, #8
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	431a      	orrs	r2, r3
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	4313      	orrs	r3, r2
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	4313      	orrs	r3, r2
 8004814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	697a      	ldr	r2, [r7, #20]
 800481a:	609a      	str	r2, [r3, #8]
}
 800481c:	bf00      	nop
 800481e:	371c      	adds	r7, #28
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004828:	b480      	push	{r7}
 800482a:	b085      	sub	sp, #20
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004838:	2b01      	cmp	r3, #1
 800483a:	d101      	bne.n	8004840 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800483c:	2302      	movs	r3, #2
 800483e:	e05a      	b.n	80048f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2202      	movs	r2, #2
 800484c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004866:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	4313      	orrs	r3, r2
 8004870:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a21      	ldr	r2, [pc, #132]	@ (8004904 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d022      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800488c:	d01d      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a1d      	ldr	r2, [pc, #116]	@ (8004908 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d018      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a1b      	ldr	r2, [pc, #108]	@ (800490c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d013      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a1a      	ldr	r2, [pc, #104]	@ (8004910 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d00e      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a18      	ldr	r2, [pc, #96]	@ (8004914 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d009      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a17      	ldr	r2, [pc, #92]	@ (8004918 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d004      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a15      	ldr	r2, [pc, #84]	@ (800491c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d10c      	bne.n	80048e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	68ba      	ldr	r2, [r7, #8]
 80048d8:	4313      	orrs	r3, r2
 80048da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	68ba      	ldr	r2, [r7, #8]
 80048e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	40010000 	.word	0x40010000
 8004908:	40000400 	.word	0x40000400
 800490c:	40000800 	.word	0x40000800
 8004910:	40000c00 	.word	0x40000c00
 8004914:	40010400 	.word	0x40010400
 8004918:	40014000 	.word	0x40014000
 800491c:	40001800 	.word	0x40001800

08004920 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800493c:	bf00      	nop
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e042      	b.n	80049e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d106      	bne.n	8004974 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f7fc fff0 	bl	8001954 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2224      	movs	r2, #36	@ 0x24
 8004978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68da      	ldr	r2, [r3, #12]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800498a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f000 f82b 	bl	80049e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	691a      	ldr	r2, [r3, #16]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	695a      	ldr	r2, [r3, #20]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68da      	ldr	r2, [r3, #12]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2220      	movs	r2, #32
 80049cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2220      	movs	r2, #32
 80049d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3708      	adds	r7, #8
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049ec:	b0c0      	sub	sp, #256	@ 0x100
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a04:	68d9      	ldr	r1, [r3, #12]
 8004a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	ea40 0301 	orr.w	r3, r0, r1
 8004a10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a16:	689a      	ldr	r2, [r3, #8]
 8004a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a24:	695b      	ldr	r3, [r3, #20]
 8004a26:	431a      	orrs	r2, r3
 8004a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a2c:	69db      	ldr	r3, [r3, #28]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004a40:	f021 010c 	bic.w	r1, r1, #12
 8004a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a48:	681a      	ldr	r2, [r3, #0]
 8004a4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004a4e:	430b      	orrs	r3, r1
 8004a50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a62:	6999      	ldr	r1, [r3, #24]
 8004a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	ea40 0301 	orr.w	r3, r0, r1
 8004a6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	4b8f      	ldr	r3, [pc, #572]	@ (8004cb4 <UART_SetConfig+0x2cc>)
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d005      	beq.n	8004a88 <UART_SetConfig+0xa0>
 8004a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	4b8d      	ldr	r3, [pc, #564]	@ (8004cb8 <UART_SetConfig+0x2d0>)
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d104      	bne.n	8004a92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a88:	f7fe fe0a 	bl	80036a0 <HAL_RCC_GetPCLK2Freq>
 8004a8c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004a90:	e003      	b.n	8004a9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a92:	f7fe fdf1 	bl	8003678 <HAL_RCC_GetPCLK1Freq>
 8004a96:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a9e:	69db      	ldr	r3, [r3, #28]
 8004aa0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004aa4:	f040 810c 	bne.w	8004cc0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004aa8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004aac:	2200      	movs	r2, #0
 8004aae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004ab2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004ab6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004aba:	4622      	mov	r2, r4
 8004abc:	462b      	mov	r3, r5
 8004abe:	1891      	adds	r1, r2, r2
 8004ac0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004ac2:	415b      	adcs	r3, r3
 8004ac4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ac6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004aca:	4621      	mov	r1, r4
 8004acc:	eb12 0801 	adds.w	r8, r2, r1
 8004ad0:	4629      	mov	r1, r5
 8004ad2:	eb43 0901 	adc.w	r9, r3, r1
 8004ad6:	f04f 0200 	mov.w	r2, #0
 8004ada:	f04f 0300 	mov.w	r3, #0
 8004ade:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ae2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ae6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004aea:	4690      	mov	r8, r2
 8004aec:	4699      	mov	r9, r3
 8004aee:	4623      	mov	r3, r4
 8004af0:	eb18 0303 	adds.w	r3, r8, r3
 8004af4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004af8:	462b      	mov	r3, r5
 8004afa:	eb49 0303 	adc.w	r3, r9, r3
 8004afe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004b0e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004b12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004b16:	460b      	mov	r3, r1
 8004b18:	18db      	adds	r3, r3, r3
 8004b1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	eb42 0303 	adc.w	r3, r2, r3
 8004b22:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004b28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004b2c:	f7fc f85c 	bl	8000be8 <__aeabi_uldivmod>
 8004b30:	4602      	mov	r2, r0
 8004b32:	460b      	mov	r3, r1
 8004b34:	4b61      	ldr	r3, [pc, #388]	@ (8004cbc <UART_SetConfig+0x2d4>)
 8004b36:	fba3 2302 	umull	r2, r3, r3, r2
 8004b3a:	095b      	lsrs	r3, r3, #5
 8004b3c:	011c      	lsls	r4, r3, #4
 8004b3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b42:	2200      	movs	r2, #0
 8004b44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004b48:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004b4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004b50:	4642      	mov	r2, r8
 8004b52:	464b      	mov	r3, r9
 8004b54:	1891      	adds	r1, r2, r2
 8004b56:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004b58:	415b      	adcs	r3, r3
 8004b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004b60:	4641      	mov	r1, r8
 8004b62:	eb12 0a01 	adds.w	sl, r2, r1
 8004b66:	4649      	mov	r1, r9
 8004b68:	eb43 0b01 	adc.w	fp, r3, r1
 8004b6c:	f04f 0200 	mov.w	r2, #0
 8004b70:	f04f 0300 	mov.w	r3, #0
 8004b74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b80:	4692      	mov	sl, r2
 8004b82:	469b      	mov	fp, r3
 8004b84:	4643      	mov	r3, r8
 8004b86:	eb1a 0303 	adds.w	r3, sl, r3
 8004b8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b8e:	464b      	mov	r3, r9
 8004b90:	eb4b 0303 	adc.w	r3, fp, r3
 8004b94:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ba4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004ba8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004bac:	460b      	mov	r3, r1
 8004bae:	18db      	adds	r3, r3, r3
 8004bb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	eb42 0303 	adc.w	r3, r2, r3
 8004bb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004bbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004bc2:	f7fc f811 	bl	8000be8 <__aeabi_uldivmod>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	460b      	mov	r3, r1
 8004bca:	4611      	mov	r1, r2
 8004bcc:	4b3b      	ldr	r3, [pc, #236]	@ (8004cbc <UART_SetConfig+0x2d4>)
 8004bce:	fba3 2301 	umull	r2, r3, r3, r1
 8004bd2:	095b      	lsrs	r3, r3, #5
 8004bd4:	2264      	movs	r2, #100	@ 0x64
 8004bd6:	fb02 f303 	mul.w	r3, r2, r3
 8004bda:	1acb      	subs	r3, r1, r3
 8004bdc:	00db      	lsls	r3, r3, #3
 8004bde:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004be2:	4b36      	ldr	r3, [pc, #216]	@ (8004cbc <UART_SetConfig+0x2d4>)
 8004be4:	fba3 2302 	umull	r2, r3, r3, r2
 8004be8:	095b      	lsrs	r3, r3, #5
 8004bea:	005b      	lsls	r3, r3, #1
 8004bec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004bf0:	441c      	add	r4, r3
 8004bf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004bfc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004c00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004c04:	4642      	mov	r2, r8
 8004c06:	464b      	mov	r3, r9
 8004c08:	1891      	adds	r1, r2, r2
 8004c0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004c0c:	415b      	adcs	r3, r3
 8004c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004c14:	4641      	mov	r1, r8
 8004c16:	1851      	adds	r1, r2, r1
 8004c18:	6339      	str	r1, [r7, #48]	@ 0x30
 8004c1a:	4649      	mov	r1, r9
 8004c1c:	414b      	adcs	r3, r1
 8004c1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c20:	f04f 0200 	mov.w	r2, #0
 8004c24:	f04f 0300 	mov.w	r3, #0
 8004c28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004c2c:	4659      	mov	r1, fp
 8004c2e:	00cb      	lsls	r3, r1, #3
 8004c30:	4651      	mov	r1, sl
 8004c32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c36:	4651      	mov	r1, sl
 8004c38:	00ca      	lsls	r2, r1, #3
 8004c3a:	4610      	mov	r0, r2
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	4603      	mov	r3, r0
 8004c40:	4642      	mov	r2, r8
 8004c42:	189b      	adds	r3, r3, r2
 8004c44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c48:	464b      	mov	r3, r9
 8004c4a:	460a      	mov	r2, r1
 8004c4c:	eb42 0303 	adc.w	r3, r2, r3
 8004c50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004c64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004c68:	460b      	mov	r3, r1
 8004c6a:	18db      	adds	r3, r3, r3
 8004c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c6e:	4613      	mov	r3, r2
 8004c70:	eb42 0303 	adc.w	r3, r2, r3
 8004c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004c7e:	f7fb ffb3 	bl	8000be8 <__aeabi_uldivmod>
 8004c82:	4602      	mov	r2, r0
 8004c84:	460b      	mov	r3, r1
 8004c86:	4b0d      	ldr	r3, [pc, #52]	@ (8004cbc <UART_SetConfig+0x2d4>)
 8004c88:	fba3 1302 	umull	r1, r3, r3, r2
 8004c8c:	095b      	lsrs	r3, r3, #5
 8004c8e:	2164      	movs	r1, #100	@ 0x64
 8004c90:	fb01 f303 	mul.w	r3, r1, r3
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	00db      	lsls	r3, r3, #3
 8004c98:	3332      	adds	r3, #50	@ 0x32
 8004c9a:	4a08      	ldr	r2, [pc, #32]	@ (8004cbc <UART_SetConfig+0x2d4>)
 8004c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca0:	095b      	lsrs	r3, r3, #5
 8004ca2:	f003 0207 	and.w	r2, r3, #7
 8004ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4422      	add	r2, r4
 8004cae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004cb0:	e106      	b.n	8004ec0 <UART_SetConfig+0x4d8>
 8004cb2:	bf00      	nop
 8004cb4:	40011000 	.word	0x40011000
 8004cb8:	40011400 	.word	0x40011400
 8004cbc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004cc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004cca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004cce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004cd2:	4642      	mov	r2, r8
 8004cd4:	464b      	mov	r3, r9
 8004cd6:	1891      	adds	r1, r2, r2
 8004cd8:	6239      	str	r1, [r7, #32]
 8004cda:	415b      	adcs	r3, r3
 8004cdc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ce2:	4641      	mov	r1, r8
 8004ce4:	1854      	adds	r4, r2, r1
 8004ce6:	4649      	mov	r1, r9
 8004ce8:	eb43 0501 	adc.w	r5, r3, r1
 8004cec:	f04f 0200 	mov.w	r2, #0
 8004cf0:	f04f 0300 	mov.w	r3, #0
 8004cf4:	00eb      	lsls	r3, r5, #3
 8004cf6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cfa:	00e2      	lsls	r2, r4, #3
 8004cfc:	4614      	mov	r4, r2
 8004cfe:	461d      	mov	r5, r3
 8004d00:	4643      	mov	r3, r8
 8004d02:	18e3      	adds	r3, r4, r3
 8004d04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004d08:	464b      	mov	r3, r9
 8004d0a:	eb45 0303 	adc.w	r3, r5, r3
 8004d0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004d12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004d1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004d22:	f04f 0200 	mov.w	r2, #0
 8004d26:	f04f 0300 	mov.w	r3, #0
 8004d2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004d2e:	4629      	mov	r1, r5
 8004d30:	008b      	lsls	r3, r1, #2
 8004d32:	4621      	mov	r1, r4
 8004d34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d38:	4621      	mov	r1, r4
 8004d3a:	008a      	lsls	r2, r1, #2
 8004d3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004d40:	f7fb ff52 	bl	8000be8 <__aeabi_uldivmod>
 8004d44:	4602      	mov	r2, r0
 8004d46:	460b      	mov	r3, r1
 8004d48:	4b60      	ldr	r3, [pc, #384]	@ (8004ecc <UART_SetConfig+0x4e4>)
 8004d4a:	fba3 2302 	umull	r2, r3, r3, r2
 8004d4e:	095b      	lsrs	r3, r3, #5
 8004d50:	011c      	lsls	r4, r3, #4
 8004d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d56:	2200      	movs	r2, #0
 8004d58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004d5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004d60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004d64:	4642      	mov	r2, r8
 8004d66:	464b      	mov	r3, r9
 8004d68:	1891      	adds	r1, r2, r2
 8004d6a:	61b9      	str	r1, [r7, #24]
 8004d6c:	415b      	adcs	r3, r3
 8004d6e:	61fb      	str	r3, [r7, #28]
 8004d70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d74:	4641      	mov	r1, r8
 8004d76:	1851      	adds	r1, r2, r1
 8004d78:	6139      	str	r1, [r7, #16]
 8004d7a:	4649      	mov	r1, r9
 8004d7c:	414b      	adcs	r3, r1
 8004d7e:	617b      	str	r3, [r7, #20]
 8004d80:	f04f 0200 	mov.w	r2, #0
 8004d84:	f04f 0300 	mov.w	r3, #0
 8004d88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d8c:	4659      	mov	r1, fp
 8004d8e:	00cb      	lsls	r3, r1, #3
 8004d90:	4651      	mov	r1, sl
 8004d92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d96:	4651      	mov	r1, sl
 8004d98:	00ca      	lsls	r2, r1, #3
 8004d9a:	4610      	mov	r0, r2
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	4603      	mov	r3, r0
 8004da0:	4642      	mov	r2, r8
 8004da2:	189b      	adds	r3, r3, r2
 8004da4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004da8:	464b      	mov	r3, r9
 8004daa:	460a      	mov	r2, r1
 8004dac:	eb42 0303 	adc.w	r3, r2, r3
 8004db0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004dbe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004dc0:	f04f 0200 	mov.w	r2, #0
 8004dc4:	f04f 0300 	mov.w	r3, #0
 8004dc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004dcc:	4649      	mov	r1, r9
 8004dce:	008b      	lsls	r3, r1, #2
 8004dd0:	4641      	mov	r1, r8
 8004dd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dd6:	4641      	mov	r1, r8
 8004dd8:	008a      	lsls	r2, r1, #2
 8004dda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004dde:	f7fb ff03 	bl	8000be8 <__aeabi_uldivmod>
 8004de2:	4602      	mov	r2, r0
 8004de4:	460b      	mov	r3, r1
 8004de6:	4611      	mov	r1, r2
 8004de8:	4b38      	ldr	r3, [pc, #224]	@ (8004ecc <UART_SetConfig+0x4e4>)
 8004dea:	fba3 2301 	umull	r2, r3, r3, r1
 8004dee:	095b      	lsrs	r3, r3, #5
 8004df0:	2264      	movs	r2, #100	@ 0x64
 8004df2:	fb02 f303 	mul.w	r3, r2, r3
 8004df6:	1acb      	subs	r3, r1, r3
 8004df8:	011b      	lsls	r3, r3, #4
 8004dfa:	3332      	adds	r3, #50	@ 0x32
 8004dfc:	4a33      	ldr	r2, [pc, #204]	@ (8004ecc <UART_SetConfig+0x4e4>)
 8004dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004e02:	095b      	lsrs	r3, r3, #5
 8004e04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e08:	441c      	add	r4, r3
 8004e0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e0e:	2200      	movs	r2, #0
 8004e10:	673b      	str	r3, [r7, #112]	@ 0x70
 8004e12:	677a      	str	r2, [r7, #116]	@ 0x74
 8004e14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004e18:	4642      	mov	r2, r8
 8004e1a:	464b      	mov	r3, r9
 8004e1c:	1891      	adds	r1, r2, r2
 8004e1e:	60b9      	str	r1, [r7, #8]
 8004e20:	415b      	adcs	r3, r3
 8004e22:	60fb      	str	r3, [r7, #12]
 8004e24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e28:	4641      	mov	r1, r8
 8004e2a:	1851      	adds	r1, r2, r1
 8004e2c:	6039      	str	r1, [r7, #0]
 8004e2e:	4649      	mov	r1, r9
 8004e30:	414b      	adcs	r3, r1
 8004e32:	607b      	str	r3, [r7, #4]
 8004e34:	f04f 0200 	mov.w	r2, #0
 8004e38:	f04f 0300 	mov.w	r3, #0
 8004e3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004e40:	4659      	mov	r1, fp
 8004e42:	00cb      	lsls	r3, r1, #3
 8004e44:	4651      	mov	r1, sl
 8004e46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e4a:	4651      	mov	r1, sl
 8004e4c:	00ca      	lsls	r2, r1, #3
 8004e4e:	4610      	mov	r0, r2
 8004e50:	4619      	mov	r1, r3
 8004e52:	4603      	mov	r3, r0
 8004e54:	4642      	mov	r2, r8
 8004e56:	189b      	adds	r3, r3, r2
 8004e58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e5a:	464b      	mov	r3, r9
 8004e5c:	460a      	mov	r2, r1
 8004e5e:	eb42 0303 	adc.w	r3, r2, r3
 8004e62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e6e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004e70:	f04f 0200 	mov.w	r2, #0
 8004e74:	f04f 0300 	mov.w	r3, #0
 8004e78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004e7c:	4649      	mov	r1, r9
 8004e7e:	008b      	lsls	r3, r1, #2
 8004e80:	4641      	mov	r1, r8
 8004e82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e86:	4641      	mov	r1, r8
 8004e88:	008a      	lsls	r2, r1, #2
 8004e8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004e8e:	f7fb feab 	bl	8000be8 <__aeabi_uldivmod>
 8004e92:	4602      	mov	r2, r0
 8004e94:	460b      	mov	r3, r1
 8004e96:	4b0d      	ldr	r3, [pc, #52]	@ (8004ecc <UART_SetConfig+0x4e4>)
 8004e98:	fba3 1302 	umull	r1, r3, r3, r2
 8004e9c:	095b      	lsrs	r3, r3, #5
 8004e9e:	2164      	movs	r1, #100	@ 0x64
 8004ea0:	fb01 f303 	mul.w	r3, r1, r3
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	011b      	lsls	r3, r3, #4
 8004ea8:	3332      	adds	r3, #50	@ 0x32
 8004eaa:	4a08      	ldr	r2, [pc, #32]	@ (8004ecc <UART_SetConfig+0x4e4>)
 8004eac:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb0:	095b      	lsrs	r3, r3, #5
 8004eb2:	f003 020f 	and.w	r2, r3, #15
 8004eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4422      	add	r2, r4
 8004ebe:	609a      	str	r2, [r3, #8]
}
 8004ec0:	bf00      	nop
 8004ec2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ecc:	51eb851f 	.word	0x51eb851f

08004ed0 <__cvt>:
 8004ed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed4:	ec57 6b10 	vmov	r6, r7, d0
 8004ed8:	2f00      	cmp	r7, #0
 8004eda:	460c      	mov	r4, r1
 8004edc:	4619      	mov	r1, r3
 8004ede:	463b      	mov	r3, r7
 8004ee0:	bfbb      	ittet	lt
 8004ee2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004ee6:	461f      	movlt	r7, r3
 8004ee8:	2300      	movge	r3, #0
 8004eea:	232d      	movlt	r3, #45	@ 0x2d
 8004eec:	700b      	strb	r3, [r1, #0]
 8004eee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ef0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004ef4:	4691      	mov	r9, r2
 8004ef6:	f023 0820 	bic.w	r8, r3, #32
 8004efa:	bfbc      	itt	lt
 8004efc:	4632      	movlt	r2, r6
 8004efe:	4616      	movlt	r6, r2
 8004f00:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004f04:	d005      	beq.n	8004f12 <__cvt+0x42>
 8004f06:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004f0a:	d100      	bne.n	8004f0e <__cvt+0x3e>
 8004f0c:	3401      	adds	r4, #1
 8004f0e:	2102      	movs	r1, #2
 8004f10:	e000      	b.n	8004f14 <__cvt+0x44>
 8004f12:	2103      	movs	r1, #3
 8004f14:	ab03      	add	r3, sp, #12
 8004f16:	9301      	str	r3, [sp, #4]
 8004f18:	ab02      	add	r3, sp, #8
 8004f1a:	9300      	str	r3, [sp, #0]
 8004f1c:	ec47 6b10 	vmov	d0, r6, r7
 8004f20:	4653      	mov	r3, sl
 8004f22:	4622      	mov	r2, r4
 8004f24:	f000 fe5c 	bl	8005be0 <_dtoa_r>
 8004f28:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004f2c:	4605      	mov	r5, r0
 8004f2e:	d119      	bne.n	8004f64 <__cvt+0x94>
 8004f30:	f019 0f01 	tst.w	r9, #1
 8004f34:	d00e      	beq.n	8004f54 <__cvt+0x84>
 8004f36:	eb00 0904 	add.w	r9, r0, r4
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	4630      	mov	r0, r6
 8004f40:	4639      	mov	r1, r7
 8004f42:	f7fb fde1 	bl	8000b08 <__aeabi_dcmpeq>
 8004f46:	b108      	cbz	r0, 8004f4c <__cvt+0x7c>
 8004f48:	f8cd 900c 	str.w	r9, [sp, #12]
 8004f4c:	2230      	movs	r2, #48	@ 0x30
 8004f4e:	9b03      	ldr	r3, [sp, #12]
 8004f50:	454b      	cmp	r3, r9
 8004f52:	d31e      	bcc.n	8004f92 <__cvt+0xc2>
 8004f54:	9b03      	ldr	r3, [sp, #12]
 8004f56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004f58:	1b5b      	subs	r3, r3, r5
 8004f5a:	4628      	mov	r0, r5
 8004f5c:	6013      	str	r3, [r2, #0]
 8004f5e:	b004      	add	sp, #16
 8004f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004f68:	eb00 0904 	add.w	r9, r0, r4
 8004f6c:	d1e5      	bne.n	8004f3a <__cvt+0x6a>
 8004f6e:	7803      	ldrb	r3, [r0, #0]
 8004f70:	2b30      	cmp	r3, #48	@ 0x30
 8004f72:	d10a      	bne.n	8004f8a <__cvt+0xba>
 8004f74:	2200      	movs	r2, #0
 8004f76:	2300      	movs	r3, #0
 8004f78:	4630      	mov	r0, r6
 8004f7a:	4639      	mov	r1, r7
 8004f7c:	f7fb fdc4 	bl	8000b08 <__aeabi_dcmpeq>
 8004f80:	b918      	cbnz	r0, 8004f8a <__cvt+0xba>
 8004f82:	f1c4 0401 	rsb	r4, r4, #1
 8004f86:	f8ca 4000 	str.w	r4, [sl]
 8004f8a:	f8da 3000 	ldr.w	r3, [sl]
 8004f8e:	4499      	add	r9, r3
 8004f90:	e7d3      	b.n	8004f3a <__cvt+0x6a>
 8004f92:	1c59      	adds	r1, r3, #1
 8004f94:	9103      	str	r1, [sp, #12]
 8004f96:	701a      	strb	r2, [r3, #0]
 8004f98:	e7d9      	b.n	8004f4e <__cvt+0x7e>

08004f9a <__exponent>:
 8004f9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f9c:	2900      	cmp	r1, #0
 8004f9e:	bfba      	itte	lt
 8004fa0:	4249      	neglt	r1, r1
 8004fa2:	232d      	movlt	r3, #45	@ 0x2d
 8004fa4:	232b      	movge	r3, #43	@ 0x2b
 8004fa6:	2909      	cmp	r1, #9
 8004fa8:	7002      	strb	r2, [r0, #0]
 8004faa:	7043      	strb	r3, [r0, #1]
 8004fac:	dd29      	ble.n	8005002 <__exponent+0x68>
 8004fae:	f10d 0307 	add.w	r3, sp, #7
 8004fb2:	461d      	mov	r5, r3
 8004fb4:	270a      	movs	r7, #10
 8004fb6:	461a      	mov	r2, r3
 8004fb8:	fbb1 f6f7 	udiv	r6, r1, r7
 8004fbc:	fb07 1416 	mls	r4, r7, r6, r1
 8004fc0:	3430      	adds	r4, #48	@ 0x30
 8004fc2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004fc6:	460c      	mov	r4, r1
 8004fc8:	2c63      	cmp	r4, #99	@ 0x63
 8004fca:	f103 33ff 	add.w	r3, r3, #4294967295
 8004fce:	4631      	mov	r1, r6
 8004fd0:	dcf1      	bgt.n	8004fb6 <__exponent+0x1c>
 8004fd2:	3130      	adds	r1, #48	@ 0x30
 8004fd4:	1e94      	subs	r4, r2, #2
 8004fd6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004fda:	1c41      	adds	r1, r0, #1
 8004fdc:	4623      	mov	r3, r4
 8004fde:	42ab      	cmp	r3, r5
 8004fe0:	d30a      	bcc.n	8004ff8 <__exponent+0x5e>
 8004fe2:	f10d 0309 	add.w	r3, sp, #9
 8004fe6:	1a9b      	subs	r3, r3, r2
 8004fe8:	42ac      	cmp	r4, r5
 8004fea:	bf88      	it	hi
 8004fec:	2300      	movhi	r3, #0
 8004fee:	3302      	adds	r3, #2
 8004ff0:	4403      	add	r3, r0
 8004ff2:	1a18      	subs	r0, r3, r0
 8004ff4:	b003      	add	sp, #12
 8004ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ff8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004ffc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005000:	e7ed      	b.n	8004fde <__exponent+0x44>
 8005002:	2330      	movs	r3, #48	@ 0x30
 8005004:	3130      	adds	r1, #48	@ 0x30
 8005006:	7083      	strb	r3, [r0, #2]
 8005008:	70c1      	strb	r1, [r0, #3]
 800500a:	1d03      	adds	r3, r0, #4
 800500c:	e7f1      	b.n	8004ff2 <__exponent+0x58>
	...

08005010 <_printf_float>:
 8005010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005014:	b08d      	sub	sp, #52	@ 0x34
 8005016:	460c      	mov	r4, r1
 8005018:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800501c:	4616      	mov	r6, r2
 800501e:	461f      	mov	r7, r3
 8005020:	4605      	mov	r5, r0
 8005022:	f000 fcdb 	bl	80059dc <_localeconv_r>
 8005026:	6803      	ldr	r3, [r0, #0]
 8005028:	9304      	str	r3, [sp, #16]
 800502a:	4618      	mov	r0, r3
 800502c:	f7fb f940 	bl	80002b0 <strlen>
 8005030:	2300      	movs	r3, #0
 8005032:	930a      	str	r3, [sp, #40]	@ 0x28
 8005034:	f8d8 3000 	ldr.w	r3, [r8]
 8005038:	9005      	str	r0, [sp, #20]
 800503a:	3307      	adds	r3, #7
 800503c:	f023 0307 	bic.w	r3, r3, #7
 8005040:	f103 0208 	add.w	r2, r3, #8
 8005044:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005048:	f8d4 b000 	ldr.w	fp, [r4]
 800504c:	f8c8 2000 	str.w	r2, [r8]
 8005050:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005054:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005058:	9307      	str	r3, [sp, #28]
 800505a:	f8cd 8018 	str.w	r8, [sp, #24]
 800505e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005062:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005066:	4b9c      	ldr	r3, [pc, #624]	@ (80052d8 <_printf_float+0x2c8>)
 8005068:	f04f 32ff 	mov.w	r2, #4294967295
 800506c:	f7fb fd7e 	bl	8000b6c <__aeabi_dcmpun>
 8005070:	bb70      	cbnz	r0, 80050d0 <_printf_float+0xc0>
 8005072:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005076:	4b98      	ldr	r3, [pc, #608]	@ (80052d8 <_printf_float+0x2c8>)
 8005078:	f04f 32ff 	mov.w	r2, #4294967295
 800507c:	f7fb fd58 	bl	8000b30 <__aeabi_dcmple>
 8005080:	bb30      	cbnz	r0, 80050d0 <_printf_float+0xc0>
 8005082:	2200      	movs	r2, #0
 8005084:	2300      	movs	r3, #0
 8005086:	4640      	mov	r0, r8
 8005088:	4649      	mov	r1, r9
 800508a:	f7fb fd47 	bl	8000b1c <__aeabi_dcmplt>
 800508e:	b110      	cbz	r0, 8005096 <_printf_float+0x86>
 8005090:	232d      	movs	r3, #45	@ 0x2d
 8005092:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005096:	4a91      	ldr	r2, [pc, #580]	@ (80052dc <_printf_float+0x2cc>)
 8005098:	4b91      	ldr	r3, [pc, #580]	@ (80052e0 <_printf_float+0x2d0>)
 800509a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800509e:	bf8c      	ite	hi
 80050a0:	4690      	movhi	r8, r2
 80050a2:	4698      	movls	r8, r3
 80050a4:	2303      	movs	r3, #3
 80050a6:	6123      	str	r3, [r4, #16]
 80050a8:	f02b 0304 	bic.w	r3, fp, #4
 80050ac:	6023      	str	r3, [r4, #0]
 80050ae:	f04f 0900 	mov.w	r9, #0
 80050b2:	9700      	str	r7, [sp, #0]
 80050b4:	4633      	mov	r3, r6
 80050b6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80050b8:	4621      	mov	r1, r4
 80050ba:	4628      	mov	r0, r5
 80050bc:	f000 f9d2 	bl	8005464 <_printf_common>
 80050c0:	3001      	adds	r0, #1
 80050c2:	f040 808d 	bne.w	80051e0 <_printf_float+0x1d0>
 80050c6:	f04f 30ff 	mov.w	r0, #4294967295
 80050ca:	b00d      	add	sp, #52	@ 0x34
 80050cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050d0:	4642      	mov	r2, r8
 80050d2:	464b      	mov	r3, r9
 80050d4:	4640      	mov	r0, r8
 80050d6:	4649      	mov	r1, r9
 80050d8:	f7fb fd48 	bl	8000b6c <__aeabi_dcmpun>
 80050dc:	b140      	cbz	r0, 80050f0 <_printf_float+0xe0>
 80050de:	464b      	mov	r3, r9
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	bfbc      	itt	lt
 80050e4:	232d      	movlt	r3, #45	@ 0x2d
 80050e6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80050ea:	4a7e      	ldr	r2, [pc, #504]	@ (80052e4 <_printf_float+0x2d4>)
 80050ec:	4b7e      	ldr	r3, [pc, #504]	@ (80052e8 <_printf_float+0x2d8>)
 80050ee:	e7d4      	b.n	800509a <_printf_float+0x8a>
 80050f0:	6863      	ldr	r3, [r4, #4]
 80050f2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80050f6:	9206      	str	r2, [sp, #24]
 80050f8:	1c5a      	adds	r2, r3, #1
 80050fa:	d13b      	bne.n	8005174 <_printf_float+0x164>
 80050fc:	2306      	movs	r3, #6
 80050fe:	6063      	str	r3, [r4, #4]
 8005100:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005104:	2300      	movs	r3, #0
 8005106:	6022      	str	r2, [r4, #0]
 8005108:	9303      	str	r3, [sp, #12]
 800510a:	ab0a      	add	r3, sp, #40	@ 0x28
 800510c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005110:	ab09      	add	r3, sp, #36	@ 0x24
 8005112:	9300      	str	r3, [sp, #0]
 8005114:	6861      	ldr	r1, [r4, #4]
 8005116:	ec49 8b10 	vmov	d0, r8, r9
 800511a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800511e:	4628      	mov	r0, r5
 8005120:	f7ff fed6 	bl	8004ed0 <__cvt>
 8005124:	9b06      	ldr	r3, [sp, #24]
 8005126:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005128:	2b47      	cmp	r3, #71	@ 0x47
 800512a:	4680      	mov	r8, r0
 800512c:	d129      	bne.n	8005182 <_printf_float+0x172>
 800512e:	1cc8      	adds	r0, r1, #3
 8005130:	db02      	blt.n	8005138 <_printf_float+0x128>
 8005132:	6863      	ldr	r3, [r4, #4]
 8005134:	4299      	cmp	r1, r3
 8005136:	dd41      	ble.n	80051bc <_printf_float+0x1ac>
 8005138:	f1aa 0a02 	sub.w	sl, sl, #2
 800513c:	fa5f fa8a 	uxtb.w	sl, sl
 8005140:	3901      	subs	r1, #1
 8005142:	4652      	mov	r2, sl
 8005144:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005148:	9109      	str	r1, [sp, #36]	@ 0x24
 800514a:	f7ff ff26 	bl	8004f9a <__exponent>
 800514e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005150:	1813      	adds	r3, r2, r0
 8005152:	2a01      	cmp	r2, #1
 8005154:	4681      	mov	r9, r0
 8005156:	6123      	str	r3, [r4, #16]
 8005158:	dc02      	bgt.n	8005160 <_printf_float+0x150>
 800515a:	6822      	ldr	r2, [r4, #0]
 800515c:	07d2      	lsls	r2, r2, #31
 800515e:	d501      	bpl.n	8005164 <_printf_float+0x154>
 8005160:	3301      	adds	r3, #1
 8005162:	6123      	str	r3, [r4, #16]
 8005164:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005168:	2b00      	cmp	r3, #0
 800516a:	d0a2      	beq.n	80050b2 <_printf_float+0xa2>
 800516c:	232d      	movs	r3, #45	@ 0x2d
 800516e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005172:	e79e      	b.n	80050b2 <_printf_float+0xa2>
 8005174:	9a06      	ldr	r2, [sp, #24]
 8005176:	2a47      	cmp	r2, #71	@ 0x47
 8005178:	d1c2      	bne.n	8005100 <_printf_float+0xf0>
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1c0      	bne.n	8005100 <_printf_float+0xf0>
 800517e:	2301      	movs	r3, #1
 8005180:	e7bd      	b.n	80050fe <_printf_float+0xee>
 8005182:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005186:	d9db      	bls.n	8005140 <_printf_float+0x130>
 8005188:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800518c:	d118      	bne.n	80051c0 <_printf_float+0x1b0>
 800518e:	2900      	cmp	r1, #0
 8005190:	6863      	ldr	r3, [r4, #4]
 8005192:	dd0b      	ble.n	80051ac <_printf_float+0x19c>
 8005194:	6121      	str	r1, [r4, #16]
 8005196:	b913      	cbnz	r3, 800519e <_printf_float+0x18e>
 8005198:	6822      	ldr	r2, [r4, #0]
 800519a:	07d0      	lsls	r0, r2, #31
 800519c:	d502      	bpl.n	80051a4 <_printf_float+0x194>
 800519e:	3301      	adds	r3, #1
 80051a0:	440b      	add	r3, r1
 80051a2:	6123      	str	r3, [r4, #16]
 80051a4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80051a6:	f04f 0900 	mov.w	r9, #0
 80051aa:	e7db      	b.n	8005164 <_printf_float+0x154>
 80051ac:	b913      	cbnz	r3, 80051b4 <_printf_float+0x1a4>
 80051ae:	6822      	ldr	r2, [r4, #0]
 80051b0:	07d2      	lsls	r2, r2, #31
 80051b2:	d501      	bpl.n	80051b8 <_printf_float+0x1a8>
 80051b4:	3302      	adds	r3, #2
 80051b6:	e7f4      	b.n	80051a2 <_printf_float+0x192>
 80051b8:	2301      	movs	r3, #1
 80051ba:	e7f2      	b.n	80051a2 <_printf_float+0x192>
 80051bc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80051c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80051c2:	4299      	cmp	r1, r3
 80051c4:	db05      	blt.n	80051d2 <_printf_float+0x1c2>
 80051c6:	6823      	ldr	r3, [r4, #0]
 80051c8:	6121      	str	r1, [r4, #16]
 80051ca:	07d8      	lsls	r0, r3, #31
 80051cc:	d5ea      	bpl.n	80051a4 <_printf_float+0x194>
 80051ce:	1c4b      	adds	r3, r1, #1
 80051d0:	e7e7      	b.n	80051a2 <_printf_float+0x192>
 80051d2:	2900      	cmp	r1, #0
 80051d4:	bfd4      	ite	le
 80051d6:	f1c1 0202 	rsble	r2, r1, #2
 80051da:	2201      	movgt	r2, #1
 80051dc:	4413      	add	r3, r2
 80051de:	e7e0      	b.n	80051a2 <_printf_float+0x192>
 80051e0:	6823      	ldr	r3, [r4, #0]
 80051e2:	055a      	lsls	r2, r3, #21
 80051e4:	d407      	bmi.n	80051f6 <_printf_float+0x1e6>
 80051e6:	6923      	ldr	r3, [r4, #16]
 80051e8:	4642      	mov	r2, r8
 80051ea:	4631      	mov	r1, r6
 80051ec:	4628      	mov	r0, r5
 80051ee:	47b8      	blx	r7
 80051f0:	3001      	adds	r0, #1
 80051f2:	d12b      	bne.n	800524c <_printf_float+0x23c>
 80051f4:	e767      	b.n	80050c6 <_printf_float+0xb6>
 80051f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80051fa:	f240 80dd 	bls.w	80053b8 <_printf_float+0x3a8>
 80051fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005202:	2200      	movs	r2, #0
 8005204:	2300      	movs	r3, #0
 8005206:	f7fb fc7f 	bl	8000b08 <__aeabi_dcmpeq>
 800520a:	2800      	cmp	r0, #0
 800520c:	d033      	beq.n	8005276 <_printf_float+0x266>
 800520e:	4a37      	ldr	r2, [pc, #220]	@ (80052ec <_printf_float+0x2dc>)
 8005210:	2301      	movs	r3, #1
 8005212:	4631      	mov	r1, r6
 8005214:	4628      	mov	r0, r5
 8005216:	47b8      	blx	r7
 8005218:	3001      	adds	r0, #1
 800521a:	f43f af54 	beq.w	80050c6 <_printf_float+0xb6>
 800521e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005222:	4543      	cmp	r3, r8
 8005224:	db02      	blt.n	800522c <_printf_float+0x21c>
 8005226:	6823      	ldr	r3, [r4, #0]
 8005228:	07d8      	lsls	r0, r3, #31
 800522a:	d50f      	bpl.n	800524c <_printf_float+0x23c>
 800522c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005230:	4631      	mov	r1, r6
 8005232:	4628      	mov	r0, r5
 8005234:	47b8      	blx	r7
 8005236:	3001      	adds	r0, #1
 8005238:	f43f af45 	beq.w	80050c6 <_printf_float+0xb6>
 800523c:	f04f 0900 	mov.w	r9, #0
 8005240:	f108 38ff 	add.w	r8, r8, #4294967295
 8005244:	f104 0a1a 	add.w	sl, r4, #26
 8005248:	45c8      	cmp	r8, r9
 800524a:	dc09      	bgt.n	8005260 <_printf_float+0x250>
 800524c:	6823      	ldr	r3, [r4, #0]
 800524e:	079b      	lsls	r3, r3, #30
 8005250:	f100 8103 	bmi.w	800545a <_printf_float+0x44a>
 8005254:	68e0      	ldr	r0, [r4, #12]
 8005256:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005258:	4298      	cmp	r0, r3
 800525a:	bfb8      	it	lt
 800525c:	4618      	movlt	r0, r3
 800525e:	e734      	b.n	80050ca <_printf_float+0xba>
 8005260:	2301      	movs	r3, #1
 8005262:	4652      	mov	r2, sl
 8005264:	4631      	mov	r1, r6
 8005266:	4628      	mov	r0, r5
 8005268:	47b8      	blx	r7
 800526a:	3001      	adds	r0, #1
 800526c:	f43f af2b 	beq.w	80050c6 <_printf_float+0xb6>
 8005270:	f109 0901 	add.w	r9, r9, #1
 8005274:	e7e8      	b.n	8005248 <_printf_float+0x238>
 8005276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005278:	2b00      	cmp	r3, #0
 800527a:	dc39      	bgt.n	80052f0 <_printf_float+0x2e0>
 800527c:	4a1b      	ldr	r2, [pc, #108]	@ (80052ec <_printf_float+0x2dc>)
 800527e:	2301      	movs	r3, #1
 8005280:	4631      	mov	r1, r6
 8005282:	4628      	mov	r0, r5
 8005284:	47b8      	blx	r7
 8005286:	3001      	adds	r0, #1
 8005288:	f43f af1d 	beq.w	80050c6 <_printf_float+0xb6>
 800528c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005290:	ea59 0303 	orrs.w	r3, r9, r3
 8005294:	d102      	bne.n	800529c <_printf_float+0x28c>
 8005296:	6823      	ldr	r3, [r4, #0]
 8005298:	07d9      	lsls	r1, r3, #31
 800529a:	d5d7      	bpl.n	800524c <_printf_float+0x23c>
 800529c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052a0:	4631      	mov	r1, r6
 80052a2:	4628      	mov	r0, r5
 80052a4:	47b8      	blx	r7
 80052a6:	3001      	adds	r0, #1
 80052a8:	f43f af0d 	beq.w	80050c6 <_printf_float+0xb6>
 80052ac:	f04f 0a00 	mov.w	sl, #0
 80052b0:	f104 0b1a 	add.w	fp, r4, #26
 80052b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052b6:	425b      	negs	r3, r3
 80052b8:	4553      	cmp	r3, sl
 80052ba:	dc01      	bgt.n	80052c0 <_printf_float+0x2b0>
 80052bc:	464b      	mov	r3, r9
 80052be:	e793      	b.n	80051e8 <_printf_float+0x1d8>
 80052c0:	2301      	movs	r3, #1
 80052c2:	465a      	mov	r2, fp
 80052c4:	4631      	mov	r1, r6
 80052c6:	4628      	mov	r0, r5
 80052c8:	47b8      	blx	r7
 80052ca:	3001      	adds	r0, #1
 80052cc:	f43f aefb 	beq.w	80050c6 <_printf_float+0xb6>
 80052d0:	f10a 0a01 	add.w	sl, sl, #1
 80052d4:	e7ee      	b.n	80052b4 <_printf_float+0x2a4>
 80052d6:	bf00      	nop
 80052d8:	7fefffff 	.word	0x7fefffff
 80052dc:	08007bd0 	.word	0x08007bd0
 80052e0:	08007bcc 	.word	0x08007bcc
 80052e4:	08007bd8 	.word	0x08007bd8
 80052e8:	08007bd4 	.word	0x08007bd4
 80052ec:	08007bdc 	.word	0x08007bdc
 80052f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80052f2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80052f6:	4553      	cmp	r3, sl
 80052f8:	bfa8      	it	ge
 80052fa:	4653      	movge	r3, sl
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	4699      	mov	r9, r3
 8005300:	dc36      	bgt.n	8005370 <_printf_float+0x360>
 8005302:	f04f 0b00 	mov.w	fp, #0
 8005306:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800530a:	f104 021a 	add.w	r2, r4, #26
 800530e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005310:	9306      	str	r3, [sp, #24]
 8005312:	eba3 0309 	sub.w	r3, r3, r9
 8005316:	455b      	cmp	r3, fp
 8005318:	dc31      	bgt.n	800537e <_printf_float+0x36e>
 800531a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800531c:	459a      	cmp	sl, r3
 800531e:	dc3a      	bgt.n	8005396 <_printf_float+0x386>
 8005320:	6823      	ldr	r3, [r4, #0]
 8005322:	07da      	lsls	r2, r3, #31
 8005324:	d437      	bmi.n	8005396 <_printf_float+0x386>
 8005326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005328:	ebaa 0903 	sub.w	r9, sl, r3
 800532c:	9b06      	ldr	r3, [sp, #24]
 800532e:	ebaa 0303 	sub.w	r3, sl, r3
 8005332:	4599      	cmp	r9, r3
 8005334:	bfa8      	it	ge
 8005336:	4699      	movge	r9, r3
 8005338:	f1b9 0f00 	cmp.w	r9, #0
 800533c:	dc33      	bgt.n	80053a6 <_printf_float+0x396>
 800533e:	f04f 0800 	mov.w	r8, #0
 8005342:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005346:	f104 0b1a 	add.w	fp, r4, #26
 800534a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800534c:	ebaa 0303 	sub.w	r3, sl, r3
 8005350:	eba3 0309 	sub.w	r3, r3, r9
 8005354:	4543      	cmp	r3, r8
 8005356:	f77f af79 	ble.w	800524c <_printf_float+0x23c>
 800535a:	2301      	movs	r3, #1
 800535c:	465a      	mov	r2, fp
 800535e:	4631      	mov	r1, r6
 8005360:	4628      	mov	r0, r5
 8005362:	47b8      	blx	r7
 8005364:	3001      	adds	r0, #1
 8005366:	f43f aeae 	beq.w	80050c6 <_printf_float+0xb6>
 800536a:	f108 0801 	add.w	r8, r8, #1
 800536e:	e7ec      	b.n	800534a <_printf_float+0x33a>
 8005370:	4642      	mov	r2, r8
 8005372:	4631      	mov	r1, r6
 8005374:	4628      	mov	r0, r5
 8005376:	47b8      	blx	r7
 8005378:	3001      	adds	r0, #1
 800537a:	d1c2      	bne.n	8005302 <_printf_float+0x2f2>
 800537c:	e6a3      	b.n	80050c6 <_printf_float+0xb6>
 800537e:	2301      	movs	r3, #1
 8005380:	4631      	mov	r1, r6
 8005382:	4628      	mov	r0, r5
 8005384:	9206      	str	r2, [sp, #24]
 8005386:	47b8      	blx	r7
 8005388:	3001      	adds	r0, #1
 800538a:	f43f ae9c 	beq.w	80050c6 <_printf_float+0xb6>
 800538e:	9a06      	ldr	r2, [sp, #24]
 8005390:	f10b 0b01 	add.w	fp, fp, #1
 8005394:	e7bb      	b.n	800530e <_printf_float+0x2fe>
 8005396:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800539a:	4631      	mov	r1, r6
 800539c:	4628      	mov	r0, r5
 800539e:	47b8      	blx	r7
 80053a0:	3001      	adds	r0, #1
 80053a2:	d1c0      	bne.n	8005326 <_printf_float+0x316>
 80053a4:	e68f      	b.n	80050c6 <_printf_float+0xb6>
 80053a6:	9a06      	ldr	r2, [sp, #24]
 80053a8:	464b      	mov	r3, r9
 80053aa:	4442      	add	r2, r8
 80053ac:	4631      	mov	r1, r6
 80053ae:	4628      	mov	r0, r5
 80053b0:	47b8      	blx	r7
 80053b2:	3001      	adds	r0, #1
 80053b4:	d1c3      	bne.n	800533e <_printf_float+0x32e>
 80053b6:	e686      	b.n	80050c6 <_printf_float+0xb6>
 80053b8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80053bc:	f1ba 0f01 	cmp.w	sl, #1
 80053c0:	dc01      	bgt.n	80053c6 <_printf_float+0x3b6>
 80053c2:	07db      	lsls	r3, r3, #31
 80053c4:	d536      	bpl.n	8005434 <_printf_float+0x424>
 80053c6:	2301      	movs	r3, #1
 80053c8:	4642      	mov	r2, r8
 80053ca:	4631      	mov	r1, r6
 80053cc:	4628      	mov	r0, r5
 80053ce:	47b8      	blx	r7
 80053d0:	3001      	adds	r0, #1
 80053d2:	f43f ae78 	beq.w	80050c6 <_printf_float+0xb6>
 80053d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053da:	4631      	mov	r1, r6
 80053dc:	4628      	mov	r0, r5
 80053de:	47b8      	blx	r7
 80053e0:	3001      	adds	r0, #1
 80053e2:	f43f ae70 	beq.w	80050c6 <_printf_float+0xb6>
 80053e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80053ea:	2200      	movs	r2, #0
 80053ec:	2300      	movs	r3, #0
 80053ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80053f2:	f7fb fb89 	bl	8000b08 <__aeabi_dcmpeq>
 80053f6:	b9c0      	cbnz	r0, 800542a <_printf_float+0x41a>
 80053f8:	4653      	mov	r3, sl
 80053fa:	f108 0201 	add.w	r2, r8, #1
 80053fe:	4631      	mov	r1, r6
 8005400:	4628      	mov	r0, r5
 8005402:	47b8      	blx	r7
 8005404:	3001      	adds	r0, #1
 8005406:	d10c      	bne.n	8005422 <_printf_float+0x412>
 8005408:	e65d      	b.n	80050c6 <_printf_float+0xb6>
 800540a:	2301      	movs	r3, #1
 800540c:	465a      	mov	r2, fp
 800540e:	4631      	mov	r1, r6
 8005410:	4628      	mov	r0, r5
 8005412:	47b8      	blx	r7
 8005414:	3001      	adds	r0, #1
 8005416:	f43f ae56 	beq.w	80050c6 <_printf_float+0xb6>
 800541a:	f108 0801 	add.w	r8, r8, #1
 800541e:	45d0      	cmp	r8, sl
 8005420:	dbf3      	blt.n	800540a <_printf_float+0x3fa>
 8005422:	464b      	mov	r3, r9
 8005424:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005428:	e6df      	b.n	80051ea <_printf_float+0x1da>
 800542a:	f04f 0800 	mov.w	r8, #0
 800542e:	f104 0b1a 	add.w	fp, r4, #26
 8005432:	e7f4      	b.n	800541e <_printf_float+0x40e>
 8005434:	2301      	movs	r3, #1
 8005436:	4642      	mov	r2, r8
 8005438:	e7e1      	b.n	80053fe <_printf_float+0x3ee>
 800543a:	2301      	movs	r3, #1
 800543c:	464a      	mov	r2, r9
 800543e:	4631      	mov	r1, r6
 8005440:	4628      	mov	r0, r5
 8005442:	47b8      	blx	r7
 8005444:	3001      	adds	r0, #1
 8005446:	f43f ae3e 	beq.w	80050c6 <_printf_float+0xb6>
 800544a:	f108 0801 	add.w	r8, r8, #1
 800544e:	68e3      	ldr	r3, [r4, #12]
 8005450:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005452:	1a5b      	subs	r3, r3, r1
 8005454:	4543      	cmp	r3, r8
 8005456:	dcf0      	bgt.n	800543a <_printf_float+0x42a>
 8005458:	e6fc      	b.n	8005254 <_printf_float+0x244>
 800545a:	f04f 0800 	mov.w	r8, #0
 800545e:	f104 0919 	add.w	r9, r4, #25
 8005462:	e7f4      	b.n	800544e <_printf_float+0x43e>

08005464 <_printf_common>:
 8005464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005468:	4616      	mov	r6, r2
 800546a:	4698      	mov	r8, r3
 800546c:	688a      	ldr	r2, [r1, #8]
 800546e:	690b      	ldr	r3, [r1, #16]
 8005470:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005474:	4293      	cmp	r3, r2
 8005476:	bfb8      	it	lt
 8005478:	4613      	movlt	r3, r2
 800547a:	6033      	str	r3, [r6, #0]
 800547c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005480:	4607      	mov	r7, r0
 8005482:	460c      	mov	r4, r1
 8005484:	b10a      	cbz	r2, 800548a <_printf_common+0x26>
 8005486:	3301      	adds	r3, #1
 8005488:	6033      	str	r3, [r6, #0]
 800548a:	6823      	ldr	r3, [r4, #0]
 800548c:	0699      	lsls	r1, r3, #26
 800548e:	bf42      	ittt	mi
 8005490:	6833      	ldrmi	r3, [r6, #0]
 8005492:	3302      	addmi	r3, #2
 8005494:	6033      	strmi	r3, [r6, #0]
 8005496:	6825      	ldr	r5, [r4, #0]
 8005498:	f015 0506 	ands.w	r5, r5, #6
 800549c:	d106      	bne.n	80054ac <_printf_common+0x48>
 800549e:	f104 0a19 	add.w	sl, r4, #25
 80054a2:	68e3      	ldr	r3, [r4, #12]
 80054a4:	6832      	ldr	r2, [r6, #0]
 80054a6:	1a9b      	subs	r3, r3, r2
 80054a8:	42ab      	cmp	r3, r5
 80054aa:	dc26      	bgt.n	80054fa <_printf_common+0x96>
 80054ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80054b0:	6822      	ldr	r2, [r4, #0]
 80054b2:	3b00      	subs	r3, #0
 80054b4:	bf18      	it	ne
 80054b6:	2301      	movne	r3, #1
 80054b8:	0692      	lsls	r2, r2, #26
 80054ba:	d42b      	bmi.n	8005514 <_printf_common+0xb0>
 80054bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80054c0:	4641      	mov	r1, r8
 80054c2:	4638      	mov	r0, r7
 80054c4:	47c8      	blx	r9
 80054c6:	3001      	adds	r0, #1
 80054c8:	d01e      	beq.n	8005508 <_printf_common+0xa4>
 80054ca:	6823      	ldr	r3, [r4, #0]
 80054cc:	6922      	ldr	r2, [r4, #16]
 80054ce:	f003 0306 	and.w	r3, r3, #6
 80054d2:	2b04      	cmp	r3, #4
 80054d4:	bf02      	ittt	eq
 80054d6:	68e5      	ldreq	r5, [r4, #12]
 80054d8:	6833      	ldreq	r3, [r6, #0]
 80054da:	1aed      	subeq	r5, r5, r3
 80054dc:	68a3      	ldr	r3, [r4, #8]
 80054de:	bf0c      	ite	eq
 80054e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054e4:	2500      	movne	r5, #0
 80054e6:	4293      	cmp	r3, r2
 80054e8:	bfc4      	itt	gt
 80054ea:	1a9b      	subgt	r3, r3, r2
 80054ec:	18ed      	addgt	r5, r5, r3
 80054ee:	2600      	movs	r6, #0
 80054f0:	341a      	adds	r4, #26
 80054f2:	42b5      	cmp	r5, r6
 80054f4:	d11a      	bne.n	800552c <_printf_common+0xc8>
 80054f6:	2000      	movs	r0, #0
 80054f8:	e008      	b.n	800550c <_printf_common+0xa8>
 80054fa:	2301      	movs	r3, #1
 80054fc:	4652      	mov	r2, sl
 80054fe:	4641      	mov	r1, r8
 8005500:	4638      	mov	r0, r7
 8005502:	47c8      	blx	r9
 8005504:	3001      	adds	r0, #1
 8005506:	d103      	bne.n	8005510 <_printf_common+0xac>
 8005508:	f04f 30ff 	mov.w	r0, #4294967295
 800550c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005510:	3501      	adds	r5, #1
 8005512:	e7c6      	b.n	80054a2 <_printf_common+0x3e>
 8005514:	18e1      	adds	r1, r4, r3
 8005516:	1c5a      	adds	r2, r3, #1
 8005518:	2030      	movs	r0, #48	@ 0x30
 800551a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800551e:	4422      	add	r2, r4
 8005520:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005524:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005528:	3302      	adds	r3, #2
 800552a:	e7c7      	b.n	80054bc <_printf_common+0x58>
 800552c:	2301      	movs	r3, #1
 800552e:	4622      	mov	r2, r4
 8005530:	4641      	mov	r1, r8
 8005532:	4638      	mov	r0, r7
 8005534:	47c8      	blx	r9
 8005536:	3001      	adds	r0, #1
 8005538:	d0e6      	beq.n	8005508 <_printf_common+0xa4>
 800553a:	3601      	adds	r6, #1
 800553c:	e7d9      	b.n	80054f2 <_printf_common+0x8e>
	...

08005540 <_printf_i>:
 8005540:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005544:	7e0f      	ldrb	r7, [r1, #24]
 8005546:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005548:	2f78      	cmp	r7, #120	@ 0x78
 800554a:	4691      	mov	r9, r2
 800554c:	4680      	mov	r8, r0
 800554e:	460c      	mov	r4, r1
 8005550:	469a      	mov	sl, r3
 8005552:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005556:	d807      	bhi.n	8005568 <_printf_i+0x28>
 8005558:	2f62      	cmp	r7, #98	@ 0x62
 800555a:	d80a      	bhi.n	8005572 <_printf_i+0x32>
 800555c:	2f00      	cmp	r7, #0
 800555e:	f000 80d1 	beq.w	8005704 <_printf_i+0x1c4>
 8005562:	2f58      	cmp	r7, #88	@ 0x58
 8005564:	f000 80b8 	beq.w	80056d8 <_printf_i+0x198>
 8005568:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800556c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005570:	e03a      	b.n	80055e8 <_printf_i+0xa8>
 8005572:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005576:	2b15      	cmp	r3, #21
 8005578:	d8f6      	bhi.n	8005568 <_printf_i+0x28>
 800557a:	a101      	add	r1, pc, #4	@ (adr r1, 8005580 <_printf_i+0x40>)
 800557c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005580:	080055d9 	.word	0x080055d9
 8005584:	080055ed 	.word	0x080055ed
 8005588:	08005569 	.word	0x08005569
 800558c:	08005569 	.word	0x08005569
 8005590:	08005569 	.word	0x08005569
 8005594:	08005569 	.word	0x08005569
 8005598:	080055ed 	.word	0x080055ed
 800559c:	08005569 	.word	0x08005569
 80055a0:	08005569 	.word	0x08005569
 80055a4:	08005569 	.word	0x08005569
 80055a8:	08005569 	.word	0x08005569
 80055ac:	080056eb 	.word	0x080056eb
 80055b0:	08005617 	.word	0x08005617
 80055b4:	080056a5 	.word	0x080056a5
 80055b8:	08005569 	.word	0x08005569
 80055bc:	08005569 	.word	0x08005569
 80055c0:	0800570d 	.word	0x0800570d
 80055c4:	08005569 	.word	0x08005569
 80055c8:	08005617 	.word	0x08005617
 80055cc:	08005569 	.word	0x08005569
 80055d0:	08005569 	.word	0x08005569
 80055d4:	080056ad 	.word	0x080056ad
 80055d8:	6833      	ldr	r3, [r6, #0]
 80055da:	1d1a      	adds	r2, r3, #4
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	6032      	str	r2, [r6, #0]
 80055e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80055e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80055e8:	2301      	movs	r3, #1
 80055ea:	e09c      	b.n	8005726 <_printf_i+0x1e6>
 80055ec:	6833      	ldr	r3, [r6, #0]
 80055ee:	6820      	ldr	r0, [r4, #0]
 80055f0:	1d19      	adds	r1, r3, #4
 80055f2:	6031      	str	r1, [r6, #0]
 80055f4:	0606      	lsls	r6, r0, #24
 80055f6:	d501      	bpl.n	80055fc <_printf_i+0xbc>
 80055f8:	681d      	ldr	r5, [r3, #0]
 80055fa:	e003      	b.n	8005604 <_printf_i+0xc4>
 80055fc:	0645      	lsls	r5, r0, #25
 80055fe:	d5fb      	bpl.n	80055f8 <_printf_i+0xb8>
 8005600:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005604:	2d00      	cmp	r5, #0
 8005606:	da03      	bge.n	8005610 <_printf_i+0xd0>
 8005608:	232d      	movs	r3, #45	@ 0x2d
 800560a:	426d      	negs	r5, r5
 800560c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005610:	4858      	ldr	r0, [pc, #352]	@ (8005774 <_printf_i+0x234>)
 8005612:	230a      	movs	r3, #10
 8005614:	e011      	b.n	800563a <_printf_i+0xfa>
 8005616:	6821      	ldr	r1, [r4, #0]
 8005618:	6833      	ldr	r3, [r6, #0]
 800561a:	0608      	lsls	r0, r1, #24
 800561c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005620:	d402      	bmi.n	8005628 <_printf_i+0xe8>
 8005622:	0649      	lsls	r1, r1, #25
 8005624:	bf48      	it	mi
 8005626:	b2ad      	uxthmi	r5, r5
 8005628:	2f6f      	cmp	r7, #111	@ 0x6f
 800562a:	4852      	ldr	r0, [pc, #328]	@ (8005774 <_printf_i+0x234>)
 800562c:	6033      	str	r3, [r6, #0]
 800562e:	bf14      	ite	ne
 8005630:	230a      	movne	r3, #10
 8005632:	2308      	moveq	r3, #8
 8005634:	2100      	movs	r1, #0
 8005636:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800563a:	6866      	ldr	r6, [r4, #4]
 800563c:	60a6      	str	r6, [r4, #8]
 800563e:	2e00      	cmp	r6, #0
 8005640:	db05      	blt.n	800564e <_printf_i+0x10e>
 8005642:	6821      	ldr	r1, [r4, #0]
 8005644:	432e      	orrs	r6, r5
 8005646:	f021 0104 	bic.w	r1, r1, #4
 800564a:	6021      	str	r1, [r4, #0]
 800564c:	d04b      	beq.n	80056e6 <_printf_i+0x1a6>
 800564e:	4616      	mov	r6, r2
 8005650:	fbb5 f1f3 	udiv	r1, r5, r3
 8005654:	fb03 5711 	mls	r7, r3, r1, r5
 8005658:	5dc7      	ldrb	r7, [r0, r7]
 800565a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800565e:	462f      	mov	r7, r5
 8005660:	42bb      	cmp	r3, r7
 8005662:	460d      	mov	r5, r1
 8005664:	d9f4      	bls.n	8005650 <_printf_i+0x110>
 8005666:	2b08      	cmp	r3, #8
 8005668:	d10b      	bne.n	8005682 <_printf_i+0x142>
 800566a:	6823      	ldr	r3, [r4, #0]
 800566c:	07df      	lsls	r7, r3, #31
 800566e:	d508      	bpl.n	8005682 <_printf_i+0x142>
 8005670:	6923      	ldr	r3, [r4, #16]
 8005672:	6861      	ldr	r1, [r4, #4]
 8005674:	4299      	cmp	r1, r3
 8005676:	bfde      	ittt	le
 8005678:	2330      	movle	r3, #48	@ 0x30
 800567a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800567e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005682:	1b92      	subs	r2, r2, r6
 8005684:	6122      	str	r2, [r4, #16]
 8005686:	f8cd a000 	str.w	sl, [sp]
 800568a:	464b      	mov	r3, r9
 800568c:	aa03      	add	r2, sp, #12
 800568e:	4621      	mov	r1, r4
 8005690:	4640      	mov	r0, r8
 8005692:	f7ff fee7 	bl	8005464 <_printf_common>
 8005696:	3001      	adds	r0, #1
 8005698:	d14a      	bne.n	8005730 <_printf_i+0x1f0>
 800569a:	f04f 30ff 	mov.w	r0, #4294967295
 800569e:	b004      	add	sp, #16
 80056a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056a4:	6823      	ldr	r3, [r4, #0]
 80056a6:	f043 0320 	orr.w	r3, r3, #32
 80056aa:	6023      	str	r3, [r4, #0]
 80056ac:	4832      	ldr	r0, [pc, #200]	@ (8005778 <_printf_i+0x238>)
 80056ae:	2778      	movs	r7, #120	@ 0x78
 80056b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80056b4:	6823      	ldr	r3, [r4, #0]
 80056b6:	6831      	ldr	r1, [r6, #0]
 80056b8:	061f      	lsls	r7, r3, #24
 80056ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80056be:	d402      	bmi.n	80056c6 <_printf_i+0x186>
 80056c0:	065f      	lsls	r7, r3, #25
 80056c2:	bf48      	it	mi
 80056c4:	b2ad      	uxthmi	r5, r5
 80056c6:	6031      	str	r1, [r6, #0]
 80056c8:	07d9      	lsls	r1, r3, #31
 80056ca:	bf44      	itt	mi
 80056cc:	f043 0320 	orrmi.w	r3, r3, #32
 80056d0:	6023      	strmi	r3, [r4, #0]
 80056d2:	b11d      	cbz	r5, 80056dc <_printf_i+0x19c>
 80056d4:	2310      	movs	r3, #16
 80056d6:	e7ad      	b.n	8005634 <_printf_i+0xf4>
 80056d8:	4826      	ldr	r0, [pc, #152]	@ (8005774 <_printf_i+0x234>)
 80056da:	e7e9      	b.n	80056b0 <_printf_i+0x170>
 80056dc:	6823      	ldr	r3, [r4, #0]
 80056de:	f023 0320 	bic.w	r3, r3, #32
 80056e2:	6023      	str	r3, [r4, #0]
 80056e4:	e7f6      	b.n	80056d4 <_printf_i+0x194>
 80056e6:	4616      	mov	r6, r2
 80056e8:	e7bd      	b.n	8005666 <_printf_i+0x126>
 80056ea:	6833      	ldr	r3, [r6, #0]
 80056ec:	6825      	ldr	r5, [r4, #0]
 80056ee:	6961      	ldr	r1, [r4, #20]
 80056f0:	1d18      	adds	r0, r3, #4
 80056f2:	6030      	str	r0, [r6, #0]
 80056f4:	062e      	lsls	r6, r5, #24
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	d501      	bpl.n	80056fe <_printf_i+0x1be>
 80056fa:	6019      	str	r1, [r3, #0]
 80056fc:	e002      	b.n	8005704 <_printf_i+0x1c4>
 80056fe:	0668      	lsls	r0, r5, #25
 8005700:	d5fb      	bpl.n	80056fa <_printf_i+0x1ba>
 8005702:	8019      	strh	r1, [r3, #0]
 8005704:	2300      	movs	r3, #0
 8005706:	6123      	str	r3, [r4, #16]
 8005708:	4616      	mov	r6, r2
 800570a:	e7bc      	b.n	8005686 <_printf_i+0x146>
 800570c:	6833      	ldr	r3, [r6, #0]
 800570e:	1d1a      	adds	r2, r3, #4
 8005710:	6032      	str	r2, [r6, #0]
 8005712:	681e      	ldr	r6, [r3, #0]
 8005714:	6862      	ldr	r2, [r4, #4]
 8005716:	2100      	movs	r1, #0
 8005718:	4630      	mov	r0, r6
 800571a:	f7fa fd79 	bl	8000210 <memchr>
 800571e:	b108      	cbz	r0, 8005724 <_printf_i+0x1e4>
 8005720:	1b80      	subs	r0, r0, r6
 8005722:	6060      	str	r0, [r4, #4]
 8005724:	6863      	ldr	r3, [r4, #4]
 8005726:	6123      	str	r3, [r4, #16]
 8005728:	2300      	movs	r3, #0
 800572a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800572e:	e7aa      	b.n	8005686 <_printf_i+0x146>
 8005730:	6923      	ldr	r3, [r4, #16]
 8005732:	4632      	mov	r2, r6
 8005734:	4649      	mov	r1, r9
 8005736:	4640      	mov	r0, r8
 8005738:	47d0      	blx	sl
 800573a:	3001      	adds	r0, #1
 800573c:	d0ad      	beq.n	800569a <_printf_i+0x15a>
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	079b      	lsls	r3, r3, #30
 8005742:	d413      	bmi.n	800576c <_printf_i+0x22c>
 8005744:	68e0      	ldr	r0, [r4, #12]
 8005746:	9b03      	ldr	r3, [sp, #12]
 8005748:	4298      	cmp	r0, r3
 800574a:	bfb8      	it	lt
 800574c:	4618      	movlt	r0, r3
 800574e:	e7a6      	b.n	800569e <_printf_i+0x15e>
 8005750:	2301      	movs	r3, #1
 8005752:	4632      	mov	r2, r6
 8005754:	4649      	mov	r1, r9
 8005756:	4640      	mov	r0, r8
 8005758:	47d0      	blx	sl
 800575a:	3001      	adds	r0, #1
 800575c:	d09d      	beq.n	800569a <_printf_i+0x15a>
 800575e:	3501      	adds	r5, #1
 8005760:	68e3      	ldr	r3, [r4, #12]
 8005762:	9903      	ldr	r1, [sp, #12]
 8005764:	1a5b      	subs	r3, r3, r1
 8005766:	42ab      	cmp	r3, r5
 8005768:	dcf2      	bgt.n	8005750 <_printf_i+0x210>
 800576a:	e7eb      	b.n	8005744 <_printf_i+0x204>
 800576c:	2500      	movs	r5, #0
 800576e:	f104 0619 	add.w	r6, r4, #25
 8005772:	e7f5      	b.n	8005760 <_printf_i+0x220>
 8005774:	08007bde 	.word	0x08007bde
 8005778:	08007bef 	.word	0x08007bef

0800577c <std>:
 800577c:	2300      	movs	r3, #0
 800577e:	b510      	push	{r4, lr}
 8005780:	4604      	mov	r4, r0
 8005782:	e9c0 3300 	strd	r3, r3, [r0]
 8005786:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800578a:	6083      	str	r3, [r0, #8]
 800578c:	8181      	strh	r1, [r0, #12]
 800578e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005790:	81c2      	strh	r2, [r0, #14]
 8005792:	6183      	str	r3, [r0, #24]
 8005794:	4619      	mov	r1, r3
 8005796:	2208      	movs	r2, #8
 8005798:	305c      	adds	r0, #92	@ 0x5c
 800579a:	f000 f916 	bl	80059ca <memset>
 800579e:	4b0d      	ldr	r3, [pc, #52]	@ (80057d4 <std+0x58>)
 80057a0:	6263      	str	r3, [r4, #36]	@ 0x24
 80057a2:	4b0d      	ldr	r3, [pc, #52]	@ (80057d8 <std+0x5c>)
 80057a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80057a6:	4b0d      	ldr	r3, [pc, #52]	@ (80057dc <std+0x60>)
 80057a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80057aa:	4b0d      	ldr	r3, [pc, #52]	@ (80057e0 <std+0x64>)
 80057ac:	6323      	str	r3, [r4, #48]	@ 0x30
 80057ae:	4b0d      	ldr	r3, [pc, #52]	@ (80057e4 <std+0x68>)
 80057b0:	6224      	str	r4, [r4, #32]
 80057b2:	429c      	cmp	r4, r3
 80057b4:	d006      	beq.n	80057c4 <std+0x48>
 80057b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80057ba:	4294      	cmp	r4, r2
 80057bc:	d002      	beq.n	80057c4 <std+0x48>
 80057be:	33d0      	adds	r3, #208	@ 0xd0
 80057c0:	429c      	cmp	r4, r3
 80057c2:	d105      	bne.n	80057d0 <std+0x54>
 80057c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80057c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057cc:	f000 b97a 	b.w	8005ac4 <__retarget_lock_init_recursive>
 80057d0:	bd10      	pop	{r4, pc}
 80057d2:	bf00      	nop
 80057d4:	08005945 	.word	0x08005945
 80057d8:	08005967 	.word	0x08005967
 80057dc:	0800599f 	.word	0x0800599f
 80057e0:	080059c3 	.word	0x080059c3
 80057e4:	20000344 	.word	0x20000344

080057e8 <stdio_exit_handler>:
 80057e8:	4a02      	ldr	r2, [pc, #8]	@ (80057f4 <stdio_exit_handler+0xc>)
 80057ea:	4903      	ldr	r1, [pc, #12]	@ (80057f8 <stdio_exit_handler+0x10>)
 80057ec:	4803      	ldr	r0, [pc, #12]	@ (80057fc <stdio_exit_handler+0x14>)
 80057ee:	f000 b869 	b.w	80058c4 <_fwalk_sglue>
 80057f2:	bf00      	nop
 80057f4:	2000000c 	.word	0x2000000c
 80057f8:	0800742d 	.word	0x0800742d
 80057fc:	2000001c 	.word	0x2000001c

08005800 <cleanup_stdio>:
 8005800:	6841      	ldr	r1, [r0, #4]
 8005802:	4b0c      	ldr	r3, [pc, #48]	@ (8005834 <cleanup_stdio+0x34>)
 8005804:	4299      	cmp	r1, r3
 8005806:	b510      	push	{r4, lr}
 8005808:	4604      	mov	r4, r0
 800580a:	d001      	beq.n	8005810 <cleanup_stdio+0x10>
 800580c:	f001 fe0e 	bl	800742c <_fflush_r>
 8005810:	68a1      	ldr	r1, [r4, #8]
 8005812:	4b09      	ldr	r3, [pc, #36]	@ (8005838 <cleanup_stdio+0x38>)
 8005814:	4299      	cmp	r1, r3
 8005816:	d002      	beq.n	800581e <cleanup_stdio+0x1e>
 8005818:	4620      	mov	r0, r4
 800581a:	f001 fe07 	bl	800742c <_fflush_r>
 800581e:	68e1      	ldr	r1, [r4, #12]
 8005820:	4b06      	ldr	r3, [pc, #24]	@ (800583c <cleanup_stdio+0x3c>)
 8005822:	4299      	cmp	r1, r3
 8005824:	d004      	beq.n	8005830 <cleanup_stdio+0x30>
 8005826:	4620      	mov	r0, r4
 8005828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800582c:	f001 bdfe 	b.w	800742c <_fflush_r>
 8005830:	bd10      	pop	{r4, pc}
 8005832:	bf00      	nop
 8005834:	20000344 	.word	0x20000344
 8005838:	200003ac 	.word	0x200003ac
 800583c:	20000414 	.word	0x20000414

08005840 <global_stdio_init.part.0>:
 8005840:	b510      	push	{r4, lr}
 8005842:	4b0b      	ldr	r3, [pc, #44]	@ (8005870 <global_stdio_init.part.0+0x30>)
 8005844:	4c0b      	ldr	r4, [pc, #44]	@ (8005874 <global_stdio_init.part.0+0x34>)
 8005846:	4a0c      	ldr	r2, [pc, #48]	@ (8005878 <global_stdio_init.part.0+0x38>)
 8005848:	601a      	str	r2, [r3, #0]
 800584a:	4620      	mov	r0, r4
 800584c:	2200      	movs	r2, #0
 800584e:	2104      	movs	r1, #4
 8005850:	f7ff ff94 	bl	800577c <std>
 8005854:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005858:	2201      	movs	r2, #1
 800585a:	2109      	movs	r1, #9
 800585c:	f7ff ff8e 	bl	800577c <std>
 8005860:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005864:	2202      	movs	r2, #2
 8005866:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800586a:	2112      	movs	r1, #18
 800586c:	f7ff bf86 	b.w	800577c <std>
 8005870:	2000047c 	.word	0x2000047c
 8005874:	20000344 	.word	0x20000344
 8005878:	080057e9 	.word	0x080057e9

0800587c <__sfp_lock_acquire>:
 800587c:	4801      	ldr	r0, [pc, #4]	@ (8005884 <__sfp_lock_acquire+0x8>)
 800587e:	f000 b922 	b.w	8005ac6 <__retarget_lock_acquire_recursive>
 8005882:	bf00      	nop
 8005884:	20000485 	.word	0x20000485

08005888 <__sfp_lock_release>:
 8005888:	4801      	ldr	r0, [pc, #4]	@ (8005890 <__sfp_lock_release+0x8>)
 800588a:	f000 b91d 	b.w	8005ac8 <__retarget_lock_release_recursive>
 800588e:	bf00      	nop
 8005890:	20000485 	.word	0x20000485

08005894 <__sinit>:
 8005894:	b510      	push	{r4, lr}
 8005896:	4604      	mov	r4, r0
 8005898:	f7ff fff0 	bl	800587c <__sfp_lock_acquire>
 800589c:	6a23      	ldr	r3, [r4, #32]
 800589e:	b11b      	cbz	r3, 80058a8 <__sinit+0x14>
 80058a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058a4:	f7ff bff0 	b.w	8005888 <__sfp_lock_release>
 80058a8:	4b04      	ldr	r3, [pc, #16]	@ (80058bc <__sinit+0x28>)
 80058aa:	6223      	str	r3, [r4, #32]
 80058ac:	4b04      	ldr	r3, [pc, #16]	@ (80058c0 <__sinit+0x2c>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1f5      	bne.n	80058a0 <__sinit+0xc>
 80058b4:	f7ff ffc4 	bl	8005840 <global_stdio_init.part.0>
 80058b8:	e7f2      	b.n	80058a0 <__sinit+0xc>
 80058ba:	bf00      	nop
 80058bc:	08005801 	.word	0x08005801
 80058c0:	2000047c 	.word	0x2000047c

080058c4 <_fwalk_sglue>:
 80058c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058c8:	4607      	mov	r7, r0
 80058ca:	4688      	mov	r8, r1
 80058cc:	4614      	mov	r4, r2
 80058ce:	2600      	movs	r6, #0
 80058d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80058d4:	f1b9 0901 	subs.w	r9, r9, #1
 80058d8:	d505      	bpl.n	80058e6 <_fwalk_sglue+0x22>
 80058da:	6824      	ldr	r4, [r4, #0]
 80058dc:	2c00      	cmp	r4, #0
 80058de:	d1f7      	bne.n	80058d0 <_fwalk_sglue+0xc>
 80058e0:	4630      	mov	r0, r6
 80058e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058e6:	89ab      	ldrh	r3, [r5, #12]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d907      	bls.n	80058fc <_fwalk_sglue+0x38>
 80058ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058f0:	3301      	adds	r3, #1
 80058f2:	d003      	beq.n	80058fc <_fwalk_sglue+0x38>
 80058f4:	4629      	mov	r1, r5
 80058f6:	4638      	mov	r0, r7
 80058f8:	47c0      	blx	r8
 80058fa:	4306      	orrs	r6, r0
 80058fc:	3568      	adds	r5, #104	@ 0x68
 80058fe:	e7e9      	b.n	80058d4 <_fwalk_sglue+0x10>

08005900 <siprintf>:
 8005900:	b40e      	push	{r1, r2, r3}
 8005902:	b510      	push	{r4, lr}
 8005904:	b09d      	sub	sp, #116	@ 0x74
 8005906:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005908:	9002      	str	r0, [sp, #8]
 800590a:	9006      	str	r0, [sp, #24]
 800590c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005910:	480a      	ldr	r0, [pc, #40]	@ (800593c <siprintf+0x3c>)
 8005912:	9107      	str	r1, [sp, #28]
 8005914:	9104      	str	r1, [sp, #16]
 8005916:	490a      	ldr	r1, [pc, #40]	@ (8005940 <siprintf+0x40>)
 8005918:	f853 2b04 	ldr.w	r2, [r3], #4
 800591c:	9105      	str	r1, [sp, #20]
 800591e:	2400      	movs	r4, #0
 8005920:	a902      	add	r1, sp, #8
 8005922:	6800      	ldr	r0, [r0, #0]
 8005924:	9301      	str	r3, [sp, #4]
 8005926:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005928:	f001 fc00 	bl	800712c <_svfiprintf_r>
 800592c:	9b02      	ldr	r3, [sp, #8]
 800592e:	701c      	strb	r4, [r3, #0]
 8005930:	b01d      	add	sp, #116	@ 0x74
 8005932:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005936:	b003      	add	sp, #12
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop
 800593c:	20000018 	.word	0x20000018
 8005940:	ffff0208 	.word	0xffff0208

08005944 <__sread>:
 8005944:	b510      	push	{r4, lr}
 8005946:	460c      	mov	r4, r1
 8005948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800594c:	f000 f86c 	bl	8005a28 <_read_r>
 8005950:	2800      	cmp	r0, #0
 8005952:	bfab      	itete	ge
 8005954:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005956:	89a3      	ldrhlt	r3, [r4, #12]
 8005958:	181b      	addge	r3, r3, r0
 800595a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800595e:	bfac      	ite	ge
 8005960:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005962:	81a3      	strhlt	r3, [r4, #12]
 8005964:	bd10      	pop	{r4, pc}

08005966 <__swrite>:
 8005966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800596a:	461f      	mov	r7, r3
 800596c:	898b      	ldrh	r3, [r1, #12]
 800596e:	05db      	lsls	r3, r3, #23
 8005970:	4605      	mov	r5, r0
 8005972:	460c      	mov	r4, r1
 8005974:	4616      	mov	r6, r2
 8005976:	d505      	bpl.n	8005984 <__swrite+0x1e>
 8005978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800597c:	2302      	movs	r3, #2
 800597e:	2200      	movs	r2, #0
 8005980:	f000 f840 	bl	8005a04 <_lseek_r>
 8005984:	89a3      	ldrh	r3, [r4, #12]
 8005986:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800598a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800598e:	81a3      	strh	r3, [r4, #12]
 8005990:	4632      	mov	r2, r6
 8005992:	463b      	mov	r3, r7
 8005994:	4628      	mov	r0, r5
 8005996:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800599a:	f000 b857 	b.w	8005a4c <_write_r>

0800599e <__sseek>:
 800599e:	b510      	push	{r4, lr}
 80059a0:	460c      	mov	r4, r1
 80059a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059a6:	f000 f82d 	bl	8005a04 <_lseek_r>
 80059aa:	1c43      	adds	r3, r0, #1
 80059ac:	89a3      	ldrh	r3, [r4, #12]
 80059ae:	bf15      	itete	ne
 80059b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80059b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80059b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80059ba:	81a3      	strheq	r3, [r4, #12]
 80059bc:	bf18      	it	ne
 80059be:	81a3      	strhne	r3, [r4, #12]
 80059c0:	bd10      	pop	{r4, pc}

080059c2 <__sclose>:
 80059c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059c6:	f000 b80d 	b.w	80059e4 <_close_r>

080059ca <memset>:
 80059ca:	4402      	add	r2, r0
 80059cc:	4603      	mov	r3, r0
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d100      	bne.n	80059d4 <memset+0xa>
 80059d2:	4770      	bx	lr
 80059d4:	f803 1b01 	strb.w	r1, [r3], #1
 80059d8:	e7f9      	b.n	80059ce <memset+0x4>
	...

080059dc <_localeconv_r>:
 80059dc:	4800      	ldr	r0, [pc, #0]	@ (80059e0 <_localeconv_r+0x4>)
 80059de:	4770      	bx	lr
 80059e0:	20000158 	.word	0x20000158

080059e4 <_close_r>:
 80059e4:	b538      	push	{r3, r4, r5, lr}
 80059e6:	4d06      	ldr	r5, [pc, #24]	@ (8005a00 <_close_r+0x1c>)
 80059e8:	2300      	movs	r3, #0
 80059ea:	4604      	mov	r4, r0
 80059ec:	4608      	mov	r0, r1
 80059ee:	602b      	str	r3, [r5, #0]
 80059f0:	f7fc f88e 	bl	8001b10 <_close>
 80059f4:	1c43      	adds	r3, r0, #1
 80059f6:	d102      	bne.n	80059fe <_close_r+0x1a>
 80059f8:	682b      	ldr	r3, [r5, #0]
 80059fa:	b103      	cbz	r3, 80059fe <_close_r+0x1a>
 80059fc:	6023      	str	r3, [r4, #0]
 80059fe:	bd38      	pop	{r3, r4, r5, pc}
 8005a00:	20000480 	.word	0x20000480

08005a04 <_lseek_r>:
 8005a04:	b538      	push	{r3, r4, r5, lr}
 8005a06:	4d07      	ldr	r5, [pc, #28]	@ (8005a24 <_lseek_r+0x20>)
 8005a08:	4604      	mov	r4, r0
 8005a0a:	4608      	mov	r0, r1
 8005a0c:	4611      	mov	r1, r2
 8005a0e:	2200      	movs	r2, #0
 8005a10:	602a      	str	r2, [r5, #0]
 8005a12:	461a      	mov	r2, r3
 8005a14:	f7fc f8a3 	bl	8001b5e <_lseek>
 8005a18:	1c43      	adds	r3, r0, #1
 8005a1a:	d102      	bne.n	8005a22 <_lseek_r+0x1e>
 8005a1c:	682b      	ldr	r3, [r5, #0]
 8005a1e:	b103      	cbz	r3, 8005a22 <_lseek_r+0x1e>
 8005a20:	6023      	str	r3, [r4, #0]
 8005a22:	bd38      	pop	{r3, r4, r5, pc}
 8005a24:	20000480 	.word	0x20000480

08005a28 <_read_r>:
 8005a28:	b538      	push	{r3, r4, r5, lr}
 8005a2a:	4d07      	ldr	r5, [pc, #28]	@ (8005a48 <_read_r+0x20>)
 8005a2c:	4604      	mov	r4, r0
 8005a2e:	4608      	mov	r0, r1
 8005a30:	4611      	mov	r1, r2
 8005a32:	2200      	movs	r2, #0
 8005a34:	602a      	str	r2, [r5, #0]
 8005a36:	461a      	mov	r2, r3
 8005a38:	f7fc f831 	bl	8001a9e <_read>
 8005a3c:	1c43      	adds	r3, r0, #1
 8005a3e:	d102      	bne.n	8005a46 <_read_r+0x1e>
 8005a40:	682b      	ldr	r3, [r5, #0]
 8005a42:	b103      	cbz	r3, 8005a46 <_read_r+0x1e>
 8005a44:	6023      	str	r3, [r4, #0]
 8005a46:	bd38      	pop	{r3, r4, r5, pc}
 8005a48:	20000480 	.word	0x20000480

08005a4c <_write_r>:
 8005a4c:	b538      	push	{r3, r4, r5, lr}
 8005a4e:	4d07      	ldr	r5, [pc, #28]	@ (8005a6c <_write_r+0x20>)
 8005a50:	4604      	mov	r4, r0
 8005a52:	4608      	mov	r0, r1
 8005a54:	4611      	mov	r1, r2
 8005a56:	2200      	movs	r2, #0
 8005a58:	602a      	str	r2, [r5, #0]
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	f7fc f83c 	bl	8001ad8 <_write>
 8005a60:	1c43      	adds	r3, r0, #1
 8005a62:	d102      	bne.n	8005a6a <_write_r+0x1e>
 8005a64:	682b      	ldr	r3, [r5, #0]
 8005a66:	b103      	cbz	r3, 8005a6a <_write_r+0x1e>
 8005a68:	6023      	str	r3, [r4, #0]
 8005a6a:	bd38      	pop	{r3, r4, r5, pc}
 8005a6c:	20000480 	.word	0x20000480

08005a70 <__errno>:
 8005a70:	4b01      	ldr	r3, [pc, #4]	@ (8005a78 <__errno+0x8>)
 8005a72:	6818      	ldr	r0, [r3, #0]
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	20000018 	.word	0x20000018

08005a7c <__libc_init_array>:
 8005a7c:	b570      	push	{r4, r5, r6, lr}
 8005a7e:	4d0d      	ldr	r5, [pc, #52]	@ (8005ab4 <__libc_init_array+0x38>)
 8005a80:	4c0d      	ldr	r4, [pc, #52]	@ (8005ab8 <__libc_init_array+0x3c>)
 8005a82:	1b64      	subs	r4, r4, r5
 8005a84:	10a4      	asrs	r4, r4, #2
 8005a86:	2600      	movs	r6, #0
 8005a88:	42a6      	cmp	r6, r4
 8005a8a:	d109      	bne.n	8005aa0 <__libc_init_array+0x24>
 8005a8c:	4d0b      	ldr	r5, [pc, #44]	@ (8005abc <__libc_init_array+0x40>)
 8005a8e:	4c0c      	ldr	r4, [pc, #48]	@ (8005ac0 <__libc_init_array+0x44>)
 8005a90:	f002 f86a 	bl	8007b68 <_init>
 8005a94:	1b64      	subs	r4, r4, r5
 8005a96:	10a4      	asrs	r4, r4, #2
 8005a98:	2600      	movs	r6, #0
 8005a9a:	42a6      	cmp	r6, r4
 8005a9c:	d105      	bne.n	8005aaa <__libc_init_array+0x2e>
 8005a9e:	bd70      	pop	{r4, r5, r6, pc}
 8005aa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005aa4:	4798      	blx	r3
 8005aa6:	3601      	adds	r6, #1
 8005aa8:	e7ee      	b.n	8005a88 <__libc_init_array+0xc>
 8005aaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8005aae:	4798      	blx	r3
 8005ab0:	3601      	adds	r6, #1
 8005ab2:	e7f2      	b.n	8005a9a <__libc_init_array+0x1e>
 8005ab4:	08007f4c 	.word	0x08007f4c
 8005ab8:	08007f4c 	.word	0x08007f4c
 8005abc:	08007f4c 	.word	0x08007f4c
 8005ac0:	08007f50 	.word	0x08007f50

08005ac4 <__retarget_lock_init_recursive>:
 8005ac4:	4770      	bx	lr

08005ac6 <__retarget_lock_acquire_recursive>:
 8005ac6:	4770      	bx	lr

08005ac8 <__retarget_lock_release_recursive>:
 8005ac8:	4770      	bx	lr

08005aca <quorem>:
 8005aca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ace:	6903      	ldr	r3, [r0, #16]
 8005ad0:	690c      	ldr	r4, [r1, #16]
 8005ad2:	42a3      	cmp	r3, r4
 8005ad4:	4607      	mov	r7, r0
 8005ad6:	db7e      	blt.n	8005bd6 <quorem+0x10c>
 8005ad8:	3c01      	subs	r4, #1
 8005ada:	f101 0814 	add.w	r8, r1, #20
 8005ade:	00a3      	lsls	r3, r4, #2
 8005ae0:	f100 0514 	add.w	r5, r0, #20
 8005ae4:	9300      	str	r3, [sp, #0]
 8005ae6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005aea:	9301      	str	r3, [sp, #4]
 8005aec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005af0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005af4:	3301      	adds	r3, #1
 8005af6:	429a      	cmp	r2, r3
 8005af8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005afc:	fbb2 f6f3 	udiv	r6, r2, r3
 8005b00:	d32e      	bcc.n	8005b60 <quorem+0x96>
 8005b02:	f04f 0a00 	mov.w	sl, #0
 8005b06:	46c4      	mov	ip, r8
 8005b08:	46ae      	mov	lr, r5
 8005b0a:	46d3      	mov	fp, sl
 8005b0c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005b10:	b298      	uxth	r0, r3
 8005b12:	fb06 a000 	mla	r0, r6, r0, sl
 8005b16:	0c02      	lsrs	r2, r0, #16
 8005b18:	0c1b      	lsrs	r3, r3, #16
 8005b1a:	fb06 2303 	mla	r3, r6, r3, r2
 8005b1e:	f8de 2000 	ldr.w	r2, [lr]
 8005b22:	b280      	uxth	r0, r0
 8005b24:	b292      	uxth	r2, r2
 8005b26:	1a12      	subs	r2, r2, r0
 8005b28:	445a      	add	r2, fp
 8005b2a:	f8de 0000 	ldr.w	r0, [lr]
 8005b2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005b38:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005b3c:	b292      	uxth	r2, r2
 8005b3e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005b42:	45e1      	cmp	r9, ip
 8005b44:	f84e 2b04 	str.w	r2, [lr], #4
 8005b48:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005b4c:	d2de      	bcs.n	8005b0c <quorem+0x42>
 8005b4e:	9b00      	ldr	r3, [sp, #0]
 8005b50:	58eb      	ldr	r3, [r5, r3]
 8005b52:	b92b      	cbnz	r3, 8005b60 <quorem+0x96>
 8005b54:	9b01      	ldr	r3, [sp, #4]
 8005b56:	3b04      	subs	r3, #4
 8005b58:	429d      	cmp	r5, r3
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	d32f      	bcc.n	8005bbe <quorem+0xf4>
 8005b5e:	613c      	str	r4, [r7, #16]
 8005b60:	4638      	mov	r0, r7
 8005b62:	f001 f97f 	bl	8006e64 <__mcmp>
 8005b66:	2800      	cmp	r0, #0
 8005b68:	db25      	blt.n	8005bb6 <quorem+0xec>
 8005b6a:	4629      	mov	r1, r5
 8005b6c:	2000      	movs	r0, #0
 8005b6e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005b72:	f8d1 c000 	ldr.w	ip, [r1]
 8005b76:	fa1f fe82 	uxth.w	lr, r2
 8005b7a:	fa1f f38c 	uxth.w	r3, ip
 8005b7e:	eba3 030e 	sub.w	r3, r3, lr
 8005b82:	4403      	add	r3, r0
 8005b84:	0c12      	lsrs	r2, r2, #16
 8005b86:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005b8a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b94:	45c1      	cmp	r9, r8
 8005b96:	f841 3b04 	str.w	r3, [r1], #4
 8005b9a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005b9e:	d2e6      	bcs.n	8005b6e <quorem+0xa4>
 8005ba0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ba4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ba8:	b922      	cbnz	r2, 8005bb4 <quorem+0xea>
 8005baa:	3b04      	subs	r3, #4
 8005bac:	429d      	cmp	r5, r3
 8005bae:	461a      	mov	r2, r3
 8005bb0:	d30b      	bcc.n	8005bca <quorem+0x100>
 8005bb2:	613c      	str	r4, [r7, #16]
 8005bb4:	3601      	adds	r6, #1
 8005bb6:	4630      	mov	r0, r6
 8005bb8:	b003      	add	sp, #12
 8005bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bbe:	6812      	ldr	r2, [r2, #0]
 8005bc0:	3b04      	subs	r3, #4
 8005bc2:	2a00      	cmp	r2, #0
 8005bc4:	d1cb      	bne.n	8005b5e <quorem+0x94>
 8005bc6:	3c01      	subs	r4, #1
 8005bc8:	e7c6      	b.n	8005b58 <quorem+0x8e>
 8005bca:	6812      	ldr	r2, [r2, #0]
 8005bcc:	3b04      	subs	r3, #4
 8005bce:	2a00      	cmp	r2, #0
 8005bd0:	d1ef      	bne.n	8005bb2 <quorem+0xe8>
 8005bd2:	3c01      	subs	r4, #1
 8005bd4:	e7ea      	b.n	8005bac <quorem+0xe2>
 8005bd6:	2000      	movs	r0, #0
 8005bd8:	e7ee      	b.n	8005bb8 <quorem+0xee>
 8005bda:	0000      	movs	r0, r0
 8005bdc:	0000      	movs	r0, r0
	...

08005be0 <_dtoa_r>:
 8005be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005be4:	69c7      	ldr	r7, [r0, #28]
 8005be6:	b097      	sub	sp, #92	@ 0x5c
 8005be8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005bec:	ec55 4b10 	vmov	r4, r5, d0
 8005bf0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005bf2:	9107      	str	r1, [sp, #28]
 8005bf4:	4681      	mov	r9, r0
 8005bf6:	920c      	str	r2, [sp, #48]	@ 0x30
 8005bf8:	9311      	str	r3, [sp, #68]	@ 0x44
 8005bfa:	b97f      	cbnz	r7, 8005c1c <_dtoa_r+0x3c>
 8005bfc:	2010      	movs	r0, #16
 8005bfe:	f000 fe09 	bl	8006814 <malloc>
 8005c02:	4602      	mov	r2, r0
 8005c04:	f8c9 001c 	str.w	r0, [r9, #28]
 8005c08:	b920      	cbnz	r0, 8005c14 <_dtoa_r+0x34>
 8005c0a:	4ba9      	ldr	r3, [pc, #676]	@ (8005eb0 <_dtoa_r+0x2d0>)
 8005c0c:	21ef      	movs	r1, #239	@ 0xef
 8005c0e:	48a9      	ldr	r0, [pc, #676]	@ (8005eb4 <_dtoa_r+0x2d4>)
 8005c10:	f001 fc6c 	bl	80074ec <__assert_func>
 8005c14:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005c18:	6007      	str	r7, [r0, #0]
 8005c1a:	60c7      	str	r7, [r0, #12]
 8005c1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005c20:	6819      	ldr	r1, [r3, #0]
 8005c22:	b159      	cbz	r1, 8005c3c <_dtoa_r+0x5c>
 8005c24:	685a      	ldr	r2, [r3, #4]
 8005c26:	604a      	str	r2, [r1, #4]
 8005c28:	2301      	movs	r3, #1
 8005c2a:	4093      	lsls	r3, r2
 8005c2c:	608b      	str	r3, [r1, #8]
 8005c2e:	4648      	mov	r0, r9
 8005c30:	f000 fee6 	bl	8006a00 <_Bfree>
 8005c34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	1e2b      	subs	r3, r5, #0
 8005c3e:	bfb9      	ittee	lt
 8005c40:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005c44:	9305      	strlt	r3, [sp, #20]
 8005c46:	2300      	movge	r3, #0
 8005c48:	6033      	strge	r3, [r6, #0]
 8005c4a:	9f05      	ldr	r7, [sp, #20]
 8005c4c:	4b9a      	ldr	r3, [pc, #616]	@ (8005eb8 <_dtoa_r+0x2d8>)
 8005c4e:	bfbc      	itt	lt
 8005c50:	2201      	movlt	r2, #1
 8005c52:	6032      	strlt	r2, [r6, #0]
 8005c54:	43bb      	bics	r3, r7
 8005c56:	d112      	bne.n	8005c7e <_dtoa_r+0x9e>
 8005c58:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005c5a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005c5e:	6013      	str	r3, [r2, #0]
 8005c60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005c64:	4323      	orrs	r3, r4
 8005c66:	f000 855a 	beq.w	800671e <_dtoa_r+0xb3e>
 8005c6a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005c6c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005ecc <_dtoa_r+0x2ec>
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	f000 855c 	beq.w	800672e <_dtoa_r+0xb4e>
 8005c76:	f10a 0303 	add.w	r3, sl, #3
 8005c7a:	f000 bd56 	b.w	800672a <_dtoa_r+0xb4a>
 8005c7e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005c82:	2200      	movs	r2, #0
 8005c84:	ec51 0b17 	vmov	r0, r1, d7
 8005c88:	2300      	movs	r3, #0
 8005c8a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005c8e:	f7fa ff3b 	bl	8000b08 <__aeabi_dcmpeq>
 8005c92:	4680      	mov	r8, r0
 8005c94:	b158      	cbz	r0, 8005cae <_dtoa_r+0xce>
 8005c96:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005c98:	2301      	movs	r3, #1
 8005c9a:	6013      	str	r3, [r2, #0]
 8005c9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005c9e:	b113      	cbz	r3, 8005ca6 <_dtoa_r+0xc6>
 8005ca0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005ca2:	4b86      	ldr	r3, [pc, #536]	@ (8005ebc <_dtoa_r+0x2dc>)
 8005ca4:	6013      	str	r3, [r2, #0]
 8005ca6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005ed0 <_dtoa_r+0x2f0>
 8005caa:	f000 bd40 	b.w	800672e <_dtoa_r+0xb4e>
 8005cae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005cb2:	aa14      	add	r2, sp, #80	@ 0x50
 8005cb4:	a915      	add	r1, sp, #84	@ 0x54
 8005cb6:	4648      	mov	r0, r9
 8005cb8:	f001 f984 	bl	8006fc4 <__d2b>
 8005cbc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005cc0:	9002      	str	r0, [sp, #8]
 8005cc2:	2e00      	cmp	r6, #0
 8005cc4:	d078      	beq.n	8005db8 <_dtoa_r+0x1d8>
 8005cc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cc8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005ccc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005cd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005cd4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005cd8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005cdc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005ce0:	4619      	mov	r1, r3
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	4b76      	ldr	r3, [pc, #472]	@ (8005ec0 <_dtoa_r+0x2e0>)
 8005ce6:	f7fa faef 	bl	80002c8 <__aeabi_dsub>
 8005cea:	a36b      	add	r3, pc, #428	@ (adr r3, 8005e98 <_dtoa_r+0x2b8>)
 8005cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf0:	f7fa fca2 	bl	8000638 <__aeabi_dmul>
 8005cf4:	a36a      	add	r3, pc, #424	@ (adr r3, 8005ea0 <_dtoa_r+0x2c0>)
 8005cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cfa:	f7fa fae7 	bl	80002cc <__adddf3>
 8005cfe:	4604      	mov	r4, r0
 8005d00:	4630      	mov	r0, r6
 8005d02:	460d      	mov	r5, r1
 8005d04:	f7fa fc2e 	bl	8000564 <__aeabi_i2d>
 8005d08:	a367      	add	r3, pc, #412	@ (adr r3, 8005ea8 <_dtoa_r+0x2c8>)
 8005d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d0e:	f7fa fc93 	bl	8000638 <__aeabi_dmul>
 8005d12:	4602      	mov	r2, r0
 8005d14:	460b      	mov	r3, r1
 8005d16:	4620      	mov	r0, r4
 8005d18:	4629      	mov	r1, r5
 8005d1a:	f7fa fad7 	bl	80002cc <__adddf3>
 8005d1e:	4604      	mov	r4, r0
 8005d20:	460d      	mov	r5, r1
 8005d22:	f7fa ff39 	bl	8000b98 <__aeabi_d2iz>
 8005d26:	2200      	movs	r2, #0
 8005d28:	4607      	mov	r7, r0
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	4629      	mov	r1, r5
 8005d30:	f7fa fef4 	bl	8000b1c <__aeabi_dcmplt>
 8005d34:	b140      	cbz	r0, 8005d48 <_dtoa_r+0x168>
 8005d36:	4638      	mov	r0, r7
 8005d38:	f7fa fc14 	bl	8000564 <__aeabi_i2d>
 8005d3c:	4622      	mov	r2, r4
 8005d3e:	462b      	mov	r3, r5
 8005d40:	f7fa fee2 	bl	8000b08 <__aeabi_dcmpeq>
 8005d44:	b900      	cbnz	r0, 8005d48 <_dtoa_r+0x168>
 8005d46:	3f01      	subs	r7, #1
 8005d48:	2f16      	cmp	r7, #22
 8005d4a:	d852      	bhi.n	8005df2 <_dtoa_r+0x212>
 8005d4c:	4b5d      	ldr	r3, [pc, #372]	@ (8005ec4 <_dtoa_r+0x2e4>)
 8005d4e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005d5a:	f7fa fedf 	bl	8000b1c <__aeabi_dcmplt>
 8005d5e:	2800      	cmp	r0, #0
 8005d60:	d049      	beq.n	8005df6 <_dtoa_r+0x216>
 8005d62:	3f01      	subs	r7, #1
 8005d64:	2300      	movs	r3, #0
 8005d66:	9310      	str	r3, [sp, #64]	@ 0x40
 8005d68:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005d6a:	1b9b      	subs	r3, r3, r6
 8005d6c:	1e5a      	subs	r2, r3, #1
 8005d6e:	bf45      	ittet	mi
 8005d70:	f1c3 0301 	rsbmi	r3, r3, #1
 8005d74:	9300      	strmi	r3, [sp, #0]
 8005d76:	2300      	movpl	r3, #0
 8005d78:	2300      	movmi	r3, #0
 8005d7a:	9206      	str	r2, [sp, #24]
 8005d7c:	bf54      	ite	pl
 8005d7e:	9300      	strpl	r3, [sp, #0]
 8005d80:	9306      	strmi	r3, [sp, #24]
 8005d82:	2f00      	cmp	r7, #0
 8005d84:	db39      	blt.n	8005dfa <_dtoa_r+0x21a>
 8005d86:	9b06      	ldr	r3, [sp, #24]
 8005d88:	970d      	str	r7, [sp, #52]	@ 0x34
 8005d8a:	443b      	add	r3, r7
 8005d8c:	9306      	str	r3, [sp, #24]
 8005d8e:	2300      	movs	r3, #0
 8005d90:	9308      	str	r3, [sp, #32]
 8005d92:	9b07      	ldr	r3, [sp, #28]
 8005d94:	2b09      	cmp	r3, #9
 8005d96:	d863      	bhi.n	8005e60 <_dtoa_r+0x280>
 8005d98:	2b05      	cmp	r3, #5
 8005d9a:	bfc4      	itt	gt
 8005d9c:	3b04      	subgt	r3, #4
 8005d9e:	9307      	strgt	r3, [sp, #28]
 8005da0:	9b07      	ldr	r3, [sp, #28]
 8005da2:	f1a3 0302 	sub.w	r3, r3, #2
 8005da6:	bfcc      	ite	gt
 8005da8:	2400      	movgt	r4, #0
 8005daa:	2401      	movle	r4, #1
 8005dac:	2b03      	cmp	r3, #3
 8005dae:	d863      	bhi.n	8005e78 <_dtoa_r+0x298>
 8005db0:	e8df f003 	tbb	[pc, r3]
 8005db4:	2b375452 	.word	0x2b375452
 8005db8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005dbc:	441e      	add	r6, r3
 8005dbe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005dc2:	2b20      	cmp	r3, #32
 8005dc4:	bfc1      	itttt	gt
 8005dc6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005dca:	409f      	lslgt	r7, r3
 8005dcc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005dd0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005dd4:	bfd6      	itet	le
 8005dd6:	f1c3 0320 	rsble	r3, r3, #32
 8005dda:	ea47 0003 	orrgt.w	r0, r7, r3
 8005dde:	fa04 f003 	lslle.w	r0, r4, r3
 8005de2:	f7fa fbaf 	bl	8000544 <__aeabi_ui2d>
 8005de6:	2201      	movs	r2, #1
 8005de8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005dec:	3e01      	subs	r6, #1
 8005dee:	9212      	str	r2, [sp, #72]	@ 0x48
 8005df0:	e776      	b.n	8005ce0 <_dtoa_r+0x100>
 8005df2:	2301      	movs	r3, #1
 8005df4:	e7b7      	b.n	8005d66 <_dtoa_r+0x186>
 8005df6:	9010      	str	r0, [sp, #64]	@ 0x40
 8005df8:	e7b6      	b.n	8005d68 <_dtoa_r+0x188>
 8005dfa:	9b00      	ldr	r3, [sp, #0]
 8005dfc:	1bdb      	subs	r3, r3, r7
 8005dfe:	9300      	str	r3, [sp, #0]
 8005e00:	427b      	negs	r3, r7
 8005e02:	9308      	str	r3, [sp, #32]
 8005e04:	2300      	movs	r3, #0
 8005e06:	930d      	str	r3, [sp, #52]	@ 0x34
 8005e08:	e7c3      	b.n	8005d92 <_dtoa_r+0x1b2>
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005e10:	eb07 0b03 	add.w	fp, r7, r3
 8005e14:	f10b 0301 	add.w	r3, fp, #1
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	9303      	str	r3, [sp, #12]
 8005e1c:	bfb8      	it	lt
 8005e1e:	2301      	movlt	r3, #1
 8005e20:	e006      	b.n	8005e30 <_dtoa_r+0x250>
 8005e22:	2301      	movs	r3, #1
 8005e24:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	dd28      	ble.n	8005e7e <_dtoa_r+0x29e>
 8005e2c:	469b      	mov	fp, r3
 8005e2e:	9303      	str	r3, [sp, #12]
 8005e30:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005e34:	2100      	movs	r1, #0
 8005e36:	2204      	movs	r2, #4
 8005e38:	f102 0514 	add.w	r5, r2, #20
 8005e3c:	429d      	cmp	r5, r3
 8005e3e:	d926      	bls.n	8005e8e <_dtoa_r+0x2ae>
 8005e40:	6041      	str	r1, [r0, #4]
 8005e42:	4648      	mov	r0, r9
 8005e44:	f000 fd9c 	bl	8006980 <_Balloc>
 8005e48:	4682      	mov	sl, r0
 8005e4a:	2800      	cmp	r0, #0
 8005e4c:	d142      	bne.n	8005ed4 <_dtoa_r+0x2f4>
 8005e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ec8 <_dtoa_r+0x2e8>)
 8005e50:	4602      	mov	r2, r0
 8005e52:	f240 11af 	movw	r1, #431	@ 0x1af
 8005e56:	e6da      	b.n	8005c0e <_dtoa_r+0x2e>
 8005e58:	2300      	movs	r3, #0
 8005e5a:	e7e3      	b.n	8005e24 <_dtoa_r+0x244>
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	e7d5      	b.n	8005e0c <_dtoa_r+0x22c>
 8005e60:	2401      	movs	r4, #1
 8005e62:	2300      	movs	r3, #0
 8005e64:	9307      	str	r3, [sp, #28]
 8005e66:	9409      	str	r4, [sp, #36]	@ 0x24
 8005e68:	f04f 3bff 	mov.w	fp, #4294967295
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f8cd b00c 	str.w	fp, [sp, #12]
 8005e72:	2312      	movs	r3, #18
 8005e74:	920c      	str	r2, [sp, #48]	@ 0x30
 8005e76:	e7db      	b.n	8005e30 <_dtoa_r+0x250>
 8005e78:	2301      	movs	r3, #1
 8005e7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e7c:	e7f4      	b.n	8005e68 <_dtoa_r+0x288>
 8005e7e:	f04f 0b01 	mov.w	fp, #1
 8005e82:	f8cd b00c 	str.w	fp, [sp, #12]
 8005e86:	465b      	mov	r3, fp
 8005e88:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005e8c:	e7d0      	b.n	8005e30 <_dtoa_r+0x250>
 8005e8e:	3101      	adds	r1, #1
 8005e90:	0052      	lsls	r2, r2, #1
 8005e92:	e7d1      	b.n	8005e38 <_dtoa_r+0x258>
 8005e94:	f3af 8000 	nop.w
 8005e98:	636f4361 	.word	0x636f4361
 8005e9c:	3fd287a7 	.word	0x3fd287a7
 8005ea0:	8b60c8b3 	.word	0x8b60c8b3
 8005ea4:	3fc68a28 	.word	0x3fc68a28
 8005ea8:	509f79fb 	.word	0x509f79fb
 8005eac:	3fd34413 	.word	0x3fd34413
 8005eb0:	08007c0d 	.word	0x08007c0d
 8005eb4:	08007c24 	.word	0x08007c24
 8005eb8:	7ff00000 	.word	0x7ff00000
 8005ebc:	08007bdd 	.word	0x08007bdd
 8005ec0:	3ff80000 	.word	0x3ff80000
 8005ec4:	08007d78 	.word	0x08007d78
 8005ec8:	08007c7c 	.word	0x08007c7c
 8005ecc:	08007c09 	.word	0x08007c09
 8005ed0:	08007bdc 	.word	0x08007bdc
 8005ed4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005ed8:	6018      	str	r0, [r3, #0]
 8005eda:	9b03      	ldr	r3, [sp, #12]
 8005edc:	2b0e      	cmp	r3, #14
 8005ede:	f200 80a1 	bhi.w	8006024 <_dtoa_r+0x444>
 8005ee2:	2c00      	cmp	r4, #0
 8005ee4:	f000 809e 	beq.w	8006024 <_dtoa_r+0x444>
 8005ee8:	2f00      	cmp	r7, #0
 8005eea:	dd33      	ble.n	8005f54 <_dtoa_r+0x374>
 8005eec:	4b9c      	ldr	r3, [pc, #624]	@ (8006160 <_dtoa_r+0x580>)
 8005eee:	f007 020f 	and.w	r2, r7, #15
 8005ef2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ef6:	ed93 7b00 	vldr	d7, [r3]
 8005efa:	05f8      	lsls	r0, r7, #23
 8005efc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005f00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005f04:	d516      	bpl.n	8005f34 <_dtoa_r+0x354>
 8005f06:	4b97      	ldr	r3, [pc, #604]	@ (8006164 <_dtoa_r+0x584>)
 8005f08:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005f0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f10:	f7fa fcbc 	bl	800088c <__aeabi_ddiv>
 8005f14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f18:	f004 040f 	and.w	r4, r4, #15
 8005f1c:	2603      	movs	r6, #3
 8005f1e:	4d91      	ldr	r5, [pc, #580]	@ (8006164 <_dtoa_r+0x584>)
 8005f20:	b954      	cbnz	r4, 8005f38 <_dtoa_r+0x358>
 8005f22:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005f26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f2a:	f7fa fcaf 	bl	800088c <__aeabi_ddiv>
 8005f2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f32:	e028      	b.n	8005f86 <_dtoa_r+0x3a6>
 8005f34:	2602      	movs	r6, #2
 8005f36:	e7f2      	b.n	8005f1e <_dtoa_r+0x33e>
 8005f38:	07e1      	lsls	r1, r4, #31
 8005f3a:	d508      	bpl.n	8005f4e <_dtoa_r+0x36e>
 8005f3c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005f40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005f44:	f7fa fb78 	bl	8000638 <__aeabi_dmul>
 8005f48:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005f4c:	3601      	adds	r6, #1
 8005f4e:	1064      	asrs	r4, r4, #1
 8005f50:	3508      	adds	r5, #8
 8005f52:	e7e5      	b.n	8005f20 <_dtoa_r+0x340>
 8005f54:	f000 80af 	beq.w	80060b6 <_dtoa_r+0x4d6>
 8005f58:	427c      	negs	r4, r7
 8005f5a:	4b81      	ldr	r3, [pc, #516]	@ (8006160 <_dtoa_r+0x580>)
 8005f5c:	4d81      	ldr	r5, [pc, #516]	@ (8006164 <_dtoa_r+0x584>)
 8005f5e:	f004 020f 	and.w	r2, r4, #15
 8005f62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f6a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005f6e:	f7fa fb63 	bl	8000638 <__aeabi_dmul>
 8005f72:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f76:	1124      	asrs	r4, r4, #4
 8005f78:	2300      	movs	r3, #0
 8005f7a:	2602      	movs	r6, #2
 8005f7c:	2c00      	cmp	r4, #0
 8005f7e:	f040 808f 	bne.w	80060a0 <_dtoa_r+0x4c0>
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1d3      	bne.n	8005f2e <_dtoa_r+0x34e>
 8005f86:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005f88:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	f000 8094 	beq.w	80060ba <_dtoa_r+0x4da>
 8005f92:	4b75      	ldr	r3, [pc, #468]	@ (8006168 <_dtoa_r+0x588>)
 8005f94:	2200      	movs	r2, #0
 8005f96:	4620      	mov	r0, r4
 8005f98:	4629      	mov	r1, r5
 8005f9a:	f7fa fdbf 	bl	8000b1c <__aeabi_dcmplt>
 8005f9e:	2800      	cmp	r0, #0
 8005fa0:	f000 808b 	beq.w	80060ba <_dtoa_r+0x4da>
 8005fa4:	9b03      	ldr	r3, [sp, #12]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	f000 8087 	beq.w	80060ba <_dtoa_r+0x4da>
 8005fac:	f1bb 0f00 	cmp.w	fp, #0
 8005fb0:	dd34      	ble.n	800601c <_dtoa_r+0x43c>
 8005fb2:	4620      	mov	r0, r4
 8005fb4:	4b6d      	ldr	r3, [pc, #436]	@ (800616c <_dtoa_r+0x58c>)
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	4629      	mov	r1, r5
 8005fba:	f7fa fb3d 	bl	8000638 <__aeabi_dmul>
 8005fbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fc2:	f107 38ff 	add.w	r8, r7, #4294967295
 8005fc6:	3601      	adds	r6, #1
 8005fc8:	465c      	mov	r4, fp
 8005fca:	4630      	mov	r0, r6
 8005fcc:	f7fa faca 	bl	8000564 <__aeabi_i2d>
 8005fd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fd4:	f7fa fb30 	bl	8000638 <__aeabi_dmul>
 8005fd8:	4b65      	ldr	r3, [pc, #404]	@ (8006170 <_dtoa_r+0x590>)
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f7fa f976 	bl	80002cc <__adddf3>
 8005fe0:	4605      	mov	r5, r0
 8005fe2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005fe6:	2c00      	cmp	r4, #0
 8005fe8:	d16a      	bne.n	80060c0 <_dtoa_r+0x4e0>
 8005fea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fee:	4b61      	ldr	r3, [pc, #388]	@ (8006174 <_dtoa_r+0x594>)
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f7fa f969 	bl	80002c8 <__aeabi_dsub>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005ffe:	462a      	mov	r2, r5
 8006000:	4633      	mov	r3, r6
 8006002:	f7fa fda9 	bl	8000b58 <__aeabi_dcmpgt>
 8006006:	2800      	cmp	r0, #0
 8006008:	f040 8298 	bne.w	800653c <_dtoa_r+0x95c>
 800600c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006010:	462a      	mov	r2, r5
 8006012:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006016:	f7fa fd81 	bl	8000b1c <__aeabi_dcmplt>
 800601a:	bb38      	cbnz	r0, 800606c <_dtoa_r+0x48c>
 800601c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006020:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006024:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006026:	2b00      	cmp	r3, #0
 8006028:	f2c0 8157 	blt.w	80062da <_dtoa_r+0x6fa>
 800602c:	2f0e      	cmp	r7, #14
 800602e:	f300 8154 	bgt.w	80062da <_dtoa_r+0x6fa>
 8006032:	4b4b      	ldr	r3, [pc, #300]	@ (8006160 <_dtoa_r+0x580>)
 8006034:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006038:	ed93 7b00 	vldr	d7, [r3]
 800603c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800603e:	2b00      	cmp	r3, #0
 8006040:	ed8d 7b00 	vstr	d7, [sp]
 8006044:	f280 80e5 	bge.w	8006212 <_dtoa_r+0x632>
 8006048:	9b03      	ldr	r3, [sp, #12]
 800604a:	2b00      	cmp	r3, #0
 800604c:	f300 80e1 	bgt.w	8006212 <_dtoa_r+0x632>
 8006050:	d10c      	bne.n	800606c <_dtoa_r+0x48c>
 8006052:	4b48      	ldr	r3, [pc, #288]	@ (8006174 <_dtoa_r+0x594>)
 8006054:	2200      	movs	r2, #0
 8006056:	ec51 0b17 	vmov	r0, r1, d7
 800605a:	f7fa faed 	bl	8000638 <__aeabi_dmul>
 800605e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006062:	f7fa fd6f 	bl	8000b44 <__aeabi_dcmpge>
 8006066:	2800      	cmp	r0, #0
 8006068:	f000 8266 	beq.w	8006538 <_dtoa_r+0x958>
 800606c:	2400      	movs	r4, #0
 800606e:	4625      	mov	r5, r4
 8006070:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006072:	4656      	mov	r6, sl
 8006074:	ea6f 0803 	mvn.w	r8, r3
 8006078:	2700      	movs	r7, #0
 800607a:	4621      	mov	r1, r4
 800607c:	4648      	mov	r0, r9
 800607e:	f000 fcbf 	bl	8006a00 <_Bfree>
 8006082:	2d00      	cmp	r5, #0
 8006084:	f000 80bd 	beq.w	8006202 <_dtoa_r+0x622>
 8006088:	b12f      	cbz	r7, 8006096 <_dtoa_r+0x4b6>
 800608a:	42af      	cmp	r7, r5
 800608c:	d003      	beq.n	8006096 <_dtoa_r+0x4b6>
 800608e:	4639      	mov	r1, r7
 8006090:	4648      	mov	r0, r9
 8006092:	f000 fcb5 	bl	8006a00 <_Bfree>
 8006096:	4629      	mov	r1, r5
 8006098:	4648      	mov	r0, r9
 800609a:	f000 fcb1 	bl	8006a00 <_Bfree>
 800609e:	e0b0      	b.n	8006202 <_dtoa_r+0x622>
 80060a0:	07e2      	lsls	r2, r4, #31
 80060a2:	d505      	bpl.n	80060b0 <_dtoa_r+0x4d0>
 80060a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80060a8:	f7fa fac6 	bl	8000638 <__aeabi_dmul>
 80060ac:	3601      	adds	r6, #1
 80060ae:	2301      	movs	r3, #1
 80060b0:	1064      	asrs	r4, r4, #1
 80060b2:	3508      	adds	r5, #8
 80060b4:	e762      	b.n	8005f7c <_dtoa_r+0x39c>
 80060b6:	2602      	movs	r6, #2
 80060b8:	e765      	b.n	8005f86 <_dtoa_r+0x3a6>
 80060ba:	9c03      	ldr	r4, [sp, #12]
 80060bc:	46b8      	mov	r8, r7
 80060be:	e784      	b.n	8005fca <_dtoa_r+0x3ea>
 80060c0:	4b27      	ldr	r3, [pc, #156]	@ (8006160 <_dtoa_r+0x580>)
 80060c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80060c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80060c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80060cc:	4454      	add	r4, sl
 80060ce:	2900      	cmp	r1, #0
 80060d0:	d054      	beq.n	800617c <_dtoa_r+0x59c>
 80060d2:	4929      	ldr	r1, [pc, #164]	@ (8006178 <_dtoa_r+0x598>)
 80060d4:	2000      	movs	r0, #0
 80060d6:	f7fa fbd9 	bl	800088c <__aeabi_ddiv>
 80060da:	4633      	mov	r3, r6
 80060dc:	462a      	mov	r2, r5
 80060de:	f7fa f8f3 	bl	80002c8 <__aeabi_dsub>
 80060e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80060e6:	4656      	mov	r6, sl
 80060e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060ec:	f7fa fd54 	bl	8000b98 <__aeabi_d2iz>
 80060f0:	4605      	mov	r5, r0
 80060f2:	f7fa fa37 	bl	8000564 <__aeabi_i2d>
 80060f6:	4602      	mov	r2, r0
 80060f8:	460b      	mov	r3, r1
 80060fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060fe:	f7fa f8e3 	bl	80002c8 <__aeabi_dsub>
 8006102:	3530      	adds	r5, #48	@ 0x30
 8006104:	4602      	mov	r2, r0
 8006106:	460b      	mov	r3, r1
 8006108:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800610c:	f806 5b01 	strb.w	r5, [r6], #1
 8006110:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006114:	f7fa fd02 	bl	8000b1c <__aeabi_dcmplt>
 8006118:	2800      	cmp	r0, #0
 800611a:	d172      	bne.n	8006202 <_dtoa_r+0x622>
 800611c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006120:	4911      	ldr	r1, [pc, #68]	@ (8006168 <_dtoa_r+0x588>)
 8006122:	2000      	movs	r0, #0
 8006124:	f7fa f8d0 	bl	80002c8 <__aeabi_dsub>
 8006128:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800612c:	f7fa fcf6 	bl	8000b1c <__aeabi_dcmplt>
 8006130:	2800      	cmp	r0, #0
 8006132:	f040 80b4 	bne.w	800629e <_dtoa_r+0x6be>
 8006136:	42a6      	cmp	r6, r4
 8006138:	f43f af70 	beq.w	800601c <_dtoa_r+0x43c>
 800613c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006140:	4b0a      	ldr	r3, [pc, #40]	@ (800616c <_dtoa_r+0x58c>)
 8006142:	2200      	movs	r2, #0
 8006144:	f7fa fa78 	bl	8000638 <__aeabi_dmul>
 8006148:	4b08      	ldr	r3, [pc, #32]	@ (800616c <_dtoa_r+0x58c>)
 800614a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800614e:	2200      	movs	r2, #0
 8006150:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006154:	f7fa fa70 	bl	8000638 <__aeabi_dmul>
 8006158:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800615c:	e7c4      	b.n	80060e8 <_dtoa_r+0x508>
 800615e:	bf00      	nop
 8006160:	08007d78 	.word	0x08007d78
 8006164:	08007d50 	.word	0x08007d50
 8006168:	3ff00000 	.word	0x3ff00000
 800616c:	40240000 	.word	0x40240000
 8006170:	401c0000 	.word	0x401c0000
 8006174:	40140000 	.word	0x40140000
 8006178:	3fe00000 	.word	0x3fe00000
 800617c:	4631      	mov	r1, r6
 800617e:	4628      	mov	r0, r5
 8006180:	f7fa fa5a 	bl	8000638 <__aeabi_dmul>
 8006184:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006188:	9413      	str	r4, [sp, #76]	@ 0x4c
 800618a:	4656      	mov	r6, sl
 800618c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006190:	f7fa fd02 	bl	8000b98 <__aeabi_d2iz>
 8006194:	4605      	mov	r5, r0
 8006196:	f7fa f9e5 	bl	8000564 <__aeabi_i2d>
 800619a:	4602      	mov	r2, r0
 800619c:	460b      	mov	r3, r1
 800619e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061a2:	f7fa f891 	bl	80002c8 <__aeabi_dsub>
 80061a6:	3530      	adds	r5, #48	@ 0x30
 80061a8:	f806 5b01 	strb.w	r5, [r6], #1
 80061ac:	4602      	mov	r2, r0
 80061ae:	460b      	mov	r3, r1
 80061b0:	42a6      	cmp	r6, r4
 80061b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80061b6:	f04f 0200 	mov.w	r2, #0
 80061ba:	d124      	bne.n	8006206 <_dtoa_r+0x626>
 80061bc:	4baf      	ldr	r3, [pc, #700]	@ (800647c <_dtoa_r+0x89c>)
 80061be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80061c2:	f7fa f883 	bl	80002cc <__adddf3>
 80061c6:	4602      	mov	r2, r0
 80061c8:	460b      	mov	r3, r1
 80061ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061ce:	f7fa fcc3 	bl	8000b58 <__aeabi_dcmpgt>
 80061d2:	2800      	cmp	r0, #0
 80061d4:	d163      	bne.n	800629e <_dtoa_r+0x6be>
 80061d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80061da:	49a8      	ldr	r1, [pc, #672]	@ (800647c <_dtoa_r+0x89c>)
 80061dc:	2000      	movs	r0, #0
 80061de:	f7fa f873 	bl	80002c8 <__aeabi_dsub>
 80061e2:	4602      	mov	r2, r0
 80061e4:	460b      	mov	r3, r1
 80061e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061ea:	f7fa fc97 	bl	8000b1c <__aeabi_dcmplt>
 80061ee:	2800      	cmp	r0, #0
 80061f0:	f43f af14 	beq.w	800601c <_dtoa_r+0x43c>
 80061f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80061f6:	1e73      	subs	r3, r6, #1
 80061f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80061fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80061fe:	2b30      	cmp	r3, #48	@ 0x30
 8006200:	d0f8      	beq.n	80061f4 <_dtoa_r+0x614>
 8006202:	4647      	mov	r7, r8
 8006204:	e03b      	b.n	800627e <_dtoa_r+0x69e>
 8006206:	4b9e      	ldr	r3, [pc, #632]	@ (8006480 <_dtoa_r+0x8a0>)
 8006208:	f7fa fa16 	bl	8000638 <__aeabi_dmul>
 800620c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006210:	e7bc      	b.n	800618c <_dtoa_r+0x5ac>
 8006212:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006216:	4656      	mov	r6, sl
 8006218:	e9dd 2300 	ldrd	r2, r3, [sp]
 800621c:	4620      	mov	r0, r4
 800621e:	4629      	mov	r1, r5
 8006220:	f7fa fb34 	bl	800088c <__aeabi_ddiv>
 8006224:	f7fa fcb8 	bl	8000b98 <__aeabi_d2iz>
 8006228:	4680      	mov	r8, r0
 800622a:	f7fa f99b 	bl	8000564 <__aeabi_i2d>
 800622e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006232:	f7fa fa01 	bl	8000638 <__aeabi_dmul>
 8006236:	4602      	mov	r2, r0
 8006238:	460b      	mov	r3, r1
 800623a:	4620      	mov	r0, r4
 800623c:	4629      	mov	r1, r5
 800623e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006242:	f7fa f841 	bl	80002c8 <__aeabi_dsub>
 8006246:	f806 4b01 	strb.w	r4, [r6], #1
 800624a:	9d03      	ldr	r5, [sp, #12]
 800624c:	eba6 040a 	sub.w	r4, r6, sl
 8006250:	42a5      	cmp	r5, r4
 8006252:	4602      	mov	r2, r0
 8006254:	460b      	mov	r3, r1
 8006256:	d133      	bne.n	80062c0 <_dtoa_r+0x6e0>
 8006258:	f7fa f838 	bl	80002cc <__adddf3>
 800625c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006260:	4604      	mov	r4, r0
 8006262:	460d      	mov	r5, r1
 8006264:	f7fa fc78 	bl	8000b58 <__aeabi_dcmpgt>
 8006268:	b9c0      	cbnz	r0, 800629c <_dtoa_r+0x6bc>
 800626a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800626e:	4620      	mov	r0, r4
 8006270:	4629      	mov	r1, r5
 8006272:	f7fa fc49 	bl	8000b08 <__aeabi_dcmpeq>
 8006276:	b110      	cbz	r0, 800627e <_dtoa_r+0x69e>
 8006278:	f018 0f01 	tst.w	r8, #1
 800627c:	d10e      	bne.n	800629c <_dtoa_r+0x6bc>
 800627e:	9902      	ldr	r1, [sp, #8]
 8006280:	4648      	mov	r0, r9
 8006282:	f000 fbbd 	bl	8006a00 <_Bfree>
 8006286:	2300      	movs	r3, #0
 8006288:	7033      	strb	r3, [r6, #0]
 800628a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800628c:	3701      	adds	r7, #1
 800628e:	601f      	str	r7, [r3, #0]
 8006290:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006292:	2b00      	cmp	r3, #0
 8006294:	f000 824b 	beq.w	800672e <_dtoa_r+0xb4e>
 8006298:	601e      	str	r6, [r3, #0]
 800629a:	e248      	b.n	800672e <_dtoa_r+0xb4e>
 800629c:	46b8      	mov	r8, r7
 800629e:	4633      	mov	r3, r6
 80062a0:	461e      	mov	r6, r3
 80062a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80062a6:	2a39      	cmp	r2, #57	@ 0x39
 80062a8:	d106      	bne.n	80062b8 <_dtoa_r+0x6d8>
 80062aa:	459a      	cmp	sl, r3
 80062ac:	d1f8      	bne.n	80062a0 <_dtoa_r+0x6c0>
 80062ae:	2230      	movs	r2, #48	@ 0x30
 80062b0:	f108 0801 	add.w	r8, r8, #1
 80062b4:	f88a 2000 	strb.w	r2, [sl]
 80062b8:	781a      	ldrb	r2, [r3, #0]
 80062ba:	3201      	adds	r2, #1
 80062bc:	701a      	strb	r2, [r3, #0]
 80062be:	e7a0      	b.n	8006202 <_dtoa_r+0x622>
 80062c0:	4b6f      	ldr	r3, [pc, #444]	@ (8006480 <_dtoa_r+0x8a0>)
 80062c2:	2200      	movs	r2, #0
 80062c4:	f7fa f9b8 	bl	8000638 <__aeabi_dmul>
 80062c8:	2200      	movs	r2, #0
 80062ca:	2300      	movs	r3, #0
 80062cc:	4604      	mov	r4, r0
 80062ce:	460d      	mov	r5, r1
 80062d0:	f7fa fc1a 	bl	8000b08 <__aeabi_dcmpeq>
 80062d4:	2800      	cmp	r0, #0
 80062d6:	d09f      	beq.n	8006218 <_dtoa_r+0x638>
 80062d8:	e7d1      	b.n	800627e <_dtoa_r+0x69e>
 80062da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062dc:	2a00      	cmp	r2, #0
 80062de:	f000 80ea 	beq.w	80064b6 <_dtoa_r+0x8d6>
 80062e2:	9a07      	ldr	r2, [sp, #28]
 80062e4:	2a01      	cmp	r2, #1
 80062e6:	f300 80cd 	bgt.w	8006484 <_dtoa_r+0x8a4>
 80062ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80062ec:	2a00      	cmp	r2, #0
 80062ee:	f000 80c1 	beq.w	8006474 <_dtoa_r+0x894>
 80062f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80062f6:	9c08      	ldr	r4, [sp, #32]
 80062f8:	9e00      	ldr	r6, [sp, #0]
 80062fa:	9a00      	ldr	r2, [sp, #0]
 80062fc:	441a      	add	r2, r3
 80062fe:	9200      	str	r2, [sp, #0]
 8006300:	9a06      	ldr	r2, [sp, #24]
 8006302:	2101      	movs	r1, #1
 8006304:	441a      	add	r2, r3
 8006306:	4648      	mov	r0, r9
 8006308:	9206      	str	r2, [sp, #24]
 800630a:	f000 fc2d 	bl	8006b68 <__i2b>
 800630e:	4605      	mov	r5, r0
 8006310:	b166      	cbz	r6, 800632c <_dtoa_r+0x74c>
 8006312:	9b06      	ldr	r3, [sp, #24]
 8006314:	2b00      	cmp	r3, #0
 8006316:	dd09      	ble.n	800632c <_dtoa_r+0x74c>
 8006318:	42b3      	cmp	r3, r6
 800631a:	9a00      	ldr	r2, [sp, #0]
 800631c:	bfa8      	it	ge
 800631e:	4633      	movge	r3, r6
 8006320:	1ad2      	subs	r2, r2, r3
 8006322:	9200      	str	r2, [sp, #0]
 8006324:	9a06      	ldr	r2, [sp, #24]
 8006326:	1af6      	subs	r6, r6, r3
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	9306      	str	r3, [sp, #24]
 800632c:	9b08      	ldr	r3, [sp, #32]
 800632e:	b30b      	cbz	r3, 8006374 <_dtoa_r+0x794>
 8006330:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006332:	2b00      	cmp	r3, #0
 8006334:	f000 80c6 	beq.w	80064c4 <_dtoa_r+0x8e4>
 8006338:	2c00      	cmp	r4, #0
 800633a:	f000 80c0 	beq.w	80064be <_dtoa_r+0x8de>
 800633e:	4629      	mov	r1, r5
 8006340:	4622      	mov	r2, r4
 8006342:	4648      	mov	r0, r9
 8006344:	f000 fcc8 	bl	8006cd8 <__pow5mult>
 8006348:	9a02      	ldr	r2, [sp, #8]
 800634a:	4601      	mov	r1, r0
 800634c:	4605      	mov	r5, r0
 800634e:	4648      	mov	r0, r9
 8006350:	f000 fc20 	bl	8006b94 <__multiply>
 8006354:	9902      	ldr	r1, [sp, #8]
 8006356:	4680      	mov	r8, r0
 8006358:	4648      	mov	r0, r9
 800635a:	f000 fb51 	bl	8006a00 <_Bfree>
 800635e:	9b08      	ldr	r3, [sp, #32]
 8006360:	1b1b      	subs	r3, r3, r4
 8006362:	9308      	str	r3, [sp, #32]
 8006364:	f000 80b1 	beq.w	80064ca <_dtoa_r+0x8ea>
 8006368:	9a08      	ldr	r2, [sp, #32]
 800636a:	4641      	mov	r1, r8
 800636c:	4648      	mov	r0, r9
 800636e:	f000 fcb3 	bl	8006cd8 <__pow5mult>
 8006372:	9002      	str	r0, [sp, #8]
 8006374:	2101      	movs	r1, #1
 8006376:	4648      	mov	r0, r9
 8006378:	f000 fbf6 	bl	8006b68 <__i2b>
 800637c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800637e:	4604      	mov	r4, r0
 8006380:	2b00      	cmp	r3, #0
 8006382:	f000 81d8 	beq.w	8006736 <_dtoa_r+0xb56>
 8006386:	461a      	mov	r2, r3
 8006388:	4601      	mov	r1, r0
 800638a:	4648      	mov	r0, r9
 800638c:	f000 fca4 	bl	8006cd8 <__pow5mult>
 8006390:	9b07      	ldr	r3, [sp, #28]
 8006392:	2b01      	cmp	r3, #1
 8006394:	4604      	mov	r4, r0
 8006396:	f300 809f 	bgt.w	80064d8 <_dtoa_r+0x8f8>
 800639a:	9b04      	ldr	r3, [sp, #16]
 800639c:	2b00      	cmp	r3, #0
 800639e:	f040 8097 	bne.w	80064d0 <_dtoa_r+0x8f0>
 80063a2:	9b05      	ldr	r3, [sp, #20]
 80063a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	f040 8093 	bne.w	80064d4 <_dtoa_r+0x8f4>
 80063ae:	9b05      	ldr	r3, [sp, #20]
 80063b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80063b4:	0d1b      	lsrs	r3, r3, #20
 80063b6:	051b      	lsls	r3, r3, #20
 80063b8:	b133      	cbz	r3, 80063c8 <_dtoa_r+0x7e8>
 80063ba:	9b00      	ldr	r3, [sp, #0]
 80063bc:	3301      	adds	r3, #1
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	9b06      	ldr	r3, [sp, #24]
 80063c2:	3301      	adds	r3, #1
 80063c4:	9306      	str	r3, [sp, #24]
 80063c6:	2301      	movs	r3, #1
 80063c8:	9308      	str	r3, [sp, #32]
 80063ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	f000 81b8 	beq.w	8006742 <_dtoa_r+0xb62>
 80063d2:	6923      	ldr	r3, [r4, #16]
 80063d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80063d8:	6918      	ldr	r0, [r3, #16]
 80063da:	f000 fb79 	bl	8006ad0 <__hi0bits>
 80063de:	f1c0 0020 	rsb	r0, r0, #32
 80063e2:	9b06      	ldr	r3, [sp, #24]
 80063e4:	4418      	add	r0, r3
 80063e6:	f010 001f 	ands.w	r0, r0, #31
 80063ea:	f000 8082 	beq.w	80064f2 <_dtoa_r+0x912>
 80063ee:	f1c0 0320 	rsb	r3, r0, #32
 80063f2:	2b04      	cmp	r3, #4
 80063f4:	dd73      	ble.n	80064de <_dtoa_r+0x8fe>
 80063f6:	9b00      	ldr	r3, [sp, #0]
 80063f8:	f1c0 001c 	rsb	r0, r0, #28
 80063fc:	4403      	add	r3, r0
 80063fe:	9300      	str	r3, [sp, #0]
 8006400:	9b06      	ldr	r3, [sp, #24]
 8006402:	4403      	add	r3, r0
 8006404:	4406      	add	r6, r0
 8006406:	9306      	str	r3, [sp, #24]
 8006408:	9b00      	ldr	r3, [sp, #0]
 800640a:	2b00      	cmp	r3, #0
 800640c:	dd05      	ble.n	800641a <_dtoa_r+0x83a>
 800640e:	9902      	ldr	r1, [sp, #8]
 8006410:	461a      	mov	r2, r3
 8006412:	4648      	mov	r0, r9
 8006414:	f000 fcba 	bl	8006d8c <__lshift>
 8006418:	9002      	str	r0, [sp, #8]
 800641a:	9b06      	ldr	r3, [sp, #24]
 800641c:	2b00      	cmp	r3, #0
 800641e:	dd05      	ble.n	800642c <_dtoa_r+0x84c>
 8006420:	4621      	mov	r1, r4
 8006422:	461a      	mov	r2, r3
 8006424:	4648      	mov	r0, r9
 8006426:	f000 fcb1 	bl	8006d8c <__lshift>
 800642a:	4604      	mov	r4, r0
 800642c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800642e:	2b00      	cmp	r3, #0
 8006430:	d061      	beq.n	80064f6 <_dtoa_r+0x916>
 8006432:	9802      	ldr	r0, [sp, #8]
 8006434:	4621      	mov	r1, r4
 8006436:	f000 fd15 	bl	8006e64 <__mcmp>
 800643a:	2800      	cmp	r0, #0
 800643c:	da5b      	bge.n	80064f6 <_dtoa_r+0x916>
 800643e:	2300      	movs	r3, #0
 8006440:	9902      	ldr	r1, [sp, #8]
 8006442:	220a      	movs	r2, #10
 8006444:	4648      	mov	r0, r9
 8006446:	f000 fafd 	bl	8006a44 <__multadd>
 800644a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800644c:	9002      	str	r0, [sp, #8]
 800644e:	f107 38ff 	add.w	r8, r7, #4294967295
 8006452:	2b00      	cmp	r3, #0
 8006454:	f000 8177 	beq.w	8006746 <_dtoa_r+0xb66>
 8006458:	4629      	mov	r1, r5
 800645a:	2300      	movs	r3, #0
 800645c:	220a      	movs	r2, #10
 800645e:	4648      	mov	r0, r9
 8006460:	f000 faf0 	bl	8006a44 <__multadd>
 8006464:	f1bb 0f00 	cmp.w	fp, #0
 8006468:	4605      	mov	r5, r0
 800646a:	dc6f      	bgt.n	800654c <_dtoa_r+0x96c>
 800646c:	9b07      	ldr	r3, [sp, #28]
 800646e:	2b02      	cmp	r3, #2
 8006470:	dc49      	bgt.n	8006506 <_dtoa_r+0x926>
 8006472:	e06b      	b.n	800654c <_dtoa_r+0x96c>
 8006474:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006476:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800647a:	e73c      	b.n	80062f6 <_dtoa_r+0x716>
 800647c:	3fe00000 	.word	0x3fe00000
 8006480:	40240000 	.word	0x40240000
 8006484:	9b03      	ldr	r3, [sp, #12]
 8006486:	1e5c      	subs	r4, r3, #1
 8006488:	9b08      	ldr	r3, [sp, #32]
 800648a:	42a3      	cmp	r3, r4
 800648c:	db09      	blt.n	80064a2 <_dtoa_r+0x8c2>
 800648e:	1b1c      	subs	r4, r3, r4
 8006490:	9b03      	ldr	r3, [sp, #12]
 8006492:	2b00      	cmp	r3, #0
 8006494:	f6bf af30 	bge.w	80062f8 <_dtoa_r+0x718>
 8006498:	9b00      	ldr	r3, [sp, #0]
 800649a:	9a03      	ldr	r2, [sp, #12]
 800649c:	1a9e      	subs	r6, r3, r2
 800649e:	2300      	movs	r3, #0
 80064a0:	e72b      	b.n	80062fa <_dtoa_r+0x71a>
 80064a2:	9b08      	ldr	r3, [sp, #32]
 80064a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80064a6:	9408      	str	r4, [sp, #32]
 80064a8:	1ae3      	subs	r3, r4, r3
 80064aa:	441a      	add	r2, r3
 80064ac:	9e00      	ldr	r6, [sp, #0]
 80064ae:	9b03      	ldr	r3, [sp, #12]
 80064b0:	920d      	str	r2, [sp, #52]	@ 0x34
 80064b2:	2400      	movs	r4, #0
 80064b4:	e721      	b.n	80062fa <_dtoa_r+0x71a>
 80064b6:	9c08      	ldr	r4, [sp, #32]
 80064b8:	9e00      	ldr	r6, [sp, #0]
 80064ba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80064bc:	e728      	b.n	8006310 <_dtoa_r+0x730>
 80064be:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80064c2:	e751      	b.n	8006368 <_dtoa_r+0x788>
 80064c4:	9a08      	ldr	r2, [sp, #32]
 80064c6:	9902      	ldr	r1, [sp, #8]
 80064c8:	e750      	b.n	800636c <_dtoa_r+0x78c>
 80064ca:	f8cd 8008 	str.w	r8, [sp, #8]
 80064ce:	e751      	b.n	8006374 <_dtoa_r+0x794>
 80064d0:	2300      	movs	r3, #0
 80064d2:	e779      	b.n	80063c8 <_dtoa_r+0x7e8>
 80064d4:	9b04      	ldr	r3, [sp, #16]
 80064d6:	e777      	b.n	80063c8 <_dtoa_r+0x7e8>
 80064d8:	2300      	movs	r3, #0
 80064da:	9308      	str	r3, [sp, #32]
 80064dc:	e779      	b.n	80063d2 <_dtoa_r+0x7f2>
 80064de:	d093      	beq.n	8006408 <_dtoa_r+0x828>
 80064e0:	9a00      	ldr	r2, [sp, #0]
 80064e2:	331c      	adds	r3, #28
 80064e4:	441a      	add	r2, r3
 80064e6:	9200      	str	r2, [sp, #0]
 80064e8:	9a06      	ldr	r2, [sp, #24]
 80064ea:	441a      	add	r2, r3
 80064ec:	441e      	add	r6, r3
 80064ee:	9206      	str	r2, [sp, #24]
 80064f0:	e78a      	b.n	8006408 <_dtoa_r+0x828>
 80064f2:	4603      	mov	r3, r0
 80064f4:	e7f4      	b.n	80064e0 <_dtoa_r+0x900>
 80064f6:	9b03      	ldr	r3, [sp, #12]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	46b8      	mov	r8, r7
 80064fc:	dc20      	bgt.n	8006540 <_dtoa_r+0x960>
 80064fe:	469b      	mov	fp, r3
 8006500:	9b07      	ldr	r3, [sp, #28]
 8006502:	2b02      	cmp	r3, #2
 8006504:	dd1e      	ble.n	8006544 <_dtoa_r+0x964>
 8006506:	f1bb 0f00 	cmp.w	fp, #0
 800650a:	f47f adb1 	bne.w	8006070 <_dtoa_r+0x490>
 800650e:	4621      	mov	r1, r4
 8006510:	465b      	mov	r3, fp
 8006512:	2205      	movs	r2, #5
 8006514:	4648      	mov	r0, r9
 8006516:	f000 fa95 	bl	8006a44 <__multadd>
 800651a:	4601      	mov	r1, r0
 800651c:	4604      	mov	r4, r0
 800651e:	9802      	ldr	r0, [sp, #8]
 8006520:	f000 fca0 	bl	8006e64 <__mcmp>
 8006524:	2800      	cmp	r0, #0
 8006526:	f77f ada3 	ble.w	8006070 <_dtoa_r+0x490>
 800652a:	4656      	mov	r6, sl
 800652c:	2331      	movs	r3, #49	@ 0x31
 800652e:	f806 3b01 	strb.w	r3, [r6], #1
 8006532:	f108 0801 	add.w	r8, r8, #1
 8006536:	e59f      	b.n	8006078 <_dtoa_r+0x498>
 8006538:	9c03      	ldr	r4, [sp, #12]
 800653a:	46b8      	mov	r8, r7
 800653c:	4625      	mov	r5, r4
 800653e:	e7f4      	b.n	800652a <_dtoa_r+0x94a>
 8006540:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006544:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006546:	2b00      	cmp	r3, #0
 8006548:	f000 8101 	beq.w	800674e <_dtoa_r+0xb6e>
 800654c:	2e00      	cmp	r6, #0
 800654e:	dd05      	ble.n	800655c <_dtoa_r+0x97c>
 8006550:	4629      	mov	r1, r5
 8006552:	4632      	mov	r2, r6
 8006554:	4648      	mov	r0, r9
 8006556:	f000 fc19 	bl	8006d8c <__lshift>
 800655a:	4605      	mov	r5, r0
 800655c:	9b08      	ldr	r3, [sp, #32]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d05c      	beq.n	800661c <_dtoa_r+0xa3c>
 8006562:	6869      	ldr	r1, [r5, #4]
 8006564:	4648      	mov	r0, r9
 8006566:	f000 fa0b 	bl	8006980 <_Balloc>
 800656a:	4606      	mov	r6, r0
 800656c:	b928      	cbnz	r0, 800657a <_dtoa_r+0x99a>
 800656e:	4b82      	ldr	r3, [pc, #520]	@ (8006778 <_dtoa_r+0xb98>)
 8006570:	4602      	mov	r2, r0
 8006572:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006576:	f7ff bb4a 	b.w	8005c0e <_dtoa_r+0x2e>
 800657a:	692a      	ldr	r2, [r5, #16]
 800657c:	3202      	adds	r2, #2
 800657e:	0092      	lsls	r2, r2, #2
 8006580:	f105 010c 	add.w	r1, r5, #12
 8006584:	300c      	adds	r0, #12
 8006586:	f000 ffa3 	bl	80074d0 <memcpy>
 800658a:	2201      	movs	r2, #1
 800658c:	4631      	mov	r1, r6
 800658e:	4648      	mov	r0, r9
 8006590:	f000 fbfc 	bl	8006d8c <__lshift>
 8006594:	f10a 0301 	add.w	r3, sl, #1
 8006598:	9300      	str	r3, [sp, #0]
 800659a:	eb0a 030b 	add.w	r3, sl, fp
 800659e:	9308      	str	r3, [sp, #32]
 80065a0:	9b04      	ldr	r3, [sp, #16]
 80065a2:	f003 0301 	and.w	r3, r3, #1
 80065a6:	462f      	mov	r7, r5
 80065a8:	9306      	str	r3, [sp, #24]
 80065aa:	4605      	mov	r5, r0
 80065ac:	9b00      	ldr	r3, [sp, #0]
 80065ae:	9802      	ldr	r0, [sp, #8]
 80065b0:	4621      	mov	r1, r4
 80065b2:	f103 3bff 	add.w	fp, r3, #4294967295
 80065b6:	f7ff fa88 	bl	8005aca <quorem>
 80065ba:	4603      	mov	r3, r0
 80065bc:	3330      	adds	r3, #48	@ 0x30
 80065be:	9003      	str	r0, [sp, #12]
 80065c0:	4639      	mov	r1, r7
 80065c2:	9802      	ldr	r0, [sp, #8]
 80065c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80065c6:	f000 fc4d 	bl	8006e64 <__mcmp>
 80065ca:	462a      	mov	r2, r5
 80065cc:	9004      	str	r0, [sp, #16]
 80065ce:	4621      	mov	r1, r4
 80065d0:	4648      	mov	r0, r9
 80065d2:	f000 fc63 	bl	8006e9c <__mdiff>
 80065d6:	68c2      	ldr	r2, [r0, #12]
 80065d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065da:	4606      	mov	r6, r0
 80065dc:	bb02      	cbnz	r2, 8006620 <_dtoa_r+0xa40>
 80065de:	4601      	mov	r1, r0
 80065e0:	9802      	ldr	r0, [sp, #8]
 80065e2:	f000 fc3f 	bl	8006e64 <__mcmp>
 80065e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065e8:	4602      	mov	r2, r0
 80065ea:	4631      	mov	r1, r6
 80065ec:	4648      	mov	r0, r9
 80065ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80065f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80065f2:	f000 fa05 	bl	8006a00 <_Bfree>
 80065f6:	9b07      	ldr	r3, [sp, #28]
 80065f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80065fa:	9e00      	ldr	r6, [sp, #0]
 80065fc:	ea42 0103 	orr.w	r1, r2, r3
 8006600:	9b06      	ldr	r3, [sp, #24]
 8006602:	4319      	orrs	r1, r3
 8006604:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006606:	d10d      	bne.n	8006624 <_dtoa_r+0xa44>
 8006608:	2b39      	cmp	r3, #57	@ 0x39
 800660a:	d027      	beq.n	800665c <_dtoa_r+0xa7c>
 800660c:	9a04      	ldr	r2, [sp, #16]
 800660e:	2a00      	cmp	r2, #0
 8006610:	dd01      	ble.n	8006616 <_dtoa_r+0xa36>
 8006612:	9b03      	ldr	r3, [sp, #12]
 8006614:	3331      	adds	r3, #49	@ 0x31
 8006616:	f88b 3000 	strb.w	r3, [fp]
 800661a:	e52e      	b.n	800607a <_dtoa_r+0x49a>
 800661c:	4628      	mov	r0, r5
 800661e:	e7b9      	b.n	8006594 <_dtoa_r+0x9b4>
 8006620:	2201      	movs	r2, #1
 8006622:	e7e2      	b.n	80065ea <_dtoa_r+0xa0a>
 8006624:	9904      	ldr	r1, [sp, #16]
 8006626:	2900      	cmp	r1, #0
 8006628:	db04      	blt.n	8006634 <_dtoa_r+0xa54>
 800662a:	9807      	ldr	r0, [sp, #28]
 800662c:	4301      	orrs	r1, r0
 800662e:	9806      	ldr	r0, [sp, #24]
 8006630:	4301      	orrs	r1, r0
 8006632:	d120      	bne.n	8006676 <_dtoa_r+0xa96>
 8006634:	2a00      	cmp	r2, #0
 8006636:	ddee      	ble.n	8006616 <_dtoa_r+0xa36>
 8006638:	9902      	ldr	r1, [sp, #8]
 800663a:	9300      	str	r3, [sp, #0]
 800663c:	2201      	movs	r2, #1
 800663e:	4648      	mov	r0, r9
 8006640:	f000 fba4 	bl	8006d8c <__lshift>
 8006644:	4621      	mov	r1, r4
 8006646:	9002      	str	r0, [sp, #8]
 8006648:	f000 fc0c 	bl	8006e64 <__mcmp>
 800664c:	2800      	cmp	r0, #0
 800664e:	9b00      	ldr	r3, [sp, #0]
 8006650:	dc02      	bgt.n	8006658 <_dtoa_r+0xa78>
 8006652:	d1e0      	bne.n	8006616 <_dtoa_r+0xa36>
 8006654:	07da      	lsls	r2, r3, #31
 8006656:	d5de      	bpl.n	8006616 <_dtoa_r+0xa36>
 8006658:	2b39      	cmp	r3, #57	@ 0x39
 800665a:	d1da      	bne.n	8006612 <_dtoa_r+0xa32>
 800665c:	2339      	movs	r3, #57	@ 0x39
 800665e:	f88b 3000 	strb.w	r3, [fp]
 8006662:	4633      	mov	r3, r6
 8006664:	461e      	mov	r6, r3
 8006666:	3b01      	subs	r3, #1
 8006668:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800666c:	2a39      	cmp	r2, #57	@ 0x39
 800666e:	d04e      	beq.n	800670e <_dtoa_r+0xb2e>
 8006670:	3201      	adds	r2, #1
 8006672:	701a      	strb	r2, [r3, #0]
 8006674:	e501      	b.n	800607a <_dtoa_r+0x49a>
 8006676:	2a00      	cmp	r2, #0
 8006678:	dd03      	ble.n	8006682 <_dtoa_r+0xaa2>
 800667a:	2b39      	cmp	r3, #57	@ 0x39
 800667c:	d0ee      	beq.n	800665c <_dtoa_r+0xa7c>
 800667e:	3301      	adds	r3, #1
 8006680:	e7c9      	b.n	8006616 <_dtoa_r+0xa36>
 8006682:	9a00      	ldr	r2, [sp, #0]
 8006684:	9908      	ldr	r1, [sp, #32]
 8006686:	f802 3c01 	strb.w	r3, [r2, #-1]
 800668a:	428a      	cmp	r2, r1
 800668c:	d028      	beq.n	80066e0 <_dtoa_r+0xb00>
 800668e:	9902      	ldr	r1, [sp, #8]
 8006690:	2300      	movs	r3, #0
 8006692:	220a      	movs	r2, #10
 8006694:	4648      	mov	r0, r9
 8006696:	f000 f9d5 	bl	8006a44 <__multadd>
 800669a:	42af      	cmp	r7, r5
 800669c:	9002      	str	r0, [sp, #8]
 800669e:	f04f 0300 	mov.w	r3, #0
 80066a2:	f04f 020a 	mov.w	r2, #10
 80066a6:	4639      	mov	r1, r7
 80066a8:	4648      	mov	r0, r9
 80066aa:	d107      	bne.n	80066bc <_dtoa_r+0xadc>
 80066ac:	f000 f9ca 	bl	8006a44 <__multadd>
 80066b0:	4607      	mov	r7, r0
 80066b2:	4605      	mov	r5, r0
 80066b4:	9b00      	ldr	r3, [sp, #0]
 80066b6:	3301      	adds	r3, #1
 80066b8:	9300      	str	r3, [sp, #0]
 80066ba:	e777      	b.n	80065ac <_dtoa_r+0x9cc>
 80066bc:	f000 f9c2 	bl	8006a44 <__multadd>
 80066c0:	4629      	mov	r1, r5
 80066c2:	4607      	mov	r7, r0
 80066c4:	2300      	movs	r3, #0
 80066c6:	220a      	movs	r2, #10
 80066c8:	4648      	mov	r0, r9
 80066ca:	f000 f9bb 	bl	8006a44 <__multadd>
 80066ce:	4605      	mov	r5, r0
 80066d0:	e7f0      	b.n	80066b4 <_dtoa_r+0xad4>
 80066d2:	f1bb 0f00 	cmp.w	fp, #0
 80066d6:	bfcc      	ite	gt
 80066d8:	465e      	movgt	r6, fp
 80066da:	2601      	movle	r6, #1
 80066dc:	4456      	add	r6, sl
 80066de:	2700      	movs	r7, #0
 80066e0:	9902      	ldr	r1, [sp, #8]
 80066e2:	9300      	str	r3, [sp, #0]
 80066e4:	2201      	movs	r2, #1
 80066e6:	4648      	mov	r0, r9
 80066e8:	f000 fb50 	bl	8006d8c <__lshift>
 80066ec:	4621      	mov	r1, r4
 80066ee:	9002      	str	r0, [sp, #8]
 80066f0:	f000 fbb8 	bl	8006e64 <__mcmp>
 80066f4:	2800      	cmp	r0, #0
 80066f6:	dcb4      	bgt.n	8006662 <_dtoa_r+0xa82>
 80066f8:	d102      	bne.n	8006700 <_dtoa_r+0xb20>
 80066fa:	9b00      	ldr	r3, [sp, #0]
 80066fc:	07db      	lsls	r3, r3, #31
 80066fe:	d4b0      	bmi.n	8006662 <_dtoa_r+0xa82>
 8006700:	4633      	mov	r3, r6
 8006702:	461e      	mov	r6, r3
 8006704:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006708:	2a30      	cmp	r2, #48	@ 0x30
 800670a:	d0fa      	beq.n	8006702 <_dtoa_r+0xb22>
 800670c:	e4b5      	b.n	800607a <_dtoa_r+0x49a>
 800670e:	459a      	cmp	sl, r3
 8006710:	d1a8      	bne.n	8006664 <_dtoa_r+0xa84>
 8006712:	2331      	movs	r3, #49	@ 0x31
 8006714:	f108 0801 	add.w	r8, r8, #1
 8006718:	f88a 3000 	strb.w	r3, [sl]
 800671c:	e4ad      	b.n	800607a <_dtoa_r+0x49a>
 800671e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006720:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800677c <_dtoa_r+0xb9c>
 8006724:	b11b      	cbz	r3, 800672e <_dtoa_r+0xb4e>
 8006726:	f10a 0308 	add.w	r3, sl, #8
 800672a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800672c:	6013      	str	r3, [r2, #0]
 800672e:	4650      	mov	r0, sl
 8006730:	b017      	add	sp, #92	@ 0x5c
 8006732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006736:	9b07      	ldr	r3, [sp, #28]
 8006738:	2b01      	cmp	r3, #1
 800673a:	f77f ae2e 	ble.w	800639a <_dtoa_r+0x7ba>
 800673e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006740:	9308      	str	r3, [sp, #32]
 8006742:	2001      	movs	r0, #1
 8006744:	e64d      	b.n	80063e2 <_dtoa_r+0x802>
 8006746:	f1bb 0f00 	cmp.w	fp, #0
 800674a:	f77f aed9 	ble.w	8006500 <_dtoa_r+0x920>
 800674e:	4656      	mov	r6, sl
 8006750:	9802      	ldr	r0, [sp, #8]
 8006752:	4621      	mov	r1, r4
 8006754:	f7ff f9b9 	bl	8005aca <quorem>
 8006758:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800675c:	f806 3b01 	strb.w	r3, [r6], #1
 8006760:	eba6 020a 	sub.w	r2, r6, sl
 8006764:	4593      	cmp	fp, r2
 8006766:	ddb4      	ble.n	80066d2 <_dtoa_r+0xaf2>
 8006768:	9902      	ldr	r1, [sp, #8]
 800676a:	2300      	movs	r3, #0
 800676c:	220a      	movs	r2, #10
 800676e:	4648      	mov	r0, r9
 8006770:	f000 f968 	bl	8006a44 <__multadd>
 8006774:	9002      	str	r0, [sp, #8]
 8006776:	e7eb      	b.n	8006750 <_dtoa_r+0xb70>
 8006778:	08007c7c 	.word	0x08007c7c
 800677c:	08007c00 	.word	0x08007c00

08006780 <_free_r>:
 8006780:	b538      	push	{r3, r4, r5, lr}
 8006782:	4605      	mov	r5, r0
 8006784:	2900      	cmp	r1, #0
 8006786:	d041      	beq.n	800680c <_free_r+0x8c>
 8006788:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800678c:	1f0c      	subs	r4, r1, #4
 800678e:	2b00      	cmp	r3, #0
 8006790:	bfb8      	it	lt
 8006792:	18e4      	addlt	r4, r4, r3
 8006794:	f000 f8e8 	bl	8006968 <__malloc_lock>
 8006798:	4a1d      	ldr	r2, [pc, #116]	@ (8006810 <_free_r+0x90>)
 800679a:	6813      	ldr	r3, [r2, #0]
 800679c:	b933      	cbnz	r3, 80067ac <_free_r+0x2c>
 800679e:	6063      	str	r3, [r4, #4]
 80067a0:	6014      	str	r4, [r2, #0]
 80067a2:	4628      	mov	r0, r5
 80067a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067a8:	f000 b8e4 	b.w	8006974 <__malloc_unlock>
 80067ac:	42a3      	cmp	r3, r4
 80067ae:	d908      	bls.n	80067c2 <_free_r+0x42>
 80067b0:	6820      	ldr	r0, [r4, #0]
 80067b2:	1821      	adds	r1, r4, r0
 80067b4:	428b      	cmp	r3, r1
 80067b6:	bf01      	itttt	eq
 80067b8:	6819      	ldreq	r1, [r3, #0]
 80067ba:	685b      	ldreq	r3, [r3, #4]
 80067bc:	1809      	addeq	r1, r1, r0
 80067be:	6021      	streq	r1, [r4, #0]
 80067c0:	e7ed      	b.n	800679e <_free_r+0x1e>
 80067c2:	461a      	mov	r2, r3
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	b10b      	cbz	r3, 80067cc <_free_r+0x4c>
 80067c8:	42a3      	cmp	r3, r4
 80067ca:	d9fa      	bls.n	80067c2 <_free_r+0x42>
 80067cc:	6811      	ldr	r1, [r2, #0]
 80067ce:	1850      	adds	r0, r2, r1
 80067d0:	42a0      	cmp	r0, r4
 80067d2:	d10b      	bne.n	80067ec <_free_r+0x6c>
 80067d4:	6820      	ldr	r0, [r4, #0]
 80067d6:	4401      	add	r1, r0
 80067d8:	1850      	adds	r0, r2, r1
 80067da:	4283      	cmp	r3, r0
 80067dc:	6011      	str	r1, [r2, #0]
 80067de:	d1e0      	bne.n	80067a2 <_free_r+0x22>
 80067e0:	6818      	ldr	r0, [r3, #0]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	6053      	str	r3, [r2, #4]
 80067e6:	4408      	add	r0, r1
 80067e8:	6010      	str	r0, [r2, #0]
 80067ea:	e7da      	b.n	80067a2 <_free_r+0x22>
 80067ec:	d902      	bls.n	80067f4 <_free_r+0x74>
 80067ee:	230c      	movs	r3, #12
 80067f0:	602b      	str	r3, [r5, #0]
 80067f2:	e7d6      	b.n	80067a2 <_free_r+0x22>
 80067f4:	6820      	ldr	r0, [r4, #0]
 80067f6:	1821      	adds	r1, r4, r0
 80067f8:	428b      	cmp	r3, r1
 80067fa:	bf04      	itt	eq
 80067fc:	6819      	ldreq	r1, [r3, #0]
 80067fe:	685b      	ldreq	r3, [r3, #4]
 8006800:	6063      	str	r3, [r4, #4]
 8006802:	bf04      	itt	eq
 8006804:	1809      	addeq	r1, r1, r0
 8006806:	6021      	streq	r1, [r4, #0]
 8006808:	6054      	str	r4, [r2, #4]
 800680a:	e7ca      	b.n	80067a2 <_free_r+0x22>
 800680c:	bd38      	pop	{r3, r4, r5, pc}
 800680e:	bf00      	nop
 8006810:	2000048c 	.word	0x2000048c

08006814 <malloc>:
 8006814:	4b02      	ldr	r3, [pc, #8]	@ (8006820 <malloc+0xc>)
 8006816:	4601      	mov	r1, r0
 8006818:	6818      	ldr	r0, [r3, #0]
 800681a:	f000 b825 	b.w	8006868 <_malloc_r>
 800681e:	bf00      	nop
 8006820:	20000018 	.word	0x20000018

08006824 <sbrk_aligned>:
 8006824:	b570      	push	{r4, r5, r6, lr}
 8006826:	4e0f      	ldr	r6, [pc, #60]	@ (8006864 <sbrk_aligned+0x40>)
 8006828:	460c      	mov	r4, r1
 800682a:	6831      	ldr	r1, [r6, #0]
 800682c:	4605      	mov	r5, r0
 800682e:	b911      	cbnz	r1, 8006836 <sbrk_aligned+0x12>
 8006830:	f000 fe3e 	bl	80074b0 <_sbrk_r>
 8006834:	6030      	str	r0, [r6, #0]
 8006836:	4621      	mov	r1, r4
 8006838:	4628      	mov	r0, r5
 800683a:	f000 fe39 	bl	80074b0 <_sbrk_r>
 800683e:	1c43      	adds	r3, r0, #1
 8006840:	d103      	bne.n	800684a <sbrk_aligned+0x26>
 8006842:	f04f 34ff 	mov.w	r4, #4294967295
 8006846:	4620      	mov	r0, r4
 8006848:	bd70      	pop	{r4, r5, r6, pc}
 800684a:	1cc4      	adds	r4, r0, #3
 800684c:	f024 0403 	bic.w	r4, r4, #3
 8006850:	42a0      	cmp	r0, r4
 8006852:	d0f8      	beq.n	8006846 <sbrk_aligned+0x22>
 8006854:	1a21      	subs	r1, r4, r0
 8006856:	4628      	mov	r0, r5
 8006858:	f000 fe2a 	bl	80074b0 <_sbrk_r>
 800685c:	3001      	adds	r0, #1
 800685e:	d1f2      	bne.n	8006846 <sbrk_aligned+0x22>
 8006860:	e7ef      	b.n	8006842 <sbrk_aligned+0x1e>
 8006862:	bf00      	nop
 8006864:	20000488 	.word	0x20000488

08006868 <_malloc_r>:
 8006868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800686c:	1ccd      	adds	r5, r1, #3
 800686e:	f025 0503 	bic.w	r5, r5, #3
 8006872:	3508      	adds	r5, #8
 8006874:	2d0c      	cmp	r5, #12
 8006876:	bf38      	it	cc
 8006878:	250c      	movcc	r5, #12
 800687a:	2d00      	cmp	r5, #0
 800687c:	4606      	mov	r6, r0
 800687e:	db01      	blt.n	8006884 <_malloc_r+0x1c>
 8006880:	42a9      	cmp	r1, r5
 8006882:	d904      	bls.n	800688e <_malloc_r+0x26>
 8006884:	230c      	movs	r3, #12
 8006886:	6033      	str	r3, [r6, #0]
 8006888:	2000      	movs	r0, #0
 800688a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800688e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006964 <_malloc_r+0xfc>
 8006892:	f000 f869 	bl	8006968 <__malloc_lock>
 8006896:	f8d8 3000 	ldr.w	r3, [r8]
 800689a:	461c      	mov	r4, r3
 800689c:	bb44      	cbnz	r4, 80068f0 <_malloc_r+0x88>
 800689e:	4629      	mov	r1, r5
 80068a0:	4630      	mov	r0, r6
 80068a2:	f7ff ffbf 	bl	8006824 <sbrk_aligned>
 80068a6:	1c43      	adds	r3, r0, #1
 80068a8:	4604      	mov	r4, r0
 80068aa:	d158      	bne.n	800695e <_malloc_r+0xf6>
 80068ac:	f8d8 4000 	ldr.w	r4, [r8]
 80068b0:	4627      	mov	r7, r4
 80068b2:	2f00      	cmp	r7, #0
 80068b4:	d143      	bne.n	800693e <_malloc_r+0xd6>
 80068b6:	2c00      	cmp	r4, #0
 80068b8:	d04b      	beq.n	8006952 <_malloc_r+0xea>
 80068ba:	6823      	ldr	r3, [r4, #0]
 80068bc:	4639      	mov	r1, r7
 80068be:	4630      	mov	r0, r6
 80068c0:	eb04 0903 	add.w	r9, r4, r3
 80068c4:	f000 fdf4 	bl	80074b0 <_sbrk_r>
 80068c8:	4581      	cmp	r9, r0
 80068ca:	d142      	bne.n	8006952 <_malloc_r+0xea>
 80068cc:	6821      	ldr	r1, [r4, #0]
 80068ce:	1a6d      	subs	r5, r5, r1
 80068d0:	4629      	mov	r1, r5
 80068d2:	4630      	mov	r0, r6
 80068d4:	f7ff ffa6 	bl	8006824 <sbrk_aligned>
 80068d8:	3001      	adds	r0, #1
 80068da:	d03a      	beq.n	8006952 <_malloc_r+0xea>
 80068dc:	6823      	ldr	r3, [r4, #0]
 80068de:	442b      	add	r3, r5
 80068e0:	6023      	str	r3, [r4, #0]
 80068e2:	f8d8 3000 	ldr.w	r3, [r8]
 80068e6:	685a      	ldr	r2, [r3, #4]
 80068e8:	bb62      	cbnz	r2, 8006944 <_malloc_r+0xdc>
 80068ea:	f8c8 7000 	str.w	r7, [r8]
 80068ee:	e00f      	b.n	8006910 <_malloc_r+0xa8>
 80068f0:	6822      	ldr	r2, [r4, #0]
 80068f2:	1b52      	subs	r2, r2, r5
 80068f4:	d420      	bmi.n	8006938 <_malloc_r+0xd0>
 80068f6:	2a0b      	cmp	r2, #11
 80068f8:	d917      	bls.n	800692a <_malloc_r+0xc2>
 80068fa:	1961      	adds	r1, r4, r5
 80068fc:	42a3      	cmp	r3, r4
 80068fe:	6025      	str	r5, [r4, #0]
 8006900:	bf18      	it	ne
 8006902:	6059      	strne	r1, [r3, #4]
 8006904:	6863      	ldr	r3, [r4, #4]
 8006906:	bf08      	it	eq
 8006908:	f8c8 1000 	streq.w	r1, [r8]
 800690c:	5162      	str	r2, [r4, r5]
 800690e:	604b      	str	r3, [r1, #4]
 8006910:	4630      	mov	r0, r6
 8006912:	f000 f82f 	bl	8006974 <__malloc_unlock>
 8006916:	f104 000b 	add.w	r0, r4, #11
 800691a:	1d23      	adds	r3, r4, #4
 800691c:	f020 0007 	bic.w	r0, r0, #7
 8006920:	1ac2      	subs	r2, r0, r3
 8006922:	bf1c      	itt	ne
 8006924:	1a1b      	subne	r3, r3, r0
 8006926:	50a3      	strne	r3, [r4, r2]
 8006928:	e7af      	b.n	800688a <_malloc_r+0x22>
 800692a:	6862      	ldr	r2, [r4, #4]
 800692c:	42a3      	cmp	r3, r4
 800692e:	bf0c      	ite	eq
 8006930:	f8c8 2000 	streq.w	r2, [r8]
 8006934:	605a      	strne	r2, [r3, #4]
 8006936:	e7eb      	b.n	8006910 <_malloc_r+0xa8>
 8006938:	4623      	mov	r3, r4
 800693a:	6864      	ldr	r4, [r4, #4]
 800693c:	e7ae      	b.n	800689c <_malloc_r+0x34>
 800693e:	463c      	mov	r4, r7
 8006940:	687f      	ldr	r7, [r7, #4]
 8006942:	e7b6      	b.n	80068b2 <_malloc_r+0x4a>
 8006944:	461a      	mov	r2, r3
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	42a3      	cmp	r3, r4
 800694a:	d1fb      	bne.n	8006944 <_malloc_r+0xdc>
 800694c:	2300      	movs	r3, #0
 800694e:	6053      	str	r3, [r2, #4]
 8006950:	e7de      	b.n	8006910 <_malloc_r+0xa8>
 8006952:	230c      	movs	r3, #12
 8006954:	6033      	str	r3, [r6, #0]
 8006956:	4630      	mov	r0, r6
 8006958:	f000 f80c 	bl	8006974 <__malloc_unlock>
 800695c:	e794      	b.n	8006888 <_malloc_r+0x20>
 800695e:	6005      	str	r5, [r0, #0]
 8006960:	e7d6      	b.n	8006910 <_malloc_r+0xa8>
 8006962:	bf00      	nop
 8006964:	2000048c 	.word	0x2000048c

08006968 <__malloc_lock>:
 8006968:	4801      	ldr	r0, [pc, #4]	@ (8006970 <__malloc_lock+0x8>)
 800696a:	f7ff b8ac 	b.w	8005ac6 <__retarget_lock_acquire_recursive>
 800696e:	bf00      	nop
 8006970:	20000484 	.word	0x20000484

08006974 <__malloc_unlock>:
 8006974:	4801      	ldr	r0, [pc, #4]	@ (800697c <__malloc_unlock+0x8>)
 8006976:	f7ff b8a7 	b.w	8005ac8 <__retarget_lock_release_recursive>
 800697a:	bf00      	nop
 800697c:	20000484 	.word	0x20000484

08006980 <_Balloc>:
 8006980:	b570      	push	{r4, r5, r6, lr}
 8006982:	69c6      	ldr	r6, [r0, #28]
 8006984:	4604      	mov	r4, r0
 8006986:	460d      	mov	r5, r1
 8006988:	b976      	cbnz	r6, 80069a8 <_Balloc+0x28>
 800698a:	2010      	movs	r0, #16
 800698c:	f7ff ff42 	bl	8006814 <malloc>
 8006990:	4602      	mov	r2, r0
 8006992:	61e0      	str	r0, [r4, #28]
 8006994:	b920      	cbnz	r0, 80069a0 <_Balloc+0x20>
 8006996:	4b18      	ldr	r3, [pc, #96]	@ (80069f8 <_Balloc+0x78>)
 8006998:	4818      	ldr	r0, [pc, #96]	@ (80069fc <_Balloc+0x7c>)
 800699a:	216b      	movs	r1, #107	@ 0x6b
 800699c:	f000 fda6 	bl	80074ec <__assert_func>
 80069a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069a4:	6006      	str	r6, [r0, #0]
 80069a6:	60c6      	str	r6, [r0, #12]
 80069a8:	69e6      	ldr	r6, [r4, #28]
 80069aa:	68f3      	ldr	r3, [r6, #12]
 80069ac:	b183      	cbz	r3, 80069d0 <_Balloc+0x50>
 80069ae:	69e3      	ldr	r3, [r4, #28]
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80069b6:	b9b8      	cbnz	r0, 80069e8 <_Balloc+0x68>
 80069b8:	2101      	movs	r1, #1
 80069ba:	fa01 f605 	lsl.w	r6, r1, r5
 80069be:	1d72      	adds	r2, r6, #5
 80069c0:	0092      	lsls	r2, r2, #2
 80069c2:	4620      	mov	r0, r4
 80069c4:	f000 fdb0 	bl	8007528 <_calloc_r>
 80069c8:	b160      	cbz	r0, 80069e4 <_Balloc+0x64>
 80069ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80069ce:	e00e      	b.n	80069ee <_Balloc+0x6e>
 80069d0:	2221      	movs	r2, #33	@ 0x21
 80069d2:	2104      	movs	r1, #4
 80069d4:	4620      	mov	r0, r4
 80069d6:	f000 fda7 	bl	8007528 <_calloc_r>
 80069da:	69e3      	ldr	r3, [r4, #28]
 80069dc:	60f0      	str	r0, [r6, #12]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d1e4      	bne.n	80069ae <_Balloc+0x2e>
 80069e4:	2000      	movs	r0, #0
 80069e6:	bd70      	pop	{r4, r5, r6, pc}
 80069e8:	6802      	ldr	r2, [r0, #0]
 80069ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80069ee:	2300      	movs	r3, #0
 80069f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80069f4:	e7f7      	b.n	80069e6 <_Balloc+0x66>
 80069f6:	bf00      	nop
 80069f8:	08007c0d 	.word	0x08007c0d
 80069fc:	08007c8d 	.word	0x08007c8d

08006a00 <_Bfree>:
 8006a00:	b570      	push	{r4, r5, r6, lr}
 8006a02:	69c6      	ldr	r6, [r0, #28]
 8006a04:	4605      	mov	r5, r0
 8006a06:	460c      	mov	r4, r1
 8006a08:	b976      	cbnz	r6, 8006a28 <_Bfree+0x28>
 8006a0a:	2010      	movs	r0, #16
 8006a0c:	f7ff ff02 	bl	8006814 <malloc>
 8006a10:	4602      	mov	r2, r0
 8006a12:	61e8      	str	r0, [r5, #28]
 8006a14:	b920      	cbnz	r0, 8006a20 <_Bfree+0x20>
 8006a16:	4b09      	ldr	r3, [pc, #36]	@ (8006a3c <_Bfree+0x3c>)
 8006a18:	4809      	ldr	r0, [pc, #36]	@ (8006a40 <_Bfree+0x40>)
 8006a1a:	218f      	movs	r1, #143	@ 0x8f
 8006a1c:	f000 fd66 	bl	80074ec <__assert_func>
 8006a20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a24:	6006      	str	r6, [r0, #0]
 8006a26:	60c6      	str	r6, [r0, #12]
 8006a28:	b13c      	cbz	r4, 8006a3a <_Bfree+0x3a>
 8006a2a:	69eb      	ldr	r3, [r5, #28]
 8006a2c:	6862      	ldr	r2, [r4, #4]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a34:	6021      	str	r1, [r4, #0]
 8006a36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006a3a:	bd70      	pop	{r4, r5, r6, pc}
 8006a3c:	08007c0d 	.word	0x08007c0d
 8006a40:	08007c8d 	.word	0x08007c8d

08006a44 <__multadd>:
 8006a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a48:	690d      	ldr	r5, [r1, #16]
 8006a4a:	4607      	mov	r7, r0
 8006a4c:	460c      	mov	r4, r1
 8006a4e:	461e      	mov	r6, r3
 8006a50:	f101 0c14 	add.w	ip, r1, #20
 8006a54:	2000      	movs	r0, #0
 8006a56:	f8dc 3000 	ldr.w	r3, [ip]
 8006a5a:	b299      	uxth	r1, r3
 8006a5c:	fb02 6101 	mla	r1, r2, r1, r6
 8006a60:	0c1e      	lsrs	r6, r3, #16
 8006a62:	0c0b      	lsrs	r3, r1, #16
 8006a64:	fb02 3306 	mla	r3, r2, r6, r3
 8006a68:	b289      	uxth	r1, r1
 8006a6a:	3001      	adds	r0, #1
 8006a6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006a70:	4285      	cmp	r5, r0
 8006a72:	f84c 1b04 	str.w	r1, [ip], #4
 8006a76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006a7a:	dcec      	bgt.n	8006a56 <__multadd+0x12>
 8006a7c:	b30e      	cbz	r6, 8006ac2 <__multadd+0x7e>
 8006a7e:	68a3      	ldr	r3, [r4, #8]
 8006a80:	42ab      	cmp	r3, r5
 8006a82:	dc19      	bgt.n	8006ab8 <__multadd+0x74>
 8006a84:	6861      	ldr	r1, [r4, #4]
 8006a86:	4638      	mov	r0, r7
 8006a88:	3101      	adds	r1, #1
 8006a8a:	f7ff ff79 	bl	8006980 <_Balloc>
 8006a8e:	4680      	mov	r8, r0
 8006a90:	b928      	cbnz	r0, 8006a9e <__multadd+0x5a>
 8006a92:	4602      	mov	r2, r0
 8006a94:	4b0c      	ldr	r3, [pc, #48]	@ (8006ac8 <__multadd+0x84>)
 8006a96:	480d      	ldr	r0, [pc, #52]	@ (8006acc <__multadd+0x88>)
 8006a98:	21ba      	movs	r1, #186	@ 0xba
 8006a9a:	f000 fd27 	bl	80074ec <__assert_func>
 8006a9e:	6922      	ldr	r2, [r4, #16]
 8006aa0:	3202      	adds	r2, #2
 8006aa2:	f104 010c 	add.w	r1, r4, #12
 8006aa6:	0092      	lsls	r2, r2, #2
 8006aa8:	300c      	adds	r0, #12
 8006aaa:	f000 fd11 	bl	80074d0 <memcpy>
 8006aae:	4621      	mov	r1, r4
 8006ab0:	4638      	mov	r0, r7
 8006ab2:	f7ff ffa5 	bl	8006a00 <_Bfree>
 8006ab6:	4644      	mov	r4, r8
 8006ab8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006abc:	3501      	adds	r5, #1
 8006abe:	615e      	str	r6, [r3, #20]
 8006ac0:	6125      	str	r5, [r4, #16]
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ac8:	08007c7c 	.word	0x08007c7c
 8006acc:	08007c8d 	.word	0x08007c8d

08006ad0 <__hi0bits>:
 8006ad0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	bf36      	itet	cc
 8006ad8:	0403      	lslcc	r3, r0, #16
 8006ada:	2000      	movcs	r0, #0
 8006adc:	2010      	movcc	r0, #16
 8006ade:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ae2:	bf3c      	itt	cc
 8006ae4:	021b      	lslcc	r3, r3, #8
 8006ae6:	3008      	addcc	r0, #8
 8006ae8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006aec:	bf3c      	itt	cc
 8006aee:	011b      	lslcc	r3, r3, #4
 8006af0:	3004      	addcc	r0, #4
 8006af2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006af6:	bf3c      	itt	cc
 8006af8:	009b      	lslcc	r3, r3, #2
 8006afa:	3002      	addcc	r0, #2
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	db05      	blt.n	8006b0c <__hi0bits+0x3c>
 8006b00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006b04:	f100 0001 	add.w	r0, r0, #1
 8006b08:	bf08      	it	eq
 8006b0a:	2020      	moveq	r0, #32
 8006b0c:	4770      	bx	lr

08006b0e <__lo0bits>:
 8006b0e:	6803      	ldr	r3, [r0, #0]
 8006b10:	4602      	mov	r2, r0
 8006b12:	f013 0007 	ands.w	r0, r3, #7
 8006b16:	d00b      	beq.n	8006b30 <__lo0bits+0x22>
 8006b18:	07d9      	lsls	r1, r3, #31
 8006b1a:	d421      	bmi.n	8006b60 <__lo0bits+0x52>
 8006b1c:	0798      	lsls	r0, r3, #30
 8006b1e:	bf49      	itett	mi
 8006b20:	085b      	lsrmi	r3, r3, #1
 8006b22:	089b      	lsrpl	r3, r3, #2
 8006b24:	2001      	movmi	r0, #1
 8006b26:	6013      	strmi	r3, [r2, #0]
 8006b28:	bf5c      	itt	pl
 8006b2a:	6013      	strpl	r3, [r2, #0]
 8006b2c:	2002      	movpl	r0, #2
 8006b2e:	4770      	bx	lr
 8006b30:	b299      	uxth	r1, r3
 8006b32:	b909      	cbnz	r1, 8006b38 <__lo0bits+0x2a>
 8006b34:	0c1b      	lsrs	r3, r3, #16
 8006b36:	2010      	movs	r0, #16
 8006b38:	b2d9      	uxtb	r1, r3
 8006b3a:	b909      	cbnz	r1, 8006b40 <__lo0bits+0x32>
 8006b3c:	3008      	adds	r0, #8
 8006b3e:	0a1b      	lsrs	r3, r3, #8
 8006b40:	0719      	lsls	r1, r3, #28
 8006b42:	bf04      	itt	eq
 8006b44:	091b      	lsreq	r3, r3, #4
 8006b46:	3004      	addeq	r0, #4
 8006b48:	0799      	lsls	r1, r3, #30
 8006b4a:	bf04      	itt	eq
 8006b4c:	089b      	lsreq	r3, r3, #2
 8006b4e:	3002      	addeq	r0, #2
 8006b50:	07d9      	lsls	r1, r3, #31
 8006b52:	d403      	bmi.n	8006b5c <__lo0bits+0x4e>
 8006b54:	085b      	lsrs	r3, r3, #1
 8006b56:	f100 0001 	add.w	r0, r0, #1
 8006b5a:	d003      	beq.n	8006b64 <__lo0bits+0x56>
 8006b5c:	6013      	str	r3, [r2, #0]
 8006b5e:	4770      	bx	lr
 8006b60:	2000      	movs	r0, #0
 8006b62:	4770      	bx	lr
 8006b64:	2020      	movs	r0, #32
 8006b66:	4770      	bx	lr

08006b68 <__i2b>:
 8006b68:	b510      	push	{r4, lr}
 8006b6a:	460c      	mov	r4, r1
 8006b6c:	2101      	movs	r1, #1
 8006b6e:	f7ff ff07 	bl	8006980 <_Balloc>
 8006b72:	4602      	mov	r2, r0
 8006b74:	b928      	cbnz	r0, 8006b82 <__i2b+0x1a>
 8006b76:	4b05      	ldr	r3, [pc, #20]	@ (8006b8c <__i2b+0x24>)
 8006b78:	4805      	ldr	r0, [pc, #20]	@ (8006b90 <__i2b+0x28>)
 8006b7a:	f240 1145 	movw	r1, #325	@ 0x145
 8006b7e:	f000 fcb5 	bl	80074ec <__assert_func>
 8006b82:	2301      	movs	r3, #1
 8006b84:	6144      	str	r4, [r0, #20]
 8006b86:	6103      	str	r3, [r0, #16]
 8006b88:	bd10      	pop	{r4, pc}
 8006b8a:	bf00      	nop
 8006b8c:	08007c7c 	.word	0x08007c7c
 8006b90:	08007c8d 	.word	0x08007c8d

08006b94 <__multiply>:
 8006b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b98:	4617      	mov	r7, r2
 8006b9a:	690a      	ldr	r2, [r1, #16]
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	bfa8      	it	ge
 8006ba2:	463b      	movge	r3, r7
 8006ba4:	4689      	mov	r9, r1
 8006ba6:	bfa4      	itt	ge
 8006ba8:	460f      	movge	r7, r1
 8006baa:	4699      	movge	r9, r3
 8006bac:	693d      	ldr	r5, [r7, #16]
 8006bae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	6879      	ldr	r1, [r7, #4]
 8006bb6:	eb05 060a 	add.w	r6, r5, sl
 8006bba:	42b3      	cmp	r3, r6
 8006bbc:	b085      	sub	sp, #20
 8006bbe:	bfb8      	it	lt
 8006bc0:	3101      	addlt	r1, #1
 8006bc2:	f7ff fedd 	bl	8006980 <_Balloc>
 8006bc6:	b930      	cbnz	r0, 8006bd6 <__multiply+0x42>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	4b41      	ldr	r3, [pc, #260]	@ (8006cd0 <__multiply+0x13c>)
 8006bcc:	4841      	ldr	r0, [pc, #260]	@ (8006cd4 <__multiply+0x140>)
 8006bce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006bd2:	f000 fc8b 	bl	80074ec <__assert_func>
 8006bd6:	f100 0414 	add.w	r4, r0, #20
 8006bda:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006bde:	4623      	mov	r3, r4
 8006be0:	2200      	movs	r2, #0
 8006be2:	4573      	cmp	r3, lr
 8006be4:	d320      	bcc.n	8006c28 <__multiply+0x94>
 8006be6:	f107 0814 	add.w	r8, r7, #20
 8006bea:	f109 0114 	add.w	r1, r9, #20
 8006bee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006bf2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006bf6:	9302      	str	r3, [sp, #8]
 8006bf8:	1beb      	subs	r3, r5, r7
 8006bfa:	3b15      	subs	r3, #21
 8006bfc:	f023 0303 	bic.w	r3, r3, #3
 8006c00:	3304      	adds	r3, #4
 8006c02:	3715      	adds	r7, #21
 8006c04:	42bd      	cmp	r5, r7
 8006c06:	bf38      	it	cc
 8006c08:	2304      	movcc	r3, #4
 8006c0a:	9301      	str	r3, [sp, #4]
 8006c0c:	9b02      	ldr	r3, [sp, #8]
 8006c0e:	9103      	str	r1, [sp, #12]
 8006c10:	428b      	cmp	r3, r1
 8006c12:	d80c      	bhi.n	8006c2e <__multiply+0x9a>
 8006c14:	2e00      	cmp	r6, #0
 8006c16:	dd03      	ble.n	8006c20 <__multiply+0x8c>
 8006c18:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d055      	beq.n	8006ccc <__multiply+0x138>
 8006c20:	6106      	str	r6, [r0, #16]
 8006c22:	b005      	add	sp, #20
 8006c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c28:	f843 2b04 	str.w	r2, [r3], #4
 8006c2c:	e7d9      	b.n	8006be2 <__multiply+0x4e>
 8006c2e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006c32:	f1ba 0f00 	cmp.w	sl, #0
 8006c36:	d01f      	beq.n	8006c78 <__multiply+0xe4>
 8006c38:	46c4      	mov	ip, r8
 8006c3a:	46a1      	mov	r9, r4
 8006c3c:	2700      	movs	r7, #0
 8006c3e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006c42:	f8d9 3000 	ldr.w	r3, [r9]
 8006c46:	fa1f fb82 	uxth.w	fp, r2
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006c50:	443b      	add	r3, r7
 8006c52:	f8d9 7000 	ldr.w	r7, [r9]
 8006c56:	0c12      	lsrs	r2, r2, #16
 8006c58:	0c3f      	lsrs	r7, r7, #16
 8006c5a:	fb0a 7202 	mla	r2, sl, r2, r7
 8006c5e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c68:	4565      	cmp	r5, ip
 8006c6a:	f849 3b04 	str.w	r3, [r9], #4
 8006c6e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006c72:	d8e4      	bhi.n	8006c3e <__multiply+0xaa>
 8006c74:	9b01      	ldr	r3, [sp, #4]
 8006c76:	50e7      	str	r7, [r4, r3]
 8006c78:	9b03      	ldr	r3, [sp, #12]
 8006c7a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006c7e:	3104      	adds	r1, #4
 8006c80:	f1b9 0f00 	cmp.w	r9, #0
 8006c84:	d020      	beq.n	8006cc8 <__multiply+0x134>
 8006c86:	6823      	ldr	r3, [r4, #0]
 8006c88:	4647      	mov	r7, r8
 8006c8a:	46a4      	mov	ip, r4
 8006c8c:	f04f 0a00 	mov.w	sl, #0
 8006c90:	f8b7 b000 	ldrh.w	fp, [r7]
 8006c94:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006c98:	fb09 220b 	mla	r2, r9, fp, r2
 8006c9c:	4452      	add	r2, sl
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ca4:	f84c 3b04 	str.w	r3, [ip], #4
 8006ca8:	f857 3b04 	ldr.w	r3, [r7], #4
 8006cac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006cb0:	f8bc 3000 	ldrh.w	r3, [ip]
 8006cb4:	fb09 330a 	mla	r3, r9, sl, r3
 8006cb8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006cbc:	42bd      	cmp	r5, r7
 8006cbe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006cc2:	d8e5      	bhi.n	8006c90 <__multiply+0xfc>
 8006cc4:	9a01      	ldr	r2, [sp, #4]
 8006cc6:	50a3      	str	r3, [r4, r2]
 8006cc8:	3404      	adds	r4, #4
 8006cca:	e79f      	b.n	8006c0c <__multiply+0x78>
 8006ccc:	3e01      	subs	r6, #1
 8006cce:	e7a1      	b.n	8006c14 <__multiply+0x80>
 8006cd0:	08007c7c 	.word	0x08007c7c
 8006cd4:	08007c8d 	.word	0x08007c8d

08006cd8 <__pow5mult>:
 8006cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cdc:	4615      	mov	r5, r2
 8006cde:	f012 0203 	ands.w	r2, r2, #3
 8006ce2:	4607      	mov	r7, r0
 8006ce4:	460e      	mov	r6, r1
 8006ce6:	d007      	beq.n	8006cf8 <__pow5mult+0x20>
 8006ce8:	4c25      	ldr	r4, [pc, #148]	@ (8006d80 <__pow5mult+0xa8>)
 8006cea:	3a01      	subs	r2, #1
 8006cec:	2300      	movs	r3, #0
 8006cee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006cf2:	f7ff fea7 	bl	8006a44 <__multadd>
 8006cf6:	4606      	mov	r6, r0
 8006cf8:	10ad      	asrs	r5, r5, #2
 8006cfa:	d03d      	beq.n	8006d78 <__pow5mult+0xa0>
 8006cfc:	69fc      	ldr	r4, [r7, #28]
 8006cfe:	b97c      	cbnz	r4, 8006d20 <__pow5mult+0x48>
 8006d00:	2010      	movs	r0, #16
 8006d02:	f7ff fd87 	bl	8006814 <malloc>
 8006d06:	4602      	mov	r2, r0
 8006d08:	61f8      	str	r0, [r7, #28]
 8006d0a:	b928      	cbnz	r0, 8006d18 <__pow5mult+0x40>
 8006d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8006d84 <__pow5mult+0xac>)
 8006d0e:	481e      	ldr	r0, [pc, #120]	@ (8006d88 <__pow5mult+0xb0>)
 8006d10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006d14:	f000 fbea 	bl	80074ec <__assert_func>
 8006d18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d1c:	6004      	str	r4, [r0, #0]
 8006d1e:	60c4      	str	r4, [r0, #12]
 8006d20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006d24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d28:	b94c      	cbnz	r4, 8006d3e <__pow5mult+0x66>
 8006d2a:	f240 2171 	movw	r1, #625	@ 0x271
 8006d2e:	4638      	mov	r0, r7
 8006d30:	f7ff ff1a 	bl	8006b68 <__i2b>
 8006d34:	2300      	movs	r3, #0
 8006d36:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d3a:	4604      	mov	r4, r0
 8006d3c:	6003      	str	r3, [r0, #0]
 8006d3e:	f04f 0900 	mov.w	r9, #0
 8006d42:	07eb      	lsls	r3, r5, #31
 8006d44:	d50a      	bpl.n	8006d5c <__pow5mult+0x84>
 8006d46:	4631      	mov	r1, r6
 8006d48:	4622      	mov	r2, r4
 8006d4a:	4638      	mov	r0, r7
 8006d4c:	f7ff ff22 	bl	8006b94 <__multiply>
 8006d50:	4631      	mov	r1, r6
 8006d52:	4680      	mov	r8, r0
 8006d54:	4638      	mov	r0, r7
 8006d56:	f7ff fe53 	bl	8006a00 <_Bfree>
 8006d5a:	4646      	mov	r6, r8
 8006d5c:	106d      	asrs	r5, r5, #1
 8006d5e:	d00b      	beq.n	8006d78 <__pow5mult+0xa0>
 8006d60:	6820      	ldr	r0, [r4, #0]
 8006d62:	b938      	cbnz	r0, 8006d74 <__pow5mult+0x9c>
 8006d64:	4622      	mov	r2, r4
 8006d66:	4621      	mov	r1, r4
 8006d68:	4638      	mov	r0, r7
 8006d6a:	f7ff ff13 	bl	8006b94 <__multiply>
 8006d6e:	6020      	str	r0, [r4, #0]
 8006d70:	f8c0 9000 	str.w	r9, [r0]
 8006d74:	4604      	mov	r4, r0
 8006d76:	e7e4      	b.n	8006d42 <__pow5mult+0x6a>
 8006d78:	4630      	mov	r0, r6
 8006d7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d7e:	bf00      	nop
 8006d80:	08007d40 	.word	0x08007d40
 8006d84:	08007c0d 	.word	0x08007c0d
 8006d88:	08007c8d 	.word	0x08007c8d

08006d8c <__lshift>:
 8006d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d90:	460c      	mov	r4, r1
 8006d92:	6849      	ldr	r1, [r1, #4]
 8006d94:	6923      	ldr	r3, [r4, #16]
 8006d96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006d9a:	68a3      	ldr	r3, [r4, #8]
 8006d9c:	4607      	mov	r7, r0
 8006d9e:	4691      	mov	r9, r2
 8006da0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006da4:	f108 0601 	add.w	r6, r8, #1
 8006da8:	42b3      	cmp	r3, r6
 8006daa:	db0b      	blt.n	8006dc4 <__lshift+0x38>
 8006dac:	4638      	mov	r0, r7
 8006dae:	f7ff fde7 	bl	8006980 <_Balloc>
 8006db2:	4605      	mov	r5, r0
 8006db4:	b948      	cbnz	r0, 8006dca <__lshift+0x3e>
 8006db6:	4602      	mov	r2, r0
 8006db8:	4b28      	ldr	r3, [pc, #160]	@ (8006e5c <__lshift+0xd0>)
 8006dba:	4829      	ldr	r0, [pc, #164]	@ (8006e60 <__lshift+0xd4>)
 8006dbc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006dc0:	f000 fb94 	bl	80074ec <__assert_func>
 8006dc4:	3101      	adds	r1, #1
 8006dc6:	005b      	lsls	r3, r3, #1
 8006dc8:	e7ee      	b.n	8006da8 <__lshift+0x1c>
 8006dca:	2300      	movs	r3, #0
 8006dcc:	f100 0114 	add.w	r1, r0, #20
 8006dd0:	f100 0210 	add.w	r2, r0, #16
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	4553      	cmp	r3, sl
 8006dd8:	db33      	blt.n	8006e42 <__lshift+0xb6>
 8006dda:	6920      	ldr	r0, [r4, #16]
 8006ddc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006de0:	f104 0314 	add.w	r3, r4, #20
 8006de4:	f019 091f 	ands.w	r9, r9, #31
 8006de8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006dec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006df0:	d02b      	beq.n	8006e4a <__lshift+0xbe>
 8006df2:	f1c9 0e20 	rsb	lr, r9, #32
 8006df6:	468a      	mov	sl, r1
 8006df8:	2200      	movs	r2, #0
 8006dfa:	6818      	ldr	r0, [r3, #0]
 8006dfc:	fa00 f009 	lsl.w	r0, r0, r9
 8006e00:	4310      	orrs	r0, r2
 8006e02:	f84a 0b04 	str.w	r0, [sl], #4
 8006e06:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e0a:	459c      	cmp	ip, r3
 8006e0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006e10:	d8f3      	bhi.n	8006dfa <__lshift+0x6e>
 8006e12:	ebac 0304 	sub.w	r3, ip, r4
 8006e16:	3b15      	subs	r3, #21
 8006e18:	f023 0303 	bic.w	r3, r3, #3
 8006e1c:	3304      	adds	r3, #4
 8006e1e:	f104 0015 	add.w	r0, r4, #21
 8006e22:	4560      	cmp	r0, ip
 8006e24:	bf88      	it	hi
 8006e26:	2304      	movhi	r3, #4
 8006e28:	50ca      	str	r2, [r1, r3]
 8006e2a:	b10a      	cbz	r2, 8006e30 <__lshift+0xa4>
 8006e2c:	f108 0602 	add.w	r6, r8, #2
 8006e30:	3e01      	subs	r6, #1
 8006e32:	4638      	mov	r0, r7
 8006e34:	612e      	str	r6, [r5, #16]
 8006e36:	4621      	mov	r1, r4
 8006e38:	f7ff fde2 	bl	8006a00 <_Bfree>
 8006e3c:	4628      	mov	r0, r5
 8006e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e42:	f842 0f04 	str.w	r0, [r2, #4]!
 8006e46:	3301      	adds	r3, #1
 8006e48:	e7c5      	b.n	8006dd6 <__lshift+0x4a>
 8006e4a:	3904      	subs	r1, #4
 8006e4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e50:	f841 2f04 	str.w	r2, [r1, #4]!
 8006e54:	459c      	cmp	ip, r3
 8006e56:	d8f9      	bhi.n	8006e4c <__lshift+0xc0>
 8006e58:	e7ea      	b.n	8006e30 <__lshift+0xa4>
 8006e5a:	bf00      	nop
 8006e5c:	08007c7c 	.word	0x08007c7c
 8006e60:	08007c8d 	.word	0x08007c8d

08006e64 <__mcmp>:
 8006e64:	690a      	ldr	r2, [r1, #16]
 8006e66:	4603      	mov	r3, r0
 8006e68:	6900      	ldr	r0, [r0, #16]
 8006e6a:	1a80      	subs	r0, r0, r2
 8006e6c:	b530      	push	{r4, r5, lr}
 8006e6e:	d10e      	bne.n	8006e8e <__mcmp+0x2a>
 8006e70:	3314      	adds	r3, #20
 8006e72:	3114      	adds	r1, #20
 8006e74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006e78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006e7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006e80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006e84:	4295      	cmp	r5, r2
 8006e86:	d003      	beq.n	8006e90 <__mcmp+0x2c>
 8006e88:	d205      	bcs.n	8006e96 <__mcmp+0x32>
 8006e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e8e:	bd30      	pop	{r4, r5, pc}
 8006e90:	42a3      	cmp	r3, r4
 8006e92:	d3f3      	bcc.n	8006e7c <__mcmp+0x18>
 8006e94:	e7fb      	b.n	8006e8e <__mcmp+0x2a>
 8006e96:	2001      	movs	r0, #1
 8006e98:	e7f9      	b.n	8006e8e <__mcmp+0x2a>
	...

08006e9c <__mdiff>:
 8006e9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea0:	4689      	mov	r9, r1
 8006ea2:	4606      	mov	r6, r0
 8006ea4:	4611      	mov	r1, r2
 8006ea6:	4648      	mov	r0, r9
 8006ea8:	4614      	mov	r4, r2
 8006eaa:	f7ff ffdb 	bl	8006e64 <__mcmp>
 8006eae:	1e05      	subs	r5, r0, #0
 8006eb0:	d112      	bne.n	8006ed8 <__mdiff+0x3c>
 8006eb2:	4629      	mov	r1, r5
 8006eb4:	4630      	mov	r0, r6
 8006eb6:	f7ff fd63 	bl	8006980 <_Balloc>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	b928      	cbnz	r0, 8006eca <__mdiff+0x2e>
 8006ebe:	4b3f      	ldr	r3, [pc, #252]	@ (8006fbc <__mdiff+0x120>)
 8006ec0:	f240 2137 	movw	r1, #567	@ 0x237
 8006ec4:	483e      	ldr	r0, [pc, #248]	@ (8006fc0 <__mdiff+0x124>)
 8006ec6:	f000 fb11 	bl	80074ec <__assert_func>
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ed0:	4610      	mov	r0, r2
 8006ed2:	b003      	add	sp, #12
 8006ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ed8:	bfbc      	itt	lt
 8006eda:	464b      	movlt	r3, r9
 8006edc:	46a1      	movlt	r9, r4
 8006ede:	4630      	mov	r0, r6
 8006ee0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006ee4:	bfba      	itte	lt
 8006ee6:	461c      	movlt	r4, r3
 8006ee8:	2501      	movlt	r5, #1
 8006eea:	2500      	movge	r5, #0
 8006eec:	f7ff fd48 	bl	8006980 <_Balloc>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	b918      	cbnz	r0, 8006efc <__mdiff+0x60>
 8006ef4:	4b31      	ldr	r3, [pc, #196]	@ (8006fbc <__mdiff+0x120>)
 8006ef6:	f240 2145 	movw	r1, #581	@ 0x245
 8006efa:	e7e3      	b.n	8006ec4 <__mdiff+0x28>
 8006efc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006f00:	6926      	ldr	r6, [r4, #16]
 8006f02:	60c5      	str	r5, [r0, #12]
 8006f04:	f109 0310 	add.w	r3, r9, #16
 8006f08:	f109 0514 	add.w	r5, r9, #20
 8006f0c:	f104 0e14 	add.w	lr, r4, #20
 8006f10:	f100 0b14 	add.w	fp, r0, #20
 8006f14:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006f18:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006f1c:	9301      	str	r3, [sp, #4]
 8006f1e:	46d9      	mov	r9, fp
 8006f20:	f04f 0c00 	mov.w	ip, #0
 8006f24:	9b01      	ldr	r3, [sp, #4]
 8006f26:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006f2a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006f2e:	9301      	str	r3, [sp, #4]
 8006f30:	fa1f f38a 	uxth.w	r3, sl
 8006f34:	4619      	mov	r1, r3
 8006f36:	b283      	uxth	r3, r0
 8006f38:	1acb      	subs	r3, r1, r3
 8006f3a:	0c00      	lsrs	r0, r0, #16
 8006f3c:	4463      	add	r3, ip
 8006f3e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006f42:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006f4c:	4576      	cmp	r6, lr
 8006f4e:	f849 3b04 	str.w	r3, [r9], #4
 8006f52:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006f56:	d8e5      	bhi.n	8006f24 <__mdiff+0x88>
 8006f58:	1b33      	subs	r3, r6, r4
 8006f5a:	3b15      	subs	r3, #21
 8006f5c:	f023 0303 	bic.w	r3, r3, #3
 8006f60:	3415      	adds	r4, #21
 8006f62:	3304      	adds	r3, #4
 8006f64:	42a6      	cmp	r6, r4
 8006f66:	bf38      	it	cc
 8006f68:	2304      	movcc	r3, #4
 8006f6a:	441d      	add	r5, r3
 8006f6c:	445b      	add	r3, fp
 8006f6e:	461e      	mov	r6, r3
 8006f70:	462c      	mov	r4, r5
 8006f72:	4544      	cmp	r4, r8
 8006f74:	d30e      	bcc.n	8006f94 <__mdiff+0xf8>
 8006f76:	f108 0103 	add.w	r1, r8, #3
 8006f7a:	1b49      	subs	r1, r1, r5
 8006f7c:	f021 0103 	bic.w	r1, r1, #3
 8006f80:	3d03      	subs	r5, #3
 8006f82:	45a8      	cmp	r8, r5
 8006f84:	bf38      	it	cc
 8006f86:	2100      	movcc	r1, #0
 8006f88:	440b      	add	r3, r1
 8006f8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006f8e:	b191      	cbz	r1, 8006fb6 <__mdiff+0x11a>
 8006f90:	6117      	str	r7, [r2, #16]
 8006f92:	e79d      	b.n	8006ed0 <__mdiff+0x34>
 8006f94:	f854 1b04 	ldr.w	r1, [r4], #4
 8006f98:	46e6      	mov	lr, ip
 8006f9a:	0c08      	lsrs	r0, r1, #16
 8006f9c:	fa1c fc81 	uxtah	ip, ip, r1
 8006fa0:	4471      	add	r1, lr
 8006fa2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006fa6:	b289      	uxth	r1, r1
 8006fa8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006fac:	f846 1b04 	str.w	r1, [r6], #4
 8006fb0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006fb4:	e7dd      	b.n	8006f72 <__mdiff+0xd6>
 8006fb6:	3f01      	subs	r7, #1
 8006fb8:	e7e7      	b.n	8006f8a <__mdiff+0xee>
 8006fba:	bf00      	nop
 8006fbc:	08007c7c 	.word	0x08007c7c
 8006fc0:	08007c8d 	.word	0x08007c8d

08006fc4 <__d2b>:
 8006fc4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006fc8:	460f      	mov	r7, r1
 8006fca:	2101      	movs	r1, #1
 8006fcc:	ec59 8b10 	vmov	r8, r9, d0
 8006fd0:	4616      	mov	r6, r2
 8006fd2:	f7ff fcd5 	bl	8006980 <_Balloc>
 8006fd6:	4604      	mov	r4, r0
 8006fd8:	b930      	cbnz	r0, 8006fe8 <__d2b+0x24>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	4b23      	ldr	r3, [pc, #140]	@ (800706c <__d2b+0xa8>)
 8006fde:	4824      	ldr	r0, [pc, #144]	@ (8007070 <__d2b+0xac>)
 8006fe0:	f240 310f 	movw	r1, #783	@ 0x30f
 8006fe4:	f000 fa82 	bl	80074ec <__assert_func>
 8006fe8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006fec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ff0:	b10d      	cbz	r5, 8006ff6 <__d2b+0x32>
 8006ff2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ff6:	9301      	str	r3, [sp, #4]
 8006ff8:	f1b8 0300 	subs.w	r3, r8, #0
 8006ffc:	d023      	beq.n	8007046 <__d2b+0x82>
 8006ffe:	4668      	mov	r0, sp
 8007000:	9300      	str	r3, [sp, #0]
 8007002:	f7ff fd84 	bl	8006b0e <__lo0bits>
 8007006:	e9dd 1200 	ldrd	r1, r2, [sp]
 800700a:	b1d0      	cbz	r0, 8007042 <__d2b+0x7e>
 800700c:	f1c0 0320 	rsb	r3, r0, #32
 8007010:	fa02 f303 	lsl.w	r3, r2, r3
 8007014:	430b      	orrs	r3, r1
 8007016:	40c2      	lsrs	r2, r0
 8007018:	6163      	str	r3, [r4, #20]
 800701a:	9201      	str	r2, [sp, #4]
 800701c:	9b01      	ldr	r3, [sp, #4]
 800701e:	61a3      	str	r3, [r4, #24]
 8007020:	2b00      	cmp	r3, #0
 8007022:	bf0c      	ite	eq
 8007024:	2201      	moveq	r2, #1
 8007026:	2202      	movne	r2, #2
 8007028:	6122      	str	r2, [r4, #16]
 800702a:	b1a5      	cbz	r5, 8007056 <__d2b+0x92>
 800702c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007030:	4405      	add	r5, r0
 8007032:	603d      	str	r5, [r7, #0]
 8007034:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007038:	6030      	str	r0, [r6, #0]
 800703a:	4620      	mov	r0, r4
 800703c:	b003      	add	sp, #12
 800703e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007042:	6161      	str	r1, [r4, #20]
 8007044:	e7ea      	b.n	800701c <__d2b+0x58>
 8007046:	a801      	add	r0, sp, #4
 8007048:	f7ff fd61 	bl	8006b0e <__lo0bits>
 800704c:	9b01      	ldr	r3, [sp, #4]
 800704e:	6163      	str	r3, [r4, #20]
 8007050:	3020      	adds	r0, #32
 8007052:	2201      	movs	r2, #1
 8007054:	e7e8      	b.n	8007028 <__d2b+0x64>
 8007056:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800705a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800705e:	6038      	str	r0, [r7, #0]
 8007060:	6918      	ldr	r0, [r3, #16]
 8007062:	f7ff fd35 	bl	8006ad0 <__hi0bits>
 8007066:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800706a:	e7e5      	b.n	8007038 <__d2b+0x74>
 800706c:	08007c7c 	.word	0x08007c7c
 8007070:	08007c8d 	.word	0x08007c8d

08007074 <__ssputs_r>:
 8007074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007078:	688e      	ldr	r6, [r1, #8]
 800707a:	461f      	mov	r7, r3
 800707c:	42be      	cmp	r6, r7
 800707e:	680b      	ldr	r3, [r1, #0]
 8007080:	4682      	mov	sl, r0
 8007082:	460c      	mov	r4, r1
 8007084:	4690      	mov	r8, r2
 8007086:	d82d      	bhi.n	80070e4 <__ssputs_r+0x70>
 8007088:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800708c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007090:	d026      	beq.n	80070e0 <__ssputs_r+0x6c>
 8007092:	6965      	ldr	r5, [r4, #20]
 8007094:	6909      	ldr	r1, [r1, #16]
 8007096:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800709a:	eba3 0901 	sub.w	r9, r3, r1
 800709e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80070a2:	1c7b      	adds	r3, r7, #1
 80070a4:	444b      	add	r3, r9
 80070a6:	106d      	asrs	r5, r5, #1
 80070a8:	429d      	cmp	r5, r3
 80070aa:	bf38      	it	cc
 80070ac:	461d      	movcc	r5, r3
 80070ae:	0553      	lsls	r3, r2, #21
 80070b0:	d527      	bpl.n	8007102 <__ssputs_r+0x8e>
 80070b2:	4629      	mov	r1, r5
 80070b4:	f7ff fbd8 	bl	8006868 <_malloc_r>
 80070b8:	4606      	mov	r6, r0
 80070ba:	b360      	cbz	r0, 8007116 <__ssputs_r+0xa2>
 80070bc:	6921      	ldr	r1, [r4, #16]
 80070be:	464a      	mov	r2, r9
 80070c0:	f000 fa06 	bl	80074d0 <memcpy>
 80070c4:	89a3      	ldrh	r3, [r4, #12]
 80070c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80070ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070ce:	81a3      	strh	r3, [r4, #12]
 80070d0:	6126      	str	r6, [r4, #16]
 80070d2:	6165      	str	r5, [r4, #20]
 80070d4:	444e      	add	r6, r9
 80070d6:	eba5 0509 	sub.w	r5, r5, r9
 80070da:	6026      	str	r6, [r4, #0]
 80070dc:	60a5      	str	r5, [r4, #8]
 80070de:	463e      	mov	r6, r7
 80070e0:	42be      	cmp	r6, r7
 80070e2:	d900      	bls.n	80070e6 <__ssputs_r+0x72>
 80070e4:	463e      	mov	r6, r7
 80070e6:	6820      	ldr	r0, [r4, #0]
 80070e8:	4632      	mov	r2, r6
 80070ea:	4641      	mov	r1, r8
 80070ec:	f000 f9c6 	bl	800747c <memmove>
 80070f0:	68a3      	ldr	r3, [r4, #8]
 80070f2:	1b9b      	subs	r3, r3, r6
 80070f4:	60a3      	str	r3, [r4, #8]
 80070f6:	6823      	ldr	r3, [r4, #0]
 80070f8:	4433      	add	r3, r6
 80070fa:	6023      	str	r3, [r4, #0]
 80070fc:	2000      	movs	r0, #0
 80070fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007102:	462a      	mov	r2, r5
 8007104:	f000 fa36 	bl	8007574 <_realloc_r>
 8007108:	4606      	mov	r6, r0
 800710a:	2800      	cmp	r0, #0
 800710c:	d1e0      	bne.n	80070d0 <__ssputs_r+0x5c>
 800710e:	6921      	ldr	r1, [r4, #16]
 8007110:	4650      	mov	r0, sl
 8007112:	f7ff fb35 	bl	8006780 <_free_r>
 8007116:	230c      	movs	r3, #12
 8007118:	f8ca 3000 	str.w	r3, [sl]
 800711c:	89a3      	ldrh	r3, [r4, #12]
 800711e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007122:	81a3      	strh	r3, [r4, #12]
 8007124:	f04f 30ff 	mov.w	r0, #4294967295
 8007128:	e7e9      	b.n	80070fe <__ssputs_r+0x8a>
	...

0800712c <_svfiprintf_r>:
 800712c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007130:	4698      	mov	r8, r3
 8007132:	898b      	ldrh	r3, [r1, #12]
 8007134:	061b      	lsls	r3, r3, #24
 8007136:	b09d      	sub	sp, #116	@ 0x74
 8007138:	4607      	mov	r7, r0
 800713a:	460d      	mov	r5, r1
 800713c:	4614      	mov	r4, r2
 800713e:	d510      	bpl.n	8007162 <_svfiprintf_r+0x36>
 8007140:	690b      	ldr	r3, [r1, #16]
 8007142:	b973      	cbnz	r3, 8007162 <_svfiprintf_r+0x36>
 8007144:	2140      	movs	r1, #64	@ 0x40
 8007146:	f7ff fb8f 	bl	8006868 <_malloc_r>
 800714a:	6028      	str	r0, [r5, #0]
 800714c:	6128      	str	r0, [r5, #16]
 800714e:	b930      	cbnz	r0, 800715e <_svfiprintf_r+0x32>
 8007150:	230c      	movs	r3, #12
 8007152:	603b      	str	r3, [r7, #0]
 8007154:	f04f 30ff 	mov.w	r0, #4294967295
 8007158:	b01d      	add	sp, #116	@ 0x74
 800715a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800715e:	2340      	movs	r3, #64	@ 0x40
 8007160:	616b      	str	r3, [r5, #20]
 8007162:	2300      	movs	r3, #0
 8007164:	9309      	str	r3, [sp, #36]	@ 0x24
 8007166:	2320      	movs	r3, #32
 8007168:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800716c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007170:	2330      	movs	r3, #48	@ 0x30
 8007172:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007310 <_svfiprintf_r+0x1e4>
 8007176:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800717a:	f04f 0901 	mov.w	r9, #1
 800717e:	4623      	mov	r3, r4
 8007180:	469a      	mov	sl, r3
 8007182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007186:	b10a      	cbz	r2, 800718c <_svfiprintf_r+0x60>
 8007188:	2a25      	cmp	r2, #37	@ 0x25
 800718a:	d1f9      	bne.n	8007180 <_svfiprintf_r+0x54>
 800718c:	ebba 0b04 	subs.w	fp, sl, r4
 8007190:	d00b      	beq.n	80071aa <_svfiprintf_r+0x7e>
 8007192:	465b      	mov	r3, fp
 8007194:	4622      	mov	r2, r4
 8007196:	4629      	mov	r1, r5
 8007198:	4638      	mov	r0, r7
 800719a:	f7ff ff6b 	bl	8007074 <__ssputs_r>
 800719e:	3001      	adds	r0, #1
 80071a0:	f000 80a7 	beq.w	80072f2 <_svfiprintf_r+0x1c6>
 80071a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071a6:	445a      	add	r2, fp
 80071a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80071aa:	f89a 3000 	ldrb.w	r3, [sl]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	f000 809f 	beq.w	80072f2 <_svfiprintf_r+0x1c6>
 80071b4:	2300      	movs	r3, #0
 80071b6:	f04f 32ff 	mov.w	r2, #4294967295
 80071ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071be:	f10a 0a01 	add.w	sl, sl, #1
 80071c2:	9304      	str	r3, [sp, #16]
 80071c4:	9307      	str	r3, [sp, #28]
 80071c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80071cc:	4654      	mov	r4, sl
 80071ce:	2205      	movs	r2, #5
 80071d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071d4:	484e      	ldr	r0, [pc, #312]	@ (8007310 <_svfiprintf_r+0x1e4>)
 80071d6:	f7f9 f81b 	bl	8000210 <memchr>
 80071da:	9a04      	ldr	r2, [sp, #16]
 80071dc:	b9d8      	cbnz	r0, 8007216 <_svfiprintf_r+0xea>
 80071de:	06d0      	lsls	r0, r2, #27
 80071e0:	bf44      	itt	mi
 80071e2:	2320      	movmi	r3, #32
 80071e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071e8:	0711      	lsls	r1, r2, #28
 80071ea:	bf44      	itt	mi
 80071ec:	232b      	movmi	r3, #43	@ 0x2b
 80071ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071f2:	f89a 3000 	ldrb.w	r3, [sl]
 80071f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80071f8:	d015      	beq.n	8007226 <_svfiprintf_r+0xfa>
 80071fa:	9a07      	ldr	r2, [sp, #28]
 80071fc:	4654      	mov	r4, sl
 80071fe:	2000      	movs	r0, #0
 8007200:	f04f 0c0a 	mov.w	ip, #10
 8007204:	4621      	mov	r1, r4
 8007206:	f811 3b01 	ldrb.w	r3, [r1], #1
 800720a:	3b30      	subs	r3, #48	@ 0x30
 800720c:	2b09      	cmp	r3, #9
 800720e:	d94b      	bls.n	80072a8 <_svfiprintf_r+0x17c>
 8007210:	b1b0      	cbz	r0, 8007240 <_svfiprintf_r+0x114>
 8007212:	9207      	str	r2, [sp, #28]
 8007214:	e014      	b.n	8007240 <_svfiprintf_r+0x114>
 8007216:	eba0 0308 	sub.w	r3, r0, r8
 800721a:	fa09 f303 	lsl.w	r3, r9, r3
 800721e:	4313      	orrs	r3, r2
 8007220:	9304      	str	r3, [sp, #16]
 8007222:	46a2      	mov	sl, r4
 8007224:	e7d2      	b.n	80071cc <_svfiprintf_r+0xa0>
 8007226:	9b03      	ldr	r3, [sp, #12]
 8007228:	1d19      	adds	r1, r3, #4
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	9103      	str	r1, [sp, #12]
 800722e:	2b00      	cmp	r3, #0
 8007230:	bfbb      	ittet	lt
 8007232:	425b      	neglt	r3, r3
 8007234:	f042 0202 	orrlt.w	r2, r2, #2
 8007238:	9307      	strge	r3, [sp, #28]
 800723a:	9307      	strlt	r3, [sp, #28]
 800723c:	bfb8      	it	lt
 800723e:	9204      	strlt	r2, [sp, #16]
 8007240:	7823      	ldrb	r3, [r4, #0]
 8007242:	2b2e      	cmp	r3, #46	@ 0x2e
 8007244:	d10a      	bne.n	800725c <_svfiprintf_r+0x130>
 8007246:	7863      	ldrb	r3, [r4, #1]
 8007248:	2b2a      	cmp	r3, #42	@ 0x2a
 800724a:	d132      	bne.n	80072b2 <_svfiprintf_r+0x186>
 800724c:	9b03      	ldr	r3, [sp, #12]
 800724e:	1d1a      	adds	r2, r3, #4
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	9203      	str	r2, [sp, #12]
 8007254:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007258:	3402      	adds	r4, #2
 800725a:	9305      	str	r3, [sp, #20]
 800725c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007320 <_svfiprintf_r+0x1f4>
 8007260:	7821      	ldrb	r1, [r4, #0]
 8007262:	2203      	movs	r2, #3
 8007264:	4650      	mov	r0, sl
 8007266:	f7f8 ffd3 	bl	8000210 <memchr>
 800726a:	b138      	cbz	r0, 800727c <_svfiprintf_r+0x150>
 800726c:	9b04      	ldr	r3, [sp, #16]
 800726e:	eba0 000a 	sub.w	r0, r0, sl
 8007272:	2240      	movs	r2, #64	@ 0x40
 8007274:	4082      	lsls	r2, r0
 8007276:	4313      	orrs	r3, r2
 8007278:	3401      	adds	r4, #1
 800727a:	9304      	str	r3, [sp, #16]
 800727c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007280:	4824      	ldr	r0, [pc, #144]	@ (8007314 <_svfiprintf_r+0x1e8>)
 8007282:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007286:	2206      	movs	r2, #6
 8007288:	f7f8 ffc2 	bl	8000210 <memchr>
 800728c:	2800      	cmp	r0, #0
 800728e:	d036      	beq.n	80072fe <_svfiprintf_r+0x1d2>
 8007290:	4b21      	ldr	r3, [pc, #132]	@ (8007318 <_svfiprintf_r+0x1ec>)
 8007292:	bb1b      	cbnz	r3, 80072dc <_svfiprintf_r+0x1b0>
 8007294:	9b03      	ldr	r3, [sp, #12]
 8007296:	3307      	adds	r3, #7
 8007298:	f023 0307 	bic.w	r3, r3, #7
 800729c:	3308      	adds	r3, #8
 800729e:	9303      	str	r3, [sp, #12]
 80072a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072a2:	4433      	add	r3, r6
 80072a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80072a6:	e76a      	b.n	800717e <_svfiprintf_r+0x52>
 80072a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80072ac:	460c      	mov	r4, r1
 80072ae:	2001      	movs	r0, #1
 80072b0:	e7a8      	b.n	8007204 <_svfiprintf_r+0xd8>
 80072b2:	2300      	movs	r3, #0
 80072b4:	3401      	adds	r4, #1
 80072b6:	9305      	str	r3, [sp, #20]
 80072b8:	4619      	mov	r1, r3
 80072ba:	f04f 0c0a 	mov.w	ip, #10
 80072be:	4620      	mov	r0, r4
 80072c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072c4:	3a30      	subs	r2, #48	@ 0x30
 80072c6:	2a09      	cmp	r2, #9
 80072c8:	d903      	bls.n	80072d2 <_svfiprintf_r+0x1a6>
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d0c6      	beq.n	800725c <_svfiprintf_r+0x130>
 80072ce:	9105      	str	r1, [sp, #20]
 80072d0:	e7c4      	b.n	800725c <_svfiprintf_r+0x130>
 80072d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80072d6:	4604      	mov	r4, r0
 80072d8:	2301      	movs	r3, #1
 80072da:	e7f0      	b.n	80072be <_svfiprintf_r+0x192>
 80072dc:	ab03      	add	r3, sp, #12
 80072de:	9300      	str	r3, [sp, #0]
 80072e0:	462a      	mov	r2, r5
 80072e2:	4b0e      	ldr	r3, [pc, #56]	@ (800731c <_svfiprintf_r+0x1f0>)
 80072e4:	a904      	add	r1, sp, #16
 80072e6:	4638      	mov	r0, r7
 80072e8:	f7fd fe92 	bl	8005010 <_printf_float>
 80072ec:	1c42      	adds	r2, r0, #1
 80072ee:	4606      	mov	r6, r0
 80072f0:	d1d6      	bne.n	80072a0 <_svfiprintf_r+0x174>
 80072f2:	89ab      	ldrh	r3, [r5, #12]
 80072f4:	065b      	lsls	r3, r3, #25
 80072f6:	f53f af2d 	bmi.w	8007154 <_svfiprintf_r+0x28>
 80072fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072fc:	e72c      	b.n	8007158 <_svfiprintf_r+0x2c>
 80072fe:	ab03      	add	r3, sp, #12
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	462a      	mov	r2, r5
 8007304:	4b05      	ldr	r3, [pc, #20]	@ (800731c <_svfiprintf_r+0x1f0>)
 8007306:	a904      	add	r1, sp, #16
 8007308:	4638      	mov	r0, r7
 800730a:	f7fe f919 	bl	8005540 <_printf_i>
 800730e:	e7ed      	b.n	80072ec <_svfiprintf_r+0x1c0>
 8007310:	08007ce6 	.word	0x08007ce6
 8007314:	08007cf0 	.word	0x08007cf0
 8007318:	08005011 	.word	0x08005011
 800731c:	08007075 	.word	0x08007075
 8007320:	08007cec 	.word	0x08007cec

08007324 <__sflush_r>:
 8007324:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800732c:	0716      	lsls	r6, r2, #28
 800732e:	4605      	mov	r5, r0
 8007330:	460c      	mov	r4, r1
 8007332:	d454      	bmi.n	80073de <__sflush_r+0xba>
 8007334:	684b      	ldr	r3, [r1, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	dc02      	bgt.n	8007340 <__sflush_r+0x1c>
 800733a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800733c:	2b00      	cmp	r3, #0
 800733e:	dd48      	ble.n	80073d2 <__sflush_r+0xae>
 8007340:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007342:	2e00      	cmp	r6, #0
 8007344:	d045      	beq.n	80073d2 <__sflush_r+0xae>
 8007346:	2300      	movs	r3, #0
 8007348:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800734c:	682f      	ldr	r7, [r5, #0]
 800734e:	6a21      	ldr	r1, [r4, #32]
 8007350:	602b      	str	r3, [r5, #0]
 8007352:	d030      	beq.n	80073b6 <__sflush_r+0x92>
 8007354:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007356:	89a3      	ldrh	r3, [r4, #12]
 8007358:	0759      	lsls	r1, r3, #29
 800735a:	d505      	bpl.n	8007368 <__sflush_r+0x44>
 800735c:	6863      	ldr	r3, [r4, #4]
 800735e:	1ad2      	subs	r2, r2, r3
 8007360:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007362:	b10b      	cbz	r3, 8007368 <__sflush_r+0x44>
 8007364:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007366:	1ad2      	subs	r2, r2, r3
 8007368:	2300      	movs	r3, #0
 800736a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800736c:	6a21      	ldr	r1, [r4, #32]
 800736e:	4628      	mov	r0, r5
 8007370:	47b0      	blx	r6
 8007372:	1c43      	adds	r3, r0, #1
 8007374:	89a3      	ldrh	r3, [r4, #12]
 8007376:	d106      	bne.n	8007386 <__sflush_r+0x62>
 8007378:	6829      	ldr	r1, [r5, #0]
 800737a:	291d      	cmp	r1, #29
 800737c:	d82b      	bhi.n	80073d6 <__sflush_r+0xb2>
 800737e:	4a2a      	ldr	r2, [pc, #168]	@ (8007428 <__sflush_r+0x104>)
 8007380:	40ca      	lsrs	r2, r1
 8007382:	07d6      	lsls	r6, r2, #31
 8007384:	d527      	bpl.n	80073d6 <__sflush_r+0xb2>
 8007386:	2200      	movs	r2, #0
 8007388:	6062      	str	r2, [r4, #4]
 800738a:	04d9      	lsls	r1, r3, #19
 800738c:	6922      	ldr	r2, [r4, #16]
 800738e:	6022      	str	r2, [r4, #0]
 8007390:	d504      	bpl.n	800739c <__sflush_r+0x78>
 8007392:	1c42      	adds	r2, r0, #1
 8007394:	d101      	bne.n	800739a <__sflush_r+0x76>
 8007396:	682b      	ldr	r3, [r5, #0]
 8007398:	b903      	cbnz	r3, 800739c <__sflush_r+0x78>
 800739a:	6560      	str	r0, [r4, #84]	@ 0x54
 800739c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800739e:	602f      	str	r7, [r5, #0]
 80073a0:	b1b9      	cbz	r1, 80073d2 <__sflush_r+0xae>
 80073a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073a6:	4299      	cmp	r1, r3
 80073a8:	d002      	beq.n	80073b0 <__sflush_r+0x8c>
 80073aa:	4628      	mov	r0, r5
 80073ac:	f7ff f9e8 	bl	8006780 <_free_r>
 80073b0:	2300      	movs	r3, #0
 80073b2:	6363      	str	r3, [r4, #52]	@ 0x34
 80073b4:	e00d      	b.n	80073d2 <__sflush_r+0xae>
 80073b6:	2301      	movs	r3, #1
 80073b8:	4628      	mov	r0, r5
 80073ba:	47b0      	blx	r6
 80073bc:	4602      	mov	r2, r0
 80073be:	1c50      	adds	r0, r2, #1
 80073c0:	d1c9      	bne.n	8007356 <__sflush_r+0x32>
 80073c2:	682b      	ldr	r3, [r5, #0]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d0c6      	beq.n	8007356 <__sflush_r+0x32>
 80073c8:	2b1d      	cmp	r3, #29
 80073ca:	d001      	beq.n	80073d0 <__sflush_r+0xac>
 80073cc:	2b16      	cmp	r3, #22
 80073ce:	d11e      	bne.n	800740e <__sflush_r+0xea>
 80073d0:	602f      	str	r7, [r5, #0]
 80073d2:	2000      	movs	r0, #0
 80073d4:	e022      	b.n	800741c <__sflush_r+0xf8>
 80073d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073da:	b21b      	sxth	r3, r3
 80073dc:	e01b      	b.n	8007416 <__sflush_r+0xf2>
 80073de:	690f      	ldr	r7, [r1, #16]
 80073e0:	2f00      	cmp	r7, #0
 80073e2:	d0f6      	beq.n	80073d2 <__sflush_r+0xae>
 80073e4:	0793      	lsls	r3, r2, #30
 80073e6:	680e      	ldr	r6, [r1, #0]
 80073e8:	bf08      	it	eq
 80073ea:	694b      	ldreq	r3, [r1, #20]
 80073ec:	600f      	str	r7, [r1, #0]
 80073ee:	bf18      	it	ne
 80073f0:	2300      	movne	r3, #0
 80073f2:	eba6 0807 	sub.w	r8, r6, r7
 80073f6:	608b      	str	r3, [r1, #8]
 80073f8:	f1b8 0f00 	cmp.w	r8, #0
 80073fc:	dde9      	ble.n	80073d2 <__sflush_r+0xae>
 80073fe:	6a21      	ldr	r1, [r4, #32]
 8007400:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007402:	4643      	mov	r3, r8
 8007404:	463a      	mov	r2, r7
 8007406:	4628      	mov	r0, r5
 8007408:	47b0      	blx	r6
 800740a:	2800      	cmp	r0, #0
 800740c:	dc08      	bgt.n	8007420 <__sflush_r+0xfc>
 800740e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007412:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007416:	81a3      	strh	r3, [r4, #12]
 8007418:	f04f 30ff 	mov.w	r0, #4294967295
 800741c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007420:	4407      	add	r7, r0
 8007422:	eba8 0800 	sub.w	r8, r8, r0
 8007426:	e7e7      	b.n	80073f8 <__sflush_r+0xd4>
 8007428:	20400001 	.word	0x20400001

0800742c <_fflush_r>:
 800742c:	b538      	push	{r3, r4, r5, lr}
 800742e:	690b      	ldr	r3, [r1, #16]
 8007430:	4605      	mov	r5, r0
 8007432:	460c      	mov	r4, r1
 8007434:	b913      	cbnz	r3, 800743c <_fflush_r+0x10>
 8007436:	2500      	movs	r5, #0
 8007438:	4628      	mov	r0, r5
 800743a:	bd38      	pop	{r3, r4, r5, pc}
 800743c:	b118      	cbz	r0, 8007446 <_fflush_r+0x1a>
 800743e:	6a03      	ldr	r3, [r0, #32]
 8007440:	b90b      	cbnz	r3, 8007446 <_fflush_r+0x1a>
 8007442:	f7fe fa27 	bl	8005894 <__sinit>
 8007446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d0f3      	beq.n	8007436 <_fflush_r+0xa>
 800744e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007450:	07d0      	lsls	r0, r2, #31
 8007452:	d404      	bmi.n	800745e <_fflush_r+0x32>
 8007454:	0599      	lsls	r1, r3, #22
 8007456:	d402      	bmi.n	800745e <_fflush_r+0x32>
 8007458:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800745a:	f7fe fb34 	bl	8005ac6 <__retarget_lock_acquire_recursive>
 800745e:	4628      	mov	r0, r5
 8007460:	4621      	mov	r1, r4
 8007462:	f7ff ff5f 	bl	8007324 <__sflush_r>
 8007466:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007468:	07da      	lsls	r2, r3, #31
 800746a:	4605      	mov	r5, r0
 800746c:	d4e4      	bmi.n	8007438 <_fflush_r+0xc>
 800746e:	89a3      	ldrh	r3, [r4, #12]
 8007470:	059b      	lsls	r3, r3, #22
 8007472:	d4e1      	bmi.n	8007438 <_fflush_r+0xc>
 8007474:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007476:	f7fe fb27 	bl	8005ac8 <__retarget_lock_release_recursive>
 800747a:	e7dd      	b.n	8007438 <_fflush_r+0xc>

0800747c <memmove>:
 800747c:	4288      	cmp	r0, r1
 800747e:	b510      	push	{r4, lr}
 8007480:	eb01 0402 	add.w	r4, r1, r2
 8007484:	d902      	bls.n	800748c <memmove+0x10>
 8007486:	4284      	cmp	r4, r0
 8007488:	4623      	mov	r3, r4
 800748a:	d807      	bhi.n	800749c <memmove+0x20>
 800748c:	1e43      	subs	r3, r0, #1
 800748e:	42a1      	cmp	r1, r4
 8007490:	d008      	beq.n	80074a4 <memmove+0x28>
 8007492:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007496:	f803 2f01 	strb.w	r2, [r3, #1]!
 800749a:	e7f8      	b.n	800748e <memmove+0x12>
 800749c:	4402      	add	r2, r0
 800749e:	4601      	mov	r1, r0
 80074a0:	428a      	cmp	r2, r1
 80074a2:	d100      	bne.n	80074a6 <memmove+0x2a>
 80074a4:	bd10      	pop	{r4, pc}
 80074a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80074aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80074ae:	e7f7      	b.n	80074a0 <memmove+0x24>

080074b0 <_sbrk_r>:
 80074b0:	b538      	push	{r3, r4, r5, lr}
 80074b2:	4d06      	ldr	r5, [pc, #24]	@ (80074cc <_sbrk_r+0x1c>)
 80074b4:	2300      	movs	r3, #0
 80074b6:	4604      	mov	r4, r0
 80074b8:	4608      	mov	r0, r1
 80074ba:	602b      	str	r3, [r5, #0]
 80074bc:	f7fa fb5c 	bl	8001b78 <_sbrk>
 80074c0:	1c43      	adds	r3, r0, #1
 80074c2:	d102      	bne.n	80074ca <_sbrk_r+0x1a>
 80074c4:	682b      	ldr	r3, [r5, #0]
 80074c6:	b103      	cbz	r3, 80074ca <_sbrk_r+0x1a>
 80074c8:	6023      	str	r3, [r4, #0]
 80074ca:	bd38      	pop	{r3, r4, r5, pc}
 80074cc:	20000480 	.word	0x20000480

080074d0 <memcpy>:
 80074d0:	440a      	add	r2, r1
 80074d2:	4291      	cmp	r1, r2
 80074d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80074d8:	d100      	bne.n	80074dc <memcpy+0xc>
 80074da:	4770      	bx	lr
 80074dc:	b510      	push	{r4, lr}
 80074de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074e6:	4291      	cmp	r1, r2
 80074e8:	d1f9      	bne.n	80074de <memcpy+0xe>
 80074ea:	bd10      	pop	{r4, pc}

080074ec <__assert_func>:
 80074ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80074ee:	4614      	mov	r4, r2
 80074f0:	461a      	mov	r2, r3
 80074f2:	4b09      	ldr	r3, [pc, #36]	@ (8007518 <__assert_func+0x2c>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4605      	mov	r5, r0
 80074f8:	68d8      	ldr	r0, [r3, #12]
 80074fa:	b14c      	cbz	r4, 8007510 <__assert_func+0x24>
 80074fc:	4b07      	ldr	r3, [pc, #28]	@ (800751c <__assert_func+0x30>)
 80074fe:	9100      	str	r1, [sp, #0]
 8007500:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007504:	4906      	ldr	r1, [pc, #24]	@ (8007520 <__assert_func+0x34>)
 8007506:	462b      	mov	r3, r5
 8007508:	f000 f870 	bl	80075ec <fiprintf>
 800750c:	f000 f880 	bl	8007610 <abort>
 8007510:	4b04      	ldr	r3, [pc, #16]	@ (8007524 <__assert_func+0x38>)
 8007512:	461c      	mov	r4, r3
 8007514:	e7f3      	b.n	80074fe <__assert_func+0x12>
 8007516:	bf00      	nop
 8007518:	20000018 	.word	0x20000018
 800751c:	08007d01 	.word	0x08007d01
 8007520:	08007d0e 	.word	0x08007d0e
 8007524:	08007d3c 	.word	0x08007d3c

08007528 <_calloc_r>:
 8007528:	b570      	push	{r4, r5, r6, lr}
 800752a:	fba1 5402 	umull	r5, r4, r1, r2
 800752e:	b934      	cbnz	r4, 800753e <_calloc_r+0x16>
 8007530:	4629      	mov	r1, r5
 8007532:	f7ff f999 	bl	8006868 <_malloc_r>
 8007536:	4606      	mov	r6, r0
 8007538:	b928      	cbnz	r0, 8007546 <_calloc_r+0x1e>
 800753a:	4630      	mov	r0, r6
 800753c:	bd70      	pop	{r4, r5, r6, pc}
 800753e:	220c      	movs	r2, #12
 8007540:	6002      	str	r2, [r0, #0]
 8007542:	2600      	movs	r6, #0
 8007544:	e7f9      	b.n	800753a <_calloc_r+0x12>
 8007546:	462a      	mov	r2, r5
 8007548:	4621      	mov	r1, r4
 800754a:	f7fe fa3e 	bl	80059ca <memset>
 800754e:	e7f4      	b.n	800753a <_calloc_r+0x12>

08007550 <__ascii_mbtowc>:
 8007550:	b082      	sub	sp, #8
 8007552:	b901      	cbnz	r1, 8007556 <__ascii_mbtowc+0x6>
 8007554:	a901      	add	r1, sp, #4
 8007556:	b142      	cbz	r2, 800756a <__ascii_mbtowc+0x1a>
 8007558:	b14b      	cbz	r3, 800756e <__ascii_mbtowc+0x1e>
 800755a:	7813      	ldrb	r3, [r2, #0]
 800755c:	600b      	str	r3, [r1, #0]
 800755e:	7812      	ldrb	r2, [r2, #0]
 8007560:	1e10      	subs	r0, r2, #0
 8007562:	bf18      	it	ne
 8007564:	2001      	movne	r0, #1
 8007566:	b002      	add	sp, #8
 8007568:	4770      	bx	lr
 800756a:	4610      	mov	r0, r2
 800756c:	e7fb      	b.n	8007566 <__ascii_mbtowc+0x16>
 800756e:	f06f 0001 	mvn.w	r0, #1
 8007572:	e7f8      	b.n	8007566 <__ascii_mbtowc+0x16>

08007574 <_realloc_r>:
 8007574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007578:	4607      	mov	r7, r0
 800757a:	4614      	mov	r4, r2
 800757c:	460d      	mov	r5, r1
 800757e:	b921      	cbnz	r1, 800758a <_realloc_r+0x16>
 8007580:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007584:	4611      	mov	r1, r2
 8007586:	f7ff b96f 	b.w	8006868 <_malloc_r>
 800758a:	b92a      	cbnz	r2, 8007598 <_realloc_r+0x24>
 800758c:	f7ff f8f8 	bl	8006780 <_free_r>
 8007590:	4625      	mov	r5, r4
 8007592:	4628      	mov	r0, r5
 8007594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007598:	f000 f841 	bl	800761e <_malloc_usable_size_r>
 800759c:	4284      	cmp	r4, r0
 800759e:	4606      	mov	r6, r0
 80075a0:	d802      	bhi.n	80075a8 <_realloc_r+0x34>
 80075a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80075a6:	d8f4      	bhi.n	8007592 <_realloc_r+0x1e>
 80075a8:	4621      	mov	r1, r4
 80075aa:	4638      	mov	r0, r7
 80075ac:	f7ff f95c 	bl	8006868 <_malloc_r>
 80075b0:	4680      	mov	r8, r0
 80075b2:	b908      	cbnz	r0, 80075b8 <_realloc_r+0x44>
 80075b4:	4645      	mov	r5, r8
 80075b6:	e7ec      	b.n	8007592 <_realloc_r+0x1e>
 80075b8:	42b4      	cmp	r4, r6
 80075ba:	4622      	mov	r2, r4
 80075bc:	4629      	mov	r1, r5
 80075be:	bf28      	it	cs
 80075c0:	4632      	movcs	r2, r6
 80075c2:	f7ff ff85 	bl	80074d0 <memcpy>
 80075c6:	4629      	mov	r1, r5
 80075c8:	4638      	mov	r0, r7
 80075ca:	f7ff f8d9 	bl	8006780 <_free_r>
 80075ce:	e7f1      	b.n	80075b4 <_realloc_r+0x40>

080075d0 <__ascii_wctomb>:
 80075d0:	4603      	mov	r3, r0
 80075d2:	4608      	mov	r0, r1
 80075d4:	b141      	cbz	r1, 80075e8 <__ascii_wctomb+0x18>
 80075d6:	2aff      	cmp	r2, #255	@ 0xff
 80075d8:	d904      	bls.n	80075e4 <__ascii_wctomb+0x14>
 80075da:	228a      	movs	r2, #138	@ 0x8a
 80075dc:	601a      	str	r2, [r3, #0]
 80075de:	f04f 30ff 	mov.w	r0, #4294967295
 80075e2:	4770      	bx	lr
 80075e4:	700a      	strb	r2, [r1, #0]
 80075e6:	2001      	movs	r0, #1
 80075e8:	4770      	bx	lr
	...

080075ec <fiprintf>:
 80075ec:	b40e      	push	{r1, r2, r3}
 80075ee:	b503      	push	{r0, r1, lr}
 80075f0:	4601      	mov	r1, r0
 80075f2:	ab03      	add	r3, sp, #12
 80075f4:	4805      	ldr	r0, [pc, #20]	@ (800760c <fiprintf+0x20>)
 80075f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80075fa:	6800      	ldr	r0, [r0, #0]
 80075fc:	9301      	str	r3, [sp, #4]
 80075fe:	f000 f83f 	bl	8007680 <_vfiprintf_r>
 8007602:	b002      	add	sp, #8
 8007604:	f85d eb04 	ldr.w	lr, [sp], #4
 8007608:	b003      	add	sp, #12
 800760a:	4770      	bx	lr
 800760c:	20000018 	.word	0x20000018

08007610 <abort>:
 8007610:	b508      	push	{r3, lr}
 8007612:	2006      	movs	r0, #6
 8007614:	f000 fa08 	bl	8007a28 <raise>
 8007618:	2001      	movs	r0, #1
 800761a:	f7fa fa35 	bl	8001a88 <_exit>

0800761e <_malloc_usable_size_r>:
 800761e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007622:	1f18      	subs	r0, r3, #4
 8007624:	2b00      	cmp	r3, #0
 8007626:	bfbc      	itt	lt
 8007628:	580b      	ldrlt	r3, [r1, r0]
 800762a:	18c0      	addlt	r0, r0, r3
 800762c:	4770      	bx	lr

0800762e <__sfputc_r>:
 800762e:	6893      	ldr	r3, [r2, #8]
 8007630:	3b01      	subs	r3, #1
 8007632:	2b00      	cmp	r3, #0
 8007634:	b410      	push	{r4}
 8007636:	6093      	str	r3, [r2, #8]
 8007638:	da08      	bge.n	800764c <__sfputc_r+0x1e>
 800763a:	6994      	ldr	r4, [r2, #24]
 800763c:	42a3      	cmp	r3, r4
 800763e:	db01      	blt.n	8007644 <__sfputc_r+0x16>
 8007640:	290a      	cmp	r1, #10
 8007642:	d103      	bne.n	800764c <__sfputc_r+0x1e>
 8007644:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007648:	f000 b932 	b.w	80078b0 <__swbuf_r>
 800764c:	6813      	ldr	r3, [r2, #0]
 800764e:	1c58      	adds	r0, r3, #1
 8007650:	6010      	str	r0, [r2, #0]
 8007652:	7019      	strb	r1, [r3, #0]
 8007654:	4608      	mov	r0, r1
 8007656:	f85d 4b04 	ldr.w	r4, [sp], #4
 800765a:	4770      	bx	lr

0800765c <__sfputs_r>:
 800765c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800765e:	4606      	mov	r6, r0
 8007660:	460f      	mov	r7, r1
 8007662:	4614      	mov	r4, r2
 8007664:	18d5      	adds	r5, r2, r3
 8007666:	42ac      	cmp	r4, r5
 8007668:	d101      	bne.n	800766e <__sfputs_r+0x12>
 800766a:	2000      	movs	r0, #0
 800766c:	e007      	b.n	800767e <__sfputs_r+0x22>
 800766e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007672:	463a      	mov	r2, r7
 8007674:	4630      	mov	r0, r6
 8007676:	f7ff ffda 	bl	800762e <__sfputc_r>
 800767a:	1c43      	adds	r3, r0, #1
 800767c:	d1f3      	bne.n	8007666 <__sfputs_r+0xa>
 800767e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007680 <_vfiprintf_r>:
 8007680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007684:	460d      	mov	r5, r1
 8007686:	b09d      	sub	sp, #116	@ 0x74
 8007688:	4614      	mov	r4, r2
 800768a:	4698      	mov	r8, r3
 800768c:	4606      	mov	r6, r0
 800768e:	b118      	cbz	r0, 8007698 <_vfiprintf_r+0x18>
 8007690:	6a03      	ldr	r3, [r0, #32]
 8007692:	b90b      	cbnz	r3, 8007698 <_vfiprintf_r+0x18>
 8007694:	f7fe f8fe 	bl	8005894 <__sinit>
 8007698:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800769a:	07d9      	lsls	r1, r3, #31
 800769c:	d405      	bmi.n	80076aa <_vfiprintf_r+0x2a>
 800769e:	89ab      	ldrh	r3, [r5, #12]
 80076a0:	059a      	lsls	r2, r3, #22
 80076a2:	d402      	bmi.n	80076aa <_vfiprintf_r+0x2a>
 80076a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076a6:	f7fe fa0e 	bl	8005ac6 <__retarget_lock_acquire_recursive>
 80076aa:	89ab      	ldrh	r3, [r5, #12]
 80076ac:	071b      	lsls	r3, r3, #28
 80076ae:	d501      	bpl.n	80076b4 <_vfiprintf_r+0x34>
 80076b0:	692b      	ldr	r3, [r5, #16]
 80076b2:	b99b      	cbnz	r3, 80076dc <_vfiprintf_r+0x5c>
 80076b4:	4629      	mov	r1, r5
 80076b6:	4630      	mov	r0, r6
 80076b8:	f000 f938 	bl	800792c <__swsetup_r>
 80076bc:	b170      	cbz	r0, 80076dc <_vfiprintf_r+0x5c>
 80076be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076c0:	07dc      	lsls	r4, r3, #31
 80076c2:	d504      	bpl.n	80076ce <_vfiprintf_r+0x4e>
 80076c4:	f04f 30ff 	mov.w	r0, #4294967295
 80076c8:	b01d      	add	sp, #116	@ 0x74
 80076ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ce:	89ab      	ldrh	r3, [r5, #12]
 80076d0:	0598      	lsls	r0, r3, #22
 80076d2:	d4f7      	bmi.n	80076c4 <_vfiprintf_r+0x44>
 80076d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076d6:	f7fe f9f7 	bl	8005ac8 <__retarget_lock_release_recursive>
 80076da:	e7f3      	b.n	80076c4 <_vfiprintf_r+0x44>
 80076dc:	2300      	movs	r3, #0
 80076de:	9309      	str	r3, [sp, #36]	@ 0x24
 80076e0:	2320      	movs	r3, #32
 80076e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80076e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80076ea:	2330      	movs	r3, #48	@ 0x30
 80076ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800789c <_vfiprintf_r+0x21c>
 80076f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80076f4:	f04f 0901 	mov.w	r9, #1
 80076f8:	4623      	mov	r3, r4
 80076fa:	469a      	mov	sl, r3
 80076fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007700:	b10a      	cbz	r2, 8007706 <_vfiprintf_r+0x86>
 8007702:	2a25      	cmp	r2, #37	@ 0x25
 8007704:	d1f9      	bne.n	80076fa <_vfiprintf_r+0x7a>
 8007706:	ebba 0b04 	subs.w	fp, sl, r4
 800770a:	d00b      	beq.n	8007724 <_vfiprintf_r+0xa4>
 800770c:	465b      	mov	r3, fp
 800770e:	4622      	mov	r2, r4
 8007710:	4629      	mov	r1, r5
 8007712:	4630      	mov	r0, r6
 8007714:	f7ff ffa2 	bl	800765c <__sfputs_r>
 8007718:	3001      	adds	r0, #1
 800771a:	f000 80a7 	beq.w	800786c <_vfiprintf_r+0x1ec>
 800771e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007720:	445a      	add	r2, fp
 8007722:	9209      	str	r2, [sp, #36]	@ 0x24
 8007724:	f89a 3000 	ldrb.w	r3, [sl]
 8007728:	2b00      	cmp	r3, #0
 800772a:	f000 809f 	beq.w	800786c <_vfiprintf_r+0x1ec>
 800772e:	2300      	movs	r3, #0
 8007730:	f04f 32ff 	mov.w	r2, #4294967295
 8007734:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007738:	f10a 0a01 	add.w	sl, sl, #1
 800773c:	9304      	str	r3, [sp, #16]
 800773e:	9307      	str	r3, [sp, #28]
 8007740:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007744:	931a      	str	r3, [sp, #104]	@ 0x68
 8007746:	4654      	mov	r4, sl
 8007748:	2205      	movs	r2, #5
 800774a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800774e:	4853      	ldr	r0, [pc, #332]	@ (800789c <_vfiprintf_r+0x21c>)
 8007750:	f7f8 fd5e 	bl	8000210 <memchr>
 8007754:	9a04      	ldr	r2, [sp, #16]
 8007756:	b9d8      	cbnz	r0, 8007790 <_vfiprintf_r+0x110>
 8007758:	06d1      	lsls	r1, r2, #27
 800775a:	bf44      	itt	mi
 800775c:	2320      	movmi	r3, #32
 800775e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007762:	0713      	lsls	r3, r2, #28
 8007764:	bf44      	itt	mi
 8007766:	232b      	movmi	r3, #43	@ 0x2b
 8007768:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800776c:	f89a 3000 	ldrb.w	r3, [sl]
 8007770:	2b2a      	cmp	r3, #42	@ 0x2a
 8007772:	d015      	beq.n	80077a0 <_vfiprintf_r+0x120>
 8007774:	9a07      	ldr	r2, [sp, #28]
 8007776:	4654      	mov	r4, sl
 8007778:	2000      	movs	r0, #0
 800777a:	f04f 0c0a 	mov.w	ip, #10
 800777e:	4621      	mov	r1, r4
 8007780:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007784:	3b30      	subs	r3, #48	@ 0x30
 8007786:	2b09      	cmp	r3, #9
 8007788:	d94b      	bls.n	8007822 <_vfiprintf_r+0x1a2>
 800778a:	b1b0      	cbz	r0, 80077ba <_vfiprintf_r+0x13a>
 800778c:	9207      	str	r2, [sp, #28]
 800778e:	e014      	b.n	80077ba <_vfiprintf_r+0x13a>
 8007790:	eba0 0308 	sub.w	r3, r0, r8
 8007794:	fa09 f303 	lsl.w	r3, r9, r3
 8007798:	4313      	orrs	r3, r2
 800779a:	9304      	str	r3, [sp, #16]
 800779c:	46a2      	mov	sl, r4
 800779e:	e7d2      	b.n	8007746 <_vfiprintf_r+0xc6>
 80077a0:	9b03      	ldr	r3, [sp, #12]
 80077a2:	1d19      	adds	r1, r3, #4
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	9103      	str	r1, [sp, #12]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	bfbb      	ittet	lt
 80077ac:	425b      	neglt	r3, r3
 80077ae:	f042 0202 	orrlt.w	r2, r2, #2
 80077b2:	9307      	strge	r3, [sp, #28]
 80077b4:	9307      	strlt	r3, [sp, #28]
 80077b6:	bfb8      	it	lt
 80077b8:	9204      	strlt	r2, [sp, #16]
 80077ba:	7823      	ldrb	r3, [r4, #0]
 80077bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80077be:	d10a      	bne.n	80077d6 <_vfiprintf_r+0x156>
 80077c0:	7863      	ldrb	r3, [r4, #1]
 80077c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80077c4:	d132      	bne.n	800782c <_vfiprintf_r+0x1ac>
 80077c6:	9b03      	ldr	r3, [sp, #12]
 80077c8:	1d1a      	adds	r2, r3, #4
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	9203      	str	r2, [sp, #12]
 80077ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80077d2:	3402      	adds	r4, #2
 80077d4:	9305      	str	r3, [sp, #20]
 80077d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80078ac <_vfiprintf_r+0x22c>
 80077da:	7821      	ldrb	r1, [r4, #0]
 80077dc:	2203      	movs	r2, #3
 80077de:	4650      	mov	r0, sl
 80077e0:	f7f8 fd16 	bl	8000210 <memchr>
 80077e4:	b138      	cbz	r0, 80077f6 <_vfiprintf_r+0x176>
 80077e6:	9b04      	ldr	r3, [sp, #16]
 80077e8:	eba0 000a 	sub.w	r0, r0, sl
 80077ec:	2240      	movs	r2, #64	@ 0x40
 80077ee:	4082      	lsls	r2, r0
 80077f0:	4313      	orrs	r3, r2
 80077f2:	3401      	adds	r4, #1
 80077f4:	9304      	str	r3, [sp, #16]
 80077f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077fa:	4829      	ldr	r0, [pc, #164]	@ (80078a0 <_vfiprintf_r+0x220>)
 80077fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007800:	2206      	movs	r2, #6
 8007802:	f7f8 fd05 	bl	8000210 <memchr>
 8007806:	2800      	cmp	r0, #0
 8007808:	d03f      	beq.n	800788a <_vfiprintf_r+0x20a>
 800780a:	4b26      	ldr	r3, [pc, #152]	@ (80078a4 <_vfiprintf_r+0x224>)
 800780c:	bb1b      	cbnz	r3, 8007856 <_vfiprintf_r+0x1d6>
 800780e:	9b03      	ldr	r3, [sp, #12]
 8007810:	3307      	adds	r3, #7
 8007812:	f023 0307 	bic.w	r3, r3, #7
 8007816:	3308      	adds	r3, #8
 8007818:	9303      	str	r3, [sp, #12]
 800781a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800781c:	443b      	add	r3, r7
 800781e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007820:	e76a      	b.n	80076f8 <_vfiprintf_r+0x78>
 8007822:	fb0c 3202 	mla	r2, ip, r2, r3
 8007826:	460c      	mov	r4, r1
 8007828:	2001      	movs	r0, #1
 800782a:	e7a8      	b.n	800777e <_vfiprintf_r+0xfe>
 800782c:	2300      	movs	r3, #0
 800782e:	3401      	adds	r4, #1
 8007830:	9305      	str	r3, [sp, #20]
 8007832:	4619      	mov	r1, r3
 8007834:	f04f 0c0a 	mov.w	ip, #10
 8007838:	4620      	mov	r0, r4
 800783a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800783e:	3a30      	subs	r2, #48	@ 0x30
 8007840:	2a09      	cmp	r2, #9
 8007842:	d903      	bls.n	800784c <_vfiprintf_r+0x1cc>
 8007844:	2b00      	cmp	r3, #0
 8007846:	d0c6      	beq.n	80077d6 <_vfiprintf_r+0x156>
 8007848:	9105      	str	r1, [sp, #20]
 800784a:	e7c4      	b.n	80077d6 <_vfiprintf_r+0x156>
 800784c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007850:	4604      	mov	r4, r0
 8007852:	2301      	movs	r3, #1
 8007854:	e7f0      	b.n	8007838 <_vfiprintf_r+0x1b8>
 8007856:	ab03      	add	r3, sp, #12
 8007858:	9300      	str	r3, [sp, #0]
 800785a:	462a      	mov	r2, r5
 800785c:	4b12      	ldr	r3, [pc, #72]	@ (80078a8 <_vfiprintf_r+0x228>)
 800785e:	a904      	add	r1, sp, #16
 8007860:	4630      	mov	r0, r6
 8007862:	f7fd fbd5 	bl	8005010 <_printf_float>
 8007866:	4607      	mov	r7, r0
 8007868:	1c78      	adds	r0, r7, #1
 800786a:	d1d6      	bne.n	800781a <_vfiprintf_r+0x19a>
 800786c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800786e:	07d9      	lsls	r1, r3, #31
 8007870:	d405      	bmi.n	800787e <_vfiprintf_r+0x1fe>
 8007872:	89ab      	ldrh	r3, [r5, #12]
 8007874:	059a      	lsls	r2, r3, #22
 8007876:	d402      	bmi.n	800787e <_vfiprintf_r+0x1fe>
 8007878:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800787a:	f7fe f925 	bl	8005ac8 <__retarget_lock_release_recursive>
 800787e:	89ab      	ldrh	r3, [r5, #12]
 8007880:	065b      	lsls	r3, r3, #25
 8007882:	f53f af1f 	bmi.w	80076c4 <_vfiprintf_r+0x44>
 8007886:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007888:	e71e      	b.n	80076c8 <_vfiprintf_r+0x48>
 800788a:	ab03      	add	r3, sp, #12
 800788c:	9300      	str	r3, [sp, #0]
 800788e:	462a      	mov	r2, r5
 8007890:	4b05      	ldr	r3, [pc, #20]	@ (80078a8 <_vfiprintf_r+0x228>)
 8007892:	a904      	add	r1, sp, #16
 8007894:	4630      	mov	r0, r6
 8007896:	f7fd fe53 	bl	8005540 <_printf_i>
 800789a:	e7e4      	b.n	8007866 <_vfiprintf_r+0x1e6>
 800789c:	08007ce6 	.word	0x08007ce6
 80078a0:	08007cf0 	.word	0x08007cf0
 80078a4:	08005011 	.word	0x08005011
 80078a8:	0800765d 	.word	0x0800765d
 80078ac:	08007cec 	.word	0x08007cec

080078b0 <__swbuf_r>:
 80078b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078b2:	460e      	mov	r6, r1
 80078b4:	4614      	mov	r4, r2
 80078b6:	4605      	mov	r5, r0
 80078b8:	b118      	cbz	r0, 80078c2 <__swbuf_r+0x12>
 80078ba:	6a03      	ldr	r3, [r0, #32]
 80078bc:	b90b      	cbnz	r3, 80078c2 <__swbuf_r+0x12>
 80078be:	f7fd ffe9 	bl	8005894 <__sinit>
 80078c2:	69a3      	ldr	r3, [r4, #24]
 80078c4:	60a3      	str	r3, [r4, #8]
 80078c6:	89a3      	ldrh	r3, [r4, #12]
 80078c8:	071a      	lsls	r2, r3, #28
 80078ca:	d501      	bpl.n	80078d0 <__swbuf_r+0x20>
 80078cc:	6923      	ldr	r3, [r4, #16]
 80078ce:	b943      	cbnz	r3, 80078e2 <__swbuf_r+0x32>
 80078d0:	4621      	mov	r1, r4
 80078d2:	4628      	mov	r0, r5
 80078d4:	f000 f82a 	bl	800792c <__swsetup_r>
 80078d8:	b118      	cbz	r0, 80078e2 <__swbuf_r+0x32>
 80078da:	f04f 37ff 	mov.w	r7, #4294967295
 80078de:	4638      	mov	r0, r7
 80078e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078e2:	6823      	ldr	r3, [r4, #0]
 80078e4:	6922      	ldr	r2, [r4, #16]
 80078e6:	1a98      	subs	r0, r3, r2
 80078e8:	6963      	ldr	r3, [r4, #20]
 80078ea:	b2f6      	uxtb	r6, r6
 80078ec:	4283      	cmp	r3, r0
 80078ee:	4637      	mov	r7, r6
 80078f0:	dc05      	bgt.n	80078fe <__swbuf_r+0x4e>
 80078f2:	4621      	mov	r1, r4
 80078f4:	4628      	mov	r0, r5
 80078f6:	f7ff fd99 	bl	800742c <_fflush_r>
 80078fa:	2800      	cmp	r0, #0
 80078fc:	d1ed      	bne.n	80078da <__swbuf_r+0x2a>
 80078fe:	68a3      	ldr	r3, [r4, #8]
 8007900:	3b01      	subs	r3, #1
 8007902:	60a3      	str	r3, [r4, #8]
 8007904:	6823      	ldr	r3, [r4, #0]
 8007906:	1c5a      	adds	r2, r3, #1
 8007908:	6022      	str	r2, [r4, #0]
 800790a:	701e      	strb	r6, [r3, #0]
 800790c:	6962      	ldr	r2, [r4, #20]
 800790e:	1c43      	adds	r3, r0, #1
 8007910:	429a      	cmp	r2, r3
 8007912:	d004      	beq.n	800791e <__swbuf_r+0x6e>
 8007914:	89a3      	ldrh	r3, [r4, #12]
 8007916:	07db      	lsls	r3, r3, #31
 8007918:	d5e1      	bpl.n	80078de <__swbuf_r+0x2e>
 800791a:	2e0a      	cmp	r6, #10
 800791c:	d1df      	bne.n	80078de <__swbuf_r+0x2e>
 800791e:	4621      	mov	r1, r4
 8007920:	4628      	mov	r0, r5
 8007922:	f7ff fd83 	bl	800742c <_fflush_r>
 8007926:	2800      	cmp	r0, #0
 8007928:	d0d9      	beq.n	80078de <__swbuf_r+0x2e>
 800792a:	e7d6      	b.n	80078da <__swbuf_r+0x2a>

0800792c <__swsetup_r>:
 800792c:	b538      	push	{r3, r4, r5, lr}
 800792e:	4b29      	ldr	r3, [pc, #164]	@ (80079d4 <__swsetup_r+0xa8>)
 8007930:	4605      	mov	r5, r0
 8007932:	6818      	ldr	r0, [r3, #0]
 8007934:	460c      	mov	r4, r1
 8007936:	b118      	cbz	r0, 8007940 <__swsetup_r+0x14>
 8007938:	6a03      	ldr	r3, [r0, #32]
 800793a:	b90b      	cbnz	r3, 8007940 <__swsetup_r+0x14>
 800793c:	f7fd ffaa 	bl	8005894 <__sinit>
 8007940:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007944:	0719      	lsls	r1, r3, #28
 8007946:	d422      	bmi.n	800798e <__swsetup_r+0x62>
 8007948:	06da      	lsls	r2, r3, #27
 800794a:	d407      	bmi.n	800795c <__swsetup_r+0x30>
 800794c:	2209      	movs	r2, #9
 800794e:	602a      	str	r2, [r5, #0]
 8007950:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007954:	81a3      	strh	r3, [r4, #12]
 8007956:	f04f 30ff 	mov.w	r0, #4294967295
 800795a:	e033      	b.n	80079c4 <__swsetup_r+0x98>
 800795c:	0758      	lsls	r0, r3, #29
 800795e:	d512      	bpl.n	8007986 <__swsetup_r+0x5a>
 8007960:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007962:	b141      	cbz	r1, 8007976 <__swsetup_r+0x4a>
 8007964:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007968:	4299      	cmp	r1, r3
 800796a:	d002      	beq.n	8007972 <__swsetup_r+0x46>
 800796c:	4628      	mov	r0, r5
 800796e:	f7fe ff07 	bl	8006780 <_free_r>
 8007972:	2300      	movs	r3, #0
 8007974:	6363      	str	r3, [r4, #52]	@ 0x34
 8007976:	89a3      	ldrh	r3, [r4, #12]
 8007978:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800797c:	81a3      	strh	r3, [r4, #12]
 800797e:	2300      	movs	r3, #0
 8007980:	6063      	str	r3, [r4, #4]
 8007982:	6923      	ldr	r3, [r4, #16]
 8007984:	6023      	str	r3, [r4, #0]
 8007986:	89a3      	ldrh	r3, [r4, #12]
 8007988:	f043 0308 	orr.w	r3, r3, #8
 800798c:	81a3      	strh	r3, [r4, #12]
 800798e:	6923      	ldr	r3, [r4, #16]
 8007990:	b94b      	cbnz	r3, 80079a6 <__swsetup_r+0x7a>
 8007992:	89a3      	ldrh	r3, [r4, #12]
 8007994:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800799c:	d003      	beq.n	80079a6 <__swsetup_r+0x7a>
 800799e:	4621      	mov	r1, r4
 80079a0:	4628      	mov	r0, r5
 80079a2:	f000 f883 	bl	8007aac <__smakebuf_r>
 80079a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079aa:	f013 0201 	ands.w	r2, r3, #1
 80079ae:	d00a      	beq.n	80079c6 <__swsetup_r+0x9a>
 80079b0:	2200      	movs	r2, #0
 80079b2:	60a2      	str	r2, [r4, #8]
 80079b4:	6962      	ldr	r2, [r4, #20]
 80079b6:	4252      	negs	r2, r2
 80079b8:	61a2      	str	r2, [r4, #24]
 80079ba:	6922      	ldr	r2, [r4, #16]
 80079bc:	b942      	cbnz	r2, 80079d0 <__swsetup_r+0xa4>
 80079be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80079c2:	d1c5      	bne.n	8007950 <__swsetup_r+0x24>
 80079c4:	bd38      	pop	{r3, r4, r5, pc}
 80079c6:	0799      	lsls	r1, r3, #30
 80079c8:	bf58      	it	pl
 80079ca:	6962      	ldrpl	r2, [r4, #20]
 80079cc:	60a2      	str	r2, [r4, #8]
 80079ce:	e7f4      	b.n	80079ba <__swsetup_r+0x8e>
 80079d0:	2000      	movs	r0, #0
 80079d2:	e7f7      	b.n	80079c4 <__swsetup_r+0x98>
 80079d4:	20000018 	.word	0x20000018

080079d8 <_raise_r>:
 80079d8:	291f      	cmp	r1, #31
 80079da:	b538      	push	{r3, r4, r5, lr}
 80079dc:	4605      	mov	r5, r0
 80079de:	460c      	mov	r4, r1
 80079e0:	d904      	bls.n	80079ec <_raise_r+0x14>
 80079e2:	2316      	movs	r3, #22
 80079e4:	6003      	str	r3, [r0, #0]
 80079e6:	f04f 30ff 	mov.w	r0, #4294967295
 80079ea:	bd38      	pop	{r3, r4, r5, pc}
 80079ec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80079ee:	b112      	cbz	r2, 80079f6 <_raise_r+0x1e>
 80079f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80079f4:	b94b      	cbnz	r3, 8007a0a <_raise_r+0x32>
 80079f6:	4628      	mov	r0, r5
 80079f8:	f000 f830 	bl	8007a5c <_getpid_r>
 80079fc:	4622      	mov	r2, r4
 80079fe:	4601      	mov	r1, r0
 8007a00:	4628      	mov	r0, r5
 8007a02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a06:	f000 b817 	b.w	8007a38 <_kill_r>
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d00a      	beq.n	8007a24 <_raise_r+0x4c>
 8007a0e:	1c59      	adds	r1, r3, #1
 8007a10:	d103      	bne.n	8007a1a <_raise_r+0x42>
 8007a12:	2316      	movs	r3, #22
 8007a14:	6003      	str	r3, [r0, #0]
 8007a16:	2001      	movs	r0, #1
 8007a18:	e7e7      	b.n	80079ea <_raise_r+0x12>
 8007a1a:	2100      	movs	r1, #0
 8007a1c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007a20:	4620      	mov	r0, r4
 8007a22:	4798      	blx	r3
 8007a24:	2000      	movs	r0, #0
 8007a26:	e7e0      	b.n	80079ea <_raise_r+0x12>

08007a28 <raise>:
 8007a28:	4b02      	ldr	r3, [pc, #8]	@ (8007a34 <raise+0xc>)
 8007a2a:	4601      	mov	r1, r0
 8007a2c:	6818      	ldr	r0, [r3, #0]
 8007a2e:	f7ff bfd3 	b.w	80079d8 <_raise_r>
 8007a32:	bf00      	nop
 8007a34:	20000018 	.word	0x20000018

08007a38 <_kill_r>:
 8007a38:	b538      	push	{r3, r4, r5, lr}
 8007a3a:	4d07      	ldr	r5, [pc, #28]	@ (8007a58 <_kill_r+0x20>)
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	4604      	mov	r4, r0
 8007a40:	4608      	mov	r0, r1
 8007a42:	4611      	mov	r1, r2
 8007a44:	602b      	str	r3, [r5, #0]
 8007a46:	f7fa f80f 	bl	8001a68 <_kill>
 8007a4a:	1c43      	adds	r3, r0, #1
 8007a4c:	d102      	bne.n	8007a54 <_kill_r+0x1c>
 8007a4e:	682b      	ldr	r3, [r5, #0]
 8007a50:	b103      	cbz	r3, 8007a54 <_kill_r+0x1c>
 8007a52:	6023      	str	r3, [r4, #0]
 8007a54:	bd38      	pop	{r3, r4, r5, pc}
 8007a56:	bf00      	nop
 8007a58:	20000480 	.word	0x20000480

08007a5c <_getpid_r>:
 8007a5c:	f7f9 bffc 	b.w	8001a58 <_getpid>

08007a60 <__swhatbuf_r>:
 8007a60:	b570      	push	{r4, r5, r6, lr}
 8007a62:	460c      	mov	r4, r1
 8007a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a68:	2900      	cmp	r1, #0
 8007a6a:	b096      	sub	sp, #88	@ 0x58
 8007a6c:	4615      	mov	r5, r2
 8007a6e:	461e      	mov	r6, r3
 8007a70:	da0d      	bge.n	8007a8e <__swhatbuf_r+0x2e>
 8007a72:	89a3      	ldrh	r3, [r4, #12]
 8007a74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007a78:	f04f 0100 	mov.w	r1, #0
 8007a7c:	bf14      	ite	ne
 8007a7e:	2340      	movne	r3, #64	@ 0x40
 8007a80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007a84:	2000      	movs	r0, #0
 8007a86:	6031      	str	r1, [r6, #0]
 8007a88:	602b      	str	r3, [r5, #0]
 8007a8a:	b016      	add	sp, #88	@ 0x58
 8007a8c:	bd70      	pop	{r4, r5, r6, pc}
 8007a8e:	466a      	mov	r2, sp
 8007a90:	f000 f848 	bl	8007b24 <_fstat_r>
 8007a94:	2800      	cmp	r0, #0
 8007a96:	dbec      	blt.n	8007a72 <__swhatbuf_r+0x12>
 8007a98:	9901      	ldr	r1, [sp, #4]
 8007a9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007a9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007aa2:	4259      	negs	r1, r3
 8007aa4:	4159      	adcs	r1, r3
 8007aa6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007aaa:	e7eb      	b.n	8007a84 <__swhatbuf_r+0x24>

08007aac <__smakebuf_r>:
 8007aac:	898b      	ldrh	r3, [r1, #12]
 8007aae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ab0:	079d      	lsls	r5, r3, #30
 8007ab2:	4606      	mov	r6, r0
 8007ab4:	460c      	mov	r4, r1
 8007ab6:	d507      	bpl.n	8007ac8 <__smakebuf_r+0x1c>
 8007ab8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007abc:	6023      	str	r3, [r4, #0]
 8007abe:	6123      	str	r3, [r4, #16]
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	6163      	str	r3, [r4, #20]
 8007ac4:	b003      	add	sp, #12
 8007ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ac8:	ab01      	add	r3, sp, #4
 8007aca:	466a      	mov	r2, sp
 8007acc:	f7ff ffc8 	bl	8007a60 <__swhatbuf_r>
 8007ad0:	9f00      	ldr	r7, [sp, #0]
 8007ad2:	4605      	mov	r5, r0
 8007ad4:	4639      	mov	r1, r7
 8007ad6:	4630      	mov	r0, r6
 8007ad8:	f7fe fec6 	bl	8006868 <_malloc_r>
 8007adc:	b948      	cbnz	r0, 8007af2 <__smakebuf_r+0x46>
 8007ade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ae2:	059a      	lsls	r2, r3, #22
 8007ae4:	d4ee      	bmi.n	8007ac4 <__smakebuf_r+0x18>
 8007ae6:	f023 0303 	bic.w	r3, r3, #3
 8007aea:	f043 0302 	orr.w	r3, r3, #2
 8007aee:	81a3      	strh	r3, [r4, #12]
 8007af0:	e7e2      	b.n	8007ab8 <__smakebuf_r+0xc>
 8007af2:	89a3      	ldrh	r3, [r4, #12]
 8007af4:	6020      	str	r0, [r4, #0]
 8007af6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007afa:	81a3      	strh	r3, [r4, #12]
 8007afc:	9b01      	ldr	r3, [sp, #4]
 8007afe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007b02:	b15b      	cbz	r3, 8007b1c <__smakebuf_r+0x70>
 8007b04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b08:	4630      	mov	r0, r6
 8007b0a:	f000 f81d 	bl	8007b48 <_isatty_r>
 8007b0e:	b128      	cbz	r0, 8007b1c <__smakebuf_r+0x70>
 8007b10:	89a3      	ldrh	r3, [r4, #12]
 8007b12:	f023 0303 	bic.w	r3, r3, #3
 8007b16:	f043 0301 	orr.w	r3, r3, #1
 8007b1a:	81a3      	strh	r3, [r4, #12]
 8007b1c:	89a3      	ldrh	r3, [r4, #12]
 8007b1e:	431d      	orrs	r5, r3
 8007b20:	81a5      	strh	r5, [r4, #12]
 8007b22:	e7cf      	b.n	8007ac4 <__smakebuf_r+0x18>

08007b24 <_fstat_r>:
 8007b24:	b538      	push	{r3, r4, r5, lr}
 8007b26:	4d07      	ldr	r5, [pc, #28]	@ (8007b44 <_fstat_r+0x20>)
 8007b28:	2300      	movs	r3, #0
 8007b2a:	4604      	mov	r4, r0
 8007b2c:	4608      	mov	r0, r1
 8007b2e:	4611      	mov	r1, r2
 8007b30:	602b      	str	r3, [r5, #0]
 8007b32:	f7f9 fff9 	bl	8001b28 <_fstat>
 8007b36:	1c43      	adds	r3, r0, #1
 8007b38:	d102      	bne.n	8007b40 <_fstat_r+0x1c>
 8007b3a:	682b      	ldr	r3, [r5, #0]
 8007b3c:	b103      	cbz	r3, 8007b40 <_fstat_r+0x1c>
 8007b3e:	6023      	str	r3, [r4, #0]
 8007b40:	bd38      	pop	{r3, r4, r5, pc}
 8007b42:	bf00      	nop
 8007b44:	20000480 	.word	0x20000480

08007b48 <_isatty_r>:
 8007b48:	b538      	push	{r3, r4, r5, lr}
 8007b4a:	4d06      	ldr	r5, [pc, #24]	@ (8007b64 <_isatty_r+0x1c>)
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	4604      	mov	r4, r0
 8007b50:	4608      	mov	r0, r1
 8007b52:	602b      	str	r3, [r5, #0]
 8007b54:	f7f9 fff8 	bl	8001b48 <_isatty>
 8007b58:	1c43      	adds	r3, r0, #1
 8007b5a:	d102      	bne.n	8007b62 <_isatty_r+0x1a>
 8007b5c:	682b      	ldr	r3, [r5, #0]
 8007b5e:	b103      	cbz	r3, 8007b62 <_isatty_r+0x1a>
 8007b60:	6023      	str	r3, [r4, #0]
 8007b62:	bd38      	pop	{r3, r4, r5, pc}
 8007b64:	20000480 	.word	0x20000480

08007b68 <_init>:
 8007b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b6a:	bf00      	nop
 8007b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b6e:	bc08      	pop	{r3}
 8007b70:	469e      	mov	lr, r3
 8007b72:	4770      	bx	lr

08007b74 <_fini>:
 8007b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b76:	bf00      	nop
 8007b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b7a:	bc08      	pop	{r3}
 8007b7c:	469e      	mov	lr, r3
 8007b7e:	4770      	bx	lr
