|regfile
clock => reg:IFF:0:regcomp.clock
clock => reg:IFF:1:regcomp.clock
clock => reg:IFF:2:regcomp.clock
clock => reg:IFF:3:regcomp.clock
clock => reg:IFF:4:regcomp.clock
clock => reg:IFF:5:regcomp.clock
clock => reg:IFF:6:regcomp.clock
clock => reg:IFF:7:regcomp.clock
clock => reg:IFF:8:regcomp.clock
clock => reg:IFF:9:regcomp.clock
clock => reg:IFF:10:regcomp.clock
clock => reg:IFF:11:regcomp.clock
clock => reg:IFF:12:regcomp.clock
clock => reg:IFF:13:regcomp.clock
clock => reg:IFF:14:regcomp.clock
clock => reg:IFF:15:regcomp.clock
clock => reg:IFF:16:regcomp.clock
clock => reg:IFF:17:regcomp.clock
clock => reg:IFF:18:regcomp.clock
clock => reg:IFF:19:regcomp.clock
clock => reg:IFF:20:regcomp.clock
clock => reg:IFF:21:regcomp.clock
clock => reg:IFF:22:regcomp.clock
clock => reg:IFF:23:regcomp.clock
clock => reg:IFF:24:regcomp.clock
clock => reg:IFF:25:regcomp.clock
clock => reg:IFF:26:regcomp.clock
clock => reg:IFF:27:regcomp.clock
clock => reg:IFF:28:regcomp.clock
clock => reg:IFF:29:regcomp.clock
clock => reg:IFF:30:regcomp.clock
clock => reg:IFF:31:regcomp.clock
ctrl_writeEnable => IFF~0.IN1
ctrl_writeEnable => IFF~1.IN1
ctrl_writeEnable => IFF~2.IN1
ctrl_writeEnable => IFF~3.IN1
ctrl_writeEnable => IFF~4.IN1
ctrl_writeEnable => IFF~5.IN1
ctrl_writeEnable => IFF~6.IN1
ctrl_writeEnable => IFF~7.IN1
ctrl_writeEnable => IFF~8.IN1
ctrl_writeEnable => IFF~9.IN1
ctrl_writeEnable => IFF~10.IN1
ctrl_writeEnable => IFF~11.IN1
ctrl_writeEnable => IFF~12.IN1
ctrl_writeEnable => IFF~13.IN1
ctrl_writeEnable => IFF~14.IN1
ctrl_writeEnable => IFF~15.IN1
ctrl_writeEnable => IFF~16.IN1
ctrl_writeEnable => IFF~17.IN1
ctrl_writeEnable => IFF~18.IN1
ctrl_writeEnable => IFF~19.IN1
ctrl_writeEnable => IFF~20.IN1
ctrl_writeEnable => IFF~21.IN1
ctrl_writeEnable => IFF~22.IN1
ctrl_writeEnable => IFF~23.IN1
ctrl_writeEnable => IFF~24.IN1
ctrl_writeEnable => IFF~25.IN1
ctrl_writeEnable => IFF~26.IN1
ctrl_writeEnable => IFF~27.IN1
ctrl_writeEnable => IFF~28.IN1
ctrl_writeEnable => IFF~29.IN1
ctrl_writeEnable => IFF~30.IN1
ctrl_writeEnable => IFF~31.IN1
ctrl_writeEnable => decoder5to32:write_decoder.En
ctrl_reset => reg:IFF:0:regcomp.ctrl_reset
ctrl_reset => reg:IFF:1:regcomp.ctrl_reset
ctrl_reset => reg:IFF:2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:3:regcomp.ctrl_reset
ctrl_reset => reg:IFF:4:regcomp.ctrl_reset
ctrl_reset => reg:IFF:5:regcomp.ctrl_reset
ctrl_reset => reg:IFF:6:regcomp.ctrl_reset
ctrl_reset => reg:IFF:7:regcomp.ctrl_reset
ctrl_reset => reg:IFF:8:regcomp.ctrl_reset
ctrl_reset => reg:IFF:9:regcomp.ctrl_reset
ctrl_reset => reg:IFF:10:regcomp.ctrl_reset
ctrl_reset => reg:IFF:11:regcomp.ctrl_reset
ctrl_reset => reg:IFF:12:regcomp.ctrl_reset
ctrl_reset => reg:IFF:13:regcomp.ctrl_reset
ctrl_reset => reg:IFF:14:regcomp.ctrl_reset
ctrl_reset => reg:IFF:15:regcomp.ctrl_reset
ctrl_reset => reg:IFF:16:regcomp.ctrl_reset
ctrl_reset => reg:IFF:17:regcomp.ctrl_reset
ctrl_reset => reg:IFF:18:regcomp.ctrl_reset
ctrl_reset => reg:IFF:19:regcomp.ctrl_reset
ctrl_reset => reg:IFF:20:regcomp.ctrl_reset
ctrl_reset => reg:IFF:21:regcomp.ctrl_reset
ctrl_reset => reg:IFF:22:regcomp.ctrl_reset
ctrl_reset => reg:IFF:23:regcomp.ctrl_reset
ctrl_reset => reg:IFF:24:regcomp.ctrl_reset
ctrl_reset => reg:IFF:25:regcomp.ctrl_reset
ctrl_reset => reg:IFF:26:regcomp.ctrl_reset
ctrl_reset => reg:IFF:27:regcomp.ctrl_reset
ctrl_reset => reg:IFF:28:regcomp.ctrl_reset
ctrl_reset => reg:IFF:29:regcomp.ctrl_reset
ctrl_reset => reg:IFF:30:regcomp.ctrl_reset
ctrl_reset => reg:IFF:31:regcomp.ctrl_reset
ctrl_writeReg[0] => decoder5to32:write_decoder.w[4]
ctrl_writeReg[1] => decoder5to32:write_decoder.w[3]
ctrl_writeReg[2] => decoder5to32:write_decoder.w[2]
ctrl_writeReg[3] => decoder5to32:write_decoder.w[1]
ctrl_writeReg[4] => decoder5to32:write_decoder.w[0]
ctrl_readRegA[0] => decoder5to32:readA_decoder.w[4]
ctrl_readRegA[1] => decoder5to32:readA_decoder.w[3]
ctrl_readRegA[2] => decoder5to32:readA_decoder.w[2]
ctrl_readRegA[3] => decoder5to32:readA_decoder.w[1]
ctrl_readRegA[4] => decoder5to32:readA_decoder.w[0]
ctrl_readRegB[0] => decoder5to32:readB_decoder.w[4]
ctrl_readRegB[1] => decoder5to32:readB_decoder.w[3]
ctrl_readRegB[2] => decoder5to32:readB_decoder.w[2]
ctrl_readRegB[3] => decoder5to32:readB_decoder.w[1]
ctrl_readRegB[4] => decoder5to32:readB_decoder.w[0]
data_writeReg[0] => reg:IFF:0:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:1:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:3:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:4:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:5:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:6:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:7:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:8:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:9:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:10:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:11:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:12:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:13:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:14:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:15:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:16:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:17:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:18:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:19:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:20:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:21:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:22:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:23:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:24:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:25:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:26:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:27:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:28:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:29:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:30:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:31:regcomp.data_writeReg[0]
data_writeReg[1] => reg:IFF:0:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:1:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:3:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:4:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:5:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:6:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:7:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:8:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:9:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:10:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:11:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:12:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:13:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:14:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:15:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:16:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:17:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:18:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:19:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:20:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:21:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:22:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:23:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:24:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:25:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:26:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:27:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:28:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:29:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:30:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:31:regcomp.data_writeReg[1]
data_writeReg[2] => reg:IFF:0:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:1:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:3:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:4:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:5:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:6:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:7:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:8:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:9:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:10:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:11:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:12:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:13:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:14:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:15:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:16:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:17:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:18:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:19:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:20:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:21:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:22:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:23:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:24:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:25:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:26:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:27:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:28:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:29:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:30:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:31:regcomp.data_writeReg[2]
data_writeReg[3] => reg:IFF:0:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:1:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:3:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:4:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:5:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:6:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:7:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:8:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:9:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:10:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:11:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:12:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:13:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:14:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:15:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:16:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:17:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:18:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:19:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:20:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:21:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:22:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:23:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:24:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:25:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:26:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:27:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:28:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:29:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:30:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:31:regcomp.data_writeReg[3]
data_writeReg[4] => reg:IFF:0:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:1:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:3:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:4:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:5:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:6:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:7:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:8:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:9:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:10:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:11:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:12:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:13:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:14:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:15:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:16:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:17:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:18:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:19:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:20:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:21:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:22:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:23:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:24:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:25:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:26:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:27:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:28:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:29:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:30:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:31:regcomp.data_writeReg[4]
data_writeReg[5] => reg:IFF:0:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:1:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:3:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:4:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:5:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:6:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:7:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:8:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:9:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:10:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:11:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:12:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:13:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:14:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:15:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:16:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:17:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:18:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:19:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:20:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:21:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:22:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:23:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:24:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:25:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:26:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:27:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:28:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:29:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:30:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:31:regcomp.data_writeReg[5]
data_writeReg[6] => reg:IFF:0:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:1:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:3:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:4:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:5:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:6:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:7:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:8:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:9:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:10:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:11:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:12:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:13:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:14:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:15:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:16:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:17:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:18:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:19:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:20:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:21:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:22:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:23:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:24:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:25:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:26:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:27:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:28:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:29:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:30:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:31:regcomp.data_writeReg[6]
data_writeReg[7] => reg:IFF:0:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:1:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:3:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:4:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:5:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:6:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:7:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:8:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:9:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:10:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:11:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:12:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:13:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:14:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:15:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:16:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:17:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:18:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:19:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:20:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:21:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:22:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:23:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:24:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:25:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:26:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:27:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:28:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:29:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:30:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:31:regcomp.data_writeReg[7]
data_writeReg[8] => reg:IFF:0:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:1:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:3:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:4:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:5:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:6:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:7:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:8:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:9:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:10:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:11:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:12:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:13:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:14:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:15:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:16:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:17:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:18:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:19:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:20:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:21:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:22:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:23:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:24:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:25:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:26:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:27:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:28:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:29:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:30:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:31:regcomp.data_writeReg[8]
data_writeReg[9] => reg:IFF:0:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:1:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:3:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:4:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:5:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:6:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:7:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:8:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:9:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:10:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:11:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:12:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:13:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:14:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:15:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:16:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:17:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:18:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:19:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:20:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:21:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:22:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:23:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:24:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:25:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:26:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:27:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:28:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:29:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:30:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:31:regcomp.data_writeReg[9]
data_writeReg[10] => reg:IFF:0:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:1:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:3:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:4:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:5:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:6:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:7:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:8:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:9:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:10:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:11:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:12:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:13:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:14:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:15:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:16:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:17:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:18:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:19:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:20:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:21:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:22:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:23:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:24:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:25:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:26:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:27:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:28:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:29:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:30:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:31:regcomp.data_writeReg[10]
data_writeReg[11] => reg:IFF:0:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:1:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:3:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:4:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:5:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:6:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:7:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:8:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:9:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:10:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:11:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:12:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:13:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:14:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:15:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:16:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:17:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:18:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:19:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:20:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:21:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:22:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:23:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:24:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:25:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:26:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:27:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:28:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:29:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:30:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:31:regcomp.data_writeReg[11]
data_writeReg[12] => reg:IFF:0:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:1:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:3:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:4:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:5:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:6:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:7:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:8:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:9:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:10:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:11:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:12:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:13:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:14:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:15:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:16:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:17:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:18:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:19:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:20:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:21:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:22:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:23:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:24:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:25:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:26:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:27:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:28:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:29:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:30:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:31:regcomp.data_writeReg[12]
data_writeReg[13] => reg:IFF:0:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:1:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:3:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:4:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:5:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:6:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:7:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:8:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:9:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:10:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:11:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:12:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:13:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:14:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:15:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:16:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:17:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:18:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:19:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:20:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:21:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:22:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:23:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:24:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:25:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:26:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:27:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:28:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:29:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:30:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:31:regcomp.data_writeReg[13]
data_writeReg[14] => reg:IFF:0:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:1:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:3:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:4:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:5:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:6:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:7:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:8:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:9:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:10:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:11:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:12:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:13:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:14:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:15:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:16:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:17:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:18:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:19:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:20:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:21:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:22:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:23:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:24:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:25:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:26:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:27:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:28:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:29:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:30:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:31:regcomp.data_writeReg[14]
data_writeReg[15] => reg:IFF:0:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:1:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:3:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:4:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:5:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:6:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:7:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:8:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:9:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:10:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:11:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:12:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:13:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:14:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:15:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:16:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:17:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:18:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:19:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:20:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:21:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:22:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:23:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:24:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:25:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:26:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:27:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:28:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:29:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:30:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:31:regcomp.data_writeReg[15]
data_writeReg[16] => reg:IFF:0:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:1:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:3:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:4:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:5:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:6:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:7:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:8:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:9:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:10:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:11:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:12:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:13:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:14:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:15:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:16:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:17:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:18:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:19:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:20:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:21:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:22:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:23:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:24:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:25:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:26:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:27:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:28:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:29:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:30:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:31:regcomp.data_writeReg[16]
data_writeReg[17] => reg:IFF:0:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:1:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:3:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:4:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:5:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:6:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:7:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:8:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:9:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:10:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:11:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:12:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:13:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:14:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:15:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:16:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:17:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:18:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:19:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:20:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:21:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:22:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:23:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:24:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:25:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:26:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:27:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:28:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:29:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:30:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:31:regcomp.data_writeReg[17]
data_writeReg[18] => reg:IFF:0:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:1:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:3:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:4:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:5:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:6:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:7:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:8:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:9:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:10:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:11:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:12:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:13:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:14:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:15:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:16:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:17:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:18:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:19:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:20:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:21:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:22:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:23:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:24:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:25:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:26:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:27:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:28:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:29:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:30:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:31:regcomp.data_writeReg[18]
data_writeReg[19] => reg:IFF:0:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:1:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:3:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:4:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:5:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:6:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:7:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:8:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:9:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:10:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:11:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:12:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:13:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:14:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:15:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:16:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:17:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:18:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:19:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:20:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:21:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:22:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:23:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:24:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:25:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:26:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:27:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:28:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:29:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:30:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:31:regcomp.data_writeReg[19]
data_writeReg[20] => reg:IFF:0:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:1:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:3:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:4:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:5:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:6:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:7:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:8:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:9:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:10:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:11:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:12:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:13:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:14:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:15:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:16:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:17:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:18:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:19:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:20:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:21:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:22:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:23:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:24:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:25:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:26:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:27:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:28:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:29:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:30:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:31:regcomp.data_writeReg[20]
data_writeReg[21] => reg:IFF:0:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:1:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:3:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:4:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:5:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:6:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:7:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:8:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:9:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:10:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:11:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:12:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:13:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:14:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:15:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:16:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:17:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:18:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:19:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:20:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:21:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:22:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:23:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:24:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:25:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:26:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:27:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:28:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:29:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:30:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:31:regcomp.data_writeReg[21]
data_writeReg[22] => reg:IFF:0:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:1:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:3:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:4:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:5:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:6:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:7:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:8:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:9:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:10:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:11:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:12:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:13:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:14:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:15:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:16:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:17:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:18:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:19:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:20:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:21:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:22:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:23:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:24:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:25:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:26:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:27:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:28:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:29:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:30:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:31:regcomp.data_writeReg[22]
data_writeReg[23] => reg:IFF:0:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:1:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:3:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:4:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:5:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:6:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:7:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:8:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:9:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:10:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:11:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:12:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:13:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:14:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:15:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:16:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:17:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:18:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:19:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:20:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:21:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:22:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:23:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:24:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:25:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:26:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:27:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:28:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:29:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:30:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:31:regcomp.data_writeReg[23]
data_writeReg[24] => reg:IFF:0:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:1:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:3:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:4:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:5:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:6:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:7:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:8:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:9:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:10:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:11:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:12:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:13:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:14:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:15:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:16:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:17:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:18:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:19:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:20:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:21:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:22:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:23:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:24:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:25:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:26:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:27:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:28:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:29:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:30:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:31:regcomp.data_writeReg[24]
data_writeReg[25] => reg:IFF:0:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:1:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:3:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:4:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:5:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:6:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:7:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:8:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:9:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:10:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:11:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:12:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:13:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:14:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:15:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:16:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:17:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:18:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:19:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:20:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:21:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:22:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:23:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:24:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:25:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:26:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:27:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:28:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:29:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:30:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:31:regcomp.data_writeReg[25]
data_writeReg[26] => reg:IFF:0:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:1:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:3:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:4:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:5:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:6:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:7:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:8:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:9:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:10:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:11:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:12:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:13:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:14:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:15:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:16:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:17:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:18:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:19:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:20:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:21:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:22:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:23:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:24:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:25:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:26:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:27:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:28:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:29:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:30:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:31:regcomp.data_writeReg[26]
data_writeReg[27] => reg:IFF:0:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:1:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:3:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:4:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:5:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:6:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:7:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:8:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:9:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:10:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:11:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:12:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:13:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:14:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:15:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:16:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:17:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:18:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:19:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:20:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:21:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:22:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:23:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:24:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:25:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:26:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:27:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:28:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:29:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:30:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:31:regcomp.data_writeReg[27]
data_writeReg[28] => reg:IFF:0:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:1:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:3:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:4:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:5:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:6:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:7:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:8:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:9:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:10:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:11:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:12:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:13:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:14:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:15:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:16:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:17:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:18:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:19:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:20:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:21:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:22:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:23:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:24:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:25:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:26:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:27:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:28:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:29:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:30:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:31:regcomp.data_writeReg[28]
data_writeReg[29] => reg:IFF:0:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:1:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:3:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:4:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:5:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:6:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:7:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:8:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:9:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:10:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:11:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:12:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:13:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:14:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:15:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:16:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:17:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:18:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:19:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:20:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:21:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:22:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:23:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:24:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:25:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:26:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:27:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:28:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:29:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:30:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:31:regcomp.data_writeReg[29]
data_writeReg[30] => reg:IFF:0:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:1:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:3:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:4:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:5:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:6:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:7:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:8:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:9:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:10:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:11:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:12:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:13:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:14:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:15:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:16:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:17:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:18:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:19:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:20:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:21:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:22:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:23:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:24:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:25:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:26:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:27:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:28:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:29:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:30:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:31:regcomp.data_writeReg[30]
data_writeReg[31] => reg:IFF:0:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:1:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:3:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:4:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:5:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:6:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:7:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:8:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:9:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:10:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:11:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:12:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:13:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:14:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:15:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:16:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:17:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:18:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:19:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:20:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:21:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:22:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:23:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:24:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:25:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:26:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:27:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:28:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:29:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:30:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:31:regcomp.data_writeReg[31]
data_readRegA[0] <= data_readRegA[0]~31.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= data_readRegA[1]~30.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= data_readRegA[2]~29.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= data_readRegA[3]~28.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= data_readRegA[4]~27.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= data_readRegA[5]~26.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= data_readRegA[6]~25.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= data_readRegA[7]~24.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= data_readRegA[8]~23.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= data_readRegA[9]~22.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= data_readRegA[10]~21.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= data_readRegA[11]~20.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= data_readRegA[12]~19.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= data_readRegA[13]~18.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= data_readRegA[14]~17.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= data_readRegA[15]~16.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= data_readRegA[16]~15.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= data_readRegA[17]~14.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= data_readRegA[18]~13.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= data_readRegA[19]~12.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= data_readRegA[20]~11.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= data_readRegA[21]~10.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= data_readRegA[22]~9.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= data_readRegA[23]~8.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= data_readRegA[24]~7.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= data_readRegA[25]~6.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= data_readRegA[26]~5.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= data_readRegA[27]~4.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= data_readRegA[28]~3.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= data_readRegA[29]~2.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= data_readRegA[30]~1.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= data_readRegA[31]~0.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= data_readRegB[0]~31.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= data_readRegB[1]~30.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= data_readRegB[2]~29.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= data_readRegB[3]~28.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= data_readRegB[4]~27.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= data_readRegB[5]~26.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= data_readRegB[6]~25.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= data_readRegB[7]~24.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= data_readRegB[8]~23.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= data_readRegB[9]~22.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= data_readRegB[10]~21.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= data_readRegB[11]~20.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= data_readRegB[12]~19.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= data_readRegB[13]~18.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= data_readRegB[14]~17.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= data_readRegB[15]~16.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= data_readRegB[16]~15.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= data_readRegB[17]~14.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= data_readRegB[18]~13.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= data_readRegB[19]~12.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= data_readRegB[20]~11.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= data_readRegB[21]~10.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= data_readRegB[22]~9.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= data_readRegB[23]~8.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= data_readRegB[24]~7.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= data_readRegB[25]~6.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= data_readRegB[26]~5.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= data_readRegB[27]~4.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= data_readRegB[28]~3.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= data_readRegB[29]~2.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= data_readRegB[30]~1.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= data_readRegB[31]~0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:write_decoder
w[4] => decoder2to4:Dec_left.address[1]
w[3] => decoder2to4:Dec_left.address[0]
w[2] => decoder3to8:G1:0:Dec_ri.address[2]
w[2] => decoder3to8:G1:1:Dec_ri.address[2]
w[2] => decoder3to8:G1:2:Dec_ri.address[2]
w[2] => decoder3to8:G1:3:Dec_ri.address[2]
w[1] => decoder3to8:G1:0:Dec_ri.address[1]
w[1] => decoder3to8:G1:1:Dec_ri.address[1]
w[1] => decoder3to8:G1:2:Dec_ri.address[1]
w[1] => decoder3to8:G1:3:Dec_ri.address[1]
w[0] => decoder3to8:G1:0:Dec_ri.address[0]
w[0] => decoder3to8:G1:1:Dec_ri.address[0]
w[0] => decoder3to8:G1:2:Dec_ri.address[0]
w[0] => decoder3to8:G1:3:Dec_ri.address[0]
En => decoder2to4:Dec_left.enable
y[31] <= decoder3to8:G1:3:Dec_ri.output[7]
y[30] <= decoder3to8:G1:3:Dec_ri.output[6]
y[29] <= decoder3to8:G1:3:Dec_ri.output[5]
y[28] <= decoder3to8:G1:3:Dec_ri.output[4]
y[27] <= decoder3to8:G1:3:Dec_ri.output[3]
y[26] <= decoder3to8:G1:3:Dec_ri.output[2]
y[25] <= decoder3to8:G1:3:Dec_ri.output[1]
y[24] <= decoder3to8:G1:3:Dec_ri.output[0]
y[23] <= decoder3to8:G1:2:Dec_ri.output[7]
y[22] <= decoder3to8:G1:2:Dec_ri.output[6]
y[21] <= decoder3to8:G1:2:Dec_ri.output[5]
y[20] <= decoder3to8:G1:2:Dec_ri.output[4]
y[19] <= decoder3to8:G1:2:Dec_ri.output[3]
y[18] <= decoder3to8:G1:2:Dec_ri.output[2]
y[17] <= decoder3to8:G1:2:Dec_ri.output[1]
y[16] <= decoder3to8:G1:2:Dec_ri.output[0]
y[15] <= decoder3to8:G1:1:Dec_ri.output[7]
y[14] <= decoder3to8:G1:1:Dec_ri.output[6]
y[13] <= decoder3to8:G1:1:Dec_ri.output[5]
y[12] <= decoder3to8:G1:1:Dec_ri.output[4]
y[11] <= decoder3to8:G1:1:Dec_ri.output[3]
y[10] <= decoder3to8:G1:1:Dec_ri.output[2]
y[9] <= decoder3to8:G1:1:Dec_ri.output[1]
y[8] <= decoder3to8:G1:1:Dec_ri.output[0]
y[7] <= decoder3to8:G1:0:Dec_ri.output[7]
y[6] <= decoder3to8:G1:0:Dec_ri.output[6]
y[5] <= decoder3to8:G1:0:Dec_ri.output[5]
y[4] <= decoder3to8:G1:0:Dec_ri.output[4]
y[3] <= decoder3to8:G1:0:Dec_ri.output[3]
y[2] <= decoder3to8:G1:0:Dec_ri.output[2]
y[1] <= decoder3to8:G1:0:Dec_ri.output[1]
y[0] <= decoder3to8:G1:0:Dec_ri.output[0]


|regfile|decoder5to32:write_decoder|decoder2to4:Dec_left
address[1] => output~0.IN0
address[1] => output~2.IN0
address[1] => output~6.IN0
address[1] => output~4.IN0
address[0] => output~0.IN1
address[0] => output~4.IN1
address[0] => output~6.IN1
address[0] => output~2.IN1
enable => output~1.IN1
enable => output~3.IN1
enable => output~5.IN1
enable => output~7.IN1
output[3] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~5.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~7.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:write_decoder|decoder3To8:\G1:0:Dec_ri
address[2] => output~2.IN0
address[2] => output~7.IN0
address[2] => output~17.IN0
address[2] => output~12.IN0
address[1] => output~2.IN1
address[1] => output~12.IN1
address[1] => output~17.IN1
address[1] => output~7.IN1
address[0] => output~0.IN1
address[0] => output~5.IN1
address[0] => output~10.IN1
address[0] => output~15.IN1
address[0] => output~18.IN1
address[0] => output~13.IN1
address[0] => output~8.IN1
address[0] => output~3.IN1
enable => output~1.IN1
enable => output~4.IN1
enable => output~6.IN1
enable => output~9.IN1
enable => output~11.IN1
enable => output~14.IN1
enable => output~16.IN1
enable => output~19.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:write_decoder|decoder3To8:\G1:1:Dec_ri
address[2] => output~2.IN0
address[2] => output~7.IN0
address[2] => output~17.IN0
address[2] => output~12.IN0
address[1] => output~2.IN1
address[1] => output~12.IN1
address[1] => output~17.IN1
address[1] => output~7.IN1
address[0] => output~0.IN1
address[0] => output~5.IN1
address[0] => output~10.IN1
address[0] => output~15.IN1
address[0] => output~18.IN1
address[0] => output~13.IN1
address[0] => output~8.IN1
address[0] => output~3.IN1
enable => output~1.IN1
enable => output~4.IN1
enable => output~6.IN1
enable => output~9.IN1
enable => output~11.IN1
enable => output~14.IN1
enable => output~16.IN1
enable => output~19.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:write_decoder|decoder3To8:\G1:2:Dec_ri
address[2] => output~2.IN0
address[2] => output~7.IN0
address[2] => output~17.IN0
address[2] => output~12.IN0
address[1] => output~2.IN1
address[1] => output~12.IN1
address[1] => output~17.IN1
address[1] => output~7.IN1
address[0] => output~0.IN1
address[0] => output~5.IN1
address[0] => output~10.IN1
address[0] => output~15.IN1
address[0] => output~18.IN1
address[0] => output~13.IN1
address[0] => output~8.IN1
address[0] => output~3.IN1
enable => output~1.IN1
enable => output~4.IN1
enable => output~6.IN1
enable => output~9.IN1
enable => output~11.IN1
enable => output~14.IN1
enable => output~16.IN1
enable => output~19.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:write_decoder|decoder3To8:\G1:3:Dec_ri
address[2] => output~2.IN0
address[2] => output~7.IN0
address[2] => output~17.IN0
address[2] => output~12.IN0
address[1] => output~2.IN1
address[1] => output~12.IN1
address[1] => output~17.IN1
address[1] => output~7.IN1
address[0] => output~0.IN1
address[0] => output~5.IN1
address[0] => output~10.IN1
address[0] => output~15.IN1
address[0] => output~18.IN1
address[0] => output~13.IN1
address[0] => output~8.IN1
address[0] => output~3.IN1
enable => output~1.IN1
enable => output~4.IN1
enable => output~6.IN1
enable => output~9.IN1
enable => output~11.IN1
enable => output~14.IN1
enable => output~16.IN1
enable => output~19.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:readA_decoder
w[4] => decoder2to4:Dec_left.address[1]
w[3] => decoder2to4:Dec_left.address[0]
w[2] => decoder3to8:G1:0:Dec_ri.address[2]
w[2] => decoder3to8:G1:1:Dec_ri.address[2]
w[2] => decoder3to8:G1:2:Dec_ri.address[2]
w[2] => decoder3to8:G1:3:Dec_ri.address[2]
w[1] => decoder3to8:G1:0:Dec_ri.address[1]
w[1] => decoder3to8:G1:1:Dec_ri.address[1]
w[1] => decoder3to8:G1:2:Dec_ri.address[1]
w[1] => decoder3to8:G1:3:Dec_ri.address[1]
w[0] => decoder3to8:G1:0:Dec_ri.address[0]
w[0] => decoder3to8:G1:1:Dec_ri.address[0]
w[0] => decoder3to8:G1:2:Dec_ri.address[0]
w[0] => decoder3to8:G1:3:Dec_ri.address[0]
En => decoder2to4:Dec_left.enable
y[31] <= decoder3to8:G1:3:Dec_ri.output[7]
y[30] <= decoder3to8:G1:3:Dec_ri.output[6]
y[29] <= decoder3to8:G1:3:Dec_ri.output[5]
y[28] <= decoder3to8:G1:3:Dec_ri.output[4]
y[27] <= decoder3to8:G1:3:Dec_ri.output[3]
y[26] <= decoder3to8:G1:3:Dec_ri.output[2]
y[25] <= decoder3to8:G1:3:Dec_ri.output[1]
y[24] <= decoder3to8:G1:3:Dec_ri.output[0]
y[23] <= decoder3to8:G1:2:Dec_ri.output[7]
y[22] <= decoder3to8:G1:2:Dec_ri.output[6]
y[21] <= decoder3to8:G1:2:Dec_ri.output[5]
y[20] <= decoder3to8:G1:2:Dec_ri.output[4]
y[19] <= decoder3to8:G1:2:Dec_ri.output[3]
y[18] <= decoder3to8:G1:2:Dec_ri.output[2]
y[17] <= decoder3to8:G1:2:Dec_ri.output[1]
y[16] <= decoder3to8:G1:2:Dec_ri.output[0]
y[15] <= decoder3to8:G1:1:Dec_ri.output[7]
y[14] <= decoder3to8:G1:1:Dec_ri.output[6]
y[13] <= decoder3to8:G1:1:Dec_ri.output[5]
y[12] <= decoder3to8:G1:1:Dec_ri.output[4]
y[11] <= decoder3to8:G1:1:Dec_ri.output[3]
y[10] <= decoder3to8:G1:1:Dec_ri.output[2]
y[9] <= decoder3to8:G1:1:Dec_ri.output[1]
y[8] <= decoder3to8:G1:1:Dec_ri.output[0]
y[7] <= decoder3to8:G1:0:Dec_ri.output[7]
y[6] <= decoder3to8:G1:0:Dec_ri.output[6]
y[5] <= decoder3to8:G1:0:Dec_ri.output[5]
y[4] <= decoder3to8:G1:0:Dec_ri.output[4]
y[3] <= decoder3to8:G1:0:Dec_ri.output[3]
y[2] <= decoder3to8:G1:0:Dec_ri.output[2]
y[1] <= decoder3to8:G1:0:Dec_ri.output[1]
y[0] <= decoder3to8:G1:0:Dec_ri.output[0]


|regfile|decoder5to32:readA_decoder|decoder2to4:Dec_left
address[1] => output~0.IN0
address[1] => output~2.IN0
address[1] => output~6.IN0
address[1] => output~4.IN0
address[0] => output~0.IN1
address[0] => output~4.IN1
address[0] => output~6.IN1
address[0] => output~2.IN1
enable => output~1.IN1
enable => output~3.IN1
enable => output~5.IN1
enable => output~7.IN1
output[3] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~5.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~7.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:readA_decoder|decoder3To8:\G1:0:Dec_ri
address[2] => output~2.IN0
address[2] => output~7.IN0
address[2] => output~17.IN0
address[2] => output~12.IN0
address[1] => output~2.IN1
address[1] => output~12.IN1
address[1] => output~17.IN1
address[1] => output~7.IN1
address[0] => output~0.IN1
address[0] => output~5.IN1
address[0] => output~10.IN1
address[0] => output~15.IN1
address[0] => output~18.IN1
address[0] => output~13.IN1
address[0] => output~8.IN1
address[0] => output~3.IN1
enable => output~1.IN1
enable => output~4.IN1
enable => output~6.IN1
enable => output~9.IN1
enable => output~11.IN1
enable => output~14.IN1
enable => output~16.IN1
enable => output~19.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:readA_decoder|decoder3To8:\G1:1:Dec_ri
address[2] => output~2.IN0
address[2] => output~7.IN0
address[2] => output~17.IN0
address[2] => output~12.IN0
address[1] => output~2.IN1
address[1] => output~12.IN1
address[1] => output~17.IN1
address[1] => output~7.IN1
address[0] => output~0.IN1
address[0] => output~5.IN1
address[0] => output~10.IN1
address[0] => output~15.IN1
address[0] => output~18.IN1
address[0] => output~13.IN1
address[0] => output~8.IN1
address[0] => output~3.IN1
enable => output~1.IN1
enable => output~4.IN1
enable => output~6.IN1
enable => output~9.IN1
enable => output~11.IN1
enable => output~14.IN1
enable => output~16.IN1
enable => output~19.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:readA_decoder|decoder3To8:\G1:2:Dec_ri
address[2] => output~2.IN0
address[2] => output~7.IN0
address[2] => output~17.IN0
address[2] => output~12.IN0
address[1] => output~2.IN1
address[1] => output~12.IN1
address[1] => output~17.IN1
address[1] => output~7.IN1
address[0] => output~0.IN1
address[0] => output~5.IN1
address[0] => output~10.IN1
address[0] => output~15.IN1
address[0] => output~18.IN1
address[0] => output~13.IN1
address[0] => output~8.IN1
address[0] => output~3.IN1
enable => output~1.IN1
enable => output~4.IN1
enable => output~6.IN1
enable => output~9.IN1
enable => output~11.IN1
enable => output~14.IN1
enable => output~16.IN1
enable => output~19.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:readA_decoder|decoder3To8:\G1:3:Dec_ri
address[2] => output~2.IN0
address[2] => output~7.IN0
address[2] => output~17.IN0
address[2] => output~12.IN0
address[1] => output~2.IN1
address[1] => output~12.IN1
address[1] => output~17.IN1
address[1] => output~7.IN1
address[0] => output~0.IN1
address[0] => output~5.IN1
address[0] => output~10.IN1
address[0] => output~15.IN1
address[0] => output~18.IN1
address[0] => output~13.IN1
address[0] => output~8.IN1
address[0] => output~3.IN1
enable => output~1.IN1
enable => output~4.IN1
enable => output~6.IN1
enable => output~9.IN1
enable => output~11.IN1
enable => output~14.IN1
enable => output~16.IN1
enable => output~19.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:readB_decoder
w[4] => decoder2to4:Dec_left.address[1]
w[3] => decoder2to4:Dec_left.address[0]
w[2] => decoder3to8:G1:0:Dec_ri.address[2]
w[2] => decoder3to8:G1:1:Dec_ri.address[2]
w[2] => decoder3to8:G1:2:Dec_ri.address[2]
w[2] => decoder3to8:G1:3:Dec_ri.address[2]
w[1] => decoder3to8:G1:0:Dec_ri.address[1]
w[1] => decoder3to8:G1:1:Dec_ri.address[1]
w[1] => decoder3to8:G1:2:Dec_ri.address[1]
w[1] => decoder3to8:G1:3:Dec_ri.address[1]
w[0] => decoder3to8:G1:0:Dec_ri.address[0]
w[0] => decoder3to8:G1:1:Dec_ri.address[0]
w[0] => decoder3to8:G1:2:Dec_ri.address[0]
w[0] => decoder3to8:G1:3:Dec_ri.address[0]
En => decoder2to4:Dec_left.enable
y[31] <= decoder3to8:G1:3:Dec_ri.output[7]
y[30] <= decoder3to8:G1:3:Dec_ri.output[6]
y[29] <= decoder3to8:G1:3:Dec_ri.output[5]
y[28] <= decoder3to8:G1:3:Dec_ri.output[4]
y[27] <= decoder3to8:G1:3:Dec_ri.output[3]
y[26] <= decoder3to8:G1:3:Dec_ri.output[2]
y[25] <= decoder3to8:G1:3:Dec_ri.output[1]
y[24] <= decoder3to8:G1:3:Dec_ri.output[0]
y[23] <= decoder3to8:G1:2:Dec_ri.output[7]
y[22] <= decoder3to8:G1:2:Dec_ri.output[6]
y[21] <= decoder3to8:G1:2:Dec_ri.output[5]
y[20] <= decoder3to8:G1:2:Dec_ri.output[4]
y[19] <= decoder3to8:G1:2:Dec_ri.output[3]
y[18] <= decoder3to8:G1:2:Dec_ri.output[2]
y[17] <= decoder3to8:G1:2:Dec_ri.output[1]
y[16] <= decoder3to8:G1:2:Dec_ri.output[0]
y[15] <= decoder3to8:G1:1:Dec_ri.output[7]
y[14] <= decoder3to8:G1:1:Dec_ri.output[6]
y[13] <= decoder3to8:G1:1:Dec_ri.output[5]
y[12] <= decoder3to8:G1:1:Dec_ri.output[4]
y[11] <= decoder3to8:G1:1:Dec_ri.output[3]
y[10] <= decoder3to8:G1:1:Dec_ri.output[2]
y[9] <= decoder3to8:G1:1:Dec_ri.output[1]
y[8] <= decoder3to8:G1:1:Dec_ri.output[0]
y[7] <= decoder3to8:G1:0:Dec_ri.output[7]
y[6] <= decoder3to8:G1:0:Dec_ri.output[6]
y[5] <= decoder3to8:G1:0:Dec_ri.output[5]
y[4] <= decoder3to8:G1:0:Dec_ri.output[4]
y[3] <= decoder3to8:G1:0:Dec_ri.output[3]
y[2] <= decoder3to8:G1:0:Dec_ri.output[2]
y[1] <= decoder3to8:G1:0:Dec_ri.output[1]
y[0] <= decoder3to8:G1:0:Dec_ri.output[0]


|regfile|decoder5to32:readB_decoder|decoder2to4:Dec_left
address[1] => output~0.IN0
address[1] => output~2.IN0
address[1] => output~6.IN0
address[1] => output~4.IN0
address[0] => output~0.IN1
address[0] => output~4.IN1
address[0] => output~6.IN1
address[0] => output~2.IN1
enable => output~1.IN1
enable => output~3.IN1
enable => output~5.IN1
enable => output~7.IN1
output[3] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~5.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~7.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:readB_decoder|decoder3To8:\G1:0:Dec_ri
address[2] => output~2.IN0
address[2] => output~7.IN0
address[2] => output~17.IN0
address[2] => output~12.IN0
address[1] => output~2.IN1
address[1] => output~12.IN1
address[1] => output~17.IN1
address[1] => output~7.IN1
address[0] => output~0.IN1
address[0] => output~5.IN1
address[0] => output~10.IN1
address[0] => output~15.IN1
address[0] => output~18.IN1
address[0] => output~13.IN1
address[0] => output~8.IN1
address[0] => output~3.IN1
enable => output~1.IN1
enable => output~4.IN1
enable => output~6.IN1
enable => output~9.IN1
enable => output~11.IN1
enable => output~14.IN1
enable => output~16.IN1
enable => output~19.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:readB_decoder|decoder3To8:\G1:1:Dec_ri
address[2] => output~2.IN0
address[2] => output~7.IN0
address[2] => output~17.IN0
address[2] => output~12.IN0
address[1] => output~2.IN1
address[1] => output~12.IN1
address[1] => output~17.IN1
address[1] => output~7.IN1
address[0] => output~0.IN1
address[0] => output~5.IN1
address[0] => output~10.IN1
address[0] => output~15.IN1
address[0] => output~18.IN1
address[0] => output~13.IN1
address[0] => output~8.IN1
address[0] => output~3.IN1
enable => output~1.IN1
enable => output~4.IN1
enable => output~6.IN1
enable => output~9.IN1
enable => output~11.IN1
enable => output~14.IN1
enable => output~16.IN1
enable => output~19.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:readB_decoder|decoder3To8:\G1:2:Dec_ri
address[2] => output~2.IN0
address[2] => output~7.IN0
address[2] => output~17.IN0
address[2] => output~12.IN0
address[1] => output~2.IN1
address[1] => output~12.IN1
address[1] => output~17.IN1
address[1] => output~7.IN1
address[0] => output~0.IN1
address[0] => output~5.IN1
address[0] => output~10.IN1
address[0] => output~15.IN1
address[0] => output~18.IN1
address[0] => output~13.IN1
address[0] => output~8.IN1
address[0] => output~3.IN1
enable => output~1.IN1
enable => output~4.IN1
enable => output~6.IN1
enable => output~9.IN1
enable => output~11.IN1
enable => output~14.IN1
enable => output~16.IN1
enable => output~19.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5to32:readB_decoder|decoder3To8:\G1:3:Dec_ri
address[2] => output~2.IN0
address[2] => output~7.IN0
address[2] => output~17.IN0
address[2] => output~12.IN0
address[1] => output~2.IN1
address[1] => output~12.IN1
address[1] => output~17.IN1
address[1] => output~7.IN1
address[0] => output~0.IN1
address[0] => output~5.IN1
address[0] => output~10.IN1
address[0] => output~15.IN1
address[0] => output~18.IN1
address[0] => output~13.IN1
address[0] => output~8.IN1
address[0] => output~3.IN1
enable => output~1.IN1
enable => output~4.IN1
enable => output~6.IN1
enable => output~9.IN1
enable => output~11.IN1
enable => output~14.IN1
enable => output~16.IN1
enable => output~19.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:0:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:0:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:1:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:1:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:2:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:2:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:3:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:3:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:4:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:4:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:5:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:5:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:6:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:6:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:7:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:7:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:8:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:8:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:9:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:9:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:10:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:10:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:11:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:11:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:12:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:12:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:13:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:13:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:14:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:14:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:15:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:15:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:16:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:16:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:17:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:17:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:18:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:18:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:19:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:19:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:20:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:20:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:21:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:21:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:22:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:22:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:23:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:23:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:24:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:24:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:25:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:25:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:26:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:26:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:27:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:27:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:28:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:28:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:29:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:29:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:30:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:30:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp
clock => dflipflop:IFF:0:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:31:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:31:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|regfile|tristate:\IFF:31:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[31]~0.OE
ctrl => output[30]~1.OE
ctrl => output[29]~2.OE
ctrl => output[28]~3.OE
ctrl => output[27]~4.OE
ctrl => output[26]~5.OE
ctrl => output[25]~6.OE
ctrl => output[24]~7.OE
ctrl => output[23]~8.OE
ctrl => output[22]~9.OE
ctrl => output[21]~10.OE
ctrl => output[20]~11.OE
ctrl => output[19]~12.OE
ctrl => output[18]~13.OE
ctrl => output[17]~14.OE
ctrl => output[16]~15.OE
ctrl => output[15]~16.OE
ctrl => output[14]~17.OE
ctrl => output[13]~18.OE
ctrl => output[12]~19.OE
ctrl => output[11]~20.OE
ctrl => output[10]~21.OE
ctrl => output[9]~22.OE
ctrl => output[8]~23.OE
ctrl => output[7]~24.OE
ctrl => output[6]~25.OE
ctrl => output[5]~26.OE
ctrl => output[4]~27.OE
ctrl => output[3]~28.OE
ctrl => output[2]~29.OE
ctrl => output[1]~30.OE
ctrl => output[0]~31.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


