# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mcu_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/Chia-Yu\ Wang/Desktop/Computer-System-Design/design {C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/seven_segment.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module seven_segment
# 
# Top level modules:
# 	seven_segment
# vlog -sv -work work +incdir+C:/Users/Chia-Yu\ Wang/Desktop/Computer-System-Design/design {C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_9.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_4bit_0_9
# 
# Top level modules:
# 	counter_4bit_0_9
# vlog -sv -work work +incdir+C:/Users/Chia-Yu\ Wang/Desktop/Computer-System-Design/design {C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_BCD_min.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_BCD_min
# 
# Top level modules:
# 	counter_BCD_min
# vlog -sv -work work +incdir+C:/Users/Chia-Yu\ Wang/Desktop/Computer-System-Design/design {C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_5.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_4bit_0_5
# 
# Top level modules:
# 	counter_4bit_0_5
# vlog -sv -work work +incdir+C:/Users/Chia-Yu\ Wang/Desktop/Computer-System-Design/design {C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_4bit_0_2
# 
# Top level modules:
# 	counter_4bit_0_2
# vlog -sv -work work +incdir+C:/Users/Chia-Yu\ Wang/Desktop/Computer-System-Design/design {C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_9_0_3.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_4bit_0_9_0_3
# 
# Top level modules:
# 	counter_4bit_0_9_0_3
# vlog -sv -work work +incdir+C:/Users/Chia-Yu\ Wang/Desktop/Computer-System-Design/design {C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_BCD_hour.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_BCD_hour
# 
# Top level modules:
# 	counter_BCD_hour
# vlog -sv -work work +incdir+C:/Users/Chia-Yu\ Wang/Desktop/Computer-System-Design/design {C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/clock.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# 
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_4bit_0_2
# 
# Top level modules:
# 	counter_4bit_0_2
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_4bit_0_5
# 
# Top level modules:
# 	counter_4bit_0_5
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_4bit_0_9
# 
# Top level modules:
# 	counter_4bit_0_9
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_BCD_hour
# 
# Top level modules:
# 	counter_BCD_hour
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_BCD_min
# 
# Top level modules:
# 	counter_BCD_min
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module seven_segment
# 
# Top level modules:
# 	seven_segment
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_4bit_0_9_0_3
# 
# Top level modules:
# 	counter_4bit_0_9_0_3
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# 
# Top level modules:
# 	clock
do sim.do
# vsim -voptargs=+acc work.testbench 
# Loading sv_std.std
# Loading work.testbench
# Loading work.clock
# Loading work.counter_BCD_min
# Loading work.counter_4bit_0_9
# Loading work.counter_4bit_0_5
# Loading work.seven_segment
# Loading work.counter_BCD_hour
# Loading work.counter_4bit_0_9_0_3
# Loading work.counter_4bit_0_2
# ** Warning: (vsim-3015) ../tb/testbench.sv(14): [PCDPC] - Port size (16 or 16) does not match connection size (15) for port 's'. The port definition is at: ../../design/clock.sv(6).
# 
#         Region: /testbench/clock1
# ** Warning: (vsim-3015) ../../design/counter_BCD_min.sv(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'carry_in'. The port definition is at: ../../design/counter_4bit_0_9.sv(5).
# 
#         Region: /testbench/clock1/counter_BCD_min1/counter_4bit_0_9_1
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# Break in Module testbench at ../tb/testbench.sv line 21
# Simulation Breakpoint: Break in Module testbench at ../tb/testbench.sv line 21
# MACRO ./sim.do PAUSED at line 7
