0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Mehmet Ali/Downloads/ALU_Decoder.sv,1706449286,systemVerilog,,C:/Users/Mehmet Ali/Downloads/PC_Logic.sv,,ALU_Decoder,,uvm,,,,,,
C:/Users/Mehmet Ali/Downloads/Decoder.sv,1706454590,systemVerilog,,C:/Users/Mehmet Ali/Downloads/Main_Decoder.sv,,Decoder,,uvm,,,,,,
C:/Users/Mehmet Ali/Downloads/Main_Decoder.sv,1706449288,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sim_1/new/TestBench_V1.sv,,Main_Decoder,,uvm,,,,,,
C:/Users/Mehmet Ali/Downloads/PC_Logic.sv,1706449287,systemVerilog,,C:/Users/Mehmet Ali/Downloads/Decoder.sv,,PC_Logic,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
,,,,,,,,,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sim_1/new/TestBench_V1.sv,1706461216,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sim_1/new/ALU_TB1.sv,,TestBench_V1,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/ALU.sv,1706454305,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/Ýnstruction Memory.sv,,ALU,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/ALUSrc.sv,1706435291,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/PCPlus2.sv,,ALUSrc,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/ControlUnit.sv,1706454546,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MUX4.sv,,ControlUnit,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/DataMemory.sv,1706434600,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/ProgramCounter.sv,,DataMemory,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/FullAdder.sv,1706381373,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/n_bitFullAdder.sv,,FullAdder,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MUX2.sv,1706433193,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MemtoReg.sv,,MUX2,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MUX4.sv,1706433196,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MUX2.sv,,MUX4,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MainModul.sv,1706461095,systemVerilog,,C:/Users/Mehmet Ali/Downloads/ALU_Decoder.sv,,MainModule,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MemtoReg.sv,1706385259,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/RegSrc0.sv,,MemtoReg,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/PCPlus1.sv,1706458938,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/MainModul.sv,,PCPlus1,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/PCPlus2.sv,1706458974,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/PCPlus1.sv,,PCPlus2,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/PCSrc.sv,1706432852,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/RegSrc1.sv,,PCSrc,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/ProgramCounter.sv,1706432626,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/ControlUnit.sv,,ProgramCounterFunction,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/RegSrc0.sv,1706441884,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/PCSrc.sv,,RegSrc0,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/RegSrc1.sv,1706441858,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/ALUSrc.sv,,RegSrc1,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/RegisterFile.sv,1706350505,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/DataMemory.sv,,RegisterFile,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/mikroArchitecture_TB.sv,1706435951,systemVerilog,,,,Microprocessor_tb,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/n_bitFullAdder.sv,1706381526,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/ALU.sv,,n_bitFulladder,,uvm,,,,,,
C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/Ýnstruction Memory.sv,1706448855,systemVerilog,,C:/Users/Mehmet Ali/Microarchitecture_V1/Microarchitecture_V1.srcs/sources_1/new/RegisterFile.sv,,InstructionMemory,,uvm,,,,,,
