INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/G/CODE/proj_Vivado/FPGA-Audio-Visualizer/Video/VGA_DRIVER_1/VGA_CODE_EXAMPLE.srcs/sources_1/new/pattern_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pattern_generator'
