# Cadence Genus(TM) Synthesis Solution, Version 16.22-s033_1, built Apr  5 2017

# Date: Fri Dec 08 16:30:52 2017
# Host: ellora (x86_64 w/Linux 3.10.0-693.5.2.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5-2623 v3 @ 3.00GHz 10240KB)
# OS:   Red Hat Enterprise Linux Server release 7.4 (Maipo)

source setup_design.tcl
# set design mkAdder128
# set design_folder adder
# set rtl_top_inst dut
# set libname tsmc65lp
# set do_power_opt true
# set do_clock_gating true
# set do_adv_opt false
# set save false
# set basename_prefix "100M_128"
# set backup_input false
# set project_base /homes/mrhamid/6888_prj/sim_syn
# set use_tcf false
# set use_vcd false
# set use_saif true
# set activity_filename $project_base/bsv/$design_folder/${design_folder}.saif
# set rtl_path [ list \
#    ${project_base}/bsv/$design_folder/vlog \
#    $::env(BLUESPECDIR)/Verilog \
#]
exit
