{
  "module_name": "dsi.xml.h",
  "hash_id": "720ef0adddb001c9a06feca94575f15471499b47a7217596130501ece6ac23ad",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/dsi/dsi.xml.h",
  "human_readable_source": "#ifndef DSI_XML\n#define DSI_XML\n\n \n\n\nenum dsi_traffic_mode {\n\tNON_BURST_SYNCH_PULSE = 0,\n\tNON_BURST_SYNCH_EVENT = 1,\n\tBURST_MODE = 2,\n};\n\nenum dsi_vid_dst_format {\n\tVID_DST_FORMAT_RGB565 = 0,\n\tVID_DST_FORMAT_RGB666 = 1,\n\tVID_DST_FORMAT_RGB666_LOOSE = 2,\n\tVID_DST_FORMAT_RGB888 = 3,\n};\n\nenum dsi_rgb_swap {\n\tSWAP_RGB = 0,\n\tSWAP_RBG = 1,\n\tSWAP_BGR = 2,\n\tSWAP_BRG = 3,\n\tSWAP_GRB = 4,\n\tSWAP_GBR = 5,\n};\n\nenum dsi_cmd_trigger {\n\tTRIGGER_NONE = 0,\n\tTRIGGER_SEOF = 1,\n\tTRIGGER_TE = 2,\n\tTRIGGER_SW = 4,\n\tTRIGGER_SW_SEOF = 5,\n\tTRIGGER_SW_TE = 6,\n};\n\nenum dsi_cmd_dst_format {\n\tCMD_DST_FORMAT_RGB111 = 0,\n\tCMD_DST_FORMAT_RGB332 = 3,\n\tCMD_DST_FORMAT_RGB444 = 4,\n\tCMD_DST_FORMAT_RGB565 = 6,\n\tCMD_DST_FORMAT_RGB666 = 7,\n\tCMD_DST_FORMAT_RGB888 = 8,\n};\n\nenum dsi_lane_swap {\n\tLANE_SWAP_0123 = 0,\n\tLANE_SWAP_3012 = 1,\n\tLANE_SWAP_2301 = 2,\n\tLANE_SWAP_1230 = 3,\n\tLANE_SWAP_0321 = 4,\n\tLANE_SWAP_1032 = 5,\n\tLANE_SWAP_2103 = 6,\n\tLANE_SWAP_3210 = 7,\n};\n\nenum video_config_bpp {\n\tVIDEO_CONFIG_18BPP = 0,\n\tVIDEO_CONFIG_24BPP = 1,\n};\n\nenum video_pattern_sel {\n\tVID_PRBS = 0,\n\tVID_INCREMENTAL = 1,\n\tVID_FIXED = 2,\n\tVID_MDSS_GENERAL_PATTERN = 3,\n};\n\nenum cmd_mdp_stream0_pattern_sel {\n\tCMD_MDP_PRBS = 0,\n\tCMD_MDP_INCREMENTAL = 1,\n\tCMD_MDP_FIXED = 2,\n\tCMD_MDP_MDSS_GENERAL_PATTERN = 3,\n};\n\nenum cmd_dma_pattern_sel {\n\tCMD_DMA_PRBS = 0,\n\tCMD_DMA_INCREMENTAL = 1,\n\tCMD_DMA_FIXED = 2,\n\tCMD_DMA_CUSTOM_PATTERN_DMA_FIFO = 3,\n};\n\n#define DSI_IRQ_CMD_DMA_DONE\t\t\t\t\t0x00000001\n#define DSI_IRQ_MASK_CMD_DMA_DONE\t\t\t\t0x00000002\n#define DSI_IRQ_CMD_MDP_DONE\t\t\t\t\t0x00000100\n#define DSI_IRQ_MASK_CMD_MDP_DONE\t\t\t\t0x00000200\n#define DSI_IRQ_VIDEO_DONE\t\t\t\t\t0x00010000\n#define DSI_IRQ_MASK_VIDEO_DONE\t\t\t\t\t0x00020000\n#define DSI_IRQ_BTA_DONE\t\t\t\t\t0x00100000\n#define DSI_IRQ_MASK_BTA_DONE\t\t\t\t\t0x00200000\n#define DSI_IRQ_ERROR\t\t\t\t\t\t0x01000000\n#define DSI_IRQ_MASK_ERROR\t\t\t\t\t0x02000000\n#define REG_DSI_6G_HW_VERSION\t\t\t\t\t0x00000000\n#define DSI_6G_HW_VERSION_MAJOR__MASK\t\t\t\t0xf0000000\n#define DSI_6G_HW_VERSION_MAJOR__SHIFT\t\t\t\t28\nstatic inline uint32_t DSI_6G_HW_VERSION_MAJOR(uint32_t val)\n{\n\treturn ((val) << DSI_6G_HW_VERSION_MAJOR__SHIFT) & DSI_6G_HW_VERSION_MAJOR__MASK;\n}\n#define DSI_6G_HW_VERSION_MINOR__MASK\t\t\t\t0x0fff0000\n#define DSI_6G_HW_VERSION_MINOR__SHIFT\t\t\t\t16\nstatic inline uint32_t DSI_6G_HW_VERSION_MINOR(uint32_t val)\n{\n\treturn ((val) << DSI_6G_HW_VERSION_MINOR__SHIFT) & DSI_6G_HW_VERSION_MINOR__MASK;\n}\n#define DSI_6G_HW_VERSION_STEP__MASK\t\t\t\t0x0000ffff\n#define DSI_6G_HW_VERSION_STEP__SHIFT\t\t\t\t0\nstatic inline uint32_t DSI_6G_HW_VERSION_STEP(uint32_t val)\n{\n\treturn ((val) << DSI_6G_HW_VERSION_STEP__SHIFT) & DSI_6G_HW_VERSION_STEP__MASK;\n}\n\n#define REG_DSI_CTRL\t\t\t\t\t\t0x00000000\n#define DSI_CTRL_ENABLE\t\t\t\t\t\t0x00000001\n#define DSI_CTRL_VID_MODE_EN\t\t\t\t\t0x00000002\n#define DSI_CTRL_CMD_MODE_EN\t\t\t\t\t0x00000004\n#define DSI_CTRL_LANE0\t\t\t\t\t\t0x00000010\n#define DSI_CTRL_LANE1\t\t\t\t\t\t0x00000020\n#define DSI_CTRL_LANE2\t\t\t\t\t\t0x00000040\n#define DSI_CTRL_LANE3\t\t\t\t\t\t0x00000080\n#define DSI_CTRL_CLK_EN\t\t\t\t\t\t0x00000100\n#define DSI_CTRL_ECC_CHECK\t\t\t\t\t0x00100000\n#define DSI_CTRL_CRC_CHECK\t\t\t\t\t0x01000000\n\n#define REG_DSI_STATUS0\t\t\t\t\t\t0x00000004\n#define DSI_STATUS0_CMD_MODE_ENGINE_BUSY\t\t\t0x00000001\n#define DSI_STATUS0_CMD_MODE_DMA_BUSY\t\t\t\t0x00000002\n#define DSI_STATUS0_CMD_MODE_MDP_BUSY\t\t\t\t0x00000004\n#define DSI_STATUS0_VIDEO_MODE_ENGINE_BUSY\t\t\t0x00000008\n#define DSI_STATUS0_DSI_BUSY\t\t\t\t\t0x00000010\n#define DSI_STATUS0_INTERLEAVE_OP_CONTENTION\t\t\t0x80000000\n\n#define REG_DSI_FIFO_STATUS\t\t\t\t\t0x00000008\n#define DSI_FIFO_STATUS_VIDEO_MDP_FIFO_OVERFLOW\t\t\t0x00000001\n#define DSI_FIFO_STATUS_VIDEO_MDP_FIFO_UNDERFLOW\t\t0x00000008\n#define DSI_FIFO_STATUS_CMD_MDP_FIFO_UNDERFLOW\t\t\t0x00000080\n#define DSI_FIFO_STATUS_CMD_DMA_FIFO_RD_WATERMARK_REACH\t\t0x00000100\n#define DSI_FIFO_STATUS_CMD_DMA_FIFO_WR_WATERMARK_REACH\t\t0x00000200\n#define DSI_FIFO_STATUS_CMD_DMA_FIFO_UNDERFLOW\t\t\t0x00000400\n#define DSI_FIFO_STATUS_DLN0_LP_FIFO_EMPTY\t\t\t0x00001000\n#define DSI_FIFO_STATUS_DLN0_LP_FIFO_FULL\t\t\t0x00002000\n#define DSI_FIFO_STATUS_DLN0_LP_FIFO_OVERFLOW\t\t\t0x00004000\n#define DSI_FIFO_STATUS_DLN0_HS_FIFO_EMPTY\t\t\t0x00010000\n#define DSI_FIFO_STATUS_DLN0_HS_FIFO_FULL\t\t\t0x00020000\n#define DSI_FIFO_STATUS_DLN0_HS_FIFO_OVERFLOW\t\t\t0x00040000\n#define DSI_FIFO_STATUS_DLN0_HS_FIFO_UNDERFLOW\t\t\t0x00080000\n#define DSI_FIFO_STATUS_DLN1_HS_FIFO_EMPTY\t\t\t0x00100000\n#define DSI_FIFO_STATUS_DLN1_HS_FIFO_FULL\t\t\t0x00200000\n#define DSI_FIFO_STATUS_DLN1_HS_FIFO_OVERFLOW\t\t\t0x00400000\n#define DSI_FIFO_STATUS_DLN1_HS_FIFO_UNDERFLOW\t\t\t0x00800000\n#define DSI_FIFO_STATUS_DLN2_HS_FIFO_EMPTY\t\t\t0x01000000\n#define DSI_FIFO_STATUS_DLN2_HS_FIFO_FULL\t\t\t0x02000000\n#define DSI_FIFO_STATUS_DLN2_HS_FIFO_OVERFLOW\t\t\t0x04000000\n#define DSI_FIFO_STATUS_DLN2_HS_FIFO_UNDERFLOW\t\t\t0x08000000\n#define DSI_FIFO_STATUS_DLN3_HS_FIFO_EMPTY\t\t\t0x10000000\n#define DSI_FIFO_STATUS_DLN3_HS_FIFO_FULL\t\t\t0x20000000\n#define DSI_FIFO_STATUS_DLN3_HS_FIFO_OVERFLOW\t\t\t0x40000000\n#define DSI_FIFO_STATUS_DLN3_HS_FIFO_UNDERFLOW\t\t\t0x80000000\n\n#define REG_DSI_VID_CFG0\t\t\t\t\t0x0000000c\n#define DSI_VID_CFG0_VIRT_CHANNEL__MASK\t\t\t\t0x00000003\n#define DSI_VID_CFG0_VIRT_CHANNEL__SHIFT\t\t\t0\nstatic inline uint32_t DSI_VID_CFG0_VIRT_CHANNEL(uint32_t val)\n{\n\treturn ((val) << DSI_VID_CFG0_VIRT_CHANNEL__SHIFT) & DSI_VID_CFG0_VIRT_CHANNEL__MASK;\n}\n#define DSI_VID_CFG0_DST_FORMAT__MASK\t\t\t\t0x00000030\n#define DSI_VID_CFG0_DST_FORMAT__SHIFT\t\t\t\t4\nstatic inline uint32_t DSI_VID_CFG0_DST_FORMAT(enum dsi_vid_dst_format val)\n{\n\treturn ((val) << DSI_VID_CFG0_DST_FORMAT__SHIFT) & DSI_VID_CFG0_DST_FORMAT__MASK;\n}\n#define DSI_VID_CFG0_TRAFFIC_MODE__MASK\t\t\t\t0x00000300\n#define DSI_VID_CFG0_TRAFFIC_MODE__SHIFT\t\t\t8\nstatic inline uint32_t DSI_VID_CFG0_TRAFFIC_MODE(enum dsi_traffic_mode val)\n{\n\treturn ((val) << DSI_VID_CFG0_TRAFFIC_MODE__SHIFT) & DSI_VID_CFG0_TRAFFIC_MODE__MASK;\n}\n#define DSI_VID_CFG0_BLLP_POWER_STOP\t\t\t\t0x00001000\n#define DSI_VID_CFG0_EOF_BLLP_POWER_STOP\t\t\t0x00008000\n#define DSI_VID_CFG0_HSA_POWER_STOP\t\t\t\t0x00010000\n#define DSI_VID_CFG0_HBP_POWER_STOP\t\t\t\t0x00100000\n#define DSI_VID_CFG0_HFP_POWER_STOP\t\t\t\t0x01000000\n#define DSI_VID_CFG0_PULSE_MODE_HSA_HE\t\t\t\t0x10000000\n\n#define REG_DSI_VID_CFG1\t\t\t\t\t0x0000001c\n#define DSI_VID_CFG1_R_SEL\t\t\t\t\t0x00000001\n#define DSI_VID_CFG1_G_SEL\t\t\t\t\t0x00000010\n#define DSI_VID_CFG1_B_SEL\t\t\t\t\t0x00000100\n#define DSI_VID_CFG1_RGB_SWAP__MASK\t\t\t\t0x00007000\n#define DSI_VID_CFG1_RGB_SWAP__SHIFT\t\t\t\t12\nstatic inline uint32_t DSI_VID_CFG1_RGB_SWAP(enum dsi_rgb_swap val)\n{\n\treturn ((val) << DSI_VID_CFG1_RGB_SWAP__SHIFT) & DSI_VID_CFG1_RGB_SWAP__MASK;\n}\n\n#define REG_DSI_ACTIVE_H\t\t\t\t\t0x00000020\n#define DSI_ACTIVE_H_START__MASK\t\t\t\t0x00000fff\n#define DSI_ACTIVE_H_START__SHIFT\t\t\t\t0\nstatic inline uint32_t DSI_ACTIVE_H_START(uint32_t val)\n{\n\treturn ((val) << DSI_ACTIVE_H_START__SHIFT) & DSI_ACTIVE_H_START__MASK;\n}\n#define DSI_ACTIVE_H_END__MASK\t\t\t\t\t0x0fff0000\n#define DSI_ACTIVE_H_END__SHIFT\t\t\t\t\t16\nstatic inline uint32_t DSI_ACTIVE_H_END(uint32_t val)\n{\n\treturn ((val) << DSI_ACTIVE_H_END__SHIFT) & DSI_ACTIVE_H_END__MASK;\n}\n\n#define REG_DSI_ACTIVE_V\t\t\t\t\t0x00000024\n#define DSI_ACTIVE_V_START__MASK\t\t\t\t0x00000fff\n#define DSI_ACTIVE_V_START__SHIFT\t\t\t\t0\nstatic inline uint32_t DSI_ACTIVE_V_START(uint32_t val)\n{\n\treturn ((val) << DSI_ACTIVE_V_START__SHIFT) & DSI_ACTIVE_V_START__MASK;\n}\n#define DSI_ACTIVE_V_END__MASK\t\t\t\t\t0x0fff0000\n#define DSI_ACTIVE_V_END__SHIFT\t\t\t\t\t16\nstatic inline uint32_t DSI_ACTIVE_V_END(uint32_t val)\n{\n\treturn ((val) << DSI_ACTIVE_V_END__SHIFT) & DSI_ACTIVE_V_END__MASK;\n}\n\n#define REG_DSI_TOTAL\t\t\t\t\t\t0x00000028\n#define DSI_TOTAL_H_TOTAL__MASK\t\t\t\t\t0x00000fff\n#define DSI_TOTAL_H_TOTAL__SHIFT\t\t\t\t0\nstatic inline uint32_t DSI_TOTAL_H_TOTAL(uint32_t val)\n{\n\treturn ((val) << DSI_TOTAL_H_TOTAL__SHIFT) & DSI_TOTAL_H_TOTAL__MASK;\n}\n#define DSI_TOTAL_V_TOTAL__MASK\t\t\t\t\t0x0fff0000\n#define DSI_TOTAL_V_TOTAL__SHIFT\t\t\t\t16\nstatic inline uint32_t DSI_TOTAL_V_TOTAL(uint32_t val)\n{\n\treturn ((val) << DSI_TOTAL_V_TOTAL__SHIFT) & DSI_TOTAL_V_TOTAL__MASK;\n}\n\n#define REG_DSI_ACTIVE_HSYNC\t\t\t\t\t0x0000002c\n#define DSI_ACTIVE_HSYNC_START__MASK\t\t\t\t0x00000fff\n#define DSI_ACTIVE_HSYNC_START__SHIFT\t\t\t\t0\nstatic inline uint32_t DSI_ACTIVE_HSYNC_START(uint32_t val)\n{\n\treturn ((val) << DSI_ACTIVE_HSYNC_START__SHIFT) & DSI_ACTIVE_HSYNC_START__MASK;\n}\n#define DSI_ACTIVE_HSYNC_END__MASK\t\t\t\t0x0fff0000\n#define DSI_ACTIVE_HSYNC_END__SHIFT\t\t\t\t16\nstatic inline uint32_t DSI_ACTIVE_HSYNC_END(uint32_t val)\n{\n\treturn ((val) << DSI_ACTIVE_HSYNC_END__SHIFT) & DSI_ACTIVE_HSYNC_END__MASK;\n}\n\n#define REG_DSI_ACTIVE_VSYNC_HPOS\t\t\t\t0x00000030\n#define DSI_ACTIVE_VSYNC_HPOS_START__MASK\t\t\t0x00000fff\n#define DSI_ACTIVE_VSYNC_HPOS_START__SHIFT\t\t\t0\nstatic inline uint32_t DSI_ACTIVE_VSYNC_HPOS_START(uint32_t val)\n{\n\treturn ((val) << DSI_ACTIVE_VSYNC_HPOS_START__SHIFT) & DSI_ACTIVE_VSYNC_HPOS_START__MASK;\n}\n#define DSI_ACTIVE_VSYNC_HPOS_END__MASK\t\t\t\t0x0fff0000\n#define DSI_ACTIVE_VSYNC_HPOS_END__SHIFT\t\t\t16\nstatic inline uint32_t DSI_ACTIVE_VSYNC_HPOS_END(uint32_t val)\n{\n\treturn ((val) << DSI_ACTIVE_VSYNC_HPOS_END__SHIFT) & DSI_ACTIVE_VSYNC_HPOS_END__MASK;\n}\n\n#define REG_DSI_ACTIVE_VSYNC_VPOS\t\t\t\t0x00000034\n#define DSI_ACTIVE_VSYNC_VPOS_START__MASK\t\t\t0x00000fff\n#define DSI_ACTIVE_VSYNC_VPOS_START__SHIFT\t\t\t0\nstatic inline uint32_t DSI_ACTIVE_VSYNC_VPOS_START(uint32_t val)\n{\n\treturn ((val) << DSI_ACTIVE_VSYNC_VPOS_START__SHIFT) & DSI_ACTIVE_VSYNC_VPOS_START__MASK;\n}\n#define DSI_ACTIVE_VSYNC_VPOS_END__MASK\t\t\t\t0x0fff0000\n#define DSI_ACTIVE_VSYNC_VPOS_END__SHIFT\t\t\t16\nstatic inline uint32_t DSI_ACTIVE_VSYNC_VPOS_END(uint32_t val)\n{\n\treturn ((val) << DSI_ACTIVE_VSYNC_VPOS_END__SHIFT) & DSI_ACTIVE_VSYNC_VPOS_END__MASK;\n}\n\n#define REG_DSI_CMD_DMA_CTRL\t\t\t\t\t0x00000038\n#define DSI_CMD_DMA_CTRL_BROADCAST_EN\t\t\t\t0x80000000\n#define DSI_CMD_DMA_CTRL_FROM_FRAME_BUFFER\t\t\t0x10000000\n#define DSI_CMD_DMA_CTRL_LOW_POWER\t\t\t\t0x04000000\n\n#define REG_DSI_CMD_CFG0\t\t\t\t\t0x0000003c\n#define DSI_CMD_CFG0_DST_FORMAT__MASK\t\t\t\t0x0000000f\n#define DSI_CMD_CFG0_DST_FORMAT__SHIFT\t\t\t\t0\nstatic inline uint32_t DSI_CMD_CFG0_DST_FORMAT(enum dsi_cmd_dst_format val)\n{\n\treturn ((val) << DSI_CMD_CFG0_DST_FORMAT__SHIFT) & DSI_CMD_CFG0_DST_FORMAT__MASK;\n}\n#define DSI_CMD_CFG0_R_SEL\t\t\t\t\t0x00000010\n#define DSI_CMD_CFG0_G_SEL\t\t\t\t\t0x00000100\n#define DSI_CMD_CFG0_B_SEL\t\t\t\t\t0x00001000\n#define DSI_CMD_CFG0_INTERLEAVE_MAX__MASK\t\t\t0x00f00000\n#define DSI_CMD_CFG0_INTERLEAVE_MAX__SHIFT\t\t\t20\nstatic inline uint32_t DSI_CMD_CFG0_INTERLEAVE_MAX(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_CFG0_INTERLEAVE_MAX__SHIFT) & DSI_CMD_CFG0_INTERLEAVE_MAX__MASK;\n}\n#define DSI_CMD_CFG0_RGB_SWAP__MASK\t\t\t\t0x00070000\n#define DSI_CMD_CFG0_RGB_SWAP__SHIFT\t\t\t\t16\nstatic inline uint32_t DSI_CMD_CFG0_RGB_SWAP(enum dsi_rgb_swap val)\n{\n\treturn ((val) << DSI_CMD_CFG0_RGB_SWAP__SHIFT) & DSI_CMD_CFG0_RGB_SWAP__MASK;\n}\n\n#define REG_DSI_CMD_CFG1\t\t\t\t\t0x00000040\n#define DSI_CMD_CFG1_WR_MEM_START__MASK\t\t\t\t0x000000ff\n#define DSI_CMD_CFG1_WR_MEM_START__SHIFT\t\t\t0\nstatic inline uint32_t DSI_CMD_CFG1_WR_MEM_START(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_CFG1_WR_MEM_START__SHIFT) & DSI_CMD_CFG1_WR_MEM_START__MASK;\n}\n#define DSI_CMD_CFG1_WR_MEM_CONTINUE__MASK\t\t\t0x0000ff00\n#define DSI_CMD_CFG1_WR_MEM_CONTINUE__SHIFT\t\t\t8\nstatic inline uint32_t DSI_CMD_CFG1_WR_MEM_CONTINUE(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_CFG1_WR_MEM_CONTINUE__SHIFT) & DSI_CMD_CFG1_WR_MEM_CONTINUE__MASK;\n}\n#define DSI_CMD_CFG1_INSERT_DCS_COMMAND\t\t\t\t0x00010000\n\n#define REG_DSI_DMA_BASE\t\t\t\t\t0x00000044\n\n#define REG_DSI_DMA_LEN\t\t\t\t\t\t0x00000048\n\n#define REG_DSI_CMD_MDP_STREAM0_CTRL\t\t\t\t0x00000054\n#define DSI_CMD_MDP_STREAM0_CTRL_DATA_TYPE__MASK\t\t0x0000003f\n#define DSI_CMD_MDP_STREAM0_CTRL_DATA_TYPE__SHIFT\t\t0\nstatic inline uint32_t DSI_CMD_MDP_STREAM0_CTRL_DATA_TYPE(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MDP_STREAM0_CTRL_DATA_TYPE__SHIFT) & DSI_CMD_MDP_STREAM0_CTRL_DATA_TYPE__MASK;\n}\n#define DSI_CMD_MDP_STREAM0_CTRL_VIRTUAL_CHANNEL__MASK\t\t0x00000300\n#define DSI_CMD_MDP_STREAM0_CTRL_VIRTUAL_CHANNEL__SHIFT\t\t8\nstatic inline uint32_t DSI_CMD_MDP_STREAM0_CTRL_VIRTUAL_CHANNEL(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MDP_STREAM0_CTRL_VIRTUAL_CHANNEL__SHIFT) & DSI_CMD_MDP_STREAM0_CTRL_VIRTUAL_CHANNEL__MASK;\n}\n#define DSI_CMD_MDP_STREAM0_CTRL_WORD_COUNT__MASK\t\t0xffff0000\n#define DSI_CMD_MDP_STREAM0_CTRL_WORD_COUNT__SHIFT\t\t16\nstatic inline uint32_t DSI_CMD_MDP_STREAM0_CTRL_WORD_COUNT(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MDP_STREAM0_CTRL_WORD_COUNT__SHIFT) & DSI_CMD_MDP_STREAM0_CTRL_WORD_COUNT__MASK;\n}\n\n#define REG_DSI_CMD_MDP_STREAM0_TOTAL\t\t\t\t0x00000058\n#define DSI_CMD_MDP_STREAM0_TOTAL_H_TOTAL__MASK\t\t\t0x00000fff\n#define DSI_CMD_MDP_STREAM0_TOTAL_H_TOTAL__SHIFT\t\t0\nstatic inline uint32_t DSI_CMD_MDP_STREAM0_TOTAL_H_TOTAL(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MDP_STREAM0_TOTAL_H_TOTAL__SHIFT) & DSI_CMD_MDP_STREAM0_TOTAL_H_TOTAL__MASK;\n}\n#define DSI_CMD_MDP_STREAM0_TOTAL_V_TOTAL__MASK\t\t\t0x0fff0000\n#define DSI_CMD_MDP_STREAM0_TOTAL_V_TOTAL__SHIFT\t\t16\nstatic inline uint32_t DSI_CMD_MDP_STREAM0_TOTAL_V_TOTAL(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MDP_STREAM0_TOTAL_V_TOTAL__SHIFT) & DSI_CMD_MDP_STREAM0_TOTAL_V_TOTAL__MASK;\n}\n\n#define REG_DSI_CMD_MDP_STREAM1_CTRL\t\t\t\t0x0000005c\n#define DSI_CMD_MDP_STREAM1_CTRL_DATA_TYPE__MASK\t\t0x0000003f\n#define DSI_CMD_MDP_STREAM1_CTRL_DATA_TYPE__SHIFT\t\t0\nstatic inline uint32_t DSI_CMD_MDP_STREAM1_CTRL_DATA_TYPE(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MDP_STREAM1_CTRL_DATA_TYPE__SHIFT) & DSI_CMD_MDP_STREAM1_CTRL_DATA_TYPE__MASK;\n}\n#define DSI_CMD_MDP_STREAM1_CTRL_VIRTUAL_CHANNEL__MASK\t\t0x00000300\n#define DSI_CMD_MDP_STREAM1_CTRL_VIRTUAL_CHANNEL__SHIFT\t\t8\nstatic inline uint32_t DSI_CMD_MDP_STREAM1_CTRL_VIRTUAL_CHANNEL(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MDP_STREAM1_CTRL_VIRTUAL_CHANNEL__SHIFT) & DSI_CMD_MDP_STREAM1_CTRL_VIRTUAL_CHANNEL__MASK;\n}\n#define DSI_CMD_MDP_STREAM1_CTRL_WORD_COUNT__MASK\t\t0xffff0000\n#define DSI_CMD_MDP_STREAM1_CTRL_WORD_COUNT__SHIFT\t\t16\nstatic inline uint32_t DSI_CMD_MDP_STREAM1_CTRL_WORD_COUNT(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MDP_STREAM1_CTRL_WORD_COUNT__SHIFT) & DSI_CMD_MDP_STREAM1_CTRL_WORD_COUNT__MASK;\n}\n\n#define REG_DSI_CMD_MDP_STREAM1_TOTAL\t\t\t\t0x00000060\n#define DSI_CMD_MDP_STREAM1_TOTAL_H_TOTAL__MASK\t\t\t0x0000ffff\n#define DSI_CMD_MDP_STREAM1_TOTAL_H_TOTAL__SHIFT\t\t0\nstatic inline uint32_t DSI_CMD_MDP_STREAM1_TOTAL_H_TOTAL(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MDP_STREAM1_TOTAL_H_TOTAL__SHIFT) & DSI_CMD_MDP_STREAM1_TOTAL_H_TOTAL__MASK;\n}\n#define DSI_CMD_MDP_STREAM1_TOTAL_V_TOTAL__MASK\t\t\t0xffff0000\n#define DSI_CMD_MDP_STREAM1_TOTAL_V_TOTAL__SHIFT\t\t16\nstatic inline uint32_t DSI_CMD_MDP_STREAM1_TOTAL_V_TOTAL(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MDP_STREAM1_TOTAL_V_TOTAL__SHIFT) & DSI_CMD_MDP_STREAM1_TOTAL_V_TOTAL__MASK;\n}\n\n#define REG_DSI_ACK_ERR_STATUS\t\t\t\t\t0x00000064\n\nstatic inline uint32_t REG_DSI_RDBK(uint32_t i0) { return 0x00000068 + 0x4*i0; }\n\nstatic inline uint32_t REG_DSI_RDBK_DATA(uint32_t i0) { return 0x00000068 + 0x4*i0; }\n\n#define REG_DSI_TRIG_CTRL\t\t\t\t\t0x00000080\n#define DSI_TRIG_CTRL_DMA_TRIGGER__MASK\t\t\t\t0x00000007\n#define DSI_TRIG_CTRL_DMA_TRIGGER__SHIFT\t\t\t0\nstatic inline uint32_t DSI_TRIG_CTRL_DMA_TRIGGER(enum dsi_cmd_trigger val)\n{\n\treturn ((val) << DSI_TRIG_CTRL_DMA_TRIGGER__SHIFT) & DSI_TRIG_CTRL_DMA_TRIGGER__MASK;\n}\n#define DSI_TRIG_CTRL_MDP_TRIGGER__MASK\t\t\t\t0x00000070\n#define DSI_TRIG_CTRL_MDP_TRIGGER__SHIFT\t\t\t4\nstatic inline uint32_t DSI_TRIG_CTRL_MDP_TRIGGER(enum dsi_cmd_trigger val)\n{\n\treturn ((val) << DSI_TRIG_CTRL_MDP_TRIGGER__SHIFT) & DSI_TRIG_CTRL_MDP_TRIGGER__MASK;\n}\n#define DSI_TRIG_CTRL_STREAM__MASK\t\t\t\t0x00000300\n#define DSI_TRIG_CTRL_STREAM__SHIFT\t\t\t\t8\nstatic inline uint32_t DSI_TRIG_CTRL_STREAM(uint32_t val)\n{\n\treturn ((val) << DSI_TRIG_CTRL_STREAM__SHIFT) & DSI_TRIG_CTRL_STREAM__MASK;\n}\n#define DSI_TRIG_CTRL_BLOCK_DMA_WITHIN_FRAME\t\t\t0x00001000\n#define DSI_TRIG_CTRL_TE\t\t\t\t\t0x80000000\n\n#define REG_DSI_TRIG_DMA\t\t\t\t\t0x0000008c\n\n#define REG_DSI_DLN0_PHY_ERR\t\t\t\t\t0x000000b0\n#define DSI_DLN0_PHY_ERR_DLN0_ERR_ESC\t\t\t\t0x00000001\n#define DSI_DLN0_PHY_ERR_DLN0_ERR_SYNC_ESC\t\t\t0x00000010\n#define DSI_DLN0_PHY_ERR_DLN0_ERR_CONTROL\t\t\t0x00000100\n#define DSI_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP0\t\t0x00001000\n#define DSI_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP1\t\t0x00010000\n\n#define REG_DSI_LP_TIMER_CTRL\t\t\t\t\t0x000000b4\n#define DSI_LP_TIMER_CTRL_LP_RX_TO__MASK\t\t\t0x0000ffff\n#define DSI_LP_TIMER_CTRL_LP_RX_TO__SHIFT\t\t\t0\nstatic inline uint32_t DSI_LP_TIMER_CTRL_LP_RX_TO(uint32_t val)\n{\n\treturn ((val) << DSI_LP_TIMER_CTRL_LP_RX_TO__SHIFT) & DSI_LP_TIMER_CTRL_LP_RX_TO__MASK;\n}\n#define DSI_LP_TIMER_CTRL_BTA_TO__MASK\t\t\t\t0xffff0000\n#define DSI_LP_TIMER_CTRL_BTA_TO__SHIFT\t\t\t\t16\nstatic inline uint32_t DSI_LP_TIMER_CTRL_BTA_TO(uint32_t val)\n{\n\treturn ((val) << DSI_LP_TIMER_CTRL_BTA_TO__SHIFT) & DSI_LP_TIMER_CTRL_BTA_TO__MASK;\n}\n\n#define REG_DSI_HS_TIMER_CTRL\t\t\t\t\t0x000000b8\n#define DSI_HS_TIMER_CTRL_HS_TX_TO__MASK\t\t\t0x0000ffff\n#define DSI_HS_TIMER_CTRL_HS_TX_TO__SHIFT\t\t\t0\nstatic inline uint32_t DSI_HS_TIMER_CTRL_HS_TX_TO(uint32_t val)\n{\n\treturn ((val) << DSI_HS_TIMER_CTRL_HS_TX_TO__SHIFT) & DSI_HS_TIMER_CTRL_HS_TX_TO__MASK;\n}\n#define DSI_HS_TIMER_CTRL_TIMER_RESOLUTION__MASK\t\t0x000f0000\n#define DSI_HS_TIMER_CTRL_TIMER_RESOLUTION__SHIFT\t\t16\nstatic inline uint32_t DSI_HS_TIMER_CTRL_TIMER_RESOLUTION(uint32_t val)\n{\n\treturn ((val) << DSI_HS_TIMER_CTRL_TIMER_RESOLUTION__SHIFT) & DSI_HS_TIMER_CTRL_TIMER_RESOLUTION__MASK;\n}\n#define DSI_HS_TIMER_CTRL_HS_TX_TO_STOP_EN\t\t\t0x10000000\n\n#define REG_DSI_TIMEOUT_STATUS\t\t\t\t\t0x000000bc\n\n#define REG_DSI_CLKOUT_TIMING_CTRL\t\t\t\t0x000000c0\n#define DSI_CLKOUT_TIMING_CTRL_T_CLK_PRE__MASK\t\t\t0x0000003f\n#define DSI_CLKOUT_TIMING_CTRL_T_CLK_PRE__SHIFT\t\t\t0\nstatic inline uint32_t DSI_CLKOUT_TIMING_CTRL_T_CLK_PRE(uint32_t val)\n{\n\treturn ((val) << DSI_CLKOUT_TIMING_CTRL_T_CLK_PRE__SHIFT) & DSI_CLKOUT_TIMING_CTRL_T_CLK_PRE__MASK;\n}\n#define DSI_CLKOUT_TIMING_CTRL_T_CLK_POST__MASK\t\t\t0x00003f00\n#define DSI_CLKOUT_TIMING_CTRL_T_CLK_POST__SHIFT\t\t8\nstatic inline uint32_t DSI_CLKOUT_TIMING_CTRL_T_CLK_POST(uint32_t val)\n{\n\treturn ((val) << DSI_CLKOUT_TIMING_CTRL_T_CLK_POST__SHIFT) & DSI_CLKOUT_TIMING_CTRL_T_CLK_POST__MASK;\n}\n\n#define REG_DSI_EOT_PACKET_CTRL\t\t\t\t\t0x000000c8\n#define DSI_EOT_PACKET_CTRL_TX_EOT_APPEND\t\t\t0x00000001\n#define DSI_EOT_PACKET_CTRL_RX_EOT_IGNORE\t\t\t0x00000010\n\n#define REG_DSI_LANE_STATUS\t\t\t\t\t0x000000a4\n#define DSI_LANE_STATUS_DLN0_STOPSTATE\t\t\t\t0x00000001\n#define DSI_LANE_STATUS_DLN1_STOPSTATE\t\t\t\t0x00000002\n#define DSI_LANE_STATUS_DLN2_STOPSTATE\t\t\t\t0x00000004\n#define DSI_LANE_STATUS_DLN3_STOPSTATE\t\t\t\t0x00000008\n#define DSI_LANE_STATUS_CLKLN_STOPSTATE\t\t\t\t0x00000010\n#define DSI_LANE_STATUS_DLN0_ULPS_ACTIVE_NOT\t\t\t0x00000100\n#define DSI_LANE_STATUS_DLN1_ULPS_ACTIVE_NOT\t\t\t0x00000200\n#define DSI_LANE_STATUS_DLN2_ULPS_ACTIVE_NOT\t\t\t0x00000400\n#define DSI_LANE_STATUS_DLN3_ULPS_ACTIVE_NOT\t\t\t0x00000800\n#define DSI_LANE_STATUS_CLKLN_ULPS_ACTIVE_NOT\t\t\t0x00001000\n#define DSI_LANE_STATUS_DLN0_DIRECTION\t\t\t\t0x00010000\n\n#define REG_DSI_LANE_CTRL\t\t\t\t\t0x000000a8\n#define DSI_LANE_CTRL_HS_REQ_SEL_PHY\t\t\t\t0x01000000\n#define DSI_LANE_CTRL_CLKLN_HS_FORCE_REQUEST\t\t\t0x10000000\n\n#define REG_DSI_LANE_SWAP_CTRL\t\t\t\t\t0x000000ac\n#define DSI_LANE_SWAP_CTRL_DLN_SWAP_SEL__MASK\t\t\t0x00000007\n#define DSI_LANE_SWAP_CTRL_DLN_SWAP_SEL__SHIFT\t\t\t0\nstatic inline uint32_t DSI_LANE_SWAP_CTRL_DLN_SWAP_SEL(enum dsi_lane_swap val)\n{\n\treturn ((val) << DSI_LANE_SWAP_CTRL_DLN_SWAP_SEL__SHIFT) & DSI_LANE_SWAP_CTRL_DLN_SWAP_SEL__MASK;\n}\n\n#define REG_DSI_ERR_INT_MASK0\t\t\t\t\t0x00000108\n\n#define REG_DSI_INTR_CTRL\t\t\t\t\t0x0000010c\n\n#define REG_DSI_RESET\t\t\t\t\t\t0x00000114\n\n#define REG_DSI_CLK_CTRL\t\t\t\t\t0x00000118\n#define DSI_CLK_CTRL_AHBS_HCLK_ON\t\t\t\t0x00000001\n#define DSI_CLK_CTRL_AHBM_SCLK_ON\t\t\t\t0x00000002\n#define DSI_CLK_CTRL_PCLK_ON\t\t\t\t\t0x00000004\n#define DSI_CLK_CTRL_DSICLK_ON\t\t\t\t\t0x00000008\n#define DSI_CLK_CTRL_BYTECLK_ON\t\t\t\t\t0x00000010\n#define DSI_CLK_CTRL_ESCCLK_ON\t\t\t\t\t0x00000020\n#define DSI_CLK_CTRL_FORCE_ON_DYN_AHBM_HCLK\t\t\t0x00000200\n\n#define REG_DSI_CLK_STATUS\t\t\t\t\t0x0000011c\n#define DSI_CLK_STATUS_DSI_AON_AHBM_HCLK_ACTIVE\t\t\t0x00000001\n#define DSI_CLK_STATUS_DSI_DYN_AHBM_HCLK_ACTIVE\t\t\t0x00000002\n#define DSI_CLK_STATUS_DSI_AON_AHBS_HCLK_ACTIVE\t\t\t0x00000004\n#define DSI_CLK_STATUS_DSI_DYN_AHBS_HCLK_ACTIVE\t\t\t0x00000008\n#define DSI_CLK_STATUS_DSI_AON_DSICLK_ACTIVE\t\t\t0x00000010\n#define DSI_CLK_STATUS_DSI_DYN_DSICLK_ACTIVE\t\t\t0x00000020\n#define DSI_CLK_STATUS_DSI_AON_BYTECLK_ACTIVE\t\t\t0x00000040\n#define DSI_CLK_STATUS_DSI_DYN_BYTECLK_ACTIVE\t\t\t0x00000080\n#define DSI_CLK_STATUS_DSI_AON_ESCCLK_ACTIVE\t\t\t0x00000100\n#define DSI_CLK_STATUS_DSI_AON_PCLK_ACTIVE\t\t\t0x00000200\n#define DSI_CLK_STATUS_DSI_DYN_PCLK_ACTIVE\t\t\t0x00000400\n#define DSI_CLK_STATUS_DSI_DYN_CMD_PCLK_ACTIVE\t\t\t0x00001000\n#define DSI_CLK_STATUS_DSI_CMD_PCLK_ACTIVE\t\t\t0x00002000\n#define DSI_CLK_STATUS_DSI_VID_PCLK_ACTIVE\t\t\t0x00004000\n#define DSI_CLK_STATUS_DSI_CAM_BIST_PCLK_ACT\t\t\t0x00008000\n#define DSI_CLK_STATUS_PLL_UNLOCKED\t\t\t\t0x00010000\n\n#define REG_DSI_PHY_RESET\t\t\t\t\t0x00000128\n#define DSI_PHY_RESET_RESET\t\t\t\t\t0x00000001\n\n#define REG_DSI_TEST_PATTERN_GEN_VIDEO_INIT_VAL\t\t\t0x00000160\n\n#define REG_DSI_TPG_MAIN_CONTROL\t\t\t\t0x00000198\n#define DSI_TPG_MAIN_CONTROL_CHECKERED_RECTANGLE_PATTERN\t0x00000100\n\n#define REG_DSI_TPG_VIDEO_CONFIG\t\t\t\t0x000001a0\n#define DSI_TPG_VIDEO_CONFIG_BPP__MASK\t\t\t\t0x00000003\n#define DSI_TPG_VIDEO_CONFIG_BPP__SHIFT\t\t\t\t0\nstatic inline uint32_t DSI_TPG_VIDEO_CONFIG_BPP(enum video_config_bpp val)\n{\n\treturn ((val) << DSI_TPG_VIDEO_CONFIG_BPP__SHIFT) & DSI_TPG_VIDEO_CONFIG_BPP__MASK;\n}\n#define DSI_TPG_VIDEO_CONFIG_RGB\t\t\t\t0x00000004\n\n#define REG_DSI_TEST_PATTERN_GEN_CTRL\t\t\t\t0x00000158\n#define DSI_TEST_PATTERN_GEN_CTRL_CMD_DMA_PATTERN_SEL__MASK\t0x00030000\n#define DSI_TEST_PATTERN_GEN_CTRL_CMD_DMA_PATTERN_SEL__SHIFT\t16\nstatic inline uint32_t DSI_TEST_PATTERN_GEN_CTRL_CMD_DMA_PATTERN_SEL(enum cmd_dma_pattern_sel val)\n{\n\treturn ((val) << DSI_TEST_PATTERN_GEN_CTRL_CMD_DMA_PATTERN_SEL__SHIFT) & DSI_TEST_PATTERN_GEN_CTRL_CMD_DMA_PATTERN_SEL__MASK;\n}\n#define DSI_TEST_PATTERN_GEN_CTRL_CMD_MDP_STREAM0_PATTERN_SEL__MASK\t0x00000300\n#define DSI_TEST_PATTERN_GEN_CTRL_CMD_MDP_STREAM0_PATTERN_SEL__SHIFT\t8\nstatic inline uint32_t DSI_TEST_PATTERN_GEN_CTRL_CMD_MDP_STREAM0_PATTERN_SEL(enum cmd_mdp_stream0_pattern_sel val)\n{\n\treturn ((val) << DSI_TEST_PATTERN_GEN_CTRL_CMD_MDP_STREAM0_PATTERN_SEL__SHIFT) & DSI_TEST_PATTERN_GEN_CTRL_CMD_MDP_STREAM0_PATTERN_SEL__MASK;\n}\n#define DSI_TEST_PATTERN_GEN_CTRL_VIDEO_PATTERN_SEL__MASK\t0x00000030\n#define DSI_TEST_PATTERN_GEN_CTRL_VIDEO_PATTERN_SEL__SHIFT\t4\nstatic inline uint32_t DSI_TEST_PATTERN_GEN_CTRL_VIDEO_PATTERN_SEL(enum video_pattern_sel val)\n{\n\treturn ((val) << DSI_TEST_PATTERN_GEN_CTRL_VIDEO_PATTERN_SEL__SHIFT) & DSI_TEST_PATTERN_GEN_CTRL_VIDEO_PATTERN_SEL__MASK;\n}\n#define DSI_TEST_PATTERN_GEN_CTRL_TPG_DMA_FIFO_MODE\t\t0x00000004\n#define DSI_TEST_PATTERN_GEN_CTRL_CMD_DMA_TPG_EN\t\t0x00000002\n#define DSI_TEST_PATTERN_GEN_CTRL_EN\t\t\t\t0x00000001\n\n#define REG_DSI_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0\t\t0x00000168\n\n#define REG_DSI_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER\t\t0x00000180\n#define DSI_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_SW_TRIGGER\t0x00000001\n\n#define REG_DSI_TPG_MAIN_CONTROL2\t\t\t\t0x0000019c\n#define DSI_TPG_MAIN_CONTROL2_CMD_MDP0_CHECKERED_RECTANGLE_PATTERN\t0x00000080\n#define DSI_TPG_MAIN_CONTROL2_CMD_MDP1_CHECKERED_RECTANGLE_PATTERN\t0x00010000\n#define DSI_TPG_MAIN_CONTROL2_CMD_MDP2_CHECKERED_RECTANGLE_PATTERN\t0x02000000\n\n#define REG_DSI_T_CLK_PRE_EXTEND\t\t\t\t0x0000017c\n#define DSI_T_CLK_PRE_EXTEND_INC_BY_2_BYTECLK\t\t\t0x00000001\n\n#define REG_DSI_CMD_MODE_MDP_CTRL2\t\t\t\t0x000001b4\n#define DSI_CMD_MODE_MDP_CTRL2_DST_FORMAT2__MASK\t\t0x0000000f\n#define DSI_CMD_MODE_MDP_CTRL2_DST_FORMAT2__SHIFT\t\t0\nstatic inline uint32_t DSI_CMD_MODE_MDP_CTRL2_DST_FORMAT2(enum dsi_cmd_dst_format val)\n{\n\treturn ((val) << DSI_CMD_MODE_MDP_CTRL2_DST_FORMAT2__SHIFT) & DSI_CMD_MODE_MDP_CTRL2_DST_FORMAT2__MASK;\n}\n#define DSI_CMD_MODE_MDP_CTRL2_R_SEL\t\t\t\t0x00000010\n#define DSI_CMD_MODE_MDP_CTRL2_G_SEL\t\t\t\t0x00000020\n#define DSI_CMD_MODE_MDP_CTRL2_B_SEL\t\t\t\t0x00000040\n#define DSI_CMD_MODE_MDP_CTRL2_BYTE_MSB_LSB_FLIP\t\t0x00000080\n#define DSI_CMD_MODE_MDP_CTRL2_RGB_SWAP__MASK\t\t\t0x00000700\n#define DSI_CMD_MODE_MDP_CTRL2_RGB_SWAP__SHIFT\t\t\t8\nstatic inline uint32_t DSI_CMD_MODE_MDP_CTRL2_RGB_SWAP(enum dsi_rgb_swap val)\n{\n\treturn ((val) << DSI_CMD_MODE_MDP_CTRL2_RGB_SWAP__SHIFT) & DSI_CMD_MODE_MDP_CTRL2_RGB_SWAP__MASK;\n}\n#define DSI_CMD_MODE_MDP_CTRL2_INPUT_RGB_SWAP__MASK\t\t0x00007000\n#define DSI_CMD_MODE_MDP_CTRL2_INPUT_RGB_SWAP__SHIFT\t\t12\nstatic inline uint32_t DSI_CMD_MODE_MDP_CTRL2_INPUT_RGB_SWAP(enum dsi_rgb_swap val)\n{\n\treturn ((val) << DSI_CMD_MODE_MDP_CTRL2_INPUT_RGB_SWAP__SHIFT) & DSI_CMD_MODE_MDP_CTRL2_INPUT_RGB_SWAP__MASK;\n}\n#define DSI_CMD_MODE_MDP_CTRL2_BURST_MODE\t\t\t0x00010000\n\n#define REG_DSI_CMD_MODE_MDP_STREAM2_CTRL\t\t\t0x000001b8\n#define DSI_CMD_MODE_MDP_STREAM2_CTRL_DATA_TYPE__MASK\t\t0x0000003f\n#define DSI_CMD_MODE_MDP_STREAM2_CTRL_DATA_TYPE__SHIFT\t\t0\nstatic inline uint32_t DSI_CMD_MODE_MDP_STREAM2_CTRL_DATA_TYPE(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MODE_MDP_STREAM2_CTRL_DATA_TYPE__SHIFT) & DSI_CMD_MODE_MDP_STREAM2_CTRL_DATA_TYPE__MASK;\n}\n#define DSI_CMD_MODE_MDP_STREAM2_CTRL_VIRTUAL_CHANNEL__MASK\t0x00000300\n#define DSI_CMD_MODE_MDP_STREAM2_CTRL_VIRTUAL_CHANNEL__SHIFT\t8\nstatic inline uint32_t DSI_CMD_MODE_MDP_STREAM2_CTRL_VIRTUAL_CHANNEL(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MODE_MDP_STREAM2_CTRL_VIRTUAL_CHANNEL__SHIFT) & DSI_CMD_MODE_MDP_STREAM2_CTRL_VIRTUAL_CHANNEL__MASK;\n}\n#define DSI_CMD_MODE_MDP_STREAM2_CTRL_WORD_COUNT__MASK\t\t0xffff0000\n#define DSI_CMD_MODE_MDP_STREAM2_CTRL_WORD_COUNT__SHIFT\t\t16\nstatic inline uint32_t DSI_CMD_MODE_MDP_STREAM2_CTRL_WORD_COUNT(uint32_t val)\n{\n\treturn ((val) << DSI_CMD_MODE_MDP_STREAM2_CTRL_WORD_COUNT__SHIFT) & DSI_CMD_MODE_MDP_STREAM2_CTRL_WORD_COUNT__MASK;\n}\n\n#define REG_DSI_RDBK_DATA_CTRL\t\t\t\t\t0x000001d0\n#define DSI_RDBK_DATA_CTRL_COUNT__MASK\t\t\t\t0x00ff0000\n#define DSI_RDBK_DATA_CTRL_COUNT__SHIFT\t\t\t\t16\nstatic inline uint32_t DSI_RDBK_DATA_CTRL_COUNT(uint32_t val)\n{\n\treturn ((val) << DSI_RDBK_DATA_CTRL_COUNT__SHIFT) & DSI_RDBK_DATA_CTRL_COUNT__MASK;\n}\n#define DSI_RDBK_DATA_CTRL_CLR\t\t\t\t\t0x00000001\n\n#define REG_DSI_VERSION\t\t\t\t\t\t0x000001f0\n#define DSI_VERSION_MAJOR__MASK\t\t\t\t\t0xff000000\n#define DSI_VERSION_MAJOR__SHIFT\t\t\t\t24\nstatic inline uint32_t DSI_VERSION_MAJOR(uint32_t val)\n{\n\treturn ((val) << DSI_VERSION_MAJOR__SHIFT) & DSI_VERSION_MAJOR__MASK;\n}\n\n#define REG_DSI_CPHY_MODE_CTRL\t\t\t\t\t0x000002d4\n\n#define REG_DSI_VIDEO_COMPRESSION_MODE_CTRL\t\t\t0x0000029c\n#define DSI_VIDEO_COMPRESSION_MODE_CTRL_WC__MASK\t\t0xffff0000\n#define DSI_VIDEO_COMPRESSION_MODE_CTRL_WC__SHIFT\t\t16\nstatic inline uint32_t DSI_VIDEO_COMPRESSION_MODE_CTRL_WC(uint32_t val)\n{\n\treturn ((val) << DSI_VIDEO_COMPRESSION_MODE_CTRL_WC__SHIFT) & DSI_VIDEO_COMPRESSION_MODE_CTRL_WC__MASK;\n}\n#define DSI_VIDEO_COMPRESSION_MODE_CTRL_DATATYPE__MASK\t\t0x00003f00\n#define DSI_VIDEO_COMPRESSION_MODE_CTRL_DATATYPE__SHIFT\t\t8\nstatic inline uint32_t DSI_VIDEO_COMPRESSION_MODE_CTRL_DATATYPE(uint32_t val)\n{\n\treturn ((val) << DSI_VIDEO_COMPRESSION_MODE_CTRL_DATATYPE__SHIFT) & DSI_VIDEO_COMPRESSION_MODE_CTRL_DATATYPE__MASK;\n}\n#define DSI_VIDEO_COMPRESSION_MODE_CTRL_PKT_PER_LINE__MASK\t0x000000c0\n#define DSI_VIDEO_COMPRESSION_MODE_CTRL_PKT_PER_LINE__SHIFT\t6\nstatic inline uint32_t DSI_VIDEO_COMPRESSION_MODE_CTRL_PKT_PER_LINE(uint32_t val)\n{\n\treturn ((val) << DSI_VIDEO_COMPRESSION_MODE_CTRL_PKT_PER_LINE__SHIFT) & DSI_VIDEO_COMPRESSION_MODE_CTRL_PKT_PER_LINE__MASK;\n}\n#define DSI_VIDEO_COMPRESSION_MODE_CTRL_EOL_BYTE_NUM__MASK\t0x00000030\n#define DSI_VIDEO_COMPRESSION_MODE_CTRL_EOL_BYTE_NUM__SHIFT\t4\nstatic inline uint32_t DSI_VIDEO_COMPRESSION_MODE_CTRL_EOL_BYTE_NUM(uint32_t val)\n{\n\treturn ((val) << DSI_VIDEO_COMPRESSION_MODE_CTRL_EOL_BYTE_NUM__SHIFT) & DSI_VIDEO_COMPRESSION_MODE_CTRL_EOL_BYTE_NUM__MASK;\n}\n#define DSI_VIDEO_COMPRESSION_MODE_CTRL_EN\t\t\t0x00000001\n\n#define REG_DSI_COMMAND_COMPRESSION_MODE_CTRL\t\t\t0x000002a4\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_DATATYPE__MASK\t0x3f000000\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_DATATYPE__SHIFT\t24\nstatic inline uint32_t DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_DATATYPE(uint32_t val)\n{\n\treturn ((val) << DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_DATATYPE__SHIFT) & DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_DATATYPE__MASK;\n}\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_PKT_PER_LINE__MASK\t0x00c00000\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_PKT_PER_LINE__SHIFT\t22\nstatic inline uint32_t DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_PKT_PER_LINE(uint32_t val)\n{\n\treturn ((val) << DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_PKT_PER_LINE__SHIFT) & DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_PKT_PER_LINE__MASK;\n}\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_EOL_BYTE_NUM__MASK\t0x00300000\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_EOL_BYTE_NUM__SHIFT\t20\nstatic inline uint32_t DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_EOL_BYTE_NUM(uint32_t val)\n{\n\treturn ((val) << DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_EOL_BYTE_NUM__SHIFT) & DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_EOL_BYTE_NUM__MASK;\n}\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_EN\t\t0x00010000\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_DATATYPE__MASK\t0x00003f00\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_DATATYPE__SHIFT\t8\nstatic inline uint32_t DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_DATATYPE(uint32_t val)\n{\n\treturn ((val) << DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_DATATYPE__SHIFT) & DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_DATATYPE__MASK;\n}\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_PKT_PER_LINE__MASK\t0x000000c0\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_PKT_PER_LINE__SHIFT\t6\nstatic inline uint32_t DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_PKT_PER_LINE(uint32_t val)\n{\n\treturn ((val) << DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_PKT_PER_LINE__SHIFT) & DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_PKT_PER_LINE__MASK;\n}\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_EOL_BYTE_NUM__MASK\t0x00000030\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_EOL_BYTE_NUM__SHIFT\t4\nstatic inline uint32_t DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_EOL_BYTE_NUM(uint32_t val)\n{\n\treturn ((val) << DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_EOL_BYTE_NUM__SHIFT) & DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_EOL_BYTE_NUM__MASK;\n}\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_EN\t\t0x00000001\n\n#define REG_DSI_COMMAND_COMPRESSION_MODE_CTRL2\t\t\t0x000002a8\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL2_STREAM1_SLICE_WIDTH__MASK\t0xffff0000\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL2_STREAM1_SLICE_WIDTH__SHIFT\t16\nstatic inline uint32_t DSI_COMMAND_COMPRESSION_MODE_CTRL2_STREAM1_SLICE_WIDTH(uint32_t val)\n{\n\treturn ((val) << DSI_COMMAND_COMPRESSION_MODE_CTRL2_STREAM1_SLICE_WIDTH__SHIFT) & DSI_COMMAND_COMPRESSION_MODE_CTRL2_STREAM1_SLICE_WIDTH__MASK;\n}\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL2_STREAM0_SLICE_WIDTH__MASK\t0x0000ffff\n#define DSI_COMMAND_COMPRESSION_MODE_CTRL2_STREAM0_SLICE_WIDTH__SHIFT\t0\nstatic inline uint32_t DSI_COMMAND_COMPRESSION_MODE_CTRL2_STREAM0_SLICE_WIDTH(uint32_t val)\n{\n\treturn ((val) << DSI_COMMAND_COMPRESSION_MODE_CTRL2_STREAM0_SLICE_WIDTH__SHIFT) & DSI_COMMAND_COMPRESSION_MODE_CTRL2_STREAM0_SLICE_WIDTH__MASK;\n}\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}