`timescale 1ns / 1ps

module WB_TB(
    reg RW,
    reg DA,
    reg [1:0] MD,
    reg [31:0] F,
    reg NV,
    reg [31:0] DATA,
    reg clk,
    wire RW_o,
    wire DA_o,
    wire [31:0] BUS_D
    );
endmodule
