
<html>
<head>
<title>FPGA Mezzanine Card (FMC) LPC to SFP Adapter</title>
<style>
font { 
   font-family: Times New Roman, Serif;
   color: navy;
}

font.topright { 
   font-size: 2em;
   font-weight: bold;
}

font.revision { 
   font-size: 1em;
}

font.headline { 
   font-size: 2.5em;
   color: black;
   font-weight: bold;
}

font.subheadline { 
   font-size: 1.5em;
   color: black;
   font-weight: bold;
}
font.imprint { 
   font-size: 0.75em;
   color: black;
   font-weight: none;
}

hr.style-one {
   border: 0;
   height: 2px;
   background-image: linear-gradient(to right, rgba(0, 0, 0, 1.0), rgba(0, 0, 0, 0.6), rgba(0, 0, 0, 0.0));
}

hr.style-two {
   border: 0;
   height: 2px;
   background-image: linear-gradient(to right, rgba(0, 0, 128, 0), rgba(0, 0, 0, 0.75), rgba(0, 0, 128, 0));
}

ul {
   font-size: 1.33em;
   font-face: bold;
   color: black;
}
</style>
</head>
<body bgcolor="#FFFFFF">
<script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-83790429-1', 'auto');
  ga('send', 'pageview');

</script>

<table width="750px" border="0" bgcolor="#FFFFFF">
   <tr>
      <td align="left" width="52%"><a href="http://www.iamelectronic.com" target="_newiam"><img src="./LOGO_IAM_NAVY_WHITE.jpg" width="300px" border="0" alt="IAM Electronic - Instrumentation And Measurement Electronics"/></a></td>
      <td align="right" width="48%"><font class="topright">

FMC SFP Adapter&nbsp;</font></br>
</br></br><font class="revision">DS#T0012 REV 2022/05/19&nbsp;</br>
PDF version (coming soon),
<a href="http://fmchub.github.io/projects/FMC_SFP_ADAPTER/Datasheet/FMC_SFP_ADAPTER_datasheet.html">HTML version</a>
</font>

      </td>
   </tr>

   <tr> 
      <td colspan="2" align="right"><hr class="style-two"></td>
   </tr>

   <tr> 
      <td colspan="2" align="center"><font class="headline">SFP Adapter Board for Low-Pin Count</br>FMC Connectors</font></td>
   </tr>

   <tr> 
      <td colspan="2" align="right"><hr class="style-two"></td>
   </tr>

<tr>
<td align="left" valign="top"><font class="subheadline">
   Features</font></br>
   <ul>     
     <li>Breakout of SFP connector</li>
     <li>Data rates up to 4 Gb/s</li>     
	  <li>ANSI/VITA 57.1 compliant</li>
     <li>Commercial grade form factor</li>
     <li>Low-pin count (LPC) connector</li>      
     <li>Selectable I2C bus voltage (VADJ or 3P3V)</li>
     <li>Open-source hardware</li>
   </ul>
</td>

<td rowspan="2" align="left" valign="top">

   <font class="subheadline">
   FMC SFP Adapter Board</br></font></br>   
   <!--<p align="justify">The photos below show both sides of the board with SFP and LPC mezzanine card connector (MC-LPC-10).</p>//-->
<img src="./FMC_SFP_ADAPTER_BOTTOM.jpg" alt="FMC SFP Adapter Board with components on bottom" width="98%"/></br>
<img src="./FMC_SFP_ADAPTER_TOP.jpg" alt="FMC SFP Adapter Board top side" width="98%"/></br>
</td>

</tr>
<tr>
<td align="left" valign="top">

<font class="subheadline">Applications</font></br>
   <ul>
	  <li>1000BASE-X data links</li>
	  <li>Board-to-board connections</li>
	  <li>Testing and debugging of SFP transceivers</li>
     <li>Easy prototyping</li>
     <li>Loopback testing</li>
     <li>Research and education with FPGAs</li>
   </ul>
</br>
</td>
</tr>

<tr> 
<td colspan="2" align="right"><hr class="style-one"></td>
</tr>

<tr> 
<td colspan="2" align="left">
<font class="subheadline">1. Description</font></br>
<p align="justify">
The <b>FMC SFP Adapter Board</b> is a passive adapter for accessing the multi-gigabit transceiver data pair of the FMC low-pin count (LPC) connector.
The DP0_C2M and DP0_M2C data pairs are connected to the 20-pin&nbsp;SFP board connector inside the single-port SFP cage. The board supports data rates up to 4&nbsp;Gb/s,
and is ideally suited for 1000BASE-X applications (Gigabit Ethernet transmission over fiber). An on-board oscillators provides a reference clock of 125.000&nbsp;MHz
to the GBTCLK signal pair (clock signal for multi-gigabit transceiver data pair). All electrical signals of the SFP transceiver are accessible via the FMC-LPC connector
or test points on the PCB. No configuration of the card is necessary for easy startup.
</p>
</td>
</tr>

<tr> 
<td colspan="2" align="right"><hr class="style-one"></td>
</tr>

<tr> 
<td colspan="2" align="left"><font class="subheadline">2. Application information</font></br>
<p align="justify">

   <p align="justify"><b>1. Loopback test</b></br>
      The modules can be used in a loopback test to check the components of a board-to-board connection. These tests are useful for evaluating an FPGA test design on carrierboard or transceiver tests. We have tested the FMC SFP adapter with various SFP optical transceivers.</br>
      <img src="./transceiver_for_fmc_sfp.jpg" alt="SFP Transceivers for FMC SFP Adapter" width="85%"></br>
      <i>Fig. 1: SFP transceivers used for testing the FMC SFP adapter.</i></br></br>

      Our test have been carried out with two FMC carrier boards with Xilinx FPGAs (fig.&nbsp;2). We use the Xilinx IBERT core for loopback testing. The "far end PMA" loopback mode must be enabled on one of the boards.</br>
      <img src="./FMC_SFP_Loopback_Setup.jpg" alt="FMC SFP Adapter loopback test" width="85%"></br>
      <i>Fig. 2: FMC loopback configuration with two carrier boards and two FMC SFP adapter modules.</i></br></br>

      The eyediagrams for different transceivers and data rates are shown in fig.&nbsp;3&nbsp;..&nbsp;5</br>
      <img src="./FMC_Loopback_1000BASE_SFP_1250GBPS.jpg" alt="Eyediagram 1000BASE SFP with 1250 Gigabit/s" width="85%"></br>
      <i>Fig. 3: Eyediagram from Xilinx IBERT with 1000BASE SFP Transceivers in loopback configuration with 1.25&nbsp;Gb/s.</i></br></br>

      <img src="./FMC_Loopback_10G_SFP+_1250GBPS.jpg" alt="Eyediagram 10G SFP+ with 1250 Gigabit/s" width="85%"></br>
      <i>Fig. 4: Eyediagram from Xilinx IBERT with 10G SFP+ Transceivers in loopback configuration with 1.25&nbsp;Gb/s.</i></br></br>

      <img src="./FMC_Loopback_10G_SFP+_3750GBPS.jpg" alt="Eyediagram 10G SFP+ with 3750 Gigabit/s" width="85%"></br>
      <i>Fig. 5: Eyediagram from Xilinx IBERT with 10G SFP+ Transceivers in loopback configuration with 3.75&nbsp;Gb/s.</i></br></br>

      During all tests, we did not receive a single bit error. The bit error rate (BER) was also checked with the Xilinx IBERT core (fig.&nbsp;6).</br>
      <img src="./FMC_SFP_BER_3g750.jpg" alt="Bit error rate with FMC SFP adapter" width="98%"></br>
      <i>Fig. 6: The bit error rate of the FMC SFP adapter with a 10G SFP+ transceiver in loopback mode at 3.75&nbsp;Gb/s.</i></br></br>
   </p>

</p>

</td>
</tr>

<tr> 
<td colspan="2" align="right"><hr class="style-one"></td>
</tr>

<tr> 
<td colspan="2" align="left"><font class="subheadline">3. Electrical data (pin description)</font></br>
   <p align="justify">
The printed circuit board is open-source hardware! You can download the <a href="https://github.com/FMCHUB/FMC_SFP_ADAPTER/raw/main/Drawings/FMC_SFP_ADAPTER.pdf" target="_newfmclpcpinheqader_schematic">FMC LPC SFP Adapter board schematics</a> and <a href="https://github.com/FMCHUB/FMC_SFP_ADAPTER" target="_newgithubfmcsfp">PCB layout files</a> in their latest
revision from <a href="http://www.fmchub.com" target="_newfmchub">http://www.fmchub.com</a>.</br></br></p>
<p align="justify"><b>3.1 Pinout of the FMC LPC Connector</b></br></br>

    Fig.&nbsp;7 and tab.&nbsp;1 show the connections of the signals on the FMC connector P1</br></br>

   <img src="./FMC_SFP_ADAPTER_PINOUT.jpg" alt="Pin assignments of the FMC SFP Adapter" width="98%"/></br></br>
   <i>Fig. 7: Pin assignments of the FMC LPC connector P1.</i></br>

   <center>
      <i>Tab. 1: Pin assignments of the FMC SFP Adapter Board.</i></br>
      <table cellspacing="0" border="0" width="99%">
    <tr>
        <td width="14%" style="border-bottom: 1px solid #000000" align="left" valign=bottom><b>FMC pin name</b></td>
        <td width="25%" style="border-bottom: 1px solid #000000" align="left" valign=bottom><b>FMC pin designator</b></td>
        <td width="38%" style="border-bottom: 1px solid #000000" align="left" valign=bottom><b>SFP pin name</b></td>
    </tr>
    

    <tr><td>LA04_N</td><td>H11</td><td align=left>LOS (LOSS OF SIGNAL)</td></tr>
    <tr><td>LA07_P</td><td>H13</td><td align=left>TX_FAULT</td></tr>
    <tr><td>LA07_N</td><td>H14</td><td align=left>SDA</td></tr>
    <tr><td>LA11_P</td><td>H16</td><td align=left>SCL</td></tr>
    <tr><td>LA11_N</td><td>H17</td><td align=left>MOD-ABS</td></tr>
    <tr><td>LA15_P</td><td>H19</td><td align=left>RS0 (RATE SELECT)</td></tr>
    <tr><td>LA15_N</td><td>H20</td><td align=left>TX_DISABLE</td></tr>
    <tr><td>&nbsp; </td><td> </td><td  align=left> </td></tr>

    <tr><td>DP0_C2M_P    </td><td>C2</td><td align=left>TD+</td></tr>
    <tr><td>DP0_C2M_N    </td><td>C3</td><td align=left>TD-</td></tr>
    <tr><td>DP0_M2C_P    </td><td>C6</td><td align=left>RD+</td></tr>
    <tr><td>DP0_M2C_N    </td><td>C7</td><td align=left>RD-</td></tr>
    <tr><td>GBTCLK0_M2C_P</td><td>D4</td><td align=left>125 MHz clock + (to FPGA)</td></tr>
    <tr><td>GBTCLK0_M2C_N</td><td>D5</td><td align=left>125 MHz clock + (to FPGA)</td></tr>
    
      </table>
    </center>
</p>

</br></br><p align="justify"><b>3.4 FMC FRU EEPROM</b></br></br>
The EEPROM for storing FMC FRU (field replaceable unit) information is an M24C02 with 2&nbsp;Kbit (256&nbsp;Byte). The FRU record determines the voltage on the VADJ rail of the FMC connector.
By default, the FRU EEPROM is programmed to request 3.3&nbsp;V from the carrier board. Further, the memory stores the board information such as manufacturer name and product number. The device
can be read and written by the I2C interface of the FMC connector (Pins C30 and C31). The FMC SFP Adapter Board includes 4K7 pull-up resistors on the SCL and SDA signal lanes. The I2C address
of the M24C02 is defined by the GA0 and GA1 pins of the FMC connector in accordance with the ANSI/VITA57.1 standard.</br>

</p>
</td>
</tr>

<tr> 
<td colspan="2" align="right"><hr class="style-one"></td>
</tr>


<tr> 
<td colspan="2" align="left"><font class="subheadline">4. Mechanical data</font></br>
<p align="justify">
   The board outline is defined by the ANSI/VITA 57.1 standard for single width FMC modules. 
   <img src="./FMC_SFP_ADAPTER_3DVIEW.jpg" alt="FMC SFP Adapter mechanical data" width="75%"/></br></br>
   <img src="./FMC_SFP_ADAPTER_MECH.jpg" alt="FMC SFP Adapter mechanical data" width="75%"/></br></br>
   <i>Fig. 8: Mechanical drawing of the FMC SFP Adapter board.</i></br>
   </br>The mounting holes are plated but have no electrical connection. Their sizes and positions are in accordance with ANSI/VITA 57.1 single width FMC modules.
</p>
</td>
</tr>

<tr> 
   <td colspan="2" align="right"><hr class="style-one"></td>
   </tr>
   
   <tr> 
   <td colspan="2" align="left"><font class="subheadline">5. Ordering information</font></br>
   
   The FMC SFP Adapter Board can be ordered at various online market places, or you can request a quotation by sending an e-mail to <a href="mailto:info@iamelectronic.com?subject=Request%20quote:%20FMC%20SFP%20Adapter%20Board%20T0012">info@iamelectronic.com</a>.</br>
   </br>
   <i>Tab. 5: Assembly variants of FMC SFP Adapter board with product numbers and market places.</i></br>
   <table width="98%" cellspacing="0" border="0">
   <tr>
      <td width="12%" style="border-bottom: 1px solid #000000" align="left">Product no.</td>
      <td width="40%" style="border-bottom: 1px solid #000000" align="left">Description</td> 
      <td width="20%" style="border-bottom: 1px solid #000000" align="left">Market place</td>
      <td width="25%" style="border-bottom: 1px solid #000000" align="left">Request quote</td>
      <td width="25%" style="border-bottom: 1px solid #000000" align="left">Standard lead time</td>
   </tr>
   
   <tr>
      <td valign="top">T0012</td>
      <td valign="top">FMC LPC SFP Adapter Board with</br>MC-LPC-10 connector, SFP connector with cage and clock generator</br>on bottom side.</td>
      <td valign="top"><a href="http://www.iamelectronic.com/shop/produkt/fpga-mezzanine-card-fmc-sfp-adapter-board/" target="_newiamshopsfpadapter">IAM Electronic Shop</a></br></br>
                       <a href="https://www.ebay.de/itm/185439240058" target="_newebayfmcsfp">Ebay #185439240058</a></br></br>
                       <a href="https://www.tindie.com/products/26891/" target="_newtindiefmcsfp">Tindie</br>#26891</br></br>
                       <a href="https://www.digikey.com/en/products/detail/iam-electronic/T0012/26247558" target="_newdigikeyfmcsfp">DigiKey</br>6068-T0012-ND</a>	
                  </td>
      <td valign="top"><a href="mailto:info@iamelectronic.com?subject=Request%20quote:%20FMC%20SFP%20Adapter%20Board%20T0012">info@iamelectronic.com</a></td>
      <td valign="top">Normally in stock, otherwise 3 weeks</td>
   </tr>

   </table>
   
   
   </td>
   </tr>

<tr> 
   <td colspan="2" align="right"><hr class="style-one"></td>
   </tr>
   
   <tr> 
   <td colspan="2" align="left"><font class="subheadline">6. Ressources</font></br>
      [1] Schematics: <a href="https://github.com/FMCHUB/FMC_SFP_ADAPTER/raw/main/Drawings/FMC_SFP_ADAPTER.pdf" target="_newfmcsfpadapter_schematic">FMC_SFP_ADAPTER.pdf</a></br>
      <!--[2] PCB drawings: <a href="https://raw.githubusercontent.com/FMCHUB/FMC_LPC_PINHEADER/main/Drawings/FMC_PINHEADER_BOARD_PCB_LAYERS.pdf" target="_newfmclpcpinheqader_pcblayers">FMC_PINHEADER_BOARD_PCB_LAYERS.pdf</a></br>
      [3] Mechanical dimensions: <a href="https://raw.githubusercontent.com/FMCHUB/FMC_LPC_PINHEADER/main/Drawings/FMC_PINHEADER_BOARD_MECHANICAL_DIMENSIONS.pdf" target="_newfmclpcpinheqader_mech">FMC_PINHEADER_BOARD_MECHANICAL_DIMENSIONS.pdf</a></br>//-->
      [2] Github repository: <a href="https://github.com/FMCHUB/FMC_SFP_ADAPTER" target="_newgithubfmcsfpadapter">https://github.com/FMCHUB/FMC_SFP_ADAPTER</a></br>   
   </td>
   </tr>

<tr> 
<td colspan="2" align="right"><hr class="style-one"></td>
</tr>

<tr> 
<td colspan="2" align="left"><font class="subheadline">7. Document history</font></br>
Document number:</br>
DS#T0012</br>
</br>
Version history: </br>
2022/24/05: Update links for schematics and Github repository, Ebay and Tindie article listings</br>
2022/19/05: New content in section mechanical data</br>
2022/19/05: New content in section application information (1. loopback test)</br>
2022/18/05: Initial release</br>

</td>
</tr>

<tr> 
<td colspan="2" align="right"><hr class="style-one"></td>
</tr>

<tr> 
<td colspan="2" align="left"><font class="subheadline">8. Imprint</font></br>
<font class="imprint">
Name and registered office of the company:</br>
IAM Electronic GmbH</br>
Bucksdorffstr. 43</br>
04159 Leipzig</br>
Germany</br>
</br>
Contact:</br>
Phone: +49 341 26496031</br>
E-Mail: info@iamelectronic.com</br>
</br>
Chief Executive Officer: Dr. Philipp F&oumldisch</br>
</br>
Commercial register:</br>
Register court: Amtsgericht Leipzig</br>
Register number: HRB 34071</br>
Value Added Tax Identification Number: DE313797981</br>
</font>
</td>
</tr>

</table>

</body>
</html>