m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/18.1
vLCD_CTRL
!s110 1643008300
!i10b 1
!s100 7AJ=Zie:QV^JhYobTklX`0
I__MN?GBF;MWAQc8oAc?ZH1
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/bob90/verilog/IC_context_practice/2008/ICC2008_priliminary_grad_cell_data/icc2008
w1643008287
8C:/Users/bob90/verilog/IC_context_practice/2008/ICC2008_priliminary_grad_cell_data/icc2008/cs.v
FC:/Users/bob90/verilog/IC_context_practice/2008/ICC2008_priliminary_grad_cell_data/icc2008/cs.v
L0 1
Z2 OV;L;10.6d;65
r1
!s85 0
31
!s108 1643008300.000000
!s107 C:/Users/bob90/verilog/IC_context_practice/2008/ICC2008_priliminary_grad_cell_data/icc2008/cs.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2008/ICC2008_priliminary_grad_cell_data/icc2008/cs.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
n@l@c@d_@c@t@r@l
vtest
!s110 1643008294
!i10b 1
!s100 Jj2oF:4Wi4<`lSVRZ_cdV2
ICZcjTPgN`i>LP8aKfH5_S3
R0
R1
w1206525312
8C:/Users/bob90/verilog/IC_context_practice/2008/ICC2008_priliminary_grad_cell_data/icc2008/testfixture.v
FC:/Users/bob90/verilog/IC_context_practice/2008/ICC2008_priliminary_grad_cell_data/icc2008/testfixture.v
L0 8
R2
r1
!s85 0
31
!s108 1643008294.000000
!s107 C:/Users/bob90/verilog/IC_context_practice/2008/ICC2008_priliminary_grad_cell_data/icc2008/testfixture.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2008/ICC2008_priliminary_grad_cell_data/icc2008/testfixture.v|
!i113 1
R3
R4
