{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700511897478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700511897478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 14:24:57 2023 " "Processing started: Mon Nov 20 14:24:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700511897478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700511897478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Procesador_Taller -c Procesador_Taller --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Procesador_Taller -c Procesador_Taller --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700511897478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700511897862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700511897862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_taller.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador_taller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Procesador_Taller " "Found entity 1: Procesador_Taller" {  } { { "Procesador_Taller.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/Procesador_Taller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906650 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/condlogic.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(24) " "Verilog HDL warning at decoder.sv(24): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/decoder.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700511906654 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(36) " "Verilog HDL warning at decoder.sv(36): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/decoder.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700511906654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906656 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(15) " "Verilog HDL warning at extend.sv(15): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/extend.sv" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700511906657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_taller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador_taller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Procesador_Taller_tb " "Found entity 1: Procesador_Taller_tb" {  } { { "Procesador_Taller_tb.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/Procesador_Taller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700511906665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700511906665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Procesador_Taller " "Elaborating entity \"Procesador_Taller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700511906694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm_inst " "Elaborating entity \"arm\" for hierarchy \"arm:arm_inst\"" {  } { { "Procesador_Taller.sv" "arm_inst" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/Procesador_Taller.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm_inst\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm_inst\|controller:c\"" {  } { { "arm.sv" "c" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/arm.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm_inst\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm_inst\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/controller.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm_inst\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm_inst\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/controller.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm_inst\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm_inst\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/condlogic.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm_inst\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm_inst\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/condlogic.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm_inst\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm_inst\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/arm.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm_inst\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm_inst\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm_inst\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm_inst\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm_inst\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm_inst\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm_inst\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm_inst\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm_inst\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm_inst\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm_inst\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm_inst\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm_inst\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm_inst\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(26) " "Verilog HDL assignment warning at alu.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/alu.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700511906740 "|Procesador_Taller|arm:arm_inst|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(27) " "Verilog HDL assignment warning at alu.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/alu.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700511906740 "|Procesador_Taller|arm:arm_inst|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(31) " "Verilog HDL assignment warning at alu.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/alu.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700511906740 "|Procesador_Taller|arm:arm_inst|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(36) " "Verilog HDL assignment warning at alu.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/alu.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700511906740 "|Procesador_Taller|arm:arm_inst|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"imem:imem_inst\"" {  } { { "Procesador_Taller.sv" "imem_inst" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/Procesador_Taller.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906741 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "RAM imem.sv(6) " "Verilog HDL warning at imem.sv(6): object RAM used but never assigned" {  } { { "imem.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/imem.sv" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1700511906742 "|Procesador_Taller|imem:imem_inst"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "imem.sv(10) " "Verilog HDL warning at imem.sv(10): ignoring unsupported system task" {  } { { "imem.sv" "" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/imem.sv" 10 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1700511906743 "|Procesador_Taller|imem:imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem_inst " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem_inst\"" {  } { { "Procesador_Taller.sv" "dmem_inst" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/Procesador_Taller.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700511906743 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[31\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[31\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[30\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[30\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[29\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[29\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[28\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[28\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[27\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[27\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[26\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[26\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[25\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[25\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[24\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[24\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[23\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[23\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[22\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[22\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[21\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[21\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[20\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[20\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[19\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[19\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[18\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[18\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[17\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[17\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[16\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[16\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[15\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[15\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[14\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[14\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[13\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[13\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[12\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[12\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[11\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[11\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[10\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[10\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[9\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[9\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[8\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[8\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[7\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[7\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[6\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[6\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[5\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[5\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[4\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[4\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[3\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[3\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[2\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[2\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[1\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[1\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|datapath:dp\|WriteData\[0\] " "Net \"arm:arm_inst\|datapath:dp\|WriteData\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "WriteData\[0\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906788 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|controller:c\|FlagW\[1\] " "Net \"arm:arm_inst\|controller:c\|FlagW\[1\]\" is missing source, defaulting to GND" {  } { { "controller.sv" "FlagW\[1\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/controller.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906790 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm_inst\|controller:c\|FlagW\[0\] " "Net \"arm:arm_inst\|controller:c\|FlagW\[0\]\" is missing source, defaulting to GND" {  } { { "controller.sv" "FlagW\[0\]" { Text "D:/Quartus_Taller/Proyecto/Procesador2.0/controller.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906790 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700511906790 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1700511906869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Taller/Proyecto/Procesador2.0/output_files/Procesador_Taller.map.smsg " "Generated suppressed messages file D:/Quartus_Taller/Proyecto/Procesador2.0/output_files/Procesador_Taller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1700511906900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700511906911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 14:25:06 2023 " "Processing ended: Mon Nov 20 14:25:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700511906911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700511906911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700511906911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700511906911 ""}
