/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 312 176)
	(text "EightbitRegisterContainer" (rect 5 0 156 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Write_Data[31..0]" (rect 0 0 106 19)(font "Intel Clear" (font_size 8)))
		(text "Write_Data[31..0]" (rect 21 27 127 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "Write_Register[2..0]" (rect 0 0 118 19)(font "Intel Clear" (font_size 8)))
		(text "Write_Register[2..0]" (rect 21 43 139 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "Enable" (rect 0 0 40 19)(font "Intel Clear" (font_size 8)))
		(text "Enable" (rect 21 59 61 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "Clock" (rect 0 0 31 19)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 75 52 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "Clear" (rect 0 0 30 19)(font "Intel Clear" (font_size 8)))
		(text "Clear" (rect 21 91 51 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "Read_Register1[2..0]" (rect 0 0 125 19)(font "Intel Clear" (font_size 8)))
		(text "Read_Register1[2..0]" (rect 21 107 146 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "Read_Register2[2..0]" (rect 0 0 125 19)(font "Intel Clear" (font_size 8)))
		(text "Read_Register2[2..0]" (rect 21 123 146 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 296 32)
		(output)
		(text "Read_Data1[31..0]" (rect 0 0 113 19)(font "Intel Clear" (font_size 8)))
		(text "Read_Data1[31..0]" (rect 162 27 275 46)(font "Intel Clear" (font_size 8)))
		(line (pt 296 32)(pt 280 32)(line_width 3))
	)
	(port
		(pt 296 48)
		(output)
		(text "Read_Data2[31..0]" (rect 0 0 113 19)(font "Intel Clear" (font_size 8)))
		(text "Read_Data2[31..0]" (rect 162 43 275 62)(font "Intel Clear" (font_size 8)))
		(line (pt 296 48)(pt 280 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 280 144))
	)
)
