# Simple CPU scheduler simulation log
# Use multiline mode for block formatting per tick.

# Random I/O interrupts: DISABLED

Workload before simulation
TID    ARR      BURST    STATE    PRIO  
1      0        5        NEW      10    
2      0        3        NEW      7     
3      2        6        NEW      5     
4      4        4        NEW      4     

t=0
	Ready: [T2]
	Waiting: []
	Running: [T1]
	Finished: []

t=1
	Ready: [T1]
	Waiting: []
	Running: [T2]
	Finished: []

t=2
	Ready: [T3, T2]
	Waiting: []
	Running: [T1]
	Finished: []

t=3
	Ready: [T2, T1]
	Waiting: []
	Running: [T3]
	Finished: []

t=4
	Ready: [T1, T4, T3]
	Waiting: []
	Running: [T2]
	Finished: []

t=5
	Ready: [T4, T3, T2]
	Waiting: []
	Running: [T1]
	Finished: []

t=6
	Ready: [T3, T2, T1]
	Waiting: []
	Running: [T4]
	Finished: []

t=7
	Ready: [T2, T1, T4]
	Waiting: []
	Running: [T3]
	Finished: []

t=8
	Ready: [T1, T4, T3]
	Waiting: []
	Running: [T2]
	Finished: []

t=9
	Ready: [T4, T3]
	Waiting: []
	Running: [T1]
	Finished: [T2]

t=10
	Ready: [T3, T1]
	Waiting: []
	Running: [T4]
	Finished: [T2]

t=11
	Ready: [T1, T4]
	Waiting: []
	Running: [T3]
	Finished: [T2]

t=12
	Ready: [T4, T3]
	Waiting: []
	Running: [T1]
	Finished: [T2]

t=13
	Ready: [T3]
	Waiting: []
	Running: [T4]
	Finished: [T2, T1]

t=14
	Ready: [T4]
	Waiting: []
	Running: [T3]
	Finished: [T2, T1]

t=15
	Ready: [T3]
	Waiting: []
	Running: [T4]
	Finished: [T2, T1]

t=16
	Ready: []
	Waiting: []
	Running: [T3]
	Finished: [T2, T1, T4]

t=17
	Ready: []
	Waiting: []
	Running: [T3]
	Finished: [T2, T1, T4]

t=18
	Ready: []
	Waiting: []
	Running: [-]
	Finished: [T2, T1, T4, T3]


# Final statistics
Average response time:   1.000
Average turnaround time: 12.500
Average waiting time:    8.000

