
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Thu Jan 19 03:42:35 2023
Host:		ws40 (x86_64 w/Linux 3.10.0-1160.31.1.el7.x86_64) (8cores*32cpus*Intel(R) Xeon(R) Silver 4208 CPU @ 2.10GHz 11264KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (192 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
<CMD> set init_verilog ../pre_layout/riscv_top_top_syn.v
<CMD> set init_mmmc_file ../pre_layout/mmmc.view
<CMD> set init_top_cell riscv_top_top
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=01/19 03:43:56, mem=507.5M)
#% End Load MMMC data ... (date=01/19 03:43:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=507.7M, current mem=507.7M)
RC

Loading LEF file /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Jan 19 03:43:56 2023
viaInitial ends at Thu Jan 19 03:43:56 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../pre_layout/mmmc.view
Reading lib_max timing library '/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
Read 489 cells in library 'slow_vdd1v2' 
Reading lib_min timing library '/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
Read 489 cells in library 'fast_vdd1v2' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=15.9M, fe_cpu=0.50min, fe_real=1.37min, fe_mem=685.4M) ***
#% Begin Load netlist data ... (date=01/19 03:43:57, mem=527.8M)
*** Begin netlist parsing (mem=685.4M) ***
Created 489 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../pre_layout/riscv_top_top_syn.v'

*** Memory Usage v#1 (Current mem = 712.379M, initial mem = 268.250M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:01.0, mem=712.4M) ***
#% End Load netlist data ... (date=01/19 03:43:58, total cpu=0:00:00.4, real=0:00:01.0, peak res=559.4M, current mem=559.4M)
Set top cell to riscv_top_top.
Hooked 978 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell riscv_top_top ...
*** Netlist is unique.
** info: there are 2690 modules.
** info: there are 46778 stdCell insts.

*** Memory Usage v#1 (Current mem = 779.305M, initial mem = 268.250M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:04.8 real: 0:00:05.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: AV_max
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
 
 Analysis View: AV_min
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../pre_layout/riscv_top_top_syn.sdc' ...
Current (total cpu=0:00:36.5, real=0:01:29, peak res=841.0M, current mem=841.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../pre_layout/riscv_top_top_syn.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../pre_layout/riscv_top_top_syn.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../pre_layout/riscv_top_top_syn.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=862.5M, current mem=862.5M)
Current (total cpu=0:00:36.8, real=0:01:29, peak res=862.5M, current mem=862.5M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPCTE-290        1164  Could not locate cell %s in any library ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
*** Message Summary: 1195 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.901 35.5 35.5 35.5 35.5
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> loadIoFile ../pre_layout/riscv_top_top.save.io
Reading IO assignment file "../pre_layout/riscv_top_top.save.io" ...
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.995238095238 0.900972 35.6 35.53 35.6 35.53
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 4 bottom 4 left 4 right 4} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 2 bottom 2 left 2 right 2} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 3 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1113.8M)
Ring generation is complete.
vias are now being generated.
addRing created 24 wires.
ViaGen created 72 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |       12       |       NA       |
|  Via8  |       72       |        0       |
| Metal9 |       12       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal6 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog none -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will not allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 0.44 -spacing 0.5 -set_to_set_distance 14 -start_from left -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1119.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Stripe generation is complete.
vias are now being generated.
addStripe created 64 wires.
ViaGen created 1152 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal6 |       64       |       NA       |
|  Via6  |       384      |        0       |
|  Via7  |       384      |        0       |
|  Via8  |       384      |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal6 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog none -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will not allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal7 -direction horizontal -width 0.44 -spacing 0.5 -set_to_set_distance 14 -start_from bottom -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1119.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Stripe generation is complete.
vias are now being generated.
addStripe created 64 wires.
ViaGen created 2432 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via6  |      2048      |        0       |
| Metal7 |       64       |       NA       |
|  Via7  |       384      |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { ring stripe }
<CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 0 -crossoverViaLayerRange { Metal1(1) Metal8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Thu Jan 19 03:47:26 2023 ***
SPECIAL ROUTE ran on directory: /home/u108/u108061151/ICLAB/riscv/innovus_test/run
SPECIAL ROUTE ran on machine: ws40 (Linux 3.10.0-1160.31.1.el7.x86_64 Xeon 799Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 8
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteNoViaOnWireShape set to "padring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2175.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 103 used
Read in 103 components
  103 core components: 103 unplaced, 0 placed, 0 fixed
Read in 562 physical pins
  562 physical pins: 0 unplaced, 0 placed, 562 fixed
Read in 562 nets
Read in 2 special nets, 2 routed
Read in 768 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (491.20, 237.25) (495.20, 237.32).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (502.20, 237.25) (506.20, 237.32).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (513.20, 237.25) (517.20, 237.32).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (491.20, 97.12) (495.20, 97.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (502.20, 97.12) (506.20, 97.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (513.20, 97.12) (517.20, 97.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (491.20, 56.06) (495.20, 56.11).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (502.20, 56.06) (506.20, 56.11).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (513.20, 56.06) (517.20, 56.11).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (7.60, 237.25) (11.60, 237.32).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (7.60, 97.12) (11.60, 97.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (7.60, 56.06) (11.60, 56.11).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (2.10, 280.06) (6.10, 280.12).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (13.10, 321.12) (17.10, 321.16).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (24.10, 321.12) (28.10, 321.16).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (2.10, 461.26) (6.10, 461.32).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (496.70, 280.06) (500.70, 280.12).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (507.70, 280.06) (511.70, 280.12).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (518.70, 280.06) (522.70, 280.12).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via6 at (496.70, 321.12) (500.70, 321.16).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Number of Core ports routed: 506  open: 24
  Number of Followpin connections: 265
End power routing: cpu: 0:00:02, real: 0:00:01, peak: 2190.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 562 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 771 wires.
ViaGen created 52794 vias, deleted 36 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       771      |       NA       |
|  Via1  |      9970      |        0       |
|  Via2  |      9970      |        0       |
|  Via3  |      9970      |        0       |
|  Via4  |      9970      |        0       |
|  Via5  |      9970      |        0       |
|  Via6  |      1490      |        0       |
|  Via7  |      1454      |       36       |
+--------+----------------+----------------+
<CMD> saveDesign DBS/03_powerplan.enc
#% Begin save design ... (date=01/19 03:47:42, mem=955.2M)
% Begin Save ccopt configuration ... (date=01/19 03:47:42, mem=958.2M)
% End Save ccopt configuration ... (date=01/19 03:47:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=959.1M, current mem=959.1M)
% Begin Save netlist data ... (date=01/19 03:47:42, mem=959.1M)
Writing Binary DB to DBS/03_powerplan.enc.dat.tmp/riscv_top_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 03:47:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=959.1M, current mem=955.3M)
Saving symbol-table file ...
Saving congestion map file DBS/03_powerplan.enc.dat.tmp/riscv_top_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 03:47:43, mem=955.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 03:47:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=955.4M, current mem=955.4M)
Saving preference file DBS/03_powerplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/19 03:47:43, mem=958.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/19 03:47:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=958.8M, current mem=958.8M)
Saving PG file DBS/03_powerplan.enc.dat.tmp/riscv_top_top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Jan 19 03:47:43 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1140.2M) ***
Saving Drc markers ...
... 24 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/19 03:47:44, mem=960.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/19 03:47:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=960.2M, current mem=960.2M)
% Begin Save routing data ... (date=01/19 03:47:44, mem=960.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1140.2M) ***
% End Save routing data ... (date=01/19 03:47:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=960.3M, current mem=960.3M)
Saving property file DBS/03_powerplan.enc.dat.tmp/riscv_top_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1143.2M) ***
Saving preRoute extracted patterns in file 'DBS/03_powerplan.enc.dat.tmp/riscv_top_top.techData.gz' ...
Saving preRoute extraction data in directory 'DBS/03_powerplan.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=01/19 03:47:45, mem=962.1M)
% End Save power constraints data ... (date=01/19 03:47:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=962.2M, current mem=962.2M)
RC
RC
RC
Generated self-contained design 03_powerplan.enc.dat.tmp
#% End save design ... (date=01/19 03:47:49, total cpu=0:00:05.0, real=0:00:07.0, peak res=989.3M, current mem=966.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign DBS/03_powerplan.enc
#% Begin save design ... (date=01/19 03:47:49, mem=966.1M)
% Begin Save ccopt configuration ... (date=01/19 03:47:49, mem=966.1M)
% End Save ccopt configuration ... (date=01/19 03:47:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=966.1M, current mem=966.1M)
% Begin Save netlist data ... (date=01/19 03:47:49, mem=966.1M)
Writing Binary DB to DBS/03_powerplan.enc.dat.tmp/riscv_top_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 03:47:50, total cpu=0:00:00.2, real=0:00:01.0, peak res=966.1M, current mem=966.1M)
Saving symbol-table file ...
Saving congestion map file DBS/03_powerplan.enc.dat.tmp/riscv_top_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 03:47:50, mem=966.1M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 03:47:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=966.1M, current mem=966.1M)
Saving preference file DBS/03_powerplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/19 03:47:51, mem=966.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/19 03:47:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=966.1M, current mem=966.1M)
Saving PG file DBS/03_powerplan.enc.dat.tmp/riscv_top_top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Jan 19 03:47:51 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1198.1M) ***
Saving Drc markers ...
... 24 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/19 03:47:52, mem=966.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/19 03:47:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=966.2M, current mem=966.2M)
% Begin Save routing data ... (date=01/19 03:47:52, mem=966.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1198.1M) ***
% End Save routing data ... (date=01/19 03:47:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=966.2M, current mem=966.2M)
Saving property file DBS/03_powerplan.enc.dat.tmp/riscv_top_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1201.1M) ***
Saving preRoute extracted patterns in file 'DBS/03_powerplan.enc.dat.tmp/riscv_top_top.techData.gz' ...
Saving preRoute extraction data in directory 'DBS/03_powerplan.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=01/19 03:47:52, mem=966.3M)
% End Save power constraints data ... (date=01/19 03:47:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=966.3M, current mem=966.3M)
RC
RC
RC
Generated self-contained design 03_powerplan.enc.dat.tmp
#% End save design ... (date=01/19 03:47:57, total cpu=0:00:05.2, real=0:00:08.0, peak res=996.6M, current mem=966.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setMultiCpuUsage -localCpu max
<CMD> createBasicPathGroups -expanded
Total CPU(s) requested: 32
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 3 Innovus_CPU_Opt license(s) for 24 CPU(s)
Total CPU(s) now enabled: 32
Multithreaded Timing Analysis is initialized with 32 threads

Created reg2reg path group
Effort level <high> specified for reg2reg path_group
Created reg2cgate path group
Effort level <high> specified for reg2cgate path_group
in2out in2reg reg2cgate reg2out reg2reg
<CMD> addWellTap -cell FILL4 -cellInterval 20 -checkerBoard
skipRow option will be disabled when checkerBoard is set
Estimated cell power/ground rail width = 0.160 um
For 6118 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 6118 well-taps <FILL4> cells (prefix WELLTAP).
<CMD> setPlaceMode -reset
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDelayCalMode -engine        aae
setAnalysisMode -analysisType  bcwc

Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=2332.39 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/celtic/slow.cdb
	/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/celtic/fast.cdb
 

*summary: 1642 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:05.8) ***
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 6118 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 31966 (69.0%) nets
3		: 5722 (12.3%) nets
4     -	14	: 7288 (15.7%) nets
15    -	39	: 984 (2.1%) nets
40    -	79	: 275 (0.6%) nets
80    -	159	: 96 (0.2%) nets
160   -	319	: 6 (0.0%) nets
320   -	639	: 5 (0.0%) nets
640   -	1279	: 1 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 6 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=51389 (6118 fixed + 45271 movable) #buf cell=29 #inv cell=1920 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=46350 #term=205674 #term/net=4.44, #fixedIo=562, #floatIo=0, #fixedPin=562, #floatPin=0
stdCell: 51389 single + 0 double + 0 multi
Total standard cell length = 111.5922 (mm), area = 0.1908 (mm^2)
Average module density = 0.931.
Density for the design = 0.931.
       = stdcell_area 533489 sites (182453 um^2) / alloc_area 573222 sites (196042 um^2).
Pin Density = 0.3435.
            = total # of pins 205674 / total area 598752.
Enabling multi-CPU acceleration with 32 CPU(s) for placement
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 2.732e+05 (1.42e+05 1.31e+05)
              Est.  stn bbox = 2.880e+05 (1.51e+05 1.37e+05)
              cpu = 0:00:04.4 real = 0:00:01.0 mem = 2895.4M
Iteration  2: Total net bbox = 2.732e+05 (1.42e+05 1.31e+05)
              Est.  stn bbox = 2.880e+05 (1.51e+05 1.37e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2895.4M
*** Finished SKP initialization (cpu=0:00:24.6, real=0:00:07.0)***
Iteration  3: Total net bbox = 2.698e+05 (1.37e+05 1.32e+05)
              Est.  stn bbox = 3.068e+05 (1.57e+05 1.50e+05)
              cpu = 0:01:20 real = 0:00:14.0 mem = 5238.4M
Iteration  4: Total net bbox = 6.335e+05 (3.19e+05 3.15e+05)
              Est.  stn bbox = 8.371e+05 (4.14e+05 4.23e+05)
              cpu = 0:03:47 real = 0:00:24.0 mem = 5346.2M
Iteration  5: Total net bbox = 6.335e+05 (3.19e+05 3.15e+05)
              Est.  stn bbox = 8.371e+05 (4.14e+05 4.23e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 5346.2M
Iteration  6: Total net bbox = 6.786e+05 (3.42e+05 3.37e+05)
              Est.  stn bbox = 9.411e+05 (4.70e+05 4.71e+05)
              cpu = 0:02:10 real = 0:00:15.0 mem = 5779.4M
Iteration  7: Total net bbox = 8.360e+05 (4.26e+05 4.10e+05)
              Est.  stn bbox = 1.166e+06 (5.80e+05 5.86e+05)
              cpu = 0:01:59 real = 0:00:14.0 mem = 4787.2M
Iteration  8: Total net bbox = 8.360e+05 (4.26e+05 4.10e+05)
              Est.  stn bbox = 1.166e+06 (5.80e+05 5.86e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4787.2M
Iteration  9: Total net bbox = 9.315e+05 (4.77e+05 4.54e+05)
              Est.  stn bbox = 1.288e+06 (6.45e+05 6.43e+05)
              cpu = 0:03:50 real = 0:00:27.0 mem = 4773.6M
Iteration 10: Total net bbox = 9.315e+05 (4.77e+05 4.54e+05)
              Est.  stn bbox = 1.288e+06 (6.45e+05 6.43e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4773.6M
Iteration 11: Total net bbox = 9.457e+05 (4.83e+05 4.62e+05)
              Est.  stn bbox = 1.301e+06 (6.50e+05 6.51e+05)
              cpu = 0:01:35 real = 0:00:11.0 mem = 4769.6M
Iteration 12: Total net bbox = 9.457e+05 (4.83e+05 4.62e+05)
              Est.  stn bbox = 1.301e+06 (6.50e+05 6.51e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 4769.6M
Iteration 13: Total net bbox = 9.392e+05 (4.80e+05 4.60e+05)
              Est.  stn bbox = 1.282e+06 (6.41e+05 6.41e+05)
              cpu = 0:05:57 real = 0:00:39.0 mem = 4781.4M
Iteration 14: Total net bbox = 9.392e+05 (4.80e+05 4.60e+05)
              Est.  stn bbox = 1.282e+06 (6.41e+05 6.41e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4781.4M
Iteration 15: Total net bbox = 9.392e+05 (4.80e+05 4.60e+05)
              Est.  stn bbox = 1.282e+06 (6.41e+05 6.41e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4781.4M
Finished Global Placement (cpu=0:20:46, real=0:02:27, mem=4781.4M)
Keep Tdgp Graph and DB for later use
Info: 1587 clock gating cells identified, 1587 (on average) moved 11109/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:22:46 mem=4781.4M) ***
Total net bbox length = 9.392e+05 (4.796e+05 4.596e+05) (ext = 1.353e+05)
Move report: Detail placement moves 45271 insts, mean move: 4.74 um, max move: 87.78 um
	Max move on inst (top/core_U0/pc_stage/genblk1_btb_src_reg_2__2_): (132.32, 136.75) --> (128.00, 220.21)
	Runtime: CPU: 0:00:15.2 REAL: 0:00:07.0 MEM: 4809.6MB
Summary Report:
Instances move: 45271 (out of 45271 movable)
Instances flipped: 0
Mean displacement: 4.74 um
Max displacement: 87.78 um (Instance: top/core_U0/pc_stage/genblk1_btb_src_reg_2__2_) (132.317, 136.752) -> (128, 220.21)
	Length: 23 sites, height: 1 rows, site name: CoreSite, cell type: DFFTRXL
Total net bbox length = 1.018e+06 (5.099e+05 5.080e+05) (ext = 1.352e+05)
Runtime: CPU: 0:00:15.3 REAL: 0:00:07.0 MEM: 4809.6MB
*** Finished refinePlace (0:23:01 mem=4809.6M) ***
*** Finished Initial Placement (cpu=0:21:15, real=0:02:36, mem=4809.6M) ***

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  AV_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4809.59 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4809.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=46350  numIgnoredNets=0
[NR-eGR] There are 1588 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 46350 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46350 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.362017e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       388( 0.42%)         7( 0.01%)   ( 0.42%) 
[NR-eGR]  Metal3  (3)       155( 0.17%)        10( 0.01%)   ( 0.18%) 
[NR-eGR]  Metal4  (4)        18( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal5  (5)        16( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal6  (6)        15( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              600( 0.07%)        18( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 6.19 seconds, mem = 4816.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 4816.59 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 4816.59 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4816.59 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 4816.59 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4816.59 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 4816.59 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 205112
[NR-eGR] Metal2  (2V) length: 3.483271e+05um, number of vias: 313065
[NR-eGR] Metal3  (3H) length: 4.213680e+05um, number of vias: 53934
[NR-eGR] Metal4  (4V) length: 2.355985e+05um, number of vias: 27874
[NR-eGR] Metal5  (5H) length: 1.907494e+05um, number of vias: 10097
[NR-eGR] Metal6  (6V) length: 1.058693e+05um, number of vias: 4699
[NR-eGR] Metal7  (7H) length: 6.577059e+04um, number of vias: 2829
[NR-eGR] Metal8  (8V) length: 3.551211e+04um, number of vias: 873
[NR-eGR] Metal9  (9H) length: 1.752356e+04um, number of vias: 242
[NR-eGR] Metal10 (10V) length: 4.503300e+03um, number of vias: 57
[NR-eGR] Metal11 (11H) length: 1.861000e+03um, number of vias: 0
[NR-eGR] Total length: 1.427083e+06um, number of vias: 618782
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.189074e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 4.42 seconds, mem = 4759.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:10.9, real=0:00:04.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0:21:34, real = 0: 2:47, mem = 3523.2M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1834.7M, totSessionCpu=0:23:13 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 32 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1842.1M, totSessionCpu=0:23:16 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3531.23 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3556.61 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3556.61 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=46350  numIgnoredNets=0
[NR-eGR] There are 1588 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 46350 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46350 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.386039e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       423( 0.45%)         8( 0.01%)         1( 0.00%)   ( 0.46%) 
[NR-eGR]  Metal3  (3)       181( 0.19%)         6( 0.01%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  Metal4  (4)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)        23( 0.02%)         4( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal6  (6)        19( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              664( 0.07%)        18( 0.00%)         2( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3570.62 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 3570.62 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 3570.62 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 3570.62 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3570.62 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.41 sec, Real: 0.42 sec, Curr Mem: 3570.62 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 205112
[NR-eGR] Metal2  (2V) length: 3.512532e+05um, number of vias: 312200
[NR-eGR] Metal3  (3H) length: 4.234950e+05um, number of vias: 55086
[NR-eGR] Metal4  (4V) length: 2.379481e+05um, number of vias: 29211
[NR-eGR] Metal5  (5H) length: 1.947815e+05um, number of vias: 10542
[NR-eGR] Metal6  (6V) length: 1.131888e+05um, number of vias: 4935
[NR-eGR] Metal7  (7H) length: 7.185307e+04um, number of vias: 2960
[NR-eGR] Metal8  (8V) length: 3.781952e+04um, number of vias: 928
[NR-eGR] Metal9  (9H) length: 1.478601e+04um, number of vias: 280
[NR-eGR] Metal10 (10V) length: 3.773210e+03um, number of vias: 88
[NR-eGR] Metal11 (11H) length: 2.248430e+03um, number of vias: 0
[NR-eGR] Total length: 1.451147e+06um, number of vias: 621342
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.385265e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 11.58 sec, Real: 3.38 sec, Curr Mem: 3544.62 MB )
Extraction called for design 'riscv_top_top' of instances=51389 and nets=47062 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3531.621M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=3882.04)
Total number of fetched objects 55231
End delay calculation. (MEM=5775.58 CPU=0:00:14.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5257.41 CPU=0:00:18.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:30.5 real=0:00:04.0 totSessionCpu=0:24:01 mem=3917.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -20.435 |
|           TNS (ns):|-51657.0 |
|    Violating Paths:|  10473  |
|          All Paths:|  40574  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -2.402   |     10 (10)      |
|   max_tran     |   5329 (72613)   |  -12.218   |   5350 (72641)   |
|   max_fanout   |    384 (384)     |   -2974    |    385 (385)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.897%
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:13, mem = 2271.1M, totSessionCpu=0:24:07 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3950.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3950.9M) ***
**INFO : Setting latch borrow mode to budget during optimization
The useful skew maximum allowed delay is: 0.3
Info: 1588 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:22.4/0:09:03.2 (2.7), mem = 3918.8M

Footprint cell information for calculating maxBufDist
*info: There are 13 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 1212 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:09.3/0:00:05.1 (1.8), totSession cpu/real = 0:24:31.7/0:09:08.3 (2.7), mem = 4493.3M
Info: 1588 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:36.7/0:09:10.1 (2.7), mem = 4864.6M
Reclaim Optimization WNS Slack -18.916  TNS Slack -50735.248 Density 89.51
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    89.51%|        -| -18.916|-50735.248|   0:00:00.0| 4867.3M|
|    89.51%|        2| -18.916|-50079.363|   0:00:02.0| 6361.5M|
|    89.51%|        0| -18.916|-50079.363|   0:00:00.0| 6361.5M|
|    89.51%|        0| -18.916|-50079.363|   0:00:00.0| 6361.5M|
|    89.32%|     1531| -18.905|-49825.820|   0:00:36.0| 6370.5M|
|    89.32%|      144| -18.905|-49825.820|   0:00:09.0| 6370.5M|
|    89.32%|        0| -18.905|-49825.820|   0:00:00.0| 6370.5M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -18.905  TNS Slack -49825.819 Density 89.32
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:02:52) (real = 0:00:50.0) **
*** AreaOpt [finish] : cpu/real = 0:02:51.1/0:00:49.4 (3.5), totSession cpu/real = 0:27:27.8/0:09:59.5 (2.7), mem = 6370.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:02:52, real=0:00:51, mem=4201.22M, totSessionCpu=0:27:28).
Begin: GigaOpt high fanout net optimization
Info: 1588 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:31.8/0:10:00.7 (2.7), mem = 4203.9M
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    89.32%|        -| -18.905|-49825.818|   0:00:00.0| 5009.9M|
|    89.66%|      398| -18.909|-42653.760|   0:00:02.0| 6441.2M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:11.4 real=0:00:02.0 mem=6441.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt [finish] : cpu/real = 0:00:19.9/0:00:06.5 (3.0), totSession cpu/real = 0:27:51.7/0:10:07.2 (2.8), mem = 4719.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1588 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:51.8/0:10:07.3 (2.8), mem = 4719.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  7652| 85518|    -5.27|    26|    26|    -0.19|   663|   663|     0|     0|   -18.91|-42653.76|       0|       0|       0|  89.66|          |         |
|    65|  1617|    -0.32|     0|     0|     0.00|   709|   709|     0|     0|    -0.14|   -98.13|    2828|     442|    2007|  93.31| 0:00:19.0|  6782.1M|
|     1|     3|    -0.01|     0|     0|     0.00|   709|   709|     0|     0|    -0.14|   -98.13|       5|       0|      27|  93.32| 0:00:01.0|  6790.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:02:33 real=0:00:21.0 mem=6790.1M) ***

*** DrvOpt [finish] : cpu/real = 0:02:40.7/0:00:24.4 (6.6), totSession cpu/real = 0:30:32.5/0:10:31.7 (2.9), mem = 4988.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:07:20, real = 0:01:45, mem = 2490.9M, totSessionCpu=0:30:33 **

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1588 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:37.2/0:10:33.1 (2.9), mem = 4513.1M
*info: 1588 clock nets excluded
*info: 2 special nets excluded.
*info: 1742 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|    93.32%|   0:00:00.0| 5320.5M|    AV_max|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=5320.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=5320.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.0/0:00:10.0 (1.1), totSession cpu/real = 0:30:48.2/0:10:43.1 (2.9), mem = 4517.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1588 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:50.0/0:10:44.8 (2.9), mem = 5306.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 93.32
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    93.32%|        -|   0.000|   0.000|   0:00:00.0| 5309.2M|
|    93.32%|        0|   0.000|   0.000|   0:00:01.0| 5309.2M|
|    93.22%|      114|   0.000|   0.000|   0:00:02.0| 6652.3M|
|    92.69%|     2251|   0.000|   0.000|   0:00:30.0| 6674.9M|
|    92.68%|       32|   0.000|   0.000|   0:00:02.0| 6674.9M|
|    92.68%|        0|   0.000|   0.000|   0:00:01.0| 6674.9M|
|    92.68%|        0|   0.000|   0.000|   0:00:00.0| 6674.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 92.68
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:02:19) (real = 0:00:38.0) **
*** AreaOpt [finish] : cpu/real = 0:02:17.8/0:00:37.2 (3.7), totSession cpu/real = 0:33:07.7/0:11:22.0 (2.9), mem = 6674.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:02:19, real=0:00:38, mem=4512.66M, totSessionCpu=0:33:08).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  AV_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4538.59 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 4538.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=48980  numIgnoredNets=0
[NR-eGR] There are 1526 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 48978 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48978 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.361314e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       558( 0.60%)        48( 0.05%)        10( 0.01%)         3( 0.00%)   ( 0.66%) 
[NR-eGR]  Metal3  (3)       198( 0.21%)        24( 0.03%)         3( 0.00%)         1( 0.00%)   ( 0.24%) 
[NR-eGR]  Metal4  (4)        32( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5  (5)        16( 0.02%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal6  (6)        27( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              834( 0.09%)        74( 0.01%)        13( 0.00%)         4( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 6.30 seconds, mem = 4553.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:22.6, real=0:00:05.0)***
Iteration  7: Total net bbox = 9.241e+05 (4.66e+05 4.58e+05)
              Est.  stn bbox = 1.290e+06 (6.40e+05 6.49e+05)
              cpu = 0:00:36.3 real = 0:00:04.0 mem = 7002.1M
Iteration  8: Total net bbox = 9.646e+05 (4.85e+05 4.80e+05)
              Est.  stn bbox = 1.340e+06 (6.63e+05 6.77e+05)
              cpu = 0:00:53.4 real = 0:00:05.0 mem = 6981.7M
Iteration  9: Total net bbox = 9.675e+05 (4.86e+05 4.81e+05)
              Est.  stn bbox = 1.343e+06 (6.64e+05 6.79e+05)
              cpu = 0:01:16 real = 0:00:07.0 mem = 6985.3M
Iteration 10: Total net bbox = 9.828e+05 (4.93e+05 4.89e+05)
              Est.  stn bbox = 1.354e+06 (6.69e+05 6.85e+05)
              cpu = 0:06:32 real = 0:00:24.0 mem = 6991.8M
Iteration 11: Total net bbox = 1.003e+06 (5.03e+05 5.01e+05)
              Est.  stn bbox = 1.373e+06 (6.79e+05 6.94e+05)
              cpu = 0:00:40.1 real = 0:00:03.0 mem = 6994.4M
Move report: Timing Driven Placement moves 47618 insts, mean move: 11.54 um, max move: 138.17 um
	Max move on inst (top/core_U0/issue_solve_stage/FE_OFC2726_div_rb_data_19): (177.80, 439.09) --> (246.02, 369.14)

Finished Incremental Placement (cpu=0:10:32, real=0:00:54.0, mem=6002.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:43:52 mem=6002.2M) ***
Total net bbox length = 1.018e+06 (5.161e+05 5.020e+05) (ext = 9.278e+04)
Move report: Detail placement moves 47618 insts, mean move: 2.97 um, max move: 123.57 um
	Max move on inst (top/dcache_U0/tag1_reg_28__19_): (468.51, 252.23) --> (349.60, 247.57)
	Runtime: CPU: 0:00:09.6 REAL: 0:00:04.0 MEM: 6027.7MB
Summary Report:
Instances move: 47618 (out of 47618 movable)
Instances flipped: 0
Mean displacement: 2.97 um
Max displacement: 123.57 um (Instance: top/dcache_U0/tag1_reg_28__19_) (468.508, 252.234) -> (349.6, 247.57)
	Length: 30 sites, height: 1 rows, site name: CoreSite, cell type: SMDFFHQX1
Total net bbox length = 1.115e+06 (5.521e+05 5.626e+05) (ext = 9.285e+04)
Runtime: CPU: 0:00:09.7 REAL: 0:00:04.0 MEM: 6027.7MB
*** Finished refinePlace (0:44:02 mem=6027.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 6027.68 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 6027.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=48980  numIgnoredNets=0
[NR-eGR] There are 1526 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 48980 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48980 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.415069e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       399( 0.43%)        11( 0.01%)   ( 0.44%) 
[NR-eGR]  Metal3  (3)       142( 0.15%)         1( 0.00%)   ( 0.15%) 
[NR-eGR]  Metal4  (4)        43( 0.05%)         1( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal5  (5)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal6  (6)        38( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              627( 0.07%)        13( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 6.45 seconds, mem = 6027.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 6027.68 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 6027.68 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 6027.68 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 6027.68 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 6027.68 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.41 sec, Real: 0.42 sec, Curr Mem: 6027.68 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 208723
[NR-eGR] Metal2  (2V) length: 3.572369e+05um, number of vias: 319581
[NR-eGR] Metal3  (3H) length: 4.323088e+05um, number of vias: 57422
[NR-eGR] Metal4  (4V) length: 2.600818e+05um, number of vias: 30426
[NR-eGR] Metal5  (5H) length: 2.119721e+05um, number of vias: 10972
[NR-eGR] Metal6  (6V) length: 1.140117e+05um, number of vias: 4973
[NR-eGR] Metal7  (7H) length: 5.745892e+04um, number of vias: 3025
[NR-eGR] Metal8  (8V) length: 2.993942e+04um, number of vias: 899
[NR-eGR] Metal9  (9H) length: 1.566969e+04um, number of vias: 248
[NR-eGR] Metal10 (10V) length: 2.210865e+03um, number of vias: 41
[NR-eGR] Metal11 (11H) length: 1.695390e+03um, number of vias: 0
[NR-eGR] Total length: 1.482585e+06um, number of vias: 636310
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.976967e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 4.68 seconds, mem = 5901.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:11:01, real=0:01:05)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4845.3M)
Extraction called for design 'riscv_top_top' of instances=53736 and nets=50788 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 4845.293M)
Compute RC Scale Done ...
**INFO : Setting latch borrow mode to budget during optimization
**optDesign ... cpu = 0:21:04, real = 0:03:45, mem = 2138.2M, totSessionCpu=0:44:17 **
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=4819.64)
Total number of fetched objects 56297
End delay calculation. (MEM=6220.09 CPU=0:00:13.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6220.09 CPU=0:00:16.5 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization
Info: 1526 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:44:51.8/0:12:37.0 (3.6), mem = 4900.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   872|  7355|    -1.08|     0|     0|     0.00|   709|   709|     0|     0|    -0.75|   -39.64|       0|       0|       0|  92.68|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   700|   700|     0|     0|    -0.10|    -2.34|     462|      30|     441|  93.20| 0:00:03.0|  7413.3M|
|     0|     0|     0.00|     0|     0|     0.00|   700|   700|     0|     0|    -0.10|    -2.34|       0|       0|       0|  93.20| 0:00:00.0|  7413.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:27.7 real=0:00:04.0 mem=7413.4M) ***

*** Starting refinePlace (0:45:32 mem=7413.3M) ***
Total net bbox length = 1.119e+06 (5.538e+05 5.647e+05) (ext = 8.887e+04)
Move report: Detail placement moves 8218 insts, mean move: 4.64 um, max move: 92.20 um
	Max move on inst (top/core_U0/issue_solve_stage/regfile/U1292): (98.00, 411.73) --> (121.80, 480.13)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:01.0 MEM: 7569.8MB
Summary Report:
Instances move: 8218 (out of 48110 movable)
Instances flipped: 0
Mean displacement: 4.64 um
Max displacement: 92.20 um (Instance: top/core_U0/issue_solve_stage/regfile/U1292) (98, 411.73) -> (121.8, 480.13)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 1.160e+06 (5.746e+05 5.854e+05) (ext = 8.884e+04)
Runtime: CPU: 0:00:03.9 REAL: 0:00:03.0 MEM: 7569.8MB
*** Finished refinePlace (0:45:36 mem=7569.8M) ***
*** maximum move = 92.20 um ***
*** Finished re-routing un-routed nets (7569.8M) ***

*** Finish Physical Update (cpu=0:00:13.3 real=0:00:04.0 mem=7569.8M) ***
*** DrvOpt [finish] : cpu/real = 0:00:53.0/0:00:13.6 (3.9), totSession cpu/real = 0:45:44.8/0:12:50.5 (3.6), mem = 5791.5M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.89min real=0.23min mem=5126.5M)                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.310  |  0.330  |  0.420  |  3.072  | -0.310  |   N/A   |  0.000  |
|           TNS (ns):| -7.691  |  0.000  |  0.000  |  0.000  | -7.691  |   N/A   |  0.000  |
|    Violating Paths:|   40    |    0    |    0    |    0    |   40    |   N/A   |    0    |
|          All Paths:|  38995  |  25191  |  1525   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    165 (417)     |   -0.543   |    165 (417)     |
|   max_fanout   |    700 (700)     |    -35     |    701 (701)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.199%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:22:42, real = 0:04:05, mem = 2562.8M, totSessionCpu=0:45:55 **
*** Timing NOT met, worst failing slack is -0.310
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1526 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:45:55.3/0:12:51.9 (3.6), mem = 5125.4M
*info: 1526 clock nets excluded
*info: 2 special nets excluded.
*info: 1745 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.310 TNS Slack -7.691 Density 93.20
OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -0.310 TNS -7.691; reg2cgate* WNS 0.420 TNS 0.000; reg2reg* WNS 0.330 TNS 0.000; HEPG WNS 0.330 TNS 0.000; all paths WNS -0.310 TNS -7.691
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.310|   -0.310|  -7.691|   -7.691|    93.20%|   0:00:00.0| 5932.9M|    AV_max|  reg2out| dcache_wdata1[2]                                   |
|  -0.247|   -0.247|  -5.380|   -5.380|    93.20%|   0:00:01.0| 7330.0M|    AV_max|  reg2out| dcache_wdata1[2]                                   |
|  -0.140|   -0.140|  -0.907|   -0.907|    93.20%|   0:00:00.0| 7406.3M|    AV_max|  reg2out| dcache_wdata1[2]                                   |
|  -0.068|   -0.068|  -0.272|   -0.272|    93.20%|   0:00:01.0| 7425.4M|    AV_max|  reg2out| dcache_wdata1[2]                                   |
|  -0.017|   -0.017|  -0.021|   -0.021|    93.20%|   0:00:00.0| 7452.4M|    AV_max|  reg2out| dcache_wdata1[2]                                   |
|   0.033|    0.033|   0.000|    0.000|    93.20%|   0:00:01.0| 7471.5M|    AV_max|  reg2out| dcache_wdata1[2]                                   |
|   0.033|    0.033|   0.000|    0.000|    93.20%|   0:00:00.0| 7471.5M|    AV_max|  reg2out| dcache_wdata1[2]                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.9 real=0:00:03.0 mem=7471.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.9 real=0:00:03.0 mem=7471.5M) ***
OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.033 TNS 0.000; reg2cgate* WNS 0.420 TNS 0.000; reg2reg* WNS 0.603 TNS 0.000; HEPG WNS 0.420 TNS 0.000; all paths WNS 0.033 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.033 TNS Slack 0.000 Density 93.20
*** Starting refinePlace (0:46:34 mem=7471.5M) ***
Total net bbox length = 1.160e+06 (5.746e+05 5.854e+05) (ext = 8.884e+04)
Move report: Detail placement moves 35 insts, mean move: 3.07 um, max move: 9.60 um
	Max move on inst (top/dcache_U0/U2424): (343.40, 309.13) --> (353.00, 309.13)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 7500.8MB
Summary Report:
Instances move: 35 (out of 48111 movable)
Instances flipped: 0
Mean displacement: 3.07 um
Max displacement: 9.60 um (Instance: top/dcache_U0/U2424) (343.4, 309.13) -> (353, 309.13)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2XL
Total net bbox length = 1.160e+06 (5.747e+05 5.855e+05) (ext = 8.884e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 7500.8MB
*** Finished refinePlace (0:46:38 mem=7500.8M) ***
*** maximum move = 9.60 um ***
*** Finished re-routing un-routed nets (7500.8M) ***

*** Finish Physical Update (cpu=0:00:08.9 real=0:00:03.0 mem=7500.8M) ***
** GigaOpt Optimizer WNS Slack 0.033 TNS Slack 0.000 Density 93.20
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:39.2 real=0:00:10.0 mem=7500.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:49.3/0:00:19.1 (2.6), totSession cpu/real = 0:46:44.5/0:13:11.0 (3.5), mem = 5674.5M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.1)
Info: 1526 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:46:45.7/0:13:12.1 (3.5), mem = 6063.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 93.20
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    93.20%|        -|   0.000|   0.000|   0:00:00.0| 6063.5M|
|    93.20%|        0|   0.000|   0.000|   0:00:00.0| 6063.5M|
|    92.92%|      318|   0.000|   0.000|   0:00:05.0| 7429.2M|
|    92.79%|      601|   0.000|   0.000|   0:00:15.0| 7429.2M|
|    92.79%|        3|   0.000|   0.000|   0:00:01.0| 7429.2M|
|    92.79%|        0|   0.000|   0.000|   0:00:00.0| 7429.2M|
|    92.79%|        0|   0.000|   0.000|   0:00:00.0| 7429.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 92.79
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:01:22) (real = 0:00:23.0) **
*** Starting refinePlace (0:48:08 mem=7429.2M) ***
Total net bbox length = 1.156e+06 (5.726e+05 5.831e+05) (ext = 9.044e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 7429.2MB
Summary Report:
Instances move: 0 (out of 47777 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.156e+06 (5.726e+05 5.831e+05) (ext = 9.044e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 7429.2MB
*** Finished refinePlace (0:48:11 mem=7429.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (7429.2M) ***

*** Finish Physical Update (cpu=0:00:10.1 real=0:00:04.0 mem=7429.2M) ***
*** AreaOpt [finish] : cpu/real = 0:01:31.9/0:00:26.5 (3.5), totSession cpu/real = 0:48:17.5/0:13:38.6 (3.5), mem = 7429.2M
End: Area Reclaim Optimization (cpu=0:01:32, real=0:00:27, mem=5268.94M, totSessionCpu=0:48:18).
Begin: GigaOpt postEco DRV Optimization
Info: 1526 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:48:19.6/0:13:39.5 (3.5), mem = 5271.6M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   343|  1101|    -0.60|     0|     0|     0.00|   700|   700|     0|     0|     0.06|     0.00|       0|       0|       0|  92.79|          |         |
|    45|   171|    -0.31|     0|     0|     0.00|   699|   699|     0|     0|     0.11|     0.00|     178|       0|     146|  93.05| 0:00:02.0|  7633.5M|
|    12|    77|    -0.02|     0|     0|     0.00|   699|   699|     0|     0|     0.11|     0.00|       3|       0|      35|  93.10| 0:00:01.0|  7644.5M|
|     8|    16|    -0.01|     0|     0|     0.00|   699|   699|     0|     0|     0.11|     0.00|       1|       0|       3|  93.11| 0:00:01.0|  7644.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the location check has rejected the overall buffering solution.


*** Finish DRV Fixing (cpu=0:00:20.1 real=0:00:04.0 mem=7644.5M) ***

*** Starting refinePlace (0:48:47 mem=7644.5M) ***
Total net bbox length = 1.156e+06 (5.728e+05 5.833e+05) (ext = 9.044e+04)
Move report: Detail placement moves 2199 insts, mean move: 11.18 um, max move: 92.12 um
	Max move on inst (top/core_U0/issue_solve_stage/regfile/FE_OFC4258_n4070): (102.00, 427.12) --> (64.60, 481.84)
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 7804.2MB
Summary Report:
Instances move: 2199 (out of 47959 movable)
Instances flipped: 0
Mean displacement: 11.18 um
Max displacement: 92.12 um (Instance: top/core_U0/issue_solve_stage/regfile/FE_OFC4258_n4070) (102, 427.12) -> (64.6, 481.84)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.194e+06 (5.883e+05 6.054e+05) (ext = 9.037e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 7804.2MB
*** Finished refinePlace (0:48:51 mem=7804.2M) ***
*** maximum move = 92.12 um ***
*** Finished re-routing un-routed nets (7804.2M) ***

*** Finish Physical Update (cpu=0:00:13.0 real=0:00:04.0 mem=7804.2M) ***
*** DrvOpt [finish] : cpu/real = 0:00:40.7/0:00:11.3 (3.6), totSession cpu/real = 0:49:00.3/0:13:50.8 (3.5), mem = 5976.9M
End: GigaOpt postEco DRV Optimization
**INFO : Latch borrow mode reset to max_borrow

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'riscv_top_top' of instances=54077 and nets=51128 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 5016.855M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5326.21 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5326.21 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49321  numIgnoredNets=0
[NR-eGR] There are 1526 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49321 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49321 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 1.496744e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       549( 0.59%)        41( 0.04%)         5( 0.01%)   ( 0.64%) 
[NR-eGR]  Metal3  (3)       217( 0.23%)         8( 0.01%)         2( 0.00%)   ( 0.24%) 
[NR-eGR]  Metal4  (4)       115( 0.12%)         5( 0.01%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]  Metal5  (5)        16( 0.02%)         2( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal6  (6)        67( 0.07%)         2( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  Metal7  (7)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)        18( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal9  (9)         2( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              989( 0.11%)        60( 0.01%)         7( 0.00%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.05% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.73 sec, Real: 2.57 sec, Curr Mem: 5337.12 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          2.49 |          2.49 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 2.49, normalized total congestion hotspot area = 2.49 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   110.84   439.09   138.20   466.45 |        2.49   |
[hotspot] +-----+-------------------------------------+---------------+
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=5191.11)
Total number of fetched objects 56657
End delay calculation. (MEM=6534.29 CPU=0:00:13.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6534.29 CPU=0:00:16.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:28.2 real=0:00:03.0 totSessionCpu=0:49:56 mem=5175.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:26:44, real = 0:05:15, mem = 2644.2M, totSessionCpu=0:49:57 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.002  |  0.000  |  1.050  |  1.263  | -0.002  |   N/A   |  0.000  |
|           TNS (ns):| -0.002  |  0.000  |  0.000  |  0.000  | -0.002  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    0    |    0    |    0    |    1    |   N/A   |    0    |
|          All Paths:|  38995  |  25191  |  1525   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    255 (540)     |   -1.142   |    255 (540)     |
|   max_fanout   |    699 (699)     |    -35     |    700 (700)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.109%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
**optDesign ... cpu = 0:26:59, real = 0:05:20, mem = 2652.8M, totSessionCpu=0:50:12 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:48:35, real = 0:08:07, mem = 5124.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 7 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2542.6M, totSessionCpu=0:50:58 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: User settings:
setExtractRCMode -engine                  preRoute
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max }
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2544.7M, totSessionCpu=0:51:00 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 32 threads.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2550.9M, totSessionCpu=0:51:02 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 5141.85 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5172.23 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5172.23 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49321  numIgnoredNets=0
[NR-eGR] There are 1526 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49321 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49321 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.514162e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       570( 0.61%)        36( 0.04%)         1( 0.00%)   ( 0.65%) 
[NR-eGR]  Metal3  (3)       248( 0.27%)        15( 0.02%)         1( 0.00%)   ( 0.28%) 
[NR-eGR]  Metal4  (4)       101( 0.11%)         7( 0.01%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  Metal5  (5)        21( 0.02%)         4( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal6  (6)        72( 0.08%)         1( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  Metal7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)        12( 0.01%)         3( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal9  (9)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] Metal10 (10)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1034( 0.11%)        66( 0.01%)         3( 0.00%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
[NR-eGR] Started Export DB wires ( Curr Mem: 5183.14 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 5183.14 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 5183.14 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 5183.14 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5183.14 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.40 sec, Real: 0.41 sec, Curr Mem: 5183.14 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 208743
[NR-eGR] Metal2  (2V) length: 3.620815e+05um, number of vias: 319280
[NR-eGR] Metal3  (3H) length: 4.414515e+05um, number of vias: 61507
[NR-eGR] Metal4  (4V) length: 2.647621e+05um, number of vias: 35189
[NR-eGR] Metal5  (5H) length: 2.231936e+05um, number of vias: 13755
[NR-eGR] Metal6  (6V) length: 1.327668e+05um, number of vias: 6868
[NR-eGR] Metal7  (7H) length: 6.965518e+04um, number of vias: 4158
[NR-eGR] Metal8  (8V) length: 4.805005e+04um, number of vias: 1524
[NR-eGR] Metal9  (9H) length: 2.396664e+04um, number of vias: 492
[NR-eGR] Metal10 (10V) length: 7.351135e+03um, number of vias: 169
[NR-eGR] Metal11 (11H) length: 6.242400e+03um, number of vias: 0
[NR-eGR] Total length: 1.579521e+06um, number of vias: 651685
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.315276e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 11.85 sec, Real: 3.87 sec, Curr Mem: 4864.07 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'riscv_top_top' of instances=54077 and nets=51128 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 4854.074M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=5114.29)
Total number of fetched objects 56657
End delay calculation. (MEM=6494.66 CPU=0:00:13.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6494.66 CPU=0:00:17.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.2 real=0:00:03.0 totSessionCpu=0:51:47 mem=5130.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.190  |
|           TNS (ns):| -2.985  |
|    Violating Paths:|   36    |
|          All Paths:|  38995  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    303 (655)     |   -1.216   |    303 (655)     |
|   max_fanout   |    699 (699)     |    -35     |    700 (700)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.109%
------------------------------------------------------------
**optDesign ... cpu = 0:00:53, real = 0:00:12, mem = 2598.2M, totSessionCpu=0:51:53 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 5163.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5163.1M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1526 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:51:59.6/0:18:36.6 (2.8), mem = 5163.1M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:06.9/0:00:04.2 (1.6), totSession cpu/real = 0:52:06.4/0:18:40.8 (2.8), mem = 5482.5M
Info: 1526 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:52:07.9/0:18:42.2 (2.8), mem = 6057.8M
Reclaim Optimization WNS Slack -0.190  TNS Slack -2.985 Density 93.11
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    93.11%|        -|  -0.190|  -2.985|   0:00:00.0| 6060.5M|
|    93.11%|        2|  -0.188|  -2.913|   0:00:01.0| 7334.4M|
|    93.11%|        1|  -0.188|  -2.913|   0:00:00.0| 7366.1M|
|    93.11%|        1|  -0.188|  -2.913|   0:00:01.0| 7384.2M|
|    93.01%|      106|  -0.153|  -2.556|   0:00:02.0| 7411.3M|
|    92.92%|      240|  -0.154|  -2.560|   0:00:08.0| 7433.9M|
|    92.91%|       13|  -0.154|  -2.560|   0:00:01.0| 7433.9M|
|    92.91%|        0|  -0.154|  -2.560|   0:00:00.0| 7433.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.153  TNS Slack -2.560 Density 92.91
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:56.6) (real = 0:00:16.0) **
*** AreaOpt [finish] : cpu/real = 0:00:55.8/0:00:14.8 (3.8), totSession cpu/real = 0:53:03.7/0:18:57.0 (2.8), mem = 7433.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:57, real=0:00:16, mem=5266.64M, totSessionCpu=0:53:04).
Begin: GigaOpt high fanout net optimization
Info: 1526 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:53:08.7/0:18:58.5 (2.8), mem = 5269.3M
*** DrvOpt [finish] : cpu/real = 0:00:07.9/0:00:03.6 (2.2), totSession cpu/real = 0:53:16.6/0:19:02.1 (2.8), mem = 5269.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1526 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:53:16.8/0:19:02.2 (2.8), mem = 5269.3M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   819|  5120|    -1.27|     0|     0|     0.00|   699|   699|     0|     0|    -0.15|    -2.56|       0|       0|       0|  92.91|          |         |
|     3|    12|    -0.01|     0|     0|     0.00|     2|     2|     0|     0|    -0.11|   -45.34|    1189|      49|     846|  93.90| 0:00:07.0|  7604.8M|
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|    -0.11|   -45.34|       2|       0|       2|  93.90| 0:00:00.0|  7604.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:55.6 real=0:00:08.0 mem=7604.9M) ***

*** DrvOpt [finish] : cpu/real = 0:01:03.2/0:00:11.1 (5.7), totSession cpu/real = 0:54:20.0/0:19:13.4 (2.8), mem = 5770.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:03:20, real = 0:00:51, mem = 2788.0M, totSessionCpu=0:54:20 **

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1526 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:54:24.6/0:19:14.9 (2.8), mem = 5348.8M
*info: 1526 clock nets excluded
*info: 2 special nets excluded.
*info: 1745 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.087  TNS Slack -0.573 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.087|  -0.573|    93.90%|   0:00:00.0| 6153.5M|    AV_max|  default| dcache_wen1[1]                                     |
|  -0.000|  -0.000|    93.90%|   0:00:01.0| 7757.5M|    AV_max|  default| top/core_U0/issue_solve_stage/clk_gate_pc_exam_reg |
|        |        |          |            |        |          |         | /latch/D                                           |
|   0.000|   0.000|    93.90%|   0:00:00.0| 7775.6M|        NA|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:04.9 real=0:00:01.0 mem=7775.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:01.0 mem=7775.6M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:16.3/0:00:11.6 (1.4), totSession cpu/real = 0:54:40.9/0:19:26.5 (2.8), mem = 5854.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:01.7)
Info: 1526 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:54:44.4/0:19:28.4 (2.8), mem = 6323.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 93.90
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    93.90%|        -|   0.000|   0.000|   0:00:00.0| 6326.3M|
|    93.90%|        0|   0.000|   0.000|   0:00:01.0| 6326.3M|
|    93.76%|      160|   0.000|   0.000|   0:00:03.0| 7664.9M|
|    93.64%|      675|  -0.001|  -0.023|   0:00:11.0| 7692.0M|
|    93.64%|       21|  -0.001|  -0.023|   0:00:02.0| 7692.0M|
|    93.64%|        1|  -0.001|  -0.023|   0:00:00.0| 7692.0M|
|    93.64%|        0|  -0.001|  -0.023|   0:00:00.0| 7692.0M|
|    93.64%|        0|  -0.001|  -0.023|   0:00:01.0| 7692.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.023 Density 93.64
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:01:10) (real = 0:00:21.0) **
*** AreaOpt [finish] : cpu/real = 0:01:08.8/0:00:19.3 (3.6), totSession cpu/real = 0:55:53.2/0:19:47.7 (2.8), mem = 7692.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:10, real=0:00:21, mem=5501.73M, totSessionCpu=0:55:54).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  AV_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5527.66 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5527.66 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=50289  numIgnoredNets=0
[NR-eGR] There are 1526 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 50289 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 50289 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 1.492291e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       564( 0.60%)        54( 0.06%)         5( 0.01%)   ( 0.67%) 
[NR-eGR]  Metal3  (3)       252( 0.27%)        12( 0.01%)         1( 0.00%)   ( 0.28%) 
[NR-eGR]  Metal4  (4)       101( 0.11%)        12( 0.01%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  Metal5  (5)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal6  (6)        76( 0.08%)         1( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  Metal7  (7)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal8  (8)        15( 0.02%)         3( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal9  (9)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1039( 0.11%)        82( 0.01%)         6( 0.00%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.05% V
Early Global Route congestion estimation runtime: 6.46 seconds, mem = 5542.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 2.49, normalized total congestion hotspot area = 2.49 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:22.4, real=0:00:06.0)***
Iteration  7: Total net bbox = 9.706e+05 (4.91e+05 4.80e+05)
              Est.  stn bbox = 1.330e+06 (6.65e+05 6.65e+05)
              cpu = 0:00:28.1 real = 0:00:04.0 mem = 7546.9M
Iteration  8: Total net bbox = 1.007e+06 (5.09e+05 4.98e+05)
              Est.  stn bbox = 1.376e+06 (6.88e+05 6.88e+05)
              cpu = 0:00:51.7 real = 0:00:05.0 mem = 7524.1M
Iteration  9: Total net bbox = 1.008e+06 (5.09e+05 4.99e+05)
              Est.  stn bbox = 1.378e+06 (6.88e+05 6.90e+05)
              cpu = 0:01:19 real = 0:00:08.0 mem = 7529.3M
Iteration 10: Total net bbox = 1.022e+06 (5.15e+05 5.07e+05)
              Est.  stn bbox = 1.389e+06 (6.92e+05 6.97e+05)
              cpu = 0:06:01 real = 0:00:23.0 mem = 7533.9M
Iteration 11: Total net bbox = 1.043e+06 (5.24e+05 5.19e+05)
              Est.  stn bbox = 1.409e+06 (7.02e+05 7.07e+05)
              cpu = 0:00:42.8 real = 0:00:05.0 mem = 7536.1M
Move report: Timing Driven Placement moves 48927 insts, mean move: 8.01 um, max move: 196.45 um
	Max move on inst (top/core_U0/issue_solve_stage/FE_OFC3684_FE_OFN7572_div_rb_data_12): (131.80, 481.84) --> (217.49, 371.07)

Finished Incremental Placement (cpu=0:09:59, real=0:00:53.0, mem=6543.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (1:06:03 mem=6543.9M) ***
Total net bbox length = 1.058e+06 (5.379e+05 5.203e+05) (ext = 9.015e+04)
Move report: Detail placement moves 48927 insts, mean move: 3.30 um, max move: 93.74 um
	Max move on inst (top/icache_U0/tag0_reg_63__7_): (472.97, 235.23) --> (379.60, 235.60)
	Runtime: CPU: 0:00:10.3 REAL: 0:00:05.0 MEM: 6569.7MB
Summary Report:
Instances move: 48927 (out of 48927 movable)
Instances flipped: 0
Mean displacement: 3.30 um
Max displacement: 93.74 um (Instance: top/icache_U0/tag0_reg_63__7_) (472.973, 235.232) -> (379.6, 235.6)
	Length: 30 sites, height: 1 rows, site name: CoreSite, cell type: SMDFFHQX1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.180e+06 (5.895e+05 5.905e+05) (ext = 9.015e+04)
Runtime: CPU: 0:00:10.4 REAL: 0:00:05.0 MEM: 6569.7MB
*** Finished refinePlace (1:06:13 mem=6569.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 6569.67 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 6569.67 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=50289  numIgnoredNets=0
[NR-eGR] There are 1526 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 50289 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 50289 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.450494e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       388( 0.42%)        14( 0.02%)         1( 0.00%)   ( 0.43%) 
[NR-eGR]  Metal3  (3)       138( 0.15%)         1( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]  Metal4  (4)        64( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  Metal5  (5)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)        27( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              623( 0.07%)        15( 0.00%)         1( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 6.13 seconds, mem = 6569.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 6569.67 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 6569.67 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 6569.67 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 6569.67 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 6569.67 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.41 sec, Real: 0.40 sec, Curr Mem: 6569.67 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 210675
[NR-eGR] Metal2  (2V) length: 3.619672e+05um, number of vias: 321467
[NR-eGR] Metal3  (3H) length: 4.383642e+05um, number of vias: 59396
[NR-eGR] Metal4  (4V) length: 2.555364e+05um, number of vias: 32608
[NR-eGR] Metal5  (5H) length: 2.144118e+05um, number of vias: 11956
[NR-eGR] Metal6  (6V) length: 1.191324e+05um, number of vias: 5586
[NR-eGR] Metal7  (7H) length: 6.423684e+04um, number of vias: 3286
[NR-eGR] Metal8  (8V) length: 3.554912e+04um, number of vias: 1074
[NR-eGR] Metal9  (9H) length: 1.857229e+04um, number of vias: 281
[NR-eGR] Metal10 (10V) length: 3.653955e+03um, number of vias: 56
[NR-eGR] Metal11 (11H) length: 4.022400e+03um, number of vias: 0
[NR-eGR] Total length: 1.515447e+06um, number of vias: 646385
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.840681e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 4.84 seconds, mem = 6437.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:10:28, real=0:01:04)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=5381.3M)
Extraction called for design 'riscv_top_top' of instances=55045 and nets=52096 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 5381.285M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:15:29, real = 0:02:35, mem = 2400.9M, totSessionCpu=1:06:29 **
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=5458.3)
Total number of fetched objects 57627
End delay calculation. (MEM=6835.07 CPU=0:00:13.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6835.07 CPU=0:00:17.4 REAL=0:00:02.0)
Begin: GigaOpt DRV Optimization
Info: 1526 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:07:03.7/0:21:02.5 (3.2), mem = 5486.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   841|  3717|    -1.00|     0|     0|     0.00|     1|     1|     0|     0|     0.00|     0.00|       0|       0|       0|  93.64|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.03|     0.00|     491|      29|     394|  94.13| 0:00:03.0|  7837.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       1|       0|       0|  94.13| 0:00:00.0|  7837.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  94.13| 0:00:00.0|  7837.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:23.8 real=0:00:04.0 mem=7837.7M) ***

*** Starting refinePlace (1:07:40 mem=7837.7M) ***
Total net bbox length = 1.182e+06 (5.904e+05 5.917e+05) (ext = 8.725e+04)
Move report: Detail placement moves 6475 insts, mean move: 7.94 um, max move: 125.74 um
	Max move on inst (top/core_U0/issue_solve_stage/regfile/FE_OFC6040_net33465): (103.20, 403.18) --> (35.60, 461.32)
	Runtime: CPU: 0:00:04.3 REAL: 0:00:02.0 MEM: 7997.5MB
Summary Report:
Instances move: 6475 (out of 49448 movable)
Instances flipped: 0
Mean displacement: 7.94 um
Max displacement: 125.74 um (Instance: top/core_U0/issue_solve_stage/regfile/FE_OFC6040_net33465) (103.2, 403.18) -> (35.6, 461.32)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.243e+06 (6.211e+05 6.216e+05) (ext = 8.709e+04)
Runtime: CPU: 0:00:04.4 REAL: 0:00:02.0 MEM: 7997.5MB
*** Finished refinePlace (1:07:44 mem=7997.5M) ***
*** maximum move = 125.74 um ***
*** Finished re-routing un-routed nets (7997.5M) ***

*** Finish Physical Update (cpu=0:00:15.5 real=0:00:04.0 mem=7997.5M) ***
*** DrvOpt [finish] : cpu/real = 0:00:51.4/0:00:14.1 (3.6), totSession cpu/real = 1:07:55.1/0:21:16.6 (3.2), mem = 6047.2M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.86min real=0.25min mem=5572.2M)                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.330  | -0.203  | -0.103  |  0.990  | -0.330  |   N/A   |  0.000  |
|           TNS (ns):| -20.699 | -9.762  | -1.109  |  0.000  | -9.829  |   N/A   |  0.000  |
|    Violating Paths:|   152   |   71    |   13    |    0    |   68    |   N/A   |    0    |
|          All Paths:|  38995  |  25191  |  1525   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    244 (560)     |   -0.615   |    244 (560)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.129%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:17:05, real = 0:02:56, mem = 2821.9M, totSessionCpu=1:08:05 **
*** Timing NOT met, worst failing slack is -0.331
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1526 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:08:05.4/0:21:18.1 (3.2), mem = 5570.2M
*info: 1526 clock nets excluded
*info: 2 special nets excluded.
*info: 1745 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.331 TNS Slack -20.699 Density 94.13
OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -0.331 TNS -9.829; reg2cgate* WNS -0.103 TNS -1.109; reg2reg* WNS -0.203 TNS -9.762; HEPG WNS -0.203 TNS -10.871; all paths WNS -0.331 TNS -20.699
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.203|   -0.331| -10.871|  -20.699|    94.13%|   0:00:00.0| 6377.6M|    AV_max|  reg2reg| ram_wdata_reg_6_/D                                 |
|  -0.103|   -0.103|  -1.109|   -1.163|    94.13%|   0:00:01.0| 7811.5M|    AV_max|reg2cgate| top/dcache_U0/clk_gate_state_reg/main_gate/A       |
|  -0.097|   -0.097|  -1.098|   -1.152|    94.13%|   0:00:00.0| 7827.5M|    AV_max|reg2cgate| top/dcache_U0/clk_gate_lru_reg_39_/main_gate/A     |
|  -0.097|   -0.097|  -1.086|   -1.140|    94.13%|   0:00:00.0| 7827.5M|    AV_max|reg2cgate| top/dcache_U0/clk_gate_lru_reg_39_/main_gate/A     |
|  -0.093|   -0.093|  -0.987|   -1.041|    94.13%|   0:00:00.0| 7827.5M|    AV_max|reg2cgate| top/dcache_U0/clk_gate_state_reg/main_gate/A       |
|  -0.088|   -0.088|  -0.891|   -0.945|    94.13%|   0:00:01.0| 7827.5M|    AV_max|reg2cgate| top/dcache_U0/clk_gate_lru_reg_29_/main_gate/A     |
|  -0.084|   -0.084|  -0.803|   -0.857|    94.13%|   0:00:00.0| 7843.1M|    AV_max|reg2cgate| top/dcache_U0/clk_gate_lru_reg_24_/main_gate/A     |
|  -0.081|   -0.081|  -0.636|   -0.691|    94.13%|   0:00:00.0| 7850.1M|    AV_max|reg2cgate| top/dcache_U0/clk_gate_lru_reg_14_/main_gate/A     |
|  -0.079|   -0.079|  -0.475|   -0.529|    94.13%|   0:00:00.0| 7853.2M|    AV_max|reg2cgate| top/dcache_U0/clk_gate_lru_reg_54_/main_gate/A     |
|  -0.078|   -0.078|  -0.318|   -0.372|    94.13%|   0:00:00.0| 7859.3M|    AV_max|reg2cgate| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.076|   -0.076|  -0.086|   -0.140|    94.13%|   0:00:00.0| 7859.3M|    AV_max|reg2cgate| top/dcache_U0/clk_gate_lru_reg_34_/main_gate/A     |
|   0.033|    0.009|   0.000|    0.000|    94.13%|   0:00:00.0| 7920.4M|        NA|       NA| NA                                                 |
|   0.033|    0.009|   0.000|    0.000|    94.13%|   0:00:00.0| 7920.4M|    AV_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.4 real=0:00:02.0 mem=7920.4M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.009|    0.009|   0.000|    0.000|    94.13%|   0:00:00.0| 7920.4M|    AV_max|  reg2out| dcache_wdata1[14]                                  |
|   0.033|    0.045|   0.000|    0.000|    94.13%|   0:00:00.0| 8011.7M|        NA|       NA| NA                                                 |
|   0.033|    0.045|   0.000|    0.000|    94.13%|   0:00:00.0| 8011.7M|    AV_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:00.0 mem=8011.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:03.0 mem=8011.7M) ***
OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.069 TNS 0.000; reg2cgate* WNS 0.070 TNS 0.000; reg2reg* WNS 0.045 TNS 0.000; HEPG WNS 0.045 TNS 0.000; all paths WNS 0.045 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.033 TNS Slack 0.000 Density 94.13
*** Starting refinePlace (1:08:41 mem=8011.7M) ***
Total net bbox length = 1.243e+06 (6.211e+05 6.216e+05) (ext = 8.709e+04)
Move report: Timing Driven Placement moves 47291 insts, mean move: 5.27 um, max move: 134.70 um
	Max move on inst (top/core_U0/issue_solve_stage/regfile/FE_OFC5358_n1153): (40.40, 468.16) --> (123.80, 416.86)
	Runtime: CPU: 0:01:00 REAL: 0:00:05.0 MEM: 8125.5MB
Move report: Detail placement moves 42473 insts, mean move: 2.82 um, max move: 119.16 um
	Max move on inst (top/core_U0/issue_solve_stage/regfile/FE_OFC4315_n17600): (99.00, 413.44) --> (122.40, 317.68)
	Runtime: CPU: 0:00:08.5 REAL: 0:00:04.0 MEM: 8164.9MB
Summary Report:
Instances move: 47404 (out of 49450 movable)
Instances flipped: 0
Mean displacement: 5.98 um
Max displacement: 211.24 um (Instance: top/core_U0/issue_solve_stage/regfile/FE_OFC2084_net34032) (36.6, 461.32) -> (104.2, 317.68)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.187e+06 (6.015e+05 5.860e+05) (ext = 8.657e+04)
Runtime: CPU: 0:01:09 REAL: 0:00:10.0 MEM: 8164.9MB
*** Finished refinePlace (1:09:50 mem=8164.9M) ***
*** maximum move = 211.24 um ***
*** Finished re-routing un-routed nets (8164.9M) ***

*** Finish Physical Update (cpu=0:01:29 real=0:00:14.0 mem=8164.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 94.13
OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS 0.041 TNS 0.000; reg2cgate* WNS 0.751 TNS 0.000; reg2reg* WNS 0.000 TNS 0.000; HEPG WNS 0.000 TNS 0.000; all paths WNS 0.000 TNS 0.000
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    94.13%|   0:00:00.0| 8164.9M|    AV_max|  reg2reg| top/core_U0/issue_solve_stage/clk_gate_pc_exam_reg |
|        |         |        |         |          |            |        |          |         | /latch/D                                           |
|   0.033|    0.060|   0.000|    0.000|    94.13%|   0:00:01.0| 8203.1M|        NA|       NA| NA                                                 |
|   0.033|    0.060|   0.000|    0.000|    94.13%|   0:00:00.0| 8203.1M|    AV_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:01.0 mem=8203.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:01.0 mem=8203.1M) ***
OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS 0.101 TNS 0.000; reg2cgate* WNS 0.751 TNS 0.000; reg2reg* WNS 0.060 TNS 0.000; HEPG WNS 0.060 TNS 0.000; all paths WNS 0.060 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.033 TNS Slack 0.000 Density 94.13
*** Starting refinePlace (1:10:17 mem=8203.1M) ***
Total net bbox length = 1.187e+06 (6.015e+05 5.860e+05) (ext = 8.657e+04)
Move report: Detail placement moves 6 insts, mean move: 2.83 um, max move: 5.22 um
	Max move on inst (top/dcache_U0/U498): (373.00, 350.17) --> (371.20, 346.75)
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 8203.1MB
Summary Report:
Instances move: 6 (out of 49451 movable)
Instances flipped: 0
Mean displacement: 2.83 um
Max displacement: 5.22 um (Instance: top/dcache_U0/U498) (373, 350.17) -> (371.2, 346.75)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XL
Total net bbox length = 1.188e+06 (6.015e+05 5.860e+05) (ext = 8.657e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 8203.1MB
*** Finished refinePlace (1:10:21 mem=8203.1M) ***
*** maximum move = 5.22 um ***
*** Finished re-routing un-routed nets (8203.1M) ***

*** Finish Physical Update (cpu=0:00:08.2 real=0:00:03.0 mem=8203.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 94.13
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    94.13%|   0:00:00.0| 8203.1M|    AV_max|  reg2reg| top/core_U0/issue_solve_stage/clk_gate_pc_exam_reg |
|        |         |        |         |          |            |        |          |         | /latch/D                                           |
|   0.033|    0.035|   0.000|    0.000|    94.13%|   0:00:01.0| 8203.1M|        NA|       NA| NA                                                 |
|   0.033|    0.035|   0.000|    0.000|    94.13%|   0:00:00.0| 8203.1M|    AV_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:01.0 mem=8203.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.1 real=0:00:01.0 mem=8203.1M) ***
*** Starting refinePlace (1:10:31 mem=8203.1M) ***
Total net bbox length = 1.187e+06 (6.011e+05 5.860e+05) (ext = 8.657e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:01.0 MEM: 8203.1MB
Summary Report:
Instances move: 0 (out of 49452 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.187e+06 (6.011e+05 5.860e+05) (ext = 8.657e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:01.0 MEM: 8203.1MB
*** Finished refinePlace (1:10:35 mem=8203.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (8203.1M) ***

*** Finish Physical Update (cpu=0:00:07.5 real=0:00:04.0 mem=8203.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 94.13
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:02:24 real=0:00:31.0 mem=8203.1M) ***

*** SetupOpt [finish] : cpu/real = 0:02:34.7/0:00:40.3 (3.8), totSession cpu/real = 1:10:40.0/0:21:58.4 (3.2), mem = 6136.8M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.1)
Info: 1526 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:10:41.3/0:21:59.6 (3.2), mem = 6572.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 94.13
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    94.13%|        -|   0.000|   0.000|   0:00:00.0| 6572.8M|
|    94.13%|        1|  -0.002|  -0.002|   0:00:01.0| 6729.9M|
|    93.36%|      879|  -0.000|  -0.001|   0:00:10.0| 7938.5M|
|    93.23%|      586|   0.000|   0.000|   0:00:12.0| 7938.5M|
|    93.23%|        8|   0.000|   0.000|   0:00:01.0| 7938.5M|
|    93.23%|        0|   0.000|   0.000|   0:00:00.0| 7938.5M|
|    93.23%|        0|   0.000|   0.000|   0:00:00.0| 7938.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 93.23
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:01:26) (real = 0:00:25.0) **
*** Starting refinePlace (1:12:08 mem=7938.5M) ***
Total net bbox length = 1.166e+06 (5.884e+05 5.780e+05) (ext = 8.886e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 7938.5MB
Summary Report:
Instances move: 0 (out of 48563 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.166e+06 (5.884e+05 5.780e+05) (ext = 8.886e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:01.0 MEM: 7938.5MB
*** Finished refinePlace (1:12:11 mem=7938.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (7938.5M) ***

*** Finish Physical Update (cpu=0:00:08.9 real=0:00:04.0 mem=7938.5M) ***
*** AreaOpt [finish] : cpu/real = 0:01:34.8/0:00:29.2 (3.3), totSession cpu/real = 1:12:16.2/0:22:28.8 (3.2), mem = 7938.5M
End: Area Reclaim Optimization (cpu=0:01:35, real=0:00:29, mem=5770.23M, totSessionCpu=1:12:17).
Begin: GigaOpt postEco DRV Optimization
Info: 1526 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:12:18.8/0:22:30.2 (3.2), mem = 5772.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   378|  1090|    -0.97|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  93.23|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|     277|       0|     117|  93.49| 0:00:01.0|  8113.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  93.49| 0:00:00.0|  8113.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:10.0 real=0:00:02.0 mem=8113.3M) ***

*** Starting refinePlace (1:12:42 mem=8113.3M) ***
Total net bbox length = 1.167e+06 (5.886e+05 5.784e+05) (ext = 8.886e+04)
Move report: Detail placement moves 1099 insts, mean move: 5.50 um, max move: 58.40 um
	Max move on inst (top/dcache_U0/FE_OFC6162_n88): (371.00, 348.46) --> (346.80, 382.66)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:01.0 MEM: 8273.0MB
Summary Report:
Instances move: 1099 (out of 48840 movable)
Instances flipped: 0
Mean displacement: 5.50 um
Max displacement: 58.40 um (Instance: top/dcache_U0/FE_OFC6162_n88) (371, 348.46) -> (346.8, 382.66)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.173e+06 (5.913e+05 5.813e+05) (ext = 8.885e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:01.0 MEM: 8273.0MB
*** Finished refinePlace (1:12:46 mem=8273.0M) ***
*** maximum move = 58.40 um ***
*** Finished re-routing un-routed nets (8273.0M) ***

*** Finish Physical Update (cpu=0:00:09.8 real=0:00:04.0 mem=8273.0M) ***
*** DrvOpt [finish] : cpu/real = 0:00:32.9/0:00:09.1 (3.6), totSession cpu/real = 1:12:51.7/0:22:39.3 (3.2), mem = 6318.7M
End: GigaOpt postEco DRV Optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'riscv_top_top' of instances=54958 and nets=52008 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 5561.582M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5804.89 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5804.89 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=50202  numIgnoredNets=0
[NR-eGR] There are 1526 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 50202 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 50202 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.438808e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       380( 0.41%)         7( 0.01%)   ( 0.41%) 
[NR-eGR]  Metal3  (3)       180( 0.19%)         8( 0.01%)   ( 0.20%) 
[NR-eGR]  Metal4  (4)        66( 0.07%)         1( 0.00%)   ( 0.07%) 
[NR-eGR]  Metal5  (5)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal6  (6)        33( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              669( 0.07%)        16( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.08 sec, Real: 2.54 sec, Curr Mem: 5819.75 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=5761.75)
Total number of fetched objects 57531
End delay calculation. (MEM=7145.65 CPU=0:00:14.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=7145.65 CPU=0:00:19.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:31.0 real=0:00:03.0 totSessionCpu=1:13:38 mem=5749.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:22:39, real = 0:04:27, mem = 2896.4M, totSessionCpu=1:13:39 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.736  |  1.072  |  0.237  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  38995  |  25191  |  1525   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |     23 (49)      |   -0.303   |     23 (49)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.487%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:22:54, real = 0:04:32, mem = 2899.5M, totSessionCpu=1:13:54 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:22:57, real = 0:04:33, mem = 5697.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
Options: No distance constraint, No Fan-out constraint.
INFO: Total Number of Tie Cells (TIEHI) placed: 0  
INFO: Total Number of Tie Cells (TIELO) placed: 0  
<CMD> saveDesign DBS/04_placement.enc
#% Begin save design ... (date=01/19 04:17:50, mem=2786.3M)
% Begin Save ccopt configuration ... (date=01/19 04:17:50, mem=2786.3M)
% End Save ccopt configuration ... (date=01/19 04:17:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2786.5M, current mem=2786.5M)
% Begin Save netlist data ... (date=01/19 04:17:50, mem=2786.5M)
Writing Binary DB to DBS/04_placement.enc.dat.tmp/vbin/riscv_top_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/19 04:17:51, total cpu=0:00:00.8, real=0:00:01.0, peak res=2786.5M, current mem=2786.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=01/19 04:17:51, mem=2787.8M)
Saving AAE Data ...
Saving congestion map file DBS/04_placement.enc.dat.tmp/riscv_top_top.route.congmap.gz ...
% End Save AAE data ... (date=01/19 04:17:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2787.9M, current mem=2787.9M)
Saving preference file DBS/04_placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 24 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file DBS/04_placement.enc.dat.tmp/riscv_top_top.prop
Saving PG file DBS/04_placement.enc.dat.tmp/riscv_top_top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Jan 19 04:17:52 2023)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.3 real=0:00:00.0 mem=5792.0M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=5784.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=5768.0M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map DBS/04_placement.enc.dat.tmp/riscv_top_top.congmap.gz ...
Saving preRoute extracted patterns in file 'DBS/04_placement.enc.dat.tmp/riscv_top_top.techData.gz' ...
Saving preRoute extraction data in directory 'DBS/04_placement.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/19 04:17:54, mem=2789.5M)
% End Save power constraints data ... (date=01/19 04:17:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=2789.5M, current mem=2789.5M)
RC
RC
RC
Generated self-contained design 04_placement.enc.dat.tmp
#% End save design ... (date=01/19 04:17:59, total cpu=0:00:07.3, real=0:00:09.0, peak res=2789.5M, current mem=2789.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> all_constraint_modes
CN_func
<CMD> set_interactive_constraint_modes [all_constraint_modes]
<CMD> reset_clock_latency [all_clocks ]
<CMD> set_ccopt_property buffer_cells { CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 }
<CMD> set_ccopt_property inverter_cells { CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20 }
<CMD> set_ccopt_property logic_cells {  CLKAND2X2 CLKAND2X3 CLKAND2X4 CLKAND2X6 CLKAND2X8 CLKAND2X12  
   }
<CMD> set_ccopt_property use_inverters true
<CMD> set_ccopt_property update_io_latency false
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CN_func
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 13887 sinks and 1525 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CN_func was created. It contains 13887 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=01/19 04:18:41, mem=2449.2M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          22
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -eng_copyNetPropToNewNet       true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -activeHoldViews                    { AV_min }
setOptMode -activeSetupViews                   { AV_max }
setOptMode -autoSetupViews                     { AV_max}
setOptMode -autoTDGRSetupViews                 { AV_max}
setOptMode -drcMargin                          0
setOptMode -fixCap                             true
setOptMode -fixDrc                             true
setOptMode -fixFanoutLoad                      true
setOptMode -fixTran                            true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=5470.0M, init mem=5470.0M)
*info: Placed = 54958          (Fixed = 6118)
*info: Unplaced = 0           
Placement Density:93.49%(183612/196404)
Placement Density (including fixed std cells):93.75%(191982/204773)
Finished checkPlace (total: cpu=0:00:01.7, real=0:00:00.0; vio checks: cpu=0:00:01.1, real=0:00:00.0; mem=5470.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.7 real=0:00:00.5)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.8 real=0:00:00.5)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.8 real=0:00:00.5)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 13887 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 13887 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 5469.97 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5500.35 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5500.35 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=50202  numIgnoredNets=0
[NR-eGR] There are 1526 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 50202 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 50202 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.438808e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       380( 0.41%)         7( 0.01%)   ( 0.41%) 
[NR-eGR]  Metal3  (3)       180( 0.19%)         8( 0.01%)   ( 0.20%) 
[NR-eGR]  Metal4  (4)        66( 0.07%)         1( 0.00%)   ( 0.07%) 
[NR-eGR]  Metal5  (5)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal6  (6)        33( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              669( 0.07%)        16( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 5511.46 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 5511.46 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 5511.46 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 5511.46 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5511.46 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 5511.46 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 210502
[NR-eGR] Metal2  (2V) length: 3.579962e+05um, number of vias: 321142
[NR-eGR] Metal3  (3H) length: 4.425138e+05um, number of vias: 57313
[NR-eGR] Metal4  (4V) length: 2.573851e+05um, number of vias: 31434
[NR-eGR] Metal5  (5H) length: 2.118128e+05um, number of vias: 10873
[NR-eGR] Metal6  (6V) length: 1.160108e+05um, number of vias: 5315
[NR-eGR] Metal7  (7H) length: 6.218655e+04um, number of vias: 3110
[NR-eGR] Metal8  (8V) length: 3.033717e+04um, number of vias: 1055
[NR-eGR] Metal9  (9H) length: 1.951559e+04um, number of vias: 292
[NR-eGR] Metal10 (10V) length: 2.839305e+03um, number of vias: 54
[NR-eGR] Metal11 (11H) length: 2.662200e+03um, number of vias: 0
[NR-eGR] Total length: 1.503259e+06um, number of vias: 641090
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.916321e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 10.91 sec, Real: 3.26 sec, Curr Mem: 5481.46 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:11.1 real=0:00:03.4)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:01.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
inverter_cells is set for at least one object
logic_cells is set for at least one object
route_type is set for at least one object
source_driver is set for at least one object
update_io_latency: 0 (default: true)
use_inverters is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: DFFHQX1/CK DFFHQX1/Q (default: )
  use_inverters: true (default: auto)
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
  Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
  Clock gates: TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 204773.184um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner DC_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.063ns
  Slew time target (trunk):   0.063ns
  Slew time target (top):     0.063ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 368.511um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=458.261um, saturatedSlew=0.054ns, speed=5423.207um per ns, cellArea=17.911um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=368.511um, saturatedSlew=0.053ns, speed=7326.262um per ns, cellArea=17.633um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=464.444um, saturatedSlew=0.056ns, speed=2312.968um per ns, cellArea=32.400um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=464.865um, saturatedSlew=0.056ns, speed=2316.218um per ns, cellArea=29.428um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CN_func:
  Sources:                     pin clk
  Total number of sinks:       13887
  Delay constrained sinks:     12300
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DC_max:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CN_func with 13887 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=1525, l=0, total=1525
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=2086.200um^2, l=0.000um^2, total=2086.200um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=46103.240um, total=46103.240um
Clock DAG library cell distribution initial state {count}:
  NICGs: AND2XL: 1525 

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0       1525     [min=1, max=127, avg=30, sd=14, total=46103]
   0          1          1     [min=940, max=940, avg=940, sd=0, total=940]
---------------------------------------------------------------------------

Have 32 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.3)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:21.5 real=0:00:07.3)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=1525, l=0, total=1525
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=2086.200um^2, l=0.000um^2, total=2086.200um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=46103.240um, total=46103.240um
    Clock DAG library cell distribution before merging {count}:
      NICGs: AND2XL: 1525 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                            1525
    Globally unique enables                       396
    Potentially mergeable clock gates            1129
    Actually merged clock gates                  1129
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  396
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:11.3 real=0:00:10.9)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=396, l=0, total=396
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=2979.504um^2, l=0.000um^2, total=2979.504um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=41964.790um, total=41964.790um
    Clock DAG library cell distribution before clustering {count}:
      NICGs: CLKAND2X12: 396 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Clock tree timing engine global stage delay update for DC_max:setup.late...
      Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.8 real=0:00:00.0)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=888.174um^2, icg=0.000um^2, nicg=1933.668um^2, l=0.000um^2, total=2821.842um^2
      hp wire lengths  : top=0.000um, trunk=8216.860um, leaf=47559.675um, total=55776.535um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: CLKINVX20: 118 CLKINVX16: 18 CLKINVX12: 5 CLKINVX6: 1 
      NICGs: CLKAND2X12: 49 AND2X8: 15 AND2X6: 11 CLKAND2X6: 290 CLKAND2X4: 1 AND2X4: 17 AND2X2: 2 AND2X1: 8 AND2XL: 3 
    Bottom-up phase done. (took cpu=0:00:25.8 real=0:00:06.7)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (1:17:29 mem=5926.1M) ***
Total net bbox length = 1.167e+06 (5.912e+05 5.763e+05) (ext = 8.885e+04)
Move report: Detail placement moves 19483 insts, mean move: 3.98 um, max move: 117.82 um
	Max move on inst (top/icache_U0/FE_OFC2185_n126): (403.20, 133.00) --> (288.80, 136.42)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:02.0 MEM: 6024.6MB
Summary Report:
Instances move: 19483 (out of 47853 movable)
Instances flipped: 0
Mean displacement: 3.98 um
Max displacement: 117.82 um (Instance: top/icache_U0/FE_OFC2185_n126) (403.2, 133) -> (288.8, 136.42)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.235e+06 (6.274e+05 6.073e+05) (ext = 8.901e+04)
Runtime: CPU: 0:00:04.6 REAL: 0:00:02.0 MEM: 6024.6MB
*** Finished refinePlace (1:17:33 mem=6024.6M) ***
    ClockRefiner summary
    All clock instances: Moved 6435, flipped 2930 and cell swapped 0 (out of a total of 14425).
    The largest move was 29.4 um for top/icache_U0/tag1_reg_21__4_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.2 real=0:00:03.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for DC_max:setup.late...
    Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:01.5 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [0.2,1.806)               47
    [1.806,3.412)             48
    [3.412,5.018)            122
    [5.018,6.624)             31
    [6.624,8.23)              17
    [8.23,9.836)               7
    [9.836,11.442)             4
    [11.442,13.048)            1
    [13.048,14.654)            2
    [14.654,16.26)             1
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
       16.26         (64.382,359.382)     (58.383,349.123)     cell top/core_U0/issue_solve_stage/regfile/clk_gate_gpr_reg_1__2/main_gate (a lib_cell CLKAND2X12) at (55.200,348.460), in power domain auto-default
       13.715        (53.557,352.627)     (44.758,347.712)     ccl_a clock inverter, uid:A3c872 (a lib_cell CLKINVX20) at (42.800,346.750), in power domain auto-default
       13.68         (64.382,366.223)     (64.382,352.543)     cell top/core_U0/issue_solve_stage/regfile/clk_gate_gpr_reg_10__2/main_gate (a lib_cell CLKAND2X12) at (61.200,351.880), in power domain auto-default
       12.935        (69.157,362.887)     (73.757,354.553)     ccl_a clock inverter, uid:A3c868 (a lib_cell CLKINVX20) at (71.800,353.590), in power domain auto-default
       11.44         (69.157,373.147)     (73.757,379.988)     ccl clock inverter, uid:A3c86c (a lib_cell CLKINVX20) at (71.800,379.240), in power domain auto-default
       10.915        (63.158,352.627)     (69.157,347.712)     ccl_a clock inverter, uid:A3c874 (a lib_cell CLKINVX20) at (67.200,346.750), in power domain auto-default
       10.26         (70.382,366.223)     (70.382,376.483)     cell top/core_U0/issue_solve_stage/regfile/clk_gate_gpr_reg_8__2/main_gate (a lib_cell CLKAND2X12) at (67.200,375.820), in power domain auto-default
       10.04         (433.033,248.682)    (429.832,241.843)    cell top/dcache_U0/clk_gate_tag1_reg_4__1/main_gate (a lib_cell CLKAND2X6) at (427.600,240.730), in power domain auto-default
        9.64         (65.157,378.493)     (67.957,385.332)     ccl_a clock inverter, uid:A3c85e (a lib_cell CLKINVX20) at (66.000,384.370), in power domain auto-default
        9.6          (283.358,269.053)    (273.757,269.053)    ccl_a clock inverter, uid:A3c854 (a lib_cell CLKINVX20) at (271.800,268.090), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:11.8 real=0:00:05.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=888.174um^2, icg=0.000um^2, nicg=1933.668um^2, l=0.000um^2, total=2821.842um^2
      cell capacitance : b=0.000pF, i=1.201pF, icg=0.000pF, nicg=0.463pF, l=0.000pF, total=1.664pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.831pF, leaf=6.334pF, total=7.165pF
      wire lengths     : top=0.000um, trunk=11348.148um, leaf=82652.227um, total=94000.375um
      hp wire lengths  : top=0.000um, trunk=8691.690um, leaf=48451.385um, total=57143.075um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=14, worst=[0.090ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.008ns sd=0.024ns sum=0.115ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.063ns count=98 avg=0.039ns sd=0.016ns min=0.021ns max=0.153ns {48 <= 0.038ns, 39 <= 0.051ns, 6 <= 0.057ns, 4 <= 0.060ns, 0 <= 0.063ns} {0 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 1 > 0.095ns}
      Leaf  : target=0.063ns count=441 avg=0.053ns sd=0.005ns min=0.034ns max=0.068ns {2 <= 0.038ns, 123 <= 0.051ns, 208 <= 0.057ns, 59 <= 0.060ns, 36 <= 0.063ns} {10 <= 0.066ns, 3 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: CLKINVX20: 118 CLKINVX16: 18 CLKINVX12: 5 CLKINVX6: 1 
      NICGs: CLKAND2X12: 49 AND2X8: 15 AND2X6: 11 CLKAND2X6: 290 CLKAND2X4: 1 AND2X4: 17 AND2X2: 2 AND2X1: 8 AND2XL: 3 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CN_func: insertion delay [min=0.353, max=0.460, avg=0.408, sd=0.019], skew [0.107 vs 0.057*], 90.2% {0.379, 0.436} (wid=0.020 ws=0.010) (gid=0.445 gs=0.103)
    Skew group summary after 'Clustering':
      skew_group clk/CN_func: insertion delay [min=0.353, max=0.460, avg=0.408, sd=0.019], skew [0.107 vs 0.057*], 90.2% {0.379, 0.436} (wid=0.020 ws=0.010) (gid=0.445 gs=0.103)
    Legalizer API calls during this step: 11951 succeeded with high effort: 11951 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:38.9 real=0:00:12.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       539 (unrouted=539, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 147737 (unrouted=100982, trialRouted=46755, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100190, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 539 nets for routing of which 539 have one or more fixed wires.
(ccopt eGR): Start to route 539 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5957.32 MB )
[NR-eGR] Read 216162 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 5957.32 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 216162
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=48086  numIgnoredNets=47547
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 539 clock nets ( 539 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 539 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 539 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.289062e+04um
[NR-eGR] Create a new net group with 282 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 282 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.278118e+04um
[NR-eGR] Create a new net group with 276 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 276 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.277776e+04um
[NR-eGR] Create a new net group with 276 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 276 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.277776e+04um
[NR-eGR] Create a new net group with 263 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 263 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.277605e+04um
[NR-eGR] Create a new net group with 50 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 50 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.035371e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         5( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 5957.32 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 5957.32 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5957.32 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 5957.32 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5957.32 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5957.32 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 203612
[NR-eGR] Metal2  (2V) length: 3.240472e+05um, number of vias: 300268
[NR-eGR] Metal3  (3H) length: 4.356052e+05um, number of vias: 62900
[NR-eGR] Metal4  (4V) length: 2.762961e+05um, number of vias: 31013
[NR-eGR] Metal5  (5H) length: 2.082908e+05um, number of vias: 10667
[NR-eGR] Metal6  (6V) length: 1.132384e+05um, number of vias: 5228
[NR-eGR] Metal7  (7H) length: 6.122873e+04um, number of vias: 3059
[NR-eGR] Metal8  (8V) length: 2.961566e+04um, number of vias: 1038
[NR-eGR] Metal9  (9H) length: 1.888079e+04um, number of vias: 286
[NR-eGR] Metal10 (10V) length: 2.749625e+03um, number of vias: 50
[NR-eGR] Metal11 (11H) length: 2.588200e+03um, number of vias: 0
[NR-eGR] Total length: 1.472541e+06um, number of vias: 618121
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9.474396e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 14963
[NR-eGR] Metal2  (2V) length: 1.608627e+04um, number of vias: 17702
[NR-eGR] Metal3  (3H) length: 4.048361e+04um, number of vias: 8287
[NR-eGR] Metal4  (4V) length: 3.421769e+04um, number of vias: 497
[NR-eGR] Metal5  (5H) length: 3.726660e+03um, number of vias: 21
[NR-eGR] Metal6  (6V) length: 2.297250e+02um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 9.474396e+04um, number of vias: 41470
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.474396e+04um, number of vias: 41470
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.73 sec, Real: 1.63 sec, Curr Mem: 5924.32 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:04.3 real=0:00:02.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       539 (unrouted=0, trialRouted=0, noStatus=0, routed=539, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 147737 (unrouted=100982, trialRouted=46755, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100190, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5954.69 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5954.69 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 539  Num Prerouted Wires = 51469
[NR-eGR] Read numTotalNets=48086  numIgnoredNets=539
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 47547 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47547 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.427262e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       542( 0.58%)        28( 0.03%)         1( 0.00%)   ( 0.61%) 
[NR-eGR]  Metal3  (3)       392( 0.42%)        33( 0.04%)         1( 0.00%)   ( 0.46%) 
[NR-eGR]  Metal4  (4)       151( 0.16%)         4( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  Metal5  (5)        28( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal6  (6)       110( 0.12%)         4( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  Metal7  (7)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9  (9)         4( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] Metal10 (10)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1244( 0.14%)        70( 0.01%)         2( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
Early Global Route congestion estimation runtime: 5.96 seconds, mem = 5965.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 5965.21 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 5965.21 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 5965.21 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 5965.21 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5965.21 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 5965.21 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 206270
[NR-eGR] Metal2  (2V) length: 3.156386e+05um, number of vias: 297191
[NR-eGR] Metal3  (3H) length: 3.912802e+05um, number of vias: 76747
[NR-eGR] Metal4  (4V) length: 2.518999e+05um, number of vias: 49087
[NR-eGR] Metal5  (5H) length: 2.557041e+05um, number of vias: 19404
[NR-eGR] Metal6  (6V) length: 1.629987e+05um, number of vias: 8917
[NR-eGR] Metal7  (7H) length: 1.045454e+05um, number of vias: 4883
[NR-eGR] Metal8  (8V) length: 5.775858e+04um, number of vias: 1800
[NR-eGR] Metal9  (9H) length: 2.747292e+04um, number of vias: 534
[NR-eGR] Metal10 (10V) length: 5.338065e+03um, number of vias: 190
[NR-eGR] Metal11 (11H) length: 6.828100e+03um, number of vias: 0
[NR-eGR] Total length: 1.579465e+06um, number of vias: 665023
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 4.45 seconds, mem = 5936.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:10.5, real=0:00:03.0)
    Congestion Repair done. (took cpu=0:00:10.5 real=0:00:03.4)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:17.0 real=0:00:06.7)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'riscv_top_top' of instances=53971 and nets=148276 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 5936.215M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.7)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:01.4 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
    cell areas       : b=0.000um^2, i=888.174um^2, icg=0.000um^2, nicg=1933.668um^2, l=0.000um^2, total=2821.842um^2
    cell capacitance : b=0.000pF, i=1.201pF, icg=0.000pF, nicg=0.463pF, l=0.000pF, total=1.664pF
    sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.825pF, leaf=6.286pF, total=7.111pF
    wire lengths     : top=0.000um, trunk=11348.148um, leaf=82652.227um, total=94000.375um
    hp wire lengths  : top=0.000um, trunk=8691.690um, leaf=48451.385um, total=57143.075um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=11, worst=[0.090ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.010ns sd=0.026ns sum=0.112ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.063ns count=98 avg=0.039ns sd=0.016ns min=0.020ns max=0.153ns {48 <= 0.038ns, 38 <= 0.051ns, 7 <= 0.057ns, 4 <= 0.060ns, 0 <= 0.063ns} {0 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 1 > 0.095ns}
    Leaf  : target=0.063ns count=441 avg=0.053ns sd=0.005ns min=0.035ns max=0.068ns {2 <= 0.038ns, 133 <= 0.051ns, 203 <= 0.057ns, 57 <= 0.060ns, 36 <= 0.063ns} {7 <= 0.066ns, 3 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Invs: CLKINVX20: 118 CLKINVX16: 18 CLKINVX12: 5 CLKINVX6: 1 
    NICGs: CLKAND2X12: 49 AND2X8: 15 AND2X6: 11 CLKAND2X6: 290 CLKAND2X4: 1 AND2X4: 17 AND2X2: 2 AND2X1: 8 AND2XL: 3 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CN_func: insertion delay [min=0.353, max=0.461, avg=0.409, sd=0.019], skew [0.108 vs 0.057*], 89.7% {0.377, 0.434} (wid=0.021 ws=0.010) (gid=0.446 gs=0.105)
  Skew group summary after clustering cong repair call:
    skew_group clk/CN_func: insertion delay [min=0.353, max=0.461, avg=0.409, sd=0.019], skew [0.108 vs 0.057*], 89.7% {0.377, 0.434} (wid=0.021 ws=0.010) (gid=0.446 gs=0.105)
  CongRepair After Initial Clustering done. (took cpu=0:00:20.1 real=0:00:08.3)
  Stage::Clustering done. (took cpu=0:00:59.2 real=0:00:20.9)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...    100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=144, icg=0, nicg=396, l=0, total=540
      cell areas       : b=0.000um^2, i=890.910um^2, icg=0.000um^2, nicg=1982.916um^2, l=0.000um^2, total=2873.826um^2
      cell capacitance : b=0.000pF, i=1.203pF, icg=0.000pF, nicg=0.477pF, l=0.000pF, total=1.680pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.827pF, leaf=6.285pF, total=7.113pF
      wire lengths     : top=0.000um, trunk=11377.638um, leaf=82640.313um, total=94017.952um
      hp wire lengths  : top=0.000um, trunk=8692.345um, leaf=48451.385um, total=57143.730um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.063ns count=100 avg=0.037ns sd=0.011ns min=0.020ns max=0.059ns {50 <= 0.038ns, 39 <= 0.051ns, 7 <= 0.057ns, 4 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.053ns sd=0.006ns min=0.020ns max=0.063ns {12 <= 0.038ns, 132 <= 0.051ns, 204 <= 0.057ns, 57 <= 0.060ns, 36 <= 0.063ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: CLKINVX20: 118 CLKINVX16: 18 CLKINVX12: 5 CLKINVX6: 1 CLKINVX4: 1 CLKINVX1: 1 
      NICGs: CLKAND2X12: 59 AND2X8: 15 AND2X6: 11 CLKAND2X6: 290 CLKAND2X4: 1 AND2X4: 8 AND2X2: 2 AND2X1: 7 AND2XL: 3 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CN_func: insertion delay [min=0.396, max=0.503], skew [0.107 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CN_func: insertion delay [min=0.396, max=0.503], skew [0.107 vs 0.057*]
    Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=144, icg=0, nicg=396, l=0, total=540
      cell areas       : b=0.000um^2, i=890.910um^2, icg=0.000um^2, nicg=1982.916um^2, l=0.000um^2, total=2873.826um^2
      cell capacitance : b=0.000pF, i=1.203pF, icg=0.000pF, nicg=0.477pF, l=0.000pF, total=1.680pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.827pF, leaf=6.285pF, total=7.113pF
      wire lengths     : top=0.000um, trunk=11377.638um, leaf=82640.313um, total=94017.952um
      hp wire lengths  : top=0.000um, trunk=8692.345um, leaf=48451.385um, total=57143.730um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.063ns count=100 avg=0.037ns sd=0.011ns min=0.020ns max=0.059ns {50 <= 0.038ns, 39 <= 0.051ns, 7 <= 0.057ns, 4 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.053ns sd=0.006ns min=0.020ns max=0.063ns {12 <= 0.038ns, 132 <= 0.051ns, 204 <= 0.057ns, 57 <= 0.060ns, 36 <= 0.063ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: CLKINVX20: 118 CLKINVX16: 18 CLKINVX12: 5 CLKINVX6: 1 CLKINVX4: 1 CLKINVX1: 1 
      NICGs: CLKAND2X12: 59 AND2X8: 15 AND2X6: 11 CLKAND2X6: 290 CLKAND2X4: 1 AND2X4: 8 AND2X2: 2 AND2X1: 7 AND2XL: 3 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CN_func: insertion delay [min=0.396, max=0.503, avg=0.451, sd=0.018], skew [0.107 vs 0.057*], 91.2% {0.420, 0.477} (wid=0.020 ws=0.010) (gid=0.489 gs=0.105)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CN_func: insertion delay [min=0.396, max=0.503, avg=0.451, sd=0.018], skew [0.107 vs 0.057*], 91.2% {0.420, 0.477} (wid=0.020 ws=0.010) (gid=0.489 gs=0.105)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::DRV Fixing done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=144, icg=0, nicg=396, l=0, total=540
      cell areas       : b=0.000um^2, i=890.910um^2, icg=0.000um^2, nicg=1982.916um^2, l=0.000um^2, total=2873.826um^2
      cell capacitance : b=0.000pF, i=1.203pF, icg=0.000pF, nicg=0.477pF, l=0.000pF, total=1.680pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.827pF, leaf=6.285pF, total=7.113pF
      wire lengths     : top=0.000um, trunk=11377.638um, leaf=82640.313um, total=94017.952um
      hp wire lengths  : top=0.000um, trunk=8692.345um, leaf=48451.385um, total=57143.730um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.063ns count=100 avg=0.037ns sd=0.011ns min=0.020ns max=0.059ns {50 <= 0.038ns, 39 <= 0.051ns, 7 <= 0.057ns, 4 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.053ns sd=0.006ns min=0.020ns max=0.063ns {12 <= 0.038ns, 132 <= 0.051ns, 204 <= 0.057ns, 57 <= 0.060ns, 36 <= 0.063ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: CLKINVX20: 118 CLKINVX16: 18 CLKINVX12: 5 CLKINVX6: 1 CLKINVX4: 1 CLKINVX1: 1 
      NICGs: CLKAND2X12: 59 AND2X8: 15 AND2X6: 11 CLKAND2X6: 290 CLKAND2X4: 1 AND2X4: 8 AND2X2: 2 AND2X1: 7 AND2XL: 3 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CN_func: insertion delay [min=0.396, max=0.503], skew [0.107 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CN_func: insertion delay [min=0.396, max=0.503], skew [0.107 vs 0.057*]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing unconstrained drivers...
    Have 1 candidate drivers for removal.
    Removing drivers: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=144, icg=0, nicg=396, l=0, total=540
      cell areas       : b=0.000um^2, i=890.910um^2, icg=0.000um^2, nicg=1982.916um^2, l=0.000um^2, total=2873.826um^2
      cell capacitance : b=0.000pF, i=1.203pF, icg=0.000pF, nicg=0.477pF, l=0.000pF, total=1.680pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.827pF, leaf=6.285pF, total=7.113pF
      wire lengths     : top=0.000um, trunk=11377.638um, leaf=82640.313um, total=94017.952um
      hp wire lengths  : top=0.000um, trunk=8692.345um, leaf=48451.385um, total=57143.730um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.063ns count=100 avg=0.037ns sd=0.011ns min=0.020ns max=0.059ns {50 <= 0.038ns, 39 <= 0.051ns, 7 <= 0.057ns, 4 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.053ns sd=0.006ns min=0.020ns max=0.063ns {12 <= 0.038ns, 132 <= 0.051ns, 204 <= 0.057ns, 57 <= 0.060ns, 36 <= 0.063ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: CLKINVX20: 118 CLKINVX16: 18 CLKINVX12: 5 CLKINVX6: 1 CLKINVX4: 1 CLKINVX1: 1 
      NICGs: CLKAND2X12: 59 AND2X8: 15 AND2X6: 11 CLKAND2X6: 290 CLKAND2X4: 1 AND2X4: 8 AND2X2: 2 AND2X1: 7 AND2XL: 3 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CN_func: insertion delay [min=0.396, max=0.503], skew [0.107 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CN_func: insertion delay [min=0.396, max=0.503], skew [0.107 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=144, icg=0, nicg=396, l=0, total=540
      cell areas       : b=0.000um^2, i=890.910um^2, icg=0.000um^2, nicg=1982.916um^2, l=0.000um^2, total=2873.826um^2
      cell capacitance : b=0.000pF, i=1.203pF, icg=0.000pF, nicg=0.477pF, l=0.000pF, total=1.680pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.827pF, leaf=6.285pF, total=7.113pF
      wire lengths     : top=0.000um, trunk=11377.638um, leaf=82640.313um, total=94017.952um
      hp wire lengths  : top=0.000um, trunk=8692.345um, leaf=48451.385um, total=57143.730um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.063ns count=100 avg=0.037ns sd=0.011ns min=0.020ns max=0.059ns {50 <= 0.038ns, 39 <= 0.051ns, 7 <= 0.057ns, 4 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.053ns sd=0.006ns min=0.020ns max=0.063ns {12 <= 0.038ns, 132 <= 0.051ns, 204 <= 0.057ns, 57 <= 0.060ns, 36 <= 0.063ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: CLKINVX20: 118 CLKINVX16: 18 CLKINVX12: 5 CLKINVX6: 1 CLKINVX4: 1 CLKINVX1: 1 
      NICGs: CLKAND2X12: 59 AND2X8: 15 AND2X6: 11 CLKAND2X6: 290 CLKAND2X4: 1 AND2X4: 8 AND2X2: 2 AND2X1: 7 AND2XL: 3 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CN_func: insertion delay [min=0.396, max=0.503], skew [0.107 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CN_func: insertion delay [min=0.396, max=0.503], skew [0.107 vs 0.057*]
    Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=877.914um^2, icg=0.000um^2, nicg=1982.916um^2, l=0.000um^2, total=2860.830um^2
      cell capacitance : b=0.000pF, i=1.185pF, icg=0.000pF, nicg=0.477pF, l=0.000pF, total=1.662pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.285pF, total=7.112pF
      wire lengths     : top=0.000um, trunk=11360.798um, leaf=82640.313um, total=94001.112um
      hp wire lengths  : top=0.000um, trunk=8675.245um, leaf=48451.385um, total=57126.630um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.063ns count=98 avg=0.038ns sd=0.011ns min=0.020ns max=0.060ns {47 <= 0.038ns, 39 <= 0.051ns, 8 <= 0.057ns, 4 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.053ns sd=0.006ns min=0.020ns max=0.063ns {12 <= 0.038ns, 132 <= 0.051ns, 203 <= 0.057ns, 58 <= 0.060ns, 36 <= 0.063ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: CLKINVX20: 116 CLKINVX16: 18 CLKINVX12: 5 CLKINVX6: 1 CLKINVX4: 1 CLKINVX1: 1 
      NICGs: CLKAND2X12: 59 AND2X8: 15 AND2X6: 11 CLKAND2X6: 290 CLKAND2X4: 1 AND2X4: 8 AND2X2: 2 AND2X1: 7 AND2XL: 3 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CN_func: insertion delay [min=0.349, max=0.456], skew [0.107 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CN_func: insertion delay [min=0.349, max=0.456], skew [0.107 vs 0.057*]
    Legalizer API calls during this step: 409 succeeded with high effort: 409 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:09.6 real=0:00:09.6)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=874.494um^2, icg=0.000um^2, nicg=2013.696um^2, l=0.000um^2, total=2888.190um^2
      cell capacitance : b=0.000pF, i=1.180pF, icg=0.000pF, nicg=0.485pF, l=0.000pF, total=1.665pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.284pF, total=7.110pF
      wire lengths     : top=0.000um, trunk=11362.555um, leaf=82624.537um, total=93987.092um
      hp wire lengths  : top=0.000um, trunk=8675.905um, leaf=48451.385um, total=57127.290um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.063ns count=98 avg=0.038ns sd=0.011ns min=0.020ns max=0.060ns {47 <= 0.038ns, 39 <= 0.051ns, 7 <= 0.057ns, 5 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.052ns sd=0.006ns min=0.020ns max=0.063ns {17 <= 0.038ns, 133 <= 0.051ns, 204 <= 0.057ns, 58 <= 0.060ns, 29 <= 0.063ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: CLKINVX20: 115 CLKINVX16: 18 CLKINVX12: 5 CLKINVX8: 1 CLKINVX6: 1 CLKINVX4: 1 CLKINVX1: 1 
      NICGs: CLKAND2X12: 66 AND2X8: 13 AND2X6: 11 CLKAND2X6: 290 CLKAND2X4: 2 AND2X4: 2 AND2X2: 2 AND2X1: 7 AND2XL: 3 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CN_func: insertion delay [min=0.338, max=0.441, avg=0.393, sd=0.017], skew [0.103 vs 0.057*], 92.6% {0.362, 0.419} (wid=0.022 ws=0.010) (gid=0.426 gs=0.102)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CN_func: insertion delay [min=0.338, max=0.441, avg=0.393, sd=0.017], skew [0.103 vs 0.057*], 92.6% {0.362, 0.419} (wid=0.022 ws=0.010) (gid=0.426 gs=0.102)
    Legalizer API calls during this step: 601 succeeded with high effort: 601 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.9 real=0:00:01.9)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:12.0 real=0:00:12.1)
  CCOpt::Phase::Construction done. (took cpu=0:01:12 real=0:00:33.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=874.494um^2, icg=0.000um^2, nicg=2013.696um^2, l=0.000um^2, total=2888.190um^2
      cell capacitance : b=0.000pF, i=1.180pF, icg=0.000pF, nicg=0.485pF, l=0.000pF, total=1.665pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.824pF, leaf=6.284pF, total=7.108pF
      wire lengths     : top=0.000um, trunk=11322.764um, leaf=82624.537um, total=93947.302um
      hp wire lengths  : top=0.000um, trunk=8683.250um, leaf=48451.385um, total=57134.635um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.063ns count=98 avg=0.038ns sd=0.011ns min=0.020ns max=0.060ns {47 <= 0.038ns, 39 <= 0.051ns, 7 <= 0.057ns, 5 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.052ns sd=0.006ns min=0.020ns max=0.063ns {17 <= 0.038ns, 133 <= 0.051ns, 204 <= 0.057ns, 58 <= 0.060ns, 29 <= 0.063ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: CLKINVX20: 115 CLKINVX16: 18 CLKINVX12: 5 CLKINVX8: 1 CLKINVX6: 1 CLKINVX4: 1 CLKINVX1: 1 
      NICGs: CLKAND2X12: 66 AND2X8: 13 AND2X6: 11 CLKAND2X6: 290 CLKAND2X4: 2 AND2X4: 2 AND2X2: 2 AND2X1: 7 AND2XL: 3 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CN_func: insertion delay [min=0.338, max=0.441], skew [0.103 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CN_func: insertion delay [min=0.338, max=0.441], skew [0.103 vs 0.057*]
    Legalizer API calls during this step: 261 succeeded with high effort: 261 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=676.476um^2, icg=0.000um^2, nicg=1877.238um^2, l=0.000um^2, total=2553.714um^2
      cell capacitance : b=0.000pF, i=0.880pF, icg=0.000pF, nicg=0.447pF, l=0.000pF, total=1.327pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.113pF
      wire lengths     : top=0.000um, trunk=11353.736um, leaf=82659.493um, total=94013.228um
      hp wire lengths  : top=0.000um, trunk=8711.815um, leaf=48450.775um, total=57162.590um
    Clock DAG net violations after reducing clock tree power 1 iteration 1:
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.063ns count=98 avg=0.045ns sd=0.012ns min=0.019ns max=0.063ns {27 <= 0.038ns, 28 <= 0.051ns, 30 <= 0.057ns, 9 <= 0.060ns, 4 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.054ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 100 <= 0.051ns, 200 <= 0.057ns, 71 <= 0.060ns, 68 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Invs: CLKINVX20: 31 CLKINVX16: 51 CLKINVX12: 33 CLKINVX8: 8 CLKINVX6: 7 CLKINVX4: 10 CLKINVX1: 2 
      NICGs: CLKAND2X12: 33 AND2X8: 11 AND2X6: 5 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X3: 14 AND2X2: 3 AND2X1: 7 AND2XL: 3 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/CN_func: insertion delay [min=0.367, max=0.442], skew [0.074 vs 0.057*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/CN_func: insertion delay [min=0.367, max=0.442], skew [0.074 vs 0.057*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=654.588um^2, icg=0.000um^2, nicg=1843.038um^2, l=0.000um^2, total=2497.626um^2
      cell capacitance : b=0.000pF, i=0.849pF, icg=0.000pF, nicg=0.440pF, l=0.000pF, total=1.289pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.113pF
      wire lengths     : top=0.000um, trunk=11346.952um, leaf=82659.668um, total=94006.619um
      hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
    Clock DAG net violations after reducing clock tree power 1 iteration 2:
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.063ns count=98 avg=0.050ns sd=0.009ns min=0.019ns max=0.063ns {8 <= 0.038ns, 38 <= 0.051ns, 29 <= 0.057ns, 14 <= 0.060ns, 9 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 96 <= 0.051ns, 200 <= 0.057ns, 71 <= 0.060ns, 72 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Invs: CLKINVX20: 28 CLKINVX16: 45 CLKINVX12: 39 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 13 CLKINVX1: 2 
      NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 5 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 3 AND2X2: 3 AND2X1: 20 AND2XL: 3 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/CN_func: insertion delay [min=0.382, max=0.434], skew [0.052 vs 0.057]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/CN_func: insertion delay [min=0.382, max=0.434], skew [0.052 vs 0.057]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=644.328um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2484.288um^2
      cell capacitance : b=0.000pF, i=0.833pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.272pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
      wire lengths     : top=0.000um, trunk=11351.692um, leaf=82659.668um, total=94011.359um
      hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 40 <= 0.051ns, 26 <= 0.057ns, 16 <= 0.060ns, 13 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 95 <= 0.051ns, 199 <= 0.057ns, 72 <= 0.060ns, 73 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 41 CLKINVX8: 10 CLKINVX6: 5 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
      NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CN_func: insertion delay [min=0.389, max=0.447], skew [0.058 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CN_func: insertion delay [min=0.389, max=0.447], skew [0.058 vs 0.057*]
    Legalizer API calls during this step: 5924 succeeded with high effort: 5924 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:22.4 real=0:00:03.3)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=643.644um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2483.604um^2
      cell capacitance : b=0.000pF, i=0.833pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.271pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
      wire lengths     : top=0.000um, trunk=11352.072um, leaf=82659.668um, total=94011.739um
      hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 40 <= 0.051ns, 25 <= 0.057ns, 18 <= 0.060ns, 12 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 95 <= 0.051ns, 199 <= 0.057ns, 72 <= 0.060ns, 73 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 41 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
      NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CN_func: insertion delay [min=0.390, max=0.447, avg=0.410, sd=0.012], skew [0.057 vs 0.057], 100% {0.390, 0.447} (wid=0.020 ws=0.011) (gid=0.431 gs=0.053)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CN_func: insertion delay [min=0.390, max=0.447, avg=0.410, sd=0.012], skew [0.057 vs 0.057], 100% {0.390, 0.447} (wid=0.020 ws=0.011) (gid=0.431 gs=0.053)
    Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Reducing Power done. (took cpu=0:00:23.5 real=0:00:04.3)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 3 fragments, 119 fraglets and 122 vertices; 481 variables and 1536 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:02.8 real=0:00:02.8)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.6 real=0:00:00.6)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 540 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
          cell areas       : b=0.000um^2, i=643.644um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2483.604um^2
          cell capacitance : b=0.000pF, i=0.833pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.271pF
          sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
          wire lengths     : top=0.000um, trunk=11352.072um, leaf=82659.668um, total=94011.739um
          hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 40 <= 0.051ns, 25 <= 0.057ns, 18 <= 0.060ns, 12 <= 0.063ns}
          Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 95 <= 0.051ns, 199 <= 0.057ns, 72 <= 0.060ns, 73 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 41 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
          NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.3 real=0:00:00.3)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
          cell areas       : b=0.000um^2, i=642.618um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2482.578um^2
          cell capacitance : b=0.000pF, i=0.831pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.269pF
          sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
          wire lengths     : top=0.000um, trunk=11351.872um, leaf=82659.668um, total=94011.539um
          hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 39 <= 0.051ns, 26 <= 0.057ns, 17 <= 0.060ns, 13 <= 0.063ns}
          Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 95 <= 0.051ns, 199 <= 0.057ns, 72 <= 0.060ns, 73 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 40 CLKINVX8: 10 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
          NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
        Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:03.1 real=0:00:03.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
          cell areas       : b=0.000um^2, i=642.618um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2482.578um^2
          cell capacitance : b=0.000pF, i=0.831pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.269pF
          sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
          wire lengths     : top=0.000um, trunk=11351.872um, leaf=82659.668um, total=94011.539um
          hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 39 <= 0.051ns, 26 <= 0.057ns, 17 <= 0.060ns, 13 <= 0.063ns}
          Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 95 <= 0.051ns, 199 <= 0.057ns, 72 <= 0.060ns, 73 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 40 CLKINVX8: 10 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
          NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=642.618um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2482.578um^2
      cell capacitance : b=0.000pF, i=0.831pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.269pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
      wire lengths     : top=0.000um, trunk=11351.872um, leaf=82659.668um, total=94011.539um
      hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 39 <= 0.051ns, 26 <= 0.057ns, 17 <= 0.060ns, 13 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 95 <= 0.051ns, 199 <= 0.057ns, 72 <= 0.060ns, 73 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 40 CLKINVX8: 10 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
      NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
    Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:07.4 real=0:00:07.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
    cell areas       : b=0.000um^2, i=642.618um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2482.578um^2
    cell capacitance : b=0.000pF, i=0.831pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.269pF
    sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
    wire lengths     : top=0.000um, trunk=11351.872um, leaf=82659.668um, total=94011.539um
    hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
  Clock DAG net violations after Approximately balancing fragments:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 39 <= 0.051ns, 26 <= 0.057ns, 17 <= 0.060ns, 13 <= 0.063ns}
    Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 95 <= 0.051ns, 199 <= 0.057ns, 72 <= 0.060ns, 73 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 40 CLKINVX8: 10 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
    NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CN_func: insertion delay [min=0.390, max=0.447], skew [0.057 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CN_func: insertion delay [min=0.390, max=0.447], skew [0.057 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=642.618um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2482.578um^2
      cell capacitance : b=0.000pF, i=0.831pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.269pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
      wire lengths     : top=0.000um, trunk=11351.872um, leaf=82659.668um, total=94011.539um
      hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
    Clock DAG net violations after 'Improving fragments clock skew':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 39 <= 0.051ns, 26 <= 0.057ns, 17 <= 0.060ns, 13 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 95 <= 0.051ns, 199 <= 0.057ns, 72 <= 0.060ns, 73 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 40 CLKINVX8: 10 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
      NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CN_func: insertion delay [min=0.390, max=0.447], skew [0.057 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CN_func: insertion delay [min=0.390, max=0.447], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.5 real=0:00:00.5)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 3 fragments, 119 fraglets and 122 vertices; 481 variables and 1536 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
          cell areas       : b=0.000um^2, i=642.618um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2482.578um^2
          cell capacitance : b=0.000pF, i=0.831pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.269pF
          sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
          wire lengths     : top=0.000um, trunk=11351.872um, leaf=82659.668um, total=94011.539um
          hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 39 <= 0.051ns, 26 <= 0.057ns, 17 <= 0.060ns, 13 <= 0.063ns}
          Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 95 <= 0.051ns, 199 <= 0.057ns, 72 <= 0.060ns, 73 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 40 CLKINVX8: 10 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
          NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=642.618um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2482.578um^2
      cell capacitance : b=0.000pF, i=0.831pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.269pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
      wire lengths     : top=0.000um, trunk=11351.872um, leaf=82659.668um, total=94011.539um
      hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
    Clock DAG net violations after 'Approximately balancing step':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 39 <= 0.051ns, 26 <= 0.057ns, 17 <= 0.060ns, 13 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 95 <= 0.051ns, 199 <= 0.057ns, 72 <= 0.060ns, 73 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 40 CLKINVX8: 10 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
      NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CN_func: insertion delay [min=0.390, max=0.447], skew [0.057 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CN_func: insertion delay [min=0.390, max=0.447], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:01.4 real=0:00:01.4)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=642.618um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2482.578um^2
      cell capacitance : b=0.000pF, i=0.831pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.269pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
      wire lengths     : top=0.000um, trunk=11351.872um, leaf=82659.668um, total=94011.539um
      hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
    Clock DAG net violations after 'Fixing clock tree overload':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 39 <= 0.051ns, 26 <= 0.057ns, 17 <= 0.060ns, 13 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 95 <= 0.051ns, 199 <= 0.057ns, 72 <= 0.060ns, 73 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 40 CLKINVX8: 10 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
      NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CN_func: insertion delay [min=0.390, max=0.447], skew [0.057 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CN_func: insertion delay [min=0.390, max=0.447], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=642.618um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2482.578um^2
      cell capacitance : b=0.000pF, i=0.831pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.269pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
      wire lengths     : top=0.000um, trunk=11351.872um, leaf=82659.668um, total=94011.539um
      hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
    Clock DAG net violations after 'Approximately balancing paths':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 39 <= 0.051ns, 26 <= 0.057ns, 17 <= 0.060ns, 13 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.063ns {1 <= 0.038ns, 95 <= 0.051ns, 199 <= 0.057ns, 72 <= 0.060ns, 73 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 40 CLKINVX8: 10 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
      NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CN_func: insertion delay [min=0.390, max=0.447, avg=0.410, sd=0.012], skew [0.057 vs 0.057], 100% {0.390, 0.447} (wid=0.020 ws=0.010) (gid=0.431 gs=0.053)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CN_func: insertion delay [min=0.390, max=0.447, avg=0.410, sd=0.012], skew [0.057 vs 0.057], 100% {0.390, 0.447} (wid=0.020 ws=0.010) (gid=0.431 gs=0.053)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing done. (took cpu=0:00:10.5 real=0:00:10.5)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 540 Succeeded: 0
    Clock tree timing engine global stage delay update for DC_max:setup.late...
    Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:01.5 real=0:00:00.1)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=642.618um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2482.578um^2
      cell capacitance : b=0.000pF, i=0.831pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.269pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
      wire lengths     : top=0.000um, trunk=11351.872um, leaf=82659.668um, total=94011.539um
      hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=3, worst=[0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 39 <= 0.051ns, 27 <= 0.057ns, 16 <= 0.060ns, 13 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.064ns {1 <= 0.038ns, 98 <= 0.051ns, 199 <= 0.057ns, 69 <= 0.060ns, 71 <= 0.063ns} {3 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 40 CLKINVX8: 10 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
      NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CN_func: insertion delay [min=0.388, max=0.445], skew [0.056 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CN_func: insertion delay [min=0.388, max=0.445], skew [0.056 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:01.9 real=0:00:00.5)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=642.618um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2482.578um^2
      cell capacitance : b=0.000pF, i=0.831pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.269pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.826pF, leaf=6.286pF, total=7.112pF
      wire lengths     : top=0.000um, trunk=11351.872um, leaf=82659.668um, total=94011.539um
      hp wire lengths  : top=0.000um, trunk=8701.250um, leaf=48450.775um, total=57152.025um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=3, worst=[0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.063ns count=98 avg=0.051ns sd=0.008ns min=0.019ns max=0.063ns {3 <= 0.038ns, 39 <= 0.051ns, 27 <= 0.057ns, 16 <= 0.060ns, 13 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.064ns {1 <= 0.038ns, 98 <= 0.051ns, 199 <= 0.057ns, 69 <= 0.060ns, 71 <= 0.063ns} {3 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 40 CLKINVX8: 10 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
      NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CN_func: insertion delay [min=0.388, max=0.445, avg=0.408, sd=0.012], skew [0.056 vs 0.057], 100% {0.388, 0.445} (wid=0.020 ws=0.011) (gid=0.428 gs=0.051)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CN_func: insertion delay [min=0.388, max=0.445, avg=0.408, sd=0.012], skew [0.056 vs 0.057], 100% {0.388, 0.445} (wid=0.020 ws=0.011) (gid=0.428 gs=0.051)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.6 real=0:00:00.6)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.1)
        Legalizer API calls during this step: 4100 succeeded with high effort: 4100 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:11.2 real=0:00:01.9)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.2)
        100% 
        Legalizer API calls during this step: 6745 succeeded with high effort: 6745 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:29.9 real=0:00:02.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        For skew group clk/CN_func, artificially shortened or lengthened 117 paths.
        	The smallest offset applied was -0.003ns.
        	The largest offset applied was 0.003ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.9 real=0:00:00.7)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.7 real=0:00:00.1)
        Legalizer API calls during this step: 3932 succeeded with high effort: 3932 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:10.7 real=0:00:02.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.2)
        100% 
        Legalizer API calls during this step: 6789 succeeded with high effort: 6789 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:25.8 real=0:00:02.0)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=642.618um^2, icg=0.000um^2, nicg=1839.960um^2, l=0.000um^2, total=2482.578um^2
      cell capacitance : b=0.000pF, i=0.831pF, icg=0.000pF, nicg=0.439pF, l=0.000pF, total=1.269pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.740pF, leaf=6.226pF, total=6.966pF
      wire lengths     : top=0.000um, trunk=10115.339um, leaf=81808.476um, total=91923.815um
      hp wire lengths  : top=0.000um, trunk=7870.430um, leaf=48521.665um, total=56392.095um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=6, worst=[0.002ns, 0.002ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.063ns count=98 avg=0.049ns sd=0.009ns min=0.019ns max=0.065ns {14 <= 0.038ns, 34 <= 0.051ns, 30 <= 0.057ns, 11 <= 0.060ns, 5 <= 0.063ns} {4 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
      Leaf  : target=0.063ns count=441 avg=0.054ns sd=0.005ns min=0.035ns max=0.064ns {1 <= 0.038ns, 107 <= 0.051ns, 203 <= 0.057ns, 61 <= 0.060ns, 67 <= 0.063ns} {2 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Invs: CLKINVX20: 24 CLKINVX16: 46 CLKINVX12: 40 CLKINVX8: 10 CLKINVX6: 6 CLKINVX4: 13 CLKINVX2: 1 CLKINVX1: 2 
      NICGs: CLKAND2X12: 31 AND2X8: 11 AND2X6: 4 CLKAND2X6: 296 CLKAND2X4: 24 CLKAND2X2: 1 AND2X2: 5 AND2X1: 21 AND2XL: 3 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/CN_func: insertion delay [min=0.384, max=0.450, avg=0.410, sd=0.012], skew [0.067 vs 0.057*], 98.5% {0.389, 0.446} (wid=0.020 ws=0.012) (gid=0.437 gs=0.065)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/CN_func: insertion delay [min=0.384, max=0.450, avg=0.410, sd=0.012], skew [0.067 vs 0.057*], 98.5% {0.389, 0.446} (wid=0.020 ws=0.012) (gid=0.437 gs=0.065)
    Legalizer API calls during this step: 21566 succeeded with high effort: 21566 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:01:20 real=0:00:10.1)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      For skew group clk/CN_func, artificially shortened or lengthened 206 paths.
      	The smallest offset applied was -0.005ns.
      	The largest offset applied was 0.004ns.
      
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
    Initial gate capacitance is (rise=4.504pF fall=4.011pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.476pF fall=3.987pF).
    Reverting Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=625.518um^2, icg=0.000um^2, nicg=1836.198um^2, l=0.000um^2, total=2461.716um^2
      cell capacitance : b=0.000pF, i=0.804pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.242pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.747pF, leaf=6.236pF, total=6.983pF
      wire lengths     : top=0.000um, trunk=10214.672um, leaf=81937.936um, total=92152.608um
      hp wire lengths  : top=0.000um, trunk=7942.395um, leaf=48526.620um, total=56469.015um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=12, worst=[0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, ...]} avg=0.001ns sd=0.001ns sum=0.011ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.063ns count=98 avg=0.053ns sd=0.009ns min=0.019ns max=0.065ns {6 <= 0.038ns, 23 <= 0.051ns, 33 <= 0.057ns, 15 <= 0.060ns, 14 <= 0.063ns} {7 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.064ns {1 <= 0.038ns, 103 <= 0.051ns, 192 <= 0.057ns, 66 <= 0.060ns, 74 <= 0.063ns} {5 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: CLKINVX20: 22 CLKINVX16: 43 CLKINVX12: 43 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 10 CLKINVX2: 7 CLKINVX1: 2 
      NICGs: CLKAND2X12: 30 AND2X8: 10 AND2X6: 1 CLKAND2X6: 298 CLKAND2X4: 27 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CN_func: insertion delay [min=0.398, max=0.450, avg=0.416, sd=0.011], skew [0.053 vs 0.057], 100% {0.398, 0.450} (wid=0.020 ws=0.012) (gid=0.438 gs=0.054)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CN_func: insertion delay [min=0.398, max=0.450, avg=0.416, sd=0.011], skew [0.053 vs 0.057], 100% {0.398, 0.450} (wid=0.020 ws=0.012) (gid=0.438 gs=0.054)
    Legalizer API calls during this step: 1945 succeeded with high effort: 1945 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:10.0 real=0:00:02.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=625.860um^2, icg=0.000um^2, nicg=1836.198um^2, l=0.000um^2, total=2462.058um^2
      cell capacitance : b=0.000pF, i=0.805pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.242pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.747pF, leaf=6.236pF, total=6.983pF
      wire lengths     : top=0.000um, trunk=10216.137um, leaf=81937.936um, total=92154.073um
      hp wire lengths  : top=0.000um, trunk=7941.995um, leaf=48526.620um, total=56468.615um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=12, worst=[0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, ...]} avg=0.001ns sd=0.001ns sum=0.011ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.063ns count=98 avg=0.053ns sd=0.010ns min=0.017ns max=0.065ns {6 <= 0.038ns, 22 <= 0.051ns, 34 <= 0.057ns, 15 <= 0.060ns, 14 <= 0.063ns} {7 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.064ns {1 <= 0.038ns, 103 <= 0.051ns, 192 <= 0.057ns, 66 <= 0.060ns, 74 <= 0.063ns} {5 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: CLKINVX20: 22 CLKINVX16: 43 CLKINVX12: 43 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 10 CLKINVX2: 8 CLKINVX1: 1 
      NICGs: CLKAND2X12: 30 AND2X8: 10 AND2X6: 1 CLKAND2X6: 298 CLKAND2X4: 27 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CN_func: insertion delay [min=0.393, max=0.446, avg=0.412, sd=0.011], skew [0.053 vs 0.057], 100% {0.393, 0.446} (wid=0.020 ws=0.012) (gid=0.434 gs=0.054)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CN_func: insertion delay [min=0.393, max=0.446, avg=0.412, sd=0.011], skew [0.053 vs 0.057], 100% {0.393, 0.446} (wid=0.020 ws=0.012) (gid=0.434 gs=0.054)
    Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.4 real=0:00:00.4)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A0...
        Legalizer API calls during this step: 315 succeeded with high effort: 315 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=539, filtered=539, permitted=538, cannotCompute=33, computed=505, moveTooSmall=608, resolved=0, predictFail=163, currentlyIllegal=0, legalizationFail=19, legalizedMoveTooSmall=382, ignoredLeafDriver=0, worse=733, accepted=136
        Max accepted move=110.070um, total accepted move=1576.340um, average move=11.591um
        Move for wirelength. considered=539, filtered=539, permitted=538, cannotCompute=40, computed=498, moveTooSmall=649, resolved=0, predictFail=176, currentlyIllegal=0, legalizationFail=20, legalizedMoveTooSmall=535, ignoredLeafDriver=0, worse=804, accepted=47
        Max accepted move=49.350um, total accepted move=425.490um, average move=9.053um
        Move for wirelength. considered=539, filtered=539, permitted=538, cannotCompute=40, computed=498, moveTooSmall=644, resolved=0, predictFail=174, currentlyIllegal=0, legalizationFail=23, legalizedMoveTooSmall=593, ignoredLeafDriver=0, worse=819, accepted=17
        Max accepted move=32.720um, total accepted move=186.400um, average move=10.964um
        Legalizer API calls during this step: 7912 succeeded with high effort: 7912 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:08.7 real=0:00:08.7)
      Global shorten wires A1...
        Legalizer API calls during this step: 295 succeeded with high effort: 295 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=539, filtered=539, permitted=538, cannotCompute=344, computed=194, moveTooSmall=773, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=153, ignoredLeafDriver=0, worse=104, accepted=6
        Max accepted move=9.510um, total accepted move=33.660um, average move=5.610um
        Move for wirelength. considered=539, filtered=539, permitted=538, cannotCompute=349, computed=189, moveTooSmall=777, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=152, ignoredLeafDriver=0, worse=103, accepted=1
        Max accepted move=2.800um, total accepted move=2.800um, average move=2.800um
        Move for wirelength. considered=539, filtered=539, permitted=538, cannotCompute=349, computed=189, moveTooSmall=776, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=155, ignoredLeafDriver=0, worse=103, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 1529 succeeded with high effort: 1529 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.2 real=0:00:02.2)
      Global shorten wires B...
        Legalizer API calls during this step: 3904 succeeded with high effort: 3904 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.6 real=0:00:02.6)
      Move For Wirelength - branch...
        Move for wirelength. considered=539, filtered=539, permitted=538, cannotCompute=0, computed=538, moveTooSmall=0, resolved=0, predictFail=25, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=557, accepted=29
        Max accepted move=14.420um, total accepted move=63.430um, average move=2.187um
        Move for wirelength. considered=539, filtered=539, permitted=538, cannotCompute=483, computed=55, moveTooSmall=0, resolved=0, predictFail=1138, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=29, accepted=1
        Max accepted move=2.400um, total accepted move=2.400um, average move=2.400um
        Move for wirelength. considered=539, filtered=539, permitted=538, cannotCompute=509, computed=29, moveTooSmall=0, resolved=0, predictFail=1201, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 1267 succeeded with high effort: 1267 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:01.8 real=0:00:01.8)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
        cell areas       : b=0.000um^2, i=625.860um^2, icg=0.000um^2, nicg=1836.198um^2, l=0.000um^2, total=2462.058um^2
        cell capacitance : b=0.000pF, i=0.805pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.242pF
        sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.684pF, leaf=6.222pF, total=6.906pF
        wire lengths     : top=0.000um, trunk=9285.946um, leaf=81738.143um, total=91024.088um
        hp wire lengths  : top=0.000um, trunk=7343.125um, leaf=48516.980um, total=55860.105um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.063ns count=98 avg=0.051ns sd=0.009ns min=0.020ns max=0.063ns {11 <= 0.038ns, 23 <= 0.051ns, 38 <= 0.057ns, 13 <= 0.060ns, 13 <= 0.063ns}
        Leaf  : target=0.063ns count=441 avg=0.054ns sd=0.005ns min=0.035ns max=0.064ns {1 <= 0.038ns, 106 <= 0.051ns, 190 <= 0.057ns, 67 <= 0.060ns, 74 <= 0.063ns} {3 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Invs: CLKINVX20: 22 CLKINVX16: 43 CLKINVX12: 43 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 10 CLKINVX2: 8 CLKINVX1: 1 
        NICGs: CLKAND2X12: 30 AND2X8: 10 AND2X6: 1 CLKAND2X6: 298 CLKAND2X4: 27 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CN_func: insertion delay [min=0.392, max=0.445, avg=0.409, sd=0.011], skew [0.053 vs 0.057], 100% {0.392, 0.445} (wid=0.020 ws=0.012) (gid=0.431 gs=0.053)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CN_func: insertion delay [min=0.392, max=0.445, avg=0.409, sd=0.011], skew [0.053 vs 0.057], 100% {0.392, 0.445} (wid=0.020 ws=0.012) (gid=0.431 gs=0.053)
      Legalizer API calls during this step: 15222 succeeded with high effort: 15222 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:16.4 real=0:00:16.4)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 540 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 538 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
      cell areas       : b=0.000um^2, i=625.860um^2, icg=0.000um^2, nicg=1836.198um^2, l=0.000um^2, total=2462.058um^2
      cell capacitance : b=0.000pF, i=0.805pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.242pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.684pF, leaf=6.222pF, total=6.906pF
      wire lengths     : top=0.000um, trunk=9285.946um, leaf=81738.143um, total=91024.088um
      hp wire lengths  : top=0.000um, trunk=7343.125um, leaf=48516.980um, total=55860.105um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.063ns count=98 avg=0.051ns sd=0.009ns min=0.020ns max=0.063ns {11 <= 0.038ns, 23 <= 0.051ns, 38 <= 0.057ns, 13 <= 0.060ns, 13 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.054ns sd=0.005ns min=0.035ns max=0.064ns {1 <= 0.038ns, 106 <= 0.051ns, 190 <= 0.057ns, 67 <= 0.060ns, 74 <= 0.063ns} {3 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Invs: CLKINVX20: 22 CLKINVX16: 43 CLKINVX12: 43 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 10 CLKINVX2: 8 CLKINVX1: 1 
      NICGs: CLKAND2X12: 30 AND2X8: 10 AND2X6: 1 CLKAND2X6: 298 CLKAND2X4: 27 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CN_func: insertion delay [min=0.392, max=0.445, avg=0.409, sd=0.011], skew [0.053 vs 0.057], 100% {0.392, 0.445} (wid=0.020 ws=0.012) (gid=0.431 gs=0.053)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CN_func: insertion delay [min=0.392, max=0.445, avg=0.409, sd=0.011], skew [0.053 vs 0.057], 100% {0.392, 0.445} (wid=0.020 ws=0.012) (gid=0.431 gs=0.053)
    Legalizer API calls during this step: 15222 succeeded with high effort: 15222 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:19.7 real=0:00:17.6)
  Total capacitance is (rise=11.382pF fall=10.893pF), of which (rise=6.906pF fall=6.906pF) is wire, and (rise=4.476pF fall=3.987pF) is gate.
  Stage::Polishing done. (took cpu=0:01:53 real=0:00:31.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:20:40 mem=5959.5M) ***
Total net bbox length = 1.234e+06 (6.274e+05 6.062e+05) (ext = 8.901e+04)
Move report: Detail placement moves 151 insts, mean move: 1.06 um, max move: 7.80 um
	Max move on inst (top/icache_U0/clk_gate_tag0_reg_42__1/latch): (339.40, 175.75) --> (331.60, 175.75)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 5959.5MB
Summary Report:
Instances move: 151 (out of 47853 movable)
Instances flipped: 0
Mean displacement: 1.06 um
Max displacement: 7.80 um (Instance: top/icache_U0/clk_gate_tag0_reg_42__1/latch) (339.4, 175.75) -> (331.6, 175.75)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: TLATNXL
Total net bbox length = 1.234e+06 (6.274e+05 6.063e+05) (ext = 8.901e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5959.5MB
*** Finished refinePlace (1:20:40 mem=5959.5M) ***
  ClockRefiner summary
  All clock instances: Moved 151, flipped 16 and cell swapped 0 (out of a total of 14425).
  The largest move was 7.8 um for top/icache_U0/clk_gate_tag0_reg_42__1/latch.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:02.4 real=0:00:00.8)
  CCOpt::Phase::Implementation done. (took cpu=0:02:29 real=0:00:47.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       539 (unrouted=539, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 147737 (unrouted=100981, trialRouted=46756, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100190, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 539 nets for routing of which 539 have one or more fixed wires.
(ccopt eGR): Start to route 539 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5985.29 MB )
[NR-eGR] Read 216162 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 5985.29 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 216162
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=48086  numIgnoredNets=47547
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 539 clock nets ( 539 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 539 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 539 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.052056e+04um
[NR-eGR] Create a new net group with 271 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 271 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.037692e+04um
[NR-eGR] Create a new net group with 266 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 266 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.036666e+04um
[NR-eGR] Create a new net group with 266 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 266 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.036666e+04um
[NR-eGR] Create a new net group with 253 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 253 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.035811e+04um
[NR-eGR] Create a new net group with 46 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 46 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.979560e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 5985.29 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 5985.29 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5985.29 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 5985.29 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5985.29 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 5985.29 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 203620
[NR-eGR] Metal2  (2V) length: 3.101842e+05um, number of vias: 293555
[NR-eGR] Metal3  (3H) length: 3.851574e+05um, number of vias: 75364
[NR-eGR] Metal4  (4V) length: 2.459154e+05um, number of vias: 47886
[NR-eGR] Metal5  (5H) length: 2.482882e+05um, number of vias: 18821
[NR-eGR] Metal6  (6V) length: 1.581596e+05um, number of vias: 8680
[NR-eGR] Metal7  (7H) length: 1.019140e+05um, number of vias: 4758
[NR-eGR] Metal8  (8V) length: 5.571143e+04um, number of vias: 1765
[NR-eGR] Metal9  (9H) length: 2.693937e+04um, number of vias: 518
[NR-eGR] Metal10 (10V) length: 5.062470e+03um, number of vias: 185
[NR-eGR] Metal11 (11H) length: 6.535100e+03um, number of vias: 0
[NR-eGR] Total length: 1.543867e+06um, number of vias: 655152
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9.222844e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 14963
[NR-eGR] Metal2  (2V) length: 1.587684e+04um, number of vias: 17701
[NR-eGR] Metal3  (3H) length: 3.964036e+04um, number of vias: 8261
[NR-eGR] Metal4  (4V) length: 3.315229e+04um, number of vias: 461
[NR-eGR] Metal5  (5H) length: 3.406460e+03um, number of vias: 22
[NR-eGR] Metal6  (6V) length: 1.233550e+02um, number of vias: 2
[NR-eGR] Metal7  (7H) length: 1.200000e+00um, number of vias: 2
[NR-eGR] Metal8  (8V) length: 2.793000e+01um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 9.222844e+04um, number of vias: 41412
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.222844e+04um, number of vias: 41412
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.57 sec, Real: 1.57 sec, Curr Mem: 5957.29 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:04.0 real=0:00:02.0)
Set FIXED routing status on 539 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       539 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=539, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 147737 (unrouted=100981, trialRouted=46756, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100190, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.6 real=0:00:02.6)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'riscv_top_top' of instances=53971 and nets=148276 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 5957.293M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.7)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for DC_max:setup.late...
        Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:01.3 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:01.3 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
          cell areas       : b=0.000um^2, i=625.860um^2, icg=0.000um^2, nicg=1836.198um^2, l=0.000um^2, total=2462.058um^2
          cell capacitance : b=0.000pF, i=0.805pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.242pF
          sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.703pF, leaf=6.337pF, total=7.040pF
          wire lengths     : top=0.000um, trunk=9505.705um, leaf=82722.735um, total=92228.440um
          hp wire lengths  : top=0.000um, trunk=7349.490um, leaf=48516.980um, total=55866.470um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=17, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, ...]} avg=0.001ns sd=0.001ns sum=0.012ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.063ns count=98 avg=0.051ns sd=0.010ns min=0.019ns max=0.064ns {11 <= 0.038ns, 22 <= 0.051ns, 33 <= 0.057ns, 18 <= 0.060ns, 13 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
          Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.034ns max=0.066ns {1 <= 0.038ns, 86 <= 0.051ns, 203 <= 0.057ns, 70 <= 0.060ns, 65 <= 0.063ns} {16 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: CLKINVX20: 22 CLKINVX16: 43 CLKINVX12: 43 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 10 CLKINVX2: 8 CLKINVX1: 1 
          NICGs: CLKAND2X12: 30 AND2X8: 10 AND2X6: 1 CLKAND2X6: 298 CLKAND2X4: 27 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CN_func: insertion delay [min=0.390, max=0.443, avg=0.407, sd=0.011], skew [0.053 vs 0.057], 100% {0.390, 0.443} (wid=0.019 ws=0.011) (gid=0.431 gs=0.054)
        Skew group summary eGRPC initial state:
          skew_group clk/CN_func: insertion delay [min=0.390, max=0.443, avg=0.407, sd=0.011], skew [0.053 vs 0.057], 100% {0.390, 0.443} (wid=0.019 ws=0.011) (gid=0.431 gs=0.054)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.2)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
            cell areas       : b=0.000um^2, i=625.860um^2, icg=0.000um^2, nicg=1836.198um^2, l=0.000um^2, total=2462.058um^2
            cell capacitance : b=0.000pF, i=0.805pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.242pF
            sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.703pF, leaf=6.337pF, total=7.040pF
            wire lengths     : top=0.000um, trunk=9505.705um, leaf=82722.735um, total=92228.440um
            hp wire lengths  : top=0.000um, trunk=7349.490um, leaf=48516.980um, total=55866.470um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=17, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, ...]} avg=0.001ns sd=0.001ns sum=0.012ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.063ns count=98 avg=0.051ns sd=0.010ns min=0.019ns max=0.064ns {11 <= 0.038ns, 22 <= 0.051ns, 33 <= 0.057ns, 18 <= 0.060ns, 13 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
            Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.034ns max=0.066ns {1 <= 0.038ns, 86 <= 0.051ns, 203 <= 0.057ns, 70 <= 0.060ns, 65 <= 0.063ns} {16 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Invs: CLKINVX20: 22 CLKINVX16: 43 CLKINVX12: 43 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 10 CLKINVX2: 8 CLKINVX1: 1 
            NICGs: CLKAND2X12: 30 AND2X8: 10 AND2X6: 1 CLKAND2X6: 298 CLKAND2X4: 27 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/CN_func: insertion delay [min=0.390, max=0.443, avg=0.407, sd=0.011], skew [0.053 vs 0.057], 100% {0.390, 0.443} (wid=0.019 ws=0.011) (gid=0.431 gs=0.054)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/CN_func: insertion delay [min=0.390, max=0.443, avg=0.407, sd=0.011], skew [0.053 vs 0.057], 100% {0.390, 0.443} (wid=0.019 ws=0.011) (gid=0.431 gs=0.054)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.7 real=0:00:00.5)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 699 long paths. The largest offset applied was 0.014ns.
            
            
            Skew Group Offsets:
            
            -----------------------------------------------------------------------------------------
            Skew Group     Num.     Num.       Offset        Max        Previous Max.    Current Max.
                           Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            -----------------------------------------------------------------------------------------
            clk/CN_func    13887      699        5.033%      0.014ns       0.443ns         0.429ns
            -----------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000         6
              0.000        0.005       196
              0.005        0.010       127
              0.010      and above     370
            -------------------------------
            
            Mean=0.008ns Median=0.011ns Std.Dev=0.004ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 121, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 396, numSkippedDueToCloseToSkewTarget = 22
          CCOpt-eGRPC Downsizing: considered: 121, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 121, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
            cell areas       : b=0.000um^2, i=625.860um^2, icg=0.000um^2, nicg=1836.198um^2, l=0.000um^2, total=2462.058um^2
            cell capacitance : b=0.000pF, i=0.805pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.242pF
            sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.703pF, leaf=6.337pF, total=7.040pF
            wire lengths     : top=0.000um, trunk=9505.705um, leaf=82722.735um, total=92228.440um
            hp wire lengths  : top=0.000um, trunk=7357.820um, leaf=48516.980um, total=55874.800um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=17, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, ...]} avg=0.001ns sd=0.001ns sum=0.012ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.063ns count=98 avg=0.051ns sd=0.010ns min=0.019ns max=0.064ns {11 <= 0.038ns, 22 <= 0.051ns, 33 <= 0.057ns, 18 <= 0.060ns, 13 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
            Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.034ns max=0.066ns {1 <= 0.038ns, 86 <= 0.051ns, 203 <= 0.057ns, 70 <= 0.060ns, 65 <= 0.063ns} {16 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Invs: CLKINVX20: 22 CLKINVX16: 43 CLKINVX12: 43 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 10 CLKINVX2: 8 CLKINVX1: 1 
            NICGs: CLKAND2X12: 30 AND2X8: 10 AND2X6: 1 CLKAND2X6: 298 CLKAND2X4: 27 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/CN_func: insertion delay [min=0.390, max=0.443, avg=0.407, sd=0.011], skew [0.053 vs 0.057], 100% {0.390, 0.443} (wid=0.019 ws=0.011) (gid=0.431 gs=0.054)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/CN_func: insertion delay [min=0.390, max=0.443, avg=0.407, sd=0.011], skew [0.053 vs 0.057], 100% {0.390, 0.443} (wid=0.019 ws=0.011) (gid=0.431 gs=0.054)
          Legalizer API calls during this step: 249 succeeded with high effort: 249 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:01.3 real=0:00:01.3)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 539, tested: 539, violation detected: 17, violation ignored (due to small violation): 16, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          ----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          ----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              0                    0                    0            0                    0                    0
          leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
          ----------------------------------------------------------------------------------------------------------------------------
          Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
          ----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 1.368um^2 (0.056%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
            cell areas       : b=0.000um^2, i=625.860um^2, icg=0.000um^2, nicg=1837.566um^2, l=0.000um^2, total=2463.426um^2
            cell capacitance : b=0.000pF, i=0.805pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.243pF
            sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.703pF, leaf=6.337pF, total=7.040pF
            wire lengths     : top=0.000um, trunk=9505.705um, leaf=82722.735um, total=92228.440um
            hp wire lengths  : top=0.000um, trunk=7360.385um, leaf=48516.980um, total=55877.365um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=16, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, ...]} avg=0.001ns sd=0.000ns sum=0.009ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.063ns count=98 avg=0.051ns sd=0.010ns min=0.019ns max=0.064ns {11 <= 0.038ns, 22 <= 0.051ns, 33 <= 0.057ns, 17 <= 0.060ns, 14 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
            Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.034ns max=0.065ns {1 <= 0.038ns, 87 <= 0.051ns, 203 <= 0.057ns, 70 <= 0.060ns, 65 <= 0.063ns} {15 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Invs: CLKINVX20: 22 CLKINVX16: 43 CLKINVX12: 43 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 10 CLKINVX2: 8 CLKINVX1: 1 
            NICGs: CLKAND2X12: 30 AND2X8: 10 AND2X6: 1 CLKAND2X6: 299 CLKAND2X4: 26 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/CN_func: insertion delay [min=0.390, max=0.443, avg=0.407, sd=0.011], skew [0.053 vs 0.057], 100% {0.390, 0.443} (wid=0.019 ws=0.011) (gid=0.431 gs=0.054)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/CN_func: insertion delay [min=0.390, max=0.443, avg=0.407, sd=0.011], skew [0.053 vs 0.057], 100% {0.390, 0.443} (wid=0.019 ws=0.011) (gid=0.431 gs=0.054)
          Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
        Moving clock insts towards fanout...
        Move to sink centre: considered=16, unsuccessful=0, alreadyClose=0, noImprovementFound=14, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=2
        Moving clock insts towards fanout done. (took cpu=0:00:00.9 real=0:00:00.9)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 3 instances, 6 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
          cell areas       : b=0.000um^2, i=625.860um^2, icg=0.000um^2, nicg=1837.566um^2, l=0.000um^2, total=2463.426um^2
          cell capacitance : b=0.000pF, i=0.805pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.243pF
          sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.703pF, leaf=6.337pF, total=7.040pF
          wire lengths     : top=0.000um, trunk=9505.705um, leaf=82722.735um, total=92228.440um
          hp wire lengths  : top=0.000um, trunk=7366.170um, leaf=48516.980um, total=55883.150um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=16, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, ...]} avg=0.001ns sd=0.000ns sum=0.009ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.063ns count=98 avg=0.051ns sd=0.010ns min=0.019ns max=0.064ns {11 <= 0.038ns, 22 <= 0.051ns, 33 <= 0.057ns, 17 <= 0.060ns, 14 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
          Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.034ns max=0.065ns {1 <= 0.038ns, 87 <= 0.051ns, 203 <= 0.057ns, 70 <= 0.060ns, 65 <= 0.063ns} {15 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Invs: CLKINVX20: 22 CLKINVX16: 43 CLKINVX12: 43 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 10 CLKINVX2: 8 CLKINVX1: 1 
          NICGs: CLKAND2X12: 30 AND2X8: 10 AND2X6: 1 CLKAND2X6: 299 CLKAND2X4: 26 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CN_func: insertion delay [min=0.390, max=0.443, avg=0.407, sd=0.011], skew [0.053 vs 0.057], 100% {0.390, 0.443} (wid=0.019 ws=0.011) (gid=0.431 gs=0.054)
        Skew group summary before routing clock trees:
          skew_group clk/CN_func: insertion delay [min=0.390, max=0.443, avg=0.407, sd=0.011], skew [0.053 vs 0.057], 100% {0.390, 0.443} (wid=0.019 ws=0.011) (gid=0.431 gs=0.054)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:20:55 mem=5624.7M) ***
Total net bbox length = 1.233e+06 (6.272e+05 6.063e+05) (ext = 8.901e+04)
Move report: Detail placement moves 12113 insts, mean move: 3.24 um, max move: 76.48 um
	Max move on inst (top/dcache_U0/FE_OFC5158_n2060): (406.40, 372.40) --> (343.60, 386.08)
	Runtime: CPU: 0:00:04.1 REAL: 0:00:02.0 MEM: 5723.0MB
Summary Report:
Instances move: 12113 (out of 47853 movable)
Instances flipped: 0
Mean displacement: 3.24 um
Max displacement: 76.48 um (Instance: top/dcache_U0/FE_OFC5158_n2060) (406.4, 372.4) -> (343.6, 386.08)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.258e+06 (6.411e+05 6.166e+05) (ext = 8.881e+04)
Runtime: CPU: 0:00:04.3 REAL: 0:00:02.0 MEM: 5723.0MB
*** Finished refinePlace (1:20:59 mem=5723.0M) ***
  ClockRefiner summary
  All clock instances: Moved 3836, flipped 1794 and cell swapped 0 (out of a total of 14425).
  The largest move was 16.5 um for top/icache_U0/tag0_reg_47__3_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.0 real=0:00:02.6)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:19.4 real=0:00:11.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       539 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=539, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 147737 (unrouted=100981, trialRouted=46756, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100190, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 539 nets for routing of which 539 have one or more fixed wires.
(ccopt eGR): Start to route 539 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5713.43 MB )
[NR-eGR] Read 216162 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 5713.43 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 216162
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=48086  numIgnoredNets=47547
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 539 clock nets ( 539 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 539 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 539 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.165942e+04um
[NR-eGR] Create a new net group with 271 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 271 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.150381e+04um
[NR-eGR] Create a new net group with 269 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 269 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.150039e+04um
[NR-eGR] Create a new net group with 269 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 269 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.150039e+04um
[NR-eGR] Create a new net group with 261 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 261 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.148842e+04um
[NR-eGR] Create a new net group with 44 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 44 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.016065e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 5713.43 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 5713.43 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 5713.43 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 5713.43 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 5713.43 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 5713.43 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 5713.43 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 5713.43 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 203620
[NR-eGR] Metal2  (2V) length: 3.102819e+05um, number of vias: 293520
[NR-eGR] Metal3  (3H) length: 3.859851e+05um, number of vias: 75419
[NR-eGR] Metal4  (4V) length: 2.464958e+05um, number of vias: 47867
[NR-eGR] Metal5  (5H) length: 2.480924e+05um, number of vias: 18810
[NR-eGR] Metal6  (6V) length: 1.580798e+05um, number of vias: 8680
[NR-eGR] Metal7  (7H) length: 1.019228e+05um, number of vias: 4758
[NR-eGR] Metal8  (8V) length: 5.568522e+04um, number of vias: 1765
[NR-eGR] Metal9  (9H) length: 2.693937e+04um, number of vias: 518
[NR-eGR] Metal10 (10V) length: 5.062470e+03um, number of vias: 185
[NR-eGR] Metal11 (11H) length: 6.535100e+03um, number of vias: 0
[NR-eGR] Total length: 1.545080e+06um, number of vias: 655142
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9.344106e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 14963
[NR-eGR] Metal2  (2V) length: 1.597445e+04um, number of vias: 17666
[NR-eGR] Metal3  (3H) length: 4.046802e+04um, number of vias: 8316
[NR-eGR] Metal4  (4V) length: 3.373275e+04um, number of vias: 442
[NR-eGR] Metal5  (5H) length: 3.210610e+03um, number of vias: 11
[NR-eGR] Metal6  (6V) length: 4.351000e+01um, number of vias: 2
[NR-eGR] Metal7  (7H) length: 1.000000e+01um, number of vias: 2
[NR-eGR] Metal8  (8V) length: 1.710000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 9.344105e+04um, number of vias: 41402
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.344105e+04um, number of vias: 41402
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.39 sec, Real: 1.95 sec, Curr Mem: 5576.43 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_30689_ws40_u108061151_4FFero/.rgfWsm9NO
      Early Global Route - eGR->NR step done. (took cpu=0:00:05.0 real=0:00:02.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 539 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 539 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/19 04:20:36, mem=2743.8M)

globalDetailRoute

#Start globalDetailRoute on Thu Jan 19 04:20:36 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=148276)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 32 threads.
#Start routing data preparation on Thu Jan 19 04:20:39 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 148274 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2875.41 (MB), peak = 3952.58 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:20, elapsed time = 00:00:03, memory = 2882.98 (MB), peak = 3952.58 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Thu Jan 19 04:20:42 2023
#
#Cpu time = 00:00:21
#Elapsed time = 00:00:03
#Increased memory = 30.54 (MB)
#Total memory = 2883.39 (MB)
#Peak memory = 3952.58 (MB)
#
#
#Start global routing on Thu Jan 19 04:20:42 2023
#
#
#Start global routing initialization on Thu Jan 19 04:20:42 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Jan 19 04:20:42 2023
#
#Start routing resource analysis on Thu Jan 19 04:20:42 2023
#
#Routing resource analysis is done on Thu Jan 19 04:20:43 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        2750           0       33672    71.66%
#  Metal2         V        2624           0       33672     2.23%
#  Metal3         H        2750           0       33672     0.00%
#  Metal4         V        2624           0       33672     2.23%
#  Metal5         H        2750           0       33672     0.00%
#  Metal6         V        2624           0       33672     2.23%
#  Metal7         H        2670          80       33672     0.67%
#  Metal8         V        2287         337       33672    11.80%
#  Metal9         H        2395         355       33672    11.32%
#  Metal10        V        1049           0       33672     0.00%
#  Metal11        H        1099           0       33672     0.00%
#  --------------------------------------------------------------
#  Total                  25622       2.60%      370392     9.29%
#
#  539 nets (0.36%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jan 19 04:20:43 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2890.48 (MB), peak = 3952.58 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Thu Jan 19 04:20:43 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2890.89 (MB), peak = 3952.58 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2894.84 (MB), peak = 3952.58 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2895.15 (MB), peak = 3952.58 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 100190 (skipped).
#Total number of selected nets for routing = 539.
#Total number of unselected nets (but routable) for routing = 47547 (skipped).
#Total number of nets in the design = 148276.
#
#47547 skipped nets do not have any wires.
#539 routable nets have only global wires.
#539 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                539               0  
#------------------------------------------------
#        Total                539               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                539           47547  
#------------------------------------------------
#        Total                539           47547  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 539
#Total wire length = 90890 um.
#Total half perimeter of net bounding box = 56697 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 14452 um.
#Total wire length on LAYER Metal3 = 39569 um.
#Total wire length on LAYER Metal4 = 33628 um.
#Total wire length on LAYER Metal5 = 3178 um.
#Total wire length on LAYER Metal6 = 48 um.
#Total wire length on LAYER Metal7 = 11 um.
#Total wire length on LAYER Metal8 = 3 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 34910
#Up-Via Summary (total 34910):
#           
#-----------------------
# Metal1          14959
# Metal2          12599
# Metal3           6972
# Metal4            366
# Metal5             10
# Metal6              2
# Metal7              2
#-----------------------
#                 34910 
#
#Total number of involved priority nets 539
#Maximum src to sink distance for priority net 328.5
#Average of max src_to_sink distance for priority net 80.6
#Average of ave src_to_sink distance for priority net 44.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:09
#Increased memory = 9.02 (MB)
#Total memory = 2892.43 (MB)
#Peak memory = 3952.58 (MB)
#
#Finished global routing on Thu Jan 19 04:20:51 2023
#
#
#reading routing guides ......
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2887.12 (MB), peak = 3952.58 (MB)
#Start Track Assignment.
#Done with 9644 horizontal wires in 6 hboxes and 10434 vertical wires in 6 hboxes.
#Done with 9359 horizontal wires in 6 hboxes and 10295 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 539
#Total wire length = 96267 um.
#Total half perimeter of net bounding box = 56697 um.
#Total wire length on LAYER Metal1 = 5247 um.
#Total wire length on LAYER Metal2 = 14169 um.
#Total wire length on LAYER Metal3 = 39284 um.
#Total wire length on LAYER Metal4 = 34277 um.
#Total wire length on LAYER Metal5 = 3231 um.
#Total wire length on LAYER Metal6 = 47 um.
#Total wire length on LAYER Metal7 = 12 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 34910
#Up-Via Summary (total 34910):
#           
#-----------------------
# Metal1          14959
# Metal2          12599
# Metal3           6972
# Metal4            366
# Metal5             10
# Metal6              2
# Metal7              2
#-----------------------
#                 34910 
#
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2898.09 (MB), peak = 3952.58 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:14
#Increased memory = 44.77 (MB)
#Total memory = 2897.50 (MB)
#Peak memory = 3952.58 (MB)
#Using multithreading with 32 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.5% of the total area was rechecked for DRC, and 75.5% required routing.
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        0        0        0
#	Metal3        0        1        1
#	Metal4        1        4        5
#	Totals        1        5        6
#cpu time = 00:02:28, elapsed time = 00:00:06, memory = 2936.31 (MB), peak = 3952.58 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2925.15 (MB), peak = 3952.58 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 539
#Total wire length = 96716 um.
#Total half perimeter of net bounding box = 56697 um.
#Total wire length on LAYER Metal1 = 4 um.
#Total wire length on LAYER Metal2 = 3556 um.
#Total wire length on LAYER Metal3 = 46480 um.
#Total wire length on LAYER Metal4 = 43453 um.
#Total wire length on LAYER Metal5 = 3179 um.
#Total wire length on LAYER Metal6 = 44 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 42891
#Up-Via Summary (total 42891):
#           
#-----------------------
# Metal1          14962
# Metal2          14502
# Metal3          13063
# Metal4            358
# Metal5              6
#-----------------------
#                 42891 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:32
#Elapsed time = 00:00:08
#Increased memory = 24.43 (MB)
#Total memory = 2921.92 (MB)
#Peak memory = 3952.58 (MB)
#detailRoute Statistics:
#Cpu time = 00:02:32
#Elapsed time = 00:00:08
#Increased memory = 24.44 (MB)
#Total memory = 2921.94 (MB)
#Peak memory = 3952.58 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:03:15
#Elapsed time = 00:00:26
#Increased memory = 125.03 (MB)
#Total memory = 2868.86 (MB)
#Peak memory = 3952.58 (MB)
#Number of warnings = 1
#Total number of warnings = 19
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 19 04:21:02 2023
#
% End globalDetailRoute (date=01/19 04:21:02, total cpu=0:03:15, real=0:00:26.0, peak res=3952.6M, current mem=2841.9M)
        NanoRoute done. (took cpu=0:03:16 real=0:00:25.7)
      Clock detailed routing done.
Checking guided vs. routed lengths for 539 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          124
        50.000     100.000          281
       100.000     150.000           91
       150.000     200.000           31
       200.000     250.000            9
       250.000     300.000            0
       300.000     350.000            3
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          392
        0.000     10.000          129
       10.000     20.000            9
       20.000     30.000            2
       30.000     40.000            4
       40.000     50.000            0
       50.000     60.000            1
       60.000     70.000            2
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net top/core_U0/pc_stage/net35869 (32 terminals)
    Guided length:  max path =    47.670um, total =   111.650um
    Routed length:  max path =    49.140um, total =   154.240um
    Deviation:      max path =     3.084%,  total =    38.146%

    Net top/dcache_U0/net28092 (22 terminals)
    Guided length:  max path =    44.050um, total =   139.060um
    Routed length:  max path =    57.170um, total =   141.535um
    Deviation:      max path =    29.784%,  total =     1.780%

    Net top/dcache_U0/CTS_8 (88 terminals)
    Guided length:  max path =    47.890um, total =   297.290um
    Routed length:  max path =    45.950um, total =   362.115um
    Deviation:      max path =    -4.051%,  total =    21.805%

    Net top/core_U0/pc_stage/CTS_7 (93 terminals)
    Guided length:  max path =    63.630um, total =   322.440um
    Routed length:  max path =    61.670um, total =   388.555um
    Deviation:      max path =    -3.080%,  total =    20.505%

    Net top/core_U0/mul_unit/net33123 (68 terminals)
    Guided length:  max path =   100.160um, total =   230.020um
    Routed length:  max path =    85.620um, total =   276.635um
    Deviation:      max path =   -14.517%,  total =    20.266%

    Net top/core_U0/pc_stage/net36435 (32 terminals)
    Guided length:  max path =    73.329um, total =   135.659um
    Routed length:  max path =    72.580um, total =   162.850um
    Deviation:      max path =    -1.021%,  total =    20.044%

    Net top/core_U0/pc_stage/net35737 (32 terminals)
    Guided length:  max path =    43.430um, total =   103.850um
    Routed length:  max path =    41.620um, total =   124.560um
    Deviation:      max path =    -4.168%,  total =    19.943%

    Net top/core_U0/pc_stage/net36750 (32 terminals)
    Guided length:  max path =    80.445um, total =   188.765um
    Routed length:  max path =    77.820um, total =   225.850um
    Deviation:      max path =    -3.263%,  total =    19.646%

    Net top/core_U0/pc_stage/net35759 (32 terminals)
    Guided length:  max path =    51.930um, total =    98.530um
    Routed length:  max path =    51.350um, total =   117.590um
    Deviation:      max path =    -1.117%,  total =    19.344%

    Net top/core_U0/pc_stage/CTS_13 (99 terminals)
    Guided length:  max path =    67.790um, total =   352.540um
    Routed length:  max path =    64.470um, total =   420.695um
    Deviation:      max path =    -4.897%,  total =    19.333%

Set FIXED routing status on 539 net(s)
Set FIXED placed status on 538 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 5833.04 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5863.41 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5863.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 539  Num Prerouted Wires = 48552
[NR-eGR] Read numTotalNets=48086  numIgnoredNets=539
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 47547 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47547 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.456345e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       465( 0.50%)        22( 0.02%)         0( 0.00%)   ( 0.52%) 
[NR-eGR]  Metal3  (3)       466( 0.50%)        33( 0.04%)         1( 0.00%)   ( 0.54%) 
[NR-eGR]  Metal4  (4)       237( 0.25%)         9( 0.01%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]  Metal5  (5)        31( 0.03%)         1( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal6  (6)        97( 0.10%)         1( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]  Metal7  (7)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal8  (8)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9  (9)        15( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] Metal10 (10)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1331( 0.15%)        66( 0.01%)         1( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[NR-eGR] Started Export DB wires ( Curr Mem: 5873.94 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 5873.94 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 5873.94 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 5873.94 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5873.94 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.48 sec, Real: 0.49 sec, Curr Mem: 5873.94 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 4.400000e+00um, number of vias: 206269
[NR-eGR] Metal2  (2V) length: 3.142420e+05um, number of vias: 295672
[NR-eGR] Metal3  (3H) length: 3.873538e+05um, number of vias: 81953
[NR-eGR] Metal4  (4V) length: 2.409773e+05um, number of vias: 54174
[NR-eGR] Metal5  (5H) length: 2.677387e+05um, number of vias: 22191
[NR-eGR] Metal6  (6V) length: 1.745074e+05um, number of vias: 10056
[NR-eGR] Metal7  (7H) length: 1.158149e+05um, number of vias: 5431
[NR-eGR] Metal8  (8V) length: 6.631838e+04um, number of vias: 1987
[NR-eGR] Metal9  (9H) length: 3.082166e+04um, number of vias: 634
[NR-eGR] Metal10 (10V) length: 6.076655e+03um, number of vias: 229
[NR-eGR] Metal11 (11H) length: 6.972200e+03um, number of vias: 0
[NR-eGR] Total length: 1.610827e+06um, number of vias: 678596
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 10.14 sec, Real: 3.26 sec, Curr Mem: 5843.94 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:10.5 real=0:00:03.5)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       539 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=539, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 147737 (unrouted=100190, trialRouted=47547, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100190, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:03:32 real=0:00:32.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'riscv_top_top' of instances=53971 and nets=148276 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:00.0  MEM: 5833.938M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.8)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:01.9 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
    cell areas       : b=0.000um^2, i=625.860um^2, icg=0.000um^2, nicg=1837.566um^2, l=0.000um^2, total=2463.426um^2
    cell capacitance : b=0.000pF, i=0.805pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.243pF
    sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.706pF, leaf=6.443pF, total=7.149pF
    wire lengths     : top=0.000um, trunk=9716.835um, leaf=86999.395um, total=96716.230um
    hp wire lengths  : top=0.000um, trunk=7366.470um, leaf=48872.600um, total=56239.070um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=27, worst=[0.006ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.001ns sd=0.001ns sum=0.028ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.063ns count=98 avg=0.051ns sd=0.010ns min=0.019ns max=0.064ns {11 <= 0.038ns, 22 <= 0.051ns, 31 <= 0.057ns, 20 <= 0.060ns, 12 <= 0.063ns} {2 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.005ns min=0.035ns max=0.069ns {1 <= 0.038ns, 72 <= 0.051ns, 198 <= 0.057ns, 85 <= 0.060ns, 60 <= 0.063ns} {24 <= 0.066ns, 1 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: CLKINVX20: 22 CLKINVX16: 43 CLKINVX12: 43 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 10 CLKINVX2: 8 CLKINVX1: 1 
    NICGs: CLKAND2X12: 30 AND2X8: 10 AND2X6: 1 CLKAND2X6: 299 CLKAND2X4: 26 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.405, sd=0.011], skew [0.053 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
  Skew group summary after routing clock trees:
    skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.405, sd=0.011], skew [0.053 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
  CCOpt::Phase::Routing done. (took cpu=0:03:36 real=0:00:34.6)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 539, tested: 539, violation detected: 27, violation ignored (due to small violation): 0, cannot run: 0, attempted: 27, unsuccessful: 0, sized: 24
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized           Swapped Same Size    Total Changed       Not Sized
      ----------------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0                   0                    0                   0
      trunk              2 [7.4%]             1 (50.0%)           0                   0                    1 (50.0%)           1 (50.0%)
      leaf              25 [92.6%]           15 (60.0%)           8 (32.0%)           0                   23 (92.0%)           2 (8.0%)
      ----------------------------------------------------------------------------------------------------------------------------------
      Total             27 [100.0%]          16 (59.3%)           8 (29.6%)           0                   24 (88.9%)           3 (11.1%)
      ----------------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 16, Downsized: 8, Sized but same area: 0, Unchanged: 3, Area change: 6.498um^2 (0.264%)
      Max. move: 0.400um(top/core_U0/pc_stage/CTS_ccl_a_inv_00145 {Ccopt::ClockTree::ClockDriver at 0x7f64e3a8f1f0, uid:A3c89f, a ccl_a CLKINVX16 at (72.200,62.890) in powerdomain auto-default in usermodule module top/core_U0/pc_stage in clock tree clk} and 4 others), Min. move: 0.000um, Avg. move: 0.029um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
        cell areas       : b=0.000um^2, i=633.726um^2, icg=0.000um^2, nicg=1836.198um^2, l=0.000um^2, total=2469.924um^2
        cell capacitance : b=0.000pF, i=0.817pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.255pF
        sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.706pF, leaf=6.443pF, total=7.149pF
        wire lengths     : top=0.000um, trunk=9716.835um, leaf=86999.395um, total=96716.230um
        hp wire lengths  : top=0.000um, trunk=7366.270um, leaf=48872.600um, total=56238.870um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.063ns count=98 avg=0.051ns sd=0.010ns min=0.019ns max=0.064ns {11 <= 0.038ns, 24 <= 0.051ns, 29 <= 0.057ns, 20 <= 0.060ns, 13 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
        Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.004ns min=0.035ns max=0.064ns {1 <= 0.038ns, 80 <= 0.051ns, 208 <= 0.057ns, 87 <= 0.060ns, 63 <= 0.063ns} {2 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Invs: CLKINVX20: 26 CLKINVX16: 41 CLKINVX12: 42 CLKINVX8: 8 CLKINVX6: 6 CLKINVX4: 10 CLKINVX2: 8 CLKINVX1: 1 
        NICGs: CLKAND2X12: 30 AND2X8: 16 AND2X6: 11 CLKAND2X6: 291 CLKAND2X4: 18 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.406, sd=0.011], skew [0.052 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.406, sd=0.011], skew [0.052 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
      Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:01.8 real=0:00:01.6)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 3 fragments, 119 fraglets and 122 vertices; 481 variables and 1536 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.7)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 539, tested: 539, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              1 [33.3%]            0           0            0                    0 (0.0%)           1 (100.0%)
      leaf               2 [66.7%]            0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=142, icg=0, nicg=396, l=0, total=538
        cell areas       : b=0.000um^2, i=633.726um^2, icg=0.000um^2, nicg=1836.198um^2, l=0.000um^2, total=2469.924um^2
        cell capacitance : b=0.000pF, i=0.817pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.255pF
        sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.706pF, leaf=6.443pF, total=7.149pF
        wire lengths     : top=0.000um, trunk=9716.835um, leaf=86999.395um, total=96716.230um
        hp wire lengths  : top=0.000um, trunk=7366.270um, leaf=48872.600um, total=56238.870um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.063ns count=98 avg=0.051ns sd=0.010ns min=0.019ns max=0.064ns {11 <= 0.038ns, 24 <= 0.051ns, 29 <= 0.057ns, 20 <= 0.060ns, 13 <= 0.063ns} {1 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
        Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.004ns min=0.035ns max=0.064ns {1 <= 0.038ns, 80 <= 0.051ns, 208 <= 0.057ns, 87 <= 0.060ns, 63 <= 0.063ns} {2 <= 0.066ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Invs: CLKINVX20: 26 CLKINVX16: 41 CLKINVX12: 42 CLKINVX8: 8 CLKINVX6: 6 CLKINVX4: 10 CLKINVX2: 8 CLKINVX1: 1 
        NICGs: CLKAND2X12: 30 AND2X8: 16 AND2X6: 11 CLKAND2X6: 291 CLKAND2X4: 18 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.406, sd=0.011], skew [0.052 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.406, sd=0.011], skew [0.052 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
      Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 6 buffers and inverters.
    success count. Default: 0, QS: 3, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 539, nets tested: 539, nets violation detected: 3, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 3, nets unsuccessful: 0, buffered: 3
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=148, icg=0, nicg=396, l=0, total=544
      cell areas       : b=0.000um^2, i=649.458um^2, icg=0.000um^2, nicg=1833.462um^2, l=0.000um^2, total=2482.920um^2
      cell capacitance : b=0.000pF, i=0.835pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.273pF
      sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.710pF, leaf=6.445pF, total=7.154pF
      wire lengths     : top=0.000um, trunk=9717.035um, leaf=86999.195um, total=96716.230um
      hp wire lengths  : top=0.000um, trunk=7402.860um, leaf=48872.600um, total=56275.460um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.063ns count=104 avg=0.049ns sd=0.012ns min=0.018ns max=0.063ns {19 <= 0.038ns, 23 <= 0.051ns, 29 <= 0.057ns, 20 <= 0.060ns, 13 <= 0.063ns}
      Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.004ns min=0.035ns max=0.063ns {1 <= 0.038ns, 80 <= 0.051ns, 208 <= 0.057ns, 88 <= 0.060ns, 64 <= 0.063ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: CLKINVX20: 26 CLKINVX16: 41 CLKINVX12: 44 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 12 CLKINVX2: 8 CLKINVX1: 2 
      NICGs: CLKAND2X12: 29 AND2X8: 16 AND2X6: 11 CLKAND2X6: 292 CLKAND2X4: 18 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.406, sd=0.012], skew [0.052 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.406, sd=0.012], skew [0.052 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
    Buffering to fix DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=148, icg=0, nicg=396, l=0, total=544
        cell areas       : b=0.000um^2, i=649.458um^2, icg=0.000um^2, nicg=1833.462um^2, l=0.000um^2, total=2482.920um^2
        cell capacitance : b=0.000pF, i=0.835pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.273pF
        sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.710pF, leaf=6.445pF, total=7.154pF
        wire lengths     : top=0.000um, trunk=9717.035um, leaf=86999.195um, total=96716.230um
        hp wire lengths  : top=0.000um, trunk=7402.860um, leaf=48872.600um, total=56275.460um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.063ns count=104 avg=0.049ns sd=0.012ns min=0.018ns max=0.063ns {19 <= 0.038ns, 23 <= 0.051ns, 29 <= 0.057ns, 20 <= 0.060ns, 13 <= 0.063ns}
        Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.004ns min=0.035ns max=0.063ns {1 <= 0.038ns, 80 <= 0.051ns, 208 <= 0.057ns, 88 <= 0.060ns, 64 <= 0.063ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Invs: CLKINVX20: 26 CLKINVX16: 41 CLKINVX12: 44 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 12 CLKINVX2: 8 CLKINVX1: 2 
        NICGs: CLKAND2X12: 29 AND2X8: 16 AND2X6: 11 CLKAND2X6: 292 CLKAND2X4: 18 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.406, sd=0.012], skew [0.052 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.406, sd=0.012], skew [0.052 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.4 real=0:00:00.4)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:24:42 mem=5841.2M) ***
Total net bbox length = 1.258e+06 (6.411e+05 6.166e+05) (ext = 8.881e+04)
Move report: Detail placement moves 314 insts, mean move: 2.75 um, max move: 44.34 um
	Max move on inst (top/core_U0/issue_solve_stage/regfile/FE_OFC4720_FE_OFN203_n1986): (103.40, 341.62) --> (123.80, 317.68)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:02.0 MEM: 5924.1MB
Summary Report:
Instances move: 314 (out of 47859 movable)
Instances flipped: 0
Mean displacement: 2.75 um
Max displacement: 44.34 um (Instance: top/core_U0/issue_solve_stage/regfile/FE_OFC4720_FE_OFN203_n1986) (103.4, 341.62) -> (123.8, 317.68)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.258e+06 (6.414e+05 6.169e+05) (ext = 8.881e+04)
Runtime: CPU: 0:00:04.1 REAL: 0:00:02.0 MEM: 5924.1MB
*** Finished refinePlace (1:24:46 mem=5924.1M) ***
    ClockRefiner summary
    All clock instances: Moved 57, flipped 22 and cell swapped 0 (out of a total of 14431).
    The largest move was 4.31 um for top/core_U0/issue_solve_stage/regfile/gpr_reg_31__6_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.7 real=0:00:02.4)
    Set dirty flag on 344 instances, 117 nets
  PostConditioning done.
Net route status summary:
  Clock:       545 (unrouted=0, trialRouted=0, noStatus=3, routed=0, fixed=542, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 147737 (unrouted=100190, trialRouted=47547, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100190, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:01.9 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=148, icg=0, nicg=396, l=0, total=544
    cell areas       : b=0.000um^2, i=649.458um^2, icg=0.000um^2, nicg=1833.462um^2, l=0.000um^2, total=2482.920um^2
    cell capacitance : b=0.000pF, i=0.835pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.273pF
    sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.710pF, leaf=6.445pF, total=7.155pF
    wire lengths     : top=0.000um, trunk=9762.935um, leaf=87023.705um, total=96786.640um
    hp wire lengths  : top=0.000um, trunk=7403.260um, leaf=48870.780um, total=56274.040um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.063ns count=104 avg=0.049ns sd=0.012ns min=0.018ns max=0.063ns {19 <= 0.038ns, 23 <= 0.051ns, 29 <= 0.057ns, 20 <= 0.060ns, 13 <= 0.063ns}
    Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.004ns min=0.035ns max=0.063ns {1 <= 0.038ns, 80 <= 0.051ns, 208 <= 0.057ns, 88 <= 0.060ns, 64 <= 0.063ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Invs: CLKINVX20: 26 CLKINVX16: 41 CLKINVX12: 44 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 12 CLKINVX2: 8 CLKINVX1: 2 
    NICGs: CLKAND2X12: 29 AND2X8: 16 AND2X6: 11 CLKAND2X6: 292 CLKAND2X4: 18 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.406, sd=0.012], skew [0.052 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
  Skew group summary after post-conditioning:
    skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.406, sd=0.012], skew [0.052 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:13.7 real=0:00:07.9)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                          0        0.000       0.000
  Inverters                      148      649.458       0.835
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates     396     1833.462       0.438
  Clock Logic                      0        0.000       0.000
  All                            544     2482.920       1.273
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      9762.935
  Leaf      87023.705
  Total     96786.640
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       7403.260
  Leaf       48870.780
  Total      56274.040
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    1.349    0.710     2.059
  Leaf     3.171    6.445     9.616
  Total    4.520    7.155    11.675
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  13887    3.264     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.063      104      0.049       0.012      0.018    0.063    {19 <= 0.038ns, 23 <= 0.051ns, 29 <= 0.057ns, 20 <= 0.060ns, 13 <= 0.063ns}         -
  Leaf        0.063      441      0.055       0.004      0.035    0.063    {1 <= 0.038ns, 80 <= 0.051ns, 208 <= 0.057ns, 88 <= 0.060ns, 64 <= 0.063ns}         -
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------------
  Name          Type        Inst     Inst Area 
                            Count    (um^2)
  ---------------------------------------------
  CLKINVX20     inverter      26       168.948
  CLKINVX16     inverter      41       224.352
  CLKINVX12     inverter      44       180.576
  CLKINVX8      inverter       9        27.702
  CLKINVX6      inverter       6        14.364
  CLKINVX4      inverter      12        20.520
  CLKINVX2      inverter       8        10.944
  CLKINVX1      inverter       2         2.052
  CLKAND2X12    nicg          29       218.196
  AND2X8        nicg          16        71.136
  AND2X6        nicg          11        41.382
  CLKAND2X6     nicg         292      1398.096
  CLKAND2X4     nicg          18        61.560
  CLKAND2X2     nicg           1         2.052
  AND2X2        nicg           4         6.840
  AND2X1        nicg          16        21.888
  AND2XL        nicg           9        12.312
  ---------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk/CN_func    0.388     0.441     0.052       0.057         0.010           0.004           0.406        0.012     100% {0.388, 0.441}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk/CN_func    0.388     0.441     0.052       0.057         0.010           0.004           0.406        0.012     100% {0.388, 0.441}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.6 real=0:00:00.6)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CN_func
External - Set all clocks to propagated mode done. (took cpu=0:00:05.6 real=0:00:00.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=148, icg=0, nicg=396, l=0, total=544
  cell areas       : b=0.000um^2, i=649.458um^2, icg=0.000um^2, nicg=1833.462um^2, l=0.000um^2, total=2482.920um^2
  cell capacitance : b=0.000pF, i=0.835pF, icg=0.000pF, nicg=0.438pF, l=0.000pF, total=1.273pF
  sink capacitance : count=13887, total=3.264pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.710pF, leaf=6.445pF, total=7.155pF
  wire lengths     : top=0.000um, trunk=9762.935um, leaf=87023.705um, total=96786.640um
  hp wire lengths  : top=0.000um, trunk=7403.260um, leaf=48870.780um, total=56274.040um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.063ns count=104 avg=0.049ns sd=0.012ns min=0.018ns max=0.063ns {19 <= 0.038ns, 23 <= 0.051ns, 29 <= 0.057ns, 20 <= 0.060ns, 13 <= 0.063ns}
  Leaf  : target=0.063ns count=441 avg=0.055ns sd=0.004ns min=0.035ns max=0.063ns {1 <= 0.038ns, 80 <= 0.051ns, 208 <= 0.057ns, 88 <= 0.060ns, 64 <= 0.063ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: CLKINVX20: 26 CLKINVX16: 41 CLKINVX12: 44 CLKINVX8: 9 CLKINVX6: 6 CLKINVX4: 12 CLKINVX2: 8 CLKINVX1: 2 
  NICGs: CLKAND2X12: 29 AND2X8: 16 AND2X6: 11 CLKAND2X6: 292 CLKAND2X4: 18 CLKAND2X2: 1 AND2X2: 4 AND2X1: 16 AND2XL: 9 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.406, sd=0.012], skew [0.052 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
Skew group summary after update timingGraph:
  skew_group clk/CN_func: insertion delay [min=0.388, max=0.441, avg=0.406, sd=0.012], skew [0.052 vs 0.057], 100% {0.388, 0.441} (wid=0.018 ws=0.010) (gid=0.429 gs=0.053)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:09.9 real=0:00:04.9)
Runtime done. (took cpu=0:08:35 real=0:02:39)
Runtime Summary
===============
Clock Runtime:  (66%) Core CTS         105.47 (Init 14.86, Construction 23.54, Implementation 46.67, eGRPC 8.00, PostConditioning 5.54, Other 6.85)
Clock Runtime:  (26%) CTS services      42.11 (RefinePlace 8.48, EarlyGlobalClock 5.78, NanoRoute 25.75, ExtractRC 2.10, TimingAnalysis 0.00)
Clock Runtime:   (7%) Other CTS         11.47 (Init 3.88, CongRepair/EGR-DP 6.94, TimingUpdate 0.66, Other 0.00)
Clock Runtime: (100%) Total            159.05

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3159.0M, totSessionCpu=1:25:02 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
info: unfix 396 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 32 threads.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 3111.8M, totSessionCpu=1:25:04 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=6116.0M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=6119.3)
Total number of fetched objects 56544
End delay calculation. (MEM=7489.12 CPU=0:00:14.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=7489.12 CPU=0:00:18.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:27.7 real=0:00:04.0 totSessionCpu=1:25:33 mem=6122.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.375  |
|           TNS (ns):| -94.348 |
|    Violating Paths:|   195   |
|          All Paths:|  37866  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    370 (871)     |   -0.749   |    370 (871)     |
|   max_fanout   |      0 (0)       |     0      |     62 (62)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.689%
------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:06, mem = 3124.5M, totSessionCpu=1:25:39 **
** INFO : this run is activating low effort ccoptDesign flow
**INFO : Setting latch borrow mode to budget during optimization
*** Starting optimizing excluded clock nets MEM= 6123.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 6123.6M) ***
*** Starting optimizing excluded clock nets MEM= 6123.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 6123.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:25:49.8/0:38:51.8 (2.2), mem = 6123.6M
*** DrvOpt [finish] : cpu/real = 0:00:13.7/0:00:07.2 (1.9), totSession cpu/real = 1:26:03.4/0:38:59.0 (2.2), mem = 6333.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:26:06.3/0:39:00.8 (2.2), mem = 6333.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1022|  4300|    -0.81|     0|     0|     0.00|     1|     1|     0|     0|    -1.38|   -94.35|       0|       0|       0|  93.69|          |         |
|    64|   176|    -0.34|     0|     0|     0.00|     1|     1|     0|     0|    -0.84|   -42.25|     555|       8|     441|  94.32| 0:00:03.0|  8571.7M|
|    13|    27|    -0.12|     0|     0|     0.00|     1|     1|     0|     0|    -0.80|   -40.56|      12|       0|      50|  94.38| 0:00:01.0|  8571.7M|
|     3|     7|    -0.01|     0|     0|     0.00|     1|     1|     0|     0|    -0.80|   -40.56|       0|       0|      11|  94.39| 0:00:00.0|  8571.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is def in clock net.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:29.9 real=0:00:04.0 mem=8571.7M) ***

*** Starting refinePlace (1:26:45 mem=8571.7M) ***
Total net bbox length = 1.260e+06 (6.419e+05 6.176e+05) (ext = 8.720e+04)
Move report: Detail placement moves 7689 insts, mean move: 7.22 um, max move: 198.36 um
	Max move on inst (top/icache_U0/FE_OFC433_FE_OFN233_n2752): (373.00, 160.36) --> (304.60, 290.32)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:02.0 MEM: 8718.3MB
Summary Report:
Instances move: 7689 (out of 47890 movable)
Instances flipped: 0
Mean displacement: 7.22 um
Max displacement: 198.36 um (Instance: top/icache_U0/FE_OFC433_FE_OFN233_n2752) (373, 160.36) -> (304.6, 290.32)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.314e+06 (6.678e+05 6.462e+05) (ext = 8.730e+04)
Runtime: CPU: 0:00:04.5 REAL: 0:00:02.0 MEM: 8718.3MB
*** Finished refinePlace (1:26:49 mem=8718.3M) ***
*** maximum move = 198.36 um ***
*** Finished re-routing un-routed nets (8718.3M) ***

*** Finish Physical Update (cpu=0:00:15.1 real=0:00:05.0 mem=8718.3M) ***
*** DrvOpt [finish] : cpu/real = 0:00:53.5/0:00:13.6 (3.9), totSession cpu/real = 1:26:59.8/0:39:14.4 (2.2), mem = 6726.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:58, real = 0:00:31, mem = 3258.1M, totSessionCpu=1:27:00 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:27:00.1/0:39:14.6 (2.2), mem = 6315.0M
*info: 543 clock nets excluded
*info: 2 special nets excluded.
*info: 1744 no-driver nets excluded.
*info: 542 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -1.231  TNS Slack -91.591 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.231| -91.591|    94.39%|   0:00:00.0| 7120.9M|    AV_max|  default| dcache_wdata1[6]                                   |
|  -0.095|  -0.095|    94.36%|   0:00:02.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:00.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
|  -0.095|  -0.095|    94.36%|   0:00:01.0| 8600.5M|    AV_max|  default| top/dcache_U0/clk_gate_lru_reg_59_/main_gate/A     |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:11.7 real=0:00:03.0 mem=8600.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:11.7 real=0:00:03.0 mem=8600.5M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.095  TNS Slack -0.095 
*** SetupOpt [finish] : cpu/real = 0:00:23.9/0:00:12.3 (1.9), totSession cpu/real = 1:27:24.0/0:39:26.9 (2.2), mem = 6561.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:27:25.9/0:39:28.7 (2.2), mem = 7150.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.012  TNS Slack 0.000 Density 94.36
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    94.36%|        -|   0.012|   0.000|   0:00:00.0| 7153.1M|
|    94.36%|        3|   0.013|   0.000|   0:00:02.0| 8470.6M|
|    94.36%|        1|   0.013|   0.000|   0:00:00.0| 8484.1M|
|    94.36%|        1|   0.013|   0.000|   0:00:01.0| 8493.2M|
|    94.36%|        1|   0.013|   0.000|   0:00:00.0| 8497.7M|
|    94.36%|        1|   0.013|   0.000|   0:00:01.0| 8497.7M|
|    94.36%|        0|   0.013|   0.000|   0:00:00.0| 8497.7M|
|    93.86%|      569|   0.013|   0.000|   0:00:06.0| 8520.3M|
|    93.71%|      482|   0.012|   0.000|   0:00:10.0| 8520.3M|
|    93.71%|        8|   0.012|   0.000|   0:00:01.0| 8520.3M|
|    93.71%|        0|   0.012|   0.000|   0:00:00.0| 8520.3M|
|    93.71%|        0|   0.012|   0.000|   0:00:00.0| 8520.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.012  TNS Slack 0.000 Density 93.71
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:01:20) (real = 0:00:23.0) **
*** AreaOpt [finish] : cpu/real = 0:01:19.2/0:00:22.6 (3.5), totSession cpu/real = 1:28:45.1/0:39:51.3 (2.2), mem = 8520.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:21, real=0:00:23, mem=6344.04M, totSessionCpu=1:28:46).
Begin: GigaOpt DRV Optimization
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:28:50.6/0:39:53.2 (2.2), mem = 6346.6M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   392|  1735|    -1.22|     0|     0|     0.00|     1|     1|     0|     0|     0.01|     0.00|       0|       0|       0|  93.71|          |         |
|    14|    28|    -0.02|     0|     0|     0.00|     1|     1|     0|     0|     0.04|     0.00|     281|       0|     120|  93.97| 0:00:02.0|  8659.1M|
|     2|     4|    -0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.04|     0.00|       2|       0|      10|  93.98| 0:00:01.0|  8659.1M|
|     2|     4|    -0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.04|     0.00|       0|       0|       0|  93.98| 0:00:00.0|  8659.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is def in clock net.
*info:     1 net(s): Could not be fixed because of no legal loc.


*** Finish DRV Fixing (cpu=0:00:15.9 real=0:00:04.0 mem=8659.1M) ***

*** Starting refinePlace (1:29:17 mem=8659.1M) ***
Total net bbox length = 1.287e+06 (6.533e+05 6.338e+05) (ext = 9.103e+04)
Move report: Detail placement moves 2366 insts, mean move: 6.91 um, max move: 85.04 um
	Max move on inst (top/core_U0/issue_solve_stage/regfile/FE_OFC7293_n1441): (97.40, 338.20) --> (107.20, 262.96)
	Runtime: CPU: 0:00:04.0 REAL: 0:00:02.0 MEM: 8810.2MB
Summary Report:
Instances move: 2366 (out of 47526 movable)
Instances flipped: 0
Mean displacement: 6.91 um
Max displacement: 85.04 um (Instance: top/core_U0/issue_solve_stage/regfile/FE_OFC7293_n1441) (97.4, 338.2) -> (107.2, 262.96)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.303e+06 (6.622e+05 6.407e+05) (ext = 9.107e+04)
Runtime: CPU: 0:00:04.1 REAL: 0:00:02.0 MEM: 8810.2MB
*** Finished refinePlace (1:29:21 mem=8810.2M) ***
*** maximum move = 85.04 um ***
*** Finished re-routing un-routed nets (8810.2M) ***

*** Finish Physical Update (cpu=0:00:10.9 real=0:00:04.0 mem=8810.2M) ***
*** DrvOpt [finish] : cpu/real = 0:00:37.6/0:00:12.1 (3.1), totSession cpu/real = 1:29:28.2/0:40:05.3 (2.2), mem = 6738.9M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.63min real=0.20min mem=6379.9M)                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.073  |
|           TNS (ns):| -0.170  |
|    Violating Paths:|   12    |
|          All Paths:|  37866  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    117 (258)     |   -0.436   |    117 (258)     |
|   max_fanout   |      0 (0)       |     0      |     62 (62)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.984%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:32, real = 0:01:23, mem = 3278.7M, totSessionCpu=1:29:34 **
Begin: GigaOpt Optimization in WNS mode
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:29:33.9/0:40:06.5 (2.2), mem = 6377.9M
*info: 543 clock nets excluded
*info: 2 special nets excluded.
*info: 1746 no-driver nets excluded.
*info: 542 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.072 TNS Slack -0.170 Density 93.98
OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -0.072 TNS -0.170; reg2cgate* WNS 0.450 TNS 0.000; reg2reg* WNS 0.450 TNS 0.000; HEPG WNS 0.450 TNS 0.000; all paths WNS -0.072 TNS -0.170
CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS 0.449ns TNS 0.000ns; reg2reg* WNS 0.449ns TNS 0.000ns; HEPG WNS 0.449ns TNS 0.000ns; all paths WNS -0.073ns TNS -0.170ns; Real time 0:04:15
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.072|   -0.072|  -0.170|   -0.170|    93.98%|   0:00:00.0| 7185.2M|    AV_max|  reg2out| dcache_wdata1[29]                                  |
|   0.016|    0.016|   0.000|    0.000|    93.98%|   0:00:01.0| 8641.3M|    AV_max|  reg2out| dcache_wdata1[29]                                  |
|   0.033|    0.051|   0.000|    0.000|    93.99%|   0:00:01.0| 8657.3M|        NA|       NA| NA                                                 |
|   0.033|    0.051|   0.000|    0.000|    93.99%|   0:00:00.0| 8657.3M|    AV_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.9 real=0:00:02.0 mem=8657.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.0 real=0:00:02.0 mem=8657.3M) ***
OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.051 TNS 0.000; reg2cgate* WNS 0.450 TNS 0.000; reg2reg* WNS 0.538 TNS 0.000; HEPG WNS 0.450 TNS 0.000; all paths WNS 0.051 TNS 0.000
CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS 0.449ns TNS 0.000ns; reg2reg* WNS 0.538ns TNS 0.000ns; HEPG WNS 0.449ns TNS 0.000ns; all paths WNS 0.051ns TNS 0.000ns; Real time 0:04:17
** GigaOpt Optimizer WNS Slack 0.033 TNS Slack 0.000 Density 93.99
*** Starting refinePlace (1:30:08 mem=8657.3M) ***
Total net bbox length = 1.303e+06 (6.622e+05 6.407e+05) (ext = 9.107e+04)
Density distribution unevenness ratio = 1.731%
Move report: Detail placement moves 25 insts, mean move: 4.91 um, max move: 20.30 um
	Max move on inst (top/core_U0/issue_solve_stage/regfile/U1153): (103.60, 411.73) --> (100.40, 428.83)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 8657.3MB
Summary Report:
Instances move: 25 (out of 47527 movable)
Instances flipped: 0
Mean displacement: 4.91 um
Max displacement: 20.30 um (Instance: top/core_U0/issue_solve_stage/regfile/U1153) (103.6, 411.73) -> (100.4, 428.83)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 1.303e+06 (6.623e+05 6.408e+05) (ext = 9.107e+04)
Runtime: CPU: 0:00:03.8 REAL: 0:00:02.0 MEM: 8657.3MB
*** Finished refinePlace (1:30:12 mem=8657.3M) ***
*** maximum move = 20.30 um ***
*** Finished re-routing un-routed nets (8657.3M) ***

*** Finish Physical Update (cpu=0:00:08.6 real=0:00:03.0 mem=8657.3M) ***
** GigaOpt Optimizer WNS Slack 0.033 TNS Slack 0.000 Density 93.99
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:33.3 real=0:00:09.0 mem=8657.3M) ***

*** SetupOpt [finish] : cpu/real = 0:00:43.9/0:00:18.8 (2.3), totSession cpu/real = 1:30:17.9/0:40:25.2 (2.2), mem = 6550.0M
End: GigaOpt Optimization in WNS mode
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:30:20.2/0:40:27.5 (2.2), mem = 7216.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.044  TNS Slack 0.000 Density 93.99
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    93.99%|        -|   0.044|   0.000|   0:00:00.0| 7219.5M|
|    93.98%|        1|   0.044|   0.000|   0:00:01.0| 8487.3M|
|    93.98%|        1|   0.044|   0.000|   0:00:00.0| 8514.4M|
|    93.98%|        1|   0.044|   0.000|   0:00:01.0| 8528.0M|
|    93.98%|        1|   0.044|   0.000|   0:00:00.0| 8541.6M|
|    93.98%|        1|   0.044|   0.000|   0:00:01.0| 8541.6M|
|    93.98%|        0|   0.044|   0.000|   0:00:00.0| 8541.6M|
|    93.80%|      216|   0.044|   0.000|   0:00:04.0| 8582.3M|
|    93.77%|      176|   0.044|   0.000|   0:00:06.0| 8586.8M|
|    93.77%|        2|   0.044|   0.000|   0:00:00.0| 8586.8M|
|    93.77%|        0|   0.044|   0.000|   0:00:00.0| 8586.8M|
|    93.77%|        0|   0.044|   0.000|   0:00:01.0| 8586.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.044  TNS Slack 0.000 Density 93.77
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:58.6) (real = 0:00:17.0) **
*** Starting refinePlace (1:31:18 mem=8586.8M) ***
Total net bbox length = 1.289e+06 (6.556e+05 6.336e+05) (ext = 9.191e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 8586.8MB
Summary Report:
Instances move: 0 (out of 47311 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.289e+06 (6.556e+05 6.336e+05) (ext = 9.191e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 8586.8MB
*** Finished refinePlace (1:31:22 mem=8586.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (8586.8M) ***

*** Finish Physical Update (cpu=0:00:07.8 real=0:00:03.0 mem=8586.8M) ***
*** AreaOpt [finish] : cpu/real = 0:01:05.4/0:00:18.3 (3.6), totSession cpu/real = 1:31:25.6/0:40:45.8 (2.2), mem = 8586.8M
End: Area Reclaim Optimization (cpu=0:01:07, real=0:00:20, mem=6424.51M, totSessionCpu=1:31:26).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 6452.86 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 6452.86 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 542  Num Prerouted Wires = 49099
[NR-eGR] Read numTotalNets=48088  numIgnoredNets=542
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47543 
[NR-eGR] Rule id: 1  Nets: 3 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47546 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.490681e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       479( 0.51%)        25( 0.03%)         2( 0.00%)   ( 0.54%) 
[NR-eGR]  Metal3  (3)       440( 0.47%)        42( 0.05%)         0( 0.00%)   ( 0.52%) 
[NR-eGR]  Metal4  (4)       213( 0.23%)         7( 0.01%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]  Metal5  (5)        39( 0.04%)         2( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal6  (6)       109( 0.12%)         2( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  Metal7  (7)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal8  (8)        16( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal9  (9)         6( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] Metal10 (10)         4( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1315( 0.14%)        81( 0.01%)         2( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[NR-eGR] Started Export DB wires ( Curr Mem: 6463.38 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 6463.38 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 6463.38 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 6463.38 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 6463.38 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 6463.38 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 1.620500e+01um, number of vias: 206261
[NR-eGR] Metal2  (2V) length: 3.158267e+05um, number of vias: 295597
[NR-eGR] Metal3  (3H) length: 3.902674e+05um, number of vias: 83152
[NR-eGR] Metal4  (4V) length: 2.418468e+05um, number of vias: 55385
[NR-eGR] Metal5  (5H) length: 2.737504e+05um, number of vias: 23045
[NR-eGR] Metal6  (6V) length: 1.822184e+05um, number of vias: 10576
[NR-eGR] Metal7  (7H) length: 1.200693e+05um, number of vias: 5795
[NR-eGR] Metal8  (8V) length: 7.425990e+04um, number of vias: 2102
[NR-eGR] Metal9  (9H) length: 3.121205e+04um, number of vias: 602
[NR-eGR] Metal10 (10V) length: 6.204465e+03um, number of vias: 228
[NR-eGR] Metal11 (11H) length: 9.779600e+03um, number of vias: 0
[NR-eGR] Total length: 1.645451e+06um, number of vias: 682743
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.366000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 10.62 sec, Real: 3.45 sec, Curr Mem: 6175.25 MB )
Extraction called for design 'riscv_top_top' of instances=53973 and nets=51025 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 6161.250M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    42.44   370.69    69.80   398.05 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=6339.75)
Total number of fetched objects 56556
End delay calculation. (MEM=7724.66 CPU=0:00:14.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=7724.66 CPU=0:00:18.7 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:32:18.1/0:40:57.6 (2.3), mem = 6374.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   496|  2358|    -0.51|     0|     0|     0.00|     1|     1|     0|     0|    -0.16|    -3.54|       0|       0|       0|  93.77|          |         |
|    46|   126|    -0.19|     0|     0|     0.00|     1|     1|     0|     0|    -0.08|    -0.97|     291|       6|     203|  94.07| 0:00:02.0|  8751.9M|
|    14|   102|    -0.02|     0|     0|     0.00|     1|     1|     0|     0|    -0.08|    -0.97|       3|       0|      37|  94.13| 0:00:01.0|  8759.9M|
|     4|     8|    -0.01|     0|     0|     0.00|     1|     1|     0|     0|    -0.08|    -0.97|       2|       0|       8|  94.14| 0:00:00.0|  8763.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because the location check has rejected the overall buffering solution.
*info:     1 net(s): Could not be fixed because it is def in clock net.
*info:     1 net(s): Could not be fixed because of no legal loc.


*** Finish DRV Fixing (cpu=0:00:22.8 real=0:00:04.0 mem=8763.6M) ***

*** DrvOpt [finish] : cpu/real = 0:00:34.4/0:00:08.8 (3.9), totSession cpu/real = 1:32:52.6/0:41:06.4 (2.3), mem = 6700.4M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.004 (bump = 0.004)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> -0.967
Begin: GigaOpt TNS non-legal recovery
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:32:57.9/0:41:08.4 (2.3), mem = 6700.4M
*info: 543 clock nets excluded
*info: 2 special nets excluded.
*info: 1746 no-driver nets excluded.
*info: 542 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.082 TNS Slack -0.967 Density 94.14
OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.082 TNS -0.967; reg2cgate* WNS 0.427 TNS 0.000; reg2reg* WNS 0.427 TNS 0.000; HEPG WNS 0.427 TNS 0.000; all paths WNS -0.082 TNS -0.967
CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS 0.427ns TNS 0.000ns; reg2reg* WNS 0.427ns TNS 0.000ns; HEPG WNS 0.427ns TNS 0.000ns; all paths WNS -0.082ns TNS -0.967ns; Real time 0:05:13

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=7503.6M) ***
OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.082 TNS -0.967; reg2cgate* WNS 0.427 TNS 0.000; reg2reg* WNS 0.427 TNS 0.000; HEPG WNS 0.427 TNS 0.000; all paths WNS -0.082 TNS -0.967
CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS 0.427ns TNS 0.000ns; reg2reg* WNS 0.427ns TNS 0.000ns; HEPG WNS 0.427ns TNS 0.000ns; all paths WNS -0.082ns TNS -0.967ns; Real time 0:05:14
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=7503.6M) ***

*** SetupOpt [finish] : cpu/real = 0:00:10.9/0:00:09.8 (1.1), totSession cpu/real = 1:33:08.8/0:41:18.2 (2.3), mem = 6700.4M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:33:09.1/0:41:18.4 (2.3), mem = 6700.4M
*info: 543 clock nets excluded
*info: 2 special nets excluded.
*info: 1746 no-driver nets excluded.
*info: 542 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.082 TNS Slack -0.967 Density 94.14
OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.082 TNS -0.967; reg2cgate* WNS 0.427 TNS 0.000; reg2reg* WNS 0.427 TNS 0.000; HEPG WNS 0.427 TNS 0.000; all paths WNS -0.082 TNS -0.967
CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS 0.427ns TNS 0.000ns; reg2reg* WNS 0.427ns TNS 0.000ns; HEPG WNS 0.427ns TNS 0.000ns; all paths WNS -0.082ns TNS -0.967ns; Real time 0:05:24
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.082|   -0.082|  -0.967|   -0.967|    94.14%|   0:00:00.0| 7503.6M|    AV_max|  reg2out| dcache_wdata1[6]                                   |
|  -0.082|   -0.082|  -0.967|   -0.967|    94.14%|   0:00:00.0| 7980.6M|    AV_max|  reg2out| dcache_wdata1[6]                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=7980.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=7980.6M) ***
OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.082 TNS -0.967; reg2cgate* WNS 0.427 TNS 0.000; reg2reg* WNS 0.427 TNS 0.000; HEPG WNS 0.427 TNS 0.000; all paths WNS -0.082 TNS -0.967
CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS 0.427ns TNS 0.000ns; reg2reg* WNS 0.427ns TNS 0.000ns; HEPG WNS 0.427ns TNS 0.000ns; all paths WNS -0.082ns TNS -0.967ns; Real time 0:05:25
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=7980.6M) ***

*** SetupOpt [finish] : cpu/real = 0:00:11.7/0:00:10.6 (1.1), totSession cpu/real = 1:33:20.8/0:41:29.0 (2.3), mem = 7177.3M
End: GigaOpt Optimization in post-eco TNS mode
**INFO : Latch borrow mode reset to max_borrow

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'riscv_top_top' of instances=54275 and nets=51327 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 6221.180M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 6221.18 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 6251.55 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 6251.55 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 542  Num Prerouted Wires = 49099
[NR-eGR] Read numTotalNets=48390  numIgnoredNets=542
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47845 
[NR-eGR] Rule id: 1  Nets: 3 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47848 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.491233e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       506( 0.54%)        31( 0.03%)         5( 0.01%)         1( 0.00%)   ( 0.58%) 
[NR-eGR]  Metal3  (3)       459( 0.49%)        33( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.53%) 
[NR-eGR]  Metal4  (4)       193( 0.21%)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]  Metal5  (5)        33( 0.04%)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal6  (6)        92( 0.10%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  Metal7  (7)         9( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal8  (8)        16( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal9  (9)        12( 0.01%)         3( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] Metal10 (10)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1323( 0.14%)        81( 0.01%)         6( 0.00%)         1( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.27 sec, Real: 2.53 sec, Curr Mem: 6262.15 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=6444.8)
Total number of fetched objects 56858
End delay calculation. (MEM=7815.68 CPU=0:00:14.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=7815.68 CPU=0:00:18.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:31.8 real=0:00:04.0 totSessionCpu=1:34:14 mem=6456.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:09:13, real = 0:02:56, mem = 3377.7M, totSessionCpu=1:34:15 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.082  |  0.000  |  0.854  |  1.389  | -0.082  |   N/A   |  0.000  |
|           TNS (ns):| -0.981  |  0.000  |  0.000  |  0.000  | -0.981  |   N/A   |  0.000  |
|    Violating Paths:|   40    |    0    |    0    |    0    |   40    |   N/A   |    0    |
|          All Paths:|  37866  |  25191  |   396   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     62 (62)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.144%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:09:28, real = 0:03:02, mem = 3381.1M, totSessionCpu=1:34:30 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 12 warning(s), 0 error(s)

#% End ccopt_design (date=01/19 04:24:23, total cpu=0:18:06, real=0:05:42, peak res=4159.9M, current mem=3263.6M)
<CMD> zoomBox 73.91350 356.29350 98.79900 378.57150
<CMD> zoomBox 67.27700 348.90200 101.72150 379.73700
<CMD> fit
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3263.0M, totSessionCpu=1:34:59 **
**INFO: User settings:
setExtractRCMode -engine                  preRoute
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeSetupViews              { AV_max }
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -usefulSkew               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
info: unfix 396 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 32 threads.
**optDesign ... cpu = 0:00:13, real = 0:00:03, mem = 3290.8M, totSessionCpu=1:35:12 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=6370.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.082  |
|           TNS (ns):| -0.981  |
|    Violating Paths:|   40    |
|          All Paths:|  37866  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     62 (62)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.144%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:06, mem = 3277.1M, totSessionCpu=1:35:26 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 6398.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 6398.7M) ***
*** Starting optimizing excluded clock nets MEM= 6398.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 6398.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:31.5/0:44:26.0 (2.1), mem = 6398.7M
*** DrvOpt [finish] : cpu/real = 0:00:14.2/0:00:07.1 (2.0), totSession cpu/real = 1:35:45.6/0:44:33.1 (2.1), mem = 6577.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:47.6/0:44:34.7 (2.1), mem = 6577.0M
*info: 543 clock nets excluded
*info: 2 special nets excluded.
*info: 1746 no-driver nets excluded.
*info: 542 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.082  TNS Slack -0.981 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.082|  -0.981|    94.14%|   0:00:00.0| 7380.3M|    AV_max|  default| dcache_wdata1[6]                                   |
|  -0.021|  -0.464|    94.15%|   0:00:01.0| 8851.2M|    AV_max|  default| top/core_U0/issue_solve_stage/clk_gate_pc_exam_reg |
|        |        |          |            |        |          |         | /latch/D                                           |
|   0.000|   0.000|    94.15%|   0:00:00.0| 8862.2M|        NA|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:05.7 real=0:00:01.0 mem=8862.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:05.7 real=0:00:01.0 mem=8862.2M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:17.1/0:00:11.7 (1.5), totSession cpu/real = 1:36:04.8/0:44:46.4 (2.1), mem = 6723.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:02.0)
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
Begin: GigaOpt Optimization in WNS mode
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:36:10.1/0:44:48.9 (2.1), mem = 6590.5M
*info: 543 clock nets excluded
*info: 2 special nets excluded.
*info: 1746 no-driver nets excluded.
*info: 542 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 94.15
OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.047 TNS 0.000; reg2cgate* WNS 0.947 TNS 0.000; reg2reg* WNS 0.000 TNS 0.000; HEPG WNS 0.000 TNS 0.000; all paths WNS 0.000 TNS 0.000
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    94.15%|   0:00:00.0| 7400.4M|    AV_max|  reg2reg| top/core_U0/issue_solve_stage/clk_gate_pc_exam_reg |
|        |         |        |         |          |            |        |          |         | /latch/D                                           |
|   0.033|    0.035|   0.000|    0.000|    94.15%|   0:00:01.0| 8824.1M|        NA|       NA| NA                                                 |
|   0.033|    0.035|   0.000|    0.000|    94.15%|   0:00:00.0| 8824.1M|    AV_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:01.0 mem=8824.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.4 real=0:00:01.0 mem=8824.1M) ***
OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.117 TNS 0.000; reg2cgate* WNS 0.947 TNS 0.000; reg2reg* WNS 0.035 TNS 0.000; HEPG WNS 0.035 TNS 0.000; all paths WNS 0.035 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.033 TNS Slack 0.000 Density 94.15
*** Starting refinePlace (1:36:41 mem=8824.1M) ***
Total net bbox length = 1.291e+06 (6.564e+05 6.345e+05) (ext = 9.062e+04)
Density distribution unevenness ratio = 1.817%
Density distribution unevenness ratio = 1.744%
Move report: Timing Driven Placement moves 47106 insts, mean move: 5.98 um, max move: 154.44 um
	Max move on inst (top/icache_U0/FE_OFC1735_n2432): (272.00, 228.76) --> (351.20, 153.52)
	Runtime: CPU: 0:01:06 REAL: 0:00:05.0 MEM: 8896.1MB
Move report: Detail placement moves 41292 insts, mean move: 2.93 um, max move: 145.19 um
	Max move on inst (top/core_U0/issue_solve_stage/regfile/FE_OFC7214_n2105): (97.20, 377.53) --> (35.80, 461.32)
	Runtime: CPU: 0:00:08.9 REAL: 0:00:04.0 MEM: 8975.0MB
Summary Report:
Instances move: 46276 (out of 47623 movable)
Instances flipped: 0
Mean displacement: 6.73 um
Max displacement: 165.44 um (Instance: top/core_U0/issue_solve_stage/regfile/FE_OFC7334_n1475) (126.4, 392.92) -> (36.2, 468.16)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.189e+06 (6.022e+05 5.870e+05) (ext = 8.985e+04)
Runtime: CPU: 0:01:15 REAL: 0:00:09.0 MEM: 8975.0MB
*** Finished refinePlace (1:37:56 mem=8975.0M) ***
*** maximum move = 165.44 um ***
*** Finished re-routing un-routed nets (8975.0M) ***

*** Finish Physical Update (cpu=0:01:40 real=0:00:15.0 mem=8975.0M) ***
** GigaOpt Optimizer WNS Slack -0.578 TNS Slack -32.723 Density 94.15
OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -0.578 TNS -32.723; reg2cgate* WNS 0.382 TNS 0.000; reg2reg* WNS 0.000 TNS 0.000; HEPG WNS 0.000 TNS 0.000; all paths WNS -0.578 TNS -32.723
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   -0.578|   0.000|  -32.723|    94.15%|   0:00:00.0| 8975.0M|    AV_max|  reg2reg| top/core_U0/issue_solve_stage/clk_gate_pc_exam_reg |
|        |         |        |         |          |            |        |          |         | /latch/D                                           |
|   0.007|   -0.151|   0.000|   -1.885|    94.15%|   0:00:01.0| 9068.4M|    AV_max|  reg2reg| top/core_U0/lsu_unit/clk_gate_ra_data_buf_reg/latc |
|        |         |        |         |          |            |        |          |         | h/D                                                |
|   0.033|   -0.151|   0.000|   -1.885|    94.15%|   0:00:01.0| 9068.4M|        NA|       NA| NA                                                 |
|   0.033|   -0.151|   0.000|   -1.885|    94.15%|   0:00:00.0| 9068.4M|    AV_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.6 real=0:00:02.0 mem=9068.4M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.151|   -0.151|  -1.885|   -1.885|    94.15%|   0:00:00.0| 9068.4M|    AV_max|  reg2out| dcache_wdata1[25]                                  |
|  -0.071|   -0.071|  -0.159|   -0.159|    94.15%|   0:00:01.0| 9073.4M|    AV_max|  reg2out| dcache_wdata1[25]                                  |
|  -0.025|   -0.025|  -0.025|   -0.025|    94.15%|   0:00:01.0| 9081.4M|    AV_max|  reg2out| dcache_wdata1[25]                                  |
|   0.006|    0.006|   0.000|    0.000|    94.15%|   0:00:00.0| 9081.4M|    AV_max|  reg2out| dcache_wdata1[25]                                  |
|   0.028|    0.028|   0.000|    0.000|    94.15%|   0:00:01.0| 9081.4M|    AV_max|  reg2out| dcache_wdata0[1]                                   |
|   0.028|    0.028|   0.000|    0.000|    94.15%|   0:00:00.0| 9081.4M|    AV_max|  reg2out| dcache_wdata0[1]                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.2 real=0:00:03.0 mem=9081.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.9 real=0:00:05.0 mem=9081.4M) ***
OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS 0.028 TNS 0.000; reg2cgate* WNS 0.382 TNS 0.000; reg2reg* WNS 0.054 TNS 0.000; HEPG WNS 0.054 TNS 0.000; all paths WNS 0.028 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.028 TNS Slack 0.000 Density 94.15
*** Starting refinePlace (1:38:50 mem=9081.4M) ***
Total net bbox length = 1.189e+06 (6.022e+05 5.870e+05) (ext = 8.985e+04)
Density distribution unevenness ratio = 1.441%
Move report: Detail placement moves 82 insts, mean move: 4.16 um, max move: 22.64 um
	Max move on inst (top/icache_U0/U305): (373.60, 156.94) --> (357.80, 163.78)
	Runtime: CPU: 0:00:03.7 REAL: 0:00:01.0 MEM: 9095.6MB
Summary Report:
Instances move: 82 (out of 47627 movable)
Instances flipped: 0
Mean displacement: 4.16 um
Max displacement: 22.64 um (Instance: top/icache_U0/U305) (373.6, 156.94) -> (357.8, 163.78)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
Total net bbox length = 1.190e+06 (6.024e+05 5.872e+05) (ext = 8.985e+04)
Runtime: CPU: 0:00:03.9 REAL: 0:00:02.0 MEM: 9095.6MB
*** Finished refinePlace (1:38:53 mem=9095.6M) ***
*** maximum move = 22.64 um ***
*** Finished re-routing un-routed nets (9095.6M) ***

*** Finish Physical Update (cpu=0:00:09.4 real=0:00:04.0 mem=9095.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 94.15
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    94.15%|   0:00:00.0| 9095.6M|    AV_max|  reg2reg| top/core_U0/issue_solve_stage/clk_gate_pc_exam_reg |
|        |         |        |         |          |            |        |          |         | /latch/D                                           |
|   0.016|    0.016|   0.000|    0.000|    94.15%|   0:00:01.0| 9103.6M|    AV_max|  reg2reg| top/dcache_U0/clk_gate_tag1_reg_0_/latch/D         |
|   0.024|    0.024|   0.000|    0.000|    94.15%|   0:00:00.0| 9103.6M|    AV_max|  reg2reg| top/core_U0/issue_solve_stage/clk_gate_pc_exam_reg |
|        |         |        |         |          |            |        |          |         | /latch/D                                           |
|   0.024|    0.024|   0.000|    0.000|    94.15%|   0:00:00.0| 9103.6M|    AV_max|  reg2reg| top/core_U0/issue_solve_stage/clk_gate_pc_exam_reg |
|        |         |        |         |          |            |        |          |         | /latch/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.5 real=0:00:01.0 mem=9103.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.6 real=0:00:01.0 mem=9103.6M) ***
*** Starting refinePlace (1:39:08 mem=9103.6M) ***
Total net bbox length = 1.189e+06 (6.021e+05 5.870e+05) (ext = 8.985e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:01.0 MEM: 9103.6MB
Summary Report:
Instances move: 0 (out of 47624 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.189e+06 (6.021e+05 5.870e+05) (ext = 8.985e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 9103.6MB
*** Finished refinePlace (1:39:11 mem=9103.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (9103.6M) ***

*** Finish Physical Update (cpu=0:00:08.0 real=0:00:03.0 mem=9103.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 94.15
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:02:56 real=0:00:35.0 mem=9103.6M) ***

*** SetupOpt [finish] : cpu/real = 0:03:07.1/0:00:44.4 (4.2), totSession cpu/real = 1:39:17.2/0:45:33.3 (2.2), mem = 6885.3M
End: GigaOpt Optimization in WNS mode
GigaOpt: target slack met, skip TNS optimization
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:39:19.5/0:45:35.5 (2.2), mem = 7516.2M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 94.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    94.15%|        -|   0.000|   0.000|   0:00:00.0| 7518.8M|
|    94.15%|        1|   0.000|   0.000|   0:00:01.0| 8822.8M|
|    94.15%|        1|   0.000|   0.000|   0:00:01.0| 8850.0M|
|    94.15%|        1|   0.000|   0.000|   0:00:00.0| 8872.6M|
|    94.15%|        1|   0.000|   0.000|   0:00:01.0| 8877.1M|
|    94.15%|        0|   0.000|   0.000|   0:00:00.0| 8877.1M|
|    94.15%|        0|   0.000|   0.000|   0:00:00.0| 8877.1M|
|    93.65%|      574|   0.039|   0.000|   0:00:10.0| 8890.7M|
|    93.46%|      521|   0.044|   0.000|   0:00:12.0| 8892.7M|
|    93.46%|       12|   0.044|   0.000|   0:00:01.0| 8892.7M|
|    93.46%|        0|   0.044|   0.000|   0:00:00.0| 8892.7M|
|    93.46%|        0|   0.044|   0.000|   0:00:00.0| 8892.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.044  TNS Slack 0.000 Density 93.46
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:01:42) (real = 0:00:28.0) **
*** Starting refinePlace (1:41:01 mem=8892.7M) ***
Total net bbox length = 1.176e+06 (5.961e+05 5.804e+05) (ext = 9.163e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:01.0 MEM: 8892.7MB
Summary Report:
Instances move: 0 (out of 47046 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.176e+06 (5.961e+05 5.804e+05) (ext = 9.163e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:01.0 MEM: 8892.7MB
*** Finished refinePlace (1:41:04 mem=8892.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (8892.7M) ***

*** Finish Physical Update (cpu=0:00:08.5 real=0:00:04.0 mem=8892.7M) ***
*** AreaOpt [finish] : cpu/real = 0:01:49.3/0:00:31.3 (3.5), totSession cpu/real = 1:41:08.8/0:46:06.8 (2.2), mem = 8892.7M
End: Area Reclaim Optimization (cpu=0:01:51, real=0:00:32, mem=6715.39M, totSessionCpu=1:41:09).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 6743.74 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 6743.74 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 542  Num Prerouted Wires = 49099
[NR-eGR] Read numTotalNets=47823  numIgnoredNets=542
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47278 
[NR-eGR] Rule id: 1  Nets: 3 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47281 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.362629e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       371( 0.40%)        24( 0.03%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]  Metal3  (3)       333( 0.36%)        13( 0.01%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]  Metal4  (4)       214( 0.23%)         2( 0.00%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]  Metal5  (5)        16( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal6  (6)        26( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal7  (7)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal8  (8)        17( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal9  (9)         7( 0.01%)         0( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              994( 0.11%)        40( 0.00%)         1( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 6754.21 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 6754.21 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 6754.21 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 6754.21 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 6754.21 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.42 sec, Real: 0.43 sec, Curr Mem: 6754.21 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 1.620500e+01um, number of vias: 205727
[NR-eGR] Metal2  (2V) length: 3.103315e+05um, number of vias: 295348
[NR-eGR] Metal3  (3H) length: 3.799462e+05um, number of vias: 75764
[NR-eGR] Metal4  (4V) length: 2.279947e+05um, number of vias: 47714
[NR-eGR] Metal5  (5H) length: 2.473856e+05um, number of vias: 18332
[NR-eGR] Metal6  (6V) length: 1.600779e+05um, number of vias: 7780
[NR-eGR] Metal7  (7H) length: 9.678927e+04um, number of vias: 4341
[NR-eGR] Metal8  (8V) length: 5.744336e+04um, number of vias: 1524
[NR-eGR] Metal9  (9H) length: 2.495363e+04um, number of vias: 463
[NR-eGR] Metal10 (10V) length: 5.981880e+03um, number of vias: 153
[NR-eGR] Metal11 (11H) length: 5.400100e+03um, number of vias: 0
[NR-eGR] Total length: 1.516320e+06um, number of vias: 657146
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.242000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 10.89 sec, Real: 3.71 sec, Curr Mem: 6508.08 MB )
Extraction called for design 'riscv_top_top' of instances=53708 and nets=50760 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 6496.078M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=6648.88)
Total number of fetched objects 56293
End delay calculation. (MEM=8026.77 CPU=0:00:14.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=8026.77 CPU=0:00:17.8 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:57.5/0:46:18.9 (2.2), mem = 6668.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   625|  1973|    -0.70|     0|     0|     0.00|     1|     1|     0|     0|     0.00|     0.00|       0|       0|       0|  93.46|          |         |
|    32|   103|    -0.23|     0|     0|     0.00|     1|     1|     0|     0|     0.00|     0.00|     371|       3|     282|  93.85| 0:00:01.0|  9053.5M|
|     8|    16|    -0.23|     0|     0|     0.00|     1|     1|     0|     0|     0.00|     0.00|       7|       0|      24|  93.89| 0:00:00.0|  9055.5M|
|     3|     6|    -0.02|     0|     0|     0.00|     1|     1|     0|     0|     0.00|     0.00|       1|       0|       4|  93.90| 0:00:00.0|  9055.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          2 |        543 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is def in clock net.
*info:     2 net(s): Could not be fixed because of no legal loc.


*** Finish DRV Fixing (cpu=0:00:18.5 real=0:00:03.0 mem=9055.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:32.9/0:00:08.7 (3.8), totSession cpu/real = 1:42:30.4/0:46:27.6 (2.2), mem = 6881.2M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:42:35 mem=6881.2M) ***
Density distribution unevenness ratio = 1.542%
Density distribution unevenness ratio = 1.778%
Move report: Timing Driven Placement moves 45991 insts, mean move: 3.63 um, max move: 99.15 um
	Max move on inst (top/core_U0/issue_solve_stage/regfile/FE_OFC4719_FE_OFN204_n1986): (163.20, 461.32) --> (106.80, 418.57)
	Runtime: CPU: 0:01:04 REAL: 0:00:05.0 MEM: 6881.2MB
Move report: Detail placement moves 40967 insts, mean move: 2.65 um, max move: 128.40 um
	Max move on inst (top/dcache_U0/tag0_reg_32__17_): (478.00, 485.26) --> (349.60, 485.26)
	Runtime: CPU: 0:00:07.9 REAL: 0:00:04.0 MEM: 6906.6MB
Summary Report:
Instances move: 44619 (out of 47428 movable)
Instances flipped: 0
Mean displacement: 4.56 um
Max displacement: 159.00 um (Instance: top/core_U0/issue_solve_stage/regfile/FE_OFC7702_n1694) (127.4, 481.84) -> (36.8, 413.44)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:01:12 REAL: 0:00:09.0 MEM: 6906.6MB
*** Finished refinePlace (1:43:47 mem=6906.6M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'riscv_top_top' of instances=54090 and nets=51142 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design riscv_top_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 6549.500M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 6579.88 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 6579.88 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 542  Num Prerouted Wires = 49099
[NR-eGR] Read numTotalNets=48205  numIgnoredNets=542
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47660 
[NR-eGR] Rule id: 1  Nets: 3 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47663 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.351847e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       357( 0.38%)         9( 0.01%)         0( 0.00%)   ( 0.39%) 
[NR-eGR]  Metal3  (3)       312( 0.33%)        18( 0.02%)         2( 0.00%)   ( 0.36%) 
[NR-eGR]  Metal4  (4)       141( 0.15%)         3( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]  Metal5  (5)        24( 0.03%)         2( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal6  (6)        52( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  Metal7  (7)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              894( 0.10%)        32( 0.00%)         2( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.22 sec, Real: 2.47 sec, Curr Mem: 6590.42 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=6740.1)
Total number of fetched objects 56675
End delay calculation. (MEM=8120.02 CPU=0:00:15.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=8120.02 CPU=0:00:19.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:32.6 real=0:00:04.0 totSessionCpu=1:44:29 mem=8120.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:09:31, real = 0:02:29, mem = 3517.0M, totSessionCpu=1:44:30 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.427  |  1.368  |  0.399  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  37866  |  25191  |   396   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     62 (62)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:09:46, real = 0:02:35, mem = 3520.3M, totSessionCpu=1:44:45 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3400.1M, totSessionCpu=1:44:45 **
**INFO: User settings:
setExtractRCMode -engine                  preRoute
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeSetupViews              { AV_max }
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -usefulSkew               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 32 threads.
info: unfix 396 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:04, real = 0:00:01, mem = 3439.7M, totSessionCpu=1:44:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=6710.5M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:44:52 mem=6714.5M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_30689_ws40_u108061151_4FFero/opt_timing_graph_DN90uM/timingGraph.tgz -dir /tmp/innovus_temp_30689_ws40_u108061151_4FFero/opt_timing_graph_DN90uM -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=7650.62)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 56675
End delay calculation. (MEM=8270.25 CPU=0:00:14.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=8270.25 CPU=0:00:18.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:24.4 real=0:00:02.0 totSessionCpu=1:45:35 mem=6683.2M)

Active hold views:
 AV_min
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:46.5 real=0:00:07.0 totSessionCpu=1:45:38 mem=6716.4M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:50.9 real=0:00:08.0 totSessionCpu=1:45:43 mem=6841.8M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_30689_ws40_u108061151_4FFero/opt_timing_graph_DN90uM/timingGraph.tgz -dir /tmp/innovus_temp_30689_ws40_u108061151_4FFero/opt_timing_graph_DN90uM -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:54.6 real=0:00:11.0 totSessionCpu=1:45:47 mem=7757.5M ***

*Info: minBufDelay = 39.9 ps, libStdDelay = 22.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: AV_max
**INFO : Setting latch borrow mode to budget during optimization

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.427  |  1.368  |  0.399  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  37866  |  25191  |   396   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.032  |  0.032  |  0.040  |  1.851  |  1.208  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  37866  |  25191  |   396   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     62 (62)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:32, real = 0:00:21, mem = 3351.8M, totSessionCpu=1:46:17 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:46:16.7/0:47:13.6 (2.3), mem = 6516.0M
*info: Run optDesign holdfix with 32 threads.
Info: 542 nets with fixed/cover wires excluded.
Info: 543 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 1:46:17.5/0:47:14.4 (2.3), mem = 6686.4M

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 6596.01 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 6621.76 MB )
[NR-eGR] Read 103010 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 6621.76 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 103010
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 542  Num Prerouted Wires = 49099
[NR-eGR] Read numTotalNets=48205  numIgnoredNets=542
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47660 
[NR-eGR] Rule id: 1  Nets: 3 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47663 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.351847e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       357( 0.38%)         9( 0.01%)         0( 0.00%)   ( 0.39%) 
[NR-eGR]  Metal3  (3)       312( 0.33%)        18( 0.02%)         2( 0.00%)   ( 0.36%) 
[NR-eGR]  Metal4  (4)       141( 0.15%)         3( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]  Metal5  (5)        24( 0.03%)         2( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal6  (6)        52( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  Metal7  (7)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              894( 0.10%)        32( 0.00%)         2( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.22 sec, Real: 2.48 sec, Curr Mem: 6633.79 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
**INFO : Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:47, real = 0:00:26, mem = 3448.9M, totSessionCpu=1:46:32 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_30689_ws40_u108061151_4FFero/opt_timing_graph_meHqVO/timingGraph.tgz -dir /tmp/innovus_temp_30689_ws40_u108061151_4FFero/opt_timing_graph_meHqVO -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=7561.93)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 56675
End delay calculation. (MEM=8232.8 CPU=0:00:14.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=8232.8 CPU=0:00:18.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:24.4 real=0:00:02.0 totSessionCpu=1:47:09 mem=6724.8M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_30689_ws40_u108061151_4FFero/opt_timing_graph_meHqVO/timingGraph.tgz -dir /tmp/innovus_temp_30689_ws40_u108061151_4FFero/opt_timing_graph_meHqVO -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.426  |  1.368  |  0.399  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  37866  |  25191  |   396   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.032  |  0.032  |  0.040  |  1.851  |  1.208  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  37866  |  25191  |   396   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     62 (62)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:52, real = 0:00:42, mem = 3514.4M, totSessionCpu=1:47:37 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix riscv_top_top_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=6586.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.426  |  1.368  |  0.399  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  37866  |  25191  |   396   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     62 (62)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 27.76 sec
Total Real time: 9.0 sec
Total Memory Usage: 6840.15625 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix riscv_top_top_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=6584.1M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (32 T). (MEM=6723.16)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 56675
End delay calculation. (MEM=8068.92 CPU=0:00:14.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=8068.92 CPU=0:00:18.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:29.3 real=0:00:03.0 totSessionCpu=1:50:56 mem=8068.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_min 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.032  |  0.032  |  0.040  |  1.851  |  1.208  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  37866  |  25191  |   396   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 93.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 36.27 sec
Total Real time: 6.0 sec
Total Memory Usage: 6574.785156 Mbytes
<CMD> saveDesign DBS/05_CTS.enc
#% Begin save design ... (date=01/19 04:47:15, mem=3320.8M)
% Begin Save ccopt configuration ... (date=01/19 04:47:15, mem=3320.8M)
% End Save ccopt configuration ... (date=01/19 04:47:15, total cpu=0:00:00.5, real=0:00:01.0, peak res=3321.7M, current mem=3321.7M)
% Begin Save netlist data ... (date=01/19 04:47:16, mem=3321.9M)
Writing Binary DB to DBS/05_CTS.enc.dat.tmp/vbin/riscv_top_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/19 04:47:16, total cpu=0:00:00.5, real=0:00:00.0, peak res=3324.7M, current mem=3324.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file DBS/05_CTS.enc.dat.tmp/riscv_top_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 04:47:16, mem=3326.9M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 04:47:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=3326.9M, current mem=3326.8M)
Saving preference file DBS/05_CTS.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/05_CTS.enc.dat.tmp/riscv_top_top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Jan 19 04:47:17 2023)
Saving property file DBS/05_CTS.enc.dat.tmp/riscv_top_top.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=6684.5M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=6676.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=6660.5M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file DBS/05_CTS.enc.dat.tmp/riscv_top_top.apa ...
#
Saving rc congestion map DBS/05_CTS.enc.dat.tmp/riscv_top_top.congmap.gz ...
Saving preRoute extracted patterns in file 'DBS/05_CTS.enc.dat.tmp/riscv_top_top.techData.gz' ...
Saving preRoute extraction data in directory 'DBS/05_CTS.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/19 04:47:20, mem=3330.9M)
% End Save power constraints data ... (date=01/19 04:47:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=3330.9M, current mem=3330.9M)
RC
RC
RC
Generated self-contained design 05_CTS.enc.dat.tmp
#% End save design ... (date=01/19 04:47:26, total cpu=0:00:07.9, real=0:00:12.0, peak res=3330.9M, current mem=3329.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3330.42 (MB), peak = 4733.87 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=6594.6M, init mem=6594.6M)
*info: Placed = 54090          (Fixed = 7058)
*info: Unplaced = 0           
Placement Density:93.90%(184414/196404)
Placement Density (including fixed std cells):94.14%(192784/204773)
Finished checkPlace (total: cpu=0:00:02.3, real=0:00:01.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=6594.6M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (542) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=6594.6M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Jan 19 04:47:42 2023
#
#Generating timing data, please wait...
#49396 total nets, 48205 already routed, 48205 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3271.01 (MB), peak = 4733.87 (MB)
#Reporting timing...
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
#Stage 1: cpu time = 00:00:44, elapsed time = 00:00:08, memory = 3821.15 (MB), peak = 4733.87 (MB)
#Library Standard Delay: 22.00ps
#Slack threshold: 44.00ps
#*** Analyzed 866 timing critical paths
#Stage 2: cpu time = 00:00:11, elapsed time = 00:00:03, memory = 3826.79 (MB), peak = 4733.87 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3838.68 (MB), peak = 4733.87 (MB)
#Default setup view is reset to AV_max.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3838.69 (MB), peak = 4733.87 (MB)
#Current view: AV_max 
#Current enabled view: AV_max 
#Generating timing data took: cpu time = 00:01:11, elapsed time = 00:00:14, memory = 3828.89 (MB), peak = 4733.87 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=51142)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Thu Jan 19 04:47:58 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 51140 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3923.62 (MB), peak = 4766.73 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:02, memory = 3933.15 (MB), peak = 4766.73 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#Setup timing driven global route constraints:
#Honor OPT layer assignment for 0 nets.
#Remove OPT layer assignment for 0 nets.
#Honor USER layer assignment for 0 nets.
#Remove USER layer assignment for 0 nets.
#layer Metal1: Metal1_RC = 6.01944e-11
#layer Metal2: Metal2_RC = 3.10703e-11
#layer Metal3: Metal3_RC = 3.12646e-11
#layer Metal4: Metal4_RC = 3.13212e-11
#layer Metal5: Metal5_RC = 3.11463e-11
#layer Metal6: Metal6_RC = 3.11962e-11
#layer Metal7: Metal7_RC = 3.12708e-11
#layer Metal8: Metal8_RC = 1.11592e-11
#layer Metal9: Metal9_RC = 7.66483e-11
#layer Metal10: Metal10_RC = 1.21708e-11
#layer Metal11: Metal11_RC = 1.55399e-11
#Metal stack 1: Metal1 - Metal2
#Metal stack 2: Metal3 - Metal7
#Metal stack 3: Metal8 - Metal11
#Prevention stack gain threshold: Min=0.2 ps, 1-stack=22 ps, 2-stack=44 ps
#0 nets (0 um) assigned to layer Metal8 and 6 nets (415.03 um) assigned to layer Metal3
#0 inserted nodes are removed
#Honor OPT extra spacing for 0 nets.
#Remove OPT extra spacing for 0 nets.
#Honor USER extra spacing for 0 nets.
#Remove USER extra spacing for 0 nets.
#256 critical nets are selected for extra spacing.
#Honor OPT detour control for 0 nets.
#Remove OPT detour control for 0 nets.
#Honor USER detour control for 0 nets.
#Remove USER detour control for 0 nets.
#323 critical nets are selected for detour control.
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Avoid Detour             |       323 |
#| Prefer Extra Space       |       256 |
#| Preferred Layer Effort   |         6 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+-----------+
#|      Layer     | TDGR_PREV |
#+----------------+-----------+
#| Metal3 (z=2)   |         6 |
#+----------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:11, elapsed time = 00:00:06, memory = 3984.68 (MB), peak = 4766.73 (MB)
#Using multithreading with 32 threads.
#
#Finished routing data preparation on Thu Jan 19 04:48:07 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.91 (MB)
#Total memory = 3983.77 (MB)
#Peak memory = 4766.73 (MB)
#
#
#Start global routing on Thu Jan 19 04:48:07 2023
#
#
#Start global routing initialization on Thu Jan 19 04:48:07 2023
#
#Number of eco nets is 488
#
#Start global routing data preparation on Thu Jan 19 04:48:07 2023
#
#Start routing resource analysis on Thu Jan 19 04:48:07 2023
#
#Routing resource analysis is done on Thu Jan 19 04:48:07 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        2750           0       33672    72.03%
#  Metal2         V        2624           0       33672     2.23%
#  Metal3         H        2750           0       33672     0.00%
#  Metal4         V        2624           0       33672     2.23%
#  Metal5         H        2750           0       33672     0.00%
#  Metal6         V        2624           0       33672     2.23%
#  Metal7         H        2670          80       33672     0.67%
#  Metal8         V        2287         337       33672    11.80%
#  Metal9         H        2395         355       33672    11.32%
#  Metal10        V        1049           0       33672     0.00%
#  Metal11        H        1099           0       33672     0.00%
#  --------------------------------------------------------------
#  Total                  25622       2.60%      370392     9.32%
#
#  801 nets (1.57%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jan 19 04:48:07 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3990.64 (MB), peak = 4766.73 (MB)
#
#
#Global routing initialization is done on Thu Jan 19 04:48:07 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3992.65 (MB), peak = 4766.73 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3993.36 (MB), peak = 4766.73 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3994.21 (MB), peak = 4766.73 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3994.33 (MB), peak = 4766.73 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3994.35 (MB), peak = 4766.73 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 5...
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 4008.72 (MB), peak = 4766.73 (MB)
#
#start global routing iteration 6...
#cpu time = 00:00:06, elapsed time = 00:00:05, memory = 4009.50 (MB), peak = 4766.73 (MB)
#
#start global routing iteration 7...
#cpu time = 00:02:47, elapsed time = 00:02:46, memory = 4016.00 (MB), peak = 4766.73 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2937 (skipped).
#Total number of routable nets = 48205.
#Total number of nets in the design = 51142.
#
#48151 routable nets have only global wires.
#54 routable nets have only detail routed wires.
#814 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#54 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#---------------------------------------------------------------
#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
#---------------------------------------------------------------
#      Default                747             67           47337  
#---------------------------------------------------------------
#        Total                747             67           47337  
#---------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------
#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
#---------------------------------------------------------------
#      Default                801             67           47337  
#---------------------------------------------------------------
#        Total                801             67           47337  
#---------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2      612(1.82%)    152(0.45%)     20(0.06%)      2(0.01%)   (2.33%)
#  Metal3     1063(3.16%)    335(0.99%)    126(0.37%)     14(0.04%)   (4.57%)
#  Metal4      432(1.28%)     23(0.07%)      0(0.00%)      0(0.00%)   (1.35%)
#  Metal5       73(0.22%)      1(0.00%)      0(0.00%)      0(0.00%)   (0.22%)
#  Metal6       20(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   2201(0.64%)    511(0.15%)    146(0.04%)     16(0.00%)   (0.83%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.47% H + 0.37% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |           3955.89 |           3957.22 |    34.20    41.04   485.63   478.80 |
[hotspot] |   Metal2(V)    |              6.67 |             44.22 |   198.36   348.83   218.88   369.36 |
[hotspot] |   Metal3(H)    |            147.22 |            362.11 |    61.55   328.31   150.47   465.12 |
[hotspot] |   Metal4(V)    |             68.78 |            137.56 |    61.55   376.19   150.47   465.12 |
[hotspot] |   Metal5(H)    |              6.89 |             10.00 |   129.96   430.92   143.63   451.44 |
[hotspot] |   Metal6(V)    |              0.89 |              2.22 |    88.92   444.60   102.59   458.28 |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)  3955.89 | (Metal1)  3957.22 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |             23.78 |             63.78 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 23.78/63.78 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   109.44   410.39   150.47   465.12 |       23.33   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    61.55   410.39    95.75   465.12 |       20.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   212.03   342.00   232.56   362.51 |        5.33   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   129.96   376.19   143.63   396.72 |        4.67   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   198.36   300.95   218.88   314.63 |        4.22   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 801
#Total wire length = 1509224 um.
#Total half perimeter of net bounding box = 1205763 um.
#Total wire length on LAYER Metal1 = 8822 um.
#Total wire length on LAYER Metal2 = 240070 um.
#Total wire length on LAYER Metal3 = 381045 um.
#Total wire length on LAYER Metal4 = 304147 um.
#Total wire length on LAYER Metal5 = 260687 um.
#Total wire length on LAYER Metal6 = 162574 um.
#Total wire length on LAYER Metal7 = 70996 um.
#Total wire length on LAYER Metal8 = 41200 um.
#Total wire length on LAYER Metal9 = 32000 um.
#Total wire length on LAYER Metal10 = 4893 um.
#Total wire length on LAYER Metal11 = 2790 um.
#Total number of vias = 501329
#Up-Via Summary (total 501329):
#           
#-----------------------
# Metal1         202477
# Metal2         153873
# Metal3          73330
# Metal4          37962
# Metal5          17081
# Metal6           8824
# Metal7           4852
# Metal8           2275
# Metal9            509
# Metal10           146
#-----------------------
#                501329 
#
#Total number of involved regular nets 10040
#Maximum src to sink distance  430.9
#Average of max src_to_sink distance  59.9
#Average of ave src_to_sink distance  40.4
#Total number of involved priority nets 491
#Maximum src to sink distance for priority net 323.7
#Average of max src_to_sink distance for priority net 85.3
#Average of ave src_to_sink distance for priority net 46.8
#Max overcon = 8 tracks.
#Total overcon = 0.85%.
#Worst layer Gcell overcon rate = 4.63%.
#
#Global routing statistics:
#Cpu time = 00:03:33
#Elapsed time = 00:03:27
#Increased memory = 25.62 (MB)
#Total memory = 4009.39 (MB)
#Peak memory = 4766.73 (MB)
#
#Finished global routing on Thu Jan 19 04:51:34 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4004.29 (MB), peak = 4766.73 (MB)
#Start Track Assignment.
#Done with 112351 horizontal wires in 6 hboxes and 111080 vertical wires in 6 hboxes.
#Done with 26852 horizontal wires in 6 hboxes and 25614 vertical wires in 6 hboxes.
#Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1      8802.20 	  0.00%  	  0.00% 	  0.00%
# Metal2    235160.56 	  0.12%  	  0.00% 	  0.00%
# Metal3    341741.27 	  0.28%  	  0.00% 	  0.07%
# Metal4    262129.65 	  0.18%  	  0.00% 	  0.08%
# Metal5    256138.39 	  0.05%  	  0.00% 	  0.00%
# Metal6    161647.29 	  0.03%  	  0.00% 	  0.00%
# Metal7     70477.43 	  0.03%  	  0.00% 	  0.00%
# Metal8     40902.62 	  0.02%  	  0.00% 	  0.00%
# Metal9     31915.35 	  0.00%  	  0.00% 	  0.00%
# Metal10     4900.99 	  0.01%  	  0.00% 	  0.00%
# Metal11     2808.38 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1416624.13  	  0.14% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 801
#Total wire length = 1583623 um.
#Total half perimeter of net bounding box = 1205763 um.
#Total wire length on LAYER Metal1 = 53694 um.
#Total wire length on LAYER Metal2 = 238840 um.
#Total wire length on LAYER Metal3 = 404588 um.
#Total wire length on LAYER Metal4 = 306678 um.
#Total wire length on LAYER Metal5 = 263797 um.
#Total wire length on LAYER Metal6 = 162969 um.
#Total wire length on LAYER Metal7 = 71547 um.
#Total wire length on LAYER Metal8 = 41384 um.
#Total wire length on LAYER Metal9 = 32342 um.
#Total wire length on LAYER Metal10 = 4947 um.
#Total wire length on LAYER Metal11 = 2839 um.
#Total number of vias = 501329
#Up-Via Summary (total 501329):
#           
#-----------------------
# Metal1         202477
# Metal2         153873
# Metal3          73330
# Metal4          37962
# Metal5          17081
# Metal6           8824
# Metal7           4852
# Metal8           2275
# Metal9            509
# Metal10           146
#-----------------------
#                501329 
#
#cpu time = 00:00:26, elapsed time = 00:00:11, memory = 4006.65 (MB), peak = 4766.73 (MB)
#
#number of short segments in preferred routing layers
#	Metal3    Metal4    Metal5    Total 
#	3383      1087      3         4473      
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 4003.96 (MB), peak = 4766.73 (MB)
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.07 (MB)
#Total memory = 4008.18 (MB)
#Peak memory = 4766.73 (MB)
#Using multithreading with 32 threads.
#
#Start Post Track Assignment Wire Spread.
#Done with 39797 horizontal wires in 6 hboxes and 39960 vertical wires in 6 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Init Design Signature = 2133557826
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#8x8 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 49 hboxes with 32 threads on machine with  Xeon 2.10GHz 11264KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 48205 nets were built. 6080 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:40, elapsed time = 00:00:06 .
#   Increased memory =  1043.48 (MB), total memory =  5067.55 (MB), peak memory =  5089.58 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4116.76 (MB), peak = 5089.58 (MB)
#RC Statistics: 311849 Res, 203407 Ground Cap, 14514 XCap (Edge to Edge)
#RC V/H edge ratio: 0.40, Avg V/H Edge Length: 4002.38 (207986), Avg L-Edge Length: 16088.69 (76152)
#Start writing rcdb into /tmp/innovus_temp_30689_ws40_u108061151_4FFero/nr30689_r8k6RS.rcdb.d
#Finish writing rcdb with 410461 nodes, 362256 edges, and 38252 xcaps
#6080 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_30689_ws40_u108061151_4FFero/nr30689_r8k6RS.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 7724.172M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_30689_ws40_u108061151_4FFero/nr30689_r8k6RS.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell riscv_top_top has rcdb /tmp/innovus_temp_30689_ws40_u108061151_4FFero/nr30689_r8k6RS.rcdb.d specified
Cell riscv_top_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.9 real: 0:00:01.0 mem: 7642.172M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#Final Design Signature = 753666154
#
#Complete tQuantus RC extraction.
#Cpu time = 00:01:19
#Elapsed time = 00:00:21
#Increased memory = 35.27 (MB)
#Total memory = 4043.10 (MB)
#Peak memory = 5089.58 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Reporting timing...
#Normalized TNS: -37.85 -> -3.78, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
#Stage 1: cpu time = 00:01:15, elapsed time = 00:00:09, memory = 4268.27 (MB), peak = 5089.58 (MB)
#Library Standard Delay: 22.00ps
#Slack threshold: 0.00ps
#*** Analyzed 1562 timing critical paths
#Stage 2: cpu time = 00:00:11, elapsed time = 00:00:04, memory = 4272.69 (MB), peak = 5089.58 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4272.70 (MB), peak = 5089.58 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 8.862988 (late)
*** writeDesignTiming (0:00:03.7) ***
#Stage 4: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 4274.41 (MB), peak = 5089.58 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 48205
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Avoid Detour             |       323 |
#| Prefer Extra Space       |       256 |
#| Preferred Layer Effort   |         6 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+-----------+
#|      Layer     | TDGR_PREV |
#+----------------+-----------+
#| Metal3 (z=2)   |         6 |
#+----------------+-----------+
#
#----------------------------------------------------
Current (total cpu=2:00:20, real=1:09:52, peak res=5089.6M, current mem=3383.0M)
riscv_top_top
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3397.3M, current mem=3397.3M)
Current (total cpu=2:00:21, real=1:09:53, peak res=5089.6M, current mem=3397.3M)
Current (total cpu=2:00:21, real=1:09:53, peak res=5089.6M, current mem=3397.3M)
Ending "Constraint file reading stats" (total cpu=0:00:00.6, real=0:00:00.0, peak res=3408.1M, current mem=3408.1M)
Current (total cpu=2:00:21, real=1:09:53, peak res=5089.6M, current mem=3408.1M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3408.13 (MB), peak = 5089.58 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 48205
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 4768 horizontal wires in 6 hboxes and 4525 vertical wires in 6 hboxes.
#Done with 739 horizontal wires in 6 hboxes and 905 vertical wires in 6 hboxes.
#Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1      8801.60 	  0.00%  	  0.00% 	  0.00%
# Metal2    235087.41 	  0.06%  	  0.00% 	  0.00%
# Metal3    341682.75 	  0.25%  	  0.00% 	  0.06%
# Metal4    262059.92 	  0.21%  	  0.00% 	  0.09%
# Metal5    256156.08 	  0.04%  	  0.00% 	  0.00%
# Metal6    161637.60 	  0.02%  	  0.00% 	  0.00%
# Metal7     70478.34 	  0.02%  	  0.00% 	  0.00%
# Metal8     40915.16 	  0.02%  	  0.00% 	  0.00%
# Metal9     31916.63 	  0.00%  	  0.00% 	  0.00%
# Metal10     4901.08 	  0.01%  	  0.00% 	  0.00%
# Metal11     2807.88 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1416444.46  	  0.12% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 801
#Total wire length = 1582036 um.
#Total half perimeter of net bounding box = 1205763 um.
#Total wire length on LAYER Metal1 = 57237 um.
#Total wire length on LAYER Metal2 = 239322 um.
#Total wire length on LAYER Metal3 = 401298 um.
#Total wire length on LAYER Metal4 = 305373 um.
#Total wire length on LAYER Metal5 = 263234 um.
#Total wire length on LAYER Metal6 = 162711 um.
#Total wire length on LAYER Metal7 = 71453 um.
#Total wire length on LAYER Metal8 = 41329 um.
#Total wire length on LAYER Metal9 = 32306 um.
#Total wire length on LAYER Metal10 = 4938 um.
#Total wire length on LAYER Metal11 = 2835 um.
#Total number of vias = 501329
#Up-Via Summary (total 501329):
#           
#-----------------------
# Metal1         202477
# Metal2         153873
# Metal3          73330
# Metal4          37962
# Metal5          17081
# Metal6           8824
# Metal7           4852
# Metal8           2275
# Metal9            509
# Metal10           146
#-----------------------
#                501329 
#
#cpu time = 00:00:15, elapsed time = 00:00:07, memory = 3410.78 (MB), peak = 5089.58 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:07:41
#Elapsed time = 00:04:38
#Increased memory = -512.12 (MB)
#Total memory = 3402.53 (MB)
#Peak memory = 5089.58 (MB)
#Using multithreading with 32 threads.
#Start reading timing information from file .timing_file_30689.tif.gz ...
#Read in timing information for 562 ports, 47972 instances from timing file .timing_file_30689.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 92
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	Metal1        2        5       74       81
#	Metal2        0        0       11       11
#	Totals        2        5       85       92
#47459 out of 54090 instances (87.7%) need to be verified(marked ipoed), dirty area = 71.1%.
#   number of violations = 92
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	Metal1        2        5       74       81
#	Metal2        0        0       11       11
#	Totals        2        5       85       92
#cpu time = 00:25:03, elapsed time = 00:00:55, memory = 3471.98 (MB), peak = 5718.09 (MB)
#start 1st optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        2        7        0        9
#	Metal2        1        4        1        6
#	Totals        3       11        1       15
#    number of process antenna violations = 106
#cpu time = 00:00:09, elapsed time = 00:00:01, memory = 3468.58 (MB), peak = 5718.09 (MB)
#start 2nd optimization iteration ...
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        2        6        8
#	Metal2        1        2        3
#	Totals        3        8       11
#    number of process antenna violations = 106
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3459.27 (MB), peak = 5718.09 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 106
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3455.17 (MB), peak = 5718.09 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 801
#Total wire length = 1562069 um.
#Total half perimeter of net bounding box = 1205763 um.
#Total wire length on LAYER Metal1 = 15631 um.
#Total wire length on LAYER Metal2 = 292818 um.
#Total wire length on LAYER Metal3 = 405982 um.
#Total wire length on LAYER Metal4 = 306135 um.
#Total wire length on LAYER Metal5 = 248186 um.
#Total wire length on LAYER Metal6 = 161897 um.
#Total wire length on LAYER Metal7 = 62612 um.
#Total wire length on LAYER Metal8 = 33909 um.
#Total wire length on LAYER Metal9 = 28192 um.
#Total wire length on LAYER Metal10 = 3914 um.
#Total wire length on LAYER Metal11 = 2792 um.
#Total number of vias = 538484
#Up-Via Summary (total 538484):
#           
#-----------------------
# Metal1         207547
# Metal2         182678
# Metal3          82501
# Metal4          35968
# Metal5          16023
# Metal6           7304
# Metal7           4008
# Metal8           1869
# Metal9            446
# Metal10           140
#-----------------------
#                538484 
#
#Total number of DRC violations = 0
#Cpu time = 00:25:28
#Elapsed time = 00:01:00
#Increased memory = 48.19 (MB)
#Total memory = 3450.72 (MB)
#Peak memory = 5718.09 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3453.98 (MB), peak = 5718.09 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 801
#Total wire length = 1562084 um.
#Total half perimeter of net bounding box = 1205763 um.
#Total wire length on LAYER Metal1 = 15631 um.
#Total wire length on LAYER Metal2 = 292807 um.
#Total wire length on LAYER Metal3 = 405968 um.
#Total wire length on LAYER Metal4 = 306131 um.
#Total wire length on LAYER Metal5 = 248171 um.
#Total wire length on LAYER Metal6 = 161913 um.
#Total wire length on LAYER Metal7 = 62628 um.
#Total wire length on LAYER Metal8 = 33915 um.
#Total wire length on LAYER Metal9 = 28214 um.
#Total wire length on LAYER Metal10 = 3914 um.
#Total wire length on LAYER Metal11 = 2792 um.
#Total number of vias = 538652
#Up-Via Summary (total 538652):
#           
#-----------------------
# Metal1         207547
# Metal2         182698
# Metal3          82517
# Metal4          36026
# Metal5          16063
# Metal6           7320
# Metal7           4018
# Metal8           1877
# Metal9            446
# Metal10           140
#-----------------------
#                538652 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 801
#Total wire length = 1562084 um.
#Total half perimeter of net bounding box = 1205763 um.
#Total wire length on LAYER Metal1 = 15631 um.
#Total wire length on LAYER Metal2 = 292807 um.
#Total wire length on LAYER Metal3 = 405968 um.
#Total wire length on LAYER Metal4 = 306131 um.
#Total wire length on LAYER Metal5 = 248171 um.
#Total wire length on LAYER Metal6 = 161913 um.
#Total wire length on LAYER Metal7 = 62628 um.
#Total wire length on LAYER Metal8 = 33915 um.
#Total wire length on LAYER Metal9 = 28214 um.
#Total wire length on LAYER Metal10 = 3914 um.
#Total wire length on LAYER Metal11 = 2792 um.
#Total number of vias = 538652
#Up-Via Summary (total 538652):
#           
#-----------------------
# Metal1         207547
# Metal2         182698
# Metal3          82517
# Metal4          36026
# Metal5          16063
# Metal6           7320
# Metal7           4018
# Metal8           1877
# Metal9            446
# Metal10           140
#-----------------------
#                538652 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:01:53, elapsed time = 00:00:04, memory = 3471.24 (MB), peak = 5718.09 (MB)
#CELL_VIEW riscv_top_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Jan 19 04:53:45 2023
#
#
#Start Post Route Wire Spread.
#Done with 19994 horizontal wires in 12 hboxes and 20224 vertical wires in 12 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 801
#Total wire length = 1577650 um.
#Total half perimeter of net bounding box = 1205763 um.
#Total wire length on LAYER Metal1 = 15704 um.
#Total wire length on LAYER Metal2 = 294883 um.
#Total wire length on LAYER Metal3 = 409262 um.
#Total wire length on LAYER Metal4 = 310035 um.
#Total wire length on LAYER Metal5 = 251530 um.
#Total wire length on LAYER Metal6 = 163382 um.
#Total wire length on LAYER Metal7 = 63235 um.
#Total wire length on LAYER Metal8 = 34369 um.
#Total wire length on LAYER Metal9 = 28449 um.
#Total wire length on LAYER Metal10 = 3980 um.
#Total wire length on LAYER Metal11 = 2820 um.
#Total number of vias = 538652
#Up-Via Summary (total 538652):
#           
#-----------------------
# Metal1         207547
# Metal2         182698
# Metal3          82517
# Metal4          36026
# Metal5          16063
# Metal6           7320
# Metal7           4018
# Metal8           1877
# Metal9            446
# Metal10           140
#-----------------------
#                538652 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:02:09, elapsed time = 00:00:05, memory = 3484.95 (MB), peak = 5718.09 (MB)
#CELL_VIEW riscv_top_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:02:39, elapsed time = 00:00:11, memory = 3473.47 (MB), peak = 5718.09 (MB)
#CELL_VIEW riscv_top_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 801
#Total wire length = 1577650 um.
#Total half perimeter of net bounding box = 1205763 um.
#Total wire length on LAYER Metal1 = 15704 um.
#Total wire length on LAYER Metal2 = 294883 um.
#Total wire length on LAYER Metal3 = 409262 um.
#Total wire length on LAYER Metal4 = 310035 um.
#Total wire length on LAYER Metal5 = 251530 um.
#Total wire length on LAYER Metal6 = 163382 um.
#Total wire length on LAYER Metal7 = 63235 um.
#Total wire length on LAYER Metal8 = 34369 um.
#Total wire length on LAYER Metal9 = 28449 um.
#Total wire length on LAYER Metal10 = 3980 um.
#Total wire length on LAYER Metal11 = 2820 um.
#Total number of vias = 538652
#Up-Via Summary (total 538652):
#           
#-----------------------
# Metal1         207547
# Metal2         182698
# Metal3          82517
# Metal4          36026
# Metal5          16063
# Metal6           7320
# Metal7           4018
# Metal8           1877
# Metal9            446
# Metal10           140
#-----------------------
#                538652 
#
#detailRoute Statistics:
#Cpu time = 00:30:25
#Elapsed time = 00:01:20
#Increased memory = 67.83 (MB)
#Total memory = 3470.36 (MB)
#Peak memory = 5718.09 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:39:27
#Elapsed time = 00:06:15
#Increased memory = -21.85 (MB)
#Total memory = 3340.04 (MB)
#Peak memory = 5718.09 (MB)
#Number of warnings = 1
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 19 04:53:57 2023
#
#Default setup view is reset to AV_max.

detailRoute

#Start detailRoute on Thu Jan 19 04:53:58 2023
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=51142)
#Start reading timing information from file .timing_file_30689.tif.gz ...
#Read in timing information for 562 ports, 47972 instances from timing file .timing_file_30689.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Using multithreading with 32 threads.
#Start routing data preparation on Thu Jan 19 04:54:02 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 51140 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3296.72 (MB), peak = 5718.09 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3301.61 (MB), peak = 5718.09 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3308.31 (MB), peak = 5718.09 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 801
#Total wire length = 1577650 um.
#Total half perimeter of net bounding box = 1205763 um.
#Total wire length on LAYER Metal1 = 15704 um.
#Total wire length on LAYER Metal2 = 294883 um.
#Total wire length on LAYER Metal3 = 409262 um.
#Total wire length on LAYER Metal4 = 310035 um.
#Total wire length on LAYER Metal5 = 251530 um.
#Total wire length on LAYER Metal6 = 163382 um.
#Total wire length on LAYER Metal7 = 63235 um.
#Total wire length on LAYER Metal8 = 34369 um.
#Total wire length on LAYER Metal9 = 28449 um.
#Total wire length on LAYER Metal10 = 3980 um.
#Total wire length on LAYER Metal11 = 2820 um.
#Total number of vias = 538652
#Up-Via Summary (total 538652):
#           
#-----------------------
# Metal1         207547
# Metal2         182698
# Metal3          82517
# Metal4          36026
# Metal5          16063
# Metal6           7320
# Metal7           4018
# Metal8           1877
# Metal9            446
# Metal10           140
#-----------------------
#                538652 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:17
#Elapsed time = 00:00:06
#Increased memory = 14.69 (MB)
#Total memory = 3305.44 (MB)
#Peak memory = 5718.09 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3308.75 (MB), peak = 5718.09 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 801
#Total wire length = 1577650 um.
#Total half perimeter of net bounding box = 1205763 um.
#Total wire length on LAYER Metal1 = 15704 um.
#Total wire length on LAYER Metal2 = 294883 um.
#Total wire length on LAYER Metal3 = 409262 um.
#Total wire length on LAYER Metal4 = 310035 um.
#Total wire length on LAYER Metal5 = 251530 um.
#Total wire length on LAYER Metal6 = 163382 um.
#Total wire length on LAYER Metal7 = 63235 um.
#Total wire length on LAYER Metal8 = 34369 um.
#Total wire length on LAYER Metal9 = 28449 um.
#Total wire length on LAYER Metal10 = 3980 um.
#Total wire length on LAYER Metal11 = 2820 um.
#Total number of vias = 538652
#Up-Via Summary (total 538652):
#           
#-----------------------
# Metal1         207547
# Metal2         182698
# Metal3          82517
# Metal4          36026
# Metal5          16063
# Metal6           7320
# Metal7           4018
# Metal8           1877
# Metal9            446
# Metal10           140
#-----------------------
#                538652 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 801
#Total wire length = 1577650 um.
#Total half perimeter of net bounding box = 1205763 um.
#Total wire length on LAYER Metal1 = 15704 um.
#Total wire length on LAYER Metal2 = 294883 um.
#Total wire length on LAYER Metal3 = 409262 um.
#Total wire length on LAYER Metal4 = 310035 um.
#Total wire length on LAYER Metal5 = 251530 um.
#Total wire length on LAYER Metal6 = 163382 um.
#Total wire length on LAYER Metal7 = 63235 um.
#Total wire length on LAYER Metal8 = 34369 um.
#Total wire length on LAYER Metal9 = 28449 um.
#Total wire length on LAYER Metal10 = 3980 um.
#Total wire length on LAYER Metal11 = 2820 um.
#Total number of vias = 538652
#Up-Via Summary (total 538652):
#           
#-----------------------
# Metal1         207547
# Metal2         182698
# Metal3          82517
# Metal4          36026
# Metal5          16063
# Metal6           7320
# Metal7           4018
# Metal8           1877
# Metal9            446
# Metal10           140
#-----------------------
#                538652 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#detailRoute statistics:
#Cpu time = 00:00:47
#Elapsed time = 00:00:13
#Increased memory = -43.34 (MB)
#Total memory = 3222.57 (MB)
#Peak memory = 5718.09 (MB)
#Number of warnings = 0
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Jan 19 04:54:11 2023
#
#Default setup view is reset to AV_max.
#routeDesign: cpu time = 00:40:17, elapsed time = 00:06:30, memory = 3196.42 (MB), peak = 5718.09 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
WARNING   IMPCTE-290        1164  Could not locate cell %s in any library ...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 1168 warning(s), 0 error(s)

<CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
<CMD> setDelayCalMode -SIAware true
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix riscv_top_top_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
#num needed restored net=0
#need_extraction net=0 (total=51142)
#Start routing data preparation on Thu Jan 19 04:55:15 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 51140 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3290.55 (MB), peak = 5718.09 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3295.54 (MB), peak = 5718.09 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 3299.26 (MB), peak = 5718.09 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 3299.20 (MB), peak = 5718.09 (MB)
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.01 (MB)
#Total memory = 3303.43 (MB)
#Peak memory = 5718.09 (MB)
#Using multithreading with 32 threads.
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Thu Jan 19 04:55:24 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 51140 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3308.95 (MB), peak = 5718.09 (MB)
#Start routing data preparation on Thu Jan 19 04:55:26 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 51140 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3309.01 (MB), peak = 5718.09 (MB)
#Init Design Signature = 13454768
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#8x8 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 49 hboxes with 32 threads on machine with  Xeon 2.51GHz 11264KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 48205 nets were built. 3981 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:01:15, elapsed time = 00:00:13 .
#   Increased memory =  1531.50 (MB), total memory =  4844.82 (MB), peak memory =  5718.09 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3468.79 (MB), peak = 5718.09 (MB)
#RC Statistics: 376778 Res, 218358 Ground Cap, 21304 XCap (Edge to Edge)
#RC V/H edge ratio: 0.42, Avg V/H Edge Length: 3988.72 (225173), Avg L-Edge Length: 9453.65 (132032)
#Start writing rcdb into /tmp/innovus_temp_30689_ws40_u108061151_4FFero/nr30689_nULwvb.rcdb.d
#Finish writing rcdb with 425412 nodes, 377207 edges, and 50254 xcaps
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3458.21 (MB), peak = 5718.09 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_30689_ws40_u108061151_4FFero/nr30689_nULwvb.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 7622.844M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_30689_ws40_u108061151_4FFero/nr30689_nULwvb.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell riscv_top_top has rcdb /tmp/innovus_temp_30689_ws40_u108061151_4FFero/nr30689_nULwvb.rcdb.d specified
Cell riscv_top_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.9 real: 0:00:00.0 mem: 7622.844M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:01:50
#Elapsed time = 00:00:28
#Increased memory = 163.93 (MB)
#Total memory = 3459.46 (MB)
#Peak memory = 5718.09 (MB)
#
#3981 inserted nodes are removed
#Final Design Signature = 13454768
#Start Inst Signature (0)
#Start Net Signature (27737062)
#Calculate SNet Signature in MT (49593163)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.18GHz 11264KB Cache 32CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -4.75 (MB), total memory =  3234.78 (MB), peak memory =  5718.09 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    13.89 (MB), total memory =  3239.52 (MB), peak memory =  5718.09 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  3225.63 (MB), peak memory =  5718.09 (MB)
Starting delay calculation for Setup views
AAE DB initialization (MEM=7310.8 CPU=0:00:00.0 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (32 T). (MEM=7710.91)
AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
AAE_INFO: Cdb files are: 
 	/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/celtic/slow.cdb
	/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/celtic/fast.cdb
 
Reading RCDB with compressed RC data.
AAE_INFO: 32 threads acquired from CTE.
Total number of fetched objects 56675
AAE_INFO-618: Total number of nets in the design is 51142,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=9800.56 CPU=0:00:21.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=9229.77 CPU=0:00:25.2 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 9229.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.7, REAL = 0:00:00.0, MEM = 9229.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (32 T). (MEM=8539.09)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 19. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 56675. 
Total number of fetched objects 56675
AAE_INFO-618: Total number of nets in the design is 51142,  3.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=9908.84 CPU=0:00:04.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=9908.84 CPU=0:00:04.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:01:09 real=0:00:09.0 totSessionCpu=2:35:24 mem=9906.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.097  |  0.349  |  0.253  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  37866  |  25191  |   396   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    243 (934)     |   -0.939   |    243 (934)     |
|   max_fanout   |      0 (0)       |     0      |     62 (62)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.895%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 222.4 sec
Total Real time: 54.0 sec
Total Memory Usage: 8574.324219 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix riscv_top_top_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Inst Signature (0)
#Start Net Signature (27737062)
#Calculate SNet Signature in MT (49593163)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.10GHz 11264KB Cache 32CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =   -40.29 (MB), total memory =  4702.25 (MB), peak memory =  5718.09 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =     0.00 (MB), total memory =  4742.54 (MB), peak memory =  5718.09 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4742.54 (MB), peak memory =  5718.09 (MB)
The design is extracted. Skipping TQuantus.
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (32 T). (MEM=8070.42)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 32 threads acquired from CTE.
Total number of fetched objects 56675
AAE_INFO-618: Total number of nets in the design is 51142,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=9362.43 CPU=0:00:21.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=9362.43 CPU=0:00:24.3 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 9362.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.7, REAL = 0:00:00.0, MEM = 9362.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (32 T). (MEM=8538.75)
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 103. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 56675. 
Total number of fetched objects 56675
AAE_INFO-618: Total number of nets in the design is 51142,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=9900.5 CPU=0:00:02.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=9900.5 CPU=0:00:02.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:59.5 real=0:00:07.0 totSessionCpu=2:36:52 mem=9898.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_min 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.018  |  0.018  |  0.031  |  1.827  |  1.204  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  37866  |  25191  |   396   |  15105  |   264   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 93.895%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 68.16 sec
Total Real time: 11.0 sec
Total Memory Usage: 7915.011719 Mbytes
Reset AAE Options
<CMD> checkFPlan -reportUtil
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 94.144988
Effective Utilizations
Average module density = 0.939.
Density for the design = 0.939.
       = stdcell_area 539223 sites (184414 um^2) / alloc_area 574280 sites (196404 um^2).
Pin Density = 0.3478.
            = total # of pins 208245 / total area 598752.
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 7943.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 16 finished.
 VERIFY DRC ...... Thread : 25 finished.
 VERIFY DRC ...... Thread : 8 finished.
 VERIFY DRC ...... Thread : 31 finished.
 VERIFY DRC ...... Thread : 19 finished.
 VERIFY DRC ...... Thread : 18 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:39.8  ELAPSED TIME: 6.00  MEM: 32.0M) ***

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Jan 19 04:57:20 2023

Design Name: riscv_top_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (524.8000, 522.5000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 32 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Jan 19 04:57:22 2023
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:07.9  MEM: 0.000M)

<CMD> verifyProcessAntenna -report riscv_top_top.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: riscv_top_top.antenna.rpt
LEF Macro File: riscv_top_top.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
20000 nets processed: 0 violations
25000 nets processed: 0 violations
30000 nets processed: 0 violations
35000 nets processed: 0 violations
40000 nets processed: 0 violations
45000 nets processed: 0 violations
50000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:06.4  MEM: 0.000M)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 9 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 169 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 797 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 2449 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 4717 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 6395 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 14537 filler insts added - prefix FILLER (CPU: 0:00:50.6).
For 14537 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setAnalysisMode -analysisType bcwc
<CMD> write_sdf -max_view AV_max -typ_view AV_max -min_view AV_min  \
          -remashold -splitrecrem -recompute_delay_calc ../post_layout/CHIP.sdf
AAE DB initialization (MEM=8122.72 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (32 T). (MEM=8232.97)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
AAE_INFO: Cdb files are: 
 	/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/celtic/slow.cdb
	/usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/celtic/fast.cdb
 
Total number of fetched objects 56675
AAE_INFO-618: Total number of nets in the design is 51142,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 56675
AAE_INFO-618: Total number of nets in the design is 51142,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=10211.3 CPU=0:00:30.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=9658.02 CPU=0:00:36.3 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 9658.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:01.0, REAL = 0:00:00.0, MEM = 9658.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (32 T). (MEM=8296.02)
Total number of fetched objects 56675
AAE_INFO-618: Total number of nets in the design is 51142,  3.0 percent of the nets selected for SI analysis
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 56675. 
Total number of fetched objects 56675
AAE_INFO-618: Total number of nets in the design is 51142,  1.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=9718.7 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=9718.7 CPU=0:00:06.4 REAL=0:00:01.0)
<CMD> saveNetlist ../post_layout/CHIP.v
Writing Netlist "../post_layout/CHIP.v" ...
<CMD> saveNetlist -includePowerGround ../post_layout/CHIP_pg.v
Writing Netlist "../post_layout/CHIP_pg.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> streamOut ../post_layout/CHIP.gds -mapFile /usr/cadtool/GPDK45/gpdk045_v_6_0/soce/streamOut.map -merge { /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/gds/gsclib045.gds } -units 2000 -mode ALL -uniquifyCellNames
Merge file: /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/gds/gsclib045.gds has version number: 5
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 69
**WARN: (IMPOGDS-1178):	The GDSII cell 'M11_M10_VH_NEW' is empty.
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    32                              Via4
    31                            Metal4
    38                            Metal7
    7                             Metal1
    30                              Via3
    11                            Metal3
    35                            Metal6
    33                            Metal5
    9                             Metal2
    42                            Metal9
    10                              Via2
    34                              Via5
    40                            Metal8
    37                              Via6
    39                              Via7
    41                              Via8
    8                               Via1


Stream Out Information Processed for GDS version 5:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          68627

Ports/Pins                           562
    metal layer Metal2               282
    metal layer Metal3               280

Nets                              863342
    metal layer Metal1             14345
    metal layer Metal2            355927
    metal layer Metal3            240819
    metal layer Metal4            125539
    metal layer Metal5             71379
    metal layer Metal6             29820
    metal layer Metal7             13346
    metal layer Metal8              8388
    metal layer Metal9              3779

    Via Instances                 538652

Special Nets                         923
    metal layer Metal1               771
    metal layer Metal6                64
    metal layer Metal7                64
    metal layer Metal8                12
    metal layer Metal9                12

    Via Instances                  56414

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 562
    metal layer Metal2               282
    metal layer Metal3               280


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/gds/gsclib045.gds to register cell name ......
Merging GDS file /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/gds/gsclib045.gds ......
	****** Merge file: /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/gds/gsclib045.gds has version number: 5.
	****** Merge file: /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/gds/gsclib045.gds has units: 2000 per micron.
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-1176):	There are 1 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> setExtractRCMode -engine postRoute
Reading RCDB with compressed RC data.
<CMD> reset_parasitics
<CMD> extractRC
#num needed restored net=0
#need_extraction net=0 (total=51142)
#Start routing data preparation on Thu Jan 19 04:59:18 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 51140 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4257.96 (MB), peak = 5718.09 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 4262.77 (MB), peak = 5718.09 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 4265.66 (MB), peak = 5718.09 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 4265.74 (MB), peak = 5718.09 (MB)
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4269.96 (MB)
#Peak memory = 5718.09 (MB)
#Using multithreading with 32 threads.
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Thu Jan 19 04:59:29 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 51140 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4275.43 (MB), peak = 5718.09 (MB)
#Start routing data preparation on Thu Jan 19 04:59:30 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 51140 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4275.55 (MB), peak = 5718.09 (MB)
#Init Design Signature = 13454768
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#8x8 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 49 hboxes with 32 threads on machine with  Xeon 2.10GHz 11264KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 48205 nets were built. 3981 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:01:16, elapsed time = 00:00:14 .
#   Increased memory =  1444.10 (MB), total memory =  5724.42 (MB), peak memory =  5749.24 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4435.16 (MB), peak = 5749.24 (MB)
#RC Statistics: 376778 Res, 218358 Ground Cap, 21304 XCap (Edge to Edge)
#RC V/H edge ratio: 0.42, Avg V/H Edge Length: 3988.72 (225173), Avg L-Edge Length: 9453.65 (132032)
#Start writing rcdb into /tmp/innovus_temp_30689_ws40_u108061151_4FFero/nr30689_jUTT9X.rcdb.d
#Finish writing rcdb with 425412 nodes, 377207 edges, and 50254 xcaps
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 4425.01 (MB), peak = 5749.24 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_30689_ws40_u108061151_4FFero/nr30689_jUTT9X.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 8699.188M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_30689_ws40_u108061151_4FFero/nr30689_jUTT9X.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell riscv_top_top has rcdb /tmp/innovus_temp_30689_ws40_u108061151_4FFero/nr30689_jUTT9X.rcdb.d specified
Cell riscv_top_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.9 real: 0:00:01.0 mem: 8699.188M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:01:51
#Elapsed time = 00:00:29
#Increased memory = 163.12 (MB)
#Total memory = 4425.89 (MB)
#Peak memory = 5749.24 (MB)
#
#3981 inserted nodes are removed
#Final Design Signature = 13454768
#Start Inst Signature (0)
#Start Net Signature (34413653)
#Calculate SNet Signature in MT (56269754)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.10GHz 11264KB Cache 32CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.64 (MB), total memory =  4194.62 (MB), peak memory =  5749.24 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    38.36 (MB), total memory =  4193.84 (MB), peak memory =  5749.24 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4155.48 (MB), peak memory =  5749.24 (MB)
<CMD> rcOut -rc_corner RC -spef ../post_layout/CHIP_layout.gz
Reading RCDB with compressed RC data.
RC Out has the following PVT Info:
   RC:RC
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:05.0  MEM= 8307.1M)
<CMD> saveDesign DBS/07_Finish.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=01/19 05:00:45, mem=4193.5M)
% Begin Save ccopt configuration ... (date=01/19 05:00:45, mem=4193.5M)
% End Save ccopt configuration ... (date=01/19 05:00:46, total cpu=0:00:00.6, real=0:00:01.0, peak res=4194.5M, current mem=4193.8M)
% Begin Save netlist data ... (date=01/19 05:00:46, mem=4193.8M)
Writing Binary DB to DBS/07_Finish.enc.dat/vbin/riscv_top_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/19 05:00:46, total cpu=0:00:00.5, real=0:00:00.0, peak res=4194.6M, current mem=4194.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file DBS/07_Finish.enc.dat/riscv_top_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 05:00:46, mem=4196.3M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 05:00:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=4196.3M, current mem=4196.3M)
Saving preference file DBS/07_Finish.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving property file DBS/07_Finish.enc.dat/riscv_top_top.prop
Saving PG file DBS/07_Finish.enc.dat/riscv_top_top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Jan 19 05:00:47 2023)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=8380.6M) ***
*** Completed savePGFile (cpu=0:00:00.7 real=0:00:00.0 mem=8380.6M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.7 real=0:00:01.0 mem=8356.6M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 1 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file DBS/07_Finish.enc.dat/riscv_top_top.apa ...
#
Saving preRoute extracted patterns in file 'DBS/07_Finish.enc.dat/riscv_top_top.techData.gz' ...
Saving preRoute extraction data in directory 'DBS/07_Finish.enc.dat/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/19 05:00:50, mem=4200.3M)
% End Save power constraints data ... (date=01/19 05:00:50, total cpu=0:00:00.1, real=0:00:01.0, peak res=4200.3M, current mem=4200.3M)
RC
RC
RC
Generated self-contained design 07_Finish.enc.dat
#% End save design ... (date=01/19 05:00:55, total cpu=0:00:09.3, real=0:00:10.0, peak res=4200.3M, current mem=4197.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox 178.92800 418.22650 202.18400 403.27650
<CMD> zoomBox 187.56250 415.89600 188.16400 414.96350
<CMD> setDrawView ameba
<CMD> fit
<CMD> selectObject Module top
<CMD> setDrawView fplan
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> gui_ungroup_hinst
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> deselectAll
<CMD> selectObject Module top/dcache_U0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> deselectAll
<CMD> selectObject Module top/icache_U0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> deselectAll
<CMD> selectObject Module top/core_U0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> deselectAll
<CMD> selectObject Module top/data_bus
<CMD> deselectAll
<CMD> selectObject Module top/core_U0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> gui_ungroup_hinst
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> deselectAll
<CMD> selectObject Module top/core_U0/pc_stage
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> gui_group_hinst
<CMD> gui_group_hinst
<CMD> gui_group_hinst
<CMD> gui_ungroup_hinst
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> deselectAll
<CMD> panPage -1 0
<CMD> gui_ungroup_hinst
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> selectObject Module top/dcache_U0
<CMD> gui_ungroup_hinst
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> deselectAll
<CMD> gui_group_hinst
<CMD> gui_group_hinst
<CMD> selectObject Module top/core_U0
<CMD> gui_ungroup_hinst
<CMD> deselectAll
<CMD> selectObject Module top/core_U0/issue_solve_stage
<CMD> deselectAll
<CMD> selectObject Module top/core_U0/exe_unit0
<CMD> deselectAll
<CMD> selectObject Module top/core_U0/csr_handler
<CMD> deselectAll
<CMD> selectObject Module top/core_U0/decode_stage
<CMD> deselectAll
<CMD> selectObject Module top/core_U0/mul_unit
<CMD> deselectAll
<CMD> selectObject Module top/core_U0/div_unit
<CMD> deselectAll
<CMD> selectObject Module top/core_U0/pc_stage
<CMD> deselectAll
<CMD> selectObject Module top/core_U0/pc_stage
<CMD> deselectAll
<CMD> selectObject Module top/icache_U0
<CMD> deselectAll
<CMD> selectObject Module top/core_U0/pc_stage
<CMD> gui_group_hinst
<CMD> gui_group_hinst
<CMD> gui_group_hinst
<CMD> gui_group_hinst
<CMD> gui_group_hinst
<CMD> gui_group_hinst
<CMD> gui_group_hinst
<CMD> gui_group_hinst
<CMD> gui_group_hinst
<CMD> deselectAll
<CMD> gui_ungroup_hinst
<CMD> selectObject Module top
<CMD> deselectAll
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> gui_ungroup_hinst
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> selectObject Module top
<CMD> gui_ungroup_hinst
<CMD> deselectAll
<CMD> setDrawView fplan
<CMD> setDrawView ameba

--------------------------------------------------------------------------------
Exiting Innovus on Thu Jan 19 05:09:40 2023
  Total CPU time:     2:45:30
  Total real time:    1:27:06
  Peak memory (main): 5713.10MB


*** Memory Usage v#1 (Current mem = 8276.852M, initial mem = 268.250M) ***
*** Message Summary: 4751 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=2:44:40, real=1:27:05, mem=8276.9M) ---
