{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 16:17:47 2018 " "Info: Processing started: Thu Dec 20 16:17:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bit4_subtracters -c bit4_subtracters " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bit4_subtracters -c bit4_subtracters" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../half_sub/half_sub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../half_sub/half_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_sub-arch " "Info: Found design unit 1: half_sub-arch" {  } { { "../half_sub/half_sub.vhd" "" { Text "F:/study/数字电路/实验/subway/half_sub/half_sub.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 half_sub " "Info: Found entity 1: half_sub" {  } { { "../half_sub/half_sub.vhd" "" { Text "F:/study/数字电路/实验/subway/half_sub/half_sub.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../full_sub/full_sub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../full_sub/full_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-arc " "Info: Found design unit 1: full_sub-arc" {  } { { "../full_sub/full_sub.vhd" "" { Text "F:/study/数字电路/实验/subway/full_sub/full_sub.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Info: Found entity 1: full_sub" {  } { { "../full_sub/full_sub.vhd" "" { Text "F:/study/数字电路/实验/subway/full_sub/full_sub.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit4_subtracters.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bit4_subtracters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4_subtracters-arch1 " "Info: Found design unit 1: bit4_subtracters-arch1" {  } { { "bit4_subtracters.vhd" "" { Text "F:/study/数字电路/实验/subway/bit4_subtracters/bit4_subtracters.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit5_subtracters " "Info: Found entity 1: bit5_subtracters" {  } { { "bit4_subtracters.vhd" "" { Text "F:/study/数字电路/实验/subway/bit4_subtracters/bit4_subtracters.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNCOMPILED_ENTITY" "bit4_subtracters bit4_subtracters.vhd(40) " "Error (10334): VHDL error at bit4_subtracters.vhd(40): entity \"bit4_subtracters\" is used but not declared" {  } { { "bit4_subtracters.vhd" "" { Text "F:/study/数字电路/实验/subway/bit4_subtracters/bit4_subtracters.vhd" 40 0 0 } }  } 0 10334 "VHDL error at %2!s!: entity \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Error: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 20 16:17:48 2018 " "Error: Processing ended: Thu Dec 20 16:17:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
