{
    "cpu": "MIMXRT798S",
    "shadow_reg_base_addr_int": "0x40018000",
    "groups": [
        {
            "group": {
                "name": "Locks",
                "description": "Lock bits allowing to lock access to specified fuses"
            },
            "registers": [
                {
                    "id": "fuse0",
                    "name": "LOCK_CFG0",
                    "description": "LOCK_CFG0",
                    "index_int": "0",
                    "shadow_reg_offset_int": "0",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse0",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 3,
                            "id": "fuse0-bits-0-2",
                            "name": "BOOT_CFG0_LOCK[2:0]",
                            "description": "Boot Configuration Lock",
                            "values": [
                                {
                                    "name": "Unlocked",
                                    "value": 0,
                                    "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                                },
                                {
                                    "name": "WP",
                                    "value": 1,
                                    "description": "WP (Write Protect, the controlled field can not be burned)"
                                },
                                {
                                    "name": "OP",
                                    "value": 2,
                                    "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                                },
                                {
                                    "name": "OP+WP",
                                    "value": 3,
                                    "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                                },
                                {
                                    "name": "RP",
                                    "value": 4,
                                    "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                                },
                                {
                                    "name": "RP+WP",
                                    "value": 5,
                                    "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                                },
                                {
                                    "name": "RP+OP",
                                    "value": 6,
                                    "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                                },
                                {
                                    "name": "All Locks",
                                    "value": 7,
                                    "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                                }
                            ]
                        },
                        {
                            "width": 3
                        },
                        {
                            "width": 3
                        },
                        {
                            "width": 3
                        },
                        {
                            "width": 3,
                            "id": "fuse0-bits-12-14",
                            "name": "LOCK_CFG_LOCK[2:0]",
                            "description": "Lock for Fuse  Lock bits",
                            "values": [
                                {
                                    "name": "Unlocked",
                                    "value": 0,
                                    "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                                },
                                {
                                    "name": "WP",
                                    "value": 1,
                                    "description": "WP (Write Protect, the controlled field can not be burned)"
                                },
                                {
                                    "name": "OP",
                                    "value": 2,
                                    "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                                },
                                {
                                    "name": "OP+WP",
                                    "value": 3,
                                    "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                                },
                                {
                                    "name": "RP",
                                    "value": 4,
                                    "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                                },
                                {
                                    "name": "RP+WP",
                                    "value": 5,
                                    "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                                },
                                {
                                    "name": "RP+OP",
                                    "value": 6,
                                    "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                                },
                                {
                                    "name": "All Locks",
                                    "value": 7,
                                    "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                                }
                            ]
                        },
                        {
                            "width": 1
                        }
                    ]
                },
                {
                    "id": "fuse1",
                    "name": "LOCK_CFG1",
                    "description": "LOCK_CFG1",
                    "index_int": "0x0001",
                    "shadow_reg_offset_int": "0x0004",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse0",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 3
                        },
                        {
                            "width": 3,
                            "id": "fuse1-bits-3-5",
                            "name": "XSPI0_IPED_CFG_LOCK[2:0]",
                            "description": "XSPI0 IPED configuration Lock bits",
                            "values": [
                                {
                                    "name": "Unlocked",
                                    "value": 0,
                                    "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                                },
                                {
                                    "name": "WP",
                                    "value": 1,
                                    "description": "WP (Write Protect, the controlled field can not be burned)"
                                },
                                {
                                    "name": "OP",
                                    "value": 2,
                                    "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                                },
                                {
                                    "name": "OP+WP",
                                    "value": 3,
                                    "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                                },
                                {
                                    "name": "RP",
                                    "value": 4,
                                    "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                                },
                                {
                                    "name": "RP+WP",
                                    "value": 5,
                                    "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                                },
                                {
                                    "name": "RP+OP",
                                    "value": 6,
                                    "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                                },
                                {
                                    "name": "All Locks",
                                    "value": 7,
                                    "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                                }
                            ]
                        },
                        {
                            "width": 3,
                            "id": "fuse1-bits-6-8",
                            "name": "XSPI1_IPED_CFG_LOCK[2:0]",
                            "description": "XSPI1 IPED configuration Lock bits",
                            "values": [
                                {
                                    "name": "Unlocked",
                                    "value": 0,
                                    "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                                },
                                {
                                    "name": "WP",
                                    "value": 1,
                                    "description": "WP (Write Protect, the controlled field can not be burned)"
                                },
                                {
                                    "name": "OP",
                                    "value": 2,
                                    "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                                },
                                {
                                    "name": "OP+WP",
                                    "value": 3,
                                    "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                                },
                                {
                                    "name": "RP",
                                    "value": 4,
                                    "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                                },
                                {
                                    "name": "RP+WP",
                                    "value": 5,
                                    "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                                },
                                {
                                    "name": "RP+OP",
                                    "value": 6,
                                    "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                                },
                                {
                                    "name": "All Locks",
                                    "value": 7,
                                    "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                                }
                            ]
                        },
                        {
                            "width": 3
                        },
                        {
                            "width": 3
                        },
                        {
                            "width": 1
                        }
                    ]
                },
                {
                    "id": "fuse2",
                    "name": "LOCK_CFG2",
                    "description": "LOCK_CFG2",
                    "index_int": "0x0002",
                    "shadow_reg_offset_int": "0x0008",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse0",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 3
                        },
                        {
                            "width": 3,
                            "id": "fuse2-bits-3-5",
                            "name": "ROTKH_LOCK[2:0]",
                            "description": "ROTKH Lock bits",
                            "values": [
                                {
                                    "name": "Unlocked",
                                    "value": 0,
                                    "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                                },
                                {
                                    "name": "WP",
                                    "value": 1,
                                    "description": "WP (Write Protect, the controlled field can not be burned)"
                                },
                                {
                                    "name": "OP",
                                    "value": 2,
                                    "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                                },
                                {
                                    "name": "OP+WP",
                                    "value": 3,
                                    "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                                },
                                {
                                    "name": "RP",
                                    "value": 4,
                                    "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                                },
                                {
                                    "name": "RP+WP",
                                    "value": 5,
                                    "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                                },
                                {
                                    "name": "RP+OP",
                                    "value": 6,
                                    "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                                },
                                {
                                    "name": "All Locks",
                                    "value": 7,
                                    "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                                }
                            ]
                        },
                        {
                            "width": 3
                        },
                        {
                            "width": 3,
                            "id": "fuse2-bits-9-11",
                            "name": "REVOKE_LOCK[2:0]",
                            "description": "Revoke Lock bits",
                            "values": [
                                {
                                    "name": "Unlocked",
                                    "value": 0,
                                    "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                                },
                                {
                                    "name": "WP",
                                    "value": 1,
                                    "description": "WP (Write Protect, the controlled field can not be burned)"
                                },
                                {
                                    "name": "OP",
                                    "value": 2,
                                    "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                                },
                                {
                                    "name": "OP+WP",
                                    "value": 3,
                                    "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                                },
                                {
                                    "name": "RP",
                                    "value": 4,
                                    "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                                },
                                {
                                    "name": "RP+WP",
                                    "value": 5,
                                    "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                                },
                                {
                                    "name": "RP+OP",
                                    "value": 6,
                                    "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                                },
                                {
                                    "name": "All Locks",
                                    "value": 7,
                                    "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                                }
                            ]
                        },
                        {
                            "width": 3,
                            "id": "fuse2-bits-12-14",
                            "name": "CUST_MK_SK_LOCK[2:0]",
                            "description": "CUST_MK_SK Lock bits",
                            "values": [
                                {
                                    "name": "Unlocked",
                                    "value": 0,
                                    "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                                },
                                {
                                    "name": "WP",
                                    "value": 1,
                                    "description": "WP (Write Protect, the controlled field can not be burned)"
                                },
                                {
                                    "name": "OP",
                                    "value": 2,
                                    "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                                },
                                {
                                    "name": "OP+WP",
                                    "value": 3,
                                    "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                                },
                                {
                                    "name": "RP",
                                    "value": 4,
                                    "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                                },
                                {
                                    "name": "RP+WP",
                                    "value": 5,
                                    "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                                },
                                {
                                    "name": "RP+OP",
                                    "value": 6,
                                    "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                                },
                                {
                                    "name": "All Locks",
                                    "value": 7,
                                    "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                                }
                            ]
                        },
                        {
                            "width": 1
                        }
                    ]
                },
                {
                    "id": "fuse3",
                    "name": "LOCK_CFG3",
                    "description": "LOCK_CFG3",
                    "index_int": "0x0003",
                    "shadow_reg_offset_int": "0x000C",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse0",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 3,
                            "id": "fuse3-bits-0-2",
                            "name": "LIFE_CYCLE_LOCK[2:0]",
                            "description": "Life Cycle Lock bits",
                            "values": [
                                {
                                    "name": "Unlocked",
                                    "value": 0,
                                    "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                                },
                                {
                                    "name": "WP",
                                    "value": 1,
                                    "description": "WP (Write Protect, the controlled field can not be burned)"
                                },
                                {
                                    "name": "OP",
                                    "value": 2,
                                    "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                                },
                                {
                                    "name": "OP+WP",
                                    "value": 3,
                                    "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                                },
                                {
                                    "name": "RP",
                                    "value": 4,
                                    "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                                },
                                {
                                    "name": "RP+WP",
                                    "value": 5,
                                    "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                                },
                                {
                                    "name": "RP+OP",
                                    "value": 6,
                                    "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                                },
                                {
                                    "name": "All Locks",
                                    "value": 7,
                                    "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                                }
                            ]
                        },
                        {
                            "width": 3
                        },
                        {
                            "width": 3,
                            "id": "fuse3-bits-6-8",
                            "name": "NS_FW_VER_LOCK[2:0]",
                            "description": "Non-Secure Firmware version Lock Bits",
                            "values": [
                                {
                                    "name": "Unlocked",
                                    "value": 0,
                                    "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                                },
                                {
                                    "name": "WP",
                                    "value": 1,
                                    "description": "WP (Write Protect, the controlled field can not be burned)"
                                },
                                {
                                    "name": "OP",
                                    "value": 2,
                                    "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                                },
                                {
                                    "name": "OP+WP",
                                    "value": 3,
                                    "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                                },
                                {
                                    "name": "RP",
                                    "value": 4,
                                    "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                                },
                                {
                                    "name": "RP+WP",
                                    "value": 5,
                                    "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                                },
                                {
                                    "name": "RP+OP",
                                    "value": 6,
                                    "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                                },
                                {
                                    "name": "All Locks",
                                    "value": 7,
                                    "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                                }
                            ]
                        },
                        {
                            "width": 3,
                            "id": "fuse3-bits-9-11",
                            "name": "SEC_FW_VER_LOCK[2:0]",
                            "description": "Secure Firmware version Lock bits",
                            "values": [
                                {
                                    "name": "Unlocked",
                                    "value": 0,
                                    "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                                },
                                {
                                    "name": "WP",
                                    "value": 1,
                                    "description": "WP (Write Protect, the controlled field can not be burned)"
                                },
                                {
                                    "name": "OP",
                                    "value": 2,
                                    "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                                },
                                {
                                    "name": "OP+WP",
                                    "value": 3,
                                    "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                                },
                                {
                                    "name": "RP",
                                    "value": 4,
                                    "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                                },
                                {
                                    "name": "RP+WP",
                                    "value": 5,
                                    "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                                },
                                {
                                    "name": "RP+OP",
                                    "value": 6,
                                    "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                                },
                                {
                                    "name": "All Locks",
                                    "value": 7,
                                    "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                                }
                            ]
                        },
                        {
                            "width": 3
                        },
                        {
                            "width": 1
                        }
                    ]
                },
                {
                    "id": "fuse5",
                    "name": "LOCK_CFG5",
                    "description": "LOCK_CFG5",
                    "index_int": "0x0005",
                    "shadow_reg_offset_int": "0x0014",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse0",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 3
                        },
                        {
                            "width": 3
                        },
                        {
                            "width": 3,
                            "id": "fuse5-bits-6-8",
                            "name": "BOOT_CFG1_LOCK[2:0]",
                            "description": "BOOT_CFG Lock bits",
                            "values": [
                                {
                                    "name": "Unlocked",
                                    "value": 0,
                                    "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                                },
                                {
                                    "name": "WP",
                                    "value": 1,
                                    "description": "WP (Write Protect, the controlled field can not be burned)"
                                },
                                {
                                    "name": "OP",
                                    "value": 2,
                                    "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                                },
                                {
                                    "name": "OP+WP",
                                    "value": 3,
                                    "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                                },
                                {
                                    "name": "RP",
                                    "value": 4,
                                    "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                                },
                                {
                                    "name": "RP+WP",
                                    "value": 5,
                                    "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                                },
                                {
                                    "name": "RP+OP",
                                    "value": 6,
                                    "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                                },
                                {
                                    "name": "All Locks",
                                    "value": 7,
                                    "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                                }
                            ]
                        },
                        {
                            "width": 3,
                            "id": "fuse5-bits-9-11",
                            "name": "CUST_GP_BANK0_LOCK[2:0]",
                            "description": "Customer BOOTCFG0 Lock bits",
                            "values": [
                                {
                                    "name": "Unlocked",
                                    "value": 0,
                                    "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                                },
                                {
                                    "name": "WP",
                                    "value": 1,
                                    "description": "WP (Write Protect, the controlled field can not be burned)"
                                },
                                {
                                    "name": "OP",
                                    "value": 2,
                                    "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                                },
                                {
                                    "name": "OP+WP",
                                    "value": 3,
                                    "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                                },
                                {
                                    "name": "RP",
                                    "value": 4,
                                    "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                                },
                                {
                                    "name": "RP+WP",
                                    "value": 5,
                                    "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                                },
                                {
                                    "name": "RP+OP",
                                    "value": 6,
                                    "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                                },
                                {
                                    "name": "All Locks",
                                    "value": 7,
                                    "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                                }
                            ]
                        },
                        {
                            "width": 3
                        },
                        {
                            "width": 1
                        }
                    ]
                }
            ]
        },
        {
            "group": {
                "name": "OEM configuration",
                "description": "OEM device and Debug Credential (DC) constraints"
            },
            "registers": [
                {
                    "id": "fuse37",
                    "name": "LIFECYCLE",
                    "description": "Device lifecycle and CC_SOCU debug access restrictions per debug domain.",
                    "index_int": "0x0025",
                    "shadow_reg_offset_int": "0x0094",
                    "default_value_int": "0x00030003",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0001",
                        "read_lock_int": "0x0004",
                        "operation_lock_int": "0x0002"
                    },
                    "bitfields": [
                        {
                            "width": 8,
                            "id": "fuse37-bits-0-7",
                            "name": "LC_STATE_RED",
                            "description": "Redundant Life Cycle state",
                            "values": [
                                {
                                    "name": "DEVELOP",
                                    "value": 3,
                                    "description": "Initial customer development state after leaving NXP manufacturing."
                                },
                                {
                                    "name": "DEVELOP2",
                                    "value": 7,
                                    "description": "Optional customer development state. Used for development of NS world code."
                                },
                                {
                                    "name": "IN_FIELD",
                                    "value": 15,
                                    "description": "In-field application state for end-customer use."
                                },
                                {
                                    "name": "IN_FIELD_LOCKED",
                                    "value": 207,
                                    "description": "Alternative in-field application state that prevents use of field return/failure analysis states. The rest of the behavior of the device is the same as the In-field state."
                                },
                                {
                                    "name": "FIELD_RETURN_OEM",
                                    "value": 31,
                                    "description": "Field return state."
                                },
                                {
                                    "name": "FAILURE_ANALYSIS",
                                    "value": 127,
                                    "description": "NXP field return state (CQC = Customer Quality Complaint)."
                                },
                                {
                                    "name": "BRICKED",
                                    "value": 255,
                                    "description": "Bricked state to prevent device use."
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-8",
                            "name": "CPU0_NIDEN_DIS",
                            "description": "CPU0 Non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-9",
                            "name": "CPU0_DBGEN_DIS",
                            "description": "CPU0 Invasive Debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-10",
                            "name": "CPU0_SPNIDEN_DIS",
                            "description": "CPU0 Secure non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-11",
                            "name": "CPU0_SPIDEN_DIS",
                            "description": "CPU0 Secure invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-12",
                            "name": "CPU1_NIDEN_DIS",
                            "description": "CPU0 Non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-13",
                            "name": "CPU1_DBGEN_DIS",
                            "description": "CPU0 Invasive Debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-14",
                            "name": "CPU1_SPNIDEN_DIS",
                            "description": "CPU0 Secure non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-15",
                            "name": "CPU1_SPIDEN_DIS",
                            "description": "CPU0 Secure invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 8,
                            "id": "fuse37-bits-16-23",
                            "name": "BP_LC_STATE_RED",
                            "description": "Bit-protection: Redundant Life Cycle state",
                            "values": [
                                {
                                    "name": "DEVELOP",
                                    "value": 3,
                                    "description": "Initial customer development state after leaving NXP manufacturing."
                                },
                                {
                                    "name": "DEVELOP2",
                                    "value": 7,
                                    "description": "Optional customer development state. Used for development of NS world code."
                                },
                                {
                                    "name": "IN_FIELD",
                                    "value": 15,
                                    "description": "In-field application state for end-customer use."
                                },
                                {
                                    "name": "IN_FIELD_LOCKED",
                                    "value": 207,
                                    "description": "Alternative in-field application state that prevents use of field return/failure analysis states. The rest of the behavior of the device is the same as the In-field state."
                                },
                                {
                                    "name": "FIELD_RETURN_OEM",
                                    "value": 31,
                                    "description": "Field return state."
                                },
                                {
                                    "name": "FAILURE_ANALYSIS",
                                    "value": 127,
                                    "description": "NXP field return state (CQC = Customer Quality Complaint)."
                                },
                                {
                                    "name": "BRICKED",
                                    "value": 255,
                                    "description": "Bricked state to prevent device use."
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-24",
                            "name": "BP_CPU0_NIDEN_DIS",
                            "description": "Bit-protection: CPU1 Non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-25",
                            "name": "BP_CPU0_DBGEN_DIS",
                            "description": "Bit-protection: CPU1 Invasive Debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-26",
                            "name": "BP_CPU0_SPNIDEN_DIS",
                            "description": "Bit-protection: CPU1 Secure non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-27",
                            "name": "BP_CPU0_SPIDEN_DIS",
                            "description": "Bit-protection: CPU1 Secure invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-28",
                            "name": "BP_CPU1_NIDEN_DIS",
                            "description": "Bit-protection: CPU1 Non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-29",
                            "name": "BP_CPU1_DBGEN_DIS",
                            "description": "Bit-protection: CPU1 Invasive Debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-30",
                            "name": "BP_CPU1_SPNIDEN_DIS",
                            "description": "Bit-protection: CPU1 Secure non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse37-bit-31",
                            "name": "BP_CPU1_SPIDEN_DIS",
                            "description": "Bit-protection: CPU1 Secure invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "fuse132",
                    "name": "IMAGE_KEY_REVOKE[15:0]",
                    "description": "Image Key Revoke",
                    "index_int": "0x0084",
                    "shadow_reg_offset_int": "0x0210",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0200",
                        "read_lock_int": "0x0800",
                        "operation_lock_int": "0x0400"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse132-bits-0-15",
                            "name": "IMAGE_KEY_REVOKE[15:0]",
                            "description": "IMAGE_KEY_REVOKE[15:0] field"
                        }
                    ]
                },
                {
                    "id": "fuse133",
                    "name": "DCFG_CC_VU[15:0]",
                    "description": "Device Configuration for Credential Constraints Vendor-Usage",
                    "index_int": "0x0085",
                    "shadow_reg_offset_int": "0x0214",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0200",
                        "read_lock_int": "0x0800",
                        "operation_lock_int": "0x0400"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse133-bits-0-15",
                            "name": "DCFG_CC_VU[15:0]",
                            "description": "DCFG_CC_VU[15:0] field"
                        }
                    ]
                },
                {
                    "id": "fuse134",
                    "name": "ROTK_REVOKE",
                    "description": "ROTK_USAGE",
                    "index_int": "0x0086",
                    "shadow_reg_offset_int": "0x0218",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0200",
                        "read_lock_int": "0x0800",
                        "operation_lock_int": "0x0400"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 1,
                            "id": "fuse134-bit-0",
                            "name": "ROTK0_EX_IMG_AUTH",
                            "description": "When set exclude RoTK0 from being used as root of trust key for boot image authentication.",
                            "values": [
                                {
                                    "name": "Include",
                                    "value": 0,
                                    "description": "Include RoTK0 from being used as root of trust key for boot image authentication"
                                },
                                {
                                    "name": "Exclude",
                                    "value": 1,
                                    "description": "Exclude RoTK0 from being used as root of trust key for boot image authentication."
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse134-bit-1",
                            "name": "ROTK0_EX_SB3_AUTH",
                            "description": "When set exclude RoTK0 from being used as root of trust key for FW update image (SB3) authentication.",
                            "values": [
                                {
                                    "name": "Include",
                                    "value": 0,
                                    "description": "Include RoTK0 from being used as root of trust key for FW update image (SB3) authentication."
                                },
                                {
                                    "name": "Exclude",
                                    "value": 1,
                                    "description": "Exclude RoTK0 from being used as root of trust key for FW update image (SB3) authentication."
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse134-bit-2",
                            "name": "ROTK0_EX_DBG_AUTH",
                            "description": "When set exclude RoTK0 from being used as root of trust key for debug authentication.",
                            "values": [
                                {
                                    "name": "Include",
                                    "value": 0,
                                    "description": "Include RoTK0 from being used as root of trust key for debug authentication."
                                },
                                {
                                    "name": "Exclude",
                                    "value": 1,
                                    "description": "Exclude RoTK0 from being used as root of trust key for debug authentication."
                                }
                            ]
                        },
                        {
                            "width": 1
                        },
                        {
                            "width": 1,
                            "id": "fuse134-bit-4",
                            "name": "ROTK1_EX_IMG_AUTH",
                            "description": "When set exclude RoTK1 from being used as root of trust key for boot image authentication.",
                            "values": [
                                {
                                    "name": "Include",
                                    "value": 0,
                                    "description": "Include RoTK1 from being used as root of trust key for boot image authentication"
                                },
                                {
                                    "name": "Exclude",
                                    "value": 1,
                                    "description": "Exclude RoTK1 from being used as root of trust key for boot image authentication."
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse134-bit-5",
                            "name": "ROTK1_EX_SB3_AUTH",
                            "description": "When set exclude RoTK1 from being used as root of trust key for FW update image (SB3) authentication.",
                            "values": [
                                {
                                    "name": "Include",
                                    "value": 0,
                                    "description": "Include RoTK1 from being used as root of trust key for FW update image (SB3) authentication."
                                },
                                {
                                    "name": "Exclude",
                                    "value": 1,
                                    "description": "Exclude RoTK1 from being used as root of trust key for FW update image (SB3) authentication."
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse134-bit-6",
                            "name": "ROTK1_EX_DBG_AUTH",
                            "description": "When set exclude RoTK1 from being used as root of trust key for debug authentication.",
                            "values": [
                                {
                                    "name": "Include",
                                    "value": 0,
                                    "description": "Include RoTK1 from being used as root of trust key for debug authentication."
                                },
                                {
                                    "name": "Exclude",
                                    "value": 1,
                                    "description": "Exclude RoTK1 from being used as root of trust key for debug authentication."
                                }
                            ]
                        },
                        {
                            "width": 1
                        },
                        {
                            "width": 1,
                            "id": "fuse134-bit-8",
                            "name": "ROTK2_EX_IMG_AUTH",
                            "description": "When set exclude RoTK2 from being used as root of trust key for boot image authentication.",
                            "values": [
                                {
                                    "name": "Include",
                                    "value": 0,
                                    "description": "Include RoTK2 from being used as root of trust key for boot image authentication"
                                },
                                {
                                    "name": "Exclude",
                                    "value": 1,
                                    "description": "Exclude RoTK2 from being used as root of trust key for boot image authentication."
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse134-bit-9",
                            "name": "ROTK2_EX_SB3_AUTH",
                            "description": "When set exclude RoTK2 from being used as root of trust key for FW update image (SB3) authentication.",
                            "values": [
                                {
                                    "name": "Include",
                                    "value": 0,
                                    "description": "Include RoTK2 from being used as root of trust key for FW update image (SB3) authentication."
                                },
                                {
                                    "name": "Exclude",
                                    "value": 1,
                                    "description": "Exclude RoTK2 from being used as root of trust key for FW update image (SB3) authentication."
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse134-bit-10",
                            "name": "ROTK2_EX_DBG_AUTH",
                            "description": "When set exclude RoTK2 from being used as root of trust key for debug authentication.",
                            "values": [
                                {
                                    "name": "Include",
                                    "value": 0,
                                    "description": "Include RoTK2 from being used as root of trust key for debug authentication."
                                },
                                {
                                    "name": "Exclude",
                                    "value": 1,
                                    "description": "Exclude RoTK2 from being used as root of trust key for debug authentication."
                                }
                            ]
                        },
                        {
                            "width": 1
                        },
                        {
                            "width": 1,
                            "id": "fuse134-bit-12",
                            "name": "ROTK3_EX_IMG_AUTH",
                            "description": "When set exclude RoTK3 from being used as root of trust key for boot image authentication.",
                            "values": [
                                {
                                    "name": "Include",
                                    "value": 0,
                                    "description": "Include RoTK3 from being used as root of trust key for boot image authentication"
                                },
                                {
                                    "name": "Exclude",
                                    "value": 1,
                                    "description": "Exclude RoTK3 from being used as root of trust key for boot image authentication."
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse134-bit-13",
                            "name": "ROTK3_EX_SB3_AUTH",
                            "description": "When set exclude RoTK3 from being used as root of trust key for FW update image (SB3) authentication.",
                            "values": [
                                {
                                    "name": "Include",
                                    "value": 0,
                                    "description": "Include RoTK3 from being used as root of trust key for FW update image (SB3) authentication."
                                },
                                {
                                    "name": "Exclude",
                                    "value": 1,
                                    "description": "Exclude RoTK3 from being used as root of trust key for FW update image (SB3) authentication."
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse134-bit-14",
                            "name": "ROTK3_EX_DBG_AUTH",
                            "description": "When set exclude RoTK3 from being used as root of trust key for debug authentication.",
                            "values": [
                                {
                                    "name": "Include",
                                    "value": 0,
                                    "description": "Include RoTK3 from being used as root of trust key for debug authentication."
                                },
                                {
                                    "name": "Exclude",
                                    "value": 1,
                                    "description": "Exclude RoTK3 from being used as root of trust key for debug authentication."
                                }
                            ]
                        },
                        {
                            "width": 1
                        }
                    ]
                },
                {
                    "id": "fuse143",
                    "name": "LIFECYCLE_DP",
                    "description": "Device lifecycle and CC_SOCU debug access restrictions per debug domain.",
                    "index_int": "0x008F",
                    "shadow_reg_offset_int": "0x023C",
                    "default_value_int": "0x00030003",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0001",
                        "read_lock_int": "0x0004",
                        "operation_lock_int": "0x0002"
                    },
                    "bitfields": [
                        {
                            "width": 8,
                            "id": "fuse143-bits-0-7",
                            "name": "LC_STATE",
                            "description": "Life Cycle state",
                            "values": [
                                {
                                    "name": "DEVELOP",
                                    "value": 3,
                                    "description": "Initial customer development state after leaving NXP manufacturing."
                                },
                                {
                                    "name": "DEVELOP2",
                                    "value": 7,
                                    "description": "Optional customer development state. Used for development of NS world code."
                                },
                                {
                                    "name": "IN_FIELD",
                                    "value": 15,
                                    "description": "In-field application state for end-customer use."
                                },
                                {
                                    "name": "IN_FIELD_LOCKED",
                                    "value": 207,
                                    "description": "Alternative in-field application state that prevents use of field return/failure analysis states. The rest of the behavior of the device is the same as the In-field state."
                                },
                                {
                                    "name": "FIELD_RETURN_OEM",
                                    "value": 31,
                                    "description": "Field return state."
                                },
                                {
                                    "name": "FAILURE_ANALYSIS",
                                    "value": 127,
                                    "description": "NXP field return state (CQC = Customer Quality Complaint)."
                                },
                                {
                                    "name": "BRICKED",
                                    "value": 255,
                                    "description": "Bricked state to prevent device use."
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-8",
                            "name": "HIFI4_NIDEN_DIS",
                            "description": "HiFi4 Non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-9",
                            "name": "HIFI4_DBGEN_DIS",
                            "description": "HiFi4 Debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-10",
                            "name": "HIFI1_NIDEN_DIS",
                            "description": "HiFi1 Non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-11",
                            "name": "HIFI1_DBGEN_DIS",
                            "description": "HiFi1 Debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-12",
                            "name": "AHBAP_DBGEN_DIS",
                            "description": "AHBAP Debug  Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-13",
                            "name": "AHBAP_SPIDEN_DIS",
                            "description": "AHBAP Secure non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-14",
                            "name": "EZHV_DBGEN_DIS",
                            "description": "EZHV Debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-15",
                            "name": "SOC_CORESIGHT_DIS",
                            "description": "CoreSight Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 8,
                            "id": "fuse143-bits-16-23",
                            "name": "BP_LC_STATE",
                            "description": "Bit-protection: Life Cycle state",
                            "values": [
                                {
                                    "name": "DEVELOP",
                                    "value": 3,
                                    "description": "Initial customer development state after leaving NXP manufacturing."
                                },
                                {
                                    "name": "DEVELOP2",
                                    "value": 7,
                                    "description": "Optional customer development state. Used for development of NS world code."
                                },
                                {
                                    "name": "IN_FIELD",
                                    "value": 15,
                                    "description": "In-field application state for end-customer use."
                                },
                                {
                                    "name": "IN_FIELD_LOCKED",
                                    "value": 207,
                                    "description": "Alternative in-field application state that prevents use of field return/failure analysis states. The rest of the behavior of the device is the same as the In-field state."
                                },
                                {
                                    "name": "FIELD_RETURN_OEM",
                                    "value": 31,
                                    "description": "Field return state."
                                },
                                {
                                    "name": "FAILURE_ANALYSIS",
                                    "value": 127,
                                    "description": "NXP field return state (CQC = Customer Quality Complaint)."
                                },
                                {
                                    "name": "BRICKED",
                                    "value": 255,
                                    "description": "Bricked state to prevent device use."
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-24",
                            "name": "BP_HIFI4_NIDEN_DIS",
                            "description": "Bit-protection: HiFi4 Non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-25",
                            "name": "BP_HIFI4_DBGEN_DIS",
                            "description": "Bit-protection: HiFi4 Debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-26",
                            "name": "BP_HIFI1_NIDEN_DIS",
                            "description": "Bit-protection: HiFi1 Non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-27",
                            "name": "BP_HIFI1_DBGEN_DIS",
                            "description": "Bit-protection: HiFi1 Debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-28",
                            "name": "BP_AHBAP_DBGEN_DIS",
                            "description": "Bit-protection: AHBAP Debug  Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-29",
                            "name": "BP_AHBAP_SPIDEN_DIS",
                            "description": "Bit-protection: AHBAP Secure non-invasive debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-30",
                            "name": "BP_EZHV_DBGEN_DIS",
                            "description": "Bit-protection: EZHV Debug Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse143-bit-31",
                            "name": "BP_SOC_CORESIGHT_DIS",
                            "description": "Bit-protection: CoreSight Disable",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        }
                    ]
                }
            ]
        },
        {
            "group": {
                "name": "RKTH",
                "description": "OEM Root Key Table Hash"
            },
            "registers": [
                {
                    "id": "fuse88",
                    "name": "RKTH0",
                    "description": "Root of Trust Keys Table hash",
                    "index_int": "0x0058",
                    "shadow_reg_offset_int": "0x0160",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse88-bits-0-31",
                            "name": "ROTKH[31:0]",
                            "description": "ROTKH[31:0] field"
                        }
                    ]
                },
                {
                    "id": "fuse89",
                    "name": "RKTH1",
                    "description": "Root of Trust Keys Table hash",
                    "index_int": "0x0059",
                    "shadow_reg_offset_int": "0x0164",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse89-bits-0-31",
                            "name": "ROTKH[63:32]",
                            "description": "ROTKH[63:32] field"
                        }
                    ]
                },
                {
                    "id": "fuse90",
                    "name": "RKTH2",
                    "description": "Root of Trust Keys Table hash",
                    "index_int": "0x005A",
                    "shadow_reg_offset_int": "0x0168",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse90-bits-0-31",
                            "name": "ROTKH[95:64]",
                            "description": "ROTKH[95:64] field"
                        }
                    ]
                },
                {
                    "id": "fuse91",
                    "name": "RKTH3",
                    "description": "Root of Trust Keys Table hash",
                    "index_int": "0x005B",
                    "shadow_reg_offset_int": "0x016C",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse91-bits-0-31",
                            "name": "ROTKH[127:96]",
                            "description": "ROTKH[127:96] field"
                        }
                    ]
                },
                {
                    "id": "fuse92",
                    "name": "RKTH4",
                    "description": "Root of Trust Keys Table hash",
                    "index_int": "0x005C",
                    "shadow_reg_offset_int": "0x0170",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse92-bits-0-31",
                            "name": "ROTKH[159:128]",
                            "description": "ROTKH[159:128] field"
                        }
                    ]
                },
                {
                    "id": "fuse93",
                    "name": "RKTH5",
                    "description": "Root of Trust Keys Table hash",
                    "index_int": "0x005D",
                    "shadow_reg_offset_int": "0x0174",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse93-bits-0-31",
                            "name": "ROTKH[191:160]",
                            "description": "ROTKH[191:160] field"
                        }
                    ]
                },
                {
                    "id": "fuse94",
                    "name": "RKTH6",
                    "description": "Root of Trust Keys Table hash",
                    "index_int": "0x005E",
                    "shadow_reg_offset_int": "0x0178",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse94-bits-0-31",
                            "name": "ROTKH[223:192]",
                            "description": "ROTKH[223:192] field"
                        }
                    ]
                },
                {
                    "id": "fuse95",
                    "name": "RKTH7",
                    "description": "Root of Trust Keys Table hash",
                    "index_int": "0x005F",
                    "shadow_reg_offset_int": "0x017C",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse95-bits-0-31",
                            "name": "ROTKH[255:224]",
                            "description": "ROTKH[255:224] field"
                        }
                    ]
                },
                {
                    "id": "fuse96",
                    "name": "RKTH8",
                    "description": "Root of Trust Keys Table hash",
                    "index_int": "0x0060",
                    "shadow_reg_offset_int": "0x0180",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse96-bits-0-31",
                            "name": "ROTKH[287:256]",
                            "description": "ROTKH[287:256] field"
                        }
                    ]
                },
                {
                    "id": "fuse97",
                    "name": "RKTH9",
                    "description": "Root of Trust Keys Table hash",
                    "index_int": "0x0061",
                    "shadow_reg_offset_int": "0x0184",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse97-bits-0-31",
                            "name": "ROTKH[319:288]",
                            "description": "ROTKH[319:288] field"
                        }
                    ]
                },
                {
                    "id": "fuse98",
                    "name": "RKTH10",
                    "description": "Root of Trust Keys Table hash",
                    "index_int": "0x0062",
                    "shadow_reg_offset_int": "0x0188",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse98-bits-0-31",
                            "name": "ROTKH[351:320]",
                            "description": "ROTKH[351:320] field"
                        }
                    ]
                },
                {
                    "id": "fuse99",
                    "name": "RKTH11",
                    "description": "Root of Trust Keys Table hash",
                    "index_int": "0x0063",
                    "shadow_reg_offset_int": "0x018C",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse99-bits-0-31",
                            "name": "ROTKH[383:352]",
                            "description": "ROTKH[383:352] field"
                        }
                    ]
                }
            ]
        },
        {
            "group": {
                "name": "CUST_MK_SK",
                "description": "Customer Master Key Symmetric Key"
            },
            "registers": [
                {
                    "id": "fuse100",
                    "name": "CUST_MK_SK0",
                    "description": "Customer MK_SK",
                    "index_int": "0x0064",
                    "shadow_reg_offset_int": "0x0190",
                    "access": "RO",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse100-bits-0-31",
                            "name": "CUST_MK_SK_BLOB[31:0]",
                            "description": "CUST_MK_SK_BLOB[31:0] field"
                        }
                    ]
                },
                {
                    "id": "fuse101",
                    "name": "CUST_MK_SK1",
                    "description": "Customer MK_SK",
                    "index_int": "0x0065",
                    "shadow_reg_offset_int": "0x0194",
                    "access": "RO",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse101-bits-0-31",
                            "name": "CUST_MK_SK_BLOB[63:32]",
                            "description": "CUST_MK_SK_BLOB[63:32] field"
                        }
                    ]
                },
                {
                    "id": "fuse102",
                    "name": "CUST_MK_SK2",
                    "description": "Customer MK_SK",
                    "index_int": "0x0066",
                    "shadow_reg_offset_int": "0x0198",
                    "access": "RO",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse102-bits-0-31",
                            "name": "CUST_MK_SK_BLOB[95:64]",
                            "description": "CUST_MK_SK_BLOB[95:64] field"
                        }
                    ]
                },
                {
                    "id": "fuse103",
                    "name": "CUST_MK_SK3",
                    "description": "Customer MK_SK",
                    "index_int": "0x0067",
                    "shadow_reg_offset_int": "0x019C",
                    "access": "RO",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse103-bits-0-31",
                            "name": "CUST_MK_SK_BLOB[127:96]",
                            "description": "CUST_MK_SK_BLOB[127:96] field"
                        }
                    ]
                },
                {
                    "id": "fuse104",
                    "name": "CUST_MK_SK4",
                    "description": "Customer MK_SK",
                    "index_int": "0x0068",
                    "shadow_reg_offset_int": "0x01A0",
                    "access": "RO",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse104-bits-0-31",
                            "name": "CUST_MK_SK_BLOB[159:128]",
                            "description": "CUST_MK_SK_BLOB[159:128] field"
                        }
                    ]
                },
                {
                    "id": "fuse105",
                    "name": "CUST_MK_SK5",
                    "description": "Customer MK_SK",
                    "index_int": "0x0069",
                    "shadow_reg_offset_int": "0x01A4",
                    "access": "RO",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse105-bits-0-31",
                            "name": "CUST_MK_SK_BLOB[191:160]",
                            "description": "CUST_MK_SK_BLOB[191:160] field"
                        }
                    ]
                },
                {
                    "id": "fuse106",
                    "name": "CUST_MK_SK6",
                    "description": "Customer MK_SK",
                    "index_int": "0x006A",
                    "shadow_reg_offset_int": "0x01A8",
                    "access": "RO",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse106-bits-0-31",
                            "name": "CUST_MK_SK_BLOB[223:192]",
                            "description": "CUST_MK_SK_BLOB[223:192] field"
                        }
                    ]
                },
                {
                    "id": "fuse107",
                    "name": "CUST_MK_SK7",
                    "description": "Customer MK_SK",
                    "index_int": "0x006B",
                    "shadow_reg_offset_int": "0x01AC",
                    "access": "RO",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse107-bits-0-31",
                            "name": "CUST_MK_SK_BLOB[255:224]",
                            "description": "CUST_MK_SK_BLOB[255:224] field"
                        }
                    ]
                },
                {
                    "id": "fuse108",
                    "name": "CUST_MK_SK8",
                    "description": "Customer MK_SK",
                    "index_int": "0x006C",
                    "shadow_reg_offset_int": "0x01B0",
                    "access": "RO",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse108-bits-0-31",
                            "name": "CUST_MK_SK_BLOB[287:256]",
                            "description": "CUST_MK_SK_BLOB[287:256] field"
                        }
                    ]
                },
                {
                    "id": "fuse109",
                    "name": "CUST_MK_SK9",
                    "description": "Customer MK_SK",
                    "index_int": "0x006D",
                    "shadow_reg_offset_int": "0x01B4",
                    "access": "RO",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse109-bits-0-31",
                            "name": "CUST_MK_SK_BLOB[319:288]",
                            "description": "CUST_MK_SK_BLOB[319:288] field"
                        }
                    ]
                },
                {
                    "id": "fuse110",
                    "name": "CUST_MK_SK10",
                    "description": "Customer MK_SK",
                    "index_int": "0x006E",
                    "shadow_reg_offset_int": "0x01B8",
                    "access": "RO",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse110-bits-0-31",
                            "name": "CUST_MK_SK_BLOB[351:320]",
                            "description": "CUST_MK_SK_BLOB[351:320] field"
                        }
                    ]
                },
                {
                    "id": "fuse111",
                    "name": "CUST_MK_SK11",
                    "description": "Customer MK_SK",
                    "index_int": "0x006F",
                    "shadow_reg_offset_int": "0x01BC",
                    "access": "RO",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse2",
                        "write_lock_int": "0x1000",
                        "read_lock_int": "0x4000",
                        "operation_lock_int": "0x2000"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse111-bits-0-31",
                            "name": "CUST_MK_SK_BLOB[383:352]",
                            "description": "CUST_MK_SK_BLOB[383:352] field"
                        }
                    ]
                }
            ]
        },
        {
            "group": {
                "name": "NS_FW_VER",
                "description": "Non-Secure Firmware Version"
            },
            "registers": [
                {
                    "id": "fuse112",
                    "name": "NS_FW_VER[15:0]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x0070",
                    "shadow_reg_offset_int": "0x01C0",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse112-bits-0-15",
                            "name": "NS_FW_VER[15:0]",
                            "description": "NS_FW_VER[15:0] field"
                        }
                    ]
                },
                {
                    "id": "fuse113",
                    "name": "NS_FW_VER[31:16]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x0071",
                    "shadow_reg_offset_int": "0x01C4",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse113-bits-0-15",
                            "name": "NS_FW_VER[31:16]",
                            "description": "NS_FW_VER[31:16] field"
                        }
                    ]
                },
                {
                    "id": "fuse114",
                    "name": "NS_FW_VER[47:32]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x0072",
                    "shadow_reg_offset_int": "0x01C8",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse114-bits-0-15",
                            "name": "NS_FW_VER[47:32]",
                            "description": "NS_FW_VER[47:32] field"
                        }
                    ]
                },
                {
                    "id": "fuse115",
                    "name": "NS_FW_VER[63:48]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x0073",
                    "shadow_reg_offset_int": "0x01CC",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse115-bits-0-15",
                            "name": "NS_FW_VER[63:48]",
                            "description": "NS_FW_VER[63:48] field"
                        }
                    ]
                },
                {
                    "id": "fuse116",
                    "name": "NS_FW_VER[79:64]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x0074",
                    "shadow_reg_offset_int": "0x01D0",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse116-bits-0-15",
                            "name": "NS_FW_VER[79:64]",
                            "description": "NS_FW_VER[79:64] field"
                        }
                    ]
                },
                {
                    "id": "fuse117",
                    "name": "NS_FW_VER[95:80]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x0075",
                    "shadow_reg_offset_int": "0x01D4",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse117-bits-0-15",
                            "name": "NS_FW_VER[95:80]",
                            "description": "NS_FW_VER[95:80] field"
                        }
                    ]
                },
                {
                    "id": "fuse118",
                    "name": "NS_FW_VER[111:96]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x0076",
                    "shadow_reg_offset_int": "0x01D8",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse118-bits-0-15",
                            "name": "NS_FW_VER[111:96]",
                            "description": "NS_FW_VER[111:96] field"
                        }
                    ]
                },
                {
                    "id": "fuse119",
                    "name": "NS_FW_VER[127:112]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x0077",
                    "shadow_reg_offset_int": "0x01DC",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse119-bits-0-15",
                            "name": "NS_FW_VER[127:112]",
                            "description": "NS_FW_VER[127:112] field"
                        }
                    ]
                },
                {
                    "id": "fuse120",
                    "name": "NS_FW_VER[143:128]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x0078",
                    "shadow_reg_offset_int": "0x01E0",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse120-bits-0-15",
                            "name": "NS_FW_VER[143:128]",
                            "description": "NS_FW_VER[143:128] field"
                        }
                    ]
                },
                {
                    "id": "fuse121",
                    "name": "NS_FW_VER[159:144]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x0079",
                    "shadow_reg_offset_int": "0x01E4",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse121-bits-0-15",
                            "name": "NS_FW_VER[159:144]",
                            "description": "NS_FW_VER[159:144] field"
                        }
                    ]
                },
                {
                    "id": "fuse122",
                    "name": "NS_FW_VER[175:160]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x007A",
                    "shadow_reg_offset_int": "0x01E8",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse122-bits-0-15",
                            "name": "NS_FW_VER[175:160]",
                            "description": "NS_FW_VER[175:160] field"
                        }
                    ]
                },
                {
                    "id": "fuse123",
                    "name": "NS_FW_VER[191:176]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x007B",
                    "shadow_reg_offset_int": "0x01EC",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse123-bits-0-15",
                            "name": "NS_FW_VER[191:176]",
                            "description": "NS_FW_VER[191:176] field"
                        }
                    ]
                },
                {
                    "id": "fuse124",
                    "name": "NS_FW_VER[207:192]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x007C",
                    "shadow_reg_offset_int": "0x01F0",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse124-bits-0-15",
                            "name": "NS_FW_VER[207:192]",
                            "description": "NS_FW_VER[207:192] field"
                        }
                    ]
                },
                {
                    "id": "fuse125",
                    "name": "NS_FW_VER[223:208]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x007D",
                    "shadow_reg_offset_int": "0x01F4",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse125-bits-0-15",
                            "name": "NS_FW_VER[223:208]",
                            "description": "NS_FW_VER[223:208] field"
                        }
                    ]
                },
                {
                    "id": "fuse126",
                    "name": "NS_FW_VER[239:224]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x007E",
                    "shadow_reg_offset_int": "0x01F8",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse126-bits-0-15",
                            "name": "NS_FW_VER[239:224]",
                            "description": "NS_FW_VER[239:224] field"
                        }
                    ]
                },
                {
                    "id": "fuse127",
                    "name": "NS_FW_VER[255:240]",
                    "description": "Non-Secure Firmware Version",
                    "index_int": "0x007F",
                    "shadow_reg_offset_int": "0x01FC",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse127-bits-0-15",
                            "name": "NS_FW_VER[255:240]",
                            "description": "NS_FW_VER[255:240] field"
                        }
                    ]
                }
            ]
        },
        {
            "group": {
                "name": "SEC_FW_VER",
                "description": "Secure Firmware Version"
            },
            "registers": [
                {
                    "id": "fuse128",
                    "name": "SEC_FW_VER[15:0]",
                    "description": "Secure Firmware Version",
                    "index_int": "0x0080",
                    "shadow_reg_offset_int": "0x0200",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0200",
                        "read_lock_int": "0x0800",
                        "operation_lock_int": "0x0400"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse128-bits-0-15",
                            "name": "SEC_FW_VER[15:0]",
                            "description": "SEC_FW_VER[15:0] field"
                        }
                    ]
                },
                {
                    "id": "fuse129",
                    "name": "SEC_FW_VER[31:16]",
                    "description": "Secure Firmware Version",
                    "index_int": "0x0081",
                    "shadow_reg_offset_int": "0x0204",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0200",
                        "read_lock_int": "0x0800",
                        "operation_lock_int": "0x0400"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse129-bits-0-15",
                            "name": "SEC_FW_VER[31:16]",
                            "description": "SEC_FW_VER[31:16] field"
                        }
                    ]
                },
                {
                    "id": "fuse130",
                    "name": "SEC_FW_VER[47:32]",
                    "description": "Secure Firmware Version",
                    "index_int": "0x0082",
                    "shadow_reg_offset_int": "0x0208",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0200",
                        "read_lock_int": "0x0800",
                        "operation_lock_int": "0x0400"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse130-bits-0-15",
                            "name": "SEC_FW_VER[47:32]",
                            "description": "SEC_FW_VER[47:32] field"
                        }
                    ]
                },
                {
                    "id": "fuse131",
                    "name": "SEC_FW_VER[63:48]",
                    "description": "Secure Firmware Version",
                    "index_int": "0x0083",
                    "shadow_reg_offset_int": "0x020C",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse3",
                        "write_lock_int": "0x0200",
                        "read_lock_int": "0x0800",
                        "operation_lock_int": "0x0400"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse131-bits-0-15",
                            "name": "SEC_FW_VER[63:48]",
                            "description": "SEC_FW_VER[63:48] field"
                        }
                    ]
                }
            ]
        },
        {
            "group": {
                "name": "Boot configuration",
                "description": "Boot configuration"
            },
            "registers": [
                {
                    "id": "fuse136",
                    "name": "BOOT_CFG0",
                    "description": "BOOT_CFG0 register",
                    "index_int": "0x0088",
                    "shadow_reg_offset_int": "0x0220",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse0",
                        "write_lock_int": "0x0001",
                        "read_lock_int": "0x0004",
                        "operation_lock_int": "0x0002"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 2,
                            "id": "fuse136-bits-0-1",
                            "name": "BOOT_SRC[1:0]",
                            "description": "Specify the boot source selection.",
                            "values": [
                                {
                                    "name": "00",
                                    "value": 0,
                                    "description": "ISP pins determine the source"
                                },
                                {
                                    "name": "01",
                                    "value": 1,
                                    "description": "XSPI NOR flash"
                                },
                                {
                                    "name": "10",
                                    "value": 2,
                                    "description": "uSDHC flash"
                                },
                                {
                                    "name": "11",
                                    "value": 3,
                                    "description": "Serial boot (ISP)"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse136-bit-2",
                            "name": "BOOT_IF_INST",
                            "description": "Specify boot interface instance when XSPI or uSDHC boot modes are selected.",
                            "values": [
                                {
                                    "name": "0",
                                    "value": 0,
                                    "description": "Instance 0 (XSPI0 or uSDHC0)"
                                },
                                {
                                    "name": "1",
                                    "value": 1,
                                    "description": "Instance 1 (XSPI1 or uSDHC1)"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse136-bit-3",
                            "name": "ISP_UART_DIS",
                            "description": "Disable LPUART interface during ISP/serial boot mode.",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse136-bit-4",
                            "name": "ISP_SPI_DIS",
                            "description": "Disable LPSPI interface during ISP/serial boot mode.",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse136-bit-5",
                            "name": "ISP_I2C_DIS",
                            "description": "Disable LPI2C interface during ISP/serial boot mode.",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse136-bit-6",
                            "name": "ISP_USB_DIS",
                            "description": "Disable USB0 interface during ISP/serial boot mode.",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse136-bit-7",
                            "name": "ISP_eUSB_DIS",
                            "description": "Disable USB1 interface during ISP/serial boot mode.",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse136-bit-8",
                            "name": "ISP_MODE_PIN_DIS",
                            "description": "Disable boot mode selection using ISP mode pins.",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse136-bit-9",
                            "name": "ISP_DM_DIS",
                            "description": "Disable ISP mode entry through debug mailbox command.",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse136-bit-10",
                            "name": "ISP_FT_DIS",
                            "description": "Disable ISP mode entry as a fall through if valid image is not found in boot media.",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse136-bit-11",
                            "name": "ISP_API_DIS",
                            "description": "Disable ISP mode entry using ROM API.",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 2,
                            "id": "fuse136-bits-12-13",
                            "name": "BOOT_SPEED",
                            "description": "System clock speed during boot.",
                            "values": [
                                {
                                    "name": "Normal",
                                    "value": 0,
                                    "description": "Normal boot (192 MHz) - VDD1 = 1.0 V"
                                },
                                {
                                    "name": "Reserved",
                                    "value": 1,
                                    "description": "Reserved"
                                },
                                {
                                    "name": "Low",
                                    "value": 2,
                                    "description": "Low speed boot (32 MHz) -VDD1 = 1.0 V"
                                },
                                {
                                    "name": "Middle",
                                    "value": 3,
                                    "description": "Middle speed boot (192 MHz) - VDD1 = 1.0 V"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse136-bit-14",
                            "name": "FA_CMD_DIS",
                            "description": "Controls whether DM-AP set FA mode command can be issued after authentication.",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse136-bit-15",
                            "name": "NXP_FW_DIS",
                            "description": "Disable loading NXP signed SB3 files.",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "fuse137",
                    "name": "BOOT_CFG1",
                    "description": "SECURE_BOOT_CFG",
                    "index_int": "0x0089",
                    "shadow_reg_offset_int": "0x0224",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse0",
                        "write_lock_int": "0x0001",
                        "read_lock_int": "0x0004",
                        "operation_lock_int": "0x0002"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 1,
                            "id": "fuse137-bit-0",
                            "name": "ENF_SEC_BOOT",
                            "description": "Enforce secure boot.",
                            "values": [
                                {
                                    "name": "0",
                                    "value": 0,
                                    "description": "Image header define boot"
                                },
                                {
                                    "name": "1",
                                    "value": 1,
                                    "description": "Enforce secure boot"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-1",
                            "name": "ENF_CNSA",
                            "description": "Enforce CNSA suite defined crypto algorithms for secure boot, update and debug features.",
                            "values": [
                                {
                                    "name": "0",
                                    "value": 0,
                                    "description": "ECDSA P-256, SHA256, AES128"
                                },
                                {
                                    "name": "1",
                                    "value": 1,
                                    "description": "ECDSA P-384, SHA384, AES256"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-2",
                            "name": "ENF_TZM_PRESET",
                            "description": "Enforce TZM preset data. If absent image is deemed corrupted.",
                            "values": [
                                {
                                    "name": "0",
                                    "value": 0,
                                    "description": "TZM data is optional;"
                                },
                                {
                                    "name": "1",
                                    "value": 1,
                                    "description": "Image should contain TZM data"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-3",
                            "name": "REC_BOOT_EN",
                            "description": "Recovery boot through LP_FLEXCOMM is enabled.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 1
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-5",
                            "name": "DIS_XSPI_XIP",
                            "description": "Disable XIP image execution through XIP flash interfaces.",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-6",
                            "name": "DICE_SKIP",
                            "description": "Skip DICE CDI calculation during boot to reduce boot time.",
                            "values": [
                                {
                                    "name": "Enable",
                                    "value": 0,
                                    "description": "DICE enabled"
                                },
                                {
                                    "name": "Disable",
                                    "value": 1,
                                    "description": "DICE disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-7",
                            "name": "DICE_INC_NXP",
                            "description": "When set include NXP configuration fuse data in CDI calculations.",
                            "values": [
                                {
                                    "name": "Not include",
                                    "value": 0,
                                    "description": "Not include NXP configuration"
                                },
                                {
                                    "name": "Include",
                                    "value": 1,
                                    "description": "Include NXP configuration"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-8",
                            "name": "DICE_INC_CUST",
                            "description": "When set include customer boot configuration fuse data in CDI calculations.",
                            "values": [
                                {
                                    "name": "Not include",
                                    "value": 0,
                                    "description": "Not include customer boot configuration"
                                },
                                {
                                    "name": "Include",
                                    "value": 1,
                                    "description": "Include customer boot configuration"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-9",
                            "name": "FIPS_PUF_EN",
                            "description": "Enable self-test of PUF IP before usage during boot.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-10",
                            "name": "FIPS_KDF_EN",
                            "description": "Enable FIPS self-test of CKDF algorithm before usage during boot.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-11",
                            "name": "FIPS_CMAC_EN",
                            "description": "Enable FIPS self-test of CMAC algorithm before usage during boot.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-12",
                            "name": "FIPS_DRBG_EN",
                            "description": "Enable FIPS self-test of DRBG algorithm before usage during boot.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-13",
                            "name": "FIPS_ECDSA_EN",
                            "description": "Enable FIPS self-test of ECDSA algorithm before usage during boot.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-14",
                            "name": "FIPS_AES_EN",
                            "description": "Enable FIPS self-test of AES algorithm before usage during boot.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse137-bit-15",
                            "name": "FIPS_SHA2_EN",
                            "description": "Enable FIPS self-test of SHA2 algorithm before usage during boot.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        }
                    ]
                },
                {
                    "id": "fuse138",
                    "name": "BOOT_CFG2",
                    "description": "BOOT_CFG2 register",
                    "index_int": "0x008A",
                    "shadow_reg_offset_int": "0x0228",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse0",
                        "write_lock_int": "0x0001",
                        "read_lock_int": "0x0004",
                        "operation_lock_int": "0x0002"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 4
                        },
                        {
                            "width": 1
                        },
                        {
                            "width": 1,
                            "id": "fuse138-bit-5",
                            "name": "DCFG_UUID",
                            "description": "Enable UUID matching check during Debug Credential (DC) validation.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 1
                        },
                        {
                            "width": 1,
                            "id": "fuse138-bit-7",
                            "name": "IPED1_XEX_EN",
                            "description": "Enforce XEX mode for all IPED1 regions.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 4,
                            "id": "fuse138-bits-8-11",
                            "name": "IPED0_LOCK_CTX[3:0]",
                            "description": "Lock the corresponding IPED context.\n0b - Disable\n1b - Enable"
                        },
                        {
                            "width": 4,
                            "id": "fuse138-bits-12-15",
                            "name": "IPED1_LOCK_CTX[3:0]",
                            "description": "Lock the corresponding IPED context.\n0b - Disable\n1b - Enable"
                        }
                    ]
                },
                {
                    "id": "fuse139",
                    "name": "BOOT_CFG3",
                    "description": "BOOT_CFG3 register",
                    "index_int": "0x008B",
                    "shadow_reg_offset_int": "0x022C",
                    "individual_write_lock": "none",
                    "lock": {
                        "register_id": "fuse0",
                        "write_lock_int": "0x0001",
                        "read_lock_int": "0x0004",
                        "operation_lock_int": "0x0002"
                    },
                    "reg_width": 16,
                    "bitfields": [
                        {
                            "width": 4,
                            "id": "fuse139-bits-0-3",
                            "name": "IPED0_GCM_CTX[3:0]",
                            "description": "Enable GCM mode for corresponding IPED context.\n0b - Disable\n1b - Enable"
                        },
                        {
                            "width": 4,
                            "id": "fuse139-bits-4-7",
                            "name": "IPED0_GCM_AHBERR_CTX[3:0]",
                            "description": "Enable AHB error on GCM tag failure for corresponding IPED context.\n0b - Disable\n1b - Enable"
                        },
                        {
                            "width": 4,
                            "id": "fuse139-bits-8-11",
                            "name": "IPED1_GCM_CTX[3:0]",
                            "description": "Enable GCM mode for corresponding IPED context.\n0b - Disable\n1b - Enable"
                        },
                        {
                            "width": 4,
                            "id": "fuse139-bits-12-15",
                            "name": "IPED1_GCM_AHBERR_CTX[3:0]",
                            "description": "Enable AHB error on GCM tag failure for corresponding IPED context.\n0b - Disable\n1b - Enable"
                        }
                    ]
                },
                {
                    "id": "fuse140",
                    "name": "BOOT_CFG4",
                    "description": "BOOT_STATUS_LEDS",
                    "index_int": "0x008C",
                    "shadow_reg_offset_int": "0x0230",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse5",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 1,
                            "id": "fuse140-bit-0",
                            "name": "BOOT_RETRY_FAIL_LED_PIN_EN",
                            "description": "Boot Retry fail LED enable bit. ROM sets this GPIO after exhausting boot retry count.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse140-bit-1",
                            "name": "BOOT_RETRY_FAIL_LED_PIN_POL",
                            "description": "Output polarity. This field is valid only if BOOT_RETRY_FAIL_LED_PIN_EN is set.",
                            "values": [
                                {
                                    "name": "High",
                                    "value": 0,
                                    "description": "Output high"
                                },
                                {
                                    "name": "Low",
                                    "value": 1,
                                    "description": "Output low"
                                }
                            ]
                        },
                        {
                            "width": 3,
                            "id": "fuse140-bits-2-4",
                            "name": "BOOT_RETRY_FAIL_LED_PIN_PORT",
                            "description": "GPIO port. This field is valid only if BOOT_RETRY_FAIL_LED_PIN_EN is set.\nxd - GPIO port x"
                        },
                        {
                            "width": 5,
                            "id": "fuse140-bits-5-9",
                            "name": "BOOT_RETRY_FAIL_LED_PIN_GPIO",
                            "description": "GPIO pin number. This field is valid only if BOOT_RETRY_FAIL_LED_PIN_EN is set.\nxd - GPIO port x"
                        },
                        {
                            "width": 1,
                            "id": "fuse140-bit-10",
                            "name": "SENSOR_RESET_LED_PIN_EN",
                            "description": "Sensor Reset LED enable bit. ROM sets this GPIO when last warm reset cause is detected as ITRC reset.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse140-bit-11",
                            "name": "SENSOR_RESET_LED_PIN_POL",
                            "description": "Output polarity. This field is valid only if SENSOR_RESET_LED_PIN_EN is set.",
                            "values": [
                                {
                                    "name": "High",
                                    "value": 0,
                                    "description": "Output high"
                                },
                                {
                                    "name": "Low",
                                    "value": 1,
                                    "description": "Output low"
                                }
                            ]
                        },
                        {
                            "width": 3,
                            "id": "fuse140-bits-12-14",
                            "name": "SENSOR_RESET_LED_PIN_PORT",
                            "description": "GPIO port. Output polarity. This field is valid only if SENSOR_RESET_LED_PIN_EN is set.\nxd - GPIO port x"
                        },
                        {
                            "width": 5,
                            "id": "fuse140-bits-15-19",
                            "name": "SENSOR_RESET_LED_PIN_GPIO",
                            "description": "GPIO pin number. Output polarity. This field is valid only if SENSOR_RESET_LED_PIN_EN is set.\nxd - GPIO port x"
                        },
                        {
                            "width": 1,
                            "id": "fuse140-bit-20",
                            "name": "ISP_REC_LED_PIN_EN",
                            "description": "LED enable bit. ROM sets this GPIO whenever boot image is not found in boot media and before entering ISP or recovery boot mode. Output polarity.",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse140-bit-21",
                            "name": "ISP_REC_LED_PIN_POL",
                            "description": "Output polarity. Output polarity. This field is valid only if ISP_REC_LED_PIN_EN is set.",
                            "values": [
                                {
                                    "name": "High",
                                    "value": 0,
                                    "description": "Output high"
                                },
                                {
                                    "name": "Low",
                                    "value": 1,
                                    "description": "Output low"
                                }
                            ]
                        },
                        {
                            "width": 3,
                            "id": "fuse140-bits-22-24",
                            "name": "ISP_REC_LED_PIN_PORT",
                            "description": "GPIO port. This field is valid only if ISP_REC_LED_PIN_EN is set.\nxd - GPIO port x"
                        },
                        {
                            "width": 5,
                            "id": "fuse140-bits-25-29",
                            "name": "ISP_REC_LED_PIN_GPIO",
                            "description": "GPIO pin number. This field is valid only if ISP_REC_LED_PIN_EN is set.\nxd - GPIO port x"
                        },
                        {
                            "width": 2
                        }
                    ]
                },
                {
                    "id": "fuse141",
                    "name": "BOOT_CFG5",
                    "description": "BOOT_TIMERS",
                    "index_int": "0x008D",
                    "shadow_reg_offset_int": "0x0234",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse5",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 8,
                            "id": "fuse141-bits-0-7",
                            "name": "WDOG_TIMEOUT_10MS",
                            "description": "A 10 ms timer started before jumping to user application.\nnd - n x 10 ms"
                        },
                        {
                            "width": 8,
                            "id": "fuse141-bits-8-15",
                            "name": "POWERDOWN_TIMEOUT_SECS",
                            "description": "Device enters deep-power down state if it idles beyond this  time during ISP command handling loop.\nnd - n x 1s"
                        },
                        {
                            "width": 4,
                            "id": "fuse141-bits-16-19",
                            "name": "REC_BOOT_FC",
                            "description": "Specifies the LP_FLEXCOMM connected to 1-bit SPI flash used for recovery boot. This field is valid only if REC_BOOT_EN is set.\nxd - LP_FLEXCOMMx is selected, x = 0-13"
                        },
                        {
                            "width": 2,
                            "id": "fuse141-bits-20-21",
                            "name": "REC_BOOT_FC_PCS",
                            "description": "Specifies LP_FLEXCOMM PCS connected to 1-bit SPI flash used for recovery boot. This field is valid only if REC_BOOT_EN is set.",
                            "values": [
                                {
                                    "name": "PCS0",
                                    "value": 0,
                                    "description": "PCS0"
                                },
                                {
                                    "name": "PCS1",
                                    "value": 1,
                                    "description": "PCS1"
                                },
                                {
                                    "name": "PCS2",
                                    "value": 2,
                                    "description": "PCS2"
                                },
                                {
                                    "name": "PCS3",
                                    "value": 3,
                                    "description": "PCS3"
                                }
                            ]
                        },
                        {
                            "width": 2,
                            "id": "fuse141-bits-22-23",
                            "name": "REC_BOOT_FC_BAUDRATE",
                            "description": "Specifies LP_FLEXCOMM baudrate with 1-bit SPI flash used for recovery boot. This field is valid only if REC_BOOT_EN is set.",
                            "values": [
                                {
                                    "name": "20MHz",
                                    "value": 0,
                                    "description": "20MHz"
                                },
                                {
                                    "name": "10MHz",
                                    "value": 1,
                                    "description": "10MHz"
                                },
                                {
                                    "name": "5MHz",
                                    "value": 2,
                                    "description": "5MHz"
                                },
                                {
                                    "name": "2MHz",
                                    "value": 3,
                                    "description": "2MHz"
                                }
                            ]
                        },
                        {
                            "width": 8
                        }
                    ]
                },
                {
                    "id": "fuse142",
                    "name": "BOOT_CFG6",
                    "description": "BOOT_CFG6 register",
                    "index_int": "0x008E",
                    "shadow_reg_offset_int": "0x0238",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse5",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse142-bits-0-15",
                            "name": "USB_VID[15:0]",
                            "description": "USB Vendor ID"
                        },
                        {
                            "width": 16,
                            "id": "fuse142-bits-16-31",
                            "name": "USB1_PID[15:0]",
                            "description": "USB1 Product ID"
                        }
                    ]
                }
            ]
        },
        {
            "group": {
                "name": "PRINCE",
                "description": "PRINCE IPED configuration"
            },
            "registers": [
                {
                    "id": "fuse144",
                    "name": "XSPI0_IPED_CTX0",
                    "description": "XSPI0_IPED_CTX0 register",
                    "index_int": "0x0090",
                    "shadow_reg_offset_int": "0x0240",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse1",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse144-bits-0-15",
                            "name": "XSPI0_START_OFFSET_0",
                            "description": "START_OFFSET (4KB aligned)"
                        },
                        {
                            "width": 16,
                            "id": "fuse144-bits-16-31",
                            "name": "XSPI0_LENGTH_0",
                            "description": "LENGTH (4KB block counts)"
                        }
                    ]
                },
                {
                    "id": "fuse145",
                    "name": "XSPI0_IPED_CTX1",
                    "description": "XSPI0_IPED_CTX1 register",
                    "index_int": "0x0091",
                    "shadow_reg_offset_int": "0x0244",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse1",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse145-bits-0-15",
                            "name": "XSPI0_START_OFFSET_1",
                            "description": "START_OFFSET (4KB aligned)"
                        },
                        {
                            "width": 16,
                            "id": "fuse145-bits-16-31",
                            "name": "XSPI0_LENGTH_1",
                            "description": "LENGTH (4KB block counts)"
                        }
                    ]
                },
                {
                    "id": "fuse146",
                    "name": "XSPI0_IPED_CTX2",
                    "description": "XSPI0_IPED_CTX2 register",
                    "index_int": "0x0092",
                    "shadow_reg_offset_int": "0x0248",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse1",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse146-bits-0-15",
                            "name": "XSPI0_START_OFFSET_2",
                            "description": "START_OFFSET (4KB aligned)"
                        },
                        {
                            "width": 16,
                            "id": "fuse146-bits-16-31",
                            "name": "XSPI0_LENGTH_2",
                            "description": "LENGTH (4KB block counts)"
                        }
                    ]
                },
                {
                    "id": "fuse147",
                    "name": "XSPI0_IPED_CTX3",
                    "description": "XSPI0_IPED_CTX3 register",
                    "index_int": "0x0093",
                    "shadow_reg_offset_int": "0x024C",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse1",
                        "write_lock_int": "0x0008",
                        "read_lock_int": "0x0020",
                        "operation_lock_int": "0x0010"
                    },
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse147-bits-0-15",
                            "name": "XSPI0_START_OFFSET_3",
                            "description": "START_OFFSET (4KB aligned)"
                        },
                        {
                            "width": 16,
                            "id": "fuse147-bits-16-31",
                            "name": "XSPI0_LENGTH_3",
                            "description": "LENGTH (4KB block counts)"
                        }
                    ]
                },
                {
                    "id": "fuse148",
                    "name": "XSPI1_IPED_CTX0",
                    "description": "XSPI1_IPED_CTX0 register",
                    "index_int": "0x0094",
                    "shadow_reg_offset_int": "0x0250",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse1",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse148-bits-0-15",
                            "name": "XSPI1_START_OFFSET_0",
                            "description": "START_OFFSET (4KB aligned)"
                        },
                        {
                            "width": 16,
                            "id": "fuse148-bits-16-31",
                            "name": "XSPI1_LENGTH_0",
                            "description": "LENGTH (4KB block counts)"
                        }
                    ]
                },
                {
                    "id": "fuse149",
                    "name": "XSPI1_IPED_CTX1",
                    "description": "XSPI1_IPED_CTX1 register",
                    "index_int": "0x0095",
                    "shadow_reg_offset_int": "0x0254",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse1",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse149-bits-0-15",
                            "name": "XSPI1_START_OFFSET_1",
                            "description": "START_OFFSET (4KB aligned)"
                        },
                        {
                            "width": 16,
                            "id": "fuse149-bits-16-31",
                            "name": "XSPI1_LENGTH_1",
                            "description": "LENGTH (4KB block counts)"
                        }
                    ]
                },
                {
                    "id": "fuse150",
                    "name": "XSPI1_IPED_CTX2",
                    "description": "XSPI1_IPED_CTX2 register",
                    "index_int": "0x0096",
                    "shadow_reg_offset_int": "0x0258",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse1",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse150-bits-0-15",
                            "name": "XSPI1_START_OFFSET_2",
                            "description": "START_OFFSET (4KB aligned)"
                        },
                        {
                            "width": 16,
                            "id": "fuse150-bits-16-31",
                            "name": "XSPI1_LENGTH_2",
                            "description": "LENGTH (4KB block counts)"
                        }
                    ]
                },
                {
                    "id": "fuse151",
                    "name": "XSPI1_IPED_CTX3",
                    "description": "XSPI1_IPED_CTX3 register",
                    "index_int": "0x0097",
                    "shadow_reg_offset_int": "0x025C",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse1",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 16,
                            "id": "fuse151-bits-0-15",
                            "name": "XSPI1_START_OFFSET_3",
                            "description": "START_OFFSET (4KB aligned)"
                        },
                        {
                            "width": 16,
                            "id": "fuse151-bits-16-31",
                            "name": "XSPI1_LENGTH_3",
                            "description": "LENGTH (4KB block counts)"
                        }
                    ]
                }
            ]
        },
        {
            "group": {
                "name": "XSPI",
                "description": "XSPI configuration"
            },
            "registers": [
                {
                    "id": "fuse152",
                    "name": "XSPI_CFG0",
                    "description": "XSPI_CFG0 register",
                    "index_int": "0x0098",
                    "shadow_reg_offset_int": "0x0260",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse5",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 1,
                            "id": "fuse152-bit-0",
                            "name": "XSPI_FLASH_AUTO_PROBE_EN",
                            "description": "Quad SPI or Octal SPI flash memory auto-probe feature enable",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 3,
                            "id": "fuse152-bits-1-3",
                            "name": "XSPI_FLASH_PROBE_TYPE",
                            "description": "Quad SPI or Octal SPI flash memory probe type",
                            "values": [
                                {
                                    "name": "000",
                                    "value": 0,
                                    "description": "Quad SPI NOR flash memory"
                                },
                                {
                                    "name": "001",
                                    "value": 1,
                                    "description": "Macronix Octal flash memory"
                                },
                                {
                                    "name": "010",
                                    "value": 2,
                                    "description": "Micron Octal flash memory"
                                },
                                {
                                    "name": "011",
                                    "value": 3,
                                    "description": "Adesto Octal flash memory"
                                },
                                {
                                    "name": "100",
                                    "value": 4,
                                    "description": "Octal SDR"
                                },
                                {
                                    "name": "101",
                                    "value": 5,
                                    "description": "Octal DDR"
                                }
                            ]
                        },
                        {
                            "width": 3,
                            "id": "fuse152-bits-4-6",
                            "name": "XSPI_FLASH_TYPE",
                            "description": "Typical serial NOR flash memory types",
                            "values": [
                                {
                                    "name": "000",
                                    "value": 0,
                                    "description": "Quad SPI flash memory address (by default, the chip supports 3B read)"
                                },
                                {
                                    "name": "010",
                                    "value": 2,
                                    "description": "HyperFlash 1.8 V"
                                },
                                {
                                    "name": "011",
                                    "value": 3,
                                    "description": "HyperFlash 3.3 V"
                                },
                                {
                                    "name": "100",
                                    "value": 4,
                                    "description": "MXIC Octal DDR"
                                },
                                {
                                    "name": "101",
                                    "value": 5,
                                    "description": "Micron Octal DDR"
                                }
                            ]
                        },
                        {
                            "width": 4,
                            "id": "fuse152-bits-7-10",
                            "name": "XSPI_FLASH_DUMMY_CYCLES",
                            "description": "Quad SPI or Octal SPI dummy cycles for read command\n0000b - Dummy cycles probed automatically\nOther value - Number of dummy cycles"
                        },
                        {
                            "width": 3,
                            "id": "fuse152-bits-11-13",
                            "name": "XSPI_FLASH_BOOT_FREQ",
                            "description": "Quad SPI or Octal SPI flash interface frequency",
                            "values": [
                                {
                                    "name": "80 MHz",
                                    "value": 0,
                                    "description": "80 MHz"
                                },
                                {
                                    "name": "60 MHz",
                                    "value": 1,
                                    "description": "60 MHz"
                                },
                                {
                                    "name": "50 MHz",
                                    "value": 2,
                                    "description": "50 MHz"
                                },
                                {
                                    "name": "100 MHz",
                                    "value": 3,
                                    "description": "100 MHz"
                                },
                                {
                                    "name": "120 MHz",
                                    "value": 4,
                                    "description": "120 MHz"
                                },
                                {
                                    "name": "133 MHz",
                                    "value": 5,
                                    "description": "133 MHz"
                                },
                                {
                                    "name": "166 MHz",
                                    "value": 6,
                                    "description": "166 MHz"
                                },
                                {
                                    "name": "200 MHz",
                                    "value": 7,
                                    "description": "200 MHz"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse152-bit-14",
                            "name": "XSPI_RESET_PIN_EN",
                            "description": "Enable to reset flash memory by reset pin or JEDEC",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse152-bit-15",
                            "name": "XSPI_NOR_RESET_TYPE",
                            "description": "HW reset or JEDEC reset. This field is valid only if XSPI_RESET_PIN_EN is set.",
                            "values": [
                                {
                                    "name": "Pin reset",
                                    "value": 0,
                                    "description": "Pin reset"
                                },
                                {
                                    "name": "JEDEC reset",
                                    "value": 1,
                                    "description": "JEDEC reset"
                                }
                            ]
                        },
                        {
                            "width": 3,
                            "id": "fuse152-bits-16-18",
                            "name": "XSPI_RESET_PIN_PORT",
                            "description": "GPIO port. This field is valid only if XSPI_RESET_PIN_EN is set."
                        },
                        {
                            "width": 5,
                            "id": "fuse152-bits-19-23",
                            "name": "XSPI_RESET_PIN_GPIO",
                            "description": "GPIO pin number. This field is valid only if XSPI_RESET_PIN_EN is set."
                        },
                        {
                            "width": 2,
                            "id": "fuse152-bits-24-25",
                            "name": "XSPI_HOLD_TIME",
                            "description": "Wait time before accessing serial flash memory",
                            "values": [
                                {
                                    "name": "500 us",
                                    "value": 0,
                                    "description": "500 us"
                                },
                                {
                                    "name": "1 ms",
                                    "value": 1,
                                    "description": "1 ms"
                                },
                                {
                                    "name": "3 ms",
                                    "value": 2,
                                    "description": "3 ms"
                                },
                                {
                                    "name": "10 ms",
                                    "value": 3,
                                    "description": "10 ms"
                                }
                            ]
                        },
                        {
                            "width": 4,
                            "id": "fuse152-bits-26-29",
                            "name": "XSPI_PWR_HOLD_TIME",
                            "description": "Delay (wait time) after POR before accessing Quad SPI or Octal SPI flash memory devices, in addition to the delay that the QSPI_HOLD TIME field specifies",
                            "values": [
                                {
                                    "name": "0000",
                                    "value": 0,
                                    "description": "No delay"
                                },
                                {
                                    "name": "0001",
                                    "value": 1,
                                    "description": "Additional 100 us"
                                },
                                {
                                    "name": "0010",
                                    "value": 2,
                                    "description": "Additional 500 us"
                                },
                                {
                                    "name": "0011",
                                    "value": 3,
                                    "description": "Additional 1 ms"
                                },
                                {
                                    "name": "0100",
                                    "value": 4,
                                    "description": "Additional 10 ms"
                                },
                                {
                                    "name": "0101",
                                    "value": 5,
                                    "description": "Additional 20 ms"
                                },
                                {
                                    "name": "0110",
                                    "value": 6,
                                    "description": "Additional 40 ms"
                                },
                                {
                                    "name": "0111",
                                    "value": 7,
                                    "description": "Additional 60 ms"
                                },
                                {
                                    "name": "1000",
                                    "value": 8,
                                    "description": "Additional 80 ms"
                                },
                                {
                                    "name": "1001",
                                    "value": 9,
                                    "description": "Additional 100 ms"
                                },
                                {
                                    "name": "1010",
                                    "value": 10,
                                    "description": "Additional 120 ms"
                                },
                                {
                                    "name": "1011",
                                    "value": 11,
                                    "description": "Additional 140 ms"
                                },
                                {
                                    "name": "1100",
                                    "value": 12,
                                    "description": "Additional 160 ms"
                                },
                                {
                                    "name": "1101",
                                    "value": 13,
                                    "description": "Additional 180 ms"
                                },
                                {
                                    "name": "1110",
                                    "value": 14,
                                    "description": "Additional 200 ms"
                                },
                                {
                                    "name": "1111",
                                    "value": 15,
                                    "description": "Additional 220 ms"
                                }
                            ]
                        },
                        {
                            "width": 2,
                            "id": "fuse152-bits-30-31",
                            "name": "XSPI_FLASH_DUMMY_CYCLES_UPPER",
                            "description": "Quad/Octal-SPI dummy cycles upper 2 bit for read command."
                        }
                    ]
                },
                {
                    "id": "fuse153",
                    "name": "XSPI_CFG1",
                    "description": "XSPI_CFG1 register",
                    "index_int": "0x0099",
                    "shadow_reg_offset_int": "0x0264",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse5",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 7,
                            "id": "fuse153-bits-0-6",
                            "name": "XSPI_DELAY_CELL_NUM",
                            "description": "Delay cell numbers for Flash read sampling via external DQS\n0b - Use the delay cell value calculated by ROM\nOthers - Use the delay cell value in terms of 100 ps"
                        },
                        {
                            "width": 10,
                            "id": "fuse153-bits-7-16",
                            "name": "XSPI_FLASH_SEC_IMAGE_OFFSET",
                            "description": "Offset of the second image\nxd - x multiplied by 128 KB"
                        },
                        {
                            "width": 7,
                            "id": "fuse153-bits-17-23",
                            "name": "XSPI_FLASH_IMAGE_SIZE",
                            "description": "Size of the second image\n0d - Same size as the image offset (XSPI_IMAGE_OFFSET)\n1d - 128 KB\n2d - 256 KB\nmd - m x 128 KB (m = 3-7)\n8d - 1 MB\nnd - (n-7) \u00d7 1 MB (n = 8-71)"
                        },
                        {
                            "width": 3,
                            "id": "fuse153-bits-24-26",
                            "name": "XSPI_FLASH_ENHANCE_MODE",
                            "description": "XSPI enhance mode",
                            "values": [
                                {
                                    "name": "DISABLE",
                                    "value": 0,
                                    "description": "Disable"
                                },
                                {
                                    "name": "FORCE_LOOPBACK_DQS",
                                    "value": 5,
                                    "description": "Force using internal loopback DQS"
                                }
                            ]
                        },
                        {
                            "width": 5
                        }
                    ]
                },
                {
                    "id": "fuse154",
                    "name": "XSPI_CFG2",
                    "description": "XSPI_CFG2 register",
                    "index_int": "0x009A",
                    "shadow_reg_offset_int": "0x0268",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse5",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse154-bits-0-31",
                            "name": "XSPI_FLASH_SDR_DLLCRA",
                            "description": "Configure DLL and the subordinate delay chain for flash memory with SDR interface, see XSPI_DLLCRA register for more details."
                        }
                    ]
                },
                {
                    "id": "fuse155",
                    "name": "XSPI_CFG3",
                    "description": "XSPI_CFG3 register",
                    "index_int": "0x009B",
                    "shadow_reg_offset_int": "0x026C",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse5",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse155-bits-0-31",
                            "name": "XSPI_FLASH_SDR_SMPR",
                            "description": "Configure how XSPI samples the incoming data from external serial flash memory with SDR interface. See XSPI_SMPR register for more details."
                        }
                    ]
                },
                {
                    "id": "fuse156",
                    "name": "XSPI_CFG4",
                    "description": "XSPI_CFG4 register",
                    "index_int": "0x009C",
                    "shadow_reg_offset_int": "0x0270",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse5",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse156-bits-0-31",
                            "name": "XSPI_FLASH_DDR_DLLCRA",
                            "description": "Configure DLL and the subordinate delay chain for flash memory with DDR interface, see XSPI_DLLCRA register for more details."
                        }
                    ]
                },
                {
                    "id": "fuse157",
                    "name": "XSPI_CFG5",
                    "description": "XSPI_CFG5 register",
                    "index_int": "0x009D",
                    "shadow_reg_offset_int": "0x0274",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse5",
                        "write_lock_int": "0x0040",
                        "read_lock_int": "0x0100",
                        "operation_lock_int": "0x0080"
                    },
                    "bitfields": [
                        {
                            "width": 32,
                            "id": "fuse157-bits-0-31",
                            "name": "XSPI_FLASH_DDR_SMPR",
                            "description": "Configure how XSPI samples the incoming data from external serial flash memory with DDR interface. See XSPI_SMPR register for more details."
                        }
                    ]
                }
            ]
        },
        {
            "group": {
                "name": "SDHC",
                "description": "SDHC configuration"
            },
            "registers": [
                {
                    "id": "fuse158",
                    "name": "SDHC_CFGF0",
                    "description": "SDHC_CFGF0 register (for uSDHC0)",
                    "index_int": "0x009E",
                    "shadow_reg_offset_int": "0x0278",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse0",
                        "write_lock_int": "0x0001",
                        "read_lock_int": "0x0004",
                        "operation_lock_int": "0x0002"
                    },
                    "bitfields": [
                        {
                            "width": 2,
                            "id": "fuse158-bits-0-1",
                            "name": "SDHC_BUS_WIDTH",
                            "description": "eMMC bus width selection",
                            "values": [
                                {
                                    "name": "4 bits",
                                    "value": 0,
                                    "description": "4 bits"
                                },
                                {
                                    "name": "8 bits",
                                    "value": 1,
                                    "description": "8 bits"
                                },
                                {
                                    "name": "4 bits DDR",
                                    "value": 2,
                                    "description": "4 bits DDR"
                                },
                                {
                                    "name": "8 bits DDR",
                                    "value": 3,
                                    "description": "8 bits DDR"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse158-bit-2",
                            "name": "SDHC_PWR_CYCLE_EN",
                            "description": "Power cycle enable",
                            "values": [
                                {
                                    "name": "No",
                                    "value": 0,
                                    "description": "No power cycle"
                                },
                                {
                                    "name": "Yes",
                                    "value": 1,
                                    "description": "Power cycle enabled via RST pad"
                                }
                            ]
                        },
                        {
                            "width": 2,
                            "id": "fuse158-bits-3-4",
                            "name": "SDHC_PWR_CYCLE_WAIT",
                            "description": "Power down wait selection",
                            "values": [
                                {
                                    "name": "20 ms",
                                    "value": 0,
                                    "description": "20 ms"
                                },
                                {
                                    "name": "10 ms",
                                    "value": 1,
                                    "description": "10 ms"
                                },
                                {
                                    "name": "5 ms",
                                    "value": 2,
                                    "description": "5 ms"
                                },
                                {
                                    "name": "2.5 ms",
                                    "value": 3,
                                    "description": "2.5 ms"
                                }
                            ]
                        },
                        {
                            "width": 2,
                            "id": "fuse158-bits-5-6",
                            "name": "SDHC_PWR_STABLE_WAIT",
                            "description": "Power up wait selection",
                            "values": [
                                {
                                    "name": "5 ms",
                                    "value": 0,
                                    "description": "5 ms"
                                },
                                {
                                    "name": "2.5 ms",
                                    "value": 1,
                                    "description": "2.5 ms"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse158-bit-7",
                            "name": "SDHC_PWR_POL",
                            "description": "uSDHC reset polarity selection",
                            "values": [
                                {
                                    "name": "Low",
                                    "value": 0,
                                    "description": "Reset active low"
                                },
                                {
                                    "name": "High",
                                    "value": 1,
                                    "description": "Reset active high"
                                }
                            ]
                        },
                        {
                            "width": 1
                        },
                        {
                            "width": 1,
                            "id": "fuse158-bit-9",
                            "name": "SDHC_RESET_PRE_IDLE",
                            "description": "eMMC disable pre-idle selection",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse158-bit-10",
                            "name": "SDHC_MMC_SPEED",
                            "description": "eMMC speed selection",
                            "values": [
                                {
                                    "name": "Normal",
                                    "value": 0,
                                    "description": "Normal speed"
                                },
                                {
                                    "name": "High",
                                    "value": 1,
                                    "description": "High speed"
                                }
                            ]
                        },
                        {
                            "width": 21
                        }
                    ]
                },
                {
                    "id": "fuse159",
                    "name": "SDHC_CFGF1",
                    "description": "SDHC_CFGF1 register (for uSDHC1)",
                    "index_int": "0x009F",
                    "shadow_reg_offset_int": "0x027C",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse0",
                        "write_lock_int": "0x0001",
                        "read_lock_int": "0x0004",
                        "operation_lock_int": "0x0002"
                    },
                    "bitfields": [
                        {
                            "width": 2,
                            "id": "fuse159-bits-0-1",
                            "name": "SDHC_CFGF1_SDHC_BUS_WIDTH0",
                            "description": "eMMC bus width selection",
                            "values": [
                                {
                                    "name": "4 bits",
                                    "value": 0,
                                    "description": "4 bits"
                                },
                                {
                                    "name": "8 bits",
                                    "value": 1,
                                    "description": "8 bits"
                                },
                                {
                                    "name": "4 bits DDR",
                                    "value": 2,
                                    "description": "4 bits DDR"
                                },
                                {
                                    "name": "8 bits DDR",
                                    "value": 3,
                                    "description": "8 bits DDR"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse159-bit-2",
                            "name": "SDHC_CFGF1_SDHC_PWR_CYCLE_EN1",
                            "description": "Power cycle enable",
                            "values": [
                                {
                                    "name": "No",
                                    "value": 0,
                                    "description": "No power cycle"
                                },
                                {
                                    "name": "Yes",
                                    "value": 1,
                                    "description": "Power cycle enabled via RST pad"
                                }
                            ]
                        },
                        {
                            "width": 2,
                            "id": "fuse159-bits-3-4",
                            "name": "SDHC_CFGF1_SDHC_PWR_CYCLE_WAIT2",
                            "description": "Power down wait selection",
                            "values": [
                                {
                                    "name": "20 ms",
                                    "value": 0,
                                    "description": "20 ms"
                                },
                                {
                                    "name": "10 ms",
                                    "value": 1,
                                    "description": "10 ms"
                                },
                                {
                                    "name": "5 ms",
                                    "value": 2,
                                    "description": "5 ms"
                                },
                                {
                                    "name": "2.5 ms",
                                    "value": 3,
                                    "description": "2.5 ms"
                                }
                            ]
                        },
                        {
                            "width": 2,
                            "id": "fuse159-bits-5-6",
                            "name": "SDHC_CFGF1_SDHC_PWR_STABLE_WAIT3",
                            "description": "Power up wait selection",
                            "values": [
                                {
                                    "name": "5 ms",
                                    "value": 0,
                                    "description": "5 ms"
                                },
                                {
                                    "name": "2.5 ms",
                                    "value": 1,
                                    "description": "2.5 ms"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse159-bit-7",
                            "name": "SDHC_CFGF1_SDHC_PWR_POL4",
                            "description": "uSDHC reset polarity selection",
                            "values": [
                                {
                                    "name": "Low",
                                    "value": 0,
                                    "description": "Reset active low"
                                },
                                {
                                    "name": "High",
                                    "value": 1,
                                    "description": "Reset active high"
                                }
                            ]
                        },
                        {
                            "width": 1
                        },
                        {
                            "width": 1,
                            "id": "fuse159-bit-9",
                            "name": "SDHC_CFGF1_SDHC_RESET_PRE_IDLE6",
                            "description": "eMMC disable pre-idle selection",
                            "values": [
                                {
                                    "name": "Enabled",
                                    "value": 0,
                                    "description": "Enabled"
                                },
                                {
                                    "name": "Disabled",
                                    "value": 1,
                                    "description": "Disabled"
                                }
                            ]
                        },
                        {
                            "width": 1,
                            "id": "fuse159-bit-10",
                            "name": "SDHC_CFGF1_SDHC_MMC_SPEED7",
                            "description": "eMMC speed selection",
                            "values": [
                                {
                                    "name": "Normal",
                                    "value": 0,
                                    "description": "Normal speed"
                                },
                                {
                                    "name": "High",
                                    "value": 1,
                                    "description": "High speed"
                                }
                            ]
                        },
                        {
                            "width": 21
                        }
                    ]
                }
            ]
        },
        {
            "group": {
                "name": "Miscellaneous",
                "description": "Miscellaneous configuration"
            },
            "registers": [
                {
                    "id": "fuse160",
                    "name": "BOOT_CFG8",
                    "description": "BOOT_CFG8 register",
                    "index_int": "0x00A0",
                    "shadow_reg_offset_int": "0x0280",
                    "individual_write_lock": "implicit",
                    "lock": {
                        "register_id": "fuse5",
                        "write_lock_int": "0x0200",
                        "read_lock_int": "0x0800",
                        "operation_lock_int": "0x0400"
                    },
                    "bitfields": [
                        {
                            "width": 1
                        },
                        {
                            "width": 3
                        },
                        {
                            "width": 5
                        },
                        {
                            "width": 1,
                            "id": "fuse160-bit-9",
                            "name": "DBG_OVER_USB_LOCK",
                            "description": "Enable debug over USB register write lock. ",
                            "values": [
                                {
                                    "name": "Disabled",
                                    "value": 0,
                                    "description": "Disabled"
                                },
                                {
                                    "name": "Enabled",
                                    "value": 1,
                                    "description": "Enabled"
                                }
                            ]
                        },
                        {
                            "width": 3,
                            "id": "fuse160-bits-10-12",
                            "name": "DBG_OVER_USB_SEL_PORT",
                            "description": "Defines which GPIO port is selected to enable debug over USB0 pins feature.\nxd - GPIO port x"
                        },
                        {
                            "width": 5,
                            "id": "fuse160-bits-13-17",
                            "name": "DBG_OVER_USB_SEL_GPIO",
                            "description": "Defines which GPIO pin is selected to enable debug over USB0 pins feature.\nxd - GPIO pin x"
                        },
                        {
                            "width": 7,
                            "id": "fuse160-bits-18-24",
                            "name": "LPI2C_ADDRESS",
                            "description": "If 0x00, defaults to 0x10 for LPI2C slave address.\nIf not 0x00, use this value as the 7-bit LPI2C slave address"
                        },
                        {
                            "width": 7
                        }
                    ]
                }
            ]
        }
    ]
}
