m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f vlog 2022.1 2022.01, Jan 29 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dH:/Documents/GitHub/IC-project/project
<<<<<<< HEAD
!i122 91
Z2 =======
Z3 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
!i122 108
R1
<<<<<<< HEAD
!i122 91
R2
!i122 108
R1
<<<<<<< HEAD
!s110 1763128858
R2
!s110 1763119891
R1
<<<<<<< HEAD
!i122 91
R2
!i122 108
R1
<<<<<<< HEAD
!i122 91
R2
!i122 108
R1
<<<<<<< HEAD
!i122 91
R2
Z4 FExecution_Stage/dut/execute_stage.sv
!i122 108
R1
<<<<<<< HEAD
Z5 w1762696484
Z6 8Execution_Stage/dut/execute_stage.sv
R4
!i122 91
R2
w1762708580
R6
R4
!i122 108
R1
<<<<<<< HEAD
!i122 91
R2
!i122 108
R1
<<<<<<< HEAD
!i122 91
R2
!i122 108
R1
<<<<<<< HEAD
!i122 91
R2
!i122 108
R1
<<<<<<< HEAD
!i122 91
Z7 L0 6 43
Z8 OL;L;2022.1;75
31
!s108 1763128857.000000
Z9 !s107 Execution_Stage/tb/basic_test.svh|Execution_Stage/tb/base_test.svh|Execution_Stage/tb/tb_env.svh|Execution_Stage/tb/top_config.svh|Execution_Stage/tb/scoreboard.svh|uvc/execution_stage_uvc/execution_stage_agent.svh|uvc/execution_stage_uvc/execution_stage_monitor.svh|uvc/execution_stage_uvc/execution_stage_driver.svh|uvc/execution_stage_uvc/execution_stage_config.svh|uvc/execution_stage_uvc/execution_stage_seq.svh|uvc/execution_stage_uvc/execution_stage_seq_item.svh|uvc/reset_uvc/reset_agent.svh|uvc/reset_uvc/reset_monitor.svh|uvc/reset_uvc/reset_driver.svh|uvc/reset_uvc/reset_config.svh|uvc/reset_uvc/reset_seq.svh|uvc/reset_uvc/reset_seq_item.svh|uvc/clock_uvc/clock_agent.svh|uvc/clock_uvc/clock_driver.svh|uvc/clock_uvc/clock_config.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|Execution_Stage/tb/tb_top.sv|Execution_Stage/tb/tb_pkg.sv|Execution_Stage/dut/alu.sv|Execution_Stage/dut/execute_stage.sv|uvc/execution_stage_uvc/execution_stage_if.sv|uvc/reset_uvc/reset_if.sv|uvc/clock_uvc/clock_if.sv|Execution_Stage/dut/common.sv|
Z10 !s90 -reportprogress|300|-sv|-timescale|1ns/1ns|+incdir+uvc/clock_uvc+uvc/reset_uvc+uvc/execution_stage_uvc+Execution_Stage/tb|Execution_Stage/dut/common.sv|uvc/clock_uvc/clock_if.sv|uvc/reset_uvc/reset_if.sv|uvc/execution_stage_uvc/execution_stage_if.sv|Execution_Stage/dut/execute_stage.sv|Execution_Stage/dut/alu.sv|Execution_Stage/tb/tb_pkg.sv|Execution_Stage/tb/tb_top.sv|
R2
!i122 108
R7
R8
31
Z11 !s108 1763119890.000000
R9
R10
R1
<<<<<<< HEAD
!s110 1763128857
R2
!s110 1763119890
R1
<<<<<<< HEAD
R2
R1
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
L0 16 6532
Z12 VDg1SIo80bB@j0V0VzS_@n1
R8
r1
!s85 0
31
R11
R9
R9
!i113 0
Z13 o-sv -timescale 1ns/1ns -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z14 !s92 -sv -timescale 1ns/1ns +incdir+uvc/clock_uvc+uvc/reset_uvc+uvc/execution_stage_uvc+Execution_Stage/tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z15 tCvgOpt 0
R1
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
Z16 L0 21 0
Vn10NPc7N51cYoQ?8Jz<Vl0
R8
r1
!s85 0
31
R11
R9
R9
!i113 0
R13
R14
R15
R1
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
!i10b 1
!s100 WZdRiiYLBH8VUYe5A]L@@3
In10NPc7N51cYoQ?8Jz<Vl0
S1
Z17 d//stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project
w1763119885
8Execution_Stage/tb/tb_pkg.sv
FExecution_Stage/tb/tb_pkg.sv
Z18 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
Z19 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
Z20 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
Z21 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
Z22 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
Z23 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
Z24 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
Z25 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
Z26 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
Z27 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
Z28 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
R3
Z29 Fuvc/clock_uvc/clock_config.svh
Z30 Fuvc/clock_uvc/clock_driver.svh
Z31 Fuvc/clock_uvc/clock_agent.svh
Z32 Fuvc/reset_uvc/reset_seq_item.svh
Z33 Fuvc/reset_uvc/reset_seq.svh
Z34 Fuvc/reset_uvc/reset_config.svh
Z35 Fuvc/reset_uvc/reset_driver.svh
Z36 Fuvc/reset_uvc/reset_monitor.svh
Z37 Fuvc/reset_uvc/reset_agent.svh
Fuvc/execution_stage_uvc/execution_stage_seq_item.svh
Fuvc/execution_stage_uvc/execution_stage_seq.svh
Fuvc/execution_stage_uvc/execution_stage_config.svh
Fuvc/execution_stage_uvc/execution_stage_driver.svh
Fuvc/execution_stage_uvc/execution_stage_monitor.svh
Fuvc/execution_stage_uvc/execution_stage_agent.svh
FExecution_Stage/tb/scoreboard.svh
FExecution_Stage/tb/top_config.svh
FExecution_Stage/tb/tb_env.svh
FExecution_Stage/tb/base_test.svh
FExecution_Stage/tb/basic_test.svh
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
Z38 L0 7 0
R12
R8
r1
!s85 0
31
R11
R9
R9
!i113 0
R13
R14
R15
R1
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
Z39 L0 4 0
R12
R8
r1
!s85 0
31
R11
R9
R9
!i113 0
R13
R14
R15
R1
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
Z40 L0 9 0
R8
31
R11
R9
R9
!i113 0
R13
R14
R15
R1
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
Z41 L0 12 66
R8
31
R11
R9
R9
!i113 0
R13
R14
R15
R1
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
Z42 L0 6 0
V;kCkdC=>ACWgM9Eg]EWFD3
R8
r1
!s85 0
31
R11
R9
R9
!i113 0
R13
R14
R15
R1
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
R38
R12
R8
r1
!s85 0
31
R11
R9
R9
!i113 0
R13
R14
R15
R1
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
Z43 L0 3 0
R8
31
R11
R9
R9
!i113 0
R13
R14
R15
R1
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
!i113 0
R13
R14
R15
R1
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
R12
r1
!s85 0
!i10b 1
Z44 !s100 >h`a7ZQT]jO=GkB:[^0m`2
I?Z@VaEi@P>j1UPMm6FcXY1
Z45 !s105 alu_sv_unit
S1
R17
R5
8Execution_Stage/dut/alu.sv
FExecution_Stage/dut/alu.sv
>>>>>>> 442ec91d28d5b802ebc3a00fabab7ab933824572
R1
T_opt
!s11d tb_pkg H:/Documents/GitHub/IC-project/project/work 3 clock_if 1 H:/Documents/GitHub/IC-project/project/work reset_if 1 H:/Documents/GitHub/IC-project/project/work execution_stage_if 1 H:/Documents/GitHub/IC-project/project/work 
!s110 1762708490
VmKDGMV]MTJoJ8=0Kd1OU?0
Z46 04 6 4 work tb_top fast 0
=1-6c2b59f003ec-6910cc09-bd-2e58
R0
Z47 !s124 OEM100
Z48 o-quiet -auto_acc_if_foreign -work work
R15
n@_opt
Z49 OL;O;2022.1;75
R1
T_opt1
!s11d tb_pkg //stu.net.lth.se/ti8188be-s/Documents/github/project/work 3 clock_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/project/work reset_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/project/work execution_stage_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/project/work 
!s110 1763479561
V:zSi3P8dFZH8Nez?`U0O_1
R46
=1-6c2b59f41039-691c9007-209-507c
R0
R47
R48
R15
n@_opt1
R49
R1
T_opt2
Z50 !s11d tb_pkg //stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project/work 3 clock_if 1 //stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project/work reset_if 1 //stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project/work execution_stage_if 1 //stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project/work 
!s110 1763119894
VC641?6J7jH;752G]b[Pb51
R46
=1-6c2b59f41039-69171314-3c9-12e8
R0
R47
R48
R15
n@_opt2
R49
R1
T_opt3
R50
!s110 1763560962
VKaX_d^aR8me@T8ZQB?^AD3
R46
=1-6c2b59f4086b-691dce00-135-1ed8
R0
R47
R48
R15
n@_opt3
R49
R1
T_opt4
Z51 !s11d tb_pkg //stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Ex_in_out_uvcs/work 4 clock_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Ex_in_out_uvcs/work reset_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Ex_in_out_uvcs/work execution_stage_input_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Ex_in_out_uvcs/work execution_stage_output_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Ex_in_out_uvcs/work 
!s110 1765395435
VV[MgWAeQkJ[bMdV0[@bbK1
R46
=1-6c2b59f41039-6939cbe9-3c3-3914
R0
R47
R48
R15
n@_opt4
R49
R1
T_opt5
R51
!s110 1765454487
VB6di2KmeS;8?UYA=z=VYM1
R46
=1-6c2b59f4086b-693ab295-29b-24a4
R0
R47
R48
R15
n@_opt5
R49
R1
T_opt6
Z52 !s11d tb_pkg //stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project_Execution_Decode/work 6 clock_if 1 //stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project_Execution_Decode/work reset_if 1 //stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project_Execution_Decode/work execution_stage_input_if 1 //stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project_Execution_Decode/work execution_stage_output_if 1 //stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project_Execution_Decode/work decode_stage_input_if 1 //stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project_Execution_Decode/work decode_stage_output_if 1 //stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project_Execution_Decode/work 
!s110 1765725389
VbW0d;^m`:k7hmgUV[7LeQ2
R46
=1-6c2b59f0305c-693ed4cb-dd-238c
R0
R47
R48
R15
n@_opt6
R49
R1
T_opt7
!s11d tb_pkg //stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Execution_Decode/work 6 clock_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Execution_Decode/work reset_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Execution_Decode/work execution_stage_input_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Execution_Decode/work execution_stage_output_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Execution_Decode/work decode_stage_input_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Execution_Decode/work decode_stage_output_if 1 //stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Execution_Decode/work 
!s110 1765826869
V:<0iQ>lX;h0B7@]N1<17Y0
R46
=1-6c2b59f4086b-69406133-2c9-46d8
R0
R47
R48
R15
n@_opt7
R49
R1
T_opt8
R52
!s110 1765893652
Vm:QDZK`m2;;len6edL3;J2
R46
=1-6c2b59f03066-69416611-27e-2c94
R0
R47
R48
R15
n@_opt8
R49
valu
Z53 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z54 DXx4 work 6 common 0 22 2A8XU7BB6zEzcCgb[X6Mh0
DXx4 work 11 alu_sv_unit 0 22 04]U^nVoc5>k4WcG5@Oij1
Z55 !s110 1765893643
R12
r1
!s85 0
!i10b 1
R44
IUa?0C49f?n921@J6IHFan3
R45
S1
Z56 d//stu.net.lth.se/vi0501he-s/Documents/GitHub/IC-project/project_Execution_Decode
Z57 w1765461834
Z58 8Ex_De_Stage/dut/alu.sv
Z59 FEx_De_Stage/dut/alu.sv
!i122 508
R7
R8
31
Z60 !s108 1765893642.000000
Z61 !s107 Ex_De_Stage/tb/ExDeStage_04.svh|Ex_De_Stage/tb/ExDeStage_03.svh|Ex_De_Stage/tb/ExDeStage_02.svh|Ex_De_Stage/tb/ExDeStage_01.svh|Ex_De_Stage/tb/ExDeStage_00.svh|Ex_De_Stage/tb/tb_env.svh|Ex_De_Stage/tb/top_config.svh|Ex_De_Stage/tb/scoreboard.svh|uvc/decode_stage_output_uvc/decode_stage_output_agent.svh|uvc/decode_stage_output_uvc/decode_stage_output_monitor.svh|uvc/decode_stage_output_uvc/decode_stage_output_config.svh|uvc/decode_stage_output_uvc/decode_stage_output_seq_item.svh|uvc/decode_stage_input_uvc/decode_stage_input_agent.svh|uvc/decode_stage_input_uvc/decode_stage_input_monitor.svh|uvc/decode_stage_input_uvc/decode_stage_input_driver.svh|uvc/decode_stage_input_uvc/decode_stage_input_config.svh|uvc/decode_stage_input_uvc/decode_stage_input_seq.svh|uvc/decode_stage_input_uvc/decode_stage_input_seq_item.svh|uvc/execution_stage_uvc_output/execution_stage_output_agent.svh|uvc/execution_stage_uvc_output/execution_stage_output_monitor.svh|uvc/execution_stage_uvc_output/execution_stage_output_config.svh|uvc/execution_stage_uvc_output/execution_stage_output_seq_item.svh|uvc/execution_stage_uvc_input/execution_stage_input_agent.svh|uvc/execution_stage_uvc_input/execution_stage_input_monitor.svh|uvc/execution_stage_uvc_input/execution_stage_input_driver.svh|uvc/execution_stage_uvc_input/execution_stage_input_config.svh|uvc/execution_stage_uvc_input/execution_stage_input_seq.svh|uvc/execution_stage_uvc_input/execution_stage_input_seq_item.svh|uvc/reset_uvc/reset_agent.svh|uvc/reset_uvc/reset_monitor.svh|uvc/reset_uvc/reset_driver.svh|uvc/reset_uvc/reset_config.svh|uvc/reset_uvc/reset_seq.svh|uvc/reset_uvc/reset_seq_item.svh|uvc/clock_uvc/clock_agent.svh|uvc/clock_uvc/clock_driver.svh|uvc/clock_uvc/clock_config.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|Ex_De_Stage/tb/tb_top.sv|Ex_De_Stage/tb/tb_pkg.sv|uvc/decode_stage_output_uvc/decode_stage_output_if.sv|uvc/decode_stage_input_uvc/decode_stage_input_if.sv|uvc/execution_stage_uvc_output/execution_stage_output_if.sv|uvc/execution_stage_uvc_input/execution_stage_input_if.sv|uvc/reset_uvc/reset_if.sv|uvc/clock_uvc/clock_if.sv|Ex_De_Stage/dut/register_file.sv|Ex_De_Stage/dut/pc_resolver.sv|Ex_De_Stage/dut/control.sv|Ex_De_Stage/dut/branch_decider.sv|Ex_De_Stage/dut/decode_stage.sv|Ex_De_Stage/dut/execute_stage.sv|Ex_De_Stage/dut/common.sv|Ex_De_Stage/dut/alu.sv|
Z62 !s90 -reportprogress|300|-sv|-timescale|1ns/1ns|+incdir+uvc/clock_uvc|+incdir+uvc/reset_uvc|+incdir+uvc/execution_stage_uvc_input|+incdir+uvc/execution_stage_uvc_output|+incdir+uvc/decode_stage_input_uvc|+incdir+uvc/decode_stage_output_uvc|Ex_De_Stage/dut/alu.sv|Ex_De_Stage/dut/common.sv|Ex_De_Stage/dut/execute_stage.sv|Ex_De_Stage/dut/decode_stage.sv|Ex_De_Stage/dut/branch_decider.sv|Ex_De_Stage/dut/control.sv|Ex_De_Stage/dut/pc_resolver.sv|Ex_De_Stage/dut/register_file.sv|uvc/clock_uvc/clock_if.sv|uvc/reset_uvc/reset_if.sv|uvc/execution_stage_uvc_input/execution_stage_input_if.sv|uvc/execution_stage_uvc_output/execution_stage_output_if.sv|uvc/decode_stage_input_uvc/decode_stage_input_if.sv|uvc/decode_stage_output_uvc/decode_stage_output_if.sv|+incdir+Ex_De_Stage/tb|Ex_De_Stage/tb/tb_pkg.sv|Ex_De_Stage/tb/tb_top.sv|
!i113 0
R13
Z63 !s92 -sv -timescale 1ns/1ns +incdir+uvc/clock_uvc +incdir+uvc/reset_uvc +incdir+uvc/execution_stage_uvc_input +incdir+uvc/execution_stage_uvc_output +incdir+uvc/decode_stage_input_uvc +incdir+uvc/decode_stage_output_uvc +incdir+Ex_De_Stage/tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R15
Xalu_sv_unit
R53
R54
R55
V04]U^nVoc5>k4WcG5@Oij1
r1
!s85 0
!i10b 1
!s100 @NE[36Q=H<_9C?eEX=_HZ0
I04]U^nVoc5>k4WcG5@Oij1
!i103 1
S1
R56
R57
R58
R59
!i122 508
R43
R8
31
R60
R61
R62
!i113 0
R13
R63
R15
vbranch_decider
R53
R54
DXx4 work 22 branch_decider_sv_unit 0 22 e[U;3z[SJO5HX6da>G_U]3
R55
R12
r1
!s85 0
!i10b 1
!s100 Ui[mI4M[eI>V?EKFDZG9^1
I:dC9?XVz6mb?o4=jNnm2z0
!s105 branch_decider_sv_unit
S1
R56
R57
Z64 8Ex_De_Stage/dut/branch_decider.sv
Z65 FEx_De_Stage/dut/branch_decider.sv
!i122 508
L0 10 59
R8
31
R60
R61
R62
!i113 0
R13
R63
R15
Xbranch_decider_sv_unit
R53
R54
R55
Ve[U;3z[SJO5HX6da>G_U]3
r1
!s85 0
!i10b 1
!s100 ?@EzXdJ^gZ8lHkSnbG8YT3
Ie[U;3z[SJO5HX6da>G_U]3
!i103 1
S1
R56
R57
R64
R65
!i122 508
L0 8 0
R8
31
R60
R61
R62
!i113 0
R13
R63
R15
Yclock_if
R53
R55
!i10b 1
!s100 6m1@6IG<LH;_n>D3O5^DD2
Ij7a<N3K@9DAHk=:9WVzKi3
S1
R56
w1765461836
8uvc/clock_uvc/clock_if.sv
Fuvc/clock_uvc/clock_if.sv
!i122 508
R38
R12
R8
r1
!s85 0
31
R60
R61
R62
!i113 0
R13
R63
R15
Xcommon
R53
R55
!i10b 1
!s100 YY48TA6?K<lR_FN>MlSKk1
I2A8XU7BB6zEzcCgb[X6Mh0
S1
R56
R57
8Ex_De_Stage/dut/common.sv
FEx_De_Stage/dut/common.sv
!i122 508
R42
V2A8XU7BB6zEzcCgb[X6Mh0
R8
r1
!s85 0
31
R60
R61
R62
!i113 0
R13
R63
R15
vcontrol
R53
R54
DXx4 work 15 control_sv_unit 0 22 eWmlREPLgnFkUQPaS]nf40
R55
R12
r1
!s85 0
!i10b 1
!s100 F6Y;66Dkf@32YeOA>8ig41
IF><98@nE@B;<lgV^U_PLd2
!s105 control_sv_unit
S1
R56
R57
Z66 8Ex_De_Stage/dut/control.sv
Z67 FEx_De_Stage/dut/control.sv
!i122 508
L0 12 374
R8
31
R60
R61
R62
!i113 0
R13
R63
R15
Xcontrol_sv_unit
R53
R54
R55
VeWmlREPLgnFkUQPaS]nf40
r1
!s85 0
!i10b 1
!s100 jYAmJW1@Ed8YBMF?zcW3i2
IeWmlREPLgnFkUQPaS]nf40
!i103 1
S1
R56
R57
R66
R67
!i122 508
R40
R8
31
R60
R61
R62
!i113 0
R13
R63
R15
vdecode_stage
R53
R54
DXx4 work 20 decode_stage_sv_unit 0 22 Qc>_U5cJ<CNa1`bW;[7e`2
R55
R12
r1
!s85 0
!i10b 1
!s100 FF8_md[C?:F6C1WOe[fGN2
IzhG0KB9[Whm_<n>[^NCnQ3
!s105 decode_stage_sv_unit
S1
R56
Z68 w1765725825
Z69 8Ex_De_Stage/dut/decode_stage.sv
Z70 FEx_De_Stage/dut/decode_stage.sv
!i122 508
L0 14 111
R8
31
R60
R61
R62
!i113 0
R13
R63
R15
Ydecode_stage_input_if
R53
R54
R55
!i10b 1
!s100 fkDnoEgeZB>CiOa2_GzgD2
I4kWCg@O?SP_QH0aN8h[FN2
S1
R56
Z71 w1765885811
8uvc/decode_stage_input_uvc/decode_stage_input_if.sv
Fuvc/decode_stage_input_uvc/decode_stage_input_if.sv
!i122 508
R39
R12
R8
r1
!s85 0
31
R60
R61
R62
!i113 0
R13
R63
R15
Ydecode_stage_output_if
R53
R54
R55
!i10b 1
!s100 >FP_GeM5gW?HmB]8`XcbZ3
I8U2L]LLFeXSCUmK[om=<?3
S1
R56
w1765467033
8uvc/decode_stage_output_uvc/decode_stage_output_if.sv
Fuvc/decode_stage_output_uvc/decode_stage_output_if.sv
!i122 508
R39
R12
R8
r1
!s85 0
31
R60
R61
R62
!i113 0
R13
R63
R15
Xdecode_stage_sv_unit
R53
R54
R55
VQc>_U5cJ<CNa1`bW;[7e`2
r1
!s85 0
!i10b 1
!s100 Ioi3ITFHE^[BESTcJdGHn3
IQc>_U5cJ<CNa1`bW;[7e`2
!i103 1
S1
R56
R68
R69
R70
!i122 508
L0 11 0
R8
31
R60
R61
R62
!i113 0
R13
R63
R15
vexecute_stage
R53
R54
DXx4 work 21 execute_stage_sv_unit 0 22 2HQB1U;^mB60@ba>:7bYH0
R55
R12
r1
!s85 0
!i10b 1
!s100 YmAf[?iOeH6IJ]X:D?:ZF2
I<FeOeL<BS2S6]4F`=aoog3
!s105 execute_stage_sv_unit
S1
R56
Z72 w1765461835
Z73 8Ex_De_Stage/dut/execute_stage.sv
Z74 FEx_De_Stage/dut/execute_stage.sv
!i122 508
R41
R8
31
R60
R61
R62
!i113 0
R13
R63
R15
Xexecute_stage_sv_unit
R53
R54
R55
V2HQB1U;^mB60@ba>:7bYH0
r1
!s85 0
!i10b 1
!s100 SZ`4Clac?@]IC:]dEY71o3
I2HQB1U;^mB60@ba>:7bYH0
!i103 1
S1
R56
R72
R73
R74
!i122 508
R40
R8
31
R60
R61
R62
!i113 0
R13
R63
R15
Yexecution_stage_if
R53
DXx4 work 6 common 0 22 ;kCkdC=>ACWgM9Eg]EWFD3
!s110 1764687196
!i10b 1
!s100 6e>77]^NajDTnH83_6I2X3
IQkO8Kg5DbA1jV0gMZcDCc2
S1
d//stu.net.lth.se/ti8188be-s/Documents/github/IC-project/project_Ex
w1764088414
8uvc/execution_stage_uvc/execution_stage_if.sv
Fuvc/execution_stage_uvc/execution_stage_if.sv
!i122 268
R39
R12
R8
r1
!s85 0
31
!s108 1764687196.000000
!s107 Execution_Stage/tb/basic_test.svh|Execution_Stage/tb/ExStage_06.svh|Execution_Stage/tb/ExStage_05.svh|Execution_Stage/tb/ExStage_04.svh|Execution_Stage/tb/ExStage_03.svh|Execution_Stage/tb/ExStage_02.svh|Execution_Stage/tb/ExStage_01.svh|Execution_Stage/tb/ExStage_00.svh|Execution_Stage/tb/tb_env.svh|Execution_Stage/tb/top_config.svh|Execution_Stage/tb/scoreboard.svh|uvc/execution_stage_uvc/execution_stage_agent.svh|uvc/execution_stage_uvc/execution_stage_monitor.svh|uvc/execution_stage_uvc/execution_stage_driver.svh|uvc/execution_stage_uvc/execution_stage_config.svh|uvc/execution_stage_uvc/execution_stage_seq.svh|uvc/execution_stage_uvc/execution_stage_seq_item.svh|uvc/reset_uvc/reset_agent.svh|uvc/reset_uvc/reset_monitor.svh|uvc/reset_uvc/reset_driver.svh|uvc/reset_uvc/reset_config.svh|uvc/reset_uvc/reset_seq.svh|uvc/reset_uvc/reset_seq_item.svh|uvc/clock_uvc/clock_agent.svh|uvc/clock_uvc/clock_driver.svh|uvc/clock_uvc/clock_config.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|Execution_Stage/tb/tb_top.sv|Execution_Stage/tb/tb_pkg.sv|Execution_Stage/dut/alu.sv|Execution_Stage/dut/execute_stage.sv|uvc/execution_stage_uvc/execution_stage_if.sv|uvc/reset_uvc/reset_if.sv|uvc/clock_uvc/clock_if.sv|Execution_Stage/dut/common.sv|
R10
!i113 0
R13
R14
R15
Yexecution_stage_input_if
R53
R54
R55
!i10b 1
!s100 l@^2a1S<HNRG^e7]:RQJK1
IF3l[`a`n<SeK_NFIBSGZl1
S1
R56
R71
8uvc/execution_stage_uvc_input/execution_stage_input_if.sv
Fuvc/execution_stage_uvc_input/execution_stage_input_if.sv
!i122 508
R39
R12
R8
r1
!s85 0
31
R60
R61
R62
!i113 0
R13
R63
R15
Yexecution_stage_output_if
R53
R54
R55
!i10b 1
!s100 VfVSk2[9^6ANQ`i`<FRIL2
IbgG19YGXHKY4fWI6Q2a^02
S1
R56
Z75 w1765461837
8uvc/execution_stage_uvc_output/execution_stage_output_if.sv
Fuvc/execution_stage_uvc_output/execution_stage_output_if.sv
!i122 508
R39
R12
R8
r1
!s85 0
31
R60
R61
R62
!i113 0
R13
R63
R15
vpc_resolver
R53
R54
DXx4 work 19 pc_resolver_sv_unit 0 22 k0?Cb@oX:cznHo^5EzlIm0
R55
R12
r1
!s85 0
!i10b 1
!s100 fc81:Z8`LRFQ_lR^YUFAd1
IPbffX8NEMlCQSW_KMJk:_2
!s105 pc_resolver_sv_unit
S1
R56
R72
Z76 8Ex_De_Stage/dut/pc_resolver.sv
Z77 FEx_De_Stage/dut/pc_resolver.sv
!i122 508
L0 12 50
R8
31
R60
R61
R62
!i113 0
R13
R63
R15
Xpc_resolver_sv_unit
R53
R54
R55
Vk0?Cb@oX:cznHo^5EzlIm0
r1
!s85 0
!i10b 1
!s100 m4jD1ElgeGbhij[c=I8IH2
Ik0?Cb@oX:cznHo^5EzlIm0
!i103 1
S1
R56
R72
R76
R77
!i122 508
R40
R8
31
R60
R61
R62
!i113 0
R13
R63
R15
vregister_file
R53
R55
!i10b 1
!s100 ^<oLN0I4bjONV8c_[`ae73
IX[FlYK_U3J_Lzc]7H[=<A1
S1
R56
R72
8Ex_De_Stage/dut/register_file.sv
FEx_De_Stage/dut/register_file.sv
!i122 508
L0 4 69
R12
R8
r1
!s85 0
31
R60
R61
R62
!i113 0
R13
R63
R15
Yreset_if
R53
R55
!i10b 1
!s100 E_Z6WbWNCUAkmFhncVEX33
Ia4IfaXoVQ0C1kNLkF9fUA3
S1
R56
R75
8uvc/reset_uvc/reset_if.sv
Fuvc/reset_uvc/reset_if.sv
!i122 508
R38
R12
R8
r1
!s85 0
31
R60
R61
R62
!i113 0
R13
R63
R15
Xtb_pkg
!s115 decode_stage_output_if
!s115 decode_stage_input_if
!s115 execution_stage_output_if
!s115 execution_stage_input_if
!s115 reset_if
!s115 clock_if
Z78 DXx6 mtiUvm 7 uvm_pkg 0 22 8V[`8]Q0W57le7Z>zYaAj1
R53
R54
R55
!i10b 1
!s100 f[cA^Ao4SE73P[PQa]_[83
IlXakN0InMjeMA4ZT6]HmS0
S1
R56
w1765893640
8Ex_De_Stage/tb/tb_pkg.sv
FEx_De_Stage/tb/tb_pkg.sv
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R3
R29
R30
R31
R32
R33
R34
R35
R36
R37
Fuvc/execution_stage_uvc_input/execution_stage_input_seq_item.svh
Fuvc/execution_stage_uvc_input/execution_stage_input_seq.svh
Fuvc/execution_stage_uvc_input/execution_stage_input_config.svh
Fuvc/execution_stage_uvc_input/execution_stage_input_driver.svh
Fuvc/execution_stage_uvc_input/execution_stage_input_monitor.svh
Fuvc/execution_stage_uvc_input/execution_stage_input_agent.svh
Fuvc/execution_stage_uvc_output/execution_stage_output_seq_item.svh
Fuvc/execution_stage_uvc_output/execution_stage_output_config.svh
Fuvc/execution_stage_uvc_output/execution_stage_output_monitor.svh
Fuvc/execution_stage_uvc_output/execution_stage_output_agent.svh
Fuvc/decode_stage_input_uvc/decode_stage_input_seq_item.svh
Fuvc/decode_stage_input_uvc/decode_stage_input_seq.svh
Fuvc/decode_stage_input_uvc/decode_stage_input_config.svh
Fuvc/decode_stage_input_uvc/decode_stage_input_driver.svh
Fuvc/decode_stage_input_uvc/decode_stage_input_monitor.svh
Fuvc/decode_stage_input_uvc/decode_stage_input_agent.svh
Fuvc/decode_stage_output_uvc/decode_stage_output_seq_item.svh
Fuvc/decode_stage_output_uvc/decode_stage_output_config.svh
Fuvc/decode_stage_output_uvc/decode_stage_output_monitor.svh
Fuvc/decode_stage_output_uvc/decode_stage_output_agent.svh
FEx_De_Stage/tb/scoreboard.svh
FEx_De_Stage/tb/top_config.svh
FEx_De_Stage/tb/tb_env.svh
FEx_De_Stage/tb/ExDeStage_00.svh
FEx_De_Stage/tb/ExDeStage_01.svh
FEx_De_Stage/tb/ExDeStage_02.svh
FEx_De_Stage/tb/ExDeStage_03.svh
FEx_De_Stage/tb/ExDeStage_04.svh
!i122 508
R16
VlXakN0InMjeMA4ZT6]HmS0
R8
r1
!s85 0
31
R60
R61
R62
!i113 0
R13
R63
R15
vtb_top
R78
R53
R54
DXx4 work 6 tb_pkg 0 22 lXakN0InMjeMA4ZT6]HmS0
R55
!i10b 1
!s100 oVkF;]3l^?DQ0=0RNoLH=1
IGPNTXcJ<KRDR@J3024C?E3
S1
R56
R71
8Ex_De_Stage/tb/tb_top.sv
FEx_De_Stage/tb/tb_top.sv
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R3
!i122 508
L0 16 6699
R12
R8
r1
!s85 0
31
R60
R61
R62
!i113 0
R13
R63
R15
