// Seed: 2958578771
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    output wor id_3,
    input tri id_4,
    input uwire id_5
);
  wire id_7;
  wire id_8, id_9;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input wand id_2,
    input tri1 id_3,
    output tri0 id_4,
    output logic id_5,
    input tri1 id_6,
    output wor id_7,
    input wand id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    output tri0 id_12,
    input supply0 id_13
);
  always @(negedge 1 == 1) begin : LABEL_0
    id_5 <= 1;
  end
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_7,
      id_9,
      id_9
  );
  wire id_15;
endmodule
