vendor_name = ModelSim
source_file = 1, C:/Users/sadzi/Desktop/LAB11/programski_brojac.vhd
source_file = 1, C:/Users/sadzi/Desktop/LAB11/moj_procesor.vhd
source_file = 1, C:/Users/sadzi/Desktop/LAB11/rom.vhd
source_file = 1, C:/Users/sadzi/Desktop/LAB11/stack.vhd
source_file = 1, C:/Users/sadzi/Desktop/LAB11/registar_stanja.vhd
source_file = 1, C:/Users/sadzi/Desktop/LAB11/I_R.vhd
source_file = 1, C:/Users/sadzi/Desktop/LAB11/u_jed.vhd
source_file = 1, C:/Users/sadzi/Desktop/LAB11/RAM_Rn_Ak.vhd
source_file = 1, C:/Users/sadzi/Desktop/LAB11/alu.vhd
source_file = 1, C:/Users/sadzi/Desktop/LAB11/db/moj_procesor.cbx.xml
source_file = 1, d:/web edition v13.0.0.156-20180927t112242z-003/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/web edition v13.0.0.156-20180927t112242z-003/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/web edition v13.0.0.156-20180927t112242z-003/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/web edition v13.0.0.156-20180927t112242z-003/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = moj_procesor
instance = comp, \clk~input\, clk~input, moj_procesor, 1
instance = comp, \reset~input\, reset~input, moj_procesor, 1
