// Seed: 676418394
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  initial begin
    id_1 = id_4;
  end
  logic id_4;
  assign id_4 = 1;
  logic id_5;
  specify
    (id_6 => id_7) = (id_7  : id_1 + 1'b0 : id_3, 1);
    specparam id_8 = id_4;
  endspecify
endmodule
