[
 {
  "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
  "InstLine" : 7,
  "InstName" : "Briey",
  "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
  "ModuleLine" : 7,
  "ModuleName" : "Briey",
  "SubInsts" : [
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 848,
    "InstName" : "io_asyncReset_buffercc",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 13413,
    "ModuleName" : "BufferCC"
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 853,
    "InstName" : "resetCtrl_axiReset_buffercc",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 13413,
    "ModuleName" : "BufferCC"
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 858,
    "InstName" : "axi_ram",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 13051,
    "ModuleName" : "Axi4SharedOnChipRam"
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 885,
    "InstName" : "axi_sdramCtrl",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 12574,
    "ModuleName" : "Axi4SharedSdramCtrl",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 12742,
      "InstName" : "ctrl",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 17315,
      "ModuleName" : "SdramCtrl",
      "SubInsts" : [
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 17590,
        "InstName" : "chip_backupIn_fifo",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 19975,
        "ModuleName" : "StreamFifoLowLatency_4",
        "SubInsts" : [
         {
          "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "InstLine" : 20001,
          "InstName" : "fifo",
          "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "ModuleLine" : 20268,
          "ModuleName" : "StreamFifo_6"
         }
        ]
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 923,
    "InstName" : "axi_ddr3Ctrl",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 12313,
    "ModuleName" : "Paski_GowinDDR_AXI4",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 12419,
      "InstName" : "gowin_DDR3",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v",
      "ModuleLine" : 21222,
      "ModuleName" : "DDR3_Memory_Interface_Top",
      "SubInsts" : [
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v",
        "InstLine" : 21307,
        "InstName" : "gw3_top",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v",
        "ModuleLine" : 1,
        "ModuleName" : "~GW_DDR3_PHY_MC.DDR3_Memory_Interface_Top"
       }
      ]
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 12461,
      "InstName" : "i4",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/gowin_pll/gowin_pll.v",
      "ModuleLine" : 10,
      "ModuleName" : "Gowin_PLL"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 12473,
      "InstName" : "axiController",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16738,
      "ModuleName" : "Paski_GowinDDR_AXI4WithCache"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 12512,
      "InstName" : "controller",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16523,
      "ModuleName" : "Paski_GowinDDR14_Controller",
      "SubInsts" : [
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 16607,
        "InstName" : "cmd_fifo",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 19687,
        "ModuleName" : "StreamFifoCC_1",
        "SubInsts" : [
         {
          "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "InstLine" : 19800,
          "InstName" : "popToPushGray_buffercc",
          "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "ModuleLine" : 20244,
          "ModuleName" : "BufferCC_17"
         },
         {
          "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "InstLine" : 19806,
          "InstName" : "bufferCC_20",
          "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "ModuleLine" : 20220,
          "ModuleName" : "BufferCC_18"
         },
         {
          "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "InstLine" : 19812,
          "InstName" : "pushToPopGray_buffercc",
          "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "ModuleLine" : 20196,
          "ModuleName" : "BufferCC_19"
         }
        ]
       },
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 16630,
        "InstName" : "rsp_fifo",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 19487,
        "ModuleName" : "StreamFifoCC_2",
        "SubInsts" : [
         {
          "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "InstLine" : 19571,
          "InstName" : "popToPushGray_buffercc",
          "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "ModuleLine" : 20172,
          "ModuleName" : "BufferCC_14"
         },
         {
          "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "InstLine" : 19577,
          "InstName" : "bufferCC_20",
          "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "ModuleLine" : 20148,
          "ModuleName" : "BufferCC_15"
         },
         {
          "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "InstLine" : 19583,
          "InstName" : "pushToPopGray_buffercc",
          "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "ModuleLine" : 20124,
          "ModuleName" : "BufferCC_16"
         }
        ]
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 966,
    "InstName" : "axi_apbBridge",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 12087,
    "ModuleName" : "Axi4SharedToApb3Bridge"
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1001,
    "InstName" : "axi_gpioACtrl",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 11995,
    "ModuleName" : "Apb3Gpio",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 12022,
      "InstName" : "io_gpio_read_buffercc",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16504,
      "ModuleName" : "BufferCC_5"
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1017,
    "InstName" : "axi_timerCtrl",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 11526,
    "ModuleName" : "PinsecTimerCtrl",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 11600,
      "InstName" : "io_external_buffercc",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16478,
      "ModuleName" : "BufferCC_4"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 11608,
      "InstName" : "prescaler_1",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16455,
      "ModuleName" : "Prescaler"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 11615,
      "InstName" : "timerA",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16409,
      "ModuleName" : "Timer"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 11624,
      "InstName" : "timerB",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16363,
      "ModuleName" : "Timer_1"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 11633,
      "InstName" : "timerC",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16363,
      "ModuleName" : "Timer_1"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 11642,
      "InstName" : "timerD",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16363,
      "ModuleName" : "Timer_1"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 11651,
      "InstName" : "interruptCtrl_1",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16336,
      "ModuleName" : "InterruptCtrl"
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1032,
    "InstName" : "axi_uartCtrl",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 11103,
    "ModuleName" : "Apb3UartCtrl",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 11206,
      "InstName" : "uartCtrl_1",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16205,
      "ModuleName" : "UartCtrl",
      "SubInsts" : [
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 16250,
        "InstName" : "tx",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 19247,
        "ModuleName" : "UartCtrlTx"
       },
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 16264,
        "InstName" : "rx",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 18953,
        "ModuleName" : "UartCtrlRx",
        "SubInsts" : [
         {
          "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "InstLine" : 19032,
          "InstName" : "io_rxd_buffercc",
          "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "ModuleLine" : 20100,
          "ModuleName" : "BufferCC_13"
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 11225,
      "InstName" : "bridge_write_streamUnbuffered_queueWithOccupancy",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16051,
      "ModuleName" : "StreamFifo"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 11238,
      "InstName" : "axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 16051,
      "ModuleName" : "StreamFifo"
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1046,
    "InstName" : "axi_vgaCtrl",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 10753,
    "ModuleName" : "Axi4VgaCtrl",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 10850,
      "InstName" : "dma",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 15567,
      "ModuleName" : "VideoDma",
      "SubInsts" : [
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 15691,
        "InstName" : "rspArea_fifo",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 18721,
        "ModuleName" : "StreamFifoCC",
        "SubInsts" : [
         {
          "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "InstLine" : 18823,
          "InstName" : "popToPushGray_buffercc",
          "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "ModuleLine" : 20076,
          "ModuleName" : "BufferCC_10"
         },
         {
          "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "InstLine" : 18829,
          "InstName" : "bufferCC_20",
          "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "ModuleLine" : 20052,
          "ModuleName" : "BufferCC_11"
         },
         {
          "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "InstLine" : 18835,
          "InstName" : "pushToPopGray_buffercc",
          "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
          "ModuleLine" : 20028,
          "ModuleName" : "BufferCC_12"
         }
        ]
       },
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 15706,
        "InstName" : "rspArea_frameClockArea_popCmdGray_buffercc",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 18702,
        "ModuleName" : "BufferCC_9"
       }
      ]
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 10872,
      "InstName" : "run_buffercc",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 15548,
      "ModuleName" : "BufferCC_3"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 10878,
      "InstName" : "vga_ctrl",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 15422,
      "ModuleName" : "VgaCtrl"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 10906,
      "InstName" : "pulseCCByToggle_1",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 15369,
      "ModuleName" : "PulseCCByToggle",
      "SubInsts" : [
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 15385,
        "InstName" : "bufferCC_20",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 18678,
        "ModuleName" : "BufferCC_7"
       },
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 15391,
        "InstName" : "inArea_target_buffercc",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 18654,
        "ModuleName" : "BufferCC_8"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1076,
    "InstName" : "axi_core_cpu",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 5608,
    "ModuleName" : "VexRiscv",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 7119,
      "InstName" : "IBusCachedPlugin_cache",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 15070,
      "ModuleName" : "InstructionCache"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 7163,
      "InstName" : "dataCache_1",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 14216,
      "ModuleName" : "DataCache"
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1111,
    "InstName" : "io_coreInterrupt_buffercc",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 5589,
    "ModuleName" : "BufferCC_2"
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1117,
    "InstName" : "jtagBridge_1",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 4837,
    "ModuleName" : "JtagBridge",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 4967,
      "InstName" : "flowCCByToggle_1",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 14143,
      "ModuleName" : "FlowCCByToggle",
      "SubInsts" : [
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 14168,
        "InstName" : "inputArea_target_buffercc",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 18628,
        "ModuleName" : "BufferCC_6"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1133,
    "InstName" : "systemDebugger_1",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 4750,
    "ModuleName" : "SystemDebugger"
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1153,
    "InstName" : "axi4ReadOnlyDecoder_2",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 4525,
    "ModuleName" : "Axi4ReadOnlyDecoder",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 4609,
      "InstName" : "errorSlave",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 14084,
      "ModuleName" : "Axi4ReadOnlyErrorSlave_1"
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1205,
    "InstName" : "dbus_axi_decoder",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 4113,
    "ModuleName" : "Axi4SharedDecoder",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 4280,
      "InstName" : "errorSlave",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 13995,
      "ModuleName" : "Axi4SharedErrorSlave"
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1314,
    "InstName" : "axi_vgaCtrl_io_axi_decoder",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 3942,
    "ModuleName" : "Axi4ReadOnlyDecoder_1",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 4007,
      "InstName" : "errorSlave",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 13938,
      "ModuleName" : "Axi4ReadOnlyErrorSlave"
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1351,
    "InstName" : "axi_ram_io_axi_arbiter",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 3612,
    "ModuleName" : "Axi4SharedArbiter",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 3762,
      "InstName" : "cmdArbiter",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 13844,
      "ModuleName" : "StreamArbiter_3"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 3792,
      "InstName" : "cmdRouteFork_thrown_translated_fifo",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 13809,
      "ModuleName" : "StreamFifoLowLatency_3",
      "SubInsts" : [
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 13826,
        "InstName" : "fifo",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 18534,
        "ModuleName" : "StreamFifo_5"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1414,
    "InstName" : "axi_sdramCtrl_io_axi_arbiter",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 3233,
    "ModuleName" : "Axi4SharedArbiter_1",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 3406,
      "InstName" : "cmdArbiter",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 13660,
      "ModuleName" : "StreamArbiter_2"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 3444,
      "InstName" : "cmdRouteFork_thrown_translated_fifo",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 13809,
      "ModuleName" : "StreamFifoLowLatency_3",
      "SubInsts" : [
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 13826,
        "InstName" : "fifo",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 18534,
        "ModuleName" : "StreamFifo_5"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1490,
    "InstName" : "axi_ddr3Ctrl_io_axi_arbiter",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 2854,
    "ModuleName" : "Axi4SharedArbiter_2",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 3027,
      "InstName" : "cmdArbiter",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 13509,
      "ModuleName" : "StreamArbiter_1"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 3065,
      "InstName" : "cmdRouteFork_thrown_translated_fifo",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 13809,
      "ModuleName" : "StreamFifoLowLatency_3",
      "SubInsts" : [
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 13826,
        "InstName" : "fifo",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 18534,
        "ModuleName" : "StreamFifo_5"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1566,
    "InstName" : "axi_apbBridge_io_axi_arbiter",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 2590,
    "ModuleName" : "Axi4SharedArbiter_3",
    "SubInsts" : [
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 2707,
      "InstName" : "cmdArbiter",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 13433,
      "ModuleName" : "StreamArbiter"
     },
     {
      "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "InstLine" : 2728,
      "InstName" : "cmdRouteFork_thrown_translated_fifo",
      "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
      "ModuleLine" : 13809,
      "ModuleName" : "StreamFifoLowLatency_3",
      "SubInsts" : [
       {
        "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "InstLine" : 13826,
        "InstName" : "fifo",
        "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
        "ModuleLine" : 18534,
        "ModuleName" : "StreamFifo_5"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1616,
    "InstName" : "io_apb_decoder",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 2539,
    "ModuleName" : "Apb3Decoder"
   },
   {
    "InstFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "InstLine" : 1634,
    "InstName" : "apb3Router_1",
    "ModuleFile" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
    "ModuleLine" : 2428,
    "ModuleName" : "Apb3Router"
   }
  ]
 }
]