set projDir "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/planAhead"
set projName "alu8"
set topName top
set device xc6slx9-2tqg144
if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
create_project $projName "$projDir/$projName" -part $device
set_property design_mode RTL [get_filesets sources_1]
set verilogSources [list "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/mojo_top_0.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/alu8_1.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/reset_conditioner_2.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/multi_seven_seg_3.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/test_rig_4.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/arith8_5.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/compare8_6.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/boole8_7.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/shift_with_rotate_8.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/counter_9.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/seven_seg_10.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/decoder_11.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/pipeline_12.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/pipeline_12.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/pipeline_12.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/pipeline_12.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/pipeline_12.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/pipeline_12.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/pipeline_12.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/pipeline_12.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/adder_test_20.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/mul_test_21.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/boole_test_22.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/shift_test_23.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/cmp_test_24.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/adder_25.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/mul_26.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/shift8_27.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/adder_25.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v" "D:/Daniel/School/Pillar Year 1/50.002 - Computation Structures/1D Project/alu8/work/verilog/full_adder_29.v"]
import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
set ucfSources [list  "D:/Program\ Files/Mojo\ IDE/library/components/io_shield.ucf" "D:/Program\ Files/Mojo\ IDE/library/components/mojo.ucf"]
import_files -fileset [get_filesets constrs_1] -force -norecurse $ucfSources
set_property -name {steps.bitgen.args.More Options} -value {-g Binary:Yes -g Compress} -objects [get_runs impl_1]
set_property steps.map.args.mt on [get_runs impl_1]
set_property steps.map.args.pr b [get_runs impl_1]
set_property steps.par.args.mt on [get_runs impl_1]
update_compile_order -fileset sources_1
launch_runs -runs synth_1
wait_on_run synth_1
launch_runs -runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step Bitgen
wait_on_run impl_1
