{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604075108221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604075108227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 12:25:08 2020 " "Processing started: Fri Oct 30 12:25:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604075108227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075108227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_addi_Oct28 -c mejia_addi_Oct28 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_addi_Oct28 -c mejia_addi_Oct28" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075108227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604075108509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604075108509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Oct28-arch " "Found design unit 1: mejia_register32_Oct28-arch" {  } { { "mejia_register32_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_register32_Oct28.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075117280 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Oct28 " "Found entity 1: mejia_register32_Oct28" {  } { { "mejia_register32_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_register32_Oct28.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075117280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075117280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register16_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register16_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register16_Oct28-arch " "Found design unit 1: mejia_register16_Oct28-arch" {  } { { "mejia_register16_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_register16_Oct28.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075117281 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register16_Oct28 " "Found entity 1: mejia_register16_Oct28" {  } { { "mejia_register16_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_register16_Oct28.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075117281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075117281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_extend_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_extend_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_extend_Oct28-arch " "Found design unit 1: mejia_extend_Oct28-arch" {  } { { "mejia_extend_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_extend_Oct28.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075117281 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_extend_Oct28 " "Found entity 1: mejia_extend_Oct28" {  } { { "mejia_extend_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_extend_Oct28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075117281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075117281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_add_op_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_add_op_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_add_op_Oct28-arch " "Found design unit 1: mejia_add_op_Oct28-arch" {  } { { "mejia_add_op_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_add_op_Oct28.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075117282 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_add_op_Oct28 " "Found entity 1: mejia_add_op_Oct28" {  } { { "mejia_add_op_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_add_op_Oct28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075117282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075117282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_addi_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_addi_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_addi_Oct28-arch " "Found design unit 1: mejia_addi_Oct28-arch" {  } { { "mejia_addi_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075117283 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_addi_Oct28 " "Found entity 1: mejia_addi_Oct28" {  } { { "mejia_addi_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075117283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075117283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_addi_oct28_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_addi_oct28_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_addi_Oct28_tb-arch_tb " "Found design unit 1: mejia_addi_Oct28_tb-arch_tb" {  } { { "mejia_addi_Oct28_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075117284 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_addi_Oct28_tb " "Found entity 1: mejia_addi_Oct28_tb" {  } { { "mejia_addi_Oct28_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075117284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075117284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_addi_Oct28 " "Elaborating entity \"mejia_addi_Oct28\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604075117305 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin mejia_addi_Oct28.vhd(47) " "VHDL Signal Declaration warning at mejia_addi_Oct28.vhd(47): used explicit default value for signal \"cin\" because signal was never assigned a value" {  } { { "mejia_addi_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604075117307 "|mejia_addi_Oct28"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout mejia_addi_Oct28.vhd(48) " "Verilog HDL or VHDL warning at mejia_addi_Oct28.vhd(48): object \"cout\" assigned a value but never read" {  } { { "mejia_addi_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604075117307 "|mejia_addi_Oct28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register32_Oct28 mejia_register32_Oct28:REG_RS " "Elaborating entity \"mejia_register32_Oct28\" for hierarchy \"mejia_register32_Oct28:REG_RS\"" {  } { { "mejia_addi_Oct28.vhd" "REG_RS" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604075117437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register16_Oct28 mejia_register16_Oct28:IMM " "Elaborating entity \"mejia_register16_Oct28\" for hierarchy \"mejia_register16_Oct28:IMM\"" {  } { { "mejia_addi_Oct28.vhd" "IMM" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604075117471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_extend_Oct28 mejia_extend_Oct28:EXTEND " "Elaborating entity \"mejia_extend_Oct28\" for hierarchy \"mejia_extend_Oct28:EXTEND\"" {  } { { "mejia_addi_Oct28.vhd" "EXTEND" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604075117500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_add_op_Oct28 mejia_add_op_Oct28:ADDER " "Elaborating entity \"mejia_add_op_Oct28\" for hierarchy \"mejia_add_op_Oct28:ADDER\"" {  } { { "mejia_addi_Oct28.vhd" "ADDER" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604075117530 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604075118474 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604075119079 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604075119079 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604075119513 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604075119513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604075119513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604075119513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604075119547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 12:25:19 2020 " "Processing ended: Fri Oct 30 12:25:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604075119547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604075119547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604075119547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075119547 ""}
