

================================================================
== Vitis HLS Report for 'discardBitStreamLL'
================================================================
* Date:           Tue Oct  8 21:19:27 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.279 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%n_bits_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %n_bits_val"   --->   Operation 2 'read' 'n_bits_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%bits_cntr_read_6 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read"   --->   Operation 3 'read' 'bits_cntr_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%bitbuffer_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitbuffer_read"   --->   Operation 4 'read' 'bitbuffer_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n_bits_val_cast = zext i5 %n_bits_val_read"   --->   Operation 5 'zext' 'n_bits_val_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %n_bits_val_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:73]   --->   Operation 6 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.27ns)   --->   "%lshr_ln73 = lshr i32 %bitbuffer_read_2, i32 %zext_ln73" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:73]   --->   Operation 7 'lshr' 'lshr_ln73' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.84ns)   --->   "%sub_ln74 = sub i6 %bits_cntr_read_6, i6 %n_bits_val_cast" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:74]   --->   Operation 8 'sub' 'sub_ln74' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv = insertvalue i38 <undef>, i32 %lshr_ln73" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:75]   --->   Operation 9 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i38 %mrv, i6 %sub_ln74" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:75]   --->   Operation 10 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln75 = ret i38 %mrv_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:75]   --->   Operation 11 'ret' 'ret_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.279ns
The critical path consists of the following:
	wire read operation ('n_bits_val_read') on port 'n_bits_val' [4]  (0.000 ns)
	'lshr' operation 32 bit ('lshr_ln73', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:73) [9]  (1.279 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
