
Project_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b748  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a38  0800b908  0800b908  0000c908  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c340  0800c340  0000e294  2**0
                  CONTENTS
  4 .ARM          00000008  0800c340  0800c340  0000d340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c348  0800c348  0000e294  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c348  0800c348  0000d348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c34c  0800c34c  0000d34c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000294  20000000  0800c350  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014a4  20000294  0800c5e4  0000e294  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001738  0800c5e4  0000e738  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e294  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ab71  00000000  00000000  0000e2c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052e7  00000000  00000000  00038e35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b10  00000000  00000000  0003e120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016d8  00000000  00000000  0003fc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ffad  00000000  00000000  00041308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e4de  00000000  00000000  000712b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d8e5  00000000  00000000  0009f793  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001bd078  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061b8  00000000  00000000  001bd0bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 00013ed8  00000000  00000000  001c3274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  001d714c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000294 	.word	0x20000294
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800b8f0 	.word	0x0800b8f0

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000298 	.word	0x20000298
 80001fc:	0800b8f0 	.word	0x0800b8f0

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9a0 	b.w	8001010 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	460c      	mov	r4, r1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d14e      	bne.n	8000dfe <__udivmoddi4+0xaa>
 8000d60:	4694      	mov	ip, r2
 8000d62:	458c      	cmp	ip, r1
 8000d64:	4686      	mov	lr, r0
 8000d66:	fab2 f282 	clz	r2, r2
 8000d6a:	d962      	bls.n	8000e32 <__udivmoddi4+0xde>
 8000d6c:	b14a      	cbz	r2, 8000d82 <__udivmoddi4+0x2e>
 8000d6e:	f1c2 0320 	rsb	r3, r2, #32
 8000d72:	4091      	lsls	r1, r2
 8000d74:	fa20 f303 	lsr.w	r3, r0, r3
 8000d78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d7c:	4319      	orrs	r1, r3
 8000d7e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f f68c 	uxth.w	r6, ip
 8000d8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d92:	fb07 1114 	mls	r1, r7, r4, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb04 f106 	mul.w	r1, r4, r6
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x64>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000daa:	f080 8112 	bcs.w	8000fd2 <__udivmoddi4+0x27e>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 810f 	bls.w	8000fd2 <__udivmoddi4+0x27e>
 8000db4:	3c02      	subs	r4, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a59      	subs	r1, r3, r1
 8000dba:	fa1f f38e 	uxth.w	r3, lr
 8000dbe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dc2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dca:	fb00 f606 	mul.w	r6, r0, r6
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	d90a      	bls.n	8000de8 <__udivmoddi4+0x94>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dda:	f080 80fc 	bcs.w	8000fd6 <__udivmoddi4+0x282>
 8000dde:	429e      	cmp	r6, r3
 8000de0:	f240 80f9 	bls.w	8000fd6 <__udivmoddi4+0x282>
 8000de4:	4463      	add	r3, ip
 8000de6:	3802      	subs	r0, #2
 8000de8:	1b9b      	subs	r3, r3, r6
 8000dea:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11d      	cbz	r5, 8000dfa <__udivmoddi4+0xa6>
 8000df2:	40d3      	lsrs	r3, r2
 8000df4:	2200      	movs	r2, #0
 8000df6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d905      	bls.n	8000e0e <__udivmoddi4+0xba>
 8000e02:	b10d      	cbz	r5, 8000e08 <__udivmoddi4+0xb4>
 8000e04:	e9c5 0100 	strd	r0, r1, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e7f5      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000e0e:	fab3 f183 	clz	r1, r3
 8000e12:	2900      	cmp	r1, #0
 8000e14:	d146      	bne.n	8000ea4 <__udivmoddi4+0x150>
 8000e16:	42a3      	cmp	r3, r4
 8000e18:	d302      	bcc.n	8000e20 <__udivmoddi4+0xcc>
 8000e1a:	4290      	cmp	r0, r2
 8000e1c:	f0c0 80f0 	bcc.w	8001000 <__udivmoddi4+0x2ac>
 8000e20:	1a86      	subs	r6, r0, r2
 8000e22:	eb64 0303 	sbc.w	r3, r4, r3
 8000e26:	2001      	movs	r0, #1
 8000e28:	2d00      	cmp	r5, #0
 8000e2a:	d0e6      	beq.n	8000dfa <__udivmoddi4+0xa6>
 8000e2c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e30:	e7e3      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	f040 8090 	bne.w	8000f58 <__udivmoddi4+0x204>
 8000e38:	eba1 040c 	sub.w	r4, r1, ip
 8000e3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e40:	fa1f f78c 	uxth.w	r7, ip
 8000e44:	2101      	movs	r1, #1
 8000e46:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e4a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e4e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e56:	fb07 f006 	mul.w	r0, r7, r6
 8000e5a:	4298      	cmp	r0, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x11c>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x11a>
 8000e68:	4298      	cmp	r0, r3
 8000e6a:	f200 80cd 	bhi.w	8001008 <__udivmoddi4+0x2b4>
 8000e6e:	4626      	mov	r6, r4
 8000e70:	1a1c      	subs	r4, r3, r0
 8000e72:	fa1f f38e 	uxth.w	r3, lr
 8000e76:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e7a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e7e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e82:	fb00 f707 	mul.w	r7, r0, r7
 8000e86:	429f      	cmp	r7, r3
 8000e88:	d908      	bls.n	8000e9c <__udivmoddi4+0x148>
 8000e8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e8e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e92:	d202      	bcs.n	8000e9a <__udivmoddi4+0x146>
 8000e94:	429f      	cmp	r7, r3
 8000e96:	f200 80b0 	bhi.w	8000ffa <__udivmoddi4+0x2a6>
 8000e9a:	4620      	mov	r0, r4
 8000e9c:	1bdb      	subs	r3, r3, r7
 8000e9e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ea2:	e7a5      	b.n	8000df0 <__udivmoddi4+0x9c>
 8000ea4:	f1c1 0620 	rsb	r6, r1, #32
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	431f      	orrs	r7, r3
 8000eb0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eb4:	fa04 f301 	lsl.w	r3, r4, r1
 8000eb8:	ea43 030c 	orr.w	r3, r3, ip
 8000ebc:	40f4      	lsrs	r4, r6
 8000ebe:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec2:	0c38      	lsrs	r0, r7, #16
 8000ec4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ec8:	fbb4 fef0 	udiv	lr, r4, r0
 8000ecc:	fa1f fc87 	uxth.w	ip, r7
 8000ed0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ed4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ed8:	fb0e f90c 	mul.w	r9, lr, ip
 8000edc:	45a1      	cmp	r9, r4
 8000ede:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee2:	d90a      	bls.n	8000efa <__udivmoddi4+0x1a6>
 8000ee4:	193c      	adds	r4, r7, r4
 8000ee6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eea:	f080 8084 	bcs.w	8000ff6 <__udivmoddi4+0x2a2>
 8000eee:	45a1      	cmp	r9, r4
 8000ef0:	f240 8081 	bls.w	8000ff6 <__udivmoddi4+0x2a2>
 8000ef4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ef8:	443c      	add	r4, r7
 8000efa:	eba4 0409 	sub.w	r4, r4, r9
 8000efe:	fa1f f983 	uxth.w	r9, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f0e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d907      	bls.n	8000f26 <__udivmoddi4+0x1d2>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f1c:	d267      	bcs.n	8000fee <__udivmoddi4+0x29a>
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d965      	bls.n	8000fee <__udivmoddi4+0x29a>
 8000f22:	3b02      	subs	r3, #2
 8000f24:	443c      	add	r4, r7
 8000f26:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f2a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f2e:	eba4 040c 	sub.w	r4, r4, ip
 8000f32:	429c      	cmp	r4, r3
 8000f34:	46ce      	mov	lr, r9
 8000f36:	469c      	mov	ip, r3
 8000f38:	d351      	bcc.n	8000fde <__udivmoddi4+0x28a>
 8000f3a:	d04e      	beq.n	8000fda <__udivmoddi4+0x286>
 8000f3c:	b155      	cbz	r5, 8000f54 <__udivmoddi4+0x200>
 8000f3e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f42:	eb64 040c 	sbc.w	r4, r4, ip
 8000f46:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4a:	40cb      	lsrs	r3, r1
 8000f4c:	431e      	orrs	r6, r3
 8000f4e:	40cc      	lsrs	r4, r1
 8000f50:	e9c5 6400 	strd	r6, r4, [r5]
 8000f54:	2100      	movs	r1, #0
 8000f56:	e750      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000f58:	f1c2 0320 	rsb	r3, r2, #32
 8000f5c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f64:	fa24 f303 	lsr.w	r3, r4, r3
 8000f68:	4094      	lsls	r4, r2
 8000f6a:	430c      	orrs	r4, r1
 8000f6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f70:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f74:	fa1f f78c 	uxth.w	r7, ip
 8000f78:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f7c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f80:	0c23      	lsrs	r3, r4, #16
 8000f82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f86:	fb00 f107 	mul.w	r1, r0, r7
 8000f8a:	4299      	cmp	r1, r3
 8000f8c:	d908      	bls.n	8000fa0 <__udivmoddi4+0x24c>
 8000f8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f92:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f96:	d22c      	bcs.n	8000ff2 <__udivmoddi4+0x29e>
 8000f98:	4299      	cmp	r1, r3
 8000f9a:	d92a      	bls.n	8000ff2 <__udivmoddi4+0x29e>
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	4463      	add	r3, ip
 8000fa0:	1a5b      	subs	r3, r3, r1
 8000fa2:	b2a4      	uxth	r4, r4
 8000fa4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fa8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fb0:	fb01 f307 	mul.w	r3, r1, r7
 8000fb4:	42a3      	cmp	r3, r4
 8000fb6:	d908      	bls.n	8000fca <__udivmoddi4+0x276>
 8000fb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fbc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fc0:	d213      	bcs.n	8000fea <__udivmoddi4+0x296>
 8000fc2:	42a3      	cmp	r3, r4
 8000fc4:	d911      	bls.n	8000fea <__udivmoddi4+0x296>
 8000fc6:	3902      	subs	r1, #2
 8000fc8:	4464      	add	r4, ip
 8000fca:	1ae4      	subs	r4, r4, r3
 8000fcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fd0:	e739      	b.n	8000e46 <__udivmoddi4+0xf2>
 8000fd2:	4604      	mov	r4, r0
 8000fd4:	e6f0      	b.n	8000db8 <__udivmoddi4+0x64>
 8000fd6:	4608      	mov	r0, r1
 8000fd8:	e706      	b.n	8000de8 <__udivmoddi4+0x94>
 8000fda:	45c8      	cmp	r8, r9
 8000fdc:	d2ae      	bcs.n	8000f3c <__udivmoddi4+0x1e8>
 8000fde:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fe2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	e7a8      	b.n	8000f3c <__udivmoddi4+0x1e8>
 8000fea:	4631      	mov	r1, r6
 8000fec:	e7ed      	b.n	8000fca <__udivmoddi4+0x276>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	e799      	b.n	8000f26 <__udivmoddi4+0x1d2>
 8000ff2:	4630      	mov	r0, r6
 8000ff4:	e7d4      	b.n	8000fa0 <__udivmoddi4+0x24c>
 8000ff6:	46d6      	mov	lr, sl
 8000ff8:	e77f      	b.n	8000efa <__udivmoddi4+0x1a6>
 8000ffa:	4463      	add	r3, ip
 8000ffc:	3802      	subs	r0, #2
 8000ffe:	e74d      	b.n	8000e9c <__udivmoddi4+0x148>
 8001000:	4606      	mov	r6, r0
 8001002:	4623      	mov	r3, r4
 8001004:	4608      	mov	r0, r1
 8001006:	e70f      	b.n	8000e28 <__udivmoddi4+0xd4>
 8001008:	3e02      	subs	r6, #2
 800100a:	4463      	add	r3, ip
 800100c:	e730      	b.n	8000e70 <__udivmoddi4+0x11c>
 800100e:	bf00      	nop

08001010 <__aeabi_idiv0>:
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001014:	4b03      	ldr	r3, [pc, #12]	@ (8001024 <vApplicationGetIdleTaskMemory+0x10>)
 8001016:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001018:	4b03      	ldr	r3, [pc, #12]	@ (8001028 <vApplicationGetIdleTaskMemory+0x14>)
 800101a:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800101c:	2380      	movs	r3, #128	@ 0x80
 800101e:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	200004b0 	.word	0x200004b0
 8001028:	200002b0 	.word	0x200002b0

0800102c <StartSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensorTask */
void StartSensorTask(void const * argument)
{
 800102c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001030:	ed2d 8b02 	vpush	{d8}
    int16_t ay = xyz_accel[1];
    int16_t az = xyz_accel[2];

    float32_t square = 0.0f;

	osMutexWait(accelDataMutex, osWaitForever);
 8001034:	f8df 90c4 	ldr.w	r9, [pc, #196]	@ 80010fc <StartSensorTask+0xd0>
	if (ax != 0 || ay != 0 || az != 0) {
		arm_sqrt_f32((float32_t)((ax * ax + az * az) * 57), &square);
		roll = atan2((double)ay, (double)square) * 57;
 8001038:	2600      	movs	r6, #0
 800103a:	4f2d      	ldr	r7, [pc, #180]	@ (80010f0 <StartSensorTask+0xc4>)

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 800103c:	f04f 0a00 	mov.w	sl, #0
 8001040:	e036      	b.n	80010b0 <StartSensorTask+0x84>
		arm_sqrt_f32((float32_t)((ax * ax + az * az) * 57), &square);
 8001042:	fb05 f505 	mul.w	r5, r5, r5
 8001046:	fb04 5404 	mla	r4, r4, r4, r5
 800104a:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
 800104e:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8001052:	ee07 4a90 	vmov	s15, r4
 8001056:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
    if (in >= 0.0f)
 800105a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001062:	db42      	blt.n	80010ea <StartSensorTask+0xbe>
      *pOut = sqrtf(in);
 8001064:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8001068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106c:	d438      	bmi.n	80010e0 <StartSensorTask+0xb4>
 800106e:	eef1 7ac0 	vsqrt.f32	s15, s0
		roll = atan2((double)ay, (double)square) * 57;
 8001072:	ee17 0a90 	vmov	r0, s15
 8001076:	f7ff fa7f 	bl	8000578 <__aeabi_f2d>
 800107a:	ec41 0b18 	vmov	d8, r0, r1
 800107e:	4640      	mov	r0, r8
 8001080:	f7ff fa68 	bl	8000554 <__aeabi_i2d>
 8001084:	eeb0 1a48 	vmov.f32	s2, s16
 8001088:	eef0 1a68 	vmov.f32	s3, s17
 800108c:	ec41 0b10 	vmov	d0, r0, r1
 8001090:	f00a f9a0 	bl	800b3d4 <atan2>
 8001094:	ec51 0b10 	vmov	r0, r1, d0
 8001098:	4632      	mov	r2, r6
 800109a:	463b      	mov	r3, r7
 800109c:	f7ff fac4 	bl	8000628 <__aeabi_dmul>
 80010a0:	f7ff fdba 	bl	8000c18 <__aeabi_d2f>
 80010a4:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <StartSensorTask+0xc8>)
 80010a6:	6018      	str	r0, [r3, #0]
	}
    osMutexRelease(accelDataMutex);
 80010a8:	f8d9 0000 	ldr.w	r0, [r9]
 80010ac:	f004 f888 	bl	80051c0 <osMutexRelease>
    osDelay(10);
 80010b0:	200a      	movs	r0, #10
 80010b2:	f004 f848 	bl	8005146 <osDelay>
    BSP_ACCELERO_AccGetXYZ(&xyz_accel);
 80010b6:	4d10      	ldr	r5, [pc, #64]	@ (80010f8 <StartSensorTask+0xcc>)
 80010b8:	4628      	mov	r0, r5
 80010ba:	f000 fd6b 	bl	8001b94 <BSP_ACCELERO_AccGetXYZ>
    int16_t ax = xyz_accel[0];
 80010be:	f9b5 4000 	ldrsh.w	r4, [r5]
    int16_t ay = xyz_accel[1];
 80010c2:	f9b5 8002 	ldrsh.w	r8, [r5, #2]
    int16_t az = xyz_accel[2];
 80010c6:	f9b5 5004 	ldrsh.w	r5, [r5, #4]
	osMutexWait(accelDataMutex, osWaitForever);
 80010ca:	f04f 31ff 	mov.w	r1, #4294967295
 80010ce:	f8d9 0000 	ldr.w	r0, [r9]
 80010d2:	f004 f84b 	bl	800516c <osMutexWait>
	if (ax != 0 || ay != 0 || az != 0) {
 80010d6:	ea44 0308 	orr.w	r3, r4, r8
 80010da:	432b      	orrs	r3, r5
 80010dc:	d0e4      	beq.n	80010a8 <StartSensorTask+0x7c>
 80010de:	e7b0      	b.n	8001042 <StartSensorTask+0x16>
 80010e0:	f00a f97a 	bl	800b3d8 <sqrtf>
 80010e4:	eef0 7a40 	vmov.f32	s15, s0
 80010e8:	e7c3      	b.n	8001072 <StartSensorTask+0x46>
      *pOut = 0.0f;
 80010ea:	ee07 aa90 	vmov	s15, sl
 80010ee:	e7c0      	b.n	8001072 <StartSensorTask+0x46>
 80010f0:	404c8000 	.word	0x404c8000
 80010f4:	2000071c 	.word	0x2000071c
 80010f8:	20000730 	.word	0x20000730
 80010fc:	20000720 	.word	0x20000720

08001100 <__io_putchar>:
{
 8001100:	b500      	push	{lr}
 8001102:	b083      	sub	sp, #12
 8001104:	9001      	str	r0, [sp, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001106:	f04f 33ff 	mov.w	r3, #4294967295
 800110a:	2201      	movs	r2, #1
 800110c:	a901      	add	r1, sp, #4
 800110e:	4803      	ldr	r0, [pc, #12]	@ (800111c <__io_putchar+0x1c>)
 8001110:	f003 fe4d 	bl	8004dae <HAL_UART_Transmit>
}
 8001114:	9801      	ldr	r0, [sp, #4]
 8001116:	b003      	add	sp, #12
 8001118:	f85d fb04 	ldr.w	pc, [sp], #4
 800111c:	20000744 	.word	0x20000744

08001120 <rand>:
    seed = (1103515245 * seed + 12345) % (1 << 31);
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <rand+0x18>)
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	4905      	ldr	r1, [pc, #20]	@ (800113c <rand+0x1c>)
 8001126:	f243 0039 	movw	r0, #12345	@ 0x3039
 800112a:	fb01 0002 	mla	r0, r1, r2, r0
 800112e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001132:	6018      	str	r0, [r3, #0]
}
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	2000000c 	.word	0x2000000c
 800113c:	41c64e6d 	.word	0x41c64e6d

08001140 <getRandomNumber0to6>:
uint32_t getRandomNumber0to6(void) {
 8001140:	b508      	push	{r3, lr}
    uint32_t random_uint32 = rand();
 8001142:	f7ff ffed 	bl	8001120 <rand>
    return random_uint32 % 7;
 8001146:	4b05      	ldr	r3, [pc, #20]	@ (800115c <getRandomNumber0to6+0x1c>)
 8001148:	fba3 2300 	umull	r2, r3, r3, r0
 800114c:	1ac2      	subs	r2, r0, r3
 800114e:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8001152:	089b      	lsrs	r3, r3, #2
 8001154:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
}
 8001158:	1ac0      	subs	r0, r0, r3
 800115a:	bd08      	pop	{r3, pc}
 800115c:	24924925 	.word	0x24924925

08001160 <generateObstacles>:
void generateObstacles(int level){
 8001160:	b538      	push	{r3, r4, r5, lr}
	if (level == 0) {
 8001162:	b1d8      	cbz	r0, 800119c <generateObstacles+0x3c>
		if (level == 1) {
 8001164:	2801      	cmp	r0, #1
 8001166:	d023      	beq.n	80011b0 <generateObstacles+0x50>
	if (level == 2) {
 8001168:	2802      	cmp	r0, #2
 800116a:	d120      	bne.n	80011ae <generateObstacles+0x4e>
		int firstRow = getRandomNumber0to6();
 800116c:	f7ff ffe8 	bl	8001140 <getRandomNumber0to6>
 8001170:	4605      	mov	r5, r0
		int secondRow = getRandomNumber0to6();
 8001172:	f7ff ffe5 	bl	8001140 <getRandomNumber0to6>
 8001176:	4604      	mov	r4, r0
		int thirdRow = getRandomNumber0to6();
 8001178:	f7ff ffe2 	bl	8001140 <getRandomNumber0to6>
		board[firstRow][COLS -1] = 'O';
 800117c:	4b15      	ldr	r3, [pc, #84]	@ (80011d4 <generateObstacles+0x74>)
 800117e:	214c      	movs	r1, #76	@ 0x4c
 8001180:	fb01 3505 	mla	r5, r1, r5, r3
 8001184:	224f      	movs	r2, #79	@ 0x4f
 8001186:	f885 204b 	strb.w	r2, [r5, #75]	@ 0x4b
		board[secondRow][COLS -1] = 'O';
 800118a:	fb01 3404 	mla	r4, r1, r4, r3
 800118e:	f884 204b 	strb.w	r2, [r4, #75]	@ 0x4b
		board[thirdRow][COLS -1] = 'O';
 8001192:	fb01 3300 	mla	r3, r1, r0, r3
 8001196:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
}
 800119a:	e008      	b.n	80011ae <generateObstacles+0x4e>
		int firstRow = getRandomNumber0to6();
 800119c:	f7ff ffd0 	bl	8001140 <getRandomNumber0to6>
		board[firstRow][COLS -1] = 'O';
 80011a0:	4b0c      	ldr	r3, [pc, #48]	@ (80011d4 <generateObstacles+0x74>)
 80011a2:	224c      	movs	r2, #76	@ 0x4c
 80011a4:	fb02 3300 	mla	r3, r2, r0, r3
 80011a8:	224f      	movs	r2, #79	@ 0x4f
 80011aa:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
}
 80011ae:	bd38      	pop	{r3, r4, r5, pc}
		int firstRow = getRandomNumber0to6();
 80011b0:	f7ff ffc6 	bl	8001140 <getRandomNumber0to6>
 80011b4:	4604      	mov	r4, r0
		int secondRow = getRandomNumber0to6();
 80011b6:	f7ff ffc3 	bl	8001140 <getRandomNumber0to6>
		board[firstRow][COLS -1] = 'O';
 80011ba:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <generateObstacles+0x74>)
 80011bc:	214c      	movs	r1, #76	@ 0x4c
 80011be:	fb01 3404 	mla	r4, r1, r4, r3
 80011c2:	224f      	movs	r2, #79	@ 0x4f
 80011c4:	f884 204b 	strb.w	r2, [r4, #75]	@ 0x4b
		board[secondRow][COLS -1] = 'O';
 80011c8:	fb01 3300 	mla	r3, r1, r0, r3
 80011cc:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
	if (level == 2) {
 80011d0:	e7ed      	b.n	80011ae <generateObstacles+0x4e>
 80011d2:	bf00      	nop
 80011d4:	20000508 	.word	0x20000508

080011d8 <initializeBoard>:
    for (int i = 0; i < ROWS; i++) {
 80011d8:	4807      	ldr	r0, [pc, #28]	@ (80011f8 <initializeBoard+0x20>)
 80011da:	f100 024b 	add.w	r2, r0, #75	@ 0x4b
 80011de:	f200 205f 	addw	r0, r0, #607	@ 0x25f
            board[i][j] = ' '; // Empty space
 80011e2:	2120      	movs	r1, #32
        for (int j = 0; j < COLS; j++) {
 80011e4:	f1a2 034c 	sub.w	r3, r2, #76	@ 0x4c
            board[i][j] = ' '; // Empty space
 80011e8:	f803 1f01 	strb.w	r1, [r3, #1]!
        for (int j = 0; j < COLS; j++) {
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d1fb      	bne.n	80011e8 <initializeBoard+0x10>
    for (int i = 0; i < ROWS; i++) {
 80011f0:	324c      	adds	r2, #76	@ 0x4c
 80011f2:	4282      	cmp	r2, r0
 80011f4:	d1f6      	bne.n	80011e4 <initializeBoard+0xc>
}
 80011f6:	4770      	bx	lr
 80011f8:	20000508 	.word	0x20000508

080011fc <generateBoard>:
int generateBoard() {
 80011fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (car_column >= COLS-4){
 8001200:	4b25      	ldr	r3, [pc, #148]	@ (8001298 <generateBoard+0x9c>)
 8001202:	681e      	ldr	r6, [r3, #0]
 8001204:	2e47      	cmp	r6, #71	@ 0x47
 8001206:	dc3e      	bgt.n	8001286 <generateBoard+0x8a>
					if (car_position == i && (car_column == (j - 3)|| car_column + 1 == (j-3) || car_column + 2 == (j-3) || car_column + 3 == (j-3))){
 8001208:	4b24      	ldr	r3, [pc, #144]	@ (800129c <generateBoard+0xa0>)
 800120a:	681c      	ldr	r4, [r3, #0]
 800120c:	f8df a098 	ldr.w	sl, [pc, #152]	@ 80012a8 <generateBoard+0xac>
	for (int i = 0; i < ROWS; i++) {
 8001210:	f04f 0e00 	mov.w	lr, #0
				board[i][j] = ' ';
 8001214:	f04f 0c20 	mov.w	ip, #32
					board[i][j - 3] = 'O';
 8001218:	254f      	movs	r5, #79	@ 0x4f
					if (car_position == i && (car_column == (j - 3)|| car_column + 1 == (j-3) || car_column + 2 == (j-3) || car_column + 3 == (j-3))){
 800121a:	1c77      	adds	r7, r6, #1
 800121c:	f106 0802 	add.w	r8, r6, #2
 8001220:	f106 0903 	add.w	r9, r6, #3
int generateBoard() {
 8001224:	4653      	mov	r3, sl
 8001226:	f06f 0202 	mvn.w	r2, #2
 800122a:	e00b      	b.n	8001244 <generateBoard+0x48>
				board[i][j] = ' ';
 800122c:	f883 c000 	strb.w	ip, [r3]
				if (j > 2) {
 8001230:	1cd1      	adds	r1, r2, #3
 8001232:	2902      	cmp	r1, #2
 8001234:	dd03      	ble.n	800123e <generateBoard+0x42>
					board[i][j - 3] = 'O';
 8001236:	f803 5c03 	strb.w	r5, [r3, #-3]
					if (car_position == i && (car_column == (j - 3)|| car_column + 1 == (j-3) || car_column + 2 == (j-3) || car_column + 3 == (j-3))){
 800123a:	4574      	cmp	r4, lr
 800123c:	d009      	beq.n	8001252 <generateBoard+0x56>
		for (int j = 0; j < COLS; j++) {
 800123e:	3201      	adds	r2, #1
 8001240:	2a49      	cmp	r2, #73	@ 0x49
 8001242:	d010      	beq.n	8001266 <generateBoard+0x6a>
			if (board[i][j] == 'O') {
 8001244:	3301      	adds	r3, #1
 8001246:	7819      	ldrb	r1, [r3, #0]
 8001248:	294f      	cmp	r1, #79	@ 0x4f
 800124a:	d0ef      	beq.n	800122c <generateBoard+0x30>
				board[i][j] = ' ';
 800124c:	f883 c000 	strb.w	ip, [r3]
 8001250:	e7f5      	b.n	800123e <generateBoard+0x42>
					if (car_position == i && (car_column == (j - 3)|| car_column + 1 == (j-3) || car_column + 2 == (j-3) || car_column + 3 == (j-3))){
 8001252:	4296      	cmp	r6, r2
 8001254:	d01a      	beq.n	800128c <generateBoard+0x90>
 8001256:	4297      	cmp	r7, r2
 8001258:	d01a      	beq.n	8001290 <generateBoard+0x94>
 800125a:	4590      	cmp	r8, r2
 800125c:	d01a      	beq.n	8001294 <generateBoard+0x98>
 800125e:	4591      	cmp	r9, r2
 8001260:	d1ed      	bne.n	800123e <generateBoard+0x42>
						return 1;
 8001262:	2001      	movs	r0, #1
 8001264:	e010      	b.n	8001288 <generateBoard+0x8c>
	for (int i = 0; i < ROWS; i++) {
 8001266:	f10e 0e01 	add.w	lr, lr, #1
 800126a:	f10a 0a4c 	add.w	sl, sl, #76	@ 0x4c
 800126e:	f1be 0f07 	cmp.w	lr, #7
 8001272:	d1d7      	bne.n	8001224 <generateBoard+0x28>
    strncpy(&board[car_position][car_column], "o/=\o", 4); // Put the car at column 0
 8001274:	234c      	movs	r3, #76	@ 0x4c
 8001276:	fb03 6604 	mla	r6, r3, r4, r6
 800127a:	4b09      	ldr	r3, [pc, #36]	@ (80012a0 <generateBoard+0xa4>)
 800127c:	6818      	ldr	r0, [r3, #0]
 800127e:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <generateBoard+0xa8>)
 8001280:	5198      	str	r0, [r3, r6]
    return 0;
 8001282:	2000      	movs	r0, #0
 8001284:	e000      	b.n	8001288 <generateBoard+0x8c>
			return 2;
 8001286:	2002      	movs	r0, #2
}
 8001288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						return 1;
 800128c:	2001      	movs	r0, #1
 800128e:	e7fb      	b.n	8001288 <generateBoard+0x8c>
 8001290:	2001      	movs	r0, #1
 8001292:	e7f9      	b.n	8001288 <generateBoard+0x8c>
 8001294:	2001      	movs	r0, #1
 8001296:	e7f7      	b.n	8001288 <generateBoard+0x8c>
 8001298:	20000724 	.word	0x20000724
 800129c:	20000010 	.word	0x20000010
 80012a0:	0800b95c 	.word	0x0800b95c
 80012a4:	20000508 	.word	0x20000508
 80012a8:	20000507 	.word	0x20000507

080012ac <displayBoard>:
void displayBoard() {
 80012ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    printf("+------------------------------------------------------------------------------+\n\r");
 80012b0:	481e      	ldr	r0, [pc, #120]	@ (800132c <displayBoard+0x80>)
 80012b2:	f006 fc05 	bl	8007ac0 <iprintf>
    for (int i = 0; i < ROWS; i++) {
 80012b6:	4d1e      	ldr	r5, [pc, #120]	@ (8001330 <displayBoard+0x84>)
 80012b8:	2600      	movs	r6, #0
        printf("|"); // Left border
 80012ba:	f04f 087c 	mov.w	r8, #124	@ 0x7c
        printf("|\n\r"); // Right border
 80012be:	4f1d      	ldr	r7, [pc, #116]	@ (8001334 <displayBoard+0x88>)
            printf("|------------------------------------------------------------------------------|\n\r");
 80012c0:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 800133c <displayBoard+0x90>
        printf("|"); // Left border
 80012c4:	4640      	mov	r0, r8
 80012c6:	f006 fc0d 	bl	8007ae4 <putchar>
        for (int j = 0; j < COLS; j++) {
 80012ca:	f1a5 044c 	sub.w	r4, r5, #76	@ 0x4c
            printf("%c", board[i][j]);
 80012ce:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80012d2:	f006 fc07 	bl	8007ae4 <putchar>
        for (int j = 0; j < COLS; j++) {
 80012d6:	42ac      	cmp	r4, r5
 80012d8:	d1f9      	bne.n	80012ce <displayBoard+0x22>
        printf("|\n\r"); // Right border
 80012da:	4638      	mov	r0, r7
 80012dc:	f006 fbf0 	bl	8007ac0 <iprintf>
        if (i < ROWS - 1) {
 80012e0:	2e05      	cmp	r6, #5
 80012e2:	dc05      	bgt.n	80012f0 <displayBoard+0x44>
            printf("|------------------------------------------------------------------------------|\n\r");
 80012e4:	4648      	mov	r0, r9
 80012e6:	f006 fbeb 	bl	8007ac0 <iprintf>
    for (int i = 0; i < ROWS; i++) {
 80012ea:	3601      	adds	r6, #1
 80012ec:	354c      	adds	r5, #76	@ 0x4c
 80012ee:	e7e9      	b.n	80012c4 <displayBoard+0x18>
 80012f0:	3601      	adds	r6, #1
 80012f2:	2e07      	cmp	r6, #7
 80012f4:	d117      	bne.n	8001326 <displayBoard+0x7a>
    printf("+------------------------------------------------------------------------------+\n\r");
 80012f6:	480d      	ldr	r0, [pc, #52]	@ (800132c <displayBoard+0x80>)
 80012f8:	f006 fbe2 	bl	8007ac0 <iprintf>
    printf("\n\r");
 80012fc:	4c0e      	ldr	r4, [pc, #56]	@ (8001338 <displayBoard+0x8c>)
 80012fe:	4620      	mov	r0, r4
 8001300:	f006 fbde 	bl	8007ac0 <iprintf>
    printf("\n\r");
 8001304:	4620      	mov	r0, r4
 8001306:	f006 fbdb 	bl	8007ac0 <iprintf>
    printf("\n\r");
 800130a:	4620      	mov	r0, r4
 800130c:	f006 fbd8 	bl	8007ac0 <iprintf>
    printf("\n\r");
 8001310:	4620      	mov	r0, r4
 8001312:	f006 fbd5 	bl	8007ac0 <iprintf>
	printf("\n\r");
 8001316:	4620      	mov	r0, r4
 8001318:	f006 fbd2 	bl	8007ac0 <iprintf>
	printf("\n\r");
 800131c:	4620      	mov	r0, r4
 800131e:	f006 fbcf 	bl	8007ac0 <iprintf>
}
 8001322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    for (int i = 0; i < ROWS; i++) {
 8001326:	354c      	adds	r5, #76	@ 0x4c
 8001328:	e7cc      	b.n	80012c4 <displayBoard+0x18>
 800132a:	bf00      	nop
 800132c:	0800b964 	.word	0x0800b964
 8001330:	20000553 	.word	0x20000553
 8001334:	0800b9b8 	.word	0x0800b9b8
 8001338:	0800bafc 	.word	0x0800bafc
 800133c:	0800b9bc 	.word	0x0800b9bc

08001340 <printGameOver>:
void printGameOver() {
 8001340:	b510      	push	{r4, lr}
    printf("\n\r");
 8001342:	4c16      	ldr	r4, [pc, #88]	@ (800139c <printGameOver+0x5c>)
 8001344:	4620      	mov	r0, r4
 8001346:	f006 fbbb 	bl	8007ac0 <iprintf>
    printf(" GGGGG  AAAAA  M     M  EEEEE    OOO  V   V EEEEE RRRR  \n\r");
 800134a:	4815      	ldr	r0, [pc, #84]	@ (80013a0 <printGameOver+0x60>)
 800134c:	f006 fbb8 	bl	8007ac0 <iprintf>
    printf("G       A   A  MM   MM  E       O   O V   V E     R   R \n\r");
 8001350:	4814      	ldr	r0, [pc, #80]	@ (80013a4 <printGameOver+0x64>)
 8001352:	f006 fbb5 	bl	8007ac0 <iprintf>
    printf("G  GG   AAAAA  M M M M  EEEE    O   O V   V EEEE  RRRR  \n\r");
 8001356:	4814      	ldr	r0, [pc, #80]	@ (80013a8 <printGameOver+0x68>)
 8001358:	f006 fbb2 	bl	8007ac0 <iprintf>
    printf("G   G   A   A  M  M  M  E       O   O V   V E     R  R  \n\r");
 800135c:	4813      	ldr	r0, [pc, #76]	@ (80013ac <printGameOver+0x6c>)
 800135e:	f006 fbaf 	bl	8007ac0 <iprintf>
    printf(" GGGG   A   A  M     M  EEEEE    OOO   VVV  EEEEE R   R \n\r");
 8001362:	4813      	ldr	r0, [pc, #76]	@ (80013b0 <printGameOver+0x70>)
 8001364:	f006 fbac 	bl	8007ac0 <iprintf>
    printf("\n\r");
 8001368:	4620      	mov	r0, r4
 800136a:	f006 fba9 	bl	8007ac0 <iprintf>
    printf("\n\r");
 800136e:	4620      	mov	r0, r4
 8001370:	f006 fba6 	bl	8007ac0 <iprintf>
    printf("\n\r");
 8001374:	4620      	mov	r0, r4
 8001376:	f006 fba3 	bl	8007ac0 <iprintf>
    printf("\n\r");
 800137a:	4620      	mov	r0, r4
 800137c:	f006 fba0 	bl	8007ac0 <iprintf>
    printf("\n\r");
 8001380:	4620      	mov	r0, r4
 8001382:	f006 fb9d 	bl	8007ac0 <iprintf>
    printf("\n\r");
 8001386:	4620      	mov	r0, r4
 8001388:	f006 fb9a 	bl	8007ac0 <iprintf>
    printf("\n\r");
 800138c:	4620      	mov	r0, r4
 800138e:	f006 fb97 	bl	8007ac0 <iprintf>
    printf("\n\r");
 8001392:	4620      	mov	r0, r4
 8001394:	f006 fb94 	bl	8007ac0 <iprintf>
}
 8001398:	bd10      	pop	{r4, pc}
 800139a:	bf00      	nop
 800139c:	0800bafc 	.word	0x0800bafc
 80013a0:	0800ba10 	.word	0x0800ba10
 80013a4:	0800ba4c 	.word	0x0800ba4c
 80013a8:	0800ba88 	.word	0x0800ba88
 80013ac:	0800bac4 	.word	0x0800bac4
 80013b0:	0800bb00 	.word	0x0800bb00

080013b4 <printWinner>:
void printWinner() {
 80013b4:	b510      	push	{r4, lr}
    printf("\n\r");
 80013b6:	4c16      	ldr	r4, [pc, #88]	@ (8001410 <printWinner+0x5c>)
 80013b8:	4620      	mov	r0, r4
 80013ba:	f006 fb81 	bl	8007ac0 <iprintf>
    printf(" W   W  III  N   N  N   N  EEEEE  RRRR    \n\r");
 80013be:	4815      	ldr	r0, [pc, #84]	@ (8001414 <printWinner+0x60>)
 80013c0:	f006 fb7e 	bl	8007ac0 <iprintf>
    printf(" W   W   I   NN  N  NN  N  E      R   R   \n\r");
 80013c4:	4814      	ldr	r0, [pc, #80]	@ (8001418 <printWinner+0x64>)
 80013c6:	f006 fb7b 	bl	8007ac0 <iprintf>
    printf(" W W W   I   N N N  N N N  EEEE   RRRR    \n\r");
 80013ca:	4814      	ldr	r0, [pc, #80]	@ (800141c <printWinner+0x68>)
 80013cc:	f006 fb78 	bl	8007ac0 <iprintf>
    printf(" WW WW   I   N  NN  N  NN  E      R  R    \n\r");
 80013d0:	4813      	ldr	r0, [pc, #76]	@ (8001420 <printWinner+0x6c>)
 80013d2:	f006 fb75 	bl	8007ac0 <iprintf>
    printf(" W   W  III  N   N  N   N  EEEEE  R   R   \n\r");
 80013d6:	4813      	ldr	r0, [pc, #76]	@ (8001424 <printWinner+0x70>)
 80013d8:	f006 fb72 	bl	8007ac0 <iprintf>
    printf("\n\r");
 80013dc:	4620      	mov	r0, r4
 80013de:	f006 fb6f 	bl	8007ac0 <iprintf>
    printf("\n\r");
 80013e2:	4620      	mov	r0, r4
 80013e4:	f006 fb6c 	bl	8007ac0 <iprintf>
	printf("\n\r");
 80013e8:	4620      	mov	r0, r4
 80013ea:	f006 fb69 	bl	8007ac0 <iprintf>
	printf("\n\r");
 80013ee:	4620      	mov	r0, r4
 80013f0:	f006 fb66 	bl	8007ac0 <iprintf>
	printf("\n\r");
 80013f4:	4620      	mov	r0, r4
 80013f6:	f006 fb63 	bl	8007ac0 <iprintf>
	printf("\n\r");
 80013fa:	4620      	mov	r0, r4
 80013fc:	f006 fb60 	bl	8007ac0 <iprintf>
	printf("\n\r");
 8001400:	4620      	mov	r0, r4
 8001402:	f006 fb5d 	bl	8007ac0 <iprintf>
	printf("\n\r");
 8001406:	4620      	mov	r0, r4
 8001408:	f006 fb5a 	bl	8007ac0 <iprintf>
}
 800140c:	bd10      	pop	{r4, pc}
 800140e:	bf00      	nop
 8001410:	0800bafc 	.word	0x0800bafc
 8001414:	0800bb3c 	.word	0x0800bb3c
 8001418:	0800bb6c 	.word	0x0800bb6c
 800141c:	0800bb9c 	.word	0x0800bb9c
 8001420:	0800bbcc 	.word	0x0800bbcc
 8001424:	0800bbfc 	.word	0x0800bbfc

08001428 <StartTerminalTask>:
{
 8001428:	b508      	push	{r3, lr}
	vTaskSuspend(TerminalTaskHandle); // Suspends the game task until it is resumed by the menu task
 800142a:	4b3b      	ldr	r3, [pc, #236]	@ (8001518 <StartTerminalTask+0xf0>)
 800142c:	6818      	ldr	r0, [r3, #0]
 800142e:	f004 ff0b 	bl	8006248 <vTaskSuspend>
    if (terminalTaskCounter == obstacleGenerationFrequency){
 8001432:	4c3a      	ldr	r4, [pc, #232]	@ (800151c <StartTerminalTask+0xf4>)
    osMutexWait(accelDataMutex, osWaitForever);
 8001434:	4e3a      	ldr	r6, [pc, #232]	@ (8001520 <StartTerminalTask+0xf8>)
    gameStatus = generateBoard();
 8001436:	4d3b      	ldr	r5, [pc, #236]	@ (8001524 <StartTerminalTask+0xfc>)
 8001438:	e034      	b.n	80014a4 <StartTerminalTask+0x7c>
        	generateObstacles(difficultyLevel);
 800143a:	4b3b      	ldr	r3, [pc, #236]	@ (8001528 <StartTerminalTask+0x100>)
 800143c:	6818      	ldr	r0, [r3, #0]
 800143e:	f7ff fe8f 	bl	8001160 <generateObstacles>
 8001442:	e038      	b.n	80014b6 <StartTerminalTask+0x8e>
    	car_column = car_column + 5;
 8001444:	4939      	ldr	r1, [pc, #228]	@ (800152c <StartTerminalTask+0x104>)
 8001446:	680a      	ldr	r2, [r1, #0]
 8001448:	3205      	adds	r2, #5
 800144a:	600a      	str	r2, [r1, #0]
 800144c:	e038      	b.n	80014c0 <StartTerminalTask+0x98>
    	terminalTaskCounter = terminalTaskCounter - 1;
 800144e:	3b01      	subs	r3, #1
 8001450:	e03a      	b.n	80014c8 <StartTerminalTask+0xa0>
	if (roll < -20.0f && car_position >0){
 8001452:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 8001456:	eef4 7ac7 	vcmpe.f32	s15, s14
 800145a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800145e:	d506      	bpl.n	800146e <StartTerminalTask+0x46>
 8001460:	4b33      	ldr	r3, [pc, #204]	@ (8001530 <StartTerminalTask+0x108>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	dd02      	ble.n	800146e <StartTerminalTask+0x46>
		car_position = car_position - 1;
 8001468:	3b01      	subs	r3, #1
 800146a:	4a31      	ldr	r2, [pc, #196]	@ (8001530 <StartTerminalTask+0x108>)
 800146c:	6013      	str	r3, [r2, #0]
    osMutexRelease(accelDataMutex);
 800146e:	6830      	ldr	r0, [r6, #0]
 8001470:	f003 fea6 	bl	80051c0 <osMutexRelease>
    gameStatus = generateBoard();
 8001474:	f7ff fec2 	bl	80011fc <generateBoard>
 8001478:	6028      	str	r0, [r5, #0]
    if (gameStatus==1){
 800147a:	2801      	cmp	r0, #1
 800147c:	d03c      	beq.n	80014f8 <StartTerminalTask+0xd0>
    if (gameStatus ==2){
 800147e:	682b      	ldr	r3, [r5, #0]
 8001480:	2b02      	cmp	r3, #2
 8001482:	d10d      	bne.n	80014a0 <StartTerminalTask+0x78>
    	printWinner();
 8001484:	f7ff ff96 	bl	80013b4 <printWinner>
    	vTaskDelay(pdMS_TO_TICKS(3000)); //tasks wait for 3 seconds before going back to menu
 8001488:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800148c:	f004 fe6c 	bl	8006168 <vTaskDelay>
    	vTaskResume(ButtonTaskHandle); // resumes the menu task
 8001490:	4b28      	ldr	r3, [pc, #160]	@ (8001534 <StartTerminalTask+0x10c>)
 8001492:	6818      	ldr	r0, [r3, #0]
 8001494:	f004 fcca 	bl	8005e2c <vTaskResume>
		vTaskSuspend(TerminalTaskHandle); // Suspend the game task (NULL means current task)
 8001498:	4b1f      	ldr	r3, [pc, #124]	@ (8001518 <StartTerminalTask+0xf0>)
 800149a:	6818      	ldr	r0, [r3, #0]
 800149c:	f004 fed4 	bl	8006248 <vTaskSuspend>
    displayBoard();
 80014a0:	f7ff ff04 	bl	80012ac <displayBoard>
    osDelay(300);
 80014a4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80014a8:	f003 fe4d 	bl	8005146 <osDelay>
    if (terminalTaskCounter == obstacleGenerationFrequency){
 80014ac:	6822      	ldr	r2, [r4, #0]
 80014ae:	4b22      	ldr	r3, [pc, #136]	@ (8001538 <StartTerminalTask+0x110>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d0c1      	beq.n	800143a <StartTerminalTask+0x12>
    if (terminalTaskCounter== movingCounter){
 80014b6:	6823      	ldr	r3, [r4, #0]
 80014b8:	4a20      	ldr	r2, [pc, #128]	@ (800153c <StartTerminalTask+0x114>)
 80014ba:	6812      	ldr	r2, [r2, #0]
 80014bc:	4293      	cmp	r3, r2
 80014be:	d0c1      	beq.n	8001444 <StartTerminalTask+0x1c>
    if (terminalTaskCounter == 0) {
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d1c4      	bne.n	800144e <StartTerminalTask+0x26>
    	terminalTaskCounter = obstacleGenerationFrequency;
 80014c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001538 <StartTerminalTask+0x110>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	6023      	str	r3, [r4, #0]
    osMutexWait(accelDataMutex, osWaitForever);
 80014ca:	f04f 31ff 	mov.w	r1, #4294967295
 80014ce:	6830      	ldr	r0, [r6, #0]
 80014d0:	f003 fe4c 	bl	800516c <osMutexWait>
    if (roll > 20.0f && car_position <6){
 80014d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001540 <StartTerminalTask+0x118>)
 80014d6:	edd3 7a00 	vldr	s15, [r3]
 80014da:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80014de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e6:	ddb4      	ble.n	8001452 <StartTerminalTask+0x2a>
 80014e8:	4b11      	ldr	r3, [pc, #68]	@ (8001530 <StartTerminalTask+0x108>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b05      	cmp	r3, #5
 80014ee:	dcb0      	bgt.n	8001452 <StartTerminalTask+0x2a>
		car_position = car_position + 1;
 80014f0:	3301      	adds	r3, #1
 80014f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001530 <StartTerminalTask+0x108>)
 80014f4:	6013      	str	r3, [r2, #0]
 80014f6:	e7ac      	b.n	8001452 <StartTerminalTask+0x2a>
    	printGameOver();
 80014f8:	f7ff ff22 	bl	8001340 <printGameOver>
    	vTaskDelay(pdMS_TO_TICKS(3000)); //tasks wait for 3 seconds before going back to menu
 80014fc:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001500:	f004 fe32 	bl	8006168 <vTaskDelay>
    	vTaskResume(ButtonTaskHandle); // resumes the menu task
 8001504:	4b0b      	ldr	r3, [pc, #44]	@ (8001534 <StartTerminalTask+0x10c>)
 8001506:	6818      	ldr	r0, [r3, #0]
 8001508:	f004 fc90 	bl	8005e2c <vTaskResume>
		vTaskSuspend(TerminalTaskHandle); // Suspend the game task (NULL means current task)
 800150c:	4b02      	ldr	r3, [pc, #8]	@ (8001518 <StartTerminalTask+0xf0>)
 800150e:	6818      	ldr	r0, [r3, #0]
 8001510:	f004 fe9a 	bl	8006248 <vTaskSuspend>
 8001514:	e7b3      	b.n	800147e <StartTerminalTask+0x56>
 8001516:	bf00      	nop
 8001518:	2000073c 	.word	0x2000073c
 800151c:	20000004 	.word	0x20000004
 8001520:	20000720 	.word	0x20000720
 8001524:	20000504 	.word	0x20000504
 8001528:	20000728 	.word	0x20000728
 800152c:	20000724 	.word	0x20000724
 8001530:	20000010 	.word	0x20000010
 8001534:	20000740 	.word	0x20000740
 8001538:	20000008 	.word	0x20000008
 800153c:	20000000 	.word	0x20000000
 8001540:	2000071c 	.word	0x2000071c

08001544 <displayMenu>:
void displayMenu(){
 8001544:	b510      	push	{r4, lr}
	if (arrow_position == 0){
 8001546:	4b46      	ldr	r3, [pc, #280]	@ (8001660 <displayMenu+0x11c>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	b123      	cbz	r3, 8001556 <displayMenu+0x12>
	else if (arrow_position == 1){
 800154c:	2b01      	cmp	r3, #1
 800154e:	d02e      	beq.n	80015ae <displayMenu+0x6a>
	else if(arrow_position == 2){
 8001550:	2b02      	cmp	r3, #2
 8001552:	d058      	beq.n	8001606 <displayMenu+0xc2>
}
 8001554:	bd10      	pop	{r4, pc}
		printf("\n\r");
 8001556:	4c43      	ldr	r4, [pc, #268]	@ (8001664 <displayMenu+0x120>)
 8001558:	4620      	mov	r0, r4
 800155a:	f006 fab1 	bl	8007ac0 <iprintf>
		printf(" GGG    A   M   M  EEEEE      M   M  EEEEE  N   N  U   U  \n\r");
 800155e:	4842      	ldr	r0, [pc, #264]	@ (8001668 <displayMenu+0x124>)
 8001560:	f006 faae 	bl	8007ac0 <iprintf>
		printf("G      A A  MM MM  E          MM MM  E      NN  N  U   U  \n\r");
 8001564:	4841      	ldr	r0, [pc, #260]	@ (800166c <displayMenu+0x128>)
 8001566:	f006 faab 	bl	8007ac0 <iprintf>
		printf("G  GG AAAAA M M M  EEEE       M M M  EEEE   N N N  U   U  \n\r");
 800156a:	4841      	ldr	r0, [pc, #260]	@ (8001670 <displayMenu+0x12c>)
 800156c:	f006 faa8 	bl	8007ac0 <iprintf>
		printf("G   G A   A M   M  E          M   M  E      N  NN  U   U  \n\r");
 8001570:	4840      	ldr	r0, [pc, #256]	@ (8001674 <displayMenu+0x130>)
 8001572:	f006 faa5 	bl	8007ac0 <iprintf>
		printf(" GGG  A   A M   M  EEEEE      M   M  EEEEE  N   N  UUUUU  \n\r");
 8001576:	4840      	ldr	r0, [pc, #256]	@ (8001678 <displayMenu+0x134>)
 8001578:	f006 faa2 	bl	8007ac0 <iprintf>
		printf("\n\r");
 800157c:	4620      	mov	r0, r4
 800157e:	f006 fa9f 	bl	8007ac0 <iprintf>
		printf("SELECT A DIFFICULTY:");
 8001582:	483e      	ldr	r0, [pc, #248]	@ (800167c <displayMenu+0x138>)
 8001584:	f006 fa9c 	bl	8007ac0 <iprintf>
		printf("\n\r");
 8001588:	4620      	mov	r0, r4
 800158a:	f006 fa99 	bl	8007ac0 <iprintf>
		printf("EASY     <-- \n\r");
 800158e:	483c      	ldr	r0, [pc, #240]	@ (8001680 <displayMenu+0x13c>)
 8001590:	f006 fa96 	bl	8007ac0 <iprintf>
		printf("\n\r");
 8001594:	4620      	mov	r0, r4
 8001596:	f006 fa93 	bl	8007ac0 <iprintf>
		printf("MEDIUM \n\r");
 800159a:	483a      	ldr	r0, [pc, #232]	@ (8001684 <displayMenu+0x140>)
 800159c:	f006 fa90 	bl	8007ac0 <iprintf>
		printf("\n\r");
 80015a0:	4620      	mov	r0, r4
 80015a2:	f006 fa8d 	bl	8007ac0 <iprintf>
		printf("HARD \n\r");
 80015a6:	4838      	ldr	r0, [pc, #224]	@ (8001688 <displayMenu+0x144>)
 80015a8:	f006 fa8a 	bl	8007ac0 <iprintf>
 80015ac:	e7d2      	b.n	8001554 <displayMenu+0x10>
		printf("\n\r");
 80015ae:	4c2d      	ldr	r4, [pc, #180]	@ (8001664 <displayMenu+0x120>)
 80015b0:	4620      	mov	r0, r4
 80015b2:	f006 fa85 	bl	8007ac0 <iprintf>
		printf(" GGG    A   M   M  EEEEE      M   M  EEEEE  N   N  U   U  \n\r");
 80015b6:	482c      	ldr	r0, [pc, #176]	@ (8001668 <displayMenu+0x124>)
 80015b8:	f006 fa82 	bl	8007ac0 <iprintf>
		printf("G      A A  MM MM  E          MM MM  E      NN  N  U   U  \n\r");
 80015bc:	482b      	ldr	r0, [pc, #172]	@ (800166c <displayMenu+0x128>)
 80015be:	f006 fa7f 	bl	8007ac0 <iprintf>
		printf("G  GG AAAAA M M M  EEEE       M M M  EEEE   N N N  U   U  \n\r");
 80015c2:	482b      	ldr	r0, [pc, #172]	@ (8001670 <displayMenu+0x12c>)
 80015c4:	f006 fa7c 	bl	8007ac0 <iprintf>
		printf("G   G A   A M   M  E          M   M  E      N  NN  U   U  \n\r");
 80015c8:	482a      	ldr	r0, [pc, #168]	@ (8001674 <displayMenu+0x130>)
 80015ca:	f006 fa79 	bl	8007ac0 <iprintf>
		printf(" GGG  A   A M   M  EEEEE      M   M  EEEEE  N   N  UUUUU  \n\r");
 80015ce:	482a      	ldr	r0, [pc, #168]	@ (8001678 <displayMenu+0x134>)
 80015d0:	f006 fa76 	bl	8007ac0 <iprintf>
		printf("\n\r");
 80015d4:	4620      	mov	r0, r4
 80015d6:	f006 fa73 	bl	8007ac0 <iprintf>
		printf("SELECT A DIFFICULTY:");
 80015da:	4828      	ldr	r0, [pc, #160]	@ (800167c <displayMenu+0x138>)
 80015dc:	f006 fa70 	bl	8007ac0 <iprintf>
		printf("\n\r");
 80015e0:	4620      	mov	r0, r4
 80015e2:	f006 fa6d 	bl	8007ac0 <iprintf>
		printf("EASY \n\r");
 80015e6:	4829      	ldr	r0, [pc, #164]	@ (800168c <displayMenu+0x148>)
 80015e8:	f006 fa6a 	bl	8007ac0 <iprintf>
		printf("\n\r");
 80015ec:	4620      	mov	r0, r4
 80015ee:	f006 fa67 	bl	8007ac0 <iprintf>
		printf("MEDIUM   <-- \n\r");
 80015f2:	4827      	ldr	r0, [pc, #156]	@ (8001690 <displayMenu+0x14c>)
 80015f4:	f006 fa64 	bl	8007ac0 <iprintf>
		printf("\n\r");
 80015f8:	4620      	mov	r0, r4
 80015fa:	f006 fa61 	bl	8007ac0 <iprintf>
		printf("HARD \n\r");
 80015fe:	4822      	ldr	r0, [pc, #136]	@ (8001688 <displayMenu+0x144>)
 8001600:	f006 fa5e 	bl	8007ac0 <iprintf>
 8001604:	e7a6      	b.n	8001554 <displayMenu+0x10>
		printf("\n\r");
 8001606:	4c17      	ldr	r4, [pc, #92]	@ (8001664 <displayMenu+0x120>)
 8001608:	4620      	mov	r0, r4
 800160a:	f006 fa59 	bl	8007ac0 <iprintf>
		printf(" GGG    A   M   M  EEEEE      M   M  EEEEE  N   N  U   U  \n\r");
 800160e:	4816      	ldr	r0, [pc, #88]	@ (8001668 <displayMenu+0x124>)
 8001610:	f006 fa56 	bl	8007ac0 <iprintf>
		printf("G      A A  MM MM  E          MM MM  E      NN  N  U   U  \n\r");
 8001614:	4815      	ldr	r0, [pc, #84]	@ (800166c <displayMenu+0x128>)
 8001616:	f006 fa53 	bl	8007ac0 <iprintf>
		printf("G  GG AAAAA M M M  EEEE       M M M  EEEE   N N N  U   U  \n\r");
 800161a:	4815      	ldr	r0, [pc, #84]	@ (8001670 <displayMenu+0x12c>)
 800161c:	f006 fa50 	bl	8007ac0 <iprintf>
		printf("G   G A   A M   M  E          M   M  E      N  NN  U   U  \n\r");
 8001620:	4814      	ldr	r0, [pc, #80]	@ (8001674 <displayMenu+0x130>)
 8001622:	f006 fa4d 	bl	8007ac0 <iprintf>
		printf(" GGG  A   A M   M  EEEEE      M   M  EEEEE  N   N  UUUUU  \n\r");
 8001626:	4814      	ldr	r0, [pc, #80]	@ (8001678 <displayMenu+0x134>)
 8001628:	f006 fa4a 	bl	8007ac0 <iprintf>
		printf("\n\r");
 800162c:	4620      	mov	r0, r4
 800162e:	f006 fa47 	bl	8007ac0 <iprintf>
		printf("SELECT A DIFFICULTY:");
 8001632:	4812      	ldr	r0, [pc, #72]	@ (800167c <displayMenu+0x138>)
 8001634:	f006 fa44 	bl	8007ac0 <iprintf>
		printf("\n\r");
 8001638:	4620      	mov	r0, r4
 800163a:	f006 fa41 	bl	8007ac0 <iprintf>
		printf("EASY \n\r");
 800163e:	4813      	ldr	r0, [pc, #76]	@ (800168c <displayMenu+0x148>)
 8001640:	f006 fa3e 	bl	8007ac0 <iprintf>
		printf("\n\r");
 8001644:	4620      	mov	r0, r4
 8001646:	f006 fa3b 	bl	8007ac0 <iprintf>
		printf("MEDIUM \n\r");
 800164a:	480e      	ldr	r0, [pc, #56]	@ (8001684 <displayMenu+0x140>)
 800164c:	f006 fa38 	bl	8007ac0 <iprintf>
		printf("\n\r");
 8001650:	4620      	mov	r0, r4
 8001652:	f006 fa35 	bl	8007ac0 <iprintf>
		printf("HARD     <-- \n\r");
 8001656:	480f      	ldr	r0, [pc, #60]	@ (8001694 <displayMenu+0x150>)
 8001658:	f006 fa32 	bl	8007ac0 <iprintf>
}
 800165c:	e77a      	b.n	8001554 <displayMenu+0x10>
 800165e:	bf00      	nop
 8001660:	2000072c 	.word	0x2000072c
 8001664:	0800bafc 	.word	0x0800bafc
 8001668:	0800bc2c 	.word	0x0800bc2c
 800166c:	0800bc6c 	.word	0x0800bc6c
 8001670:	0800bcac 	.word	0x0800bcac
 8001674:	0800bcec 	.word	0x0800bcec
 8001678:	0800bd2c 	.word	0x0800bd2c
 800167c:	0800bd6c 	.word	0x0800bd6c
 8001680:	0800bd84 	.word	0x0800bd84
 8001684:	0800bd94 	.word	0x0800bd94
 8001688:	0800bda0 	.word	0x0800bda0
 800168c:	0800bda8 	.word	0x0800bda8
 8001690:	0800bdb0 	.word	0x0800bdb0
 8001694:	0800bdc0 	.word	0x0800bdc0

08001698 <StartButtonTask>:
{
 8001698:	b508      	push	{r3, lr}
    osMutexWait(accelDataMutex, osWaitForever);
 800169a:	4d25      	ldr	r5, [pc, #148]	@ (8001730 <StartButtonTask+0x98>)
	if (roll > 20.0f && arrow_position <2){
 800169c:	4e25      	ldr	r6, [pc, #148]	@ (8001734 <StartButtonTask+0x9c>)
 800169e:	4c26      	ldr	r4, [pc, #152]	@ (8001738 <StartButtonTask+0xa0>)
 80016a0:	e021      	b.n	80016e6 <StartButtonTask+0x4e>
	osMutexRelease(accelDataMutex);
 80016a2:	6828      	ldr	r0, [r5, #0]
 80016a4:	f003 fd8c 	bl	80051c0 <osMutexRelease>
    button_status = HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin);
 80016a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016ac:	4823      	ldr	r0, [pc, #140]	@ (800173c <StartButtonTask+0xa4>)
 80016ae:	f001 f8cb 	bl	8002848 <HAL_GPIO_ReadPin>
 80016b2:	4b23      	ldr	r3, [pc, #140]	@ (8001740 <StartButtonTask+0xa8>)
 80016b4:	7018      	strb	r0, [r3, #0]
    if (button_status ==0) {
 80016b6:	b9a0      	cbnz	r0, 80016e2 <StartButtonTask+0x4a>
	    	difficultyLevel = arrow_position; //sets the difficulty level depending on the user choice
 80016b8:	6822      	ldr	r2, [r4, #0]
 80016ba:	4b22      	ldr	r3, [pc, #136]	@ (8001744 <StartButtonTask+0xac>)
 80016bc:	601a      	str	r2, [r3, #0]
	    	car_position = 3; //row
 80016be:	4b22      	ldr	r3, [pc, #136]	@ (8001748 <StartButtonTask+0xb0>)
 80016c0:	2203      	movs	r2, #3
 80016c2:	601a      	str	r2, [r3, #0]
	    	car_column = 0;
 80016c4:	2300      	movs	r3, #0
 80016c6:	4a21      	ldr	r2, [pc, #132]	@ (800174c <StartButtonTask+0xb4>)
 80016c8:	6013      	str	r3, [r2, #0]
	    	gameStatus = 0;
 80016ca:	4a21      	ldr	r2, [pc, #132]	@ (8001750 <StartButtonTask+0xb8>)
 80016cc:	6013      	str	r3, [r2, #0]
	    	initializeBoard();
 80016ce:	f7ff fd83 	bl	80011d8 <initializeBoard>
	    	vTaskResume(TerminalTaskHandle); // resumes the game task
 80016d2:	4b20      	ldr	r3, [pc, #128]	@ (8001754 <StartButtonTask+0xbc>)
 80016d4:	6818      	ldr	r0, [r3, #0]
 80016d6:	f004 fba9 	bl	8005e2c <vTaskResume>
			vTaskSuspend(ButtonTaskHandle); // Suspend the menu task (NULL means current task)
 80016da:	4b1f      	ldr	r3, [pc, #124]	@ (8001758 <StartButtonTask+0xc0>)
 80016dc:	6818      	ldr	r0, [r3, #0]
 80016de:	f004 fdb3 	bl	8006248 <vTaskSuspend>
    displayMenu();
 80016e2:	f7ff ff2f 	bl	8001544 <displayMenu>
    osDelay(100);
 80016e6:	2064      	movs	r0, #100	@ 0x64
 80016e8:	f003 fd2d 	bl	8005146 <osDelay>
    osMutexWait(accelDataMutex, osWaitForever);
 80016ec:	f04f 31ff 	mov.w	r1, #4294967295
 80016f0:	6828      	ldr	r0, [r5, #0]
 80016f2:	f003 fd3b 	bl	800516c <osMutexWait>
	if (roll > 20.0f && arrow_position <2){
 80016f6:	edd6 7a00 	vldr	s15, [r6]
 80016fa:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80016fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001706:	dd04      	ble.n	8001712 <StartButtonTask+0x7a>
 8001708:	6823      	ldr	r3, [r4, #0]
 800170a:	2b01      	cmp	r3, #1
		arrow_position++;
 800170c:	bfdc      	itt	le
 800170e:	3301      	addle	r3, #1
 8001710:	6023      	strle	r3, [r4, #0]
	if (roll < -20.0f && arrow_position >0){
 8001712:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 8001716:	eef4 7ac7 	vcmpe.f32	s15, s14
 800171a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171e:	d5c0      	bpl.n	80016a2 <StartButtonTask+0xa>
 8001720:	6823      	ldr	r3, [r4, #0]
 8001722:	2b00      	cmp	r3, #0
		arrow_position--;;
 8001724:	bfc4      	itt	gt
 8001726:	f103 33ff 	addgt.w	r3, r3, #4294967295
 800172a:	6023      	strgt	r3, [r4, #0]
 800172c:	e7b9      	b.n	80016a2 <StartButtonTask+0xa>
 800172e:	bf00      	nop
 8001730:	20000720 	.word	0x20000720
 8001734:	2000071c 	.word	0x2000071c
 8001738:	2000072c 	.word	0x2000072c
 800173c:	48000800 	.word	0x48000800
 8001740:	20000736 	.word	0x20000736
 8001744:	20000728 	.word	0x20000728
 8001748:	20000010 	.word	0x20000010
 800174c:	20000724 	.word	0x20000724
 8001750:	20000504 	.word	0x20000504
 8001754:	2000073c 	.word	0x2000073c
 8001758:	20000740 	.word	0x20000740

0800175c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800175c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800175e:	6802      	ldr	r2, [r0, #0]
 8001760:	4b03      	ldr	r3, [pc, #12]	@ (8001770 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8001762:	429a      	cmp	r2, r3
 8001764:	d000      	beq.n	8001768 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001766:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8001768:	f000 fe76 	bl	8002458 <HAL_IncTick>
}
 800176c:	e7fb      	b.n	8001766 <HAL_TIM_PeriodElapsedCallback+0xa>
 800176e:	bf00      	nop
 8001770:	40001000 	.word	0x40001000

08001774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001774:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	printf("Error happened");
 8001776:	4802      	ldr	r0, [pc, #8]	@ (8001780 <Error_Handler+0xc>)
 8001778:	f006 f9a2 	bl	8007ac0 <iprintf>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800177c:	b672      	cpsid	i
  __disable_irq();
  while (1)
 800177e:	e7fe      	b.n	800177e <Error_Handler+0xa>
 8001780:	0800bdd0 	.word	0x0800bdd0

08001784 <SystemClock_Config>:
{
 8001784:	b500      	push	{lr}
 8001786:	b097      	sub	sp, #92	@ 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001788:	2244      	movs	r2, #68	@ 0x44
 800178a:	2100      	movs	r1, #0
 800178c:	a805      	add	r0, sp, #20
 800178e:	f006 fa14 	bl	8007bba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001792:	2000      	movs	r0, #0
 8001794:	9000      	str	r0, [sp, #0]
 8001796:	9001      	str	r0, [sp, #4]
 8001798:	9002      	str	r0, [sp, #8]
 800179a:	9003      	str	r0, [sp, #12]
 800179c:	9004      	str	r0, [sp, #16]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800179e:	f001 fc99 	bl	80030d4 <HAL_PWREx_ControlVoltageScaling>
 80017a2:	bb20      	cbnz	r0, 80017ee <SystemClock_Config+0x6a>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80017a4:	2310      	movs	r3, #16
 80017a6:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80017a8:	2201      	movs	r2, #1
 80017aa:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80017b0:	2360      	movs	r3, #96	@ 0x60
 80017b2:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017b4:	2302      	movs	r3, #2
 80017b6:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80017b8:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80017ba:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80017bc:	223c      	movs	r2, #60	@ 0x3c
 80017be:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017c0:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017c2:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017c4:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017c6:	a805      	add	r0, sp, #20
 80017c8:	f001 fda4 	bl	8003314 <HAL_RCC_OscConfig>
 80017cc:	b988      	cbnz	r0, 80017f2 <SystemClock_Config+0x6e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ce:	230f      	movs	r3, #15
 80017d0:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d2:	2303      	movs	r3, #3
 80017d4:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d6:	2300      	movs	r3, #0
 80017d8:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017da:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017dc:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017de:	2105      	movs	r1, #5
 80017e0:	4668      	mov	r0, sp
 80017e2:	f002 f8df 	bl	80039a4 <HAL_RCC_ClockConfig>
 80017e6:	b930      	cbnz	r0, 80017f6 <SystemClock_Config+0x72>
}
 80017e8:	b017      	add	sp, #92	@ 0x5c
 80017ea:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80017ee:	f7ff ffc1 	bl	8001774 <Error_Handler>
    Error_Handler();
 80017f2:	f7ff ffbf 	bl	8001774 <Error_Handler>
    Error_Handler();
 80017f6:	f7ff ffbd 	bl	8001774 <Error_Handler>
	...

080017fc <main>:
{
 80017fc:	b500      	push	{lr}
 80017fe:	b09f      	sub	sp, #124	@ 0x7c
  HAL_Init();
 8001800:	f000 fe1a 	bl	8002438 <HAL_Init>
  SystemClock_Config();
 8001804:	f7ff ffbe 	bl	8001784 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001808:	2400      	movs	r4, #0
 800180a:	9402      	str	r4, [sp, #8]
 800180c:	9403      	str	r4, [sp, #12]
 800180e:	9404      	str	r4, [sp, #16]
 8001810:	9405      	str	r4, [sp, #20]
 8001812:	9406      	str	r4, [sp, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001814:	4b65      	ldr	r3, [pc, #404]	@ (80019ac <main+0x1b0>)
 8001816:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001818:	f042 0204 	orr.w	r2, r2, #4
 800181c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800181e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001820:	f002 0204 	and.w	r2, r2, #4
 8001824:	9200      	str	r2, [sp, #0]
 8001826:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001828:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800182a:	f042 0202 	orr.w	r2, r2, #2
 800182e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	9301      	str	r3, [sp, #4]
 8001838:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800183a:	4e5d      	ldr	r6, [pc, #372]	@ (80019b0 <main+0x1b4>)
 800183c:	4622      	mov	r2, r4
 800183e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001842:	4630      	mov	r0, r6
 8001844:	f001 f806 	bl	8002854 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = BTN_Pin;
 8001848:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800184c:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800184e:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001850:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8001852:	a902      	add	r1, sp, #8
 8001854:	4857      	ldr	r0, [pc, #348]	@ (80019b4 <main+0x1b8>)
 8001856:	f000 fe67 	bl	8002528 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_Pin;
 800185a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800185e:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001860:	2501      	movs	r5, #1
 8001862:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001866:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001868:	a902      	add	r1, sp, #8
 800186a:	4630      	mov	r0, r6
 800186c:	f000 fe5c 	bl	8002528 <HAL_GPIO_Init>
  hi2c2.Instance = I2C2;
 8001870:	4851      	ldr	r0, [pc, #324]	@ (80019b8 <main+0x1bc>)
 8001872:	4b52      	ldr	r3, [pc, #328]	@ (80019bc <main+0x1c0>)
 8001874:	6003      	str	r3, [r0, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 8001876:	4b52      	ldr	r3, [pc, #328]	@ (80019c0 <main+0x1c4>)
 8001878:	6043      	str	r3, [r0, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800187a:	6084      	str	r4, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800187c:	60c5      	str	r5, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800187e:	6104      	str	r4, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001880:	6144      	str	r4, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001882:	6184      	str	r4, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001884:	61c4      	str	r4, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001886:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001888:	f001 f944 	bl	8002b14 <HAL_I2C_Init>
 800188c:	2800      	cmp	r0, #0
 800188e:	d17a      	bne.n	8001986 <main+0x18a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001890:	2100      	movs	r1, #0
 8001892:	4849      	ldr	r0, [pc, #292]	@ (80019b8 <main+0x1bc>)
 8001894:	f001 fbb4 	bl	8003000 <HAL_I2CEx_ConfigAnalogFilter>
 8001898:	2800      	cmp	r0, #0
 800189a:	d176      	bne.n	800198a <main+0x18e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800189c:	2100      	movs	r1, #0
 800189e:	4846      	ldr	r0, [pc, #280]	@ (80019b8 <main+0x1bc>)
 80018a0:	f001 fbdc 	bl	800305c <HAL_I2CEx_ConfigDigitalFilter>
 80018a4:	2800      	cmp	r0, #0
 80018a6:	d172      	bne.n	800198e <main+0x192>
  huart1.Instance = USART1;
 80018a8:	4846      	ldr	r0, [pc, #280]	@ (80019c4 <main+0x1c8>)
 80018aa:	4b47      	ldr	r3, [pc, #284]	@ (80019c8 <main+0x1cc>)
 80018ac:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80018ae:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80018b2:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018b4:	2300      	movs	r3, #0
 80018b6:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018b8:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018ba:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018bc:	220c      	movs	r2, #12
 80018be:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018c0:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018c2:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018c4:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018c6:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018c8:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018ca:	f003 fb40 	bl	8004f4e <HAL_UART_Init>
 80018ce:	2800      	cmp	r0, #0
 80018d0:	d15f      	bne.n	8001992 <main+0x196>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018d2:	2100      	movs	r1, #0
 80018d4:	483b      	ldr	r0, [pc, #236]	@ (80019c4 <main+0x1c8>)
 80018d6:	f003 fbb2 	bl	800503e <HAL_UARTEx_SetTxFifoThreshold>
 80018da:	2800      	cmp	r0, #0
 80018dc:	d15b      	bne.n	8001996 <main+0x19a>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018de:	2100      	movs	r1, #0
 80018e0:	4838      	ldr	r0, [pc, #224]	@ (80019c4 <main+0x1c8>)
 80018e2:	f003 fbd1 	bl	8005088 <HAL_UARTEx_SetRxFifoThreshold>
 80018e6:	2800      	cmp	r0, #0
 80018e8:	d157      	bne.n	800199a <main+0x19e>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80018ea:	4836      	ldr	r0, [pc, #216]	@ (80019c4 <main+0x1c8>)
 80018ec:	f003 fb88 	bl	8005000 <HAL_UARTEx_DisableFifoMode>
 80018f0:	2800      	cmp	r0, #0
 80018f2:	d154      	bne.n	800199e <main+0x1a2>
  BSP_ACCELERO_Init();
 80018f4:	f000 f938 	bl	8001b68 <BSP_ACCELERO_Init>
  BSP_GYRO_Init();
 80018f8:	f000 f956 	bl	8001ba8 <BSP_GYRO_Init>
  BSP_PSENSOR_Init();
 80018fc:	f000 f990 	bl	8001c20 <BSP_PSENSOR_Init>
  BSP_MAGNETO_Init();
 8001900:	f000 f968 	bl	8001bd4 <BSP_MAGNETO_Init>
  osMutexDef(accelDataMutex);         // Define the mutex
 8001904:	2300      	movs	r3, #0
 8001906:	931c      	str	r3, [sp, #112]	@ 0x70
 8001908:	931d      	str	r3, [sp, #116]	@ 0x74
  accelDataMutex = osMutexCreate(osMutex(accelDataMutex)); // Create the mutex
 800190a:	a81c      	add	r0, sp, #112	@ 0x70
 800190c:	f003 fc23 	bl	8005156 <osMutexCreate>
 8001910:	4b2e      	ldr	r3, [pc, #184]	@ (80019cc <main+0x1d0>)
 8001912:	6018      	str	r0, [r3, #0]
  if (accelDataMutex == NULL) {
 8001914:	2800      	cmp	r0, #0
 8001916:	d044      	beq.n	80019a2 <main+0x1a6>
  osThreadDef(ButtonTask, StartButtonTask, osPriorityHigh, 0, 128);
 8001918:	4c2d      	ldr	r4, [pc, #180]	@ (80019d0 <main+0x1d4>)
 800191a:	f10d 0c54 	add.w	ip, sp, #84	@ 0x54
 800191e:	46a6      	mov	lr, r4
 8001920:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001924:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001928:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800192c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
  ButtonTaskHandle = osThreadCreate(osThread(ButtonTask), NULL);
 8001930:	2100      	movs	r1, #0
 8001932:	a815      	add	r0, sp, #84	@ 0x54
 8001934:	f003 fbd2 	bl	80050dc <osThreadCreate>
 8001938:	4b26      	ldr	r3, [pc, #152]	@ (80019d4 <main+0x1d8>)
 800193a:	6018      	str	r0, [r3, #0]
  osThreadDef(TerminalTask, StartTerminalTask, osPriorityAboveNormal, 0, 200);
 800193c:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 8001940:	f104 0e1c 	add.w	lr, r4, #28
 8001944:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001948:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800194c:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8001950:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
  TerminalTaskHandle = osThreadCreate(osThread(TerminalTask), NULL);
 8001954:	2100      	movs	r1, #0
 8001956:	a80e      	add	r0, sp, #56	@ 0x38
 8001958:	f003 fbc0 	bl	80050dc <osThreadCreate>
 800195c:	4b1e      	ldr	r3, [pc, #120]	@ (80019d8 <main+0x1dc>)
 800195e:	6018      	str	r0, [r3, #0]
  osThreadDef(SensorTask, StartSensorTask, osPriorityAboveNormal, 0, 200);
 8001960:	f10d 0c1c 	add.w	ip, sp, #28
 8001964:	3438      	adds	r4, #56	@ 0x38
 8001966:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001968:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800196c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001970:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 8001974:	2100      	movs	r1, #0
 8001976:	a807      	add	r0, sp, #28
 8001978:	f003 fbb0 	bl	80050dc <osThreadCreate>
 800197c:	4b17      	ldr	r3, [pc, #92]	@ (80019dc <main+0x1e0>)
 800197e:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8001980:	f003 fba7 	bl	80050d2 <osKernelStart>
  while (1)
 8001984:	e7fe      	b.n	8001984 <main+0x188>
    Error_Handler();
 8001986:	f7ff fef5 	bl	8001774 <Error_Handler>
    Error_Handler();
 800198a:	f7ff fef3 	bl	8001774 <Error_Handler>
    Error_Handler();
 800198e:	f7ff fef1 	bl	8001774 <Error_Handler>
    Error_Handler();
 8001992:	f7ff feef 	bl	8001774 <Error_Handler>
    Error_Handler();
 8001996:	f7ff feed 	bl	8001774 <Error_Handler>
    Error_Handler();
 800199a:	f7ff feeb 	bl	8001774 <Error_Handler>
    Error_Handler();
 800199e:	f7ff fee9 	bl	8001774 <Error_Handler>
      printf("Failed to create accelDataMutex\n\r");
 80019a2:	480f      	ldr	r0, [pc, #60]	@ (80019e0 <main+0x1e4>)
 80019a4:	f006 f88c 	bl	8007ac0 <iprintf>
      Error_Handler();
 80019a8:	f7ff fee4 	bl	8001774 <Error_Handler>
 80019ac:	40021000 	.word	0x40021000
 80019b0:	48000400 	.word	0x48000400
 80019b4:	48000800 	.word	0x48000800
 80019b8:	200007d8 	.word	0x200007d8
 80019bc:	40005800 	.word	0x40005800
 80019c0:	30a175ab 	.word	0x30a175ab
 80019c4:	20000744 	.word	0x20000744
 80019c8:	40013800 	.word	0x40013800
 80019cc:	20000720 	.word	0x20000720
 80019d0:	0800b908 	.word	0x0800b908
 80019d4:	20000740 	.word	0x20000740
 80019d8:	2000073c 	.word	0x2000073c
 80019dc:	20000738 	.word	0x20000738
 80019e0:	0800bde0 	.word	0x0800bde0

080019e4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80019e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019e6:	b089      	sub	sp, #36	@ 0x24
 80019e8:	4604      	mov	r4, r0
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80019ea:	4b29      	ldr	r3, [pc, #164]	@ (8001a90 <I2Cx_Init+0xac>)
 80019ec:	6003      	str	r3, [r0, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80019ee:	4b29      	ldr	r3, [pc, #164]	@ (8001a94 <I2Cx_Init+0xb0>)
 80019f0:	6043      	str	r3, [r0, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80019f2:	2600      	movs	r6, #0
 80019f4:	6086      	str	r6, [r0, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80019f6:	2201      	movs	r2, #1
 80019f8:	60c2      	str	r2, [r0, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80019fa:	6106      	str	r6, [r0, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80019fc:	6146      	str	r6, [r0, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80019fe:	61c6      	str	r6, [r0, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001a00:	6206      	str	r6, [r0, #32]
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001a02:	4d25      	ldr	r5, [pc, #148]	@ (8001a98 <I2Cx_Init+0xb4>)
 8001a04:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001a06:	f043 0302 	orr.w	r3, r3, #2
 8001a0a:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8001a0c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001a0e:	f003 0302 	and.w	r3, r3, #2
 8001a12:	9301      	str	r3, [sp, #4]
 8001a14:	9b01      	ldr	r3, [sp, #4]
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001a16:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a1a:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001a1c:	2312      	movs	r3, #18
 8001a1e:	9304      	str	r3, [sp, #16]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001a20:	9205      	str	r2, [sp, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a22:	2303      	movs	r3, #3
 8001a24:	9306      	str	r3, [sp, #24]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001a26:	2304      	movs	r3, #4
 8001a28:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001a2a:	4f1c      	ldr	r7, [pc, #112]	@ (8001a9c <I2Cx_Init+0xb8>)
 8001a2c:	a903      	add	r1, sp, #12
 8001a2e:	4638      	mov	r0, r7
 8001a30:	f000 fd7a 	bl	8002528 <HAL_GPIO_Init>
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001a34:	a903      	add	r1, sp, #12
 8001a36:	4638      	mov	r0, r7
 8001a38:	f000 fd76 	bl	8002528 <HAL_GPIO_Init>
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001a3c:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001a3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a42:	65ab      	str	r3, [r5, #88]	@ 0x58
 8001a44:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001a46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a4a:	9302      	str	r3, [sp, #8]
 8001a4c:	9b02      	ldr	r3, [sp, #8]
  DISCOVERY_I2Cx_FORCE_RESET();
 8001a4e:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8001a50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a54:	63ab      	str	r3, [r5, #56]	@ 0x38
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001a56:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8001a58:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001a5c:	63ab      	str	r3, [r5, #56]	@ 0x38
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001a5e:	4632      	mov	r2, r6
 8001a60:	210f      	movs	r1, #15
 8001a62:	2021      	movs	r0, #33	@ 0x21
 8001a64:	f000 fd1c 	bl	80024a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001a68:	2021      	movs	r0, #33	@ 0x21
 8001a6a:	f000 fd4f 	bl	800250c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001a6e:	4632      	mov	r2, r6
 8001a70:	210f      	movs	r1, #15
 8001a72:	2022      	movs	r0, #34	@ 0x22
 8001a74:	f000 fd14 	bl	80024a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001a78:	2022      	movs	r0, #34	@ 0x22
 8001a7a:	f000 fd47 	bl	800250c <HAL_NVIC_EnableIRQ>

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
  HAL_I2C_Init(i2c_handler);
 8001a7e:	4620      	mov	r0, r4
 8001a80:	f001 f848 	bl	8002b14 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001a84:	4631      	mov	r1, r6
 8001a86:	4620      	mov	r0, r4
 8001a88:	f001 faba 	bl	8003000 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001a8c:	b009      	add	sp, #36	@ 0x24
 8001a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a90:	40005800 	.word	0x40005800
 8001a94:	00702681 	.word	0x00702681
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	48000400 	.word	0x48000400

08001aa0 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001aa0:	b508      	push	{r3, lr}
  I2Cx_Init(&hI2cHandler);
 8001aa2:	4802      	ldr	r0, [pc, #8]	@ (8001aac <SENSOR_IO_Init+0xc>)
 8001aa4:	f7ff ff9e 	bl	80019e4 <I2Cx_Init>
}
 8001aa8:	bd08      	pop	{r3, pc}
 8001aaa:	bf00      	nop
 8001aac:	2000082c 	.word	0x2000082c

08001ab0 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001ab0:	b510      	push	{r4, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	f88d 2017 	strb.w	r2, [sp, #23]
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001ab8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001abc:	9302      	str	r3, [sp, #8]
 8001abe:	2301      	movs	r3, #1
 8001ac0:	9301      	str	r3, [sp, #4]
 8001ac2:	f10d 0217 	add.w	r2, sp, #23
 8001ac6:	9200      	str	r2, [sp, #0]
 8001ac8:	460a      	mov	r2, r1
 8001aca:	4601      	mov	r1, r0
 8001acc:	4806      	ldr	r0, [pc, #24]	@ (8001ae8 <SENSOR_IO_Write+0x38>)
 8001ace:	f001 f897 	bl	8002c00 <HAL_I2C_Mem_Write>
  if(status != HAL_OK)
 8001ad2:	b908      	cbnz	r0, 8001ad8 <SENSOR_IO_Write+0x28>
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
}
 8001ad4:	b006      	add	sp, #24
 8001ad6:	bd10      	pop	{r4, pc}
  HAL_I2C_DeInit(i2c_handler);
 8001ad8:	4c03      	ldr	r4, [pc, #12]	@ (8001ae8 <SENSOR_IO_Write+0x38>)
 8001ada:	4620      	mov	r0, r4
 8001adc:	f001 f876 	bl	8002bcc <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 8001ae0:	4620      	mov	r0, r4
 8001ae2:	f7ff ff7f 	bl	80019e4 <I2Cx_Init>
}
 8001ae6:	e7f5      	b.n	8001ad4 <SENSOR_IO_Write+0x24>
 8001ae8:	2000082c 	.word	0x2000082c

08001aec <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001aec:	b510      	push	{r4, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	460a      	mov	r2, r1
  uint8_t read_value = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	f88d 3017 	strb.w	r3, [sp, #23]
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001af8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001afc:	9302      	str	r3, [sp, #8]
 8001afe:	2301      	movs	r3, #1
 8001b00:	9301      	str	r3, [sp, #4]
 8001b02:	f10d 0117 	add.w	r1, sp, #23
 8001b06:	9100      	str	r1, [sp, #0]
 8001b08:	4601      	mov	r1, r0
 8001b0a:	4808      	ldr	r0, [pc, #32]	@ (8001b2c <SENSOR_IO_Read+0x40>)
 8001b0c:	f001 f976 	bl	8002dfc <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8001b10:	b918      	cbnz	r0, 8001b1a <SENSOR_IO_Read+0x2e>

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);

  return read_value;
}
 8001b12:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8001b16:	b006      	add	sp, #24
 8001b18:	bd10      	pop	{r4, pc}
  HAL_I2C_DeInit(i2c_handler);
 8001b1a:	4c04      	ldr	r4, [pc, #16]	@ (8001b2c <SENSOR_IO_Read+0x40>)
 8001b1c:	4620      	mov	r0, r4
 8001b1e:	f001 f855 	bl	8002bcc <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 8001b22:	4620      	mov	r0, r4
 8001b24:	f7ff ff5e 	bl	80019e4 <I2Cx_Init>
}
 8001b28:	e7f3      	b.n	8001b12 <SENSOR_IO_Read+0x26>
 8001b2a:	bf00      	nop
 8001b2c:	2000082c 	.word	0x2000082c

08001b30 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001b30:	b530      	push	{r4, r5, lr}
 8001b32:	b085      	sub	sp, #20
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001b34:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
 8001b38:	9402      	str	r4, [sp, #8]
 8001b3a:	9301      	str	r3, [sp, #4]
 8001b3c:	9200      	str	r2, [sp, #0]
 8001b3e:	2301      	movs	r3, #1
 8001b40:	460a      	mov	r2, r1
 8001b42:	4601      	mov	r1, r0
 8001b44:	4807      	ldr	r0, [pc, #28]	@ (8001b64 <SENSOR_IO_ReadMultiple+0x34>)
 8001b46:	f001 f959 	bl	8002dfc <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8001b4a:	4604      	mov	r4, r0
 8001b4c:	b910      	cbnz	r0, 8001b54 <SENSOR_IO_ReadMultiple+0x24>
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
}
 8001b4e:	4620      	mov	r0, r4
 8001b50:	b005      	add	sp, #20
 8001b52:	bd30      	pop	{r4, r5, pc}
  HAL_I2C_DeInit(i2c_handler);
 8001b54:	4d03      	ldr	r5, [pc, #12]	@ (8001b64 <SENSOR_IO_ReadMultiple+0x34>)
 8001b56:	4628      	mov	r0, r5
 8001b58:	f001 f838 	bl	8002bcc <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 8001b5c:	4628      	mov	r0, r5
 8001b5e:	f7ff ff41 	bl	80019e4 <I2Cx_Init>
}
 8001b62:	e7f4      	b.n	8001b4e <SENSOR_IO_ReadMultiple+0x1e>
 8001b64:	2000082c 	.word	0x2000082c

08001b68 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8001b68:	b508      	push	{r3, lr}
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
  uint16_t ctrl = 0x0000;
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001b6a:	4b08      	ldr	r3, [pc, #32]	@ (8001b8c <BSP_ACCELERO_Init+0x24>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	4798      	blx	r3
 8001b70:	286a      	cmp	r0, #106	@ 0x6a
 8001b72:	d001      	beq.n	8001b78 <BSP_ACCELERO_Init+0x10>
  {
    ret = ACCELERO_ERROR;
 8001b74:	2001      	movs	r0, #1
    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
  }  

  return ret;
}
 8001b76:	bd08      	pop	{r3, pc}
    AccelerometerDrv = &Lsm6dslAccDrv;
 8001b78:	4b04      	ldr	r3, [pc, #16]	@ (8001b8c <BSP_ACCELERO_Init+0x24>)
 8001b7a:	4a05      	ldr	r2, [pc, #20]	@ (8001b90 <BSP_ACCELERO_Init+0x28>)
 8001b7c:	6013      	str	r3, [r2, #0]
    AccelerometerDrv->Init(ctrl);
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f244 4030 	movw	r0, #17456	@ 0x4430
 8001b84:	4798      	blx	r3
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8001b86:	2000      	movs	r0, #0
 8001b88:	e7f5      	b.n	8001b76 <BSP_ACCELERO_Init+0xe>
 8001b8a:	bf00      	nop
 8001b8c:	2000008c 	.word	0x2000008c
 8001b90:	20000880 	.word	0x20000880

08001b94 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8001b94:	b508      	push	{r3, lr}
  if(AccelerometerDrv != NULL)
 8001b96:	4b03      	ldr	r3, [pc, #12]	@ (8001ba4 <BSP_ACCELERO_AccGetXYZ+0x10>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	b113      	cbz	r3, 8001ba2 <BSP_ACCELERO_AccGetXYZ+0xe>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9e:	b103      	cbz	r3, 8001ba2 <BSP_ACCELERO_AccGetXYZ+0xe>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8001ba0:	4798      	blx	r3
    }
  }
}
 8001ba2:	bd08      	pop	{r3, pc}
 8001ba4:	20000880 	.word	0x20000880

08001ba8 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 8001ba8:	b508      	push	{r3, lr}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001baa:	4b08      	ldr	r3, [pc, #32]	@ (8001bcc <BSP_GYRO_Init+0x24>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	4798      	blx	r3
 8001bb0:	286a      	cmp	r0, #106	@ 0x6a
 8001bb2:	d001      	beq.n	8001bb8 <BSP_GYRO_Init+0x10>
  {
    ret = GYRO_ERROR;
 8001bb4:	2001      	movs	r0, #1
    
    ret = GYRO_OK;
  }
  
  return ret;
}
 8001bb6:	bd08      	pop	{r3, pc}
    GyroscopeDrv = &Lsm6dslGyroDrv;
 8001bb8:	4b04      	ldr	r3, [pc, #16]	@ (8001bcc <BSP_GYRO_Init+0x24>)
 8001bba:	4a05      	ldr	r2, [pc, #20]	@ (8001bd0 <BSP_GYRO_Init+0x28>)
 8001bbc:	6013      	str	r3, [r2, #0]
    GyroscopeDrv->Init(ctrl);
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f244 403c 	movw	r0, #17468	@ 0x443c
 8001bc4:	4798      	blx	r3
    ret = GYRO_OK;
 8001bc6:	2000      	movs	r0, #0
 8001bc8:	e7f5      	b.n	8001bb6 <BSP_GYRO_Init+0xe>
 8001bca:	bf00      	nop
 8001bcc:	20000058 	.word	0x20000058
 8001bd0:	20000884 	.word	0x20000884

08001bd4 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8001bd4:	b510      	push	{r4, lr}
 8001bd6:	b082      	sub	sp, #8
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 8001bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c18 <BSP_MAGNETO_Init+0x44>)
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	4798      	blx	r3
 8001bde:	283d      	cmp	r0, #61	@ 0x3d
 8001be0:	d002      	beq.n	8001be8 <BSP_MAGNETO_Init+0x14>
  {
    ret = MAGNETO_ERROR;
 8001be2:	2001      	movs	r0, #1
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
  } 

  return ret;  
}
 8001be4:	b002      	add	sp, #8
 8001be6:	bd10      	pop	{r4, pc}
    MagnetoDrv = &Lis3mdlMagDrv;
 8001be8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c18 <BSP_MAGNETO_Init+0x44>)
 8001bea:	4a0c      	ldr	r2, [pc, #48]	@ (8001c1c <BSP_MAGNETO_Init+0x48>)
 8001bec:	6013      	str	r3, [r2, #0]
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8001bee:	2258      	movs	r2, #88	@ 0x58
 8001bf0:	f88d 2000 	strb.w	r2, [sp]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8001bf4:	2400      	movs	r4, #0
 8001bf6:	f88d 4001 	strb.w	r4, [sp, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 8001bfa:	f88d 4002 	strb.w	r4, [sp, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 8001bfe:	2208      	movs	r2, #8
 8001c00:	f88d 2003 	strb.w	r2, [sp, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8001c04:	2240      	movs	r2, #64	@ 0x40
 8001c06:	f88d 2004 	strb.w	r2, [sp, #4]
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	aa02      	add	r2, sp, #8
 8001c0e:	e912 0003 	ldmdb	r2, {r0, r1}
 8001c12:	4798      	blx	r3
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 8001c14:	4620      	mov	r0, r4
 8001c16:	e7e5      	b.n	8001be4 <BSP_MAGNETO_Init+0x10>
 8001c18:	20000018 	.word	0x20000018
 8001c1c:	20000888 	.word	0x20000888

08001c20 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8001c20:	b508      	push	{r3, lr}
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8001c22:	4b08      	ldr	r3, [pc, #32]	@ (8001c44 <BSP_PSENSOR_Init+0x24>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	20ba      	movs	r0, #186	@ 0xba
 8001c28:	4798      	blx	r3
 8001c2a:	28b1      	cmp	r0, #177	@ 0xb1
 8001c2c:	d001      	beq.n	8001c32 <BSP_PSENSOR_Init+0x12>
  {
    ret = PSENSOR_ERROR;
 8001c2e:	2001      	movs	r0, #1
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
    ret = PSENSOR_OK;
  }
  
  return ret;
}
 8001c30:	bd08      	pop	{r3, pc}
     Psensor_drv = &LPS22HB_P_Drv;
 8001c32:	4b04      	ldr	r3, [pc, #16]	@ (8001c44 <BSP_PSENSOR_Init+0x24>)
 8001c34:	4a04      	ldr	r2, [pc, #16]	@ (8001c48 <BSP_PSENSOR_Init+0x28>)
 8001c36:	6013      	str	r3, [r2, #0]
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	20ba      	movs	r0, #186	@ 0xba
 8001c3c:	4798      	blx	r3
    ret = PSENSOR_OK;
 8001c3e:	2000      	movs	r0, #0
 8001c40:	e7f6      	b.n	8001c30 <BSP_PSENSOR_Init+0x10>
 8001c42:	bf00      	nop
 8001c44:	2000004c 	.word	0x2000004c
 8001c48:	2000088c 	.word	0x2000088c

08001c4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c4c:	b500      	push	{lr}
 8001c4e:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c50:	4b0d      	ldr	r3, [pc, #52]	@ (8001c88 <HAL_MspInit+0x3c>)
 8001c52:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c54:	f042 0201 	orr.w	r2, r2, #1
 8001c58:	661a      	str	r2, [r3, #96]	@ 0x60
 8001c5a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c5c:	f002 0201 	and.w	r2, r2, #1
 8001c60:	9200      	str	r2, [sp, #0]
 8001c62:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c64:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001c66:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001c6a:	659a      	str	r2, [r3, #88]	@ 0x58
 8001c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c72:	9301      	str	r3, [sp, #4]
 8001c74:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c76:	2200      	movs	r2, #0
 8001c78:	210f      	movs	r1, #15
 8001c7a:	f06f 0001 	mvn.w	r0, #1
 8001c7e:	f000 fc0f 	bl	80024a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c82:	b003      	add	sp, #12
 8001c84:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c88:	40021000 	.word	0x40021000

08001c8c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c8c:	b510      	push	{r4, lr}
 8001c8e:	b0ac      	sub	sp, #176	@ 0xb0
 8001c90:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c92:	2100      	movs	r1, #0
 8001c94:	9127      	str	r1, [sp, #156]	@ 0x9c
 8001c96:	9128      	str	r1, [sp, #160]	@ 0xa0
 8001c98:	9129      	str	r1, [sp, #164]	@ 0xa4
 8001c9a:	912a      	str	r1, [sp, #168]	@ 0xa8
 8001c9c:	912b      	str	r1, [sp, #172]	@ 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c9e:	2294      	movs	r2, #148	@ 0x94
 8001ca0:	a802      	add	r0, sp, #8
 8001ca2:	f005 ff8a 	bl	8007bba <memset>
  if(hi2c->Instance==I2C2)
 8001ca6:	6822      	ldr	r2, [r4, #0]
 8001ca8:	4b18      	ldr	r3, [pc, #96]	@ (8001d0c <HAL_I2C_MspInit+0x80>)
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d001      	beq.n	8001cb2 <HAL_I2C_MspInit+0x26>

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001cae:	b02c      	add	sp, #176	@ 0xb0
 8001cb0:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001cb2:	2380      	movs	r3, #128	@ 0x80
 8001cb4:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cb6:	a802      	add	r0, sp, #8
 8001cb8:	f002 f962 	bl	8003f80 <HAL_RCCEx_PeriphCLKConfig>
 8001cbc:	bb10      	cbnz	r0, 8001d04 <HAL_I2C_MspInit+0x78>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cbe:	4c14      	ldr	r4, [pc, #80]	@ (8001d10 <HAL_I2C_MspInit+0x84>)
 8001cc0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001cc2:	f043 0302 	orr.w	r3, r3, #2
 8001cc6:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8001cc8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001cd2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001cd6:	9327      	str	r3, [sp, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cd8:	2312      	movs	r3, #18
 8001cda:	9328      	str	r3, [sp, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	9329      	str	r3, [sp, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	932a      	str	r3, [sp, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	932b      	str	r3, [sp, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce8:	a927      	add	r1, sp, #156	@ 0x9c
 8001cea:	480a      	ldr	r0, [pc, #40]	@ (8001d14 <HAL_I2C_MspInit+0x88>)
 8001cec:	f000 fc1c 	bl	8002528 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001cf0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001cf2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001cf6:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001cf8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001cfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cfe:	9301      	str	r3, [sp, #4]
 8001d00:	9b01      	ldr	r3, [sp, #4]
}
 8001d02:	e7d4      	b.n	8001cae <HAL_I2C_MspInit+0x22>
      Error_Handler();
 8001d04:	f7ff fd36 	bl	8001774 <Error_Handler>
 8001d08:	e7d9      	b.n	8001cbe <HAL_I2C_MspInit+0x32>
 8001d0a:	bf00      	nop
 8001d0c:	40005800 	.word	0x40005800
 8001d10:	40021000 	.word	0x40021000
 8001d14:	48000400 	.word	0x48000400

08001d18 <HAL_I2C_MspDeInit>:
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
  if(hi2c->Instance==I2C2)
 8001d18:	6802      	ldr	r2, [r0, #0]
 8001d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d48 <HAL_I2C_MspDeInit+0x30>)
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d000      	beq.n	8001d22 <HAL_I2C_MspDeInit+0xa>
 8001d20:	4770      	bx	lr
{
 8001d22:	b510      	push	{r4, lr}
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001d24:	4a09      	ldr	r2, [pc, #36]	@ (8001d4c <HAL_I2C_MspDeInit+0x34>)
 8001d26:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8001d28:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001d2c:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001d2e:	4c08      	ldr	r4, [pc, #32]	@ (8001d50 <HAL_I2C_MspDeInit+0x38>)
 8001d30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d34:	4620      	mov	r0, r4
 8001d36:	f000 fce5 	bl	8002704 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001d3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d3e:	4620      	mov	r0, r4
 8001d40:	f000 fce0 	bl	8002704 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001d44:	bd10      	pop	{r4, pc}
 8001d46:	bf00      	nop
 8001d48:	40005800 	.word	0x40005800
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	48000400 	.word	0x48000400

08001d54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d54:	b510      	push	{r4, lr}
 8001d56:	b0ac      	sub	sp, #176	@ 0xb0
 8001d58:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	9127      	str	r1, [sp, #156]	@ 0x9c
 8001d5e:	9128      	str	r1, [sp, #160]	@ 0xa0
 8001d60:	9129      	str	r1, [sp, #164]	@ 0xa4
 8001d62:	912a      	str	r1, [sp, #168]	@ 0xa8
 8001d64:	912b      	str	r1, [sp, #172]	@ 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d66:	2294      	movs	r2, #148	@ 0x94
 8001d68:	a802      	add	r0, sp, #8
 8001d6a:	f005 ff26 	bl	8007bba <memset>
  if(huart->Instance==USART1)
 8001d6e:	6822      	ldr	r2, [r4, #0]
 8001d70:	4b17      	ldr	r3, [pc, #92]	@ (8001dd0 <HAL_UART_MspInit+0x7c>)
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d001      	beq.n	8001d7a <HAL_UART_MspInit+0x26>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001d76:	b02c      	add	sp, #176	@ 0xb0
 8001d78:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d7e:	a802      	add	r0, sp, #8
 8001d80:	f002 f8fe 	bl	8003f80 <HAL_RCCEx_PeriphCLKConfig>
 8001d84:	bb08      	cbnz	r0, 8001dca <HAL_UART_MspInit+0x76>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d86:	4b13      	ldr	r3, [pc, #76]	@ (8001dd4 <HAL_UART_MspInit+0x80>)
 8001d88:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d8a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001d8e:	661a      	str	r2, [r3, #96]	@ 0x60
 8001d90:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d92:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001d96:	9200      	str	r2, [sp, #0]
 8001d98:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d9c:	f042 0202 	orr.w	r2, r2, #2
 8001da0:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001da2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	9301      	str	r3, [sp, #4]
 8001daa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dac:	23c0      	movs	r3, #192	@ 0xc0
 8001dae:	9327      	str	r3, [sp, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db0:	2302      	movs	r3, #2
 8001db2:	9328      	str	r3, [sp, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	9329      	str	r3, [sp, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db8:	2303      	movs	r3, #3
 8001dba:	932a      	str	r3, [sp, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001dbc:	2307      	movs	r3, #7
 8001dbe:	932b      	str	r3, [sp, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc0:	a927      	add	r1, sp, #156	@ 0x9c
 8001dc2:	4805      	ldr	r0, [pc, #20]	@ (8001dd8 <HAL_UART_MspInit+0x84>)
 8001dc4:	f000 fbb0 	bl	8002528 <HAL_GPIO_Init>
}
 8001dc8:	e7d5      	b.n	8001d76 <HAL_UART_MspInit+0x22>
      Error_Handler();
 8001dca:	f7ff fcd3 	bl	8001774 <Error_Handler>
 8001dce:	e7da      	b.n	8001d86 <HAL_UART_MspInit+0x32>
 8001dd0:	40013800 	.word	0x40013800
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	48000400 	.word	0x48000400

08001ddc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ddc:	b530      	push	{r4, r5, lr}
 8001dde:	b089      	sub	sp, #36	@ 0x24
 8001de0:	4604      	mov	r4, r0
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001de2:	4b21      	ldr	r3, [pc, #132]	@ (8001e68 <HAL_InitTick+0x8c>)
 8001de4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001de6:	f042 0210 	orr.w	r2, r2, #16
 8001dea:	659a      	str	r2, [r3, #88]	@ 0x58
 8001dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dee:	f003 0310 	and.w	r3, r3, #16
 8001df2:	9301      	str	r3, [sp, #4]
 8001df4:	9b01      	ldr	r3, [sp, #4]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001df6:	a902      	add	r1, sp, #8
 8001df8:	a803      	add	r0, sp, #12
 8001dfa:	f001 ff4b 	bl	8003c94 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001dfe:	9b06      	ldr	r3, [sp, #24]
 8001e00:	b9cb      	cbnz	r3, 8001e36 <HAL_InitTick+0x5a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e02:	f001 ff23 	bl	8003c4c <HAL_RCC_GetPCLK1Freq>
 8001e06:	4603      	mov	r3, r0

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e08:	4818      	ldr	r0, [pc, #96]	@ (8001e6c <HAL_InitTick+0x90>)
 8001e0a:	4a19      	ldr	r2, [pc, #100]	@ (8001e70 <HAL_InitTick+0x94>)
 8001e0c:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001e0e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e12:	60c2      	str	r2, [r0, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e14:	4a17      	ldr	r2, [pc, #92]	@ (8001e74 <HAL_InitTick+0x98>)
 8001e16:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1a:	0c9b      	lsrs	r3, r3, #18
 8001e1c:	3b01      	subs	r3, #1
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e1e:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e24:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e26:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001e28:	f002 fcd8 	bl	80047dc <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8001e2c:	4605      	mov	r5, r0
 8001e2e:	b130      	cbz	r0, 8001e3e <HAL_InitTick+0x62>
    }
  }

 /* Return function status */
  return status;
}
 8001e30:	4628      	mov	r0, r5
 8001e32:	b009      	add	sp, #36	@ 0x24
 8001e34:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e36:	f001 ff09 	bl	8003c4c <HAL_RCC_GetPCLK1Freq>
 8001e3a:	0043      	lsls	r3, r0, #1
 8001e3c:	e7e4      	b.n	8001e08 <HAL_InitTick+0x2c>
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001e3e:	480b      	ldr	r0, [pc, #44]	@ (8001e6c <HAL_InitTick+0x90>)
 8001e40:	f002 fb14 	bl	800446c <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8001e44:	4605      	mov	r5, r0
 8001e46:	2800      	cmp	r0, #0
 8001e48:	d1f2      	bne.n	8001e30 <HAL_InitTick+0x54>
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e4a:	2036      	movs	r0, #54	@ 0x36
 8001e4c:	f000 fb5e 	bl	800250c <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e50:	2c0f      	cmp	r4, #15
 8001e52:	d901      	bls.n	8001e58 <HAL_InitTick+0x7c>
        status = HAL_ERROR;
 8001e54:	2501      	movs	r5, #1
 8001e56:	e7eb      	b.n	8001e30 <HAL_InitTick+0x54>
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001e58:	2200      	movs	r2, #0
 8001e5a:	4621      	mov	r1, r4
 8001e5c:	2036      	movs	r0, #54	@ 0x36
 8001e5e:	f000 fb1f 	bl	80024a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e62:	4b05      	ldr	r3, [pc, #20]	@ (8001e78 <HAL_InitTick+0x9c>)
 8001e64:	601c      	str	r4, [r3, #0]
 8001e66:	e7e3      	b.n	8001e30 <HAL_InitTick+0x54>
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	20000890 	.word	0x20000890
 8001e70:	40001000 	.word	0x40001000
 8001e74:	431bde83 	.word	0x431bde83
 8001e78:	200000c4 	.word	0x200000c4

08001e7c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e7c:	e7fe      	b.n	8001e7c <NMI_Handler>

08001e7e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e7e:	e7fe      	b.n	8001e7e <HardFault_Handler>

08001e80 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e80:	e7fe      	b.n	8001e80 <MemManage_Handler>

08001e82 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e82:	e7fe      	b.n	8001e82 <BusFault_Handler>

08001e84 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e84:	e7fe      	b.n	8001e84 <UsageFault_Handler>

08001e86 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e86:	4770      	bx	lr

08001e88 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e88:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e8a:	4802      	ldr	r0, [pc, #8]	@ (8001e94 <TIM6_DAC_IRQHandler+0xc>)
 8001e8c:	f002 fb38 	bl	8004500 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e90:	bd08      	pop	{r3, pc}
 8001e92:	bf00      	nop
 8001e94:	20000890 	.word	0x20000890

08001e98 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001e98:	2001      	movs	r0, #1
 8001e9a:	4770      	bx	lr

08001e9c <_kill>:

int _kill(int pid, int sig)
{
 8001e9c:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e9e:	f005 fedf 	bl	8007c60 <__errno>
 8001ea2:	2316      	movs	r3, #22
 8001ea4:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8001eaa:	bd08      	pop	{r3, pc}

08001eac <_exit>:

void _exit (int status)
{
 8001eac:	b508      	push	{r3, lr}
  errno = EINVAL;
 8001eae:	f005 fed7 	bl	8007c60 <__errno>
 8001eb2:	2316      	movs	r3, #22
 8001eb4:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8001eb6:	e7fe      	b.n	8001eb6 <_exit+0xa>

08001eb8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eb8:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eba:	1e16      	subs	r6, r2, #0
 8001ebc:	dd07      	ble.n	8001ece <_read+0x16>
 8001ebe:	460c      	mov	r4, r1
 8001ec0:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8001ec2:	f3af 8000 	nop.w
 8001ec6:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eca:	42a5      	cmp	r5, r4
 8001ecc:	d1f9      	bne.n	8001ec2 <_read+0xa>
  }

  return len;
}
 8001ece:	4630      	mov	r0, r6
 8001ed0:	bd70      	pop	{r4, r5, r6, pc}

08001ed2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ed2:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed4:	1e16      	subs	r6, r2, #0
 8001ed6:	dd07      	ble.n	8001ee8 <_write+0x16>
 8001ed8:	460c      	mov	r4, r1
 8001eda:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 8001edc:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001ee0:	f7ff f90e 	bl	8001100 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee4:	42a5      	cmp	r5, r4
 8001ee6:	d1f9      	bne.n	8001edc <_write+0xa>
  }
  return len;
}
 8001ee8:	4630      	mov	r0, r6
 8001eea:	bd70      	pop	{r4, r5, r6, pc}

08001eec <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001eec:	f04f 30ff 	mov.w	r0, #4294967295
 8001ef0:	4770      	bx	lr

08001ef2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001ef2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ef6:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001ef8:	2000      	movs	r0, #0
 8001efa:	4770      	bx	lr

08001efc <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001efc:	2001      	movs	r0, #1
 8001efe:	4770      	bx	lr

08001f00 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001f00:	2000      	movs	r0, #0
 8001f02:	4770      	bx	lr

08001f04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f04:	b508      	push	{r3, lr}
 8001f06:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f08:	4a0c      	ldr	r2, [pc, #48]	@ (8001f3c <_sbrk+0x38>)
 8001f0a:	6812      	ldr	r2, [r2, #0]
 8001f0c:	b152      	cbz	r2, 8001f24 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f0e:	4a0b      	ldr	r2, [pc, #44]	@ (8001f3c <_sbrk+0x38>)
 8001f10:	6810      	ldr	r0, [r2, #0]
 8001f12:	4403      	add	r3, r0
 8001f14:	4a0a      	ldr	r2, [pc, #40]	@ (8001f40 <_sbrk+0x3c>)
 8001f16:	490b      	ldr	r1, [pc, #44]	@ (8001f44 <_sbrk+0x40>)
 8001f18:	1a52      	subs	r2, r2, r1
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d806      	bhi.n	8001f2c <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001f1e:	4a07      	ldr	r2, [pc, #28]	@ (8001f3c <_sbrk+0x38>)
 8001f20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001f22:	bd08      	pop	{r3, pc}
    __sbrk_heap_end = &_end;
 8001f24:	4a05      	ldr	r2, [pc, #20]	@ (8001f3c <_sbrk+0x38>)
 8001f26:	4908      	ldr	r1, [pc, #32]	@ (8001f48 <_sbrk+0x44>)
 8001f28:	6011      	str	r1, [r2, #0]
 8001f2a:	e7f0      	b.n	8001f0e <_sbrk+0xa>
    errno = ENOMEM;
 8001f2c:	f005 fe98 	bl	8007c60 <__errno>
 8001f30:	230c      	movs	r3, #12
 8001f32:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001f34:	f04f 30ff 	mov.w	r0, #4294967295
 8001f38:	e7f3      	b.n	8001f22 <_sbrk+0x1e>
 8001f3a:	bf00      	nop
 8001f3c:	200008dc 	.word	0x200008dc
 8001f40:	200a0000 	.word	0x200a0000
 8001f44:	00000400 	.word	0x00000400
 8001f48:	20001738 	.word	0x20001738

08001f4c <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001f4c:	4a03      	ldr	r2, [pc, #12]	@ (8001f5c <SystemInit+0x10>)
 8001f4e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001f52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f56:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001f5a:	4770      	bx	lr
 8001f5c:	e000ed00 	.word	0xe000ed00

08001f60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f98 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f64:	f7ff fff2 	bl	8001f4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f68:	480c      	ldr	r0, [pc, #48]	@ (8001f9c <LoopForever+0x6>)
  ldr r1, =_edata
 8001f6a:	490d      	ldr	r1, [pc, #52]	@ (8001fa0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa4 <LoopForever+0xe>)
  movs r3, #0
 8001f6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f70:	e002      	b.n	8001f78 <LoopCopyDataInit>

08001f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f76:	3304      	adds	r3, #4

08001f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f7c:	d3f9      	bcc.n	8001f72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f80:	4c0a      	ldr	r4, [pc, #40]	@ (8001fac <LoopForever+0x16>)
  movs r3, #0
 8001f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f84:	e001      	b.n	8001f8a <LoopFillZerobss>

08001f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f88:	3204      	adds	r2, #4

08001f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f8c:	d3fb      	bcc.n	8001f86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f8e:	f005 fe6d 	bl	8007c6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f92:	f7ff fc33 	bl	80017fc <main>

08001f96 <LoopForever>:

LoopForever:
    b LoopForever
 8001f96:	e7fe      	b.n	8001f96 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001f98:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa0:	20000294 	.word	0x20000294
  ldr r2, =_sidata
 8001fa4:	0800c350 	.word	0x0800c350
  ldr r2, =_sbss
 8001fa8:	20000294 	.word	0x20000294
  ldr r4, =_ebss
 8001fac:	20001738 	.word	0x20001738

08001fb0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fb0:	e7fe      	b.n	8001fb0 <ADC1_IRQHandler>

08001fb2 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8001fb2:	b500      	push	{lr}
 8001fb4:	b083      	sub	sp, #12
 8001fb6:	ab02      	add	r3, sp, #8
 8001fb8:	e903 0003 	stmdb	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 8001fbc:	f89d 2000 	ldrb.w	r2, [sp]
 8001fc0:	2120      	movs	r1, #32
 8001fc2:	203c      	movs	r0, #60	@ 0x3c
 8001fc4:	f7ff fd74 	bl	8001ab0 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 8001fc8:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8001fcc:	2121      	movs	r1, #33	@ 0x21
 8001fce:	203c      	movs	r0, #60	@ 0x3c
 8001fd0:	f7ff fd6e 	bl	8001ab0 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8001fd4:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8001fd8:	2122      	movs	r1, #34	@ 0x22
 8001fda:	203c      	movs	r0, #60	@ 0x3c
 8001fdc:	f7ff fd68 	bl	8001ab0 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 8001fe0:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001fe4:	2123      	movs	r1, #35	@ 0x23
 8001fe6:	203c      	movs	r0, #60	@ 0x3c
 8001fe8:	f7ff fd62 	bl	8001ab0 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 8001fec:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8001ff0:	2124      	movs	r1, #36	@ 0x24
 8001ff2:	203c      	movs	r0, #60	@ 0x3c
 8001ff4:	f7ff fd5c 	bl	8001ab0 <SENSOR_IO_Write>
}
 8001ff8:	b003      	add	sp, #12
 8001ffa:	f85d fb04 	ldr.w	pc, [sp], #4

08001ffe <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 8001ffe:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8002000:	2122      	movs	r1, #34	@ 0x22
 8002002:	203c      	movs	r0, #60	@ 0x3c
 8002004:	f7ff fd72 	bl	8001aec <SENSOR_IO_Read>

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 8002008:	f000 02fc 	and.w	r2, r0, #252	@ 0xfc

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 800200c:	f042 0203 	orr.w	r2, r2, #3
 8002010:	2122      	movs	r1, #34	@ 0x22
 8002012:	203c      	movs	r0, #60	@ 0x3c
 8002014:	f7ff fd4c 	bl	8001ab0 <SENSOR_IO_Write>
}
 8002018:	bd08      	pop	{r3, pc}

0800201a <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 800201a:	b510      	push	{r4, lr}
 800201c:	4604      	mov	r4, r0
  uint8_t ctrl = 0;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 800201e:	2122      	movs	r1, #34	@ 0x22
 8002020:	203c      	movs	r0, #60	@ 0x3c
 8002022:	f7ff fd63 	bl	8001aec <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 8002026:	f000 02df 	and.w	r2, r0, #223	@ 0xdf

  /* Set Low Power Mode */
  if(status)
 800202a:	b10c      	cbz	r4, 8002030 <LIS3MDL_MagLowPower+0x16>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 800202c:	f042 0220 	orr.w	r2, r2, #32
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8002030:	2122      	movs	r1, #34	@ 0x22
 8002032:	203c      	movs	r0, #60	@ 0x3c
 8002034:	f7ff fd3c 	bl	8001ab0 <SENSOR_IO_Write>
}
 8002038:	bd10      	pop	{r4, pc}

0800203a <LIS3MDL_MagReadID>:
{
 800203a:	b508      	push	{r3, lr}
  SENSOR_IO_Init();  
 800203c:	f7ff fd30 	bl	8001aa0 <SENSOR_IO_Init>
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8002040:	210f      	movs	r1, #15
 8002042:	203c      	movs	r0, #60	@ 0x3c
 8002044:	f7ff fd52 	bl	8001aec <SENSOR_IO_Read>
}
 8002048:	bd08      	pop	{r3, pc}
	...

0800204c <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 800204c:	b530      	push	{r4, r5, lr}
 800204e:	b085      	sub	sp, #20
 8002050:	4605      	mov	r5, r0
  uint8_t buffer[6];
  uint8_t i = 0;
  float sensitivity = 0;
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8002052:	2121      	movs	r1, #33	@ 0x21
 8002054:	203c      	movs	r0, #60	@ 0x3c
 8002056:	f7ff fd49 	bl	8001aec <SENSOR_IO_Read>
 800205a:	4604      	mov	r4, r0
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 800205c:	2306      	movs	r3, #6
 800205e:	466a      	mov	r2, sp
 8002060:	21a8      	movs	r1, #168	@ 0xa8
 8002062:	203c      	movs	r0, #60	@ 0x3c
 8002064:	f7ff fd64 	bl	8001b30 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002068:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800206c:	f89d 3000 	ldrb.w	r3, [sp]
 8002070:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002074:	f8ad 3008 	strh.w	r3, [sp, #8]
 8002078:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800207c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8002080:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002084:	f8ad 300a 	strh.w	r3, [sp, #10]
 8002088:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800208c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002090:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002094:	f8ad 300c 	strh.w	r3, [sp, #12]
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 8002098:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 800209c:	2c40      	cmp	r4, #64	@ 0x40
 800209e:	d027      	beq.n	80020f0 <LIS3MDL_MagReadXYZ+0xa4>
 80020a0:	d81d      	bhi.n	80020de <LIS3MDL_MagReadXYZ+0x92>
 80020a2:	b344      	cbz	r4, 80020f6 <LIS3MDL_MagReadXYZ+0xaa>
  float sensitivity = 0;
 80020a4:	2c20      	cmp	r4, #32
 80020a6:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80020fc <LIS3MDL_MagReadXYZ+0xb0>
 80020aa:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8002100 <LIS3MDL_MagReadXYZ+0xb4>
 80020ae:	bf18      	it	ne
 80020b0:	eeb0 7a67 	vmovne.f32	s14, s15
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
    break;    
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 80020b4:	aa02      	add	r2, sp, #8
 80020b6:	1eab      	subs	r3, r5, #2
 80020b8:	1d28      	adds	r0, r5, #4
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80020ba:	f932 1b02 	ldrsh.w	r1, [r2], #2
 80020be:	ee07 1a90 	vmov	s15, r1
 80020c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020ce:	ee17 1a90 	vmov	r1, s15
 80020d2:	f823 1f02 	strh.w	r1, [r3, #2]!
  for(i=0; i<3; i++)
 80020d6:	4283      	cmp	r3, r0
 80020d8:	d1ef      	bne.n	80020ba <LIS3MDL_MagReadXYZ+0x6e>
  }
}
 80020da:	b005      	add	sp, #20
 80020dc:	bd30      	pop	{r4, r5, pc}
  float sensitivity = 0;
 80020de:	2c60      	cmp	r4, #96	@ 0x60
 80020e0:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002104 <LIS3MDL_MagReadXYZ+0xb8>
 80020e4:	eddf 7a06 	vldr	s15, [pc, #24]	@ 8002100 <LIS3MDL_MagReadXYZ+0xb4>
 80020e8:	bf18      	it	ne
 80020ea:	eeb0 7a67 	vmovne.f32	s14, s15
 80020ee:	e7e1      	b.n	80020b4 <LIS3MDL_MagReadXYZ+0x68>
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 80020f0:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002108 <LIS3MDL_MagReadXYZ+0xbc>
 80020f4:	e7de      	b.n	80020b4 <LIS3MDL_MagReadXYZ+0x68>
  switch(ctrlm & 0x60)
 80020f6:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800210c <LIS3MDL_MagReadXYZ+0xc0>
 80020fa:	e7db      	b.n	80020b4 <LIS3MDL_MagReadXYZ+0x68>
 80020fc:	3e947ae1 	.word	0x3e947ae1
 8002100:	00000000 	.word	0x00000000
 8002104:	3f147ae1 	.word	0x3f147ae1
 8002108:	3edc28f6 	.word	0x3edc28f6
 800210c:	3e0f5c29 	.word	0x3e0f5c29

08002110 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8002110:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp = 0;
  uint8_t i;

  for(i = 0; i < 3; i++)
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8002112:	b2c5      	uxtb	r5, r0
 8002114:	2128      	movs	r1, #40	@ 0x28
 8002116:	4628      	mov	r0, r5
 8002118:	f7ff fce8 	bl	8001aec <SENSOR_IO_Read>
 800211c:	4604      	mov	r4, r0
 800211e:	2129      	movs	r1, #41	@ 0x29
 8002120:	4628      	mov	r0, r5
 8002122:	f7ff fce3 	bl	8001aec <SENSOR_IO_Read>
 8002126:	4606      	mov	r6, r0
 8002128:	212a      	movs	r1, #42	@ 0x2a
 800212a:	4628      	mov	r0, r5
 800212c:	f7ff fcde 	bl	8001aec <SENSOR_IO_Read>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8002130:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
 8002134:	ea44 4000 	orr.w	r0, r4, r0, lsl #16

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8002138:	f410 0f00 	tst.w	r0, #8388608	@ 0x800000
    tmp |= 0xFF000000;
 800213c:	bf18      	it	ne
 800213e:	f040 407f 	orrne.w	r0, r0, #4278190080	@ 0xff000000

  raw_press = ((int32_t)tmp);

  raw_press = (raw_press * 100) / 4096;
 8002142:	2364      	movs	r3, #100	@ 0x64
 8002144:	fb03 f000 	mul.w	r0, r3, r0
 8002148:	2800      	cmp	r0, #0
 800214a:	bfb8      	it	lt
 800214c:	f600 70ff 	addwlt	r0, r0, #4095	@ 0xfff
 8002150:	1300      	asrs	r0, r0, #12

  return (float)((float)raw_press / 100.0f);
 8002152:	ee07 0a90 	vmov	s15, r0
 8002156:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
}
 800215a:	eddf 7a02 	vldr	s15, [pc, #8]	@ 8002164 <LPS22HB_P_ReadPressure+0x54>
 800215e:	ee80 0a27 	vdiv.f32	s0, s0, s15
 8002162:	bd70      	pop	{r4, r5, r6, pc}
 8002164:	42c80000 	.word	0x42c80000

08002168 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8002168:	b510      	push	{r4, lr}
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 800216a:	b2c4      	uxtb	r4, r0
 800216c:	211a      	movs	r1, #26
 800216e:	4620      	mov	r0, r4
 8002170:	f7ff fcbc 	bl	8001aec <SENSOR_IO_Read>

  tmp &= ~LPS22HB_LCEN_MASK;
 8002174:	f000 02fe 	and.w	r2, r0, #254	@ 0xfe
  tmp |= (uint8_t)0x01; /* Set low current mode */

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 8002178:	f042 0201 	orr.w	r2, r2, #1
 800217c:	211a      	movs	r1, #26
 800217e:	4620      	mov	r0, r4
 8002180:	f7ff fc96 	bl	8001ab0 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 8002184:	2110      	movs	r1, #16
 8002186:	4620      	mov	r0, r4
 8002188:	f7ff fcb0 	bl	8001aec <SENSOR_IO_Read>
  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 800218c:	f000 028d 	and.w	r2, r0, #141	@ 0x8d
  tmp |= ((uint8_t)0x02);

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8002190:	f042 0232 	orr.w	r2, r2, #50	@ 0x32
 8002194:	2110      	movs	r1, #16
 8002196:	4620      	mov	r0, r4
 8002198:	f7ff fc8a 	bl	8001ab0 <SENSOR_IO_Write>
}  
 800219c:	bd10      	pop	{r4, pc}

0800219e <LPS22HB_P_Init>:
{
 800219e:	b508      	push	{r3, lr}
  LPS22HB_Init(DeviceAddr);
 80021a0:	f7ff ffe2 	bl	8002168 <LPS22HB_Init>
}
 80021a4:	bd08      	pop	{r3, pc}

080021a6 <LPS22HB_P_ReadID>:
{  
 80021a6:	b510      	push	{r4, lr}
 80021a8:	4604      	mov	r4, r0
  SENSOR_IO_Init();  
 80021aa:	f7ff fc79 	bl	8001aa0 <SENSOR_IO_Init>
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 80021ae:	210f      	movs	r1, #15
 80021b0:	b2e0      	uxtb	r0, r4
 80021b2:	f7ff fc9b 	bl	8001aec <SENSOR_IO_Read>
}
 80021b6:	bd10      	pop	{r4, pc}

080021b8 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80021b8:	b510      	push	{r4, lr}
 80021ba:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80021bc:	2110      	movs	r1, #16
 80021be:	20d4      	movs	r0, #212	@ 0xd4
 80021c0:	f7ff fc94 	bl	8001aec <SENSOR_IO_Read>

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
  tmp &= ~(0xFC);
 80021c4:	f000 0203 	and.w	r2, r0, #3
  tmp |= ctrl;
 80021c8:	4322      	orrs	r2, r4
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	2110      	movs	r1, #16
 80021ce:	20d4      	movs	r0, #212	@ 0xd4
 80021d0:	f7ff fc6e 	bl	8001ab0 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80021d4:	2112      	movs	r1, #18
 80021d6:	20d4      	movs	r0, #212	@ 0xd4
 80021d8:	f7ff fc88 	bl	8001aec <SENSOR_IO_Read>

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
  tmp &= ~(0x44);
 80021dc:	f000 02bb 	and.w	r2, r0, #187	@ 0xbb
  tmp |= ctrl; 
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80021e0:	ea42 2214 	orr.w	r2, r2, r4, lsr #8
 80021e4:	2112      	movs	r1, #18
 80021e6:	20d4      	movs	r0, #212	@ 0xd4
 80021e8:	f7ff fc62 	bl	8001ab0 <SENSOR_IO_Write>
}
 80021ec:	bd10      	pop	{r4, pc}

080021ee <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80021ee:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80021f0:	2110      	movs	r1, #16
 80021f2:	20d4      	movs	r0, #212	@ 0xd4
 80021f4:	f7ff fc7a 	bl	8001aec <SENSOR_IO_Read>

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 80021f8:	f000 020f 	and.w	r2, r0, #15
 80021fc:	2110      	movs	r1, #16
 80021fe:	20d4      	movs	r0, #212	@ 0xd4
 8002200:	f7ff fc56 	bl	8001ab0 <SENSOR_IO_Write>
}
 8002204:	bd08      	pop	{r3, pc}

08002206 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8002206:	b510      	push	{r4, lr}
 8002208:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 800220a:	2115      	movs	r1, #21
 800220c:	20d4      	movs	r0, #212	@ 0xd4
 800220e:	f7ff fc6d 	bl	8001aec <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8002212:	f000 02ef 	and.w	r2, r0, #239	@ 0xef

  /* Set Low Power Mode */
  if(status)
 8002216:	b10c      	cbz	r4, 800221c <LSM6DSL_AccLowPower+0x16>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8002218:	f042 0210 	orr.w	r2, r2, #16
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 800221c:	2115      	movs	r1, #21
 800221e:	20d4      	movs	r0, #212	@ 0xd4
 8002220:	f7ff fc46 	bl	8001ab0 <SENSOR_IO_Write>
}
 8002224:	bd10      	pop	{r4, pc}

08002226 <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 8002226:	b510      	push	{r4, lr}
 8002228:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800222a:	2111      	movs	r1, #17
 800222c:	20d4      	movs	r0, #212	@ 0xd4
 800222e:	f7ff fc5d 	bl	8001aec <SENSOR_IO_Read>

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
  tmp &= ~(0xFC);
 8002232:	f000 0203 	and.w	r2, r0, #3
  tmp |= ctrl;
 8002236:	4322      	orrs	r2, r4
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 8002238:	b2d2      	uxtb	r2, r2
 800223a:	2111      	movs	r1, #17
 800223c:	20d4      	movs	r0, #212	@ 0xd4
 800223e:	f7ff fc37 	bl	8001ab0 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8002242:	2112      	movs	r1, #18
 8002244:	20d4      	movs	r0, #212	@ 0xd4
 8002246:	f7ff fc51 	bl	8001aec <SENSOR_IO_Read>

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
  tmp &= ~(0x44);
 800224a:	f000 02bb 	and.w	r2, r0, #187	@ 0xbb
  tmp |= ctrl; 
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800224e:	ea42 2214 	orr.w	r2, r2, r4, lsr #8
 8002252:	2112      	movs	r1, #18
 8002254:	20d4      	movs	r0, #212	@ 0xd4
 8002256:	f7ff fc2b 	bl	8001ab0 <SENSOR_IO_Write>
}
 800225a:	bd10      	pop	{r4, pc}

0800225c <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 800225c:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800225e:	2111      	movs	r1, #17
 8002260:	20d4      	movs	r0, #212	@ 0xd4
 8002262:	f7ff fc43 	bl	8001aec <SENSOR_IO_Read>

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 8002266:	f000 020f 	and.w	r2, r0, #15
 800226a:	2111      	movs	r1, #17
 800226c:	20d4      	movs	r0, #212	@ 0xd4
 800226e:	f7ff fc1f 	bl	8001ab0 <SENSOR_IO_Write>
}
 8002272:	bd08      	pop	{r3, pc}

08002274 <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 8002274:	b510      	push	{r4, lr}
 8002276:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 8002278:	2116      	movs	r1, #22
 800227a:	20d4      	movs	r0, #212	@ 0xd4
 800227c:	f7ff fc36 	bl	8001aec <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 8002280:	f000 027f 	and.w	r2, r0, #127	@ 0x7f

  /* Set Low Power Mode */
  if(status)
 8002284:	b10c      	cbz	r4, 800228a <LSM6DSL_GyroLowPower+0x16>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 8002286:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 800228a:	2116      	movs	r1, #22
 800228c:	20d4      	movs	r0, #212	@ 0xd4
 800228e:	f7ff fc0f 	bl	8001ab0 <SENSOR_IO_Write>
}
 8002292:	bd10      	pop	{r4, pc}

08002294 <LSM6DSL_AccReadID>:
{  
 8002294:	b508      	push	{r3, lr}
  SENSOR_IO_Init();
 8002296:	f7ff fc03 	bl	8001aa0 <SENSOR_IO_Init>
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 800229a:	210f      	movs	r1, #15
 800229c:	20d4      	movs	r0, #212	@ 0xd4
 800229e:	f7ff fc25 	bl	8001aec <SENSOR_IO_Read>
}
 80022a2:	bd08      	pop	{r3, pc}

080022a4 <LSM6DSL_GyroReadID>:
{
 80022a4:	b508      	push	{r3, lr}
  SENSOR_IO_Init();  
 80022a6:	f7ff fbfb 	bl	8001aa0 <SENSOR_IO_Init>
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 80022aa:	210f      	movs	r1, #15
 80022ac:	20d4      	movs	r0, #212	@ 0xd4
 80022ae:	f7ff fc1d 	bl	8001aec <SENSOR_IO_Read>
}
 80022b2:	bd08      	pop	{r3, pc}

080022b4 <LSM6DSL_AccReadXYZ>:
{
 80022b4:	b530      	push	{r4, r5, lr}
 80022b6:	b085      	sub	sp, #20
 80022b8:	4604      	mov	r4, r0
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80022ba:	2110      	movs	r1, #16
 80022bc:	20d4      	movs	r0, #212	@ 0xd4
 80022be:	f7ff fc15 	bl	8001aec <SENSOR_IO_Read>
 80022c2:	4605      	mov	r5, r0
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 80022c4:	2306      	movs	r3, #6
 80022c6:	466a      	mov	r2, sp
 80022c8:	2128      	movs	r1, #40	@ 0x28
 80022ca:	20d4      	movs	r0, #212	@ 0xd4
 80022cc:	f7ff fc30 	bl	8001b30 <SENSOR_IO_ReadMultiple>
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80022d0:	f89d 2001 	ldrb.w	r2, [sp, #1]
 80022d4:	f89d 3000 	ldrb.w	r3, [sp]
 80022d8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80022dc:	f8ad 3008 	strh.w	r3, [sp, #8]
 80022e0:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80022e4:	f89d 3002 	ldrb.w	r3, [sp, #2]
 80022e8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80022ec:	f8ad 300a 	strh.w	r3, [sp, #10]
 80022f0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80022f4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80022f8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80022fc:	f8ad 300c 	strh.w	r3, [sp, #12]
  switch(ctrlx & 0x0C)
 8002300:	f005 000c 	and.w	r0, r5, #12
 8002304:	280c      	cmp	r0, #12
 8002306:	d808      	bhi.n	800231a <LSM6DSL_AccReadXYZ+0x66>
 8002308:	e8df f000 	tbb	[pc, r0]
 800230c:	07070727 	.word	0x07070727
 8002310:	07070724 	.word	0x07070724
 8002314:	0707071e 	.word	0x0707071e
 8002318:	21          	.byte	0x21
 8002319:	00          	.byte	0x00
  float sensitivity = 0;
 800231a:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002360 <LSM6DSL_AccReadXYZ+0xac>
  for(i=0; i<3; i++)
 800231e:	aa02      	add	r2, sp, #8
 8002320:	1ea3      	subs	r3, r4, #2
 8002322:	1d20      	adds	r0, r4, #4
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002324:	f932 1b02 	ldrsh.w	r1, [r2], #2
 8002328:	ee07 1a90 	vmov	s15, r1
 800232c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002330:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002334:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002338:	ee17 1a90 	vmov	r1, s15
 800233c:	f823 1f02 	strh.w	r1, [r3, #2]!
  for(i=0; i<3; i++)
 8002340:	4283      	cmp	r3, r0
 8002342:	d1ef      	bne.n	8002324 <LSM6DSL_AccReadXYZ+0x70>
}
 8002344:	b005      	add	sp, #20
 8002346:	bd30      	pop	{r4, r5, pc}
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8002348:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8002364 <LSM6DSL_AccReadXYZ+0xb0>
    break;
 800234c:	e7e7      	b.n	800231e <LSM6DSL_AccReadXYZ+0x6a>
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 800234e:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8002368 <LSM6DSL_AccReadXYZ+0xb4>
    break;
 8002352:	e7e4      	b.n	800231e <LSM6DSL_AccReadXYZ+0x6a>
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8002354:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800236c <LSM6DSL_AccReadXYZ+0xb8>
    break;    
 8002358:	e7e1      	b.n	800231e <LSM6DSL_AccReadXYZ+0x6a>
  switch(ctrlx & 0x0C)
 800235a:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002370 <LSM6DSL_AccReadXYZ+0xbc>
 800235e:	e7de      	b.n	800231e <LSM6DSL_AccReadXYZ+0x6a>
 8002360:	00000000 	.word	0x00000000
 8002364:	3df9db23 	.word	0x3df9db23
 8002368:	3e79db23 	.word	0x3e79db23
 800236c:	3ef9db23 	.word	0x3ef9db23
 8002370:	3d79db23 	.word	0x3d79db23

08002374 <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 8002374:	b530      	push	{r4, r5, lr}
 8002376:	b083      	sub	sp, #12
 8002378:	4605      	mov	r5, r0
  uint8_t buffer[6];
  uint8_t i = 0;
  float sensitivity = 0;
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800237a:	2111      	movs	r1, #17
 800237c:	20d4      	movs	r0, #212	@ 0xd4
 800237e:	f7ff fbb5 	bl	8001aec <SENSOR_IO_Read>
 8002382:	4604      	mov	r4, r0
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 8002384:	2306      	movs	r3, #6
 8002386:	466a      	mov	r2, sp
 8002388:	2122      	movs	r1, #34	@ 0x22
 800238a:	20d4      	movs	r0, #212	@ 0xd4
 800238c:	f7ff fbd0 	bl	8001b30 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002390:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8002394:	f89d 3000 	ldrb.w	r3, [sp]
 8002398:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800239c:	b21b      	sxth	r3, r3
 800239e:	ee06 3a90 	vmov	s13, r3
 80023a2:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80023a6:	f89d 3002 	ldrb.w	r3, [sp, #2]
 80023aa:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80023ae:	b21b      	sxth	r3, r3
 80023b0:	ee07 3a10 	vmov	s14, r3
 80023b4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80023b8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80023bc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80023c0:	b21b      	sxth	r3, r3
 80023c2:	ee07 3a90 	vmov	s15, r3
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 80023c6:	f004 040c 	and.w	r4, r4, #12
 80023ca:	2c0c      	cmp	r4, #12
 80023cc:	d808      	bhi.n	80023e0 <LSM6DSL_GyroReadXYZAngRate+0x6c>
 80023ce:	e8df f004 	tbb	[pc, r4]
 80023d2:	0726      	.short	0x0726
 80023d4:	071d0707 	.word	0x071d0707
 80023d8:	07200707 	.word	0x07200707
 80023dc:	0707      	.short	0x0707
 80023de:	23          	.byte	0x23
 80023df:	00          	.byte	0x00
  float sensitivity = 0;
 80023e0:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8002424 <LSM6DSL_GyroReadXYZAngRate+0xb0>
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 80023e4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80023e8:	ee66 6a86 	vmul.f32	s13, s13, s12
 80023ec:	edc5 6a00 	vstr	s13, [r5]
 80023f0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80023f4:	ee27 7a06 	vmul.f32	s14, s14, s12
 80023f8:	ed85 7a01 	vstr	s14, [r5, #4]
 80023fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002400:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002404:	edc5 7a02 	vstr	s15, [r5, #8]
  }
}
 8002408:	b003      	add	sp, #12
 800240a:	bd30      	pop	{r4, r5, pc}
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 800240c:	ed9f 6a06 	vldr	s12, [pc, #24]	@ 8002428 <LSM6DSL_GyroReadXYZAngRate+0xb4>
    break;
 8002410:	e7e8      	b.n	80023e4 <LSM6DSL_GyroReadXYZAngRate+0x70>
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 8002412:	ed9f 6a06 	vldr	s12, [pc, #24]	@ 800242c <LSM6DSL_GyroReadXYZAngRate+0xb8>
    break;
 8002416:	e7e5      	b.n	80023e4 <LSM6DSL_GyroReadXYZAngRate+0x70>
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 8002418:	ed9f 6a05 	vldr	s12, [pc, #20]	@ 8002430 <LSM6DSL_GyroReadXYZAngRate+0xbc>
    break;    
 800241c:	e7e2      	b.n	80023e4 <LSM6DSL_GyroReadXYZAngRate+0x70>
  switch(ctrlg & 0x0C)
 800241e:	ed9f 6a05 	vldr	s12, [pc, #20]	@ 8002434 <LSM6DSL_GyroReadXYZAngRate+0xc0>
 8002422:	e7df      	b.n	80023e4 <LSM6DSL_GyroReadXYZAngRate+0x70>
 8002424:	00000000 	.word	0x00000000
 8002428:	418c0000 	.word	0x418c0000
 800242c:	420c0000 	.word	0x420c0000
 8002430:	428c0000 	.word	0x428c0000
 8002434:	410c0000 	.word	0x410c0000

08002438 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002438:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800243a:	2003      	movs	r0, #3
 800243c:	f000 f81e 	bl	800247c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002440:	200f      	movs	r0, #15
 8002442:	f7ff fccb 	bl	8001ddc <HAL_InitTick>
 8002446:	b110      	cbz	r0, 800244e <HAL_Init+0x16>
  {
    status = HAL_ERROR;
 8002448:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 800244a:	4620      	mov	r0, r4
 800244c:	bd10      	pop	{r4, pc}
 800244e:	4604      	mov	r4, r0
    HAL_MspInit();
 8002450:	f7ff fbfc 	bl	8001c4c <HAL_MspInit>
 8002454:	e7f9      	b.n	800244a <HAL_Init+0x12>
	...

08002458 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8002458:	4a03      	ldr	r2, [pc, #12]	@ (8002468 <HAL_IncTick+0x10>)
 800245a:	6811      	ldr	r1, [r2, #0]
 800245c:	4b03      	ldr	r3, [pc, #12]	@ (800246c <HAL_IncTick+0x14>)
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	440b      	add	r3, r1
 8002462:	6013      	str	r3, [r2, #0]
}
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	200008e0 	.word	0x200008e0
 800246c:	200000c0 	.word	0x200000c0

08002470 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002470:	4b01      	ldr	r3, [pc, #4]	@ (8002478 <HAL_GetTick+0x8>)
 8002472:	6818      	ldr	r0, [r3, #0]
}
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	200008e0 	.word	0x200008e0

0800247c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800247c:	4907      	ldr	r1, [pc, #28]	@ (800249c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800247e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002480:	0203      	lsls	r3, r0, #8
 8002482:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002486:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800248a:	0412      	lsls	r2, r2, #16
 800248c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800248e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002490:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002494:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8002498:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800249a:	4770      	bx	lr
 800249c:	e000ed00 	.word	0xe000ed00

080024a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024a0:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024a2:	4b18      	ldr	r3, [pc, #96]	@ (8002504 <HAL_NVIC_SetPriority+0x64>)
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024aa:	f1c3 0c07 	rsb	ip, r3, #7
 80024ae:	f1bc 0f04 	cmp.w	ip, #4
 80024b2:	bf28      	it	cs
 80024b4:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024b8:	f103 0e04 	add.w	lr, r3, #4
 80024bc:	f1be 0f06 	cmp.w	lr, #6
 80024c0:	bf8c      	ite	hi
 80024c2:	3b03      	subhi	r3, #3
 80024c4:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024c6:	f04f 3eff 	mov.w	lr, #4294967295
 80024ca:	fa0e fc0c 	lsl.w	ip, lr, ip
 80024ce:	ea21 010c 	bic.w	r1, r1, ip
 80024d2:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024d4:	fa0e fe03 	lsl.w	lr, lr, r3
 80024d8:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024dc:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 80024de:	2800      	cmp	r0, #0
 80024e0:	db09      	blt.n	80024f6 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024e2:	0109      	lsls	r1, r1, #4
 80024e4:	b2c9      	uxtb	r1, r1
 80024e6:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80024ea:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80024ee:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80024f2:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f6:	f000 000f 	and.w	r0, r0, #15
 80024fa:	0109      	lsls	r1, r1, #4
 80024fc:	b2c9      	uxtb	r1, r1
 80024fe:	4b02      	ldr	r3, [pc, #8]	@ (8002508 <HAL_NVIC_SetPriority+0x68>)
 8002500:	5419      	strb	r1, [r3, r0]
 8002502:	e7f6      	b.n	80024f2 <HAL_NVIC_SetPriority+0x52>
 8002504:	e000ed00 	.word	0xe000ed00
 8002508:	e000ed14 	.word	0xe000ed14

0800250c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800250c:	2800      	cmp	r0, #0
 800250e:	db07      	blt.n	8002520 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002510:	0941      	lsrs	r1, r0, #5
 8002512:	f000 001f 	and.w	r0, r0, #31
 8002516:	2301      	movs	r3, #1
 8002518:	4083      	lsls	r3, r0
 800251a:	4a02      	ldr	r2, [pc, #8]	@ (8002524 <HAL_NVIC_EnableIRQ+0x18>)
 800251c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	e000e100 	.word	0xe000e100

08002528 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002528:	680b      	ldr	r3, [r1, #0]
 800252a:	2b00      	cmp	r3, #0
 800252c:	f000 80e0 	beq.w	80026f0 <HAL_GPIO_Init+0x1c8>
{
 8002530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002534:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002536:	f04f 0c00 	mov.w	ip, #0
  uint32_t position = 0x00u;
 800253a:	4662      	mov	r2, ip
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800253c:	2501      	movs	r5, #1
        GPIOx->AFR[position >> 3u] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800253e:	f04f 0e03 	mov.w	lr, #3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002542:	f04f 080f 	mov.w	r8, #15
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002546:	4c6b      	ldr	r4, [pc, #428]	@ (80026f4 <HAL_GPIO_Init+0x1cc>)
 8002548:	e048      	b.n	80025dc <HAL_GPIO_Init+0xb4>
        temp = GPIOx->OSPEEDR;
 800254a:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800254c:	fa0e fa0c 	lsl.w	sl, lr, ip
 8002550:	ea23 0a0a 	bic.w	sl, r3, sl
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002554:	68cb      	ldr	r3, [r1, #12]
 8002556:	fa03 f30c 	lsl.w	r3, r3, ip
 800255a:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->OSPEEDR = temp;
 800255e:	6083      	str	r3, [r0, #8]
        temp = GPIOx->OTYPER;
 8002560:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002562:	ea23 0707 	bic.w	r7, r3, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002566:	684b      	ldr	r3, [r1, #4]
 8002568:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800256c:	4093      	lsls	r3, r2
 800256e:	433b      	orrs	r3, r7
        GPIOx->OTYPER = temp;
 8002570:	6043      	str	r3, [r0, #4]
 8002572:	e03e      	b.n	80025f2 <HAL_GPIO_Init+0xca>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002574:	2700      	movs	r7, #0
 8002576:	fa07 f70b 	lsl.w	r7, r7, fp
 800257a:	ea47 070a 	orr.w	r7, r7, sl
        SYSCFG->EXTICR[position >> 2u] = temp;
 800257e:	609f      	str	r7, [r3, #8]
        temp = EXTI->RTSR1;
 8002580:	68a3      	ldr	r3, [r4, #8]
        temp &= ~(iocurrent);
 8002582:	ea6f 0709 	mvn.w	r7, r9
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002586:	684e      	ldr	r6, [r1, #4]
 8002588:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 800258c:	bf0c      	ite	eq
 800258e:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 8002590:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->RTSR1 = temp;
 8002594:	60a3      	str	r3, [r4, #8]

        temp = EXTI->FTSR1;
 8002596:	68e3      	ldr	r3, [r4, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002598:	684e      	ldr	r6, [r1, #4]
 800259a:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 800259e:	bf0c      	ite	eq
 80025a0:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 80025a2:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->FTSR1 = temp;
 80025a6:	60e3      	str	r3, [r4, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025a8:	6863      	ldr	r3, [r4, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025aa:	684e      	ldr	r6, [r1, #4]
 80025ac:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 80025b0:	bf0c      	ite	eq
 80025b2:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 80025b4:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->EMR1 = temp;
 80025b8:	6063      	str	r3, [r4, #4]

        temp = EXTI->IMR1;
 80025ba:	6823      	ldr	r3, [r4, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025bc:	684e      	ldr	r6, [r1, #4]
 80025be:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
        temp &= ~(iocurrent);
 80025c2:	bf0c      	ite	eq
 80025c4:	401f      	andeq	r7, r3
        {
          temp |= iocurrent;
 80025c6:	ea49 0703 	orrne.w	r7, r9, r3
        }
        EXTI->IMR1 = temp;
 80025ca:	6027      	str	r7, [r4, #0]
      }
    }

    position++;
 80025cc:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ce:	680b      	ldr	r3, [r1, #0]
 80025d0:	f10c 0c02 	add.w	ip, ip, #2
 80025d4:	fa33 f702 	lsrs.w	r7, r3, r2
 80025d8:	f000 8087 	beq.w	80026ea <HAL_GPIO_Init+0x1c2>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025dc:	fa05 f702 	lsl.w	r7, r5, r2
    if (iocurrent != 0x00u)
 80025e0:	ea17 0903 	ands.w	r9, r7, r3
 80025e4:	d0f2      	beq.n	80025cc <HAL_GPIO_Init+0xa4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025e6:	684b      	ldr	r3, [r1, #4]
 80025e8:	f003 0303 	and.w	r3, r3, #3
 80025ec:	3b01      	subs	r3, #1
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d9ab      	bls.n	800254a <HAL_GPIO_Init+0x22>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025f2:	684b      	ldr	r3, [r1, #4]
 80025f4:	f003 0303 	and.w	r3, r3, #3
 80025f8:	2b03      	cmp	r3, #3
 80025fa:	d020      	beq.n	800263e <HAL_GPIO_Init+0x116>
        temp = GPIOx->PUPDR;
 80025fc:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80025fe:	fa0e f30c 	lsl.w	r3, lr, ip
 8002602:	ea27 0703 	bic.w	r7, r7, r3
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002606:	688b      	ldr	r3, [r1, #8]
 8002608:	fa03 f30c 	lsl.w	r3, r3, ip
 800260c:	433b      	orrs	r3, r7
        GPIOx->PUPDR = temp;
 800260e:	60c3      	str	r3, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002610:	684b      	ldr	r3, [r1, #4]
 8002612:	f003 0303 	and.w	r3, r3, #3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d111      	bne.n	800263e <HAL_GPIO_Init+0x116>
        temp = GPIOx->AFR[position >> 3u];
 800261a:	08d7      	lsrs	r7, r2, #3
 800261c:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8002620:	6a3b      	ldr	r3, [r7, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002622:	f002 0b07 	and.w	fp, r2, #7
 8002626:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800262a:	fa08 fa0b 	lsl.w	sl, r8, fp
 800262e:	ea23 0a0a 	bic.w	sl, r3, sl
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002632:	690b      	ldr	r3, [r1, #16]
 8002634:	fa03 f30b 	lsl.w	r3, r3, fp
 8002638:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3u] = temp;
 800263c:	623b      	str	r3, [r7, #32]
      temp = GPIOx->MODER;
 800263e:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002640:	fa0e f30c 	lsl.w	r3, lr, ip
 8002644:	ea27 0703 	bic.w	r7, r7, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002648:	684b      	ldr	r3, [r1, #4]
 800264a:	f003 0303 	and.w	r3, r3, #3
 800264e:	fa03 f30c 	lsl.w	r3, r3, ip
 8002652:	433b      	orrs	r3, r7
      GPIOx->MODER = temp;
 8002654:	6003      	str	r3, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002656:	684b      	ldr	r3, [r1, #4]
 8002658:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 800265c:	d0b6      	beq.n	80025cc <HAL_GPIO_Init+0xa4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800265e:	4e26      	ldr	r6, [pc, #152]	@ (80026f8 <HAL_GPIO_Init+0x1d0>)
 8002660:	6e33      	ldr	r3, [r6, #96]	@ 0x60
 8002662:	f043 0301 	orr.w	r3, r3, #1
 8002666:	6633      	str	r3, [r6, #96]	@ 0x60
 8002668:	6e33      	ldr	r3, [r6, #96]	@ 0x60
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	9301      	str	r3, [sp, #4]
 8002670:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8002672:	f022 0303 	bic.w	r3, r2, #3
 8002676:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800267a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800267e:	689f      	ldr	r7, [r3, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002680:	f002 0b03 	and.w	fp, r2, #3
 8002684:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8002688:	fa08 fa0b 	lsl.w	sl, r8, fp
 800268c:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002690:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8002694:	f43f af6e 	beq.w	8002574 <HAL_GPIO_Init+0x4c>
 8002698:	4e18      	ldr	r6, [pc, #96]	@ (80026fc <HAL_GPIO_Init+0x1d4>)
 800269a:	42b0      	cmp	r0, r6
 800269c:	d019      	beq.n	80026d2 <HAL_GPIO_Init+0x1aa>
 800269e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80026a2:	42b0      	cmp	r0, r6
 80026a4:	d017      	beq.n	80026d6 <HAL_GPIO_Init+0x1ae>
 80026a6:	4f16      	ldr	r7, [pc, #88]	@ (8002700 <HAL_GPIO_Init+0x1d8>)
 80026a8:	42b8      	cmp	r0, r7
 80026aa:	d016      	beq.n	80026da <HAL_GPIO_Init+0x1b2>
 80026ac:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 80026b0:	42b8      	cmp	r0, r7
 80026b2:	d014      	beq.n	80026de <HAL_GPIO_Init+0x1b6>
 80026b4:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 80026b8:	42b8      	cmp	r0, r7
 80026ba:	d012      	beq.n	80026e2 <HAL_GPIO_Init+0x1ba>
 80026bc:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 80026c0:	42b8      	cmp	r0, r7
 80026c2:	d010      	beq.n	80026e6 <HAL_GPIO_Init+0x1be>
 80026c4:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 80026c8:	42b8      	cmp	r0, r7
 80026ca:	bf14      	ite	ne
 80026cc:	2708      	movne	r7, #8
 80026ce:	2707      	moveq	r7, #7
 80026d0:	e751      	b.n	8002576 <HAL_GPIO_Init+0x4e>
 80026d2:	2701      	movs	r7, #1
 80026d4:	e74f      	b.n	8002576 <HAL_GPIO_Init+0x4e>
 80026d6:	2702      	movs	r7, #2
 80026d8:	e74d      	b.n	8002576 <HAL_GPIO_Init+0x4e>
 80026da:	2703      	movs	r7, #3
 80026dc:	e74b      	b.n	8002576 <HAL_GPIO_Init+0x4e>
 80026de:	2704      	movs	r7, #4
 80026e0:	e749      	b.n	8002576 <HAL_GPIO_Init+0x4e>
 80026e2:	2705      	movs	r7, #5
 80026e4:	e747      	b.n	8002576 <HAL_GPIO_Init+0x4e>
 80026e6:	2706      	movs	r7, #6
 80026e8:	e745      	b.n	8002576 <HAL_GPIO_Init+0x4e>
  }
}
 80026ea:	b003      	add	sp, #12
 80026ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	40010400 	.word	0x40010400
 80026f8:	40021000 	.word	0x40021000
 80026fc:	48000400 	.word	0x48000400
 8002700:	48000c00 	.word	0x48000c00

08002704 <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002704:	2900      	cmp	r1, #0
 8002706:	f000 8097 	beq.w	8002838 <HAL_GPIO_DeInit+0x134>
{
 800270a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800270e:	b083      	sub	sp, #12
 8002710:	468c      	mov	ip, r1
  uint32_t position = 0x00u;
 8002712:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002714:	f04f 0a01 	mov.w	sl, #1
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002718:	f04f 090f 	mov.w	r9, #15
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800271c:	f04f 0b03 	mov.w	fp, #3
        EXTI->IMR1 &= ~(iocurrent);
 8002720:	4f46      	ldr	r7, [pc, #280]	@ (800283c <HAL_GPIO_DeInit+0x138>)
 8002722:	e028      	b.n	8002776 <HAL_GPIO_DeInit+0x72>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002724:	f04f 0800 	mov.w	r8, #0
 8002728:	fa08 f404 	lsl.w	r4, r8, r4
 800272c:	9d01      	ldr	r5, [sp, #4]
 800272e:	42ac      	cmp	r4, r5
 8002730:	d06a      	beq.n	8002808 <HAL_GPIO_DeInit+0x104>
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002732:	6804      	ldr	r4, [r0, #0]
 8002734:	0059      	lsls	r1, r3, #1
 8002736:	fa0b f101 	lsl.w	r1, fp, r1
 800273a:	430c      	orrs	r4, r1
 800273c:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800273e:	08dd      	lsrs	r5, r3, #3
 8002740:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8002744:	6a2e      	ldr	r6, [r5, #32]
 8002746:	f003 0407 	and.w	r4, r3, #7
 800274a:	00a4      	lsls	r4, r4, #2
 800274c:	fa09 f404 	lsl.w	r4, r9, r4
 8002750:	ea26 0404 	bic.w	r4, r6, r4
 8002754:	622c      	str	r4, [r5, #32]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002756:	6884      	ldr	r4, [r0, #8]
 8002758:	ea24 0401 	bic.w	r4, r4, r1
 800275c:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800275e:	6844      	ldr	r4, [r0, #4]
 8002760:	ea24 0202 	bic.w	r2, r4, r2
 8002764:	6042      	str	r2, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002766:	68c2      	ldr	r2, [r0, #12]
 8002768:	ea22 0201 	bic.w	r2, r2, r1
 800276c:	60c2      	str	r2, [r0, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800276e:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 8002770:	fa3c f203 	lsrs.w	r2, ip, r3
 8002774:	d05d      	beq.n	8002832 <HAL_GPIO_DeInit+0x12e>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002776:	fa0a f203 	lsl.w	r2, sl, r3
    if (iocurrent != 0x00u)
 800277a:	ea12 060c 	ands.w	r6, r2, ip
 800277e:	d0f6      	beq.n	800276e <HAL_GPIO_DeInit+0x6a>
      tmp = SYSCFG->EXTICR[position >> 2u];
 8002780:	f023 0103 	bic.w	r1, r3, #3
 8002784:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 8002788:	f501 3180 	add.w	r1, r1, #65536	@ 0x10000
 800278c:	688d      	ldr	r5, [r1, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800278e:	f003 0403 	and.w	r4, r3, #3
 8002792:	00a4      	lsls	r4, r4, #2
 8002794:	fa09 fe04 	lsl.w	lr, r9, r4
 8002798:	ea0e 0505 	and.w	r5, lr, r5
 800279c:	9501      	str	r5, [sp, #4]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800279e:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 80027a2:	d0bf      	beq.n	8002724 <HAL_GPIO_DeInit+0x20>
 80027a4:	4d26      	ldr	r5, [pc, #152]	@ (8002840 <HAL_GPIO_DeInit+0x13c>)
 80027a6:	42a8      	cmp	r0, r5
 80027a8:	d01c      	beq.n	80027e4 <HAL_GPIO_DeInit+0xe0>
 80027aa:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80027ae:	42a8      	cmp	r0, r5
 80027b0:	d01b      	beq.n	80027ea <HAL_GPIO_DeInit+0xe6>
 80027b2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80027b6:	42a8      	cmp	r0, r5
 80027b8:	d01a      	beq.n	80027f0 <HAL_GPIO_DeInit+0xec>
 80027ba:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80027be:	42a8      	cmp	r0, r5
 80027c0:	d019      	beq.n	80027f6 <HAL_GPIO_DeInit+0xf2>
 80027c2:	f8df 8080 	ldr.w	r8, [pc, #128]	@ 8002844 <HAL_GPIO_DeInit+0x140>
 80027c6:	4540      	cmp	r0, r8
 80027c8:	d018      	beq.n	80027fc <HAL_GPIO_DeInit+0xf8>
 80027ca:	f508 6880 	add.w	r8, r8, #1024	@ 0x400
 80027ce:	4540      	cmp	r0, r8
 80027d0:	d017      	beq.n	8002802 <HAL_GPIO_DeInit+0xfe>
 80027d2:	f508 6880 	add.w	r8, r8, #1024	@ 0x400
 80027d6:	4540      	cmp	r0, r8
 80027d8:	bf14      	ite	ne
 80027da:	f04f 0808 	movne.w	r8, #8
 80027de:	f04f 0807 	moveq.w	r8, #7
 80027e2:	e7a1      	b.n	8002728 <HAL_GPIO_DeInit+0x24>
 80027e4:	f04f 0801 	mov.w	r8, #1
 80027e8:	e79e      	b.n	8002728 <HAL_GPIO_DeInit+0x24>
 80027ea:	f04f 0802 	mov.w	r8, #2
 80027ee:	e79b      	b.n	8002728 <HAL_GPIO_DeInit+0x24>
 80027f0:	f04f 0803 	mov.w	r8, #3
 80027f4:	e798      	b.n	8002728 <HAL_GPIO_DeInit+0x24>
 80027f6:	f04f 0804 	mov.w	r8, #4
 80027fa:	e795      	b.n	8002728 <HAL_GPIO_DeInit+0x24>
 80027fc:	f04f 0805 	mov.w	r8, #5
 8002800:	e792      	b.n	8002728 <HAL_GPIO_DeInit+0x24>
 8002802:	f04f 0806 	mov.w	r8, #6
 8002806:	e78f      	b.n	8002728 <HAL_GPIO_DeInit+0x24>
        EXTI->IMR1 &= ~(iocurrent);
 8002808:	683c      	ldr	r4, [r7, #0]
 800280a:	ea24 0406 	bic.w	r4, r4, r6
 800280e:	603c      	str	r4, [r7, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002810:	687c      	ldr	r4, [r7, #4]
 8002812:	ea24 0406 	bic.w	r4, r4, r6
 8002816:	607c      	str	r4, [r7, #4]
        EXTI->FTSR1 &= ~(iocurrent);
 8002818:	68fc      	ldr	r4, [r7, #12]
 800281a:	ea24 0406 	bic.w	r4, r4, r6
 800281e:	60fc      	str	r4, [r7, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002820:	68bc      	ldr	r4, [r7, #8]
 8002822:	ea24 0406 	bic.w	r4, r4, r6
 8002826:	60bc      	str	r4, [r7, #8]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002828:	688c      	ldr	r4, [r1, #8]
 800282a:	ea24 040e 	bic.w	r4, r4, lr
 800282e:	608c      	str	r4, [r1, #8]
 8002830:	e77f      	b.n	8002732 <HAL_GPIO_DeInit+0x2e>
  }
}
 8002832:	b003      	add	sp, #12
 8002834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	40010400 	.word	0x40010400
 8002840:	48000400 	.word	0x48000400
 8002844:	48001400 	.word	0x48001400

08002848 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002848:	6903      	ldr	r3, [r0, #16]
 800284a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800284c:	bf14      	ite	ne
 800284e:	2001      	movne	r0, #1
 8002850:	2000      	moveq	r0, #0
 8002852:	4770      	bx	lr

08002854 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002854:	b10a      	cbz	r2, 800285a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002856:	6181      	str	r1, [r0, #24]
 8002858:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800285a:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 800285c:	4770      	bx	lr

0800285e <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800285e:	6803      	ldr	r3, [r0, #0]
 8002860:	699a      	ldr	r2, [r3, #24]
 8002862:	f012 0f02 	tst.w	r2, #2
  {
    hi2c->Instance->TXDR = 0x00U;
 8002866:	bf1c      	itt	ne
 8002868:	2200      	movne	r2, #0
 800286a:	629a      	strne	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800286c:	6803      	ldr	r3, [r0, #0]
 800286e:	699a      	ldr	r2, [r3, #24]
 8002870:	f012 0f01 	tst.w	r2, #1
 8002874:	d103      	bne.n	800287e <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002876:	699a      	ldr	r2, [r3, #24]
 8002878:	f042 0201 	orr.w	r2, r2, #1
 800287c:	619a      	str	r2, [r3, #24]
  }
}
 800287e:	4770      	bx	lr

08002880 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002880:	b430      	push	{r4, r5}
 8002882:	9c02      	ldr	r4, [sp, #8]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002884:	6805      	ldr	r5, [r0, #0]
 8002886:	6868      	ldr	r0, [r5, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002888:	4323      	orrs	r3, r4
 800288a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800288e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8002892:	430b      	orrs	r3, r1
 8002894:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 8002898:	0d64      	lsrs	r4, r4, #21
 800289a:	f404 6480 	and.w	r4, r4, #1024	@ 0x400
 800289e:	f044 747f 	orr.w	r4, r4, #66846720	@ 0x3fc0000
 80028a2:	f444 3458 	orr.w	r4, r4, #221184	@ 0x36000
 80028a6:	f444 747f 	orr.w	r4, r4, #1020	@ 0x3fc
 80028aa:	f044 0403 	orr.w	r4, r4, #3
 80028ae:	ea20 0004 	bic.w	r0, r0, r4
 80028b2:	4303      	orrs	r3, r0
 80028b4:	606b      	str	r3, [r5, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80028b6:	bc30      	pop	{r4, r5}
 80028b8:	4770      	bx	lr

080028ba <I2C_IsErrorOccurred>:
{
 80028ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028be:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 80028c0:	6803      	ldr	r3, [r0, #0]
 80028c2:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80028c4:	f016 0610 	ands.w	r6, r6, #16
 80028c8:	d079      	beq.n	80029be <I2C_IsErrorOccurred+0x104>
 80028ca:	460d      	mov	r5, r1
 80028cc:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028ce:	2210      	movs	r2, #16
 80028d0:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 80028d2:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 80028d4:	4637      	mov	r7, r6
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80028d6:	6821      	ldr	r1, [r4, #0]
 80028d8:	698b      	ldr	r3, [r1, #24]
 80028da:	f013 0f20 	tst.w	r3, #32
 80028de:	d12f      	bne.n	8002940 <I2C_IsErrorOccurred+0x86>
 80028e0:	bb8f      	cbnz	r7, 8002946 <I2C_IsErrorOccurred+0x8c>
      if (Timeout != HAL_MAX_DELAY)
 80028e2:	f1b5 3fff 	cmp.w	r5, #4294967295
 80028e6:	d0f7      	beq.n	80028d8 <I2C_IsErrorOccurred+0x1e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80028e8:	f7ff fdc2 	bl	8002470 <HAL_GetTick>
 80028ec:	eba0 0008 	sub.w	r0, r0, r8
 80028f0:	42a8      	cmp	r0, r5
 80028f2:	d801      	bhi.n	80028f8 <I2C_IsErrorOccurred+0x3e>
 80028f4:	2d00      	cmp	r5, #0
 80028f6:	d1ee      	bne.n	80028d6 <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80028f8:	6822      	ldr	r2, [r4, #0]
 80028fa:	6850      	ldr	r0, [r2, #4]
          tmp2 = hi2c->Mode;
 80028fc:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 8002900:	b2db      	uxtb	r3, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002902:	6991      	ldr	r1, [r2, #24]
 8002904:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8002908:	d004      	beq.n	8002914 <I2C_IsErrorOccurred+0x5a>
 800290a:	f410 4f80 	tst.w	r0, #16384	@ 0x4000
 800290e:	d101      	bne.n	8002914 <I2C_IsErrorOccurred+0x5a>
              (tmp1 != I2C_CR2_STOP) && \
 8002910:	2b20      	cmp	r3, #32
 8002912:	d10d      	bne.n	8002930 <I2C_IsErrorOccurred+0x76>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002914:	6823      	ldr	r3, [r4, #0]
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	f013 0f20 	tst.w	r3, #32
 800291c:	d1db      	bne.n	80028d6 <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800291e:	f7ff fda7 	bl	8002470 <HAL_GetTick>
 8002922:	eba0 0008 	sub.w	r0, r0, r8
 8002926:	2819      	cmp	r0, #25
 8002928:	d9f4      	bls.n	8002914 <I2C_IsErrorOccurred+0x5a>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800292a:	2620      	movs	r6, #32
              status = HAL_ERROR;
 800292c:	2701      	movs	r7, #1
 800292e:	e7d2      	b.n	80028d6 <I2C_IsErrorOccurred+0x1c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002930:	6853      	ldr	r3, [r2, #4]
 8002932:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002936:	6053      	str	r3, [r2, #4]
            tickstart = HAL_GetTick();
 8002938:	f7ff fd9a 	bl	8002470 <HAL_GetTick>
 800293c:	4680      	mov	r8, r0
 800293e:	e7e9      	b.n	8002914 <I2C_IsErrorOccurred+0x5a>
    if (status == HAL_OK)
 8002940:	b90f      	cbnz	r7, 8002946 <I2C_IsErrorOccurred+0x8c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002942:	2320      	movs	r3, #32
 8002944:	61cb      	str	r3, [r1, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8002946:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 800294a:	2001      	movs	r0, #1
  itflag = hi2c->Instance->ISR;
 800294c:	6822      	ldr	r2, [r4, #0]
 800294e:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002950:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002954:	d005      	beq.n	8002962 <I2C_IsErrorOccurred+0xa8>
    error_code |= HAL_I2C_ERROR_BERR;
 8002956:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800295a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800295e:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8002960:	2001      	movs	r0, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002962:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002966:	d02c      	beq.n	80029c2 <I2C_IsErrorOccurred+0x108>
    error_code |= HAL_I2C_ERROR_OVR;
 8002968:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800296c:	6822      	ldr	r2, [r4, #0]
 800296e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002972:	61d1      	str	r1, [r2, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002974:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8002978:	d005      	beq.n	8002986 <I2C_IsErrorOccurred+0xcc>
    error_code |= HAL_I2C_ERROR_ARLO;
 800297a:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800297e:	6823      	ldr	r3, [r4, #0]
 8002980:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002984:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8002986:	4620      	mov	r0, r4
 8002988:	f7ff ff69 	bl	800285e <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800298c:	6822      	ldr	r2, [r4, #0]
 800298e:	6853      	ldr	r3, [r2, #4]
 8002990:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8002994:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8002998:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 800299c:	f023 0301 	bic.w	r3, r3, #1
 80029a0:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 80029a2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80029a4:	4333      	orrs	r3, r6
 80029a6:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80029a8:	2320      	movs	r3, #32
 80029aa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ae:	2300      	movs	r3, #0
 80029b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 80029b4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80029b8:	2001      	movs	r0, #1
}
 80029ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_OK;
 80029be:	2000      	movs	r0, #0
 80029c0:	e7c4      	b.n	800294c <I2C_IsErrorOccurred+0x92>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80029c2:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80029c6:	d1d8      	bne.n	800297a <I2C_IsErrorOccurred+0xc0>
  if (status != HAL_OK)
 80029c8:	2800      	cmp	r0, #0
 80029ca:	d0f6      	beq.n	80029ba <I2C_IsErrorOccurred+0x100>
 80029cc:	e7db      	b.n	8002986 <I2C_IsErrorOccurred+0xcc>

080029ce <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80029ce:	b570      	push	{r4, r5, r6, lr}
 80029d0:	4604      	mov	r4, r0
 80029d2:	460d      	mov	r5, r1
 80029d4:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80029d6:	6823      	ldr	r3, [r4, #0]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	f013 0f02 	tst.w	r3, #2
 80029de:	d122      	bne.n	8002a26 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029e0:	4632      	mov	r2, r6
 80029e2:	4629      	mov	r1, r5
 80029e4:	4620      	mov	r0, r4
 80029e6:	f7ff ff68 	bl	80028ba <I2C_IsErrorOccurred>
 80029ea:	b9f0      	cbnz	r0, 8002a2a <I2C_WaitOnTXISFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 80029ec:	f1b5 3fff 	cmp.w	r5, #4294967295
 80029f0:	d0f1      	beq.n	80029d6 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029f2:	f7ff fd3d 	bl	8002470 <HAL_GetTick>
 80029f6:	1b80      	subs	r0, r0, r6
 80029f8:	42a8      	cmp	r0, r5
 80029fa:	d801      	bhi.n	8002a00 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 80029fc:	2d00      	cmp	r5, #0
 80029fe:	d1ea      	bne.n	80029d6 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002a00:	6823      	ldr	r3, [r4, #0]
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	f013 0f02 	tst.w	r3, #2
 8002a08:	d1e5      	bne.n	80029d6 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a0a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002a0c:	f043 0320 	orr.w	r3, r3, #32
 8002a10:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a12:	2320      	movs	r3, #32
 8002a14:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 8002a1e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8002a22:	2001      	movs	r0, #1
 8002a24:	e000      	b.n	8002a28 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
  return HAL_OK;
 8002a26:	2000      	movs	r0, #0
}
 8002a28:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002a2a:	2001      	movs	r0, #1
 8002a2c:	e7fc      	b.n	8002a28 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>

08002a2e <I2C_WaitOnFlagUntilTimeout>:
{
 8002a2e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a32:	4605      	mov	r5, r0
 8002a34:	4688      	mov	r8, r1
 8002a36:	4617      	mov	r7, r2
 8002a38:	461e      	mov	r6, r3
 8002a3a:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a3e:	682b      	ldr	r3, [r5, #0]
 8002a40:	699c      	ldr	r4, [r3, #24]
 8002a42:	ea38 0404 	bics.w	r4, r8, r4
 8002a46:	bf0c      	ite	eq
 8002a48:	2301      	moveq	r3, #1
 8002a4a:	2300      	movne	r3, #0
 8002a4c:	42bb      	cmp	r3, r7
 8002a4e:	d127      	bne.n	8002aa0 <I2C_WaitOnFlagUntilTimeout+0x72>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a50:	464a      	mov	r2, r9
 8002a52:	4631      	mov	r1, r6
 8002a54:	4628      	mov	r0, r5
 8002a56:	f7ff ff30 	bl	80028ba <I2C_IsErrorOccurred>
 8002a5a:	bb20      	cbnz	r0, 8002aa6 <I2C_WaitOnFlagUntilTimeout+0x78>
    if (Timeout != HAL_MAX_DELAY)
 8002a5c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8002a60:	d0ed      	beq.n	8002a3e <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a62:	f7ff fd05 	bl	8002470 <HAL_GetTick>
 8002a66:	eba0 0009 	sub.w	r0, r0, r9
 8002a6a:	42b0      	cmp	r0, r6
 8002a6c:	d801      	bhi.n	8002a72 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002a6e:	2e00      	cmp	r6, #0
 8002a70:	d1e5      	bne.n	8002a3e <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a72:	682b      	ldr	r3, [r5, #0]
 8002a74:	699b      	ldr	r3, [r3, #24]
 8002a76:	ea38 0303 	bics.w	r3, r8, r3
 8002a7a:	bf0c      	ite	eq
 8002a7c:	2301      	moveq	r3, #1
 8002a7e:	2300      	movne	r3, #0
 8002a80:	42bb      	cmp	r3, r7
 8002a82:	d1dc      	bne.n	8002a3e <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a84:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8002a86:	f043 0320 	orr.w	r3, r3, #32
 8002a8a:	646b      	str	r3, [r5, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a8c:	2320      	movs	r3, #32
 8002a8e:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a92:	2300      	movs	r3, #0
 8002a94:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 8002a98:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8002a9c:	2001      	movs	r0, #1
 8002a9e:	e000      	b.n	8002aa2 <I2C_WaitOnFlagUntilTimeout+0x74>
  return HAL_OK;
 8002aa0:	2000      	movs	r0, #0
}
 8002aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_ERROR;
 8002aa6:	2001      	movs	r0, #1
 8002aa8:	e7fb      	b.n	8002aa2 <I2C_WaitOnFlagUntilTimeout+0x74>

08002aaa <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8002aaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aac:	4604      	mov	r4, r0
 8002aae:	460d      	mov	r5, r1
 8002ab0:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ab2:	6803      	ldr	r3, [r0, #0]
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	f013 0f20 	tst.w	r3, #32
 8002aba:	d00b      	beq.n	8002ad4 <I2C_WaitOnSTOPFlagUntilTimeout+0x2a>
  return HAL_OK;
 8002abc:	2700      	movs	r7, #0
 8002abe:	e027      	b.n	8002b10 <I2C_WaitOnSTOPFlagUntilTimeout+0x66>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002ac0:	6823      	ldr	r3, [r4, #0]
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	f013 0f20 	tst.w	r3, #32
 8002ac8:	d013      	beq.n	8002af2 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002aca:	6823      	ldr	r3, [r4, #0]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	f013 0f20 	tst.w	r3, #32
 8002ad2:	d11d      	bne.n	8002b10 <I2C_WaitOnSTOPFlagUntilTimeout+0x66>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ad4:	4632      	mov	r2, r6
 8002ad6:	4629      	mov	r1, r5
 8002ad8:	4620      	mov	r0, r4
 8002ada:	f7ff feee 	bl	80028ba <I2C_IsErrorOccurred>
 8002ade:	4607      	mov	r7, r0
 8002ae0:	b9a8      	cbnz	r0, 8002b0e <I2C_WaitOnSTOPFlagUntilTimeout+0x64>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ae2:	f7ff fcc5 	bl	8002470 <HAL_GetTick>
 8002ae6:	1b80      	subs	r0, r0, r6
 8002ae8:	42a8      	cmp	r0, r5
 8002aea:	d8e9      	bhi.n	8002ac0 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
 8002aec:	2d00      	cmp	r5, #0
 8002aee:	d1ec      	bne.n	8002aca <I2C_WaitOnSTOPFlagUntilTimeout+0x20>
 8002af0:	e7e6      	b.n	8002ac0 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002af2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002af4:	f043 0320 	orr.w	r3, r3, #32
 8002af8:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002afa:	2320      	movs	r3, #32
 8002afc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b00:	2300      	movs	r3, #0
 8002b02:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 8002b06:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        return HAL_ERROR;
 8002b0a:	2701      	movs	r7, #1
 8002b0c:	e000      	b.n	8002b10 <I2C_WaitOnSTOPFlagUntilTimeout+0x66>
      return HAL_ERROR;
 8002b0e:	2701      	movs	r7, #1
}
 8002b10:	4638      	mov	r0, r7
 8002b12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002b14 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8002b14:	2800      	cmp	r0, #0
 8002b16:	d057      	beq.n	8002bc8 <HAL_I2C_Init+0xb4>
{
 8002b18:	b510      	push	{r4, lr}
 8002b1a:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b1c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d04c      	beq.n	8002bbe <HAL_I2C_Init+0xaa>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b24:	2324      	movs	r3, #36	@ 0x24
 8002b26:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002b2a:	6822      	ldr	r2, [r4, #0]
 8002b2c:	6813      	ldr	r3, [r2, #0]
 8002b2e:	f023 0301 	bic.w	r3, r3, #1
 8002b32:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b34:	6822      	ldr	r2, [r4, #0]
 8002b36:	6863      	ldr	r3, [r4, #4]
 8002b38:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8002b3c:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b3e:	6822      	ldr	r2, [r4, #0]
 8002b40:	6893      	ldr	r3, [r2, #8]
 8002b42:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002b46:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b48:	68e3      	ldr	r3, [r4, #12]
 8002b4a:	2b01      	cmp	r3, #1
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b4c:	6822      	ldr	r2, [r4, #0]
 8002b4e:	68a3      	ldr	r3, [r4, #8]
 8002b50:	bf0c      	ite	eq
 8002b52:	f443 4300 	orreq.w	r3, r3, #32768	@ 0x8000
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b56:	f443 4304 	orrne.w	r3, r3, #33792	@ 0x8400
 8002b5a:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b5c:	68e3      	ldr	r3, [r4, #12]
 8002b5e:	2b02      	cmp	r3, #2
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b60:	6822      	ldr	r2, [r4, #0]
 8002b62:	6853      	ldr	r3, [r2, #4]
 8002b64:	bf0c      	ite	eq
 8002b66:	f443 6300 	orreq.w	r3, r3, #2048	@ 0x800
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b6a:	f423 6300 	bicne.w	r3, r3, #2048	@ 0x800
 8002b6e:	6053      	str	r3, [r2, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b70:	6822      	ldr	r2, [r4, #0]
 8002b72:	6853      	ldr	r3, [r2, #4]
 8002b74:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b7c:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b7e:	6822      	ldr	r2, [r4, #0]
 8002b80:	68d3      	ldr	r3, [r2, #12]
 8002b82:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002b86:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b88:	6822      	ldr	r2, [r4, #0]
 8002b8a:	6923      	ldr	r3, [r4, #16]
 8002b8c:	6961      	ldr	r1, [r4, #20]
 8002b8e:	430b      	orrs	r3, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002b90:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b92:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002b96:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002b98:	6822      	ldr	r2, [r4, #0]
 8002b9a:	69e3      	ldr	r3, [r4, #28]
 8002b9c:	6a21      	ldr	r1, [r4, #32]
 8002b9e:	430b      	orrs	r3, r1
 8002ba0:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8002ba2:	6822      	ldr	r2, [r4, #0]
 8002ba4:	6813      	ldr	r3, [r2, #0]
 8002ba6:	f043 0301 	orr.w	r3, r3, #1
 8002baa:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bac:	2000      	movs	r0, #0
 8002bae:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002bb0:	2320      	movs	r3, #32
 8002bb2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bb6:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb8:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
}
 8002bbc:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002bbe:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8002bc2:	f7ff f863 	bl	8001c8c <HAL_I2C_MspInit>
 8002bc6:	e7ad      	b.n	8002b24 <HAL_I2C_Init+0x10>
    return HAL_ERROR;
 8002bc8:	2001      	movs	r0, #1
}
 8002bca:	4770      	bx	lr

08002bcc <HAL_I2C_DeInit>:
  if (hi2c == NULL)
 8002bcc:	b1a8      	cbz	r0, 8002bfa <HAL_I2C_DeInit+0x2e>
{
 8002bce:	b510      	push	{r4, lr}
 8002bd0:	4604      	mov	r4, r0
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bd2:	2324      	movs	r3, #36	@ 0x24
 8002bd4:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002bd8:	6802      	ldr	r2, [r0, #0]
 8002bda:	6813      	ldr	r3, [r2, #0]
 8002bdc:	f023 0301 	bic.w	r3, r3, #1
 8002be0:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8002be2:	f7ff f899 	bl	8001d18 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002be6:	2000      	movs	r0, #0
 8002be8:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002bea:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bee:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bf0:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  __HAL_UNLOCK(hi2c);
 8002bf4:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 8002bf8:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002bfa:	2001      	movs	r0, #1
}
 8002bfc:	4770      	bx	lr
	...

08002c00 <HAL_I2C_Mem_Write>:
{
 8002c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c04:	b083      	sub	sp, #12
 8002c06:	460d      	mov	r5, r1
 8002c08:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8002c0c:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c0e:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 8002c12:	b2c9      	uxtb	r1, r1
 8002c14:	2920      	cmp	r1, #32
 8002c16:	f040 80e2 	bne.w	8002dde <HAL_I2C_Mem_Write+0x1de>
 8002c1a:	4604      	mov	r4, r0
 8002c1c:	4690      	mov	r8, r2
 8002c1e:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 8002c20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002c22:	b1cb      	cbz	r3, 8002c58 <HAL_I2C_Mem_Write+0x58>
 8002c24:	f1ba 0f00 	cmp.w	sl, #0
 8002c28:	d016      	beq.n	8002c58 <HAL_I2C_Mem_Write+0x58>
    __HAL_LOCK(hi2c);
 8002c2a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	f000 80d9 	beq.w	8002de6 <HAL_I2C_Mem_Write+0x1e6>
 8002c34:	f04f 0b01 	mov.w	fp, #1
 8002c38:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8002c3c:	f7ff fc18 	bl	8002470 <HAL_GetTick>
 8002c40:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c42:	9000      	str	r0, [sp, #0]
 8002c44:	2319      	movs	r3, #25
 8002c46:	465a      	mov	r2, fp
 8002c48:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c4c:	4620      	mov	r0, r4
 8002c4e:	f7ff feee 	bl	8002a2e <I2C_WaitOnFlagUntilTimeout>
 8002c52:	b130      	cbz	r0, 8002c62 <HAL_I2C_Mem_Write+0x62>
      return HAL_ERROR;
 8002c54:	2001      	movs	r0, #1
 8002c56:	e0c3      	b.n	8002de0 <HAL_I2C_Mem_Write+0x1e0>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002c58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c5c:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8002c5e:	2001      	movs	r0, #1
 8002c60:	e0be      	b.n	8002de0 <HAL_I2C_Mem_Write+0x1e0>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c62:	2321      	movs	r3, #33	@ 0x21
 8002c64:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c68:	2340      	movs	r3, #64	@ 0x40
 8002c6a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8002c72:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8002c74:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c76:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002c7a:	6363      	str	r3, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002c7c:	4b5e      	ldr	r3, [pc, #376]	@ (8002df8 <HAL_I2C_Mem_Write+0x1f8>)
 8002c7e:	9300      	str	r3, [sp, #0]
 8002c80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c84:	fa5f f289 	uxtb.w	r2, r9
 8002c88:	4629      	mov	r1, r5
 8002c8a:	4620      	mov	r0, r4
 8002c8c:	f7ff fdf8 	bl	8002880 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c90:	4632      	mov	r2, r6
 8002c92:	4639      	mov	r1, r7
 8002c94:	4620      	mov	r0, r4
 8002c96:	f7ff fe9a 	bl	80029ce <I2C_WaitOnTXISFlagUntilTimeout>
 8002c9a:	bb78      	cbnz	r0, 8002cfc <HAL_I2C_Mem_Write+0xfc>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c9c:	45d9      	cmp	r9, fp
 8002c9e:	d11e      	bne.n	8002cde <HAL_I2C_Mem_Write+0xde>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ca0:	6823      	ldr	r3, [r4, #0]
 8002ca2:	fa5f f288 	uxtb.w	r2, r8
 8002ca6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002ca8:	9600      	str	r6, [sp, #0]
 8002caa:	463b      	mov	r3, r7
 8002cac:	2200      	movs	r2, #0
 8002cae:	2180      	movs	r1, #128	@ 0x80
 8002cb0:	4620      	mov	r0, r4
 8002cb2:	f7ff febc 	bl	8002a2e <I2C_WaitOnFlagUntilTimeout>
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002cb6:	bb08      	cbnz	r0, 8002cfc <HAL_I2C_Mem_Write+0xfc>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cb8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	2bff      	cmp	r3, #255	@ 0xff
 8002cbe:	d922      	bls.n	8002d06 <HAL_I2C_Mem_Write+0x106>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cc0:	22ff      	movs	r2, #255	@ 0xff
 8002cc2:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ccc:	4629      	mov	r1, r5
 8002cce:	4620      	mov	r0, r4
 8002cd0:	f7ff fdd6 	bl	8002880 <I2C_TransferConfig>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002cd4:	f04f 0900 	mov.w	r9, #0
 8002cd8:	f04f 0880 	mov.w	r8, #128	@ 0x80
 8002cdc:	e030      	b.n	8002d40 <HAL_I2C_Mem_Write+0x140>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002cde:	6823      	ldr	r3, [r4, #0]
 8002ce0:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8002ce4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ce6:	4632      	mov	r2, r6
 8002ce8:	4639      	mov	r1, r7
 8002cea:	4620      	mov	r0, r4
 8002cec:	f7ff fe6f 	bl	80029ce <I2C_WaitOnTXISFlagUntilTimeout>
 8002cf0:	b920      	cbnz	r0, 8002cfc <HAL_I2C_Mem_Write+0xfc>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002cf2:	6822      	ldr	r2, [r4, #0]
 8002cf4:	fa5f f388 	uxtb.w	r3, r8
 8002cf8:	6293      	str	r3, [r2, #40]	@ 0x28
 8002cfa:	e7d5      	b.n	8002ca8 <HAL_I2C_Mem_Write+0xa8>
      __HAL_UNLOCK(hi2c);
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8002d02:	2001      	movs	r0, #1
 8002d04:	e06c      	b.n	8002de0 <HAL_I2C_Mem_Write+0x1e0>
      hi2c->XferSize = hi2c->XferCount;
 8002d06:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002d08:	b292      	uxth	r2, r2
 8002d0a:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	9300      	str	r3, [sp, #0]
 8002d10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d14:	b2d2      	uxtb	r2, r2
 8002d16:	4629      	mov	r1, r5
 8002d18:	4620      	mov	r0, r4
 8002d1a:	f7ff fdb1 	bl	8002880 <I2C_TransferConfig>
 8002d1e:	e7d9      	b.n	8002cd4 <HAL_I2C_Mem_Write+0xd4>
          hi2c->XferSize = hi2c->XferCount;
 8002d20:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002d22:	b292      	uxth	r2, r2
 8002d24:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d26:	2300      	movs	r3, #0
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d2e:	b2d2      	uxtb	r2, r2
 8002d30:	4629      	mov	r1, r5
 8002d32:	4620      	mov	r0, r4
 8002d34:	f7ff fda4 	bl	8002880 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8002d38:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d032      	beq.n	8002da6 <HAL_I2C_Mem_Write+0x1a6>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d40:	4632      	mov	r2, r6
 8002d42:	4639      	mov	r1, r7
 8002d44:	4620      	mov	r0, r4
 8002d46:	f7ff fe42 	bl	80029ce <I2C_WaitOnTXISFlagUntilTimeout>
 8002d4a:	2800      	cmp	r0, #0
 8002d4c:	d14d      	bne.n	8002dea <HAL_I2C_Mem_Write+0x1ea>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d4e:	6823      	ldr	r3, [r4, #0]
 8002d50:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002d52:	7812      	ldrb	r2, [r2, #0]
 8002d54:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8002d56:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002d58:	3301      	adds	r3, #1
 8002d5a:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8002d5c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d64:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002d66:	3b01      	subs	r3, #1
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d6c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002d6e:	b292      	uxth	r2, r2
 8002d70:	2a00      	cmp	r2, #0
 8002d72:	d0e1      	beq.n	8002d38 <HAL_I2C_Mem_Write+0x138>
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d1df      	bne.n	8002d38 <HAL_I2C_Mem_Write+0x138>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d78:	9600      	str	r6, [sp, #0]
 8002d7a:	463b      	mov	r3, r7
 8002d7c:	464a      	mov	r2, r9
 8002d7e:	4641      	mov	r1, r8
 8002d80:	4620      	mov	r0, r4
 8002d82:	f7ff fe54 	bl	8002a2e <I2C_WaitOnFlagUntilTimeout>
 8002d86:	bb90      	cbnz	r0, 8002dee <HAL_I2C_Mem_Write+0x1ee>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d88:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	2bff      	cmp	r3, #255	@ 0xff
 8002d8e:	d9c7      	bls.n	8002d20 <HAL_I2C_Mem_Write+0x120>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d90:	22ff      	movs	r2, #255	@ 0xff
 8002d92:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d94:	2300      	movs	r3, #0
 8002d96:	9300      	str	r3, [sp, #0]
 8002d98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d9c:	4629      	mov	r1, r5
 8002d9e:	4620      	mov	r0, r4
 8002da0:	f7ff fd6e 	bl	8002880 <I2C_TransferConfig>
 8002da4:	e7c8      	b.n	8002d38 <HAL_I2C_Mem_Write+0x138>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002da6:	4632      	mov	r2, r6
 8002da8:	4639      	mov	r1, r7
 8002daa:	4620      	mov	r0, r4
 8002dac:	f7ff fe7d 	bl	8002aaa <I2C_WaitOnSTOPFlagUntilTimeout>
 8002db0:	b9f8      	cbnz	r0, 8002df2 <HAL_I2C_Mem_Write+0x1f2>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002db2:	6823      	ldr	r3, [r4, #0]
 8002db4:	2220      	movs	r2, #32
 8002db6:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002db8:	6821      	ldr	r1, [r4, #0]
 8002dba:	684b      	ldr	r3, [r1, #4]
 8002dbc:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8002dc0:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8002dc4:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8002dc8:	f023 0301 	bic.w	r3, r3, #1
 8002dcc:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002dce:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8002dd8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 8002ddc:	e000      	b.n	8002de0 <HAL_I2C_Mem_Write+0x1e0>
    return HAL_BUSY;
 8002dde:	2002      	movs	r0, #2
}
 8002de0:	b003      	add	sp, #12
 8002de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8002de6:	2002      	movs	r0, #2
 8002de8:	e7fa      	b.n	8002de0 <HAL_I2C_Mem_Write+0x1e0>
        return HAL_ERROR;
 8002dea:	2001      	movs	r0, #1
 8002dec:	e7f8      	b.n	8002de0 <HAL_I2C_Mem_Write+0x1e0>
          return HAL_ERROR;
 8002dee:	2001      	movs	r0, #1
 8002df0:	e7f6      	b.n	8002de0 <HAL_I2C_Mem_Write+0x1e0>
      return HAL_ERROR;
 8002df2:	2001      	movs	r0, #1
 8002df4:	e7f4      	b.n	8002de0 <HAL_I2C_Mem_Write+0x1e0>
 8002df6:	bf00      	nop
 8002df8:	80002000 	.word	0x80002000

08002dfc <HAL_I2C_Mem_Read>:
{
 8002dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e00:	b083      	sub	sp, #12
 8002e02:	460d      	mov	r5, r1
 8002e04:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8002e08:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e0a:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 8002e0e:	b2c9      	uxtb	r1, r1
 8002e10:	2920      	cmp	r1, #32
 8002e12:	f040 80e4 	bne.w	8002fde <HAL_I2C_Mem_Read+0x1e2>
 8002e16:	4604      	mov	r4, r0
 8002e18:	4690      	mov	r8, r2
 8002e1a:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 8002e1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002e1e:	b1cb      	cbz	r3, 8002e54 <HAL_I2C_Mem_Read+0x58>
 8002e20:	f1ba 0f00 	cmp.w	sl, #0
 8002e24:	d016      	beq.n	8002e54 <HAL_I2C_Mem_Read+0x58>
    __HAL_LOCK(hi2c);
 8002e26:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	f000 80db 	beq.w	8002fe6 <HAL_I2C_Mem_Read+0x1ea>
 8002e30:	f04f 0b01 	mov.w	fp, #1
 8002e34:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8002e38:	f7ff fb1a 	bl	8002470 <HAL_GetTick>
 8002e3c:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e3e:	9000      	str	r0, [sp, #0]
 8002e40:	2319      	movs	r3, #25
 8002e42:	465a      	mov	r2, fp
 8002e44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e48:	4620      	mov	r0, r4
 8002e4a:	f7ff fdf0 	bl	8002a2e <I2C_WaitOnFlagUntilTimeout>
 8002e4e:	b130      	cbz	r0, 8002e5e <HAL_I2C_Mem_Read+0x62>
      return HAL_ERROR;
 8002e50:	2001      	movs	r0, #1
 8002e52:	e0c5      	b.n	8002fe0 <HAL_I2C_Mem_Read+0x1e4>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002e54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e58:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8002e5a:	2001      	movs	r0, #1
 8002e5c:	e0c0      	b.n	8002fe0 <HAL_I2C_Mem_Read+0x1e4>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e5e:	2322      	movs	r3, #34	@ 0x22
 8002e60:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e64:	2340      	movs	r3, #64	@ 0x40
 8002e66:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8002e6e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8002e70:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002e72:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002e76:	6363      	str	r3, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002e78:	4a5f      	ldr	r2, [pc, #380]	@ (8002ff8 <HAL_I2C_Mem_Read+0x1fc>)
 8002e7a:	9200      	str	r2, [sp, #0]
 8002e7c:	fa5f f289 	uxtb.w	r2, r9
 8002e80:	4629      	mov	r1, r5
 8002e82:	4620      	mov	r0, r4
 8002e84:	f7ff fcfc 	bl	8002880 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e88:	4632      	mov	r2, r6
 8002e8a:	4639      	mov	r1, r7
 8002e8c:	4620      	mov	r0, r4
 8002e8e:	f7ff fd9e 	bl	80029ce <I2C_WaitOnTXISFlagUntilTimeout>
 8002e92:	bb88      	cbnz	r0, 8002ef8 <HAL_I2C_Mem_Read+0xfc>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e94:	45d9      	cmp	r9, fp
 8002e96:	d120      	bne.n	8002eda <HAL_I2C_Mem_Read+0xde>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e98:	6823      	ldr	r3, [r4, #0]
 8002e9a:	fa5f f288 	uxtb.w	r2, r8
 8002e9e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002ea0:	9600      	str	r6, [sp, #0]
 8002ea2:	463b      	mov	r3, r7
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	2140      	movs	r1, #64	@ 0x40
 8002ea8:	4620      	mov	r0, r4
 8002eaa:	f7ff fdc0 	bl	8002a2e <I2C_WaitOnFlagUntilTimeout>
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002eae:	bb18      	cbnz	r0, 8002ef8 <HAL_I2C_Mem_Read+0xfc>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002eb0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	2bff      	cmp	r3, #255	@ 0xff
 8002eb6:	d924      	bls.n	8002f02 <HAL_I2C_Mem_Read+0x106>
      hi2c->XferSize = 1U;
 8002eb8:	2201      	movs	r2, #1
 8002eba:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ebc:	4b4f      	ldr	r3, [pc, #316]	@ (8002ffc <HAL_I2C_Mem_Read+0x200>)
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ec4:	4629      	mov	r1, r5
 8002ec6:	4620      	mov	r0, r4
 8002ec8:	f7ff fcda 	bl	8002880 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002ecc:	f04f 0800 	mov.w	r8, #0
 8002ed0:	f04f 0904 	mov.w	r9, #4
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ed4:	f04f 0a80 	mov.w	sl, #128	@ 0x80
 8002ed8:	e030      	b.n	8002f3c <HAL_I2C_Mem_Read+0x140>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002eda:	6823      	ldr	r3, [r4, #0]
 8002edc:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8002ee0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ee2:	4632      	mov	r2, r6
 8002ee4:	4639      	mov	r1, r7
 8002ee6:	4620      	mov	r0, r4
 8002ee8:	f7ff fd71 	bl	80029ce <I2C_WaitOnTXISFlagUntilTimeout>
 8002eec:	b920      	cbnz	r0, 8002ef8 <HAL_I2C_Mem_Read+0xfc>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002eee:	6822      	ldr	r2, [r4, #0]
 8002ef0:	fa5f f388 	uxtb.w	r3, r8
 8002ef4:	6293      	str	r3, [r2, #40]	@ 0x28
 8002ef6:	e7d3      	b.n	8002ea0 <HAL_I2C_Mem_Read+0xa4>
      __HAL_UNLOCK(hi2c);
 8002ef8:	2300      	movs	r3, #0
 8002efa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8002efe:	2001      	movs	r0, #1
 8002f00:	e06e      	b.n	8002fe0 <HAL_I2C_Mem_Read+0x1e4>
      hi2c->XferSize = hi2c->XferCount;
 8002f02:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002f04:	b292      	uxth	r2, r2
 8002f06:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f08:	4b3c      	ldr	r3, [pc, #240]	@ (8002ffc <HAL_I2C_Mem_Read+0x200>)
 8002f0a:	9300      	str	r3, [sp, #0]
 8002f0c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f10:	b2d2      	uxtb	r2, r2
 8002f12:	4629      	mov	r1, r5
 8002f14:	4620      	mov	r0, r4
 8002f16:	f7ff fcb3 	bl	8002880 <I2C_TransferConfig>
 8002f1a:	e7d7      	b.n	8002ecc <HAL_I2C_Mem_Read+0xd0>
          hi2c->XferSize = hi2c->XferCount;
 8002f1c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002f1e:	b292      	uxth	r2, r2
 8002f20:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f22:	2300      	movs	r3, #0
 8002f24:	9300      	str	r3, [sp, #0]
 8002f26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f2a:	b2d2      	uxtb	r2, r2
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	4620      	mov	r0, r4
 8002f30:	f7ff fca6 	bl	8002880 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8002f34:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d034      	beq.n	8002fa6 <HAL_I2C_Mem_Read+0x1aa>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002f3c:	9600      	str	r6, [sp, #0]
 8002f3e:	463b      	mov	r3, r7
 8002f40:	4642      	mov	r2, r8
 8002f42:	4649      	mov	r1, r9
 8002f44:	4620      	mov	r0, r4
 8002f46:	f7ff fd72 	bl	8002a2e <I2C_WaitOnFlagUntilTimeout>
 8002f4a:	2800      	cmp	r0, #0
 8002f4c:	d14d      	bne.n	8002fea <HAL_I2C_Mem_Read+0x1ee>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f4e:	6823      	ldr	r3, [r4, #0]
 8002f50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f52:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002f54:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8002f56:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002f58:	3301      	adds	r3, #1
 8002f5a:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8002f5c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8002f64:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002f66:	3a01      	subs	r2, #1
 8002f68:	b292      	uxth	r2, r2
 8002f6a:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f6c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002f6e:	b292      	uxth	r2, r2
 8002f70:	2a00      	cmp	r2, #0
 8002f72:	d0df      	beq.n	8002f34 <HAL_I2C_Mem_Read+0x138>
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1dd      	bne.n	8002f34 <HAL_I2C_Mem_Read+0x138>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f78:	9600      	str	r6, [sp, #0]
 8002f7a:	463b      	mov	r3, r7
 8002f7c:	4642      	mov	r2, r8
 8002f7e:	4651      	mov	r1, sl
 8002f80:	4620      	mov	r0, r4
 8002f82:	f7ff fd54 	bl	8002a2e <I2C_WaitOnFlagUntilTimeout>
 8002f86:	bb90      	cbnz	r0, 8002fee <HAL_I2C_Mem_Read+0x1f2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f88:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	2bff      	cmp	r3, #255	@ 0xff
 8002f8e:	d9c5      	bls.n	8002f1c <HAL_I2C_Mem_Read+0x120>
          hi2c->XferSize = 1U;
 8002f90:	2201      	movs	r2, #1
 8002f92:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002f94:	2300      	movs	r3, #0
 8002f96:	9300      	str	r3, [sp, #0]
 8002f98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f9c:	4629      	mov	r1, r5
 8002f9e:	4620      	mov	r0, r4
 8002fa0:	f7ff fc6e 	bl	8002880 <I2C_TransferConfig>
 8002fa4:	e7c6      	b.n	8002f34 <HAL_I2C_Mem_Read+0x138>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fa6:	4632      	mov	r2, r6
 8002fa8:	4639      	mov	r1, r7
 8002faa:	4620      	mov	r0, r4
 8002fac:	f7ff fd7d 	bl	8002aaa <I2C_WaitOnSTOPFlagUntilTimeout>
 8002fb0:	b9f8      	cbnz	r0, 8002ff2 <HAL_I2C_Mem_Read+0x1f6>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fb2:	6823      	ldr	r3, [r4, #0]
 8002fb4:	2220      	movs	r2, #32
 8002fb6:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002fb8:	6821      	ldr	r1, [r4, #0]
 8002fba:	684b      	ldr	r3, [r1, #4]
 8002fbc:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8002fc0:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8002fc4:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8002fc8:	f023 0301 	bic.w	r3, r3, #1
 8002fcc:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002fce:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8002fd8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 8002fdc:	e000      	b.n	8002fe0 <HAL_I2C_Mem_Read+0x1e4>
    return HAL_BUSY;
 8002fde:	2002      	movs	r0, #2
}
 8002fe0:	b003      	add	sp, #12
 8002fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8002fe6:	2002      	movs	r0, #2
 8002fe8:	e7fa      	b.n	8002fe0 <HAL_I2C_Mem_Read+0x1e4>
        return HAL_ERROR;
 8002fea:	2001      	movs	r0, #1
 8002fec:	e7f8      	b.n	8002fe0 <HAL_I2C_Mem_Read+0x1e4>
          return HAL_ERROR;
 8002fee:	2001      	movs	r0, #1
 8002ff0:	e7f6      	b.n	8002fe0 <HAL_I2C_Mem_Read+0x1e4>
      return HAL_ERROR;
 8002ff2:	2001      	movs	r0, #1
 8002ff4:	e7f4      	b.n	8002fe0 <HAL_I2C_Mem_Read+0x1e4>
 8002ff6:	bf00      	nop
 8002ff8:	80002000 	.word	0x80002000
 8002ffc:	80002400 	.word	0x80002400

08003000 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003000:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003002:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8003006:	b2d2      	uxtb	r2, r2
 8003008:	2a20      	cmp	r2, #32
 800300a:	d123      	bne.n	8003054 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800300c:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8003010:	2a01      	cmp	r2, #1
 8003012:	d021      	beq.n	8003058 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8003014:	2201      	movs	r2, #1
 8003016:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800301a:	2224      	movs	r2, #36	@ 0x24
 800301c:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003020:	6800      	ldr	r0, [r0, #0]
 8003022:	6802      	ldr	r2, [r0, #0]
 8003024:	f022 0201 	bic.w	r2, r2, #1
 8003028:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800302a:	6818      	ldr	r0, [r3, #0]
 800302c:	6802      	ldr	r2, [r0, #0]
 800302e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003032:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003034:	6818      	ldr	r0, [r3, #0]
 8003036:	6802      	ldr	r2, [r0, #0]
 8003038:	4311      	orrs	r1, r2
 800303a:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 800303c:	6819      	ldr	r1, [r3, #0]
 800303e:	680a      	ldr	r2, [r1, #0]
 8003040:	f042 0201 	orr.w	r2, r2, #1
 8003044:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003046:	2220      	movs	r2, #32
 8003048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800304c:	2000      	movs	r0, #0
 800304e:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 8003052:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8003054:	2002      	movs	r0, #2
 8003056:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8003058:	2002      	movs	r0, #2
  }
}
 800305a:	4770      	bx	lr

0800305c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800305c:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800305e:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8003062:	b2d2      	uxtb	r2, r2
 8003064:	2a20      	cmp	r2, #32
 8003066:	d121      	bne.n	80030ac <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003068:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800306c:	2a01      	cmp	r2, #1
 800306e:	d01f      	beq.n	80030b0 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8003070:	2201      	movs	r2, #1
 8003072:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003076:	2224      	movs	r2, #36	@ 0x24
 8003078:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800307c:	6800      	ldr	r0, [r0, #0]
 800307e:	6802      	ldr	r2, [r0, #0]
 8003080:	f022 0201 	bic.w	r2, r2, #1
 8003084:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003086:	6818      	ldr	r0, [r3, #0]
 8003088:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800308a:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800308e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003092:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003094:	6819      	ldr	r1, [r3, #0]
 8003096:	680a      	ldr	r2, [r1, #0]
 8003098:	f042 0201 	orr.w	r2, r2, #1
 800309c:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800309e:	2220      	movs	r2, #32
 80030a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030a4:	2000      	movs	r0, #0
 80030a6:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 80030aa:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80030ac:	2002      	movs	r0, #2
 80030ae:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80030b0:	2002      	movs	r0, #2
  }
}
 80030b2:	4770      	bx	lr

080030b4 <HAL_PWREx_GetVoltageRange>:
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030b4:	4b06      	ldr	r3, [pc, #24]	@ (80030d0 <HAL_PWREx_GetVoltageRange+0x1c>)
 80030b6:	6818      	ldr	r0, [r3, #0]
 80030b8:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 80030bc:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
 80030c0:	d004      	beq.n	80030cc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80030c2:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80030c6:	f3c0 2000 	ubfx	r0, r0, #8, #1
 80030ca:	0240      	lsls	r0, r0, #9
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40007000 	.word	0x40007000

080030d4 <HAL_PWREx_ControlVoltageScaling>:
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80030d4:	2800      	cmp	r0, #0
 80030d6:	d13a      	bne.n	800314e <HAL_PWREx_ControlVoltageScaling+0x7a>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030d8:	4b40      	ldr	r3, [pc, #256]	@ (80031dc <HAL_PWREx_ControlVoltageScaling+0x108>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030e4:	d008      	beq.n	80030f8 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030e6:	4a3d      	ldr	r2, [pc, #244]	@ (80031dc <HAL_PWREx_ControlVoltageScaling+0x108>)
 80030e8:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 80030ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80030f4:	2000      	movs	r0, #0
 80030f6:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030f8:	4a38      	ldr	r2, [pc, #224]	@ (80031dc <HAL_PWREx_ControlVoltageScaling+0x108>)
 80030fa:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 80030fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003102:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003106:	6813      	ldr	r3, [r2, #0]
 8003108:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800310c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003110:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003112:	4b33      	ldr	r3, [pc, #204]	@ (80031e0 <HAL_PWREx_ControlVoltageScaling+0x10c>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2132      	movs	r1, #50	@ 0x32
 8003118:	fb01 f303 	mul.w	r3, r1, r3
 800311c:	4931      	ldr	r1, [pc, #196]	@ (80031e4 <HAL_PWREx_ControlVoltageScaling+0x110>)
 800311e:	fba1 1303 	umull	r1, r3, r1, r3
 8003122:	0c9b      	lsrs	r3, r3, #18
 8003124:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003126:	6952      	ldr	r2, [r2, #20]
 8003128:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800312c:	d007      	beq.n	800313e <HAL_PWREx_ControlVoltageScaling+0x6a>
 800312e:	492b      	ldr	r1, [pc, #172]	@ (80031dc <HAL_PWREx_ControlVoltageScaling+0x108>)
        wait_loop_index--;
 8003130:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003132:	694a      	ldr	r2, [r1, #20]
 8003134:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8003138:	d001      	beq.n	800313e <HAL_PWREx_ControlVoltageScaling+0x6a>
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1f8      	bne.n	8003130 <HAL_PWREx_ControlVoltageScaling+0x5c>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800313e:	4b27      	ldr	r3, [pc, #156]	@ (80031dc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8003140:	695b      	ldr	r3, [r3, #20]
  return HAL_OK;
 8003142:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8003146:	bf14      	ite	ne
 8003148:	2003      	movne	r0, #3
 800314a:	2000      	moveq	r0, #0
 800314c:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800314e:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8003152:	d008      	beq.n	8003166 <HAL_PWREx_ControlVoltageScaling+0x92>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003154:	4a21      	ldr	r2, [pc, #132]	@ (80031dc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8003156:	6813      	ldr	r3, [r2, #0]
 8003158:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800315c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003160:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003162:	2000      	movs	r0, #0
}
 8003164:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003166:	4b1d      	ldr	r3, [pc, #116]	@ (80031dc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800316e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003172:	d008      	beq.n	8003186 <HAL_PWREx_ControlVoltageScaling+0xb2>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003174:	4a19      	ldr	r2, [pc, #100]	@ (80031dc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8003176:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 800317a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800317e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  return HAL_OK;
 8003182:	2000      	movs	r0, #0
 8003184:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003186:	4a15      	ldr	r2, [pc, #84]	@ (80031dc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8003188:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 800318c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003190:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003194:	6813      	ldr	r3, [r2, #0]
 8003196:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800319a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800319e:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80031a0:	4b0f      	ldr	r3, [pc, #60]	@ (80031e0 <HAL_PWREx_ControlVoltageScaling+0x10c>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2132      	movs	r1, #50	@ 0x32
 80031a6:	fb01 f303 	mul.w	r3, r1, r3
 80031aa:	490e      	ldr	r1, [pc, #56]	@ (80031e4 <HAL_PWREx_ControlVoltageScaling+0x110>)
 80031ac:	fba1 1303 	umull	r1, r3, r1, r3
 80031b0:	0c9b      	lsrs	r3, r3, #18
 80031b2:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031b4:	6952      	ldr	r2, [r2, #20]
 80031b6:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80031ba:	d007      	beq.n	80031cc <HAL_PWREx_ControlVoltageScaling+0xf8>
 80031bc:	4907      	ldr	r1, [pc, #28]	@ (80031dc <HAL_PWREx_ControlVoltageScaling+0x108>)
        wait_loop_index--;
 80031be:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031c0:	694a      	ldr	r2, [r1, #20]
 80031c2:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80031c6:	d001      	beq.n	80031cc <HAL_PWREx_ControlVoltageScaling+0xf8>
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1f8      	bne.n	80031be <HAL_PWREx_ControlVoltageScaling+0xea>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031cc:	4b03      	ldr	r3, [pc, #12]	@ (80031dc <HAL_PWREx_ControlVoltageScaling+0x108>)
 80031ce:	695b      	ldr	r3, [r3, #20]
  return HAL_OK;
 80031d0:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80031d4:	bf14      	ite	ne
 80031d6:	2003      	movne	r0, #3
 80031d8:	2000      	moveq	r0, #0
 80031da:	4770      	bx	lr
 80031dc:	40007000 	.word	0x40007000
 80031e0:	20000014 	.word	0x20000014
 80031e4:	431bde83 	.word	0x431bde83

080031e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80031e8:	b530      	push	{r4, r5, lr}
 80031ea:	b083      	sub	sp, #12
 80031ec:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80031ee:	4b1d      	ldr	r3, [pc, #116]	@ (8003264 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80031f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f2:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80031f6:	d00b      	beq.n	8003210 <RCC_SetFlashLatencyFromMSIRange+0x28>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80031f8:	f7ff ff5c 	bl	80030b4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031fc:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8003200:	d017      	beq.n	8003232 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003202:	2c7f      	cmp	r4, #127	@ 0x7f
 8003204:	d81e      	bhi.n	8003244 <RCC_SetFlashLatencyFromMSIRange+0x5c>
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003206:	2c70      	cmp	r4, #112	@ 0x70
 8003208:	bf14      	ite	ne
 800320a:	2400      	movne	r4, #0
 800320c:	2401      	moveq	r4, #1
 800320e:	e01a      	b.n	8003246 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    __HAL_RCC_PWR_CLK_ENABLE();
 8003210:	4d14      	ldr	r5, [pc, #80]	@ (8003264 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8003212:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8003214:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003218:	65ab      	str	r3, [r5, #88]	@ 0x58
 800321a:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800321c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003220:	9301      	str	r3, [sp, #4]
 8003222:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8003224:	f7ff ff46 	bl	80030b4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8003228:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800322a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800322e:	65ab      	str	r3, [r5, #88]	@ 0x58
 8003230:	e7e4      	b.n	80031fc <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 8003232:	2c80      	cmp	r4, #128	@ 0x80
 8003234:	d904      	bls.n	8003240 <RCC_SetFlashLatencyFromMSIRange+0x58>
        latency = FLASH_LATENCY_2; /* 2WS */
 8003236:	2ca1      	cmp	r4, #161	@ 0xa1
 8003238:	bf34      	ite	cc
 800323a:	2401      	movcc	r4, #1
 800323c:	2402      	movcs	r4, #2
 800323e:	e002      	b.n	8003246 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003240:	2400      	movs	r4, #0
 8003242:	e000      	b.n	8003246 <RCC_SetFlashLatencyFromMSIRange+0x5e>
      latency = FLASH_LATENCY_2; /* 2WS */
 8003244:	2402      	movs	r4, #2
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003246:	4908      	ldr	r1, [pc, #32]	@ (8003268 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8003248:	680b      	ldr	r3, [r1, #0]
 800324a:	f023 030f 	bic.w	r3, r3, #15
 800324e:	4323      	orrs	r3, r4
 8003250:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003252:	6808      	ldr	r0, [r1, #0]
 8003254:	f000 000f 	and.w	r0, r0, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8003258:	1b00      	subs	r0, r0, r4
 800325a:	bf18      	it	ne
 800325c:	2001      	movne	r0, #1
 800325e:	b003      	add	sp, #12
 8003260:	bd30      	pop	{r4, r5, pc}
 8003262:	bf00      	nop
 8003264:	40021000 	.word	0x40021000
 8003268:	40022000 	.word	0x40022000

0800326c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800326c:	4a25      	ldr	r2, [pc, #148]	@ (8003304 <HAL_RCC_GetSysClockFreq+0x98>)
 800326e:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003270:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003272:	f013 030c 	ands.w	r3, r3, #12
 8003276:	d00e      	beq.n	8003296 <HAL_RCC_GetSysClockFreq+0x2a>
 8003278:	2b0c      	cmp	r3, #12
 800327a:	d006      	beq.n	800328a <HAL_RCC_GetSysClockFreq+0x1e>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800327c:	2b04      	cmp	r3, #4
 800327e:	d03f      	beq.n	8003300 <HAL_RCC_GetSysClockFreq+0x94>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003280:	2b08      	cmp	r3, #8
 8003282:	4821      	ldr	r0, [pc, #132]	@ (8003308 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003284:	bf18      	it	ne
 8003286:	2000      	movne	r0, #0
 8003288:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800328a:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800328e:	2a01      	cmp	r2, #1
 8003290:	d001      	beq.n	8003296 <HAL_RCC_GetSysClockFreq+0x2a>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003292:	2000      	movs	r0, #0
 8003294:	e012      	b.n	80032bc <HAL_RCC_GetSysClockFreq+0x50>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003296:	4a1b      	ldr	r2, [pc, #108]	@ (8003304 <HAL_RCC_GetSysClockFreq+0x98>)
 8003298:	6812      	ldr	r2, [r2, #0]
 800329a:	f012 0f08 	tst.w	r2, #8
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800329e:	4a19      	ldr	r2, [pc, #100]	@ (8003304 <HAL_RCC_GetSysClockFreq+0x98>)
 80032a0:	bf07      	ittee	eq
 80032a2:	f8d2 2094 	ldreq.w	r2, [r2, #148]	@ 0x94
 80032a6:	f3c2 2203 	ubfxeq	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80032aa:	6812      	ldrne	r2, [r2, #0]
 80032ac:	f3c2 1203 	ubfxne	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 80032b0:	4916      	ldr	r1, [pc, #88]	@ (800330c <HAL_RCC_GetSysClockFreq+0xa0>)
 80032b2:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032b6:	b323      	cbz	r3, 8003302 <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80032b8:	2b0c      	cmp	r3, #12
 80032ba:	d11f      	bne.n	80032fc <HAL_RCC_GetSysClockFreq+0x90>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032bc:	4b11      	ldr	r3, [pc, #68]	@ (8003304 <HAL_RCC_GetSysClockFreq+0x98>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d017      	beq.n	80032f8 <HAL_RCC_GetSysClockFreq+0x8c>
 80032c8:	4a0f      	ldr	r2, [pc, #60]	@ (8003308 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032ca:	2b03      	cmp	r3, #3
 80032cc:	bf08      	it	eq
 80032ce:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032d0:	490c      	ldr	r1, [pc, #48]	@ (8003304 <HAL_RCC_GetSysClockFreq+0x98>)
 80032d2:	68ca      	ldr	r2, [r1, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80032d4:	68cb      	ldr	r3, [r1, #12]
 80032d6:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80032da:	fb00 f303 	mul.w	r3, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032de:	68c8      	ldr	r0, [r1, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032e0:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80032e4:	3201      	adds	r2, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80032e6:	fbb3 f3f2 	udiv	r3, r3, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032ea:	f3c0 6041 	ubfx	r0, r0, #25, #2
 80032ee:	3001      	adds	r0, #1
 80032f0:	0040      	lsls	r0, r0, #1
    sysclockfreq = pllvco / pllr;
 80032f2:	fbb3 f0f0 	udiv	r0, r3, r0
 80032f6:	4770      	bx	lr
      pllvco = HSI_VALUE;
 80032f8:	4805      	ldr	r0, [pc, #20]	@ (8003310 <HAL_RCC_GetSysClockFreq+0xa4>)
 80032fa:	e7e9      	b.n	80032d0 <HAL_RCC_GetSysClockFreq+0x64>
 80032fc:	2000      	movs	r0, #0
  return sysclockfreq;
 80032fe:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8003300:	4803      	ldr	r0, [pc, #12]	@ (8003310 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8003302:	4770      	bx	lr
 8003304:	40021000 	.word	0x40021000
 8003308:	007a1200 	.word	0x007a1200
 800330c:	0800be2c 	.word	0x0800be2c
 8003310:	00f42400 	.word	0x00f42400

08003314 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8003314:	2800      	cmp	r0, #0
 8003316:	f000 832a 	beq.w	800396e <HAL_RCC_OscConfig+0x65a>
{
 800331a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800331e:	b083      	sub	sp, #12
 8003320:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003322:	4b98      	ldr	r3, [pc, #608]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 8003324:	689d      	ldr	r5, [r3, #8]
 8003326:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800332a:	68de      	ldr	r6, [r3, #12]
 800332c:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003330:	6803      	ldr	r3, [r0, #0]
 8003332:	f013 0f10 	tst.w	r3, #16
 8003336:	d05f      	beq.n	80033f8 <HAL_RCC_OscConfig+0xe4>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003338:	b1f5      	cbz	r5, 8003378 <HAL_RCC_OscConfig+0x64>
 800333a:	2d0c      	cmp	r5, #12
 800333c:	d01a      	beq.n	8003374 <HAL_RCC_OscConfig+0x60>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800333e:	69a3      	ldr	r3, [r4, #24]
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 80ba 	beq.w	80034ba <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_MSI_ENABLE();
 8003346:	4a8f      	ldr	r2, [pc, #572]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 8003348:	6813      	ldr	r3, [r2, #0]
 800334a:	f043 0301 	orr.w	r3, r3, #1
 800334e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003350:	f7ff f88e 	bl	8002470 <HAL_GetTick>
 8003354:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003356:	f8df 822c 	ldr.w	r8, [pc, #556]	@ 8003584 <HAL_RCC_OscConfig+0x270>
 800335a:	f8d8 3000 	ldr.w	r3, [r8]
 800335e:	f013 0f02 	tst.w	r3, #2
 8003362:	f040 8097 	bne.w	8003494 <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003366:	f7ff f883 	bl	8002470 <HAL_GetTick>
 800336a:	1bc0      	subs	r0, r0, r7
 800336c:	2802      	cmp	r0, #2
 800336e:	d9f4      	bls.n	800335a <HAL_RCC_OscConfig+0x46>
            return HAL_TIMEOUT;
 8003370:	2003      	movs	r0, #3
 8003372:	e307      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003374:	2e01      	cmp	r6, #1
 8003376:	d1e2      	bne.n	800333e <HAL_RCC_OscConfig+0x2a>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003378:	4b82      	ldr	r3, [pc, #520]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f013 0f02 	tst.w	r3, #2
 8003380:	d003      	beq.n	800338a <HAL_RCC_OscConfig+0x76>
 8003382:	69a3      	ldr	r3, [r4, #24]
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 82f4 	beq.w	8003972 <HAL_RCC_OscConfig+0x65e>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800338a:	6a20      	ldr	r0, [r4, #32]
 800338c:	4b7d      	ldr	r3, [pc, #500]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f013 0f08 	tst.w	r3, #8
 8003394:	4b7b      	ldr	r3, [pc, #492]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 8003396:	bf12      	itee	ne
 8003398:	681b      	ldrne	r3, [r3, #0]
 800339a:	f8d3 3094 	ldreq.w	r3, [r3, #148]	@ 0x94
 800339e:	091b      	lsreq	r3, r3, #4
 80033a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033a4:	4298      	cmp	r0, r3
 80033a6:	d856      	bhi.n	8003456 <HAL_RCC_OscConfig+0x142>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033a8:	4b76      	ldr	r3, [pc, #472]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	f042 0208 	orr.w	r2, r2, #8
 80033b0:	601a      	str	r2, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80033b8:	6a21      	ldr	r1, [r4, #32]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033be:	685a      	ldr	r2, [r3, #4]
 80033c0:	69e1      	ldr	r1, [r4, #28]
 80033c2:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 80033c6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80033ca:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033cc:	2d00      	cmp	r5, #0
 80033ce:	d05a      	beq.n	8003486 <HAL_RCC_OscConfig+0x172>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80033d0:	f7ff ff4c 	bl	800326c <HAL_RCC_GetSysClockFreq>
 80033d4:	4b6b      	ldr	r3, [pc, #428]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80033dc:	4a6a      	ldr	r2, [pc, #424]	@ (8003588 <HAL_RCC_OscConfig+0x274>)
 80033de:	5cd3      	ldrb	r3, [r2, r3]
 80033e0:	f003 031f 	and.w	r3, r3, #31
 80033e4:	40d8      	lsrs	r0, r3
 80033e6:	4b69      	ldr	r3, [pc, #420]	@ (800358c <HAL_RCC_OscConfig+0x278>)
 80033e8:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 80033ea:	4b69      	ldr	r3, [pc, #420]	@ (8003590 <HAL_RCC_OscConfig+0x27c>)
 80033ec:	6818      	ldr	r0, [r3, #0]
 80033ee:	f7fe fcf5 	bl	8001ddc <HAL_InitTick>
        if(status != HAL_OK)
 80033f2:	2800      	cmp	r0, #0
 80033f4:	f040 82c6 	bne.w	8003984 <HAL_RCC_OscConfig+0x670>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033f8:	6823      	ldr	r3, [r4, #0]
 80033fa:	f013 0f01 	tst.w	r3, #1
 80033fe:	d07d      	beq.n	80034fc <HAL_RCC_OscConfig+0x1e8>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003400:	2d08      	cmp	r5, #8
 8003402:	d072      	beq.n	80034ea <HAL_RCC_OscConfig+0x1d6>
 8003404:	2d0c      	cmp	r5, #12
 8003406:	d06e      	beq.n	80034e6 <HAL_RCC_OscConfig+0x1d2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003408:	6863      	ldr	r3, [r4, #4]
 800340a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800340e:	f000 8094 	beq.w	800353a <HAL_RCC_OscConfig+0x226>
 8003412:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003416:	f000 8096 	beq.w	8003546 <HAL_RCC_OscConfig+0x232>
 800341a:	4b5a      	ldr	r3, [pc, #360]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800342a:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800342c:	6863      	ldr	r3, [r4, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	f000 8096 	beq.w	8003560 <HAL_RCC_OscConfig+0x24c>
        tickstart = HAL_GetTick();
 8003434:	f7ff f81c 	bl	8002470 <HAL_GetTick>
 8003438:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800343a:	f8df 8148 	ldr.w	r8, [pc, #328]	@ 8003584 <HAL_RCC_OscConfig+0x270>
 800343e:	f8d8 3000 	ldr.w	r3, [r8]
 8003442:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8003446:	d159      	bne.n	80034fc <HAL_RCC_OscConfig+0x1e8>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003448:	f7ff f812 	bl	8002470 <HAL_GetTick>
 800344c:	1bc0      	subs	r0, r0, r7
 800344e:	2864      	cmp	r0, #100	@ 0x64
 8003450:	d9f5      	bls.n	800343e <HAL_RCC_OscConfig+0x12a>
            return HAL_TIMEOUT;
 8003452:	2003      	movs	r0, #3
 8003454:	e296      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003456:	f7ff fec7 	bl	80031e8 <RCC_SetFlashLatencyFromMSIRange>
 800345a:	2800      	cmp	r0, #0
 800345c:	f040 828b 	bne.w	8003976 <HAL_RCC_OscConfig+0x662>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003460:	4b48      	ldr	r3, [pc, #288]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	f042 0208 	orr.w	r2, r2, #8
 8003468:	601a      	str	r2, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8003470:	6a21      	ldr	r1, [r4, #32]
 8003472:	430a      	orrs	r2, r1
 8003474:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003476:	685a      	ldr	r2, [r3, #4]
 8003478:	69e1      	ldr	r1, [r4, #28]
 800347a:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 800347e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003482:	605a      	str	r2, [r3, #4]
 8003484:	e7a4      	b.n	80033d0 <HAL_RCC_OscConfig+0xbc>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003486:	6a20      	ldr	r0, [r4, #32]
 8003488:	f7ff feae 	bl	80031e8 <RCC_SetFlashLatencyFromMSIRange>
 800348c:	2800      	cmp	r0, #0
 800348e:	d09f      	beq.n	80033d0 <HAL_RCC_OscConfig+0xbc>
              return HAL_ERROR;
 8003490:	2001      	movs	r0, #1
 8003492:	e277      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003494:	4b3b      	ldr	r3, [pc, #236]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	f042 0208 	orr.w	r2, r2, #8
 800349c:	601a      	str	r2, [r3, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80034a4:	6a21      	ldr	r1, [r4, #32]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	69e1      	ldr	r1, [r4, #28]
 80034ae:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 80034b2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80034b6:	605a      	str	r2, [r3, #4]
 80034b8:	e79e      	b.n	80033f8 <HAL_RCC_OscConfig+0xe4>
        __HAL_RCC_MSI_DISABLE();
 80034ba:	4a32      	ldr	r2, [pc, #200]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 80034bc:	6813      	ldr	r3, [r2, #0]
 80034be:	f023 0301 	bic.w	r3, r3, #1
 80034c2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80034c4:	f7fe ffd4 	bl	8002470 <HAL_GetTick>
 80034c8:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034ca:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 8003584 <HAL_RCC_OscConfig+0x270>
 80034ce:	f8d8 3000 	ldr.w	r3, [r8]
 80034d2:	f013 0f02 	tst.w	r3, #2
 80034d6:	d08f      	beq.n	80033f8 <HAL_RCC_OscConfig+0xe4>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034d8:	f7fe ffca 	bl	8002470 <HAL_GetTick>
 80034dc:	1bc0      	subs	r0, r0, r7
 80034de:	2802      	cmp	r0, #2
 80034e0:	d9f5      	bls.n	80034ce <HAL_RCC_OscConfig+0x1ba>
            return HAL_TIMEOUT;
 80034e2:	2003      	movs	r0, #3
 80034e4:	e24e      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80034e6:	2e03      	cmp	r6, #3
 80034e8:	d18e      	bne.n	8003408 <HAL_RCC_OscConfig+0xf4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034ea:	4b26      	ldr	r3, [pc, #152]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80034f2:	d003      	beq.n	80034fc <HAL_RCC_OscConfig+0x1e8>
 80034f4:	6863      	ldr	r3, [r4, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	f000 823f 	beq.w	800397a <HAL_RCC_OscConfig+0x666>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034fc:	6823      	ldr	r3, [r4, #0]
 80034fe:	f013 0f02 	tst.w	r3, #2
 8003502:	d05a      	beq.n	80035ba <HAL_RCC_OscConfig+0x2a6>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003504:	2d04      	cmp	r5, #4
 8003506:	d047      	beq.n	8003598 <HAL_RCC_OscConfig+0x284>
 8003508:	2d0c      	cmp	r5, #12
 800350a:	d043      	beq.n	8003594 <HAL_RCC_OscConfig+0x280>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800350c:	68e3      	ldr	r3, [r4, #12]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d079      	beq.n	8003606 <HAL_RCC_OscConfig+0x2f2>
        __HAL_RCC_HSI_ENABLE();
 8003512:	4a1c      	ldr	r2, [pc, #112]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 8003514:	6813      	ldr	r3, [r2, #0]
 8003516:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800351a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800351c:	f7fe ffa8 	bl	8002470 <HAL_GetTick>
 8003520:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003522:	4f18      	ldr	r7, [pc, #96]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800352a:	d163      	bne.n	80035f4 <HAL_RCC_OscConfig+0x2e0>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800352c:	f7fe ffa0 	bl	8002470 <HAL_GetTick>
 8003530:	1b80      	subs	r0, r0, r6
 8003532:	2802      	cmp	r0, #2
 8003534:	d9f6      	bls.n	8003524 <HAL_RCC_OscConfig+0x210>
            return HAL_TIMEOUT;
 8003536:	2003      	movs	r0, #3
 8003538:	e224      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800353a:	4a12      	ldr	r2, [pc, #72]	@ (8003584 <HAL_RCC_OscConfig+0x270>)
 800353c:	6813      	ldr	r3, [r2, #0]
 800353e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003542:	6013      	str	r3, [r2, #0]
 8003544:	e772      	b.n	800342c <HAL_RCC_OscConfig+0x118>
 8003546:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800354a:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003554:	601a      	str	r2, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800355c:	601a      	str	r2, [r3, #0]
 800355e:	e765      	b.n	800342c <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8003560:	f7fe ff86 	bl	8002470 <HAL_GetTick>
 8003564:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003566:	f8df 801c 	ldr.w	r8, [pc, #28]	@ 8003584 <HAL_RCC_OscConfig+0x270>
 800356a:	f8d8 3000 	ldr.w	r3, [r8]
 800356e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8003572:	d0c3      	beq.n	80034fc <HAL_RCC_OscConfig+0x1e8>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003574:	f7fe ff7c 	bl	8002470 <HAL_GetTick>
 8003578:	1bc0      	subs	r0, r0, r7
 800357a:	2864      	cmp	r0, #100	@ 0x64
 800357c:	d9f5      	bls.n	800356a <HAL_RCC_OscConfig+0x256>
            return HAL_TIMEOUT;
 800357e:	2003      	movs	r0, #3
 8003580:	e200      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
 8003582:	bf00      	nop
 8003584:	40021000 	.word	0x40021000
 8003588:	0800be64 	.word	0x0800be64
 800358c:	20000014 	.word	0x20000014
 8003590:	200000c4 	.word	0x200000c4
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003594:	2e02      	cmp	r6, #2
 8003596:	d1b9      	bne.n	800350c <HAL_RCC_OscConfig+0x1f8>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003598:	4ba9      	ldr	r3, [pc, #676]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80035a0:	d003      	beq.n	80035aa <HAL_RCC_OscConfig+0x296>
 80035a2:	68e3      	ldr	r3, [r4, #12]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	f000 81ea 	beq.w	800397e <HAL_RCC_OscConfig+0x66a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035aa:	4aa5      	ldr	r2, [pc, #660]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 80035ac:	6853      	ldr	r3, [r2, #4]
 80035ae:	6921      	ldr	r1, [r4, #16]
 80035b0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80035b4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80035b8:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035ba:	6823      	ldr	r3, [r4, #0]
 80035bc:	f013 0f08 	tst.w	r3, #8
 80035c0:	d04c      	beq.n	800365c <HAL_RCC_OscConfig+0x348>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035c2:	6963      	ldr	r3, [r4, #20]
 80035c4:	b39b      	cbz	r3, 800362e <HAL_RCC_OscConfig+0x31a>
      __HAL_RCC_LSI_ENABLE();
 80035c6:	4a9e      	ldr	r2, [pc, #632]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 80035c8:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80035cc:	f043 0301 	orr.w	r3, r3, #1
 80035d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 80035d4:	f7fe ff4c 	bl	8002470 <HAL_GetTick>
 80035d8:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035da:	4f99      	ldr	r7, [pc, #612]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 80035dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035e0:	f013 0f02 	tst.w	r3, #2
 80035e4:	d13a      	bne.n	800365c <HAL_RCC_OscConfig+0x348>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035e6:	f7fe ff43 	bl	8002470 <HAL_GetTick>
 80035ea:	1b80      	subs	r0, r0, r6
 80035ec:	2802      	cmp	r0, #2
 80035ee:	d9f5      	bls.n	80035dc <HAL_RCC_OscConfig+0x2c8>
          return HAL_TIMEOUT;
 80035f0:	2003      	movs	r0, #3
 80035f2:	e1c7      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035f4:	4a92      	ldr	r2, [pc, #584]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 80035f6:	6853      	ldr	r3, [r2, #4]
 80035f8:	6921      	ldr	r1, [r4, #16]
 80035fa:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80035fe:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003602:	6053      	str	r3, [r2, #4]
 8003604:	e7d9      	b.n	80035ba <HAL_RCC_OscConfig+0x2a6>
        __HAL_RCC_HSI_DISABLE();
 8003606:	4a8e      	ldr	r2, [pc, #568]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003608:	6813      	ldr	r3, [r2, #0]
 800360a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800360e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003610:	f7fe ff2e 	bl	8002470 <HAL_GetTick>
 8003614:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003616:	4f8a      	ldr	r7, [pc, #552]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800361e:	d0cc      	beq.n	80035ba <HAL_RCC_OscConfig+0x2a6>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003620:	f7fe ff26 	bl	8002470 <HAL_GetTick>
 8003624:	1b80      	subs	r0, r0, r6
 8003626:	2802      	cmp	r0, #2
 8003628:	d9f6      	bls.n	8003618 <HAL_RCC_OscConfig+0x304>
            return HAL_TIMEOUT;
 800362a:	2003      	movs	r0, #3
 800362c:	e1aa      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
      __HAL_RCC_LSI_DISABLE();
 800362e:	4a84      	ldr	r2, [pc, #528]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003630:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8003634:	f023 0301 	bic.w	r3, r3, #1
 8003638:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800363c:	f7fe ff18 	bl	8002470 <HAL_GetTick>
 8003640:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003642:	4f7f      	ldr	r7, [pc, #508]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003644:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003648:	f013 0f02 	tst.w	r3, #2
 800364c:	d006      	beq.n	800365c <HAL_RCC_OscConfig+0x348>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800364e:	f7fe ff0f 	bl	8002470 <HAL_GetTick>
 8003652:	1b80      	subs	r0, r0, r6
 8003654:	2802      	cmp	r0, #2
 8003656:	d9f5      	bls.n	8003644 <HAL_RCC_OscConfig+0x330>
          return HAL_TIMEOUT;
 8003658:	2003      	movs	r0, #3
 800365a:	e193      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800365c:	6823      	ldr	r3, [r4, #0]
 800365e:	f013 0f04 	tst.w	r3, #4
 8003662:	d07e      	beq.n	8003762 <HAL_RCC_OscConfig+0x44e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003664:	4b76      	ldr	r3, [pc, #472]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003668:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800366c:	d137      	bne.n	80036de <HAL_RCC_OscConfig+0x3ca>
      __HAL_RCC_PWR_CLK_ENABLE();
 800366e:	4b74      	ldr	r3, [pc, #464]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003670:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003672:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003676:	659a      	str	r2, [r3, #88]	@ 0x58
 8003678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800367a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800367e:	9301      	str	r3, [sp, #4]
 8003680:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003682:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003684:	4b6f      	ldr	r3, [pc, #444]	@ (8003844 <HAL_RCC_OscConfig+0x530>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800368c:	d029      	beq.n	80036e2 <HAL_RCC_OscConfig+0x3ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800368e:	68a3      	ldr	r3, [r4, #8]
 8003690:	2b01      	cmp	r3, #1
 8003692:	d03c      	beq.n	800370e <HAL_RCC_OscConfig+0x3fa>
 8003694:	2b05      	cmp	r3, #5
 8003696:	d042      	beq.n	800371e <HAL_RCC_OscConfig+0x40a>
 8003698:	4b69      	ldr	r3, [pc, #420]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 800369a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800369e:	f022 0201 	bic.w	r2, r2, #1
 80036a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80036a6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80036aa:	f022 0204 	bic.w	r2, r2, #4
 80036ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036b2:	68a3      	ldr	r3, [r4, #8]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d040      	beq.n	800373a <HAL_RCC_OscConfig+0x426>
      tickstart = HAL_GetTick();
 80036b8:	f7fe feda 	bl	8002470 <HAL_GetTick>
 80036bc:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036be:	f8df 8180 	ldr.w	r8, [pc, #384]	@ 8003840 <HAL_RCC_OscConfig+0x52c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036c2:	f241 3988 	movw	r9, #5000	@ 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036c6:	f8d8 3090 	ldr.w	r3, [r8, #144]	@ 0x90
 80036ca:	f013 0f02 	tst.w	r3, #2
 80036ce:	d147      	bne.n	8003760 <HAL_RCC_OscConfig+0x44c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036d0:	f7fe fece 	bl	8002470 <HAL_GetTick>
 80036d4:	1bc0      	subs	r0, r0, r7
 80036d6:	4548      	cmp	r0, r9
 80036d8:	d9f5      	bls.n	80036c6 <HAL_RCC_OscConfig+0x3b2>
          return HAL_TIMEOUT;
 80036da:	2003      	movs	r0, #3
 80036dc:	e152      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
    FlagStatus       pwrclkchanged = RESET;
 80036de:	2600      	movs	r6, #0
 80036e0:	e7d0      	b.n	8003684 <HAL_RCC_OscConfig+0x370>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036e2:	4a58      	ldr	r2, [pc, #352]	@ (8003844 <HAL_RCC_OscConfig+0x530>)
 80036e4:	6813      	ldr	r3, [r2, #0]
 80036e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036ea:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80036ec:	f7fe fec0 	bl	8002470 <HAL_GetTick>
 80036f0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036f2:	f8df 8150 	ldr.w	r8, [pc, #336]	@ 8003844 <HAL_RCC_OscConfig+0x530>
 80036f6:	f8d8 3000 	ldr.w	r3, [r8]
 80036fa:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80036fe:	d1c6      	bne.n	800368e <HAL_RCC_OscConfig+0x37a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003700:	f7fe feb6 	bl	8002470 <HAL_GetTick>
 8003704:	1bc0      	subs	r0, r0, r7
 8003706:	2802      	cmp	r0, #2
 8003708:	d9f5      	bls.n	80036f6 <HAL_RCC_OscConfig+0x3e2>
          return HAL_TIMEOUT;
 800370a:	2003      	movs	r0, #3
 800370c:	e13a      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800370e:	4a4c      	ldr	r2, [pc, #304]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003710:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8003714:	f043 0301 	orr.w	r3, r3, #1
 8003718:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800371c:	e7c9      	b.n	80036b2 <HAL_RCC_OscConfig+0x39e>
 800371e:	4b48      	ldr	r3, [pc, #288]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003720:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003724:	f042 0204 	orr.w	r2, r2, #4
 8003728:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800372c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003730:	f042 0201 	orr.w	r2, r2, #1
 8003734:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8003738:	e7bb      	b.n	80036b2 <HAL_RCC_OscConfig+0x39e>
      tickstart = HAL_GetTick();
 800373a:	f7fe fe99 	bl	8002470 <HAL_GetTick>
 800373e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003740:	f8df 80fc 	ldr.w	r8, [pc, #252]	@ 8003840 <HAL_RCC_OscConfig+0x52c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003744:	f241 3988 	movw	r9, #5000	@ 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003748:	f8d8 3090 	ldr.w	r3, [r8, #144]	@ 0x90
 800374c:	f013 0f02 	tst.w	r3, #2
 8003750:	d006      	beq.n	8003760 <HAL_RCC_OscConfig+0x44c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003752:	f7fe fe8d 	bl	8002470 <HAL_GetTick>
 8003756:	1bc0      	subs	r0, r0, r7
 8003758:	4548      	cmp	r0, r9
 800375a:	d9f5      	bls.n	8003748 <HAL_RCC_OscConfig+0x434>
          return HAL_TIMEOUT;
 800375c:	2003      	movs	r0, #3
 800375e:	e111      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
    if(pwrclkchanged == SET)
 8003760:	b9e6      	cbnz	r6, 800379c <HAL_RCC_OscConfig+0x488>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003762:	6823      	ldr	r3, [r4, #0]
 8003764:	f013 0f20 	tst.w	r3, #32
 8003768:	d035      	beq.n	80037d6 <HAL_RCC_OscConfig+0x4c2>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800376a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800376c:	b1e3      	cbz	r3, 80037a8 <HAL_RCC_OscConfig+0x494>
      __HAL_RCC_HSI48_ENABLE();
 800376e:	4a34      	ldr	r2, [pc, #208]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003770:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8003774:	f043 0301 	orr.w	r3, r3, #1
 8003778:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800377c:	f7fe fe78 	bl	8002470 <HAL_GetTick>
 8003780:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003782:	4f2f      	ldr	r7, [pc, #188]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003784:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003788:	f013 0f02 	tst.w	r3, #2
 800378c:	d123      	bne.n	80037d6 <HAL_RCC_OscConfig+0x4c2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800378e:	f7fe fe6f 	bl	8002470 <HAL_GetTick>
 8003792:	1b80      	subs	r0, r0, r6
 8003794:	2802      	cmp	r0, #2
 8003796:	d9f5      	bls.n	8003784 <HAL_RCC_OscConfig+0x470>
          return HAL_TIMEOUT;
 8003798:	2003      	movs	r0, #3
 800379a:	e0f3      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
      __HAL_RCC_PWR_CLK_DISABLE();
 800379c:	4a28      	ldr	r2, [pc, #160]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 800379e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80037a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80037a6:	e7dc      	b.n	8003762 <HAL_RCC_OscConfig+0x44e>
      __HAL_RCC_HSI48_DISABLE();
 80037a8:	4a25      	ldr	r2, [pc, #148]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 80037aa:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 80037ae:	f023 0301 	bic.w	r3, r3, #1
 80037b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80037b6:	f7fe fe5b 	bl	8002470 <HAL_GetTick>
 80037ba:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037bc:	4f20      	ldr	r7, [pc, #128]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 80037be:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037c2:	f013 0f02 	tst.w	r3, #2
 80037c6:	d006      	beq.n	80037d6 <HAL_RCC_OscConfig+0x4c2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037c8:	f7fe fe52 	bl	8002470 <HAL_GetTick>
 80037cc:	1b80      	subs	r0, r0, r6
 80037ce:	2802      	cmp	r0, #2
 80037d0:	d9f5      	bls.n	80037be <HAL_RCC_OscConfig+0x4aa>
          return HAL_TIMEOUT;
 80037d2:	2003      	movs	r0, #3
 80037d4:	e0d6      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80037d6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f000 80d2 	beq.w	8003982 <HAL_RCC_OscConfig+0x66e>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d017      	beq.n	8003812 <HAL_RCC_OscConfig+0x4fe>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037e2:	2d0c      	cmp	r5, #12
 80037e4:	f000 80d5 	beq.w	8003992 <HAL_RCC_OscConfig+0x67e>
        __HAL_RCC_PLL_DISABLE();
 80037e8:	4a15      	ldr	r2, [pc, #84]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 80037ea:	6813      	ldr	r3, [r2, #0]
 80037ec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037f0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80037f2:	f7fe fe3d 	bl	8002470 <HAL_GetTick>
 80037f6:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037f8:	4d11      	ldr	r5, [pc, #68]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 80037fa:	682b      	ldr	r3, [r5, #0]
 80037fc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8003800:	f000 80ae 	beq.w	8003960 <HAL_RCC_OscConfig+0x64c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003804:	f7fe fe34 	bl	8002470 <HAL_GetTick>
 8003808:	1b00      	subs	r0, r0, r4
 800380a:	2802      	cmp	r0, #2
 800380c:	d9f5      	bls.n	80037fa <HAL_RCC_OscConfig+0x4e6>
            return HAL_TIMEOUT;
 800380e:	2003      	movs	r0, #3
 8003810:	e0b8      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
      pll_config = RCC->PLLCFGR;
 8003812:	4b0b      	ldr	r3, [pc, #44]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003814:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003816:	f003 0103 	and.w	r1, r3, #3
 800381a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800381c:	4291      	cmp	r1, r2
 800381e:	d013      	beq.n	8003848 <HAL_RCC_OscConfig+0x534>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003820:	2d0c      	cmp	r5, #12
 8003822:	f000 80b2 	beq.w	800398a <HAL_RCC_OscConfig+0x676>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003826:	4b06      	ldr	r3, [pc, #24]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 800382e:	f040 80ae 	bne.w	800398e <HAL_RCC_OscConfig+0x67a>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003832:	4b03      	ldr	r3, [pc, #12]	@ (8003840 <HAL_RCC_OscConfig+0x52c>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800383a:	d02f      	beq.n	800389c <HAL_RCC_OscConfig+0x588>
            return HAL_ERROR;
 800383c:	2001      	movs	r0, #1
 800383e:	e0a1      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
 8003840:	40021000 	.word	0x40021000
 8003844:	40007000 	.word	0x40007000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003848:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800384c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800384e:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003850:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8003854:	d1e4      	bne.n	8003820 <HAL_RCC_OscConfig+0x50c>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003856:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800385a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800385c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003860:	d1de      	bne.n	8003820 <HAL_RCC_OscConfig+0x50c>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003862:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003866:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003868:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800386c:	d1d8      	bne.n	8003820 <HAL_RCC_OscConfig+0x50c>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800386e:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8003872:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003874:	0852      	lsrs	r2, r2, #1
 8003876:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003878:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800387c:	d1d0      	bne.n	8003820 <HAL_RCC_OscConfig+0x50c>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800387e:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8003882:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003884:	0852      	lsrs	r2, r2, #1
 8003886:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003888:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800388c:	d1c8      	bne.n	8003820 <HAL_RCC_OscConfig+0x50c>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800388e:	4b42      	ldr	r3, [pc, #264]	@ (8003998 <HAL_RCC_OscConfig+0x684>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8003896:	d049      	beq.n	800392c <HAL_RCC_OscConfig+0x618>
  return HAL_OK;
 8003898:	2000      	movs	r0, #0
 800389a:	e073      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
            __HAL_RCC_PLL_DISABLE();
 800389c:	4a3e      	ldr	r2, [pc, #248]	@ (8003998 <HAL_RCC_OscConfig+0x684>)
 800389e:	6813      	ldr	r3, [r2, #0]
 80038a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038a4:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 80038a6:	f7fe fde3 	bl	8002470 <HAL_GetTick>
 80038aa:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038ac:	4e3a      	ldr	r6, [pc, #232]	@ (8003998 <HAL_RCC_OscConfig+0x684>)
 80038ae:	6833      	ldr	r3, [r6, #0]
 80038b0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80038b4:	d006      	beq.n	80038c4 <HAL_RCC_OscConfig+0x5b0>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b6:	f7fe fddb 	bl	8002470 <HAL_GetTick>
 80038ba:	1b40      	subs	r0, r0, r5
 80038bc:	2802      	cmp	r0, #2
 80038be:	d9f6      	bls.n	80038ae <HAL_RCC_OscConfig+0x59a>
                return HAL_TIMEOUT;
 80038c0:	2003      	movs	r0, #3
 80038c2:	e05f      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038c4:	4a34      	ldr	r2, [pc, #208]	@ (8003998 <HAL_RCC_OscConfig+0x684>)
 80038c6:	68d1      	ldr	r1, [r2, #12]
 80038c8:	4b34      	ldr	r3, [pc, #208]	@ (800399c <HAL_RCC_OscConfig+0x688>)
 80038ca:	400b      	ands	r3, r1
 80038cc:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80038ce:	430b      	orrs	r3, r1
 80038d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80038d2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80038d6:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80038d8:	ea43 63c1 	orr.w	r3, r3, r1, lsl #27
 80038dc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80038de:	3901      	subs	r1, #1
 80038e0:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80038e4:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80038e6:	0849      	lsrs	r1, r1, #1
 80038e8:	3901      	subs	r1, #1
 80038ea:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 80038ee:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80038f0:	0849      	lsrs	r1, r1, #1
 80038f2:	3901      	subs	r1, #1
 80038f4:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 80038f8:	60d3      	str	r3, [r2, #12]
            __HAL_RCC_PLL_ENABLE();
 80038fa:	6813      	ldr	r3, [r2, #0]
 80038fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003900:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003902:	68d3      	ldr	r3, [r2, #12]
 8003904:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003908:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 800390a:	f7fe fdb1 	bl	8002470 <HAL_GetTick>
 800390e:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003910:	4d21      	ldr	r5, [pc, #132]	@ (8003998 <HAL_RCC_OscConfig+0x684>)
 8003912:	682b      	ldr	r3, [r5, #0]
 8003914:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8003918:	d106      	bne.n	8003928 <HAL_RCC_OscConfig+0x614>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800391a:	f7fe fda9 	bl	8002470 <HAL_GetTick>
 800391e:	1b00      	subs	r0, r0, r4
 8003920:	2802      	cmp	r0, #2
 8003922:	d9f6      	bls.n	8003912 <HAL_RCC_OscConfig+0x5fe>
                return HAL_TIMEOUT;
 8003924:	2003      	movs	r0, #3
 8003926:	e02d      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
  return HAL_OK;
 8003928:	2000      	movs	r0, #0
 800392a:	e02b      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
          __HAL_RCC_PLL_ENABLE();
 800392c:	4b1a      	ldr	r3, [pc, #104]	@ (8003998 <HAL_RCC_OscConfig+0x684>)
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003934:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003936:	68da      	ldr	r2, [r3, #12]
 8003938:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800393c:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 800393e:	f7fe fd97 	bl	8002470 <HAL_GetTick>
 8003942:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003944:	4d14      	ldr	r5, [pc, #80]	@ (8003998 <HAL_RCC_OscConfig+0x684>)
 8003946:	682b      	ldr	r3, [r5, #0]
 8003948:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800394c:	d106      	bne.n	800395c <HAL_RCC_OscConfig+0x648>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800394e:	f7fe fd8f 	bl	8002470 <HAL_GetTick>
 8003952:	1b03      	subs	r3, r0, r4
 8003954:	2b02      	cmp	r3, #2
 8003956:	d9f6      	bls.n	8003946 <HAL_RCC_OscConfig+0x632>
              return HAL_TIMEOUT;
 8003958:	2003      	movs	r0, #3
 800395a:	e013      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
  return HAL_OK;
 800395c:	2000      	movs	r0, #0
 800395e:	e011      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003960:	4a0d      	ldr	r2, [pc, #52]	@ (8003998 <HAL_RCC_OscConfig+0x684>)
 8003962:	68d1      	ldr	r1, [r2, #12]
 8003964:	4b0e      	ldr	r3, [pc, #56]	@ (80039a0 <HAL_RCC_OscConfig+0x68c>)
 8003966:	400b      	ands	r3, r1
 8003968:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800396a:	2000      	movs	r0, #0
 800396c:	e00a      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
    return HAL_ERROR;
 800396e:	2001      	movs	r0, #1
}
 8003970:	4770      	bx	lr
        return HAL_ERROR;
 8003972:	2001      	movs	r0, #1
 8003974:	e006      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
            return HAL_ERROR;
 8003976:	2001      	movs	r0, #1
 8003978:	e004      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
        return HAL_ERROR;
 800397a:	2001      	movs	r0, #1
 800397c:	e002      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
        return HAL_ERROR;
 800397e:	2001      	movs	r0, #1
 8003980:	e000      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
  return HAL_OK;
 8003982:	2000      	movs	r0, #0
}
 8003984:	b003      	add	sp, #12
 8003986:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_ERROR;
 800398a:	2001      	movs	r0, #1
 800398c:	e7fa      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
            return HAL_ERROR;
 800398e:	2001      	movs	r0, #1
 8003990:	e7f8      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
        return HAL_ERROR;
 8003992:	2001      	movs	r0, #1
 8003994:	e7f6      	b.n	8003984 <HAL_RCC_OscConfig+0x670>
 8003996:	bf00      	nop
 8003998:	40021000 	.word	0x40021000
 800399c:	019d800c 	.word	0x019d800c
 80039a0:	feeefffc 	.word	0xfeeefffc

080039a4 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80039a4:	2800      	cmp	r0, #0
 80039a6:	f000 80e3 	beq.w	8003b70 <HAL_RCC_ClockConfig+0x1cc>
{
 80039aa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039ae:	460d      	mov	r5, r1
 80039b0:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039b2:	4b9d      	ldr	r3, [pc, #628]	@ (8003c28 <HAL_RCC_ClockConfig+0x284>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 030f 	and.w	r3, r3, #15
 80039ba:	428b      	cmp	r3, r1
 80039bc:	d20b      	bcs.n	80039d6 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039be:	4a9a      	ldr	r2, [pc, #616]	@ (8003c28 <HAL_RCC_ClockConfig+0x284>)
 80039c0:	6813      	ldr	r3, [r2, #0]
 80039c2:	f023 030f 	bic.w	r3, r3, #15
 80039c6:	430b      	orrs	r3, r1
 80039c8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ca:	6813      	ldr	r3, [r2, #0]
 80039cc:	f003 030f 	and.w	r3, r3, #15
 80039d0:	428b      	cmp	r3, r1
 80039d2:	f040 80cf 	bne.w	8003b74 <HAL_RCC_ClockConfig+0x1d0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039d6:	6823      	ldr	r3, [r4, #0]
 80039d8:	f013 0f02 	tst.w	r3, #2
 80039dc:	f000 80e6 	beq.w	8003bac <HAL_RCC_ClockConfig+0x208>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80039e0:	68a1      	ldr	r1, [r4, #8]
 80039e2:	4a92      	ldr	r2, [pc, #584]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 80039e4:	6892      	ldr	r2, [r2, #8]
 80039e6:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 80039ea:	4291      	cmp	r1, r2
 80039ec:	f240 80c8 	bls.w	8003b80 <HAL_RCC_ClockConfig+0x1dc>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039f0:	4a8e      	ldr	r2, [pc, #568]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 80039f2:	6893      	ldr	r3, [r2, #8]
 80039f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039f8:	430b      	orrs	r3, r1
 80039fa:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039fc:	6823      	ldr	r3, [r4, #0]
 80039fe:	f013 0f01 	tst.w	r3, #1
 8003a02:	f040 80c1 	bne.w	8003b88 <HAL_RCC_ClockConfig+0x1e4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a06:	6823      	ldr	r3, [r4, #0]
 8003a08:	f013 0f02 	tst.w	r3, #2
 8003a0c:	f000 80d1 	beq.w	8003bb2 <HAL_RCC_ClockConfig+0x20e>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a10:	68a2      	ldr	r2, [r4, #8]
 8003a12:	4b86      	ldr	r3, [pc, #536]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	f080 80c9 	bcs.w	8003bb2 <HAL_RCC_ClockConfig+0x20e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a20:	4982      	ldr	r1, [pc, #520]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003a22:	688b      	ldr	r3, [r1, #8]
 8003a24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	608b      	str	r3, [r1, #8]
 8003a2c:	e0c1      	b.n	8003bb2 <HAL_RCC_ClockConfig+0x20e>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a2e:	4b7f      	ldr	r3, [pc, #508]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8003a36:	d101      	bne.n	8003a3c <HAL_RCC_ClockConfig+0x98>
        return HAL_ERROR;
 8003a38:	2001      	movs	r0, #1
 8003a3a:	e0f3      	b.n	8003c24 <HAL_RCC_ClockConfig+0x280>
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a3c:	4b7b      	ldr	r3, [pc, #492]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	f003 0303 	and.w	r3, r3, #3

  switch (pllsource)
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d01b      	beq.n	8003a80 <HAL_RCC_ClockConfig+0xdc>
 8003a48:	2b03      	cmp	r3, #3
 8003a4a:	d01b      	beq.n	8003a84 <HAL_RCC_ClockConfig+0xe0>
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d006      	beq.n	8003a5e <HAL_RCC_ClockConfig+0xba>
  default:
    /* unexpected */
    pllvco = 0;
    break;
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a50:	4b76      	ldr	r3, [pc, #472]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003a52:	68da      	ldr	r2, [r3, #12]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a54:	68da      	ldr	r2, [r3, #12]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a56:	68db      	ldr	r3, [r3, #12]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003a58:	f04f 0900 	mov.w	r9, #0
 8003a5c:	e060      	b.n	8003b20 <HAL_RCC_ClockConfig+0x17c>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a5e:	4b73      	ldr	r3, [pc, #460]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f013 0f08 	tst.w	r3, #8
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a66:	4b71      	ldr	r3, [pc, #452]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003a68:	bf07      	ittee	eq
 8003a6a:	f8d3 3094 	ldreq.w	r3, [r3, #148]	@ 0x94
 8003a6e:	f3c3 2303 	ubfxeq	r3, r3, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a72:	681b      	ldrne	r3, [r3, #0]
 8003a74:	f3c3 1303 	ubfxne	r3, r3, #4, #4
    pllvco = MSIRangeTable[msirange];
 8003a78:	4a6d      	ldr	r2, [pc, #436]	@ (8003c30 <HAL_RCC_ClockConfig+0x28c>)
 8003a7a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    break;
 8003a7e:	e002      	b.n	8003a86 <HAL_RCC_ClockConfig+0xe2>
    pllvco = HSI_VALUE;
 8003a80:	486c      	ldr	r0, [pc, #432]	@ (8003c34 <HAL_RCC_ClockConfig+0x290>)
 8003a82:	e000      	b.n	8003a86 <HAL_RCC_ClockConfig+0xe2>
  switch (pllsource)
 8003a84:	486c      	ldr	r0, [pc, #432]	@ (8003c38 <HAL_RCC_ClockConfig+0x294>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a86:	4a69      	ldr	r2, [pc, #420]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003a88:	68d1      	ldr	r1, [r2, #12]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a8a:	68d3      	ldr	r3, [r2, #12]
 8003a8c:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8003a90:	fb00 f303 	mul.w	r3, r0, r3
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a94:	68d2      	ldr	r2, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a96:	f3c1 1103 	ubfx	r1, r1, #4, #4
 8003a9a:	3101      	adds	r1, #1
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a9c:	fbb3 f3f1 	udiv	r3, r3, r1
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003aa0:	f3c2 6241 	ubfx	r2, r2, #25, #2
 8003aa4:	3201      	adds	r2, #1
 8003aa6:	0052      	lsls	r2, r2, #1
  sysclockfreq = pllvco / pllr;
 8003aa8:	fbb3 f3f2 	udiv	r3, r3, r2
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003aac:	4a63      	ldr	r2, [pc, #396]	@ (8003c3c <HAL_RCC_ClockConfig+0x298>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d92e      	bls.n	8003b10 <HAL_RCC_ClockConfig+0x16c>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003ab2:	4b5e      	ldr	r3, [pc, #376]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 8003aba:	d12c      	bne.n	8003b16 <HAL_RCC_ClockConfig+0x172>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003abc:	4a5b      	ldr	r2, [pc, #364]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003abe:	6893      	ldr	r3, [r2, #8]
 8003ac0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ac4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ac8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003aca:	f04f 0980 	mov.w	r9, #128	@ 0x80
 8003ace:	e027      	b.n	8003b20 <HAL_RCC_ClockConfig+0x17c>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ad0:	4b56      	ldr	r3, [pc, #344]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8003ad8:	d04e      	beq.n	8003b78 <HAL_RCC_ClockConfig+0x1d4>
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003ada:	f7ff fbc7 	bl	800326c <HAL_RCC_GetSysClockFreq>
 8003ade:	4b57      	ldr	r3, [pc, #348]	@ (8003c3c <HAL_RCC_ClockConfig+0x298>)
 8003ae0:	4298      	cmp	r0, r3
 8003ae2:	d91b      	bls.n	8003b1c <HAL_RCC_ClockConfig+0x178>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003ae4:	4b51      	ldr	r3, [pc, #324]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 8003aec:	d133      	bne.n	8003b56 <HAL_RCC_ClockConfig+0x1b2>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003aee:	4a4f      	ldr	r2, [pc, #316]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003af0:	6893      	ldr	r3, [r2, #8]
 8003af2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003af6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003afa:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003afc:	f04f 0980 	mov.w	r9, #128	@ 0x80
 8003b00:	e00e      	b.n	8003b20 <HAL_RCC_ClockConfig+0x17c>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b02:	4b4a      	ldr	r3, [pc, #296]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8003b0a:	d1e6      	bne.n	8003ada <HAL_RCC_ClockConfig+0x136>
          return HAL_ERROR;
 8003b0c:	2001      	movs	r0, #1
 8003b0e:	e089      	b.n	8003c24 <HAL_RCC_ClockConfig+0x280>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003b10:	f04f 0900 	mov.w	r9, #0
 8003b14:	e004      	b.n	8003b20 <HAL_RCC_ClockConfig+0x17c>
 8003b16:	f04f 0900 	mov.w	r9, #0
 8003b1a:	e001      	b.n	8003b20 <HAL_RCC_ClockConfig+0x17c>
 8003b1c:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b20:	4a42      	ldr	r2, [pc, #264]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003b22:	6893      	ldr	r3, [r2, #8]
 8003b24:	f023 0303 	bic.w	r3, r3, #3
 8003b28:	6861      	ldr	r1, [r4, #4]
 8003b2a:	430b      	orrs	r3, r1
 8003b2c:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8003b2e:	f7fe fc9f 	bl	8002470 <HAL_GetTick>
 8003b32:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b34:	4f3d      	ldr	r7, [pc, #244]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b36:	f241 3888 	movw	r8, #5000	@ 0x1388
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	f003 030c 	and.w	r3, r3, #12
 8003b40:	6862      	ldr	r2, [r4, #4]
 8003b42:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003b46:	d009      	beq.n	8003b5c <HAL_RCC_ClockConfig+0x1b8>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b48:	f7fe fc92 	bl	8002470 <HAL_GetTick>
 8003b4c:	1b80      	subs	r0, r0, r6
 8003b4e:	4540      	cmp	r0, r8
 8003b50:	d9f3      	bls.n	8003b3a <HAL_RCC_ClockConfig+0x196>
        return HAL_TIMEOUT;
 8003b52:	2003      	movs	r0, #3
 8003b54:	e066      	b.n	8003c24 <HAL_RCC_ClockConfig+0x280>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003b56:	f04f 0900 	mov.w	r9, #0
 8003b5a:	e7e1      	b.n	8003b20 <HAL_RCC_ClockConfig+0x17c>
  if(hpre == RCC_SYSCLK_DIV2)
 8003b5c:	f1b9 0f00 	cmp.w	r9, #0
 8003b60:	f43f af51 	beq.w	8003a06 <HAL_RCC_ClockConfig+0x62>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003b64:	4a31      	ldr	r2, [pc, #196]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003b66:	6893      	ldr	r3, [r2, #8]
 8003b68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b6c:	6093      	str	r3, [r2, #8]
 8003b6e:	e74a      	b.n	8003a06 <HAL_RCC_ClockConfig+0x62>
    return HAL_ERROR;
 8003b70:	2001      	movs	r0, #1
}
 8003b72:	4770      	bx	lr
      return HAL_ERROR;
 8003b74:	2001      	movs	r0, #1
 8003b76:	e055      	b.n	8003c24 <HAL_RCC_ClockConfig+0x280>
          return HAL_ERROR;
 8003b78:	2001      	movs	r0, #1
 8003b7a:	e053      	b.n	8003c24 <HAL_RCC_ClockConfig+0x280>
      return HAL_ERROR;
 8003b7c:	2001      	movs	r0, #1
 8003b7e:	e051      	b.n	8003c24 <HAL_RCC_ClockConfig+0x280>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b80:	f013 0f01 	tst.w	r3, #1
 8003b84:	f43f af44 	beq.w	8003a10 <HAL_RCC_ClockConfig+0x6c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b88:	6863      	ldr	r3, [r4, #4]
 8003b8a:	2b03      	cmp	r3, #3
 8003b8c:	f43f af4f 	beq.w	8003a2e <HAL_RCC_ClockConfig+0x8a>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d09d      	beq.n	8003ad0 <HAL_RCC_ClockConfig+0x12c>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d1b4      	bne.n	8003b02 <HAL_RCC_ClockConfig+0x15e>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b98:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003b9c:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f013 0f02 	tst.w	r3, #2
 8003ba6:	d198      	bne.n	8003ada <HAL_RCC_ClockConfig+0x136>
          return HAL_ERROR;
 8003ba8:	2001      	movs	r0, #1
 8003baa:	e03b      	b.n	8003c24 <HAL_RCC_ClockConfig+0x280>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bac:	f013 0f01 	tst.w	r3, #1
 8003bb0:	d1ea      	bne.n	8003b88 <HAL_RCC_ClockConfig+0x1e4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8003c28 <HAL_RCC_ClockConfig+0x284>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 030f 	and.w	r3, r3, #15
 8003bba:	42ab      	cmp	r3, r5
 8003bbc:	d90a      	bls.n	8003bd4 <HAL_RCC_ClockConfig+0x230>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bbe:	4a1a      	ldr	r2, [pc, #104]	@ (8003c28 <HAL_RCC_ClockConfig+0x284>)
 8003bc0:	6813      	ldr	r3, [r2, #0]
 8003bc2:	f023 030f 	bic.w	r3, r3, #15
 8003bc6:	432b      	orrs	r3, r5
 8003bc8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bca:	6813      	ldr	r3, [r2, #0]
 8003bcc:	f003 030f 	and.w	r3, r3, #15
 8003bd0:	42ab      	cmp	r3, r5
 8003bd2:	d1d3      	bne.n	8003b7c <HAL_RCC_ClockConfig+0x1d8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd4:	6823      	ldr	r3, [r4, #0]
 8003bd6:	f013 0f04 	tst.w	r3, #4
 8003bda:	d006      	beq.n	8003bea <HAL_RCC_ClockConfig+0x246>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bdc:	4a13      	ldr	r2, [pc, #76]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003bde:	6893      	ldr	r3, [r2, #8]
 8003be0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003be4:	68e1      	ldr	r1, [r4, #12]
 8003be6:	430b      	orrs	r3, r1
 8003be8:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bea:	6823      	ldr	r3, [r4, #0]
 8003bec:	f013 0f08 	tst.w	r3, #8
 8003bf0:	d007      	beq.n	8003c02 <HAL_RCC_ClockConfig+0x25e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bf2:	4a0e      	ldr	r2, [pc, #56]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003bf4:	6893      	ldr	r3, [r2, #8]
 8003bf6:	6921      	ldr	r1, [r4, #16]
 8003bf8:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8003bfc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003c00:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c02:	f7ff fb33 	bl	800326c <HAL_RCC_GetSysClockFreq>
 8003c06:	4b09      	ldr	r3, [pc, #36]	@ (8003c2c <HAL_RCC_ClockConfig+0x288>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003c0e:	4a0c      	ldr	r2, [pc, #48]	@ (8003c40 <HAL_RCC_ClockConfig+0x29c>)
 8003c10:	5cd3      	ldrb	r3, [r2, r3]
 8003c12:	f003 031f 	and.w	r3, r3, #31
 8003c16:	40d8      	lsrs	r0, r3
 8003c18:	4b0a      	ldr	r3, [pc, #40]	@ (8003c44 <HAL_RCC_ClockConfig+0x2a0>)
 8003c1a:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8003c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003c48 <HAL_RCC_ClockConfig+0x2a4>)
 8003c1e:	6818      	ldr	r0, [r3, #0]
 8003c20:	f7fe f8dc 	bl	8001ddc <HAL_InitTick>
}
 8003c24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c28:	40022000 	.word	0x40022000
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	0800be2c 	.word	0x0800be2c
 8003c34:	00f42400 	.word	0x00f42400
 8003c38:	007a1200 	.word	0x007a1200
 8003c3c:	04c4b400 	.word	0x04c4b400
 8003c40:	0800be64 	.word	0x0800be64
 8003c44:	20000014 	.word	0x20000014
 8003c48:	200000c4 	.word	0x200000c4

08003c4c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003c4c:	4b05      	ldr	r3, [pc, #20]	@ (8003c64 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003c54:	4a04      	ldr	r2, [pc, #16]	@ (8003c68 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003c56:	5cd3      	ldrb	r3, [r2, r3]
 8003c58:	f003 031f 	and.w	r3, r3, #31
 8003c5c:	4a03      	ldr	r2, [pc, #12]	@ (8003c6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c5e:	6810      	ldr	r0, [r2, #0]
}
 8003c60:	40d8      	lsrs	r0, r3
 8003c62:	4770      	bx	lr
 8003c64:	40021000 	.word	0x40021000
 8003c68:	0800be5c 	.word	0x0800be5c
 8003c6c:	20000014 	.word	0x20000014

08003c70 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c70:	4b05      	ldr	r3, [pc, #20]	@ (8003c88 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8003c78:	4a04      	ldr	r2, [pc, #16]	@ (8003c8c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003c7a:	5cd3      	ldrb	r3, [r2, r3]
 8003c7c:	f003 031f 	and.w	r3, r3, #31
 8003c80:	4a03      	ldr	r2, [pc, #12]	@ (8003c90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c82:	6810      	ldr	r0, [r2, #0]
}
 8003c84:	40d8      	lsrs	r0, r3
 8003c86:	4770      	bx	lr
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	0800be5c 	.word	0x0800be5c
 8003c90:	20000014 	.word	0x20000014

08003c94 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c94:	230f      	movs	r3, #15
 8003c96:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003c98:	4b0b      	ldr	r3, [pc, #44]	@ (8003cc8 <HAL_RCC_GetClockConfig+0x34>)
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	f002 0203 	and.w	r2, r2, #3
 8003ca0:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003ca2:	689a      	ldr	r2, [r3, #8]
 8003ca4:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8003ca8:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003caa:	689a      	ldr	r2, [r3, #8]
 8003cac:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8003cb0:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	08db      	lsrs	r3, r3, #3
 8003cb6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003cba:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003cbc:	4b03      	ldr	r3, [pc, #12]	@ (8003ccc <HAL_RCC_GetClockConfig+0x38>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 030f 	and.w	r3, r3, #15
 8003cc4:	600b      	str	r3, [r1, #0]
}
 8003cc6:	4770      	bx	lr
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	40022000 	.word	0x40022000

08003cd0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cd2:	4604      	mov	r4, r0
 8003cd4:	460d      	mov	r5, r1
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003cd6:	4b50      	ldr	r3, [pc, #320]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	f013 0f03 	tst.w	r3, #3
 8003cde:	d00b      	beq.n	8003cf8 <RCCEx_PLLSAI2_Config+0x28>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003ce0:	4b4d      	ldr	r3, [pc, #308]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	6802      	ldr	r2, [r0, #0]
 8003ce6:	f003 0303 	and.w	r3, r3, #3
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d001      	beq.n	8003cf2 <RCCEx_PLLSAI2_Config+0x22>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003cee:	2001      	movs	r0, #1
 8003cf0:	e00a      	b.n	8003d08 <RCCEx_PLLSAI2_Config+0x38>
       ||
 8003cf2:	b9aa      	cbnz	r2, 8003d20 <RCCEx_PLLSAI2_Config+0x50>
      status = HAL_ERROR;
 8003cf4:	2001      	movs	r0, #1
 8003cf6:	e007      	b.n	8003d08 <RCCEx_PLLSAI2_Config+0x38>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003cf8:	6803      	ldr	r3, [r0, #0]
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d024      	beq.n	8003d48 <RCCEx_PLLSAI2_Config+0x78>
 8003cfe:	2b03      	cmp	r3, #3
 8003d00:	d029      	beq.n	8003d56 <RCCEx_PLLSAI2_Config+0x86>
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d001      	beq.n	8003d0a <RCCEx_PLLSAI2_Config+0x3a>
 8003d06:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8003d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d0a:	4a43      	ldr	r2, [pc, #268]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003d0c:	6812      	ldr	r2, [r2, #0]
 8003d0e:	f012 0f02 	tst.w	r2, #2
 8003d12:	d061      	beq.n	8003dd8 <RCCEx_PLLSAI2_Config+0x108>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003d14:	4940      	ldr	r1, [pc, #256]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003d16:	68ca      	ldr	r2, [r1, #12]
 8003d18:	f022 0203 	bic.w	r2, r2, #3
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI2_DISABLE();
 8003d20:	4a3d      	ldr	r2, [pc, #244]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003d22:	6813      	ldr	r3, [r2, #0]
 8003d24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d28:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003d2a:	f7fe fba1 	bl	8002470 <HAL_GetTick>
 8003d2e:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d30:	4f39      	ldr	r7, [pc, #228]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8003d38:	d057      	beq.n	8003dea <RCCEx_PLLSAI2_Config+0x11a>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d3a:	f7fe fb99 	bl	8002470 <HAL_GetTick>
 8003d3e:	1b83      	subs	r3, r0, r6
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d9f6      	bls.n	8003d32 <RCCEx_PLLSAI2_Config+0x62>
        status = HAL_TIMEOUT;
 8003d44:	2003      	movs	r0, #3
 8003d46:	e7df      	b.n	8003d08 <RCCEx_PLLSAI2_Config+0x38>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d48:	4a33      	ldr	r2, [pc, #204]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003d4a:	6812      	ldr	r2, [r2, #0]
 8003d4c:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8003d50:	d1e0      	bne.n	8003d14 <RCCEx_PLLSAI2_Config+0x44>
 8003d52:	2001      	movs	r0, #1
 8003d54:	e7d8      	b.n	8003d08 <RCCEx_PLLSAI2_Config+0x38>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d56:	4a30      	ldr	r2, [pc, #192]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003d58:	6812      	ldr	r2, [r2, #0]
 8003d5a:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8003d5e:	d1d9      	bne.n	8003d14 <RCCEx_PLLSAI2_Config+0x44>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d60:	4a2d      	ldr	r2, [pc, #180]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003d62:	6812      	ldr	r2, [r2, #0]
 8003d64:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8003d68:	d1d4      	bne.n	8003d14 <RCCEx_PLLSAI2_Config+0x44>
 8003d6a:	2001      	movs	r0, #1
 8003d6c:	e7cc      	b.n	8003d08 <RCCEx_PLLSAI2_Config+0x38>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d6e:	492a      	ldr	r1, [pc, #168]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003d70:	6948      	ldr	r0, [r1, #20]
 8003d72:	68a2      	ldr	r2, [r4, #8]
 8003d74:	68e3      	ldr	r3, [r4, #12]
 8003d76:	06db      	lsls	r3, r3, #27
 8003d78:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003d7c:	4a27      	ldr	r2, [pc, #156]	@ (8003e1c <RCCEx_PLLSAI2_Config+0x14c>)
 8003d7e:	4002      	ands	r2, r0
 8003d80:	4313      	orrs	r3, r2
 8003d82:	6862      	ldr	r2, [r4, #4]
 8003d84:	3a01      	subs	r2, #1
 8003d86:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8003d8a:	614b      	str	r3, [r1, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8003d8c:	4a22      	ldr	r2, [pc, #136]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003d8e:	6813      	ldr	r3, [r2, #0]
 8003d90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d94:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003d96:	f7fe fb6b 	bl	8002470 <HAL_GetTick>
 8003d9a:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d9c:	4e1e      	ldr	r6, [pc, #120]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003d9e:	6833      	ldr	r3, [r6, #0]
 8003da0:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8003da4:	d11a      	bne.n	8003ddc <RCCEx_PLLSAI2_Config+0x10c>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003da6:	f7fe fb63 	bl	8002470 <HAL_GetTick>
 8003daa:	1b40      	subs	r0, r0, r5
 8003dac:	2802      	cmp	r0, #2
 8003dae:	d9f6      	bls.n	8003d9e <RCCEx_PLLSAI2_Config+0xce>
          status = HAL_TIMEOUT;
 8003db0:	2003      	movs	r0, #3
 8003db2:	e7a9      	b.n	8003d08 <RCCEx_PLLSAI2_Config+0x38>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003db4:	4918      	ldr	r1, [pc, #96]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003db6:	6948      	ldr	r0, [r1, #20]
 8003db8:	68a2      	ldr	r2, [r4, #8]
 8003dba:	4b19      	ldr	r3, [pc, #100]	@ (8003e20 <RCCEx_PLLSAI2_Config+0x150>)
 8003dbc:	4003      	ands	r3, r0
 8003dbe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003dc2:	6862      	ldr	r2, [r4, #4]
 8003dc4:	3a01      	subs	r2, #1
 8003dc6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8003dca:	6922      	ldr	r2, [r4, #16]
 8003dcc:	0852      	lsrs	r2, r2, #1
 8003dce:	3a01      	subs	r2, #1
 8003dd0:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8003dd4:	614b      	str	r3, [r1, #20]
 8003dd6:	e7d9      	b.n	8003d8c <RCCEx_PLLSAI2_Config+0xbc>
 8003dd8:	2001      	movs	r0, #1
 8003dda:	e795      	b.n	8003d08 <RCCEx_PLLSAI2_Config+0x38>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003ddc:	4a0e      	ldr	r2, [pc, #56]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003dde:	6953      	ldr	r3, [r2, #20]
 8003de0:	69a1      	ldr	r1, [r4, #24]
 8003de2:	430b      	orrs	r3, r1
 8003de4:	6153      	str	r3, [r2, #20]
 8003de6:	2000      	movs	r0, #0
  return status;
 8003de8:	e78e      	b.n	8003d08 <RCCEx_PLLSAI2_Config+0x38>
      if(Divider == DIVIDER_P_UPDATE)
 8003dea:	2d00      	cmp	r5, #0
 8003dec:	d0bf      	beq.n	8003d6e <RCCEx_PLLSAI2_Config+0x9e>
      else if(Divider == DIVIDER_Q_UPDATE)
 8003dee:	2d01      	cmp	r5, #1
 8003df0:	d0e0      	beq.n	8003db4 <RCCEx_PLLSAI2_Config+0xe4>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003df2:	4909      	ldr	r1, [pc, #36]	@ (8003e18 <RCCEx_PLLSAI2_Config+0x148>)
 8003df4:	6948      	ldr	r0, [r1, #20]
 8003df6:	68a2      	ldr	r2, [r4, #8]
 8003df8:	4b0a      	ldr	r3, [pc, #40]	@ (8003e24 <RCCEx_PLLSAI2_Config+0x154>)
 8003dfa:	4003      	ands	r3, r0
 8003dfc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003e00:	6862      	ldr	r2, [r4, #4]
 8003e02:	3a01      	subs	r2, #1
 8003e04:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8003e08:	6962      	ldr	r2, [r4, #20]
 8003e0a:	0852      	lsrs	r2, r2, #1
 8003e0c:	3a01      	subs	r2, #1
 8003e0e:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8003e12:	614b      	str	r3, [r1, #20]
 8003e14:	e7ba      	b.n	8003d8c <RCCEx_PLLSAI2_Config+0xbc>
 8003e16:	bf00      	nop
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	07ff800f 	.word	0x07ff800f
 8003e20:	ff9f800f 	.word	0xff9f800f
 8003e24:	f9ff800f 	.word	0xf9ff800f

08003e28 <RCCEx_PLLSAI1_Config>:
{
 8003e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e2a:	4604      	mov	r4, r0
 8003e2c:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e2e:	4b50      	ldr	r3, [pc, #320]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	f013 0f03 	tst.w	r3, #3
 8003e36:	d00b      	beq.n	8003e50 <RCCEx_PLLSAI1_Config+0x28>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003e38:	4b4d      	ldr	r3, [pc, #308]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	6802      	ldr	r2, [r0, #0]
 8003e3e:	f003 0303 	and.w	r3, r3, #3
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d001      	beq.n	8003e4a <RCCEx_PLLSAI1_Config+0x22>
      status = HAL_ERROR;
 8003e46:	2001      	movs	r0, #1
 8003e48:	e00a      	b.n	8003e60 <RCCEx_PLLSAI1_Config+0x38>
       ||
 8003e4a:	b9aa      	cbnz	r2, 8003e78 <RCCEx_PLLSAI1_Config+0x50>
      status = HAL_ERROR;
 8003e4c:	2001      	movs	r0, #1
 8003e4e:	e007      	b.n	8003e60 <RCCEx_PLLSAI1_Config+0x38>
    switch(PllSai1->PLLSAI1Source)
 8003e50:	6803      	ldr	r3, [r0, #0]
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d024      	beq.n	8003ea0 <RCCEx_PLLSAI1_Config+0x78>
 8003e56:	2b03      	cmp	r3, #3
 8003e58:	d029      	beq.n	8003eae <RCCEx_PLLSAI1_Config+0x86>
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d001      	beq.n	8003e62 <RCCEx_PLLSAI1_Config+0x3a>
 8003e5e:	2001      	movs	r0, #1
}
 8003e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e62:	4a43      	ldr	r2, [pc, #268]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003e64:	6812      	ldr	r2, [r2, #0]
 8003e66:	f012 0f02 	tst.w	r2, #2
 8003e6a:	d061      	beq.n	8003f30 <RCCEx_PLLSAI1_Config+0x108>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003e6c:	4940      	ldr	r1, [pc, #256]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003e6e:	68ca      	ldr	r2, [r1, #12]
 8003e70:	f022 0203 	bic.w	r2, r2, #3
 8003e74:	4313      	orrs	r3, r2
 8003e76:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e78:	4a3d      	ldr	r2, [pc, #244]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003e7a:	6813      	ldr	r3, [r2, #0]
 8003e7c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e80:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003e82:	f7fe faf5 	bl	8002470 <HAL_GetTick>
 8003e86:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e88:	4f39      	ldr	r7, [pc, #228]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003e90:	d057      	beq.n	8003f42 <RCCEx_PLLSAI1_Config+0x11a>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e92:	f7fe faed 	bl	8002470 <HAL_GetTick>
 8003e96:	1b83      	subs	r3, r0, r6
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	d9f6      	bls.n	8003e8a <RCCEx_PLLSAI1_Config+0x62>
        status = HAL_TIMEOUT;
 8003e9c:	2003      	movs	r0, #3
 8003e9e:	e7df      	b.n	8003e60 <RCCEx_PLLSAI1_Config+0x38>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ea0:	4a33      	ldr	r2, [pc, #204]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003ea2:	6812      	ldr	r2, [r2, #0]
 8003ea4:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8003ea8:	d1e0      	bne.n	8003e6c <RCCEx_PLLSAI1_Config+0x44>
 8003eaa:	2001      	movs	r0, #1
 8003eac:	e7d8      	b.n	8003e60 <RCCEx_PLLSAI1_Config+0x38>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003eae:	4a30      	ldr	r2, [pc, #192]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003eb0:	6812      	ldr	r2, [r2, #0]
 8003eb2:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8003eb6:	d1d9      	bne.n	8003e6c <RCCEx_PLLSAI1_Config+0x44>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003eb8:	4a2d      	ldr	r2, [pc, #180]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003eba:	6812      	ldr	r2, [r2, #0]
 8003ebc:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8003ec0:	d1d4      	bne.n	8003e6c <RCCEx_PLLSAI1_Config+0x44>
 8003ec2:	2001      	movs	r0, #1
 8003ec4:	e7cc      	b.n	8003e60 <RCCEx_PLLSAI1_Config+0x38>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ec6:	492a      	ldr	r1, [pc, #168]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003ec8:	6908      	ldr	r0, [r1, #16]
 8003eca:	68a2      	ldr	r2, [r4, #8]
 8003ecc:	68e3      	ldr	r3, [r4, #12]
 8003ece:	06db      	lsls	r3, r3, #27
 8003ed0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003ed4:	4a27      	ldr	r2, [pc, #156]	@ (8003f74 <RCCEx_PLLSAI1_Config+0x14c>)
 8003ed6:	4002      	ands	r2, r0
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	6862      	ldr	r2, [r4, #4]
 8003edc:	3a01      	subs	r2, #1
 8003ede:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8003ee2:	610b      	str	r3, [r1, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8003ee4:	4a22      	ldr	r2, [pc, #136]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003ee6:	6813      	ldr	r3, [r2, #0]
 8003ee8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003eec:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003eee:	f7fe fabf 	bl	8002470 <HAL_GetTick>
 8003ef2:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ef4:	4e1e      	ldr	r6, [pc, #120]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003ef6:	6833      	ldr	r3, [r6, #0]
 8003ef8:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003efc:	d11a      	bne.n	8003f34 <RCCEx_PLLSAI1_Config+0x10c>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003efe:	f7fe fab7 	bl	8002470 <HAL_GetTick>
 8003f02:	1b40      	subs	r0, r0, r5
 8003f04:	2802      	cmp	r0, #2
 8003f06:	d9f6      	bls.n	8003ef6 <RCCEx_PLLSAI1_Config+0xce>
          status = HAL_TIMEOUT;
 8003f08:	2003      	movs	r0, #3
 8003f0a:	e7a9      	b.n	8003e60 <RCCEx_PLLSAI1_Config+0x38>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f0c:	4918      	ldr	r1, [pc, #96]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003f0e:	6908      	ldr	r0, [r1, #16]
 8003f10:	68a2      	ldr	r2, [r4, #8]
 8003f12:	4b19      	ldr	r3, [pc, #100]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x150>)
 8003f14:	4003      	ands	r3, r0
 8003f16:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003f1a:	6862      	ldr	r2, [r4, #4]
 8003f1c:	3a01      	subs	r2, #1
 8003f1e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8003f22:	6922      	ldr	r2, [r4, #16]
 8003f24:	0852      	lsrs	r2, r2, #1
 8003f26:	3a01      	subs	r2, #1
 8003f28:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8003f2c:	610b      	str	r3, [r1, #16]
 8003f2e:	e7d9      	b.n	8003ee4 <RCCEx_PLLSAI1_Config+0xbc>
 8003f30:	2001      	movs	r0, #1
 8003f32:	e795      	b.n	8003e60 <RCCEx_PLLSAI1_Config+0x38>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f34:	4a0e      	ldr	r2, [pc, #56]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003f36:	6913      	ldr	r3, [r2, #16]
 8003f38:	69a1      	ldr	r1, [r4, #24]
 8003f3a:	430b      	orrs	r3, r1
 8003f3c:	6113      	str	r3, [r2, #16]
 8003f3e:	2000      	movs	r0, #0
  return status;
 8003f40:	e78e      	b.n	8003e60 <RCCEx_PLLSAI1_Config+0x38>
      if(Divider == DIVIDER_P_UPDATE)
 8003f42:	2d00      	cmp	r5, #0
 8003f44:	d0bf      	beq.n	8003ec6 <RCCEx_PLLSAI1_Config+0x9e>
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f46:	2d01      	cmp	r5, #1
 8003f48:	d0e0      	beq.n	8003f0c <RCCEx_PLLSAI1_Config+0xe4>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f4a:	4909      	ldr	r1, [pc, #36]	@ (8003f70 <RCCEx_PLLSAI1_Config+0x148>)
 8003f4c:	6908      	ldr	r0, [r1, #16]
 8003f4e:	68a2      	ldr	r2, [r4, #8]
 8003f50:	4b0a      	ldr	r3, [pc, #40]	@ (8003f7c <RCCEx_PLLSAI1_Config+0x154>)
 8003f52:	4003      	ands	r3, r0
 8003f54:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003f58:	6862      	ldr	r2, [r4, #4]
 8003f5a:	3a01      	subs	r2, #1
 8003f5c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8003f60:	6962      	ldr	r2, [r4, #20]
 8003f62:	0852      	lsrs	r2, r2, #1
 8003f64:	3a01      	subs	r2, #1
 8003f66:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8003f6a:	610b      	str	r3, [r1, #16]
 8003f6c:	e7ba      	b.n	8003ee4 <RCCEx_PLLSAI1_Config+0xbc>
 8003f6e:	bf00      	nop
 8003f70:	40021000 	.word	0x40021000
 8003f74:	07ff800f 	.word	0x07ff800f
 8003f78:	ff9f800f 	.word	0xff9f800f
 8003f7c:	f9ff800f 	.word	0xf9ff800f

08003f80 <HAL_RCCEx_PeriphCLKConfig>:
{
 8003f80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003f84:	b083      	sub	sp, #12
 8003f86:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003f88:	6803      	ldr	r3, [r0, #0]
 8003f8a:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8003f8e:	d02c      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x6a>
    switch(PeriphClkInit->Sai1ClockSelection)
 8003f90:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8003f92:	2b40      	cmp	r3, #64	@ 0x40
 8003f94:	d01c      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003f96:	d80a      	bhi.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x2e>
 8003f98:	b303      	cbz	r3, 8003fdc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003f9a:	2b20      	cmp	r3, #32
 8003f9c:	bf18      	it	ne
 8003f9e:	2701      	movne	r7, #1
 8003fa0:	d124      	bne.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x6c>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	3020      	adds	r0, #32
 8003fa6:	f7ff fe93 	bl	8003cd0 <RCCEx_PLLSAI2_Config>
 8003faa:	4607      	mov	r7, r0
      break;
 8003fac:	e01b      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x66>
    switch(PeriphClkInit->Sai1ClockSelection)
 8003fae:	2b60      	cmp	r3, #96	@ 0x60
 8003fb0:	d003      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8003fb2:	2b80      	cmp	r3, #128	@ 0x80
 8003fb4:	bf18      	it	ne
 8003fb6:	2701      	movne	r7, #1
 8003fb8:	d118      	bne.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x6c>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003fba:	4a2c      	ldr	r2, [pc, #176]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0xec>)
 8003fbc:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8003fc0:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8003fc4:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8003fc6:	430b      	orrs	r3, r1
 8003fc8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003fcc:	2700      	movs	r7, #0
 8003fce:	e00d      	b.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x6c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003fd0:	4a26      	ldr	r2, [pc, #152]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0xec>)
 8003fd2:	68d3      	ldr	r3, [r2, #12]
 8003fd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fd8:	60d3      	str	r3, [r2, #12]
    if(ret == HAL_OK)
 8003fda:	e7ee      	b.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x3a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003fdc:	2100      	movs	r1, #0
 8003fde:	3004      	adds	r0, #4
 8003fe0:	f7ff ff22 	bl	8003e28 <RCCEx_PLLSAI1_Config>
 8003fe4:	4607      	mov	r7, r0
    if(ret == HAL_OK)
 8003fe6:	b90f      	cbnz	r7, 8003fec <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8003fe8:	e7e7      	b.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003fea:	2700      	movs	r7, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003fec:	6823      	ldr	r3, [r4, #0]
 8003fee:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8003ff2:	d03d      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0xf0>
    switch(PeriphClkInit->Sai2ClockSelection)
 8003ff4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8003ff6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ffa:	d027      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8003ffc:	d80d      	bhi.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8003ffe:	b363      	cbz	r3, 800405a <HAL_RCCEx_PeriphCLKConfig+0xda>
 8004000:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004004:	d106      	bne.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x94>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004006:	2100      	movs	r1, #0
 8004008:	f104 0020 	add.w	r0, r4, #32
 800400c:	f7ff fe60 	bl	8003cd0 <RCCEx_PLLSAI2_Config>
 8004010:	4680      	mov	r8, r0
      break;
 8004012:	e00a      	b.n	800402a <HAL_RCCEx_PeriphCLKConfig+0xaa>
    switch(PeriphClkInit->Sai2ClockSelection)
 8004014:	2701      	movs	r7, #1
 8004016:	46b8      	mov	r8, r7
 8004018:	e02b      	b.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0xf2>
 800401a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800401e:	d022      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0xe6>
 8004020:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004024:	bf08      	it	eq
 8004026:	46b8      	moveq	r8, r7
 8004028:	d10d      	bne.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    if(ret == HAL_OK)
 800402a:	f1b8 0f00 	cmp.w	r8, #0
 800402e:	f040 8183 	bne.w	8004338 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004032:	4a0e      	ldr	r2, [pc, #56]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0xec>)
 8004034:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8004038:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800403c:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 800403e:	430b      	orrs	r3, r1
 8004040:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004044:	e015      	b.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai2ClockSelection)
 8004046:	2701      	movs	r7, #1
 8004048:	46b8      	mov	r8, r7
 800404a:	e012      	b.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800404c:	4a07      	ldr	r2, [pc, #28]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0xec>)
 800404e:	68d3      	ldr	r3, [r2, #12]
 8004050:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004054:	60d3      	str	r3, [r2, #12]
      break;
 8004056:	46b8      	mov	r8, r7
 8004058:	e7e7      	b.n	800402a <HAL_RCCEx_PeriphCLKConfig+0xaa>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800405a:	2100      	movs	r1, #0
 800405c:	1d20      	adds	r0, r4, #4
 800405e:	f7ff fee3 	bl	8003e28 <RCCEx_PLLSAI1_Config>
 8004062:	4680      	mov	r8, r0
      break;
 8004064:	e7e1      	b.n	800402a <HAL_RCCEx_PeriphCLKConfig+0xaa>
    switch(PeriphClkInit->Sai2ClockSelection)
 8004066:	46b8      	mov	r8, r7
 8004068:	e7df      	b.n	800402a <HAL_RCCEx_PeriphCLKConfig+0xaa>
 800406a:	bf00      	nop
 800406c:	40021000 	.word	0x40021000
 8004070:	46b8      	mov	r8, r7
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004072:	6823      	ldr	r3, [r4, #0]
 8004074:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004078:	d029      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800407a:	4bb2      	ldr	r3, [pc, #712]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 800407c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800407e:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004082:	f040 815b 	bne.w	800433c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004086:	4baf      	ldr	r3, [pc, #700]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8004088:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800408a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800408e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004092:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004096:	9301      	str	r3, [sp, #4]
 8004098:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800409a:	f04f 0901 	mov.w	r9, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800409e:	4aaa      	ldr	r2, [pc, #680]	@ (8004348 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80040a0:	6813      	ldr	r3, [r2, #0]
 80040a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040a6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80040a8:	f7fe f9e2 	bl	8002470 <HAL_GetTick>
 80040ac:	4605      	mov	r5, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040ae:	4ea6      	ldr	r6, [pc, #664]	@ (8004348 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80040b0:	6833      	ldr	r3, [r6, #0]
 80040b2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80040b6:	f040 8149 	bne.w	800434c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ba:	f7fe f9d9 	bl	8002470 <HAL_GetTick>
 80040be:	1b40      	subs	r0, r0, r5
 80040c0:	2802      	cmp	r0, #2
 80040c2:	d9f5      	bls.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
        ret = HAL_TIMEOUT;
 80040c4:	2703      	movs	r7, #3
    if(pwrclkchanged == SET)
 80040c6:	f1b9 0f00 	cmp.w	r9, #0
 80040ca:	f040 8181 	bne.w	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x450>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040ce:	6823      	ldr	r3, [r4, #0]
 80040d0:	f013 0f01 	tst.w	r3, #1
 80040d4:	d008      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x168>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040d6:	4a9b      	ldr	r2, [pc, #620]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 80040d8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80040dc:	f023 0303 	bic.w	r3, r3, #3
 80040e0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80040e2:	430b      	orrs	r3, r1
 80040e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80040e8:	6823      	ldr	r3, [r4, #0]
 80040ea:	f013 0f02 	tst.w	r3, #2
 80040ee:	d008      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x182>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040f0:	4a94      	ldr	r2, [pc, #592]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 80040f2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80040f6:	f023 030c 	bic.w	r3, r3, #12
 80040fa:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80040fc:	430b      	orrs	r3, r1
 80040fe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004102:	6823      	ldr	r3, [r4, #0]
 8004104:	f013 0f04 	tst.w	r3, #4
 8004108:	d008      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800410a:	4a8e      	ldr	r2, [pc, #568]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 800410c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004110:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004114:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004116:	430b      	orrs	r3, r1
 8004118:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800411c:	6823      	ldr	r3, [r4, #0]
 800411e:	f013 0f08 	tst.w	r3, #8
 8004122:	d008      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004124:	4a87      	ldr	r2, [pc, #540]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8004126:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800412a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800412e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004130:	430b      	orrs	r3, r1
 8004132:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004136:	6823      	ldr	r3, [r4, #0]
 8004138:	f013 0f10 	tst.w	r3, #16
 800413c:	d008      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800413e:	4a81      	ldr	r2, [pc, #516]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8004140:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004144:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004148:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800414a:	430b      	orrs	r3, r1
 800414c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	f013 0f20 	tst.w	r3, #32
 8004156:	d008      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004158:	4a7a      	ldr	r2, [pc, #488]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 800415a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800415e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004162:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8004164:	430b      	orrs	r3, r1
 8004166:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800416a:	6823      	ldr	r3, [r4, #0]
 800416c:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8004170:	d008      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x204>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004172:	4a74      	ldr	r2, [pc, #464]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8004174:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004178:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800417c:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800417e:	430b      	orrs	r3, r1
 8004180:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004184:	6823      	ldr	r3, [r4, #0]
 8004186:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800418a:	d008      	beq.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800418c:	4a6d      	ldr	r2, [pc, #436]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 800418e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004192:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004196:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8004198:	430b      	orrs	r3, r1
 800419a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800419e:	6823      	ldr	r3, [r4, #0]
 80041a0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80041a4:	d008      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041a6:	4a67      	ldr	r2, [pc, #412]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 80041a8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80041ac:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80041b0:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80041b2:	430b      	orrs	r3, r1
 80041b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80041b8:	6823      	ldr	r3, [r4, #0]
 80041ba:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80041be:	d008      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x252>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80041c0:	4a60      	ldr	r2, [pc, #384]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 80041c2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80041c6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80041ca:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80041cc:	430b      	orrs	r3, r1
 80041ce:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041d2:	6823      	ldr	r3, [r4, #0]
 80041d4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80041d8:	d008      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041da:	4a5a      	ldr	r2, [pc, #360]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 80041dc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80041e0:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80041e4:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80041e6:	430b      	orrs	r3, r1
 80041e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80041ec:	6823      	ldr	r3, [r4, #0]
 80041ee:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80041f2:	d008      	beq.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x286>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041f4:	4a53      	ldr	r2, [pc, #332]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 80041f6:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 80041fa:	f023 0303 	bic.w	r3, r3, #3
 80041fe:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8004200:	430b      	orrs	r3, r1
 8004202:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004206:	6823      	ldr	r3, [r4, #0]
 8004208:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800420c:	d011      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800420e:	4a4d      	ldr	r2, [pc, #308]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8004210:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004214:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8004218:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 800421a:	430b      	orrs	r3, r1
 800421c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004220:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8004222:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004226:	f000 80d9 	beq.w	80043dc <HAL_RCCEx_PeriphCLKConfig+0x45c>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800422a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800422e:	f000 80da 	beq.w	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x466>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004232:	6823      	ldr	r3, [r4, #0]
 8004234:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8004238:	d020      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800423a:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800423c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004240:	f000 80d9 	beq.w	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004244:	4a3f      	ldr	r2, [pc, #252]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8004246:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 800424a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800424e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004252:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004256:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800425a:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 800425c:	430b      	orrs	r3, r1
 800425e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004262:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8004264:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004268:	f000 80cd 	beq.w	8004406 <HAL_RCCEx_PeriphCLKConfig+0x486>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800426c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004270:	f000 80cf 	beq.w	8004412 <HAL_RCCEx_PeriphCLKConfig+0x492>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004274:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004278:	f000 80d1 	beq.w	800441e <HAL_RCCEx_PeriphCLKConfig+0x49e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800427c:	6823      	ldr	r3, [r4, #0]
 800427e:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8004282:	d011      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004284:	4a2f      	ldr	r2, [pc, #188]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8004286:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800428a:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800428e:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8004290:	430b      	orrs	r3, r1
 8004292:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004296:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8004298:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800429c:	f000 80c7 	beq.w	800442e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80042a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042a4:	f000 80c8 	beq.w	8004438 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042a8:	6823      	ldr	r3, [r4, #0]
 80042aa:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 80042ae:	d00f      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042b0:	4a24      	ldr	r2, [pc, #144]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 80042b2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80042b6:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80042ba:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 80042be:	430b      	orrs	r3, r1
 80042c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80042c4:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 80042c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042cc:	f000 80bc 	beq.w	8004448 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042d0:	6823      	ldr	r3, [r4, #0]
 80042d2:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80042d6:	d009      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042d8:	4a1a      	ldr	r2, [pc, #104]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 80042da:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 80042de:	f023 0304 	bic.w	r3, r3, #4
 80042e2:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 80042e6:	430b      	orrs	r3, r1
 80042e8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80042ec:	6823      	ldr	r3, [r4, #0]
 80042ee:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 80042f2:	d009      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x388>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80042f4:	4a13      	ldr	r2, [pc, #76]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 80042f6:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 80042fa:	f023 0318 	bic.w	r3, r3, #24
 80042fe:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8004302:	430b      	orrs	r3, r1
 8004304:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004308:	6823      	ldr	r3, [r4, #0]
 800430a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800430e:	d00f      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004310:	4a0c      	ldr	r2, [pc, #48]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8004312:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8004316:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800431a:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 800431e:	430b      	orrs	r3, r1
 8004320:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004324:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
 8004328:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800432c:	f000 8094 	beq.w	8004458 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
}
 8004330:	4638      	mov	r0, r7
 8004332:	b003      	add	sp, #12
 8004334:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004338:	4647      	mov	r7, r8
 800433a:	e69a      	b.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    FlagStatus       pwrclkchanged = RESET;
 800433c:	f04f 0900 	mov.w	r9, #0
 8004340:	e6ad      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8004342:	bf00      	nop
 8004344:	40021000 	.word	0x40021000
 8004348:	40007000 	.word	0x40007000
    if(ret == HAL_OK)
 800434c:	f1b8 0f00 	cmp.w	r8, #0
 8004350:	d13c      	bne.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x44c>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004352:	4b44      	ldr	r3, [pc, #272]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004358:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800435c:	d02b      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800435e:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8004362:	429a      	cmp	r2, r3
 8004364:	d012      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x40c>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004366:	4a3f      	ldr	r2, [pc, #252]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004368:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800436c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8004370:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 8004374:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8004378:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800437c:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 8004380:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8004384:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        RCC->BDCR = tmpregister;
 8004388:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800438c:	f013 0f01 	tst.w	r3, #1
 8004390:	d011      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x436>
        tickstart = HAL_GetTick();
 8004392:	f7fe f86d 	bl	8002470 <HAL_GetTick>
 8004396:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004398:	4e32      	ldr	r6, [pc, #200]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800439a:	f241 3888 	movw	r8, #5000	@ 0x1388
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800439e:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 80043a2:	f013 0f02 	tst.w	r3, #2
 80043a6:	d106      	bne.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x436>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043a8:	f7fe f862 	bl	8002470 <HAL_GetTick>
 80043ac:	1b40      	subs	r0, r0, r5
 80043ae:	4540      	cmp	r0, r8
 80043b0:	d9f5      	bls.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x41e>
            ret = HAL_TIMEOUT;
 80043b2:	2703      	movs	r7, #3
 80043b4:	e687      	b.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x146>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043b6:	4a2b      	ldr	r2, [pc, #172]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80043b8:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80043bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043c0:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 80043c4:	430b      	orrs	r3, r1
 80043c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80043ca:	e67c      	b.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x146>
 80043cc:	4647      	mov	r7, r8
 80043ce:	e67a      	b.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x146>
      __HAL_RCC_PWR_CLK_DISABLE();
 80043d0:	4a24      	ldr	r2, [pc, #144]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80043d2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80043d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80043da:	e678      	b.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043dc:	68d3      	ldr	r3, [r2, #12]
 80043de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043e2:	60d3      	str	r3, [r2, #12]
 80043e4:	e725      	b.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043e6:	2101      	movs	r1, #1
 80043e8:	1d20      	adds	r0, r4, #4
 80043ea:	f7ff fd1d 	bl	8003e28 <RCCEx_PLLSAI1_Config>
          status = ret;
 80043ee:	2800      	cmp	r0, #0
 80043f0:	bf18      	it	ne
 80043f2:	4607      	movne	r7, r0
 80043f4:	e71d      	b.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80043f6:	4a1b      	ldr	r2, [pc, #108]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80043f8:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 80043fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004400:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004404:	e72d      	b.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004406:	4a17      	ldr	r2, [pc, #92]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004408:	68d3      	ldr	r3, [r2, #12]
 800440a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800440e:	60d3      	str	r3, [r2, #12]
 8004410:	e734      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004412:	4a14      	ldr	r2, [pc, #80]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004414:	68d3      	ldr	r3, [r2, #12]
 8004416:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800441a:	60d3      	str	r3, [r2, #12]
 800441c:	e72e      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800441e:	2101      	movs	r1, #1
 8004420:	1d20      	adds	r0, r4, #4
 8004422:	f7ff fd01 	bl	8003e28 <RCCEx_PLLSAI1_Config>
        status = ret;
 8004426:	2800      	cmp	r0, #0
 8004428:	bf18      	it	ne
 800442a:	4607      	movne	r7, r0
 800442c:	e726      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800442e:	68d3      	ldr	r3, [r2, #12]
 8004430:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004434:	60d3      	str	r3, [r2, #12]
 8004436:	e737      	b.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004438:	2101      	movs	r1, #1
 800443a:	1d20      	adds	r0, r4, #4
 800443c:	f7ff fcf4 	bl	8003e28 <RCCEx_PLLSAI1_Config>
        status = ret;
 8004440:	2800      	cmp	r0, #0
 8004442:	bf18      	it	ne
 8004444:	4607      	movne	r7, r0
 8004446:	e72f      	b.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004448:	2102      	movs	r1, #2
 800444a:	1d20      	adds	r0, r4, #4
 800444c:	f7ff fcec 	bl	8003e28 <RCCEx_PLLSAI1_Config>
        status = ret;
 8004450:	2800      	cmp	r0, #0
 8004452:	bf18      	it	ne
 8004454:	4607      	movne	r7, r0
 8004456:	e73b      	b.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004458:	68d3      	ldr	r3, [r2, #12]
 800445a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800445e:	60d3      	str	r3, [r2, #12]
 8004460:	e766      	b.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8004462:	bf00      	nop
 8004464:	40021000 	.word	0x40021000

08004468 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004468:	4770      	bx	lr
	...

0800446c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800446c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b01      	cmp	r3, #1
 8004474:	d136      	bne.n	80044e4 <HAL_TIM_Base_Start_IT+0x78>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004476:	2302      	movs	r3, #2
 8004478:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800447c:	6802      	ldr	r2, [r0, #0]
 800447e:	68d3      	ldr	r3, [r2, #12]
 8004480:	f043 0301 	orr.w	r3, r3, #1
 8004484:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004486:	6803      	ldr	r3, [r0, #0]
 8004488:	4a19      	ldr	r2, [pc, #100]	@ (80044f0 <HAL_TIM_Base_Start_IT+0x84>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d01c      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x5c>
 800448e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004492:	d019      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x5c>
 8004494:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8004498:	4293      	cmp	r3, r2
 800449a:	d015      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x5c>
 800449c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d011      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x5c>
 80044a4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d00d      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x5c>
 80044ac:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d009      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x5c>
 80044b4:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d005      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x5c>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	f042 0201 	orr.w	r2, r2, #1
 80044c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044c4:	2000      	movs	r0, #0
 80044c6:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044c8:	6899      	ldr	r1, [r3, #8]
 80044ca:	4a0a      	ldr	r2, [pc, #40]	@ (80044f4 <HAL_TIM_Base_Start_IT+0x88>)
 80044cc:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ce:	2a06      	cmp	r2, #6
 80044d0:	d00a      	beq.n	80044e8 <HAL_TIM_Base_Start_IT+0x7c>
 80044d2:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80044d6:	d009      	beq.n	80044ec <HAL_TIM_Base_Start_IT+0x80>
      __HAL_TIM_ENABLE(htim);
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	f042 0201 	orr.w	r2, r2, #1
 80044de:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80044e0:	2000      	movs	r0, #0
 80044e2:	4770      	bx	lr
    return HAL_ERROR;
 80044e4:	2001      	movs	r0, #1
 80044e6:	4770      	bx	lr
  return HAL_OK;
 80044e8:	2000      	movs	r0, #0
 80044ea:	4770      	bx	lr
 80044ec:	2000      	movs	r0, #0
}
 80044ee:	4770      	bx	lr
 80044f0:	40012c00 	.word	0x40012c00
 80044f4:	00010007 	.word	0x00010007

080044f8 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044f8:	4770      	bx	lr

080044fa <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044fa:	4770      	bx	lr

080044fc <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044fc:	4770      	bx	lr

080044fe <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044fe:	4770      	bx	lr

08004500 <HAL_TIM_IRQHandler>:
{
 8004500:	b570      	push	{r4, r5, r6, lr}
 8004502:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8004504:	6803      	ldr	r3, [r0, #0]
 8004506:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004508:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800450a:	f015 0f02 	tst.w	r5, #2
 800450e:	d010      	beq.n	8004532 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004510:	f016 0f02 	tst.w	r6, #2
 8004514:	d00d      	beq.n	8004532 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004516:	f06f 0202 	mvn.w	r2, #2
 800451a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800451c:	2301      	movs	r3, #1
 800451e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004520:	6803      	ldr	r3, [r0, #0]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	f013 0f03 	tst.w	r3, #3
 8004528:	d05e      	beq.n	80045e8 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 800452a:	f7ff ffe6 	bl	80044fa <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800452e:	2300      	movs	r3, #0
 8004530:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004532:	f015 0f04 	tst.w	r5, #4
 8004536:	d012      	beq.n	800455e <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004538:	f016 0f04 	tst.w	r6, #4
 800453c:	d00f      	beq.n	800455e <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800453e:	6823      	ldr	r3, [r4, #0]
 8004540:	f06f 0204 	mvn.w	r2, #4
 8004544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004546:	2302      	movs	r3, #2
 8004548:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800454a:	6823      	ldr	r3, [r4, #0]
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8004552:	d04f      	beq.n	80045f4 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8004554:	4620      	mov	r0, r4
 8004556:	f7ff ffd0 	bl	80044fa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800455a:	2300      	movs	r3, #0
 800455c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800455e:	f015 0f08 	tst.w	r5, #8
 8004562:	d012      	beq.n	800458a <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004564:	f016 0f08 	tst.w	r6, #8
 8004568:	d00f      	beq.n	800458a <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800456a:	6823      	ldr	r3, [r4, #0]
 800456c:	f06f 0208 	mvn.w	r2, #8
 8004570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004572:	2304      	movs	r3, #4
 8004574:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004576:	6823      	ldr	r3, [r4, #0]
 8004578:	69db      	ldr	r3, [r3, #28]
 800457a:	f013 0f03 	tst.w	r3, #3
 800457e:	d040      	beq.n	8004602 <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8004580:	4620      	mov	r0, r4
 8004582:	f7ff ffba 	bl	80044fa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004586:	2300      	movs	r3, #0
 8004588:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800458a:	f015 0f10 	tst.w	r5, #16
 800458e:	d012      	beq.n	80045b6 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004590:	f016 0f10 	tst.w	r6, #16
 8004594:	d00f      	beq.n	80045b6 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004596:	6823      	ldr	r3, [r4, #0]
 8004598:	f06f 0210 	mvn.w	r2, #16
 800459c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800459e:	2308      	movs	r3, #8
 80045a0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045a2:	6823      	ldr	r3, [r4, #0]
 80045a4:	69db      	ldr	r3, [r3, #28]
 80045a6:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80045aa:	d031      	beq.n	8004610 <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 80045ac:	4620      	mov	r0, r4
 80045ae:	f7ff ffa4 	bl	80044fa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045b2:	2300      	movs	r3, #0
 80045b4:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045b6:	f015 0f01 	tst.w	r5, #1
 80045ba:	d002      	beq.n	80045c2 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045bc:	f016 0f01 	tst.w	r6, #1
 80045c0:	d12d      	bne.n	800461e <HAL_TIM_IRQHandler+0x11e>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80045c2:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 80045c6:	d044      	beq.n	8004652 <HAL_TIM_IRQHandler+0x152>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045c8:	f016 0f80 	tst.w	r6, #128	@ 0x80
 80045cc:	d12f      	bne.n	800462e <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045ce:	f015 0f40 	tst.w	r5, #64	@ 0x40
 80045d2:	d002      	beq.n	80045da <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045d4:	f016 0f40 	tst.w	r6, #64	@ 0x40
 80045d8:	d142      	bne.n	8004660 <HAL_TIM_IRQHandler+0x160>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045da:	f015 0f20 	tst.w	r5, #32
 80045de:	d002      	beq.n	80045e6 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045e0:	f016 0f20 	tst.w	r6, #32
 80045e4:	d144      	bne.n	8004670 <HAL_TIM_IRQHandler+0x170>
}
 80045e6:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045e8:	f7ff ff86 	bl	80044f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ec:	4620      	mov	r0, r4
 80045ee:	f7ff ff85 	bl	80044fc <HAL_TIM_PWM_PulseFinishedCallback>
 80045f2:	e79c      	b.n	800452e <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045f4:	4620      	mov	r0, r4
 80045f6:	f7ff ff7f 	bl	80044f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045fa:	4620      	mov	r0, r4
 80045fc:	f7ff ff7e 	bl	80044fc <HAL_TIM_PWM_PulseFinishedCallback>
 8004600:	e7ab      	b.n	800455a <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004602:	4620      	mov	r0, r4
 8004604:	f7ff ff78 	bl	80044f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004608:	4620      	mov	r0, r4
 800460a:	f7ff ff77 	bl	80044fc <HAL_TIM_PWM_PulseFinishedCallback>
 800460e:	e7ba      	b.n	8004586 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004610:	4620      	mov	r0, r4
 8004612:	f7ff ff71 	bl	80044f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004616:	4620      	mov	r0, r4
 8004618:	f7ff ff70 	bl	80044fc <HAL_TIM_PWM_PulseFinishedCallback>
 800461c:	e7c9      	b.n	80045b2 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800461e:	6823      	ldr	r3, [r4, #0]
 8004620:	f06f 0201 	mvn.w	r2, #1
 8004624:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004626:	4620      	mov	r0, r4
 8004628:	f7fd f898 	bl	800175c <HAL_TIM_PeriodElapsedCallback>
 800462c:	e7c9      	b.n	80045c2 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800462e:	6823      	ldr	r3, [r4, #0]
 8004630:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004634:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004636:	4620      	mov	r0, r4
 8004638:	f000 f901 	bl	800483e <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800463c:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8004640:	d0c5      	beq.n	80045ce <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004642:	6823      	ldr	r3, [r4, #0]
 8004644:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004648:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800464a:	4620      	mov	r0, r4
 800464c:	f000 f8f8 	bl	8004840 <HAL_TIMEx_Break2Callback>
 8004650:	e7bd      	b.n	80045ce <HAL_TIM_IRQHandler+0xce>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004652:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8004656:	d0ba      	beq.n	80045ce <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004658:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800465c:	d0b7      	beq.n	80045ce <HAL_TIM_IRQHandler+0xce>
 800465e:	e7f0      	b.n	8004642 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004660:	6823      	ldr	r3, [r4, #0]
 8004662:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004666:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004668:	4620      	mov	r0, r4
 800466a:	f7ff ff48 	bl	80044fe <HAL_TIM_TriggerCallback>
 800466e:	e7b4      	b.n	80045da <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004670:	6823      	ldr	r3, [r4, #0]
 8004672:	f06f 0220 	mvn.w	r2, #32
 8004676:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8004678:	4620      	mov	r0, r4
 800467a:	f000 f8df 	bl	800483c <HAL_TIMEx_CommutCallback>
}
 800467e:	e7b2      	b.n	80045e6 <HAL_TIM_IRQHandler+0xe6>

08004680 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004680:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004682:	4a55      	ldr	r2, [pc, #340]	@ (80047d8 <TIM_Base_SetConfig+0x158>)
 8004684:	4290      	cmp	r0, r2
 8004686:	d054      	beq.n	8004732 <TIM_Base_SetConfig+0xb2>
 8004688:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800468c:	d06f      	beq.n	800476e <TIM_Base_SetConfig+0xee>
 800468e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8004692:	4290      	cmp	r0, r2
 8004694:	f000 8099 	beq.w	80047ca <TIM_Base_SetConfig+0x14a>
 8004698:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800469c:	4290      	cmp	r0, r2
 800469e:	f000 808f 	beq.w	80047c0 <TIM_Base_SetConfig+0x140>
 80046a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80046a6:	4290      	cmp	r0, r2
 80046a8:	d073      	beq.n	8004792 <TIM_Base_SetConfig+0x112>
 80046aa:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80046ae:	4290      	cmp	r0, r2
 80046b0:	d074      	beq.n	800479c <TIM_Base_SetConfig+0x11c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046b2:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80046b6:	4290      	cmp	r0, r2
 80046b8:	d011      	beq.n	80046de <TIM_Base_SetConfig+0x5e>
 80046ba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80046be:	4290      	cmp	r0, r2
 80046c0:	d01b      	beq.n	80046fa <TIM_Base_SetConfig+0x7a>
 80046c2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80046c6:	4290      	cmp	r0, r2
 80046c8:	d025      	beq.n	8004716 <TIM_Base_SetConfig+0x96>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046ce:	694a      	ldr	r2, [r1, #20]
 80046d0:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80046d2:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046d4:	688b      	ldr	r3, [r1, #8]
 80046d6:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046d8:	680b      	ldr	r3, [r1, #0]
 80046da:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046dc:	e03c      	b.n	8004758 <TIM_Base_SetConfig+0xd8>
    tmpcr1 &= ~TIM_CR1_CKD;
 80046de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046e2:	68ca      	ldr	r2, [r1, #12]
 80046e4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046ea:	694a      	ldr	r2, [r1, #20]
 80046ec:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80046ee:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046f0:	688b      	ldr	r3, [r1, #8]
 80046f2:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80046f4:	680b      	ldr	r3, [r1, #0]
 80046f6:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046f8:	e02c      	b.n	8004754 <TIM_Base_SetConfig+0xd4>
    tmpcr1 &= ~TIM_CR1_CKD;
 80046fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046fe:	68ca      	ldr	r2, [r1, #12]
 8004700:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004702:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004706:	694a      	ldr	r2, [r1, #20]
 8004708:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800470a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800470c:	688b      	ldr	r3, [r1, #8]
 800470e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004710:	680b      	ldr	r3, [r1, #0]
 8004712:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004714:	e01e      	b.n	8004754 <TIM_Base_SetConfig+0xd4>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004716:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800471a:	68ca      	ldr	r2, [r1, #12]
 800471c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800471e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004722:	694a      	ldr	r2, [r1, #20]
 8004724:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004726:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004728:	688b      	ldr	r3, [r1, #8]
 800472a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800472c:	680b      	ldr	r3, [r1, #0]
 800472e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004730:	e010      	b.n	8004754 <TIM_Base_SetConfig+0xd4>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004732:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004736:	684a      	ldr	r2, [r1, #4]
 8004738:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800473a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800473e:	68ca      	ldr	r2, [r1, #12]
 8004740:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004742:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004746:	694a      	ldr	r2, [r1, #20]
 8004748:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800474a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800474c:	688b      	ldr	r3, [r1, #8]
 800474e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004750:	680b      	ldr	r3, [r1, #0]
 8004752:	6283      	str	r3, [r0, #40]	@ 0x28
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004754:	690b      	ldr	r3, [r1, #16]
 8004756:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004758:	2301      	movs	r3, #1
 800475a:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800475c:	6903      	ldr	r3, [r0, #16]
 800475e:	f013 0f01 	tst.w	r3, #1
 8004762:	d037      	beq.n	80047d4 <TIM_Base_SetConfig+0x154>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004764:	6903      	ldr	r3, [r0, #16]
 8004766:	f023 0301 	bic.w	r3, r3, #1
 800476a:	6103      	str	r3, [r0, #16]
  }
}
 800476c:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800476e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004772:	684a      	ldr	r2, [r1, #4]
 8004774:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8004776:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800477a:	68ca      	ldr	r2, [r1, #12]
 800477c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800477e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004782:	694a      	ldr	r2, [r1, #20]
 8004784:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004786:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004788:	688b      	ldr	r3, [r1, #8]
 800478a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800478c:	680b      	ldr	r3, [r1, #0]
 800478e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004790:	e7e2      	b.n	8004758 <TIM_Base_SetConfig+0xd8>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004796:	684a      	ldr	r2, [r1, #4]
 8004798:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800479a:	e7ec      	b.n	8004776 <TIM_Base_SetConfig+0xf6>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800479c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80047a0:	684a      	ldr	r2, [r1, #4]
 80047a2:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80047a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047a8:	68ca      	ldr	r2, [r1, #12]
 80047aa:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047b0:	694a      	ldr	r2, [r1, #20]
 80047b2:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80047b4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047b6:	688b      	ldr	r3, [r1, #8]
 80047b8:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80047ba:	680b      	ldr	r3, [r1, #0]
 80047bc:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047be:	e7c9      	b.n	8004754 <TIM_Base_SetConfig+0xd4>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80047c4:	684a      	ldr	r2, [r1, #4]
 80047c6:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047c8:	e7d5      	b.n	8004776 <TIM_Base_SetConfig+0xf6>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80047ce:	684a      	ldr	r2, [r1, #4]
 80047d0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047d2:	e7d0      	b.n	8004776 <TIM_Base_SetConfig+0xf6>
}
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	40012c00 	.word	0x40012c00

080047dc <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80047dc:	b360      	cbz	r0, 8004838 <HAL_TIM_Base_Init+0x5c>
{
 80047de:	b510      	push	{r4, lr}
 80047e0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80047e2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80047e6:	b313      	cbz	r3, 800482e <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80047e8:	2302      	movs	r3, #2
 80047ea:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047ee:	4621      	mov	r1, r4
 80047f0:	f851 0b04 	ldr.w	r0, [r1], #4
 80047f4:	f7ff ff44 	bl	8004680 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047f8:	2301      	movs	r3, #1
 80047fa:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047fe:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004802:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004806:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800480a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800480e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004812:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004816:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800481a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800481e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8004822:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004826:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800482a:	2000      	movs	r0, #0
}
 800482c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800482e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004832:	f7ff fe19 	bl	8004468 <HAL_TIM_Base_MspInit>
 8004836:	e7d7      	b.n	80047e8 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8004838:	2001      	movs	r0, #1
}
 800483a:	4770      	bx	lr

0800483c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800483c:	4770      	bx	lr

0800483e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800483e:	4770      	bx	lr

08004840 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004840:	4770      	bx	lr

08004842 <UART_EndRxTransfer>:
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004842:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004844:	e852 3f00 	ldrex	r3, [r2]
 8004848:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484c:	e842 3100 	strex	r1, r3, [r2]
 8004850:	2900      	cmp	r1, #0
 8004852:	d1f6      	bne.n	8004842 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004854:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004856:	f102 0308 	add.w	r3, r2, #8
 800485a:	e853 3f00 	ldrex	r3, [r3]
 800485e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004862:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004866:	3208      	adds	r2, #8
 8004868:	e842 3100 	strex	r1, r3, [r2]
 800486c:	2900      	cmp	r1, #0
 800486e:	d1f1      	bne.n	8004854 <UART_EndRxTransfer+0x12>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004870:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8004872:	2b01      	cmp	r3, #1
 8004874:	d006      	beq.n	8004884 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004876:	2320      	movs	r3, #32
 8004878:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800487c:	2300      	movs	r3, #0
 800487e:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004880:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8004882:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004884:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004886:	e852 3f00 	ldrex	r3, [r2]
 800488a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488e:	e842 3100 	strex	r1, r3, [r2]
 8004892:	2900      	cmp	r1, #0
 8004894:	d1f6      	bne.n	8004884 <UART_EndRxTransfer+0x42>
 8004896:	e7ee      	b.n	8004876 <UART_EndRxTransfer+0x34>

08004898 <UART_SetConfig>:
{
 8004898:	b570      	push	{r4, r5, r6, lr}
 800489a:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 800489c:	6801      	ldr	r1, [r0, #0]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800489e:	6808      	ldr	r0, [r1, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80048a0:	68a3      	ldr	r3, [r4, #8]
 80048a2:	6922      	ldr	r2, [r4, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	6962      	ldr	r2, [r4, #20]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	69e2      	ldr	r2, [r4, #28]
 80048ac:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048ae:	4a9e      	ldr	r2, [pc, #632]	@ (8004b28 <UART_SetConfig+0x290>)
 80048b0:	4002      	ands	r2, r0
 80048b2:	4313      	orrs	r3, r2
 80048b4:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048b6:	6822      	ldr	r2, [r4, #0]
 80048b8:	6853      	ldr	r3, [r2, #4]
 80048ba:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80048be:	68e1      	ldr	r1, [r4, #12]
 80048c0:	430b      	orrs	r3, r1
 80048c2:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048c4:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80048c6:	6822      	ldr	r2, [r4, #0]
 80048c8:	4b98      	ldr	r3, [pc, #608]	@ (8004b2c <UART_SetConfig+0x294>)
 80048ca:	429a      	cmp	r2, r3
    tmpreg |= huart->Init.OneBitSampling;
 80048cc:	bf1c      	itt	ne
 80048ce:	6a23      	ldrne	r3, [r4, #32]
 80048d0:	4319      	orrne	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048d2:	6893      	ldr	r3, [r2, #8]
 80048d4:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80048d8:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80048dc:	430b      	orrs	r3, r1
 80048de:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80048e0:	6822      	ldr	r2, [r4, #0]
 80048e2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80048e4:	f023 030f 	bic.w	r3, r3, #15
 80048e8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80048ea:	430b      	orrs	r3, r1
 80048ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048ee:	6823      	ldr	r3, [r4, #0]
 80048f0:	4a8f      	ldr	r2, [pc, #572]	@ (8004b30 <UART_SetConfig+0x298>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d011      	beq.n	800491a <UART_SetConfig+0x82>
 80048f6:	4a8f      	ldr	r2, [pc, #572]	@ (8004b34 <UART_SetConfig+0x29c>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d020      	beq.n	800493e <UART_SetConfig+0xa6>
 80048fc:	4a8e      	ldr	r2, [pc, #568]	@ (8004b38 <UART_SetConfig+0x2a0>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d03a      	beq.n	8004978 <UART_SetConfig+0xe0>
 8004902:	4a8e      	ldr	r2, [pc, #568]	@ (8004b3c <UART_SetConfig+0x2a4>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d05f      	beq.n	80049c8 <UART_SetConfig+0x130>
 8004908:	4a8d      	ldr	r2, [pc, #564]	@ (8004b40 <UART_SetConfig+0x2a8>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d072      	beq.n	80049f4 <UART_SetConfig+0x15c>
 800490e:	4a87      	ldr	r2, [pc, #540]	@ (8004b2c <UART_SetConfig+0x294>)
 8004910:	4293      	cmp	r3, r2
 8004912:	f000 8088 	beq.w	8004a26 <UART_SetConfig+0x18e>
 8004916:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8004918:	e03e      	b.n	8004998 <UART_SetConfig+0x100>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800491a:	f502 4258 	add.w	r2, r2, #55296	@ 0xd800
 800491e:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8004922:	f002 0203 	and.w	r2, r2, #3
 8004926:	2a03      	cmp	r2, #3
 8004928:	d807      	bhi.n	800493a <UART_SetConfig+0xa2>
 800492a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800492e:	0097      	.short	0x0097
 8004930:	017c017e 	.word	0x017c017e
 8004934:	0004      	.short	0x0004
 8004936:	2208      	movs	r2, #8
 8004938:	e02e      	b.n	8004998 <UART_SetConfig+0x100>
 800493a:	2210      	movs	r2, #16
 800493c:	e02c      	b.n	8004998 <UART_SetConfig+0x100>
 800493e:	f502 32e6 	add.w	r2, r2, #117760	@ 0x1cc00
 8004942:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8004946:	f002 020c 	and.w	r2, r2, #12
 800494a:	2a0c      	cmp	r2, #12
 800494c:	d812      	bhi.n	8004974 <UART_SetConfig+0xdc>
 800494e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004952:	00a1      	.short	0x00a1
 8004954:	00110011 	.word	0x00110011
 8004958:	016e0011 	.word	0x016e0011
 800495c:	00110011 	.word	0x00110011
 8004960:	000d0011 	.word	0x000d0011
 8004964:	00110011 	.word	0x00110011
 8004968:	000f0011 	.word	0x000f0011
 800496c:	2202      	movs	r2, #2
 800496e:	e013      	b.n	8004998 <UART_SetConfig+0x100>
 8004970:	2208      	movs	r2, #8
 8004972:	e011      	b.n	8004998 <UART_SetConfig+0x100>
 8004974:	2210      	movs	r2, #16
 8004976:	e00f      	b.n	8004998 <UART_SetConfig+0x100>
 8004978:	4b72      	ldr	r3, [pc, #456]	@ (8004b44 <UART_SetConfig+0x2ac>)
 800497a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800497e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004982:	2b20      	cmp	r3, #32
 8004984:	f000 8155 	beq.w	8004c32 <UART_SetConfig+0x39a>
 8004988:	d819      	bhi.n	80049be <UART_SetConfig+0x126>
 800498a:	2b00      	cmp	r3, #0
 800498c:	f000 80bb 	beq.w	8004b06 <UART_SetConfig+0x26e>
 8004990:	2b10      	cmp	r3, #16
 8004992:	bf0c      	ite	eq
 8004994:	2204      	moveq	r2, #4
 8004996:	2210      	movne	r2, #16
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004998:	69e0      	ldr	r0, [r4, #28]
 800499a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800499e:	f000 80b8 	beq.w	8004b12 <UART_SetConfig+0x27a>
    switch (clocksource)
 80049a2:	2a08      	cmp	r2, #8
 80049a4:	f200 8139 	bhi.w	8004c1a <UART_SetConfig+0x382>
 80049a8:	e8df f012 	tbh	[pc, r2, lsl #1]
 80049ac:	011e00fc 	.word	0x011e00fc
 80049b0:	013700fa 	.word	0x013700fa
 80049b4:	01370121 	.word	0x01370121
 80049b8:	01370137 	.word	0x01370137
 80049bc:	0124      	.short	0x0124
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049be:	2b30      	cmp	r3, #48	@ 0x30
 80049c0:	bf0c      	ite	eq
 80049c2:	2208      	moveq	r2, #8
 80049c4:	2210      	movne	r2, #16
 80049c6:	e7e7      	b.n	8004998 <UART_SetConfig+0x100>
 80049c8:	4b5e      	ldr	r3, [pc, #376]	@ (8004b44 <UART_SetConfig+0x2ac>)
 80049ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80049d2:	2b80      	cmp	r3, #128	@ 0x80
 80049d4:	f000 812f 	beq.w	8004c36 <UART_SetConfig+0x39e>
 80049d8:	d807      	bhi.n	80049ea <UART_SetConfig+0x152>
 80049da:	2b00      	cmp	r3, #0
 80049dc:	f000 8095 	beq.w	8004b0a <UART_SetConfig+0x272>
 80049e0:	2b40      	cmp	r3, #64	@ 0x40
 80049e2:	bf0c      	ite	eq
 80049e4:	2204      	moveq	r2, #4
 80049e6:	2210      	movne	r2, #16
 80049e8:	e7d6      	b.n	8004998 <UART_SetConfig+0x100>
 80049ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80049ec:	bf0c      	ite	eq
 80049ee:	2208      	moveq	r2, #8
 80049f0:	2210      	movne	r2, #16
 80049f2:	e7d1      	b.n	8004998 <UART_SetConfig+0x100>
 80049f4:	4b53      	ldr	r3, [pc, #332]	@ (8004b44 <UART_SetConfig+0x2ac>)
 80049f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a02:	f000 811a 	beq.w	8004c3a <UART_SetConfig+0x3a2>
 8004a06:	d808      	bhi.n	8004a1a <UART_SetConfig+0x182>
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f000 8080 	beq.w	8004b0e <UART_SetConfig+0x276>
 8004a0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a12:	bf0c      	ite	eq
 8004a14:	2204      	moveq	r2, #4
 8004a16:	2210      	movne	r2, #16
 8004a18:	e7be      	b.n	8004998 <UART_SetConfig+0x100>
 8004a1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a1e:	bf0c      	ite	eq
 8004a20:	2208      	moveq	r2, #8
 8004a22:	2210      	movne	r2, #16
 8004a24:	e7b8      	b.n	8004998 <UART_SetConfig+0x100>
 8004a26:	4b47      	ldr	r3, [pc, #284]	@ (8004b44 <UART_SetConfig+0x2ac>)
 8004a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004a30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a34:	d063      	beq.n	8004afe <UART_SetConfig+0x266>
 8004a36:	d809      	bhi.n	8004a4c <UART_SetConfig+0x1b4>
 8004a38:	b38b      	cbz	r3, 8004a9e <UART_SetConfig+0x206>
 8004a3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a3e:	bf18      	it	ne
 8004a40:	2001      	movne	r0, #1
 8004a42:	f040 80c8 	bne.w	8004bd6 <UART_SetConfig+0x33e>
        pclk = HAL_RCC_GetSysClockFreq();
 8004a46:	f7fe fc11 	bl	800326c <HAL_RCC_GetSysClockFreq>
        break;
 8004a4a:	e02a      	b.n	8004aa2 <UART_SetConfig+0x20a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a4c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a50:	d102      	bne.n	8004a58 <UART_SetConfig+0x1c0>
 8004a52:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004a56:	e027      	b.n	8004aa8 <UART_SetConfig+0x210>
 8004a58:	2001      	movs	r0, #1
 8004a5a:	e0bc      	b.n	8004bd6 <UART_SetConfig+0x33e>
 8004a5c:	2201      	movs	r2, #1
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a5e:	4933      	ldr	r1, [pc, #204]	@ (8004b2c <UART_SetConfig+0x294>)
 8004a60:	428b      	cmp	r3, r1
 8004a62:	d199      	bne.n	8004998 <UART_SetConfig+0x100>
    switch (clocksource)
 8004a64:	2a08      	cmp	r2, #8
 8004a66:	f200 80c8 	bhi.w	8004bfa <UART_SetConfig+0x362>
 8004a6a:	a301      	add	r3, pc, #4	@ (adr r3, 8004a70 <UART_SetConfig+0x1d8>)
 8004a6c:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8004a70:	08004a9f 	.word	0x08004a9f
 8004a74:	08004bfb 	.word	0x08004bfb
 8004a78:	08004b03 	.word	0x08004b03
 8004a7c:	08004bfb 	.word	0x08004bfb
 8004a80:	08004a47 	.word	0x08004a47
 8004a84:	08004bfb 	.word	0x08004bfb
 8004a88:	08004bfb 	.word	0x08004bfb
 8004a8c:	08004bfb 	.word	0x08004bfb
 8004a90:	08004a99 	.word	0x08004a99
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a94:	2200      	movs	r2, #0
 8004a96:	e7e2      	b.n	8004a5e <UART_SetConfig+0x1c6>
        pclk = (uint32_t) LSE_VALUE;
 8004a98:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004a9c:	e004      	b.n	8004aa8 <UART_SetConfig+0x210>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a9e:	f7ff f8d5 	bl	8003c4c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004aa2:	2800      	cmp	r0, #0
 8004aa4:	f000 80ab 	beq.w	8004bfe <UART_SetConfig+0x366>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004aa8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004aaa:	4b27      	ldr	r3, [pc, #156]	@ (8004b48 <UART_SetConfig+0x2b0>)
 8004aac:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8004ab0:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ab4:	6865      	ldr	r5, [r4, #4]
 8004ab6:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8004aba:	4299      	cmp	r1, r3
 8004abc:	f200 80a1 	bhi.w	8004c02 <UART_SetConfig+0x36a>
 8004ac0:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8004ac4:	f200 809f 	bhi.w	8004c06 <UART_SetConfig+0x36e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004ac8:	2600      	movs	r6, #0
 8004aca:	4633      	mov	r3, r6
 8004acc:	4631      	mov	r1, r6
 8004ace:	f7fc f8f3 	bl	8000cb8 <__aeabi_uldivmod>
 8004ad2:	0209      	lsls	r1, r1, #8
 8004ad4:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8004ad8:	0200      	lsls	r0, r0, #8
 8004ada:	086b      	lsrs	r3, r5, #1
 8004adc:	18c0      	adds	r0, r0, r3
 8004ade:	462a      	mov	r2, r5
 8004ae0:	4633      	mov	r3, r6
 8004ae2:	f141 0100 	adc.w	r1, r1, #0
 8004ae6:	f7fc f8e7 	bl	8000cb8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004aea:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8004aee:	4b17      	ldr	r3, [pc, #92]	@ (8004b4c <UART_SetConfig+0x2b4>)
 8004af0:	429a      	cmp	r2, r3
 8004af2:	f200 808a 	bhi.w	8004c0a <UART_SetConfig+0x372>
          huart->Instance->BRR = usartdiv;
 8004af6:	6823      	ldr	r3, [r4, #0]
 8004af8:	60d8      	str	r0, [r3, #12]
 8004afa:	4630      	mov	r0, r6
 8004afc:	e06b      	b.n	8004bd6 <UART_SetConfig+0x33e>
        pclk = (uint32_t) HSI_VALUE;
 8004afe:	4814      	ldr	r0, [pc, #80]	@ (8004b50 <UART_SetConfig+0x2b8>)
 8004b00:	e7d2      	b.n	8004aa8 <UART_SetConfig+0x210>
    switch (clocksource)
 8004b02:	4813      	ldr	r0, [pc, #76]	@ (8004b50 <UART_SetConfig+0x2b8>)
 8004b04:	e7d0      	b.n	8004aa8 <UART_SetConfig+0x210>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b06:	2200      	movs	r2, #0
 8004b08:	e746      	b.n	8004998 <UART_SetConfig+0x100>
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	e744      	b.n	8004998 <UART_SetConfig+0x100>
 8004b0e:	2200      	movs	r2, #0
 8004b10:	e742      	b.n	8004998 <UART_SetConfig+0x100>
    switch (clocksource)
 8004b12:	2a08      	cmp	r2, #8
 8004b14:	d87b      	bhi.n	8004c0e <UART_SetConfig+0x376>
 8004b16:	e8df f002 	tbb	[pc, r2]
 8004b1a:	3d1d      	.short	0x3d1d
 8004b1c:	7a407a05 	.word	0x7a407a05
 8004b20:	7a7a      	.short	0x7a7a
 8004b22:	21          	.byte	0x21
 8004b23:	00          	.byte	0x00
        pclk = (uint32_t) HSI_VALUE;
 8004b24:	480a      	ldr	r0, [pc, #40]	@ (8004b50 <UART_SetConfig+0x2b8>)
 8004b26:	e019      	b.n	8004b5c <UART_SetConfig+0x2c4>
 8004b28:	cfff69f3 	.word	0xcfff69f3
 8004b2c:	40008000 	.word	0x40008000
 8004b30:	40013800 	.word	0x40013800
 8004b34:	40004400 	.word	0x40004400
 8004b38:	40004800 	.word	0x40004800
 8004b3c:	40004c00 	.word	0x40004c00
 8004b40:	40005000 	.word	0x40005000
 8004b44:	40021000 	.word	0x40021000
 8004b48:	0800be74 	.word	0x0800be74
 8004b4c:	000ffcff 	.word	0x000ffcff
 8004b50:	00f42400 	.word	0x00f42400
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b54:	f7ff f87a 	bl	8003c4c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004b58:	2800      	cmp	r0, #0
 8004b5a:	d05a      	beq.n	8004c12 <UART_SetConfig+0x37a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b5c:	6862      	ldr	r2, [r4, #4]
 8004b5e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004b60:	4b37      	ldr	r3, [pc, #220]	@ (8004c40 <UART_SetConfig+0x3a8>)
 8004b62:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8004b66:	fbb0 f0f3 	udiv	r0, r0, r3
 8004b6a:	0853      	lsrs	r3, r2, #1
 8004b6c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8004b70:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b74:	f1a3 0110 	sub.w	r1, r3, #16
 8004b78:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8004b7c:	4291      	cmp	r1, r2
 8004b7e:	d84a      	bhi.n	8004c16 <UART_SetConfig+0x37e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b80:	f023 020f 	bic.w	r2, r3, #15
 8004b84:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8004b86:	6821      	ldr	r1, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b88:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	60cb      	str	r3, [r1, #12]
 8004b90:	2000      	movs	r0, #0
 8004b92:	e020      	b.n	8004bd6 <UART_SetConfig+0x33e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b94:	f7ff f86c 	bl	8003c70 <HAL_RCC_GetPCLK2Freq>
        break;
 8004b98:	e7de      	b.n	8004b58 <UART_SetConfig+0x2c0>
        pclk = HAL_RCC_GetSysClockFreq();
 8004b9a:	f7fe fb67 	bl	800326c <HAL_RCC_GetSysClockFreq>
        break;
 8004b9e:	e7db      	b.n	8004b58 <UART_SetConfig+0x2c0>
        pclk = (uint32_t) HSI_VALUE;
 8004ba0:	4828      	ldr	r0, [pc, #160]	@ (8004c44 <UART_SetConfig+0x3ac>)
 8004ba2:	e003      	b.n	8004bac <UART_SetConfig+0x314>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ba4:	f7ff f852 	bl	8003c4c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004ba8:	2800      	cmp	r0, #0
 8004baa:	d038      	beq.n	8004c1e <UART_SetConfig+0x386>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004bac:	6863      	ldr	r3, [r4, #4]
 8004bae:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004bb0:	4a23      	ldr	r2, [pc, #140]	@ (8004c40 <UART_SetConfig+0x3a8>)
 8004bb2:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8004bb6:	fbb0 f0f2 	udiv	r0, r0, r2
 8004bba:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004bbe:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bc2:	f1a0 0210 	sub.w	r2, r0, #16
 8004bc6:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d829      	bhi.n	8004c22 <UART_SetConfig+0x38a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004bce:	6823      	ldr	r3, [r4, #0]
 8004bd0:	b280      	uxth	r0, r0
 8004bd2:	60d8      	str	r0, [r3, #12]
 8004bd4:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004bdc:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8004be0:	2300      	movs	r3, #0
 8004be2:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8004be4:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8004be6:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8004be8:	f7ff f842 	bl	8003c70 <HAL_RCC_GetPCLK2Freq>
        break;
 8004bec:	e7dc      	b.n	8004ba8 <UART_SetConfig+0x310>
        pclk = HAL_RCC_GetSysClockFreq();
 8004bee:	f7fe fb3d 	bl	800326c <HAL_RCC_GetSysClockFreq>
        break;
 8004bf2:	e7d9      	b.n	8004ba8 <UART_SetConfig+0x310>
    switch (clocksource)
 8004bf4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004bf8:	e7d8      	b.n	8004bac <UART_SetConfig+0x314>
    switch (clocksource)
 8004bfa:	2001      	movs	r0, #1
 8004bfc:	e7eb      	b.n	8004bd6 <UART_SetConfig+0x33e>
 8004bfe:	2000      	movs	r0, #0
 8004c00:	e7e9      	b.n	8004bd6 <UART_SetConfig+0x33e>
        ret = HAL_ERROR;
 8004c02:	2001      	movs	r0, #1
 8004c04:	e7e7      	b.n	8004bd6 <UART_SetConfig+0x33e>
 8004c06:	2001      	movs	r0, #1
 8004c08:	e7e5      	b.n	8004bd6 <UART_SetConfig+0x33e>
          ret = HAL_ERROR;
 8004c0a:	2001      	movs	r0, #1
 8004c0c:	e7e3      	b.n	8004bd6 <UART_SetConfig+0x33e>
    switch (clocksource)
 8004c0e:	2001      	movs	r0, #1
 8004c10:	e7e1      	b.n	8004bd6 <UART_SetConfig+0x33e>
 8004c12:	2000      	movs	r0, #0
 8004c14:	e7df      	b.n	8004bd6 <UART_SetConfig+0x33e>
        ret = HAL_ERROR;
 8004c16:	2001      	movs	r0, #1
 8004c18:	e7dd      	b.n	8004bd6 <UART_SetConfig+0x33e>
    switch (clocksource)
 8004c1a:	2001      	movs	r0, #1
 8004c1c:	e7db      	b.n	8004bd6 <UART_SetConfig+0x33e>
 8004c1e:	2000      	movs	r0, #0
 8004c20:	e7d9      	b.n	8004bd6 <UART_SetConfig+0x33e>
        ret = HAL_ERROR;
 8004c22:	2001      	movs	r0, #1
 8004c24:	e7d7      	b.n	8004bd6 <UART_SetConfig+0x33e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c26:	2202      	movs	r2, #2
 8004c28:	e6b6      	b.n	8004998 <UART_SetConfig+0x100>
 8004c2a:	2204      	movs	r2, #4
 8004c2c:	e6b4      	b.n	8004998 <UART_SetConfig+0x100>
 8004c2e:	2204      	movs	r2, #4
 8004c30:	e6b2      	b.n	8004998 <UART_SetConfig+0x100>
 8004c32:	2202      	movs	r2, #2
 8004c34:	e6b0      	b.n	8004998 <UART_SetConfig+0x100>
 8004c36:	2202      	movs	r2, #2
 8004c38:	e6ae      	b.n	8004998 <UART_SetConfig+0x100>
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	e6ac      	b.n	8004998 <UART_SetConfig+0x100>
 8004c3e:	bf00      	nop
 8004c40:	0800be74 	.word	0x0800be74
 8004c44:	00f42400 	.word	0x00f42400

08004c48 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c48:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004c4a:	f013 0f08 	tst.w	r3, #8
 8004c4e:	d006      	beq.n	8004c5e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c50:	6802      	ldr	r2, [r0, #0]
 8004c52:	6853      	ldr	r3, [r2, #4]
 8004c54:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004c58:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8004c5a:	430b      	orrs	r3, r1
 8004c5c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c5e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004c60:	f013 0f01 	tst.w	r3, #1
 8004c64:	d006      	beq.n	8004c74 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c66:	6802      	ldr	r2, [r0, #0]
 8004c68:	6853      	ldr	r3, [r2, #4]
 8004c6a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004c6e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8004c70:	430b      	orrs	r3, r1
 8004c72:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c74:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004c76:	f013 0f02 	tst.w	r3, #2
 8004c7a:	d006      	beq.n	8004c8a <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c7c:	6802      	ldr	r2, [r0, #0]
 8004c7e:	6853      	ldr	r3, [r2, #4]
 8004c80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c84:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8004c86:	430b      	orrs	r3, r1
 8004c88:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c8a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004c8c:	f013 0f04 	tst.w	r3, #4
 8004c90:	d006      	beq.n	8004ca0 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c92:	6802      	ldr	r2, [r0, #0]
 8004c94:	6853      	ldr	r3, [r2, #4]
 8004c96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c9a:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8004c9c:	430b      	orrs	r3, r1
 8004c9e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ca0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004ca2:	f013 0f10 	tst.w	r3, #16
 8004ca6:	d006      	beq.n	8004cb6 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ca8:	6802      	ldr	r2, [r0, #0]
 8004caa:	6893      	ldr	r3, [r2, #8]
 8004cac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004cb0:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8004cb2:	430b      	orrs	r3, r1
 8004cb4:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004cb6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004cb8:	f013 0f20 	tst.w	r3, #32
 8004cbc:	d006      	beq.n	8004ccc <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cbe:	6802      	ldr	r2, [r0, #0]
 8004cc0:	6893      	ldr	r3, [r2, #8]
 8004cc2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cc6:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8004cc8:	430b      	orrs	r3, r1
 8004cca:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ccc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004cce:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8004cd2:	d00a      	beq.n	8004cea <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cd4:	6802      	ldr	r2, [r0, #0]
 8004cd6:	6853      	ldr	r3, [r2, #4]
 8004cd8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004cdc:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8004cde:	430b      	orrs	r3, r1
 8004ce0:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ce2:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8004ce4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ce8:	d00b      	beq.n	8004d02 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004cea:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004cec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004cf0:	d006      	beq.n	8004d00 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004cf2:	6802      	ldr	r2, [r0, #0]
 8004cf4:	6853      	ldr	r3, [r2, #4]
 8004cf6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8004cfa:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8004cfc:	430b      	orrs	r3, r1
 8004cfe:	6053      	str	r3, [r2, #4]
}
 8004d00:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d02:	6802      	ldr	r2, [r0, #0]
 8004d04:	6853      	ldr	r3, [r2, #4]
 8004d06:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004d0a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004d0c:	430b      	orrs	r3, r1
 8004d0e:	6053      	str	r3, [r2, #4]
 8004d10:	e7eb      	b.n	8004cea <UART_AdvFeatureConfig+0xa2>

08004d12 <UART_WaitOnFlagUntilTimeout>:
{
 8004d12:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d16:	4680      	mov	r8, r0
 8004d18:	460d      	mov	r5, r1
 8004d1a:	4616      	mov	r6, r2
 8004d1c:	4699      	mov	r9, r3
 8004d1e:	9f08      	ldr	r7, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d20:	f8d8 3000 	ldr.w	r3, [r8]
 8004d24:	69dc      	ldr	r4, [r3, #28]
 8004d26:	ea35 0404 	bics.w	r4, r5, r4
 8004d2a:	bf0c      	ite	eq
 8004d2c:	2401      	moveq	r4, #1
 8004d2e:	2400      	movne	r4, #0
 8004d30:	42b4      	cmp	r4, r6
 8004d32:	d135      	bne.n	8004da0 <UART_WaitOnFlagUntilTimeout+0x8e>
    if (Timeout != HAL_MAX_DELAY)
 8004d34:	f1b7 3fff 	cmp.w	r7, #4294967295
 8004d38:	d0f4      	beq.n	8004d24 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d3a:	f7fd fb99 	bl	8002470 <HAL_GetTick>
 8004d3e:	eba0 0009 	sub.w	r0, r0, r9
 8004d42:	42b8      	cmp	r0, r7
 8004d44:	d82f      	bhi.n	8004da6 <UART_WaitOnFlagUntilTimeout+0x94>
 8004d46:	b387      	cbz	r7, 8004daa <UART_WaitOnFlagUntilTimeout+0x98>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d48:	f8d8 3000 	ldr.w	r3, [r8]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	f012 0f04 	tst.w	r2, #4
 8004d52:	d0e5      	beq.n	8004d20 <UART_WaitOnFlagUntilTimeout+0xe>
 8004d54:	2d80      	cmp	r5, #128	@ 0x80
 8004d56:	d0e3      	beq.n	8004d20 <UART_WaitOnFlagUntilTimeout+0xe>
 8004d58:	2d40      	cmp	r5, #64	@ 0x40
 8004d5a:	d0e1      	beq.n	8004d20 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d5c:	69da      	ldr	r2, [r3, #28]
 8004d5e:	f012 0f08 	tst.w	r2, #8
 8004d62:	d111      	bne.n	8004d88 <UART_WaitOnFlagUntilTimeout+0x76>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d64:	69da      	ldr	r2, [r3, #28]
 8004d66:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8004d6a:	d0d9      	beq.n	8004d20 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d70:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8004d72:	4640      	mov	r0, r8
 8004d74:	f7ff fd65 	bl	8004842 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d78:	2320      	movs	r3, #32
 8004d7a:	f8c8 3090 	str.w	r3, [r8, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8004d7e:	2300      	movs	r3, #0
 8004d80:	f888 3084 	strb.w	r3, [r8, #132]	@ 0x84
          return HAL_TIMEOUT;
 8004d84:	2003      	movs	r0, #3
 8004d86:	e00c      	b.n	8004da2 <UART_WaitOnFlagUntilTimeout+0x90>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d88:	2408      	movs	r4, #8
 8004d8a:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8004d8c:	4640      	mov	r0, r8
 8004d8e:	f7ff fd58 	bl	8004842 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d92:	f8c8 4090 	str.w	r4, [r8, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8004d96:	2300      	movs	r3, #0
 8004d98:	f888 3084 	strb.w	r3, [r8, #132]	@ 0x84
          return HAL_ERROR;
 8004d9c:	2001      	movs	r0, #1
 8004d9e:	e000      	b.n	8004da2 <UART_WaitOnFlagUntilTimeout+0x90>
  return HAL_OK;
 8004da0:	2000      	movs	r0, #0
}
 8004da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8004da6:	2003      	movs	r0, #3
 8004da8:	e7fb      	b.n	8004da2 <UART_WaitOnFlagUntilTimeout+0x90>
 8004daa:	2003      	movs	r0, #3
 8004dac:	e7f9      	b.n	8004da2 <UART_WaitOnFlagUntilTimeout+0x90>

08004dae <HAL_UART_Transmit>:
{
 8004dae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004db2:	b082      	sub	sp, #8
 8004db4:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8004db6:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8004dba:	2b20      	cmp	r3, #32
 8004dbc:	d161      	bne.n	8004e82 <HAL_UART_Transmit+0xd4>
 8004dbe:	4604      	mov	r4, r0
 8004dc0:	460d      	mov	r5, r1
 8004dc2:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8004dc4:	2900      	cmp	r1, #0
 8004dc6:	d060      	beq.n	8004e8a <HAL_UART_Transmit+0xdc>
 8004dc8:	b90a      	cbnz	r2, 8004dce <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 8004dca:	2001      	movs	r0, #1
 8004dcc:	e05a      	b.n	8004e84 <HAL_UART_Transmit+0xd6>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dd4:	2321      	movs	r3, #33	@ 0x21
 8004dd6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 8004dda:	f7fd fb49 	bl	8002470 <HAL_GetTick>
 8004dde:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8004de0:	f8a4 8054 	strh.w	r8, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004de4:	f8a4 8056 	strh.w	r8, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004de8:	68a3      	ldr	r3, [r4, #8]
 8004dea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dee:	d00a      	beq.n	8004e06 <HAL_UART_Transmit+0x58>
      pdata16bits = NULL;
 8004df0:	f04f 0a00 	mov.w	sl, #0
    while (huart->TxXferCount > 0U)
 8004df4:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	b38b      	cbz	r3, 8004e60 <HAL_UART_Transmit+0xb2>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dfc:	f04f 0900 	mov.w	r9, #0
 8004e00:	f04f 0880 	mov.w	r8, #128	@ 0x80
 8004e04:	e01c      	b.n	8004e40 <HAL_UART_Transmit+0x92>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e06:	6923      	ldr	r3, [r4, #16]
 8004e08:	b113      	cbz	r3, 8004e10 <HAL_UART_Transmit+0x62>
      pdata16bits = NULL;
 8004e0a:	f04f 0a00 	mov.w	sl, #0
 8004e0e:	e7f1      	b.n	8004df4 <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 8004e10:	46aa      	mov	sl, r5
      pdata8bits  = NULL;
 8004e12:	2500      	movs	r5, #0
 8004e14:	e7ee      	b.n	8004df4 <HAL_UART_Transmit+0x46>
        huart->gState = HAL_UART_STATE_READY;
 8004e16:	2320      	movs	r3, #32
 8004e18:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 8004e1c:	2003      	movs	r0, #3
 8004e1e:	e031      	b.n	8004e84 <HAL_UART_Transmit+0xd6>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e20:	6822      	ldr	r2, [r4, #0]
 8004e22:	f83a 3b02 	ldrh.w	r3, [sl], #2
 8004e26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e2a:	8513      	strh	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8004e2c:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8004e30:	3a01      	subs	r2, #1
 8004e32:	b292      	uxth	r2, r2
 8004e34:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004e38:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	b17b      	cbz	r3, 8004e60 <HAL_UART_Transmit+0xb2>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e40:	9600      	str	r6, [sp, #0]
 8004e42:	463b      	mov	r3, r7
 8004e44:	464a      	mov	r2, r9
 8004e46:	4641      	mov	r1, r8
 8004e48:	4620      	mov	r0, r4
 8004e4a:	f7ff ff62 	bl	8004d12 <UART_WaitOnFlagUntilTimeout>
 8004e4e:	2800      	cmp	r0, #0
 8004e50:	d1e1      	bne.n	8004e16 <HAL_UART_Transmit+0x68>
      if (pdata8bits == NULL)
 8004e52:	2d00      	cmp	r5, #0
 8004e54:	d0e4      	beq.n	8004e20 <HAL_UART_Transmit+0x72>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e56:	6823      	ldr	r3, [r4, #0]
 8004e58:	f815 2b01 	ldrb.w	r2, [r5], #1
 8004e5c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004e5e:	e7e5      	b.n	8004e2c <HAL_UART_Transmit+0x7e>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e60:	9600      	str	r6, [sp, #0]
 8004e62:	463b      	mov	r3, r7
 8004e64:	2200      	movs	r2, #0
 8004e66:	2140      	movs	r1, #64	@ 0x40
 8004e68:	4620      	mov	r0, r4
 8004e6a:	f7ff ff52 	bl	8004d12 <UART_WaitOnFlagUntilTimeout>
 8004e6e:	b918      	cbnz	r0, 8004e78 <HAL_UART_Transmit+0xca>
    huart->gState = HAL_UART_STATE_READY;
 8004e70:	2320      	movs	r3, #32
 8004e72:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 8004e76:	e005      	b.n	8004e84 <HAL_UART_Transmit+0xd6>
      huart->gState = HAL_UART_STATE_READY;
 8004e78:	2320      	movs	r3, #32
 8004e7a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8004e7e:	2003      	movs	r0, #3
 8004e80:	e000      	b.n	8004e84 <HAL_UART_Transmit+0xd6>
    return HAL_BUSY;
 8004e82:	2002      	movs	r0, #2
}
 8004e84:	b002      	add	sp, #8
 8004e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 8004e8a:	2001      	movs	r0, #1
 8004e8c:	e7fa      	b.n	8004e84 <HAL_UART_Transmit+0xd6>

08004e8e <UART_CheckIdleState>:
{
 8004e8e:	b530      	push	{r4, r5, lr}
 8004e90:	b083      	sub	sp, #12
 8004e92:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e94:	2300      	movs	r3, #0
 8004e96:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8004e9a:	f7fd fae9 	bl	8002470 <HAL_GetTick>
 8004e9e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ea0:	6822      	ldr	r2, [r4, #0]
 8004ea2:	6812      	ldr	r2, [r2, #0]
 8004ea4:	f012 0f08 	tst.w	r2, #8
 8004ea8:	d111      	bne.n	8004ece <UART_CheckIdleState+0x40>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004eaa:	6823      	ldr	r3, [r4, #0]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f013 0f04 	tst.w	r3, #4
 8004eb2:	d126      	bne.n	8004f02 <UART_CheckIdleState+0x74>
  huart->gState = HAL_UART_STATE_READY;
 8004eb4:	2320      	movs	r3, #32
 8004eb6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004eba:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ebe:	2000      	movs	r0, #0
 8004ec0:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ec2:	6720      	str	r0, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8004eca:	b003      	add	sp, #12
 8004ecc:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ece:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004ed2:	9300      	str	r3, [sp, #0]
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004edc:	4620      	mov	r0, r4
 8004ede:	f7ff ff18 	bl	8004d12 <UART_WaitOnFlagUntilTimeout>
 8004ee2:	2800      	cmp	r0, #0
 8004ee4:	d0e1      	beq.n	8004eaa <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004ee6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee8:	e852 3f00 	ldrex	r3, [r2]
 8004eec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef0:	e842 3100 	strex	r1, r3, [r2]
 8004ef4:	2900      	cmp	r1, #0
 8004ef6:	d1f6      	bne.n	8004ee6 <UART_CheckIdleState+0x58>
      huart->gState = HAL_UART_STATE_READY;
 8004ef8:	2320      	movs	r3, #32
 8004efa:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8004efe:	2003      	movs	r0, #3
 8004f00:	e7e0      	b.n	8004ec4 <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f02:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	462b      	mov	r3, r5
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004f10:	4620      	mov	r0, r4
 8004f12:	f7ff fefe 	bl	8004d12 <UART_WaitOnFlagUntilTimeout>
 8004f16:	2800      	cmp	r0, #0
 8004f18:	d0cc      	beq.n	8004eb4 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004f1a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f1c:	e852 3f00 	ldrex	r3, [r2]
 8004f20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f24:	e842 3100 	strex	r1, r3, [r2]
 8004f28:	2900      	cmp	r1, #0
 8004f2a:	d1f6      	bne.n	8004f1a <UART_CheckIdleState+0x8c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f2c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f2e:	f102 0308 	add.w	r3, r2, #8
 8004f32:	e853 3f00 	ldrex	r3, [r3]
 8004f36:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3a:	3208      	adds	r2, #8
 8004f3c:	e842 3100 	strex	r1, r3, [r2]
 8004f40:	2900      	cmp	r1, #0
 8004f42:	d1f3      	bne.n	8004f2c <UART_CheckIdleState+0x9e>
      huart->RxState = HAL_UART_STATE_READY;
 8004f44:	2320      	movs	r3, #32
 8004f46:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8004f4a:	2003      	movs	r0, #3
 8004f4c:	e7ba      	b.n	8004ec4 <UART_CheckIdleState+0x36>

08004f4e <HAL_UART_Init>:
  if (huart == NULL)
 8004f4e:	b378      	cbz	r0, 8004fb0 <HAL_UART_Init+0x62>
{
 8004f50:	b510      	push	{r4, lr}
 8004f52:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004f54:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8004f58:	b30b      	cbz	r3, 8004f9e <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8004f5a:	2324      	movs	r3, #36	@ 0x24
 8004f5c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8004f60:	6822      	ldr	r2, [r4, #0]
 8004f62:	6813      	ldr	r3, [r2, #0]
 8004f64:	f023 0301 	bic.w	r3, r3, #1
 8004f68:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f6a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004f6c:	b9e3      	cbnz	r3, 8004fa8 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f6e:	4620      	mov	r0, r4
 8004f70:	f7ff fc92 	bl	8004898 <UART_SetConfig>
 8004f74:	2801      	cmp	r0, #1
 8004f76:	d011      	beq.n	8004f9c <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f78:	6822      	ldr	r2, [r4, #0]
 8004f7a:	6853      	ldr	r3, [r2, #4]
 8004f7c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8004f80:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f82:	6822      	ldr	r2, [r4, #0]
 8004f84:	6893      	ldr	r3, [r2, #8]
 8004f86:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8004f8a:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8004f8c:	6822      	ldr	r2, [r4, #0]
 8004f8e:	6813      	ldr	r3, [r2, #0]
 8004f90:	f043 0301 	orr.w	r3, r3, #1
 8004f94:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8004f96:	4620      	mov	r0, r4
 8004f98:	f7ff ff79 	bl	8004e8e <UART_CheckIdleState>
}
 8004f9c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8004f9e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8004fa2:	f7fc fed7 	bl	8001d54 <HAL_UART_MspInit>
 8004fa6:	e7d8      	b.n	8004f5a <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8004fa8:	4620      	mov	r0, r4
 8004faa:	f7ff fe4d 	bl	8004c48 <UART_AdvFeatureConfig>
 8004fae:	e7de      	b.n	8004f6e <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8004fb0:	2001      	movs	r0, #1
}
 8004fb2:	4770      	bx	lr

08004fb4 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004fb4:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8004fb6:	b92b      	cbnz	r3, 8004fc4 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004fbe:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8004fc2:	4770      	bx	lr
{
 8004fc4:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004fc6:	6803      	ldr	r3, [r0, #0]
 8004fc8:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004fca:	6899      	ldr	r1, [r3, #8]
 8004fcc:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004fce:	4d0a      	ldr	r5, [pc, #40]	@ (8004ff8 <UARTEx_SetNbDataToProcess+0x44>)
 8004fd0:	5c6b      	ldrb	r3, [r5, r1]
 8004fd2:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004fd4:	4c09      	ldr	r4, [pc, #36]	@ (8004ffc <UARTEx_SetNbDataToProcess+0x48>)
 8004fd6:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004fd8:	fb93 f3f1 	sdiv	r3, r3, r1
 8004fdc:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004fe0:	f3c2 6242 	ubfx	r2, r2, #25, #3
 8004fe4:	5cab      	ldrb	r3, [r5, r2]
 8004fe6:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004fe8:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004fea:	fb93 f3f2 	sdiv	r3, r3, r2
    huart->NbRxDataToProcess = 1U;
 8004fee:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8004ff2:	bc30      	pop	{r4, r5}
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	0800be94 	.word	0x0800be94
 8004ffc:	0800be8c 	.word	0x0800be8c

08005000 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8005000:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8005004:	2b01      	cmp	r3, #1
 8005006:	d018      	beq.n	800503a <HAL_UARTEx_DisableFifoMode+0x3a>
 8005008:	2301      	movs	r3, #1
 800500a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800500e:	2324      	movs	r3, #36	@ 0x24
 8005010:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005014:	6803      	ldr	r3, [r0, #0]
 8005016:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8005018:	6819      	ldr	r1, [r3, #0]
 800501a:	f021 0101 	bic.w	r1, r1, #1
 800501e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005020:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005024:	2300      	movs	r3, #0
 8005026:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005028:	6801      	ldr	r1, [r0, #0]
 800502a:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 800502c:	2220      	movs	r2, #32
 800502e:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8005032:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8005036:	4618      	mov	r0, r3
 8005038:	4770      	bx	lr
  __HAL_LOCK(huart);
 800503a:	2002      	movs	r0, #2
}
 800503c:	4770      	bx	lr

0800503e <HAL_UARTEx_SetTxFifoThreshold>:
{
 800503e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8005040:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8005044:	2b01      	cmp	r3, #1
 8005046:	d01d      	beq.n	8005084 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8005048:	4604      	mov	r4, r0
 800504a:	2301      	movs	r3, #1
 800504c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8005050:	2324      	movs	r3, #36	@ 0x24
 8005052:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005056:	6803      	ldr	r3, [r0, #0]
 8005058:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	f022 0201 	bic.w	r2, r2, #1
 8005060:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005062:	6802      	ldr	r2, [r0, #0]
 8005064:	6893      	ldr	r3, [r2, #8]
 8005066:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 800506a:	4319      	orrs	r1, r3
 800506c:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800506e:	f7ff ffa1 	bl	8004fb4 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005072:	6823      	ldr	r3, [r4, #0]
 8005074:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005076:	2320      	movs	r3, #32
 8005078:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800507c:	2000      	movs	r0, #0
 800507e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8005082:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8005084:	2002      	movs	r0, #2
 8005086:	e7fc      	b.n	8005082 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08005088 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8005088:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800508a:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800508e:	2b01      	cmp	r3, #1
 8005090:	d01d      	beq.n	80050ce <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8005092:	4604      	mov	r4, r0
 8005094:	2301      	movs	r3, #1
 8005096:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800509a:	2324      	movs	r3, #36	@ 0x24
 800509c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80050a0:	6803      	ldr	r3, [r0, #0]
 80050a2:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	f022 0201 	bic.w	r2, r2, #1
 80050aa:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80050ac:	6802      	ldr	r2, [r0, #0]
 80050ae:	6893      	ldr	r3, [r2, #8]
 80050b0:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80050b4:	4319      	orrs	r1, r3
 80050b6:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80050b8:	f7ff ff7c 	bl	8004fb4 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80050bc:	6823      	ldr	r3, [r4, #0]
 80050be:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80050c0:	2320      	movs	r3, #32
 80050c2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80050c6:	2000      	movs	r0, #0
 80050c8:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80050cc:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80050ce:	2002      	movs	r0, #2
 80050d0:	e7fc      	b.n	80050cc <HAL_UARTEx_SetRxFifoThreshold+0x44>

080050d2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80050d2:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80050d4:	f000 feee 	bl	8005eb4 <vTaskStartScheduler>
  
  return osOK;
}
 80050d8:	2000      	movs	r0, #0
 80050da:	bd08      	pop	{r3, pc}

080050dc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80050dc:	b570      	push	{r4, r5, r6, lr}
 80050de:	b086      	sub	sp, #24
 80050e0:	4684      	mov	ip, r0
 80050e2:	460b      	mov	r3, r1
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80050e4:	6944      	ldr	r4, [r0, #20]
 80050e6:	b1bc      	cbz	r4, 8005118 <osThreadCreate+0x3c>
 80050e8:	6985      	ldr	r5, [r0, #24]
 80050ea:	b1ad      	cbz	r5, 8005118 <osThreadCreate+0x3c>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80050ec:	6840      	ldr	r0, [r0, #4]
 80050ee:	f8dc 1000 	ldr.w	r1, [ip]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80050f2:	f8dc 2010 	ldr.w	r2, [ip, #16]
 80050f6:	f9bc c008 	ldrsh.w	ip, [ip, #8]
  if (priority != osPriorityError) {
 80050fa:	f1bc 0f84 	cmp.w	ip, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 80050fe:	bf14      	ite	ne
 8005100:	f10c 0603 	addne.w	r6, ip, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005104:	2600      	moveq	r6, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005106:	9502      	str	r5, [sp, #8]
 8005108:	9401      	str	r4, [sp, #4]
 800510a:	9600      	str	r6, [sp, #0]
 800510c:	f000 fe20 	bl	8005d50 <xTaskCreateStatic>
 8005110:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005112:	9805      	ldr	r0, [sp, #20]
}
 8005114:	b006      	add	sp, #24
 8005116:	bd70      	pop	{r4, r5, r6, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005118:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800511c:	f8dc 1000 	ldr.w	r1, [ip]
 8005120:	f8bc 2010 	ldrh.w	r2, [ip, #16]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005124:	f9bc c008 	ldrsh.w	ip, [ip, #8]
  if (priority != osPriorityError) {
 8005128:	f1bc 0f84 	cmp.w	ip, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 800512c:	bf14      	ite	ne
 800512e:	f10c 0403 	addne.w	r4, ip, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005132:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005134:	ad05      	add	r5, sp, #20
 8005136:	9501      	str	r5, [sp, #4]
 8005138:	9400      	str	r4, [sp, #0]
 800513a:	f000 fe44 	bl	8005dc6 <xTaskCreate>
 800513e:	2801      	cmp	r0, #1
 8005140:	d0e7      	beq.n	8005112 <osThreadCreate+0x36>
      return NULL;
 8005142:	2000      	movs	r0, #0
 8005144:	e7e6      	b.n	8005114 <osThreadCreate+0x38>

08005146 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005146:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005148:	2801      	cmp	r0, #1
 800514a:	bf38      	it	cc
 800514c:	2001      	movcc	r0, #1
 800514e:	f001 f80b 	bl	8006168 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005152:	2000      	movs	r0, #0
 8005154:	bd08      	pop	{r3, pc}

08005156 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8005156:	b508      	push	{r3, lr}
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8005158:	6841      	ldr	r1, [r0, #4]
 800515a:	b119      	cbz	r1, 8005164 <osMutexCreate+0xe>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800515c:	2001      	movs	r0, #1
 800515e:	f000 fac8 	bl	80056f2 <xQueueCreateMutexStatic>
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8005162:	bd08      	pop	{r3, pc}
    return xSemaphoreCreateMutex(); 
 8005164:	2001      	movs	r0, #1
 8005166:	f000 fab9 	bl	80056dc <xQueueCreateMutex>
 800516a:	e7fa      	b.n	8005162 <osMutexCreate+0xc>

0800516c <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800516c:	b510      	push	{r4, lr}
 800516e:	b082      	sub	sp, #8
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005170:	2300      	movs	r3, #0
 8005172:	9301      	str	r3, [sp, #4]
  
  
  if (mutex_id == NULL) {
 8005174:	b1f0      	cbz	r0, 80051b4 <osMutexWait+0x48>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005176:	f3ef 8405 	mrs	r4, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 800517a:	b19c      	cbz	r4, 80051a4 <osMutexWait+0x38>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800517c:	aa01      	add	r2, sp, #4
 800517e:	2100      	movs	r1, #0
 8005180:	f000 fbf2 	bl	8005968 <xQueueReceiveFromISR>
 8005184:	2801      	cmp	r0, #1
 8005186:	d117      	bne.n	80051b8 <osMutexWait+0x4c>
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005188:	9b01      	ldr	r3, [sp, #4]
 800518a:	b1bb      	cbz	r3, 80051bc <osMutexWait+0x50>
 800518c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005190:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005194:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005198:	f3bf 8f4f 	dsb	sy
 800519c:	f3bf 8f6f 	isb	sy
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
 80051a0:	2400      	movs	r4, #0
 80051a2:	e004      	b.n	80051ae <osMutexWait+0x42>
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80051a4:	f000 fb0d 	bl	80057c2 <xQueueSemaphoreTake>
    return osErrorOS;
 80051a8:	2801      	cmp	r0, #1
 80051aa:	bf18      	it	ne
 80051ac:	24ff      	movne	r4, #255	@ 0xff
}
 80051ae:	4620      	mov	r0, r4
 80051b0:	b002      	add	sp, #8
 80051b2:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 80051b4:	2480      	movs	r4, #128	@ 0x80
 80051b6:	e7fa      	b.n	80051ae <osMutexWait+0x42>
      return osErrorOS;
 80051b8:	24ff      	movs	r4, #255	@ 0xff
 80051ba:	e7f8      	b.n	80051ae <osMutexWait+0x42>
  return osOK;
 80051bc:	2400      	movs	r4, #0
 80051be:	e7f6      	b.n	80051ae <osMutexWait+0x42>

080051c0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80051c0:	b510      	push	{r4, lr}
 80051c2:	b082      	sub	sp, #8
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 80051c4:	2300      	movs	r3, #0
 80051c6:	9301      	str	r3, [sp, #4]
 80051c8:	f3ef 8405 	mrs	r4, IPSR
  
  if (inHandlerMode()) {
 80051cc:	b194      	cbz	r4, 80051f4 <osMutexRelease+0x34>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80051ce:	a901      	add	r1, sp, #4
 80051d0:	f000 fa9e 	bl	8005710 <xQueueGiveFromISR>
 80051d4:	2801      	cmp	r0, #1
 80051d6:	d118      	bne.n	800520a <osMutexRelease+0x4a>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 80051d8:	9b01      	ldr	r3, [sp, #4]
 80051da:	b1c3      	cbz	r3, 800520e <osMutexRelease+0x4e>
 80051dc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80051e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051e4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80051e8:	f3bf 8f4f 	dsb	sy
 80051ec:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 80051f0:	2400      	movs	r4, #0
 80051f2:	e007      	b.n	8005204 <osMutexRelease+0x44>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80051f4:	2300      	movs	r3, #0
 80051f6:	461a      	mov	r2, r3
 80051f8:	4619      	mov	r1, r3
 80051fa:	f000 f999 	bl	8005530 <xQueueGenericSend>
  {
    result = osErrorOS;
 80051fe:	2801      	cmp	r0, #1
 8005200:	bf18      	it	ne
 8005202:	24ff      	movne	r4, #255	@ 0xff
  }
  return result;
}
 8005204:	4620      	mov	r0, r4
 8005206:	b002      	add	sp, #8
 8005208:	bd10      	pop	{r4, pc}
      return osErrorOS;
 800520a:	24ff      	movs	r4, #255	@ 0xff
 800520c:	e7fa      	b.n	8005204 <osMutexRelease+0x44>
  osStatus result = osOK;
 800520e:	2400      	movs	r4, #0
 8005210:	e7f8      	b.n	8005204 <osMutexRelease+0x44>

08005212 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005212:	f100 0308 	add.w	r3, r0, #8
 8005216:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005218:	f04f 32ff 	mov.w	r2, #4294967295
 800521c:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800521e:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005220:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005222:	2300      	movs	r3, #0
 8005224:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005226:	4770      	bx	lr

08005228 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005228:	2300      	movs	r3, #0
 800522a:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800522c:	4770      	bx	lr

0800522e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800522e:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005230:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005232:	689a      	ldr	r2, [r3, #8]
 8005234:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005236:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005238:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800523a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800523c:	6803      	ldr	r3, [r0, #0]
 800523e:	3301      	adds	r3, #1
 8005240:	6003      	str	r3, [r0, #0]
}
 8005242:	4770      	bx	lr

08005244 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005244:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005246:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005248:	f1b5 3fff 	cmp.w	r5, #4294967295
 800524c:	d011      	beq.n	8005272 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800524e:	f100 0308 	add.w	r3, r0, #8
 8005252:	461c      	mov	r4, r3
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	42aa      	cmp	r2, r5
 800525a:	d9fa      	bls.n	8005252 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800525c:	6863      	ldr	r3, [r4, #4]
 800525e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005260:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005262:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8005264:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005266:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8005268:	6803      	ldr	r3, [r0, #0]
 800526a:	3301      	adds	r3, #1
 800526c:	6003      	str	r3, [r0, #0]
}
 800526e:	bc30      	pop	{r4, r5}
 8005270:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8005272:	6904      	ldr	r4, [r0, #16]
 8005274:	e7f2      	b.n	800525c <vListInsert+0x18>

08005276 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005276:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005278:	6841      	ldr	r1, [r0, #4]
 800527a:	6882      	ldr	r2, [r0, #8]
 800527c:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800527e:	6841      	ldr	r1, [r0, #4]
 8005280:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005282:	685a      	ldr	r2, [r3, #4]
 8005284:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005286:	bf04      	itt	eq
 8005288:	6882      	ldreq	r2, [r0, #8]
 800528a:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800528c:	2200      	movs	r2, #0
 800528e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	3a01      	subs	r2, #1
 8005294:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005296:	6818      	ldr	r0, [r3, #0]
}
 8005298:	4770      	bx	lr

0800529a <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800529a:	b510      	push	{r4, lr}
 800529c:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800529e:	f001 fa81 	bl	80067a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80052a2:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80052a4:	f001 faa0 	bl	80067e8 <vPortExitCritical>

	return xReturn;
}
 80052a8:	fab4 f084 	clz	r0, r4
 80052ac:	0940      	lsrs	r0, r0, #5
 80052ae:	bd10      	pop	{r4, pc}

080052b0 <prvCopyDataToQueue>:
{
 80052b0:	b570      	push	{r4, r5, r6, lr}
 80052b2:	4604      	mov	r4, r0
 80052b4:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052b6:	6b86      	ldr	r6, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80052b8:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80052ba:	b95a      	cbnz	r2, 80052d4 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80052bc:	6803      	ldr	r3, [r0, #0]
 80052be:	b11b      	cbz	r3, 80052c8 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 80052c0:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80052c2:	3601      	adds	r6, #1
 80052c4:	63a6      	str	r6, [r4, #56]	@ 0x38
}
 80052c6:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80052c8:	6880      	ldr	r0, [r0, #8]
 80052ca:	f001 f945 	bl	8006558 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80052ce:	2300      	movs	r3, #0
 80052d0:	60a3      	str	r3, [r4, #8]
 80052d2:	e7f6      	b.n	80052c2 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 80052d4:	b96d      	cbnz	r5, 80052f2 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80052d6:	6840      	ldr	r0, [r0, #4]
 80052d8:	f002 fcef 	bl	8007cba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80052dc:	6863      	ldr	r3, [r4, #4]
 80052de:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80052e0:	4413      	add	r3, r2
 80052e2:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80052e4:	68a2      	ldr	r2, [r4, #8]
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d319      	bcc.n	800531e <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80052ea:	6823      	ldr	r3, [r4, #0]
 80052ec:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 80052ee:	4628      	mov	r0, r5
 80052f0:	e7e7      	b.n	80052c2 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80052f2:	68c0      	ldr	r0, [r0, #12]
 80052f4:	f002 fce1 	bl	8007cba <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80052f8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80052fa:	4251      	negs	r1, r2
 80052fc:	68e3      	ldr	r3, [r4, #12]
 80052fe:	1a9b      	subs	r3, r3, r2
 8005300:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005302:	6822      	ldr	r2, [r4, #0]
 8005304:	4293      	cmp	r3, r2
 8005306:	d202      	bcs.n	800530e <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005308:	68a3      	ldr	r3, [r4, #8]
 800530a:	440b      	add	r3, r1
 800530c:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800530e:	2d02      	cmp	r5, #2
 8005310:	d001      	beq.n	8005316 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8005312:	2000      	movs	r0, #0
 8005314:	e7d5      	b.n	80052c2 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005316:	b126      	cbz	r6, 8005322 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8005318:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 800531a:	2000      	movs	r0, #0
 800531c:	e7d1      	b.n	80052c2 <prvCopyDataToQueue+0x12>
 800531e:	4628      	mov	r0, r5
 8005320:	e7cf      	b.n	80052c2 <prvCopyDataToQueue+0x12>
 8005322:	2000      	movs	r0, #0
 8005324:	e7cd      	b.n	80052c2 <prvCopyDataToQueue+0x12>

08005326 <prvCopyDataFromQueue>:
{
 8005326:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005328:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800532a:	b16a      	cbz	r2, 8005348 <prvCopyDataFromQueue+0x22>
{
 800532c:	b510      	push	{r4, lr}
 800532e:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005330:	68d9      	ldr	r1, [r3, #12]
 8005332:	4411      	add	r1, r2
 8005334:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005336:	689c      	ldr	r4, [r3, #8]
 8005338:	42a1      	cmp	r1, r4
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800533a:	bf24      	itt	cs
 800533c:	6819      	ldrcs	r1, [r3, #0]
 800533e:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005340:	68d9      	ldr	r1, [r3, #12]
 8005342:	f002 fcba 	bl	8007cba <memcpy>
}
 8005346:	bd10      	pop	{r4, pc}
 8005348:	4770      	bx	lr

0800534a <prvUnlockQueue>:
{
 800534a:	b570      	push	{r4, r5, r6, lr}
 800534c:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 800534e:	f001 fa29 	bl	80067a4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8005352:	f895 4045 	ldrb.w	r4, [r5, #69]	@ 0x45
 8005356:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005358:	2c00      	cmp	r4, #0
 800535a:	dd0f      	ble.n	800537c <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800535c:	f105 0624 	add.w	r6, r5, #36	@ 0x24
 8005360:	e002      	b.n	8005368 <prvUnlockQueue+0x1e>
			--cTxLock;
 8005362:	3c01      	subs	r4, #1
 8005364:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005366:	b14c      	cbz	r4, 800537c <prvUnlockQueue+0x32>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005368:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800536a:	b13b      	cbz	r3, 800537c <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800536c:	4630      	mov	r0, r6
 800536e:	f000 fff7 	bl	8006360 <xTaskRemoveFromEventList>
 8005372:	2800      	cmp	r0, #0
 8005374:	d0f5      	beq.n	8005362 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 8005376:	f001 f885 	bl	8006484 <vTaskMissedYield>
 800537a:	e7f2      	b.n	8005362 <prvUnlockQueue+0x18>
		pxQueue->cTxLock = queueUNLOCKED;
 800537c:	23ff      	movs	r3, #255	@ 0xff
 800537e:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8005382:	f001 fa31 	bl	80067e8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8005386:	f001 fa0d 	bl	80067a4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800538a:	f895 4044 	ldrb.w	r4, [r5, #68]	@ 0x44
 800538e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005390:	2c00      	cmp	r4, #0
 8005392:	dd0f      	ble.n	80053b4 <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005394:	f105 0610 	add.w	r6, r5, #16
 8005398:	e002      	b.n	80053a0 <prvUnlockQueue+0x56>
				--cRxLock;
 800539a:	3c01      	subs	r4, #1
 800539c:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800539e:	b14c      	cbz	r4, 80053b4 <prvUnlockQueue+0x6a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053a0:	692b      	ldr	r3, [r5, #16]
 80053a2:	b13b      	cbz	r3, 80053b4 <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053a4:	4630      	mov	r0, r6
 80053a6:	f000 ffdb 	bl	8006360 <xTaskRemoveFromEventList>
 80053aa:	2800      	cmp	r0, #0
 80053ac:	d0f5      	beq.n	800539a <prvUnlockQueue+0x50>
					vTaskMissedYield();
 80053ae:	f001 f869 	bl	8006484 <vTaskMissedYield>
 80053b2:	e7f2      	b.n	800539a <prvUnlockQueue+0x50>
		pxQueue->cRxLock = queueUNLOCKED;
 80053b4:	23ff      	movs	r3, #255	@ 0xff
 80053b6:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	taskEXIT_CRITICAL();
 80053ba:	f001 fa15 	bl	80067e8 <vPortExitCritical>
}
 80053be:	bd70      	pop	{r4, r5, r6, pc}

080053c0 <xQueueGenericReset>:
{
 80053c0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 80053c2:	b1e0      	cbz	r0, 80053fe <xQueueGenericReset+0x3e>
 80053c4:	460d      	mov	r5, r1
 80053c6:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80053c8:	f001 f9ec 	bl	80067a4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80053cc:	6822      	ldr	r2, [r4, #0]
 80053ce:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80053d0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80053d2:	fb01 f303 	mul.w	r3, r1, r3
 80053d6:	18d0      	adds	r0, r2, r3
 80053d8:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80053da:	2000      	movs	r0, #0
 80053dc:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80053de:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80053e0:	1a5b      	subs	r3, r3, r1
 80053e2:	441a      	add	r2, r3
 80053e4:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80053e6:	23ff      	movs	r3, #255	@ 0xff
 80053e8:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80053ec:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 80053f0:	b9fd      	cbnz	r5, 8005432 <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053f2:	6923      	ldr	r3, [r4, #16]
 80053f4:	b963      	cbnz	r3, 8005410 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 80053f6:	f001 f9f7 	bl	80067e8 <vPortExitCritical>
}
 80053fa:	2001      	movs	r0, #1
 80053fc:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80053fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005402:	f383 8811 	msr	BASEPRI, r3
 8005406:	f3bf 8f6f 	isb	sy
 800540a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800540e:	e7fe      	b.n	800540e <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005410:	f104 0010 	add.w	r0, r4, #16
 8005414:	f000 ffa4 	bl	8006360 <xTaskRemoveFromEventList>
 8005418:	2800      	cmp	r0, #0
 800541a:	d0ec      	beq.n	80053f6 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 800541c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005420:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005424:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005428:	f3bf 8f4f 	dsb	sy
 800542c:	f3bf 8f6f 	isb	sy
 8005430:	e7e1      	b.n	80053f6 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005432:	f104 0010 	add.w	r0, r4, #16
 8005436:	f7ff feec 	bl	8005212 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800543a:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800543e:	f7ff fee8 	bl	8005212 <vListInitialise>
 8005442:	e7d8      	b.n	80053f6 <xQueueGenericReset+0x36>

08005444 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005444:	b940      	cbnz	r0, 8005458 <xQueueGenericCreateStatic+0x14>
 8005446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	e7fe      	b.n	8005456 <xQueueGenericCreateStatic+0x12>
	{
 8005458:	b510      	push	{r4, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	461c      	mov	r4, r3
 800545e:	4603      	mov	r3, r0
		configASSERT( pxStaticQueue != NULL );
 8005460:	b154      	cbz	r4, 8005478 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005462:	b192      	cbz	r2, 800548a <xQueueGenericCreateStatic+0x46>
 8005464:	b9d9      	cbnz	r1, 800549e <xQueueGenericCreateStatic+0x5a>
 8005466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800546a:	f383 8811 	msr	BASEPRI, r3
 800546e:	f3bf 8f6f 	isb	sy
 8005472:	f3bf 8f4f 	dsb	sy
 8005476:	e7fe      	b.n	8005476 <xQueueGenericCreateStatic+0x32>
 8005478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800547c:	f383 8811 	msr	BASEPRI, r3
 8005480:	f3bf 8f6f 	isb	sy
 8005484:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8005488:	e7fe      	b.n	8005488 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800548a:	b321      	cbz	r1, 80054d6 <xQueueGenericCreateStatic+0x92>
 800548c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005490:	f383 8811 	msr	BASEPRI, r3
 8005494:	f3bf 8f6f 	isb	sy
 8005498:	f3bf 8f4f 	dsb	sy
 800549c:	e7fe      	b.n	800549c <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800549e:	2048      	movs	r0, #72	@ 0x48
 80054a0:	9001      	str	r0, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80054a2:	9801      	ldr	r0, [sp, #4]
 80054a4:	2848      	cmp	r0, #72	@ 0x48
 80054a6:	d008      	beq.n	80054ba <xQueueGenericCreateStatic+0x76>
 80054a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ac:	f383 8811 	msr	BASEPRI, r3
 80054b0:	f3bf 8f6f 	isb	sy
 80054b4:	f3bf 8f4f 	dsb	sy
 80054b8:	e7fe      	b.n	80054b8 <xQueueGenericCreateStatic+0x74>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80054ba:	9801      	ldr	r0, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80054bc:	2001      	movs	r0, #1
 80054be:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
 80054c2:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80054c4:	63e3      	str	r3, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80054c6:	6421      	str	r1, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80054c8:	4601      	mov	r1, r0
 80054ca:	4620      	mov	r0, r4
 80054cc:	f7ff ff78 	bl	80053c0 <xQueueGenericReset>
	}
 80054d0:	4620      	mov	r0, r4
 80054d2:	b002      	add	sp, #8
 80054d4:	bd10      	pop	{r4, pc}
			volatile size_t xSize = sizeof( StaticQueue_t );
 80054d6:	2248      	movs	r2, #72	@ 0x48
 80054d8:	9201      	str	r2, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80054da:	9a01      	ldr	r2, [sp, #4]
 80054dc:	2a48      	cmp	r2, #72	@ 0x48
 80054de:	d1e3      	bne.n	80054a8 <xQueueGenericCreateStatic+0x64>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80054e0:	9a01      	ldr	r2, [sp, #4]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80054e2:	4622      	mov	r2, r4
 80054e4:	e7ea      	b.n	80054bc <xQueueGenericCreateStatic+0x78>

080054e6 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80054e6:	b940      	cbnz	r0, 80054fa <xQueueGenericCreate+0x14>
 80054e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ec:	f383 8811 	msr	BASEPRI, r3
 80054f0:	f3bf 8f6f 	isb	sy
 80054f4:	f3bf 8f4f 	dsb	sy
 80054f8:	e7fe      	b.n	80054f8 <xQueueGenericCreate+0x12>
	{
 80054fa:	b570      	push	{r4, r5, r6, lr}
 80054fc:	460c      	mov	r4, r1
 80054fe:	4606      	mov	r6, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005500:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005504:	3048      	adds	r0, #72	@ 0x48
 8005506:	f001 fad3 	bl	8006ab0 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800550a:	4605      	mov	r5, r0
 800550c:	b160      	cbz	r0, 8005528 <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800550e:	2300      	movs	r3, #0
 8005510:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8005514:	b154      	cbz	r4, 800552c <xQueueGenericCreate+0x46>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005516:	f100 0348 	add.w	r3, r0, #72	@ 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800551a:	602b      	str	r3, [r5, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800551c:	63ee      	str	r6, [r5, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800551e:	642c      	str	r4, [r5, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005520:	2101      	movs	r1, #1
 8005522:	4628      	mov	r0, r5
 8005524:	f7ff ff4c 	bl	80053c0 <xQueueGenericReset>
	}
 8005528:	4628      	mov	r0, r5
 800552a:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800552c:	4603      	mov	r3, r0
 800552e:	e7f4      	b.n	800551a <xQueueGenericCreate+0x34>

08005530 <xQueueGenericSend>:
{
 8005530:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005534:	b085      	sub	sp, #20
 8005536:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8005538:	b188      	cbz	r0, 800555e <xQueueGenericSend+0x2e>
 800553a:	460e      	mov	r6, r1
 800553c:	461d      	mov	r5, r3
 800553e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005540:	b1b1      	cbz	r1, 8005570 <xQueueGenericSend+0x40>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005542:	2d02      	cmp	r5, #2
 8005544:	d120      	bne.n	8005588 <xQueueGenericSend+0x58>
 8005546:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005548:	2b01      	cmp	r3, #1
 800554a:	d01d      	beq.n	8005588 <xQueueGenericSend+0x58>
 800554c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005550:	f383 8811 	msr	BASEPRI, r3
 8005554:	f3bf 8f6f 	isb	sy
 8005558:	f3bf 8f4f 	dsb	sy
 800555c:	e7fe      	b.n	800555c <xQueueGenericSend+0x2c>
 800555e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005562:	f383 8811 	msr	BASEPRI, r3
 8005566:	f3bf 8f6f 	isb	sy
 800556a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800556e:	e7fe      	b.n	800556e <xQueueGenericSend+0x3e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005570:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005572:	2b00      	cmp	r3, #0
 8005574:	d0e5      	beq.n	8005542 <xQueueGenericSend+0x12>
 8005576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800557a:	f383 8811 	msr	BASEPRI, r3
 800557e:	f3bf 8f6f 	isb	sy
 8005582:	f3bf 8f4f 	dsb	sy
 8005586:	e7fe      	b.n	8005586 <xQueueGenericSend+0x56>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005588:	f000 ff82 	bl	8006490 <xTaskGetSchedulerState>
 800558c:	4680      	mov	r8, r0
 800558e:	b950      	cbnz	r0, 80055a6 <xQueueGenericSend+0x76>
 8005590:	9b01      	ldr	r3, [sp, #4]
 8005592:	b153      	cbz	r3, 80055aa <xQueueGenericSend+0x7a>
 8005594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005598:	f383 8811 	msr	BASEPRI, r3
 800559c:	f3bf 8f6f 	isb	sy
 80055a0:	f3bf 8f4f 	dsb	sy
 80055a4:	e7fe      	b.n	80055a4 <xQueueGenericSend+0x74>
 80055a6:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 80055aa:	2700      	movs	r7, #0
 80055ac:	e037      	b.n	800561e <xQueueGenericSend+0xee>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80055ae:	462a      	mov	r2, r5
 80055b0:	4631      	mov	r1, r6
 80055b2:	4620      	mov	r0, r4
 80055b4:	f7ff fe7c 	bl	80052b0 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055b8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80055ba:	b983      	cbnz	r3, 80055de <xQueueGenericSend+0xae>
					else if( xYieldRequired != pdFALSE )
 80055bc:	b148      	cbz	r0, 80055d2 <xQueueGenericSend+0xa2>
						queueYIELD_IF_USING_PREEMPTION();
 80055be:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80055c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055c6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80055ca:	f3bf 8f4f 	dsb	sy
 80055ce:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80055d2:	f001 f909 	bl	80067e8 <vPortExitCritical>
				return pdPASS;
 80055d6:	2001      	movs	r0, #1
}
 80055d8:	b005      	add	sp, #20
 80055da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055de:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80055e2:	f000 febd 	bl	8006360 <xTaskRemoveFromEventList>
 80055e6:	2800      	cmp	r0, #0
 80055e8:	d0f3      	beq.n	80055d2 <xQueueGenericSend+0xa2>
							queueYIELD_IF_USING_PREEMPTION();
 80055ea:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80055ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055f2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80055f6:	f3bf 8f4f 	dsb	sy
 80055fa:	f3bf 8f6f 	isb	sy
 80055fe:	e7e8      	b.n	80055d2 <xQueueGenericSend+0xa2>
					taskEXIT_CRITICAL();
 8005600:	f001 f8f2 	bl	80067e8 <vPortExitCritical>
					return errQUEUE_FULL;
 8005604:	2000      	movs	r0, #0
 8005606:	e7e7      	b.n	80055d8 <xQueueGenericSend+0xa8>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005608:	a802      	add	r0, sp, #8
 800560a:	f000 feed 	bl	80063e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800560e:	e014      	b.n	800563a <xQueueGenericSend+0x10a>
				prvUnlockQueue( pxQueue );
 8005610:	4620      	mov	r0, r4
 8005612:	f7ff fe9a 	bl	800534a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005616:	f000 fd27 	bl	8006068 <xTaskResumeAll>
 800561a:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 800561e:	f001 f8c1 	bl	80067a4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005622:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005624:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005626:	429a      	cmp	r2, r3
 8005628:	d3c1      	bcc.n	80055ae <xQueueGenericSend+0x7e>
 800562a:	2d02      	cmp	r5, #2
 800562c:	d0bf      	beq.n	80055ae <xQueueGenericSend+0x7e>
				if( xTicksToWait == ( TickType_t ) 0 )
 800562e:	9b01      	ldr	r3, [sp, #4]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d0e5      	beq.n	8005600 <xQueueGenericSend+0xd0>
				else if( xEntryTimeSet == pdFALSE )
 8005634:	f1b8 0f00 	cmp.w	r8, #0
 8005638:	d0e6      	beq.n	8005608 <xQueueGenericSend+0xd8>
		taskEXIT_CRITICAL();
 800563a:	f001 f8d5 	bl	80067e8 <vPortExitCritical>
		vTaskSuspendAll();
 800563e:	f000 fc6f 	bl	8005f20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005642:	f001 f8af 	bl	80067a4 <vPortEnterCritical>
 8005646:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800564a:	b252      	sxtb	r2, r2
 800564c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005650:	bf08      	it	eq
 8005652:	f884 7044 	strbeq.w	r7, [r4, #68]	@ 0x44
 8005656:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800565a:	b252      	sxtb	r2, r2
 800565c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005660:	bf08      	it	eq
 8005662:	f884 7045 	strbeq.w	r7, [r4, #69]	@ 0x45
 8005666:	f001 f8bf 	bl	80067e8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800566a:	a901      	add	r1, sp, #4
 800566c:	a802      	add	r0, sp, #8
 800566e:	f000 fec7 	bl	8006400 <xTaskCheckForTimeOut>
 8005672:	bb00      	cbnz	r0, 80056b6 <xQueueGenericSend+0x186>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005674:	f001 f896 	bl	80067a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005678:	f8d4 9038 	ldr.w	r9, [r4, #56]	@ 0x38
 800567c:	f8d4 803c 	ldr.w	r8, [r4, #60]	@ 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8005680:	f001 f8b2 	bl	80067e8 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005684:	45c1      	cmp	r9, r8
 8005686:	d1c3      	bne.n	8005610 <xQueueGenericSend+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005688:	9901      	ldr	r1, [sp, #4]
 800568a:	f104 0010 	add.w	r0, r4, #16
 800568e:	f000 fe4f 	bl	8006330 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005692:	4620      	mov	r0, r4
 8005694:	f7ff fe59 	bl	800534a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005698:	f000 fce6 	bl	8006068 <xTaskResumeAll>
 800569c:	2800      	cmp	r0, #0
 800569e:	d1bc      	bne.n	800561a <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
 80056a0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80056a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056a8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80056ac:	f3bf 8f4f 	dsb	sy
 80056b0:	f3bf 8f6f 	isb	sy
 80056b4:	e7b1      	b.n	800561a <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
 80056b6:	4620      	mov	r0, r4
 80056b8:	f7ff fe47 	bl	800534a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80056bc:	f000 fcd4 	bl	8006068 <xTaskResumeAll>
			return errQUEUE_FULL;
 80056c0:	2000      	movs	r0, #0
 80056c2:	e789      	b.n	80055d8 <xQueueGenericSend+0xa8>

080056c4 <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 80056c4:	b148      	cbz	r0, 80056da <prvInitialiseMutex+0x16>
	{
 80056c6:	b508      	push	{r3, lr}
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80056c8:	2100      	movs	r1, #0
 80056ca:	6081      	str	r1, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80056cc:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80056ce:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80056d0:	460b      	mov	r3, r1
 80056d2:	460a      	mov	r2, r1
 80056d4:	f7ff ff2c 	bl	8005530 <xQueueGenericSend>
	}
 80056d8:	bd08      	pop	{r3, pc}
 80056da:	4770      	bx	lr

080056dc <xQueueCreateMutex>:
	{
 80056dc:	b510      	push	{r4, lr}
 80056de:	4602      	mov	r2, r0
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80056e0:	2100      	movs	r1, #0
 80056e2:	2001      	movs	r0, #1
 80056e4:	f7ff feff 	bl	80054e6 <xQueueGenericCreate>
 80056e8:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80056ea:	f7ff ffeb 	bl	80056c4 <prvInitialiseMutex>
	}
 80056ee:	4620      	mov	r0, r4
 80056f0:	bd10      	pop	{r4, pc}

080056f2 <xQueueCreateMutexStatic>:
	{
 80056f2:	b510      	push	{r4, lr}
 80056f4:	b082      	sub	sp, #8
 80056f6:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80056f8:	9000      	str	r0, [sp, #0]
 80056fa:	2200      	movs	r2, #0
 80056fc:	4611      	mov	r1, r2
 80056fe:	2001      	movs	r0, #1
 8005700:	f7ff fea0 	bl	8005444 <xQueueGenericCreateStatic>
 8005704:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005706:	f7ff ffdd 	bl	80056c4 <prvInitialiseMutex>
	}
 800570a:	4620      	mov	r0, r4
 800570c:	b002      	add	sp, #8
 800570e:	bd10      	pop	{r4, pc}

08005710 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8005710:	b168      	cbz	r0, 800572e <xQueueGiveFromISR+0x1e>
{
 8005712:	b570      	push	{r4, r5, r6, lr}
 8005714:	460c      	mov	r4, r1
 8005716:	4605      	mov	r5, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8005718:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800571a:	b18b      	cbz	r3, 8005740 <xQueueGiveFromISR+0x30>
 800571c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005720:	f383 8811 	msr	BASEPRI, r3
 8005724:	f3bf 8f6f 	isb	sy
 8005728:	f3bf 8f4f 	dsb	sy
 800572c:	e7fe      	b.n	800572c <xQueueGiveFromISR+0x1c>
 800572e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005732:	f383 8811 	msr	BASEPRI, r3
 8005736:	f3bf 8f6f 	isb	sy
 800573a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800573e:	e7fe      	b.n	800573e <xQueueGiveFromISR+0x2e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005740:	6803      	ldr	r3, [r0, #0]
 8005742:	b1eb      	cbz	r3, 8005780 <xQueueGiveFromISR+0x70>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005744:	f001 f956 	bl	80069f4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005748:	f3ef 8611 	mrs	r6, BASEPRI
 800574c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005750:	f383 8811 	msr	BASEPRI, r3
 8005754:	f3bf 8f6f 	isb	sy
 8005758:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800575c:	6baa      	ldr	r2, [r5, #56]	@ 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 800575e:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8005760:	4293      	cmp	r3, r2
 8005762:	d926      	bls.n	80057b2 <xQueueGiveFromISR+0xa2>
			const int8_t cTxLock = pxQueue->cTxLock;
 8005764:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 8005768:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800576a:	3201      	adds	r2, #1
 800576c:	63aa      	str	r2, [r5, #56]	@ 0x38
			if( cTxLock == queueUNLOCKED )
 800576e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005772:	d011      	beq.n	8005798 <xQueueGiveFromISR+0x88>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005774:	3301      	adds	r3, #1
 8005776:	b25b      	sxtb	r3, r3
 8005778:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 800577c:	2001      	movs	r0, #1
 800577e:	e019      	b.n	80057b4 <xQueueGiveFromISR+0xa4>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005780:	6883      	ldr	r3, [r0, #8]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d0de      	beq.n	8005744 <xQueueGiveFromISR+0x34>
	__asm volatile
 8005786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578a:	f383 8811 	msr	BASEPRI, r3
 800578e:	f3bf 8f6f 	isb	sy
 8005792:	f3bf 8f4f 	dsb	sy
 8005796:	e7fe      	b.n	8005796 <xQueueGiveFromISR+0x86>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005798:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800579a:	b90b      	cbnz	r3, 80057a0 <xQueueGiveFromISR+0x90>
			xReturn = pdPASS;
 800579c:	2001      	movs	r0, #1
 800579e:	e009      	b.n	80057b4 <xQueueGiveFromISR+0xa4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057a0:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 80057a4:	f000 fddc 	bl	8006360 <xTaskRemoveFromEventList>
 80057a8:	b138      	cbz	r0, 80057ba <xQueueGiveFromISR+0xaa>
							if( pxHigherPriorityTaskWoken != NULL )
 80057aa:	b144      	cbz	r4, 80057be <xQueueGiveFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80057ac:	2001      	movs	r0, #1
 80057ae:	6020      	str	r0, [r4, #0]
 80057b0:	e000      	b.n	80057b4 <xQueueGiveFromISR+0xa4>
			xReturn = errQUEUE_FULL;
 80057b2:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80057b4:	f386 8811 	msr	BASEPRI, r6
}
 80057b8:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdPASS;
 80057ba:	2001      	movs	r0, #1
 80057bc:	e7fa      	b.n	80057b4 <xQueueGiveFromISR+0xa4>
 80057be:	2001      	movs	r0, #1
 80057c0:	e7f8      	b.n	80057b4 <xQueueGiveFromISR+0xa4>

080057c2 <xQueueSemaphoreTake>:
{
 80057c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057c4:	b085      	sub	sp, #20
 80057c6:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 80057c8:	b158      	cbz	r0, 80057e2 <xQueueSemaphoreTake+0x20>
 80057ca:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 80057cc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80057ce:	b18b      	cbz	r3, 80057f4 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80057d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057d4:	f383 8811 	msr	BASEPRI, r3
 80057d8:	f3bf 8f6f 	isb	sy
 80057dc:	f3bf 8f4f 	dsb	sy
 80057e0:	e7fe      	b.n	80057e0 <xQueueSemaphoreTake+0x1e>
 80057e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e6:	f383 8811 	msr	BASEPRI, r3
 80057ea:	f3bf 8f6f 	isb	sy
 80057ee:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 80057f2:	e7fe      	b.n	80057f2 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057f4:	f000 fe4c 	bl	8006490 <xTaskGetSchedulerState>
 80057f8:	4607      	mov	r7, r0
 80057fa:	b950      	cbnz	r0, 8005812 <xQueueSemaphoreTake+0x50>
 80057fc:	9b01      	ldr	r3, [sp, #4]
 80057fe:	b163      	cbz	r3, 800581a <xQueueSemaphoreTake+0x58>
 8005800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005804:	f383 8811 	msr	BASEPRI, r3
 8005808:	f3bf 8f6f 	isb	sy
 800580c:	f3bf 8f4f 	dsb	sy
 8005810:	e7fe      	b.n	8005810 <xQueueSemaphoreTake+0x4e>
 8005812:	2600      	movs	r6, #0
 8005814:	4637      	mov	r7, r6
		prvLockQueue( pxQueue );
 8005816:	2500      	movs	r5, #0
 8005818:	e04d      	b.n	80058b6 <xQueueSemaphoreTake+0xf4>
 800581a:	4606      	mov	r6, r0
 800581c:	e7fb      	b.n	8005816 <xQueueSemaphoreTake+0x54>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800581e:	3b01      	subs	r3, #1
 8005820:	63a3      	str	r3, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	b13b      	cbz	r3, 8005836 <xQueueSemaphoreTake+0x74>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005826:	6923      	ldr	r3, [r4, #16]
 8005828:	b94b      	cbnz	r3, 800583e <xQueueSemaphoreTake+0x7c>
				taskEXIT_CRITICAL();
 800582a:	f000 ffdd 	bl	80067e8 <vPortExitCritical>
				return pdPASS;
 800582e:	2601      	movs	r6, #1
}
 8005830:	4630      	mov	r0, r6
 8005832:	b005      	add	sp, #20
 8005834:	bdf0      	pop	{r4, r5, r6, r7, pc}
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005836:	f000 ff41 	bl	80066bc <pvTaskIncrementMutexHeldCount>
 800583a:	60a0      	str	r0, [r4, #8]
 800583c:	e7f3      	b.n	8005826 <xQueueSemaphoreTake+0x64>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800583e:	f104 0010 	add.w	r0, r4, #16
 8005842:	f000 fd8d 	bl	8006360 <xTaskRemoveFromEventList>
 8005846:	2800      	cmp	r0, #0
 8005848:	d0ef      	beq.n	800582a <xQueueSemaphoreTake+0x68>
						queueYIELD_IF_USING_PREEMPTION();
 800584a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800584e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005852:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005856:	f3bf 8f4f 	dsb	sy
 800585a:	f3bf 8f6f 	isb	sy
 800585e:	e7e4      	b.n	800582a <xQueueSemaphoreTake+0x68>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005860:	b146      	cbz	r6, 8005874 <xQueueSemaphoreTake+0xb2>
 8005862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005866:	f383 8811 	msr	BASEPRI, r3
 800586a:	f3bf 8f6f 	isb	sy
 800586e:	f3bf 8f4f 	dsb	sy
 8005872:	e7fe      	b.n	8005872 <xQueueSemaphoreTake+0xb0>
					taskEXIT_CRITICAL();
 8005874:	f000 ffb8 	bl	80067e8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8005878:	e7da      	b.n	8005830 <xQueueSemaphoreTake+0x6e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800587a:	a802      	add	r0, sp, #8
 800587c:	f000 fdb4 	bl	80063e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005880:	e023      	b.n	80058ca <xQueueSemaphoreTake+0x108>
						taskENTER_CRITICAL();
 8005882:	f000 ff8f 	bl	80067a4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005886:	68a0      	ldr	r0, [r4, #8]
 8005888:	f000 fe12 	bl	80064b0 <xTaskPriorityInherit>
 800588c:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 800588e:	f000 ffab 	bl	80067e8 <vPortExitCritical>
 8005892:	e040      	b.n	8005916 <xQueueSemaphoreTake+0x154>
				prvUnlockQueue( pxQueue );
 8005894:	4620      	mov	r0, r4
 8005896:	f7ff fd58 	bl	800534a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800589a:	f000 fbe5 	bl	8006068 <xTaskResumeAll>
 800589e:	e009      	b.n	80058b4 <xQueueSemaphoreTake+0xf2>
			prvUnlockQueue( pxQueue );
 80058a0:	4620      	mov	r0, r4
 80058a2:	f7ff fd52 	bl	800534a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80058a6:	f000 fbdf 	bl	8006068 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058aa:	4620      	mov	r0, r4
 80058ac:	f7ff fcf5 	bl	800529a <prvIsQueueEmpty>
 80058b0:	2800      	cmp	r0, #0
 80058b2:	d147      	bne.n	8005944 <xQueueSemaphoreTake+0x182>
 80058b4:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 80058b6:	f000 ff75 	bl	80067a4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80058ba:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d1ae      	bne.n	800581e <xQueueSemaphoreTake+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 80058c0:	9b01      	ldr	r3, [sp, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d0cc      	beq.n	8005860 <xQueueSemaphoreTake+0x9e>
				else if( xEntryTimeSet == pdFALSE )
 80058c6:	2f00      	cmp	r7, #0
 80058c8:	d0d7      	beq.n	800587a <xQueueSemaphoreTake+0xb8>
		taskEXIT_CRITICAL();
 80058ca:	f000 ff8d 	bl	80067e8 <vPortExitCritical>
		vTaskSuspendAll();
 80058ce:	f000 fb27 	bl	8005f20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80058d2:	f000 ff67 	bl	80067a4 <vPortEnterCritical>
 80058d6:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80058da:	b25b      	sxtb	r3, r3
 80058dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e0:	bf08      	it	eq
 80058e2:	f884 5044 	strbeq.w	r5, [r4, #68]	@ 0x44
 80058e6:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80058ea:	b25b      	sxtb	r3, r3
 80058ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f0:	bf08      	it	eq
 80058f2:	f884 5045 	strbeq.w	r5, [r4, #69]	@ 0x45
 80058f6:	f000 ff77 	bl	80067e8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80058fa:	a901      	add	r1, sp, #4
 80058fc:	a802      	add	r0, sp, #8
 80058fe:	f000 fd7f 	bl	8006400 <xTaskCheckForTimeOut>
 8005902:	2800      	cmp	r0, #0
 8005904:	d1cc      	bne.n	80058a0 <xQueueSemaphoreTake+0xde>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005906:	4620      	mov	r0, r4
 8005908:	f7ff fcc7 	bl	800529a <prvIsQueueEmpty>
 800590c:	2800      	cmp	r0, #0
 800590e:	d0c1      	beq.n	8005894 <xQueueSemaphoreTake+0xd2>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005910:	6823      	ldr	r3, [r4, #0]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0b5      	beq.n	8005882 <xQueueSemaphoreTake+0xc0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005916:	9901      	ldr	r1, [sp, #4]
 8005918:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800591c:	f000 fd08 	bl	8006330 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005920:	4620      	mov	r0, r4
 8005922:	f7ff fd12 	bl	800534a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005926:	f000 fb9f 	bl	8006068 <xTaskResumeAll>
 800592a:	2800      	cmp	r0, #0
 800592c:	d1c2      	bne.n	80058b4 <xQueueSemaphoreTake+0xf2>
					portYIELD_WITHIN_API();
 800592e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005932:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005936:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800593a:	f3bf 8f4f 	dsb	sy
 800593e:	f3bf 8f6f 	isb	sy
 8005942:	e7b7      	b.n	80058b4 <xQueueSemaphoreTake+0xf2>
					if( xInheritanceOccurred != pdFALSE )
 8005944:	2e00      	cmp	r6, #0
 8005946:	f43f af73 	beq.w	8005830 <xQueueSemaphoreTake+0x6e>
						taskENTER_CRITICAL();
 800594a:	f000 ff2b 	bl	80067a4 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800594e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005950:	b119      	cbz	r1, 800595a <xQueueSemaphoreTake+0x198>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005952:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005954:	6819      	ldr	r1, [r3, #0]
 8005956:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800595a:	68a0      	ldr	r0, [r4, #8]
 800595c:	f000 fe54 	bl	8006608 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8005960:	f000 ff42 	bl	80067e8 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8005964:	2600      	movs	r6, #0
 8005966:	e763      	b.n	8005830 <xQueueSemaphoreTake+0x6e>

08005968 <xQueueReceiveFromISR>:
{
 8005968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800596c:	b1b0      	cbz	r0, 800599c <xQueueReceiveFromISR+0x34>
 800596e:	460d      	mov	r5, r1
 8005970:	4690      	mov	r8, r2
 8005972:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005974:	b1d9      	cbz	r1, 80059ae <xQueueReceiveFromISR+0x46>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005976:	f001 f83d 	bl	80069f4 <vPortValidateInterruptPriority>
	__asm volatile
 800597a:	f3ef 8711 	mrs	r7, BASEPRI
 800597e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005982:	f383 8811 	msr	BASEPRI, r3
 8005986:	f3bf 8f6f 	isb	sy
 800598a:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800598e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005990:	b9ce      	cbnz	r6, 80059c6 <xQueueReceiveFromISR+0x5e>
			xReturn = pdFAIL;
 8005992:	2000      	movs	r0, #0
	__asm volatile
 8005994:	f387 8811 	msr	BASEPRI, r7
}
 8005998:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 800599c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059a0:	f383 8811 	msr	BASEPRI, r3
 80059a4:	f3bf 8f6f 	isb	sy
 80059a8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80059ac:	e7fe      	b.n	80059ac <xQueueReceiveFromISR+0x44>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80059ae:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d0e0      	beq.n	8005976 <xQueueReceiveFromISR+0xe>
 80059b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b8:	f383 8811 	msr	BASEPRI, r3
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	f3bf 8f4f 	dsb	sy
 80059c4:	e7fe      	b.n	80059c4 <xQueueReceiveFromISR+0x5c>
			const int8_t cRxLock = pxQueue->cRxLock;
 80059c6:	f894 9044 	ldrb.w	r9, [r4, #68]	@ 0x44
 80059ca:	fa4f f989 	sxtb.w	r9, r9
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80059ce:	4629      	mov	r1, r5
 80059d0:	4620      	mov	r0, r4
 80059d2:	f7ff fca8 	bl	8005326 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80059d6:	1e73      	subs	r3, r6, #1
 80059d8:	63a3      	str	r3, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 80059da:	f1b9 3fff 	cmp.w	r9, #4294967295
 80059de:	d006      	beq.n	80059ee <xQueueReceiveFromISR+0x86>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80059e0:	f109 0301 	add.w	r3, r9, #1
 80059e4:	b25b      	sxtb	r3, r3
 80059e6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 80059ea:	2001      	movs	r0, #1
 80059ec:	e7d2      	b.n	8005994 <xQueueReceiveFromISR+0x2c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059ee:	6923      	ldr	r3, [r4, #16]
 80059f0:	b90b      	cbnz	r3, 80059f6 <xQueueReceiveFromISR+0x8e>
			xReturn = pdPASS;
 80059f2:	2001      	movs	r0, #1
 80059f4:	e7ce      	b.n	8005994 <xQueueReceiveFromISR+0x2c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059f6:	f104 0010 	add.w	r0, r4, #16
 80059fa:	f000 fcb1 	bl	8006360 <xTaskRemoveFromEventList>
 80059fe:	b130      	cbz	r0, 8005a0e <xQueueReceiveFromISR+0xa6>
						if( pxHigherPriorityTaskWoken != NULL )
 8005a00:	f1b8 0f00 	cmp.w	r8, #0
 8005a04:	d005      	beq.n	8005a12 <xQueueReceiveFromISR+0xaa>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005a06:	2001      	movs	r0, #1
 8005a08:	f8c8 0000 	str.w	r0, [r8]
 8005a0c:	e7c2      	b.n	8005994 <xQueueReceiveFromISR+0x2c>
			xReturn = pdPASS;
 8005a0e:	2001      	movs	r0, #1
 8005a10:	e7c0      	b.n	8005994 <xQueueReceiveFromISR+0x2c>
 8005a12:	2001      	movs	r0, #1
 8005a14:	e7be      	b.n	8005994 <xQueueReceiveFromISR+0x2c>
	...

08005a18 <prvTaskIsTaskSuspended>:

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8005a18:	b128      	cbz	r0, 8005a26 <prvTaskIsTaskSuspended+0xe>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005a1a:	6941      	ldr	r1, [r0, #20]
 8005a1c:	4a0b      	ldr	r2, [pc, #44]	@ (8005a4c <prvTaskIsTaskSuspended+0x34>)
 8005a1e:	4291      	cmp	r1, r2
 8005a20:	d00a      	beq.n	8005a38 <prvTaskIsTaskSuspended+0x20>
	BaseType_t xReturn = pdFALSE;
 8005a22:	2000      	movs	r0, #0
 8005a24:	4770      	bx	lr
 8005a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a2a:	f383 8811 	msr	BASEPRI, r3
 8005a2e:	f3bf 8f6f 	isb	sy
 8005a32:	f3bf 8f4f 	dsb	sy
		configASSERT( xTask );
 8005a36:	e7fe      	b.n	8005a36 <prvTaskIsTaskSuspended+0x1e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8005a38:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8005a3a:	4b05      	ldr	r3, [pc, #20]	@ (8005a50 <prvTaskIsTaskSuspended+0x38>)
 8005a3c:	4298      	cmp	r0, r3
 8005a3e:	d003      	beq.n	8005a48 <prvTaskIsTaskSuspended+0x30>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8005a40:	fab0 f080 	clz	r0, r0
 8005a44:	0940      	lsrs	r0, r0, #5
 8005a46:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 8005a48:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8005a4a:	4770      	bx	lr
 8005a4c:	2000090c 	.word	0x2000090c
 8005a50:	20000938 	.word	0x20000938

08005a54 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a54:	4b08      	ldr	r3, [pc, #32]	@ (8005a78 <prvResetNextTaskUnblockTime+0x24>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	b923      	cbnz	r3, 8005a66 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a5c:	4b07      	ldr	r3, [pc, #28]	@ (8005a7c <prvResetNextTaskUnblockTime+0x28>)
 8005a5e:	f04f 32ff 	mov.w	r2, #4294967295
 8005a62:	601a      	str	r2, [r3, #0]
 8005a64:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a66:	4b04      	ldr	r3, [pc, #16]	@ (8005a78 <prvResetNextTaskUnblockTime+0x24>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	685a      	ldr	r2, [r3, #4]
 8005a70:	4b02      	ldr	r3, [pc, #8]	@ (8005a7c <prvResetNextTaskUnblockTime+0x28>)
 8005a72:	601a      	str	r2, [r3, #0]
	}
}
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	20000950 	.word	0x20000950
 8005a7c:	200008e8 	.word	0x200008e8

08005a80 <prvInitialiseNewTask>:
{
 8005a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a84:	4606      	mov	r6, r0
 8005a86:	461f      	mov	r7, r3
 8005a88:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 8005a8c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005a8e:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8005a92:	3a01      	subs	r2, #1
 8005a94:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8005a96:	eb05 0582 	add.w	r5, r5, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005a9a:	f025 0507 	bic.w	r5, r5, #7
	if( pcName != NULL )
 8005a9e:	2900      	cmp	r1, #0
 8005aa0:	d037      	beq.n	8005b12 <prvInitialiseNewTask+0x92>
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	f101 3cff 	add.w	ip, r1, #4294967295
 8005aa8:	f104 0e33 	add.w	lr, r4, #51	@ 0x33
 8005aac:	330f      	adds	r3, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005aae:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 8005ab2:	f80e 2f01 	strb.w	r2, [lr, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8005ab6:	b10a      	cbz	r2, 8005abc <prvInitialiseNewTask+0x3c>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ab8:	459c      	cmp	ip, r3
 8005aba:	d1f8      	bne.n	8005aae <prvInitialiseNewTask+0x2e>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005abc:	2300      	movs	r3, #0
 8005abe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ac2:	9b08      	ldr	r3, [sp, #32]
 8005ac4:	2b06      	cmp	r3, #6
 8005ac6:	bf28      	it	cs
 8005ac8:	2306      	movcs	r3, #6
 8005aca:	4699      	mov	r9, r3
	pxNewTCB->uxPriority = uxPriority;
 8005acc:	62e3      	str	r3, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8005ace:	6463      	str	r3, [r4, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005ad0:	f04f 0a00 	mov.w	sl, #0
 8005ad4:	f8c4 a048 	str.w	sl, [r4, #72]	@ 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ad8:	1d20      	adds	r0, r4, #4
 8005ada:	f7ff fba5 	bl	8005228 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005ade:	f104 0018 	add.w	r0, r4, #24
 8005ae2:	f7ff fba1 	bl	8005228 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005ae6:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ae8:	f1c9 0307 	rsb	r3, r9, #7
 8005aec:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005aee:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8005af0:	f8c4 a04c 	str.w	sl, [r4, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005af4:	f884 a050 	strb.w	sl, [r4, #80]	@ 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005af8:	463a      	mov	r2, r7
 8005afa:	4631      	mov	r1, r6
 8005afc:	4628      	mov	r0, r5
 8005afe:	f000 fe29 	bl	8006754 <pxPortInitialiseStack>
 8005b02:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8005b04:	f1b8 0f00 	cmp.w	r8, #0
 8005b08:	d001      	beq.n	8005b0e <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b0a:	f8c8 4000 	str.w	r4, [r8]
}
 8005b0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005b12:	2300      	movs	r3, #0
 8005b14:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8005b18:	e7d3      	b.n	8005ac2 <prvInitialiseNewTask+0x42>
	...

08005b1c <prvAddNewTaskToReadyList>:
{
 8005b1c:	b570      	push	{r4, r5, r6, lr}
 8005b1e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8005b20:	f000 fe40 	bl	80067a4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8005b24:	4a2f      	ldr	r2, [pc, #188]	@ (8005be4 <prvAddNewTaskToReadyList+0xc8>)
 8005b26:	6813      	ldr	r3, [r2, #0]
 8005b28:	3301      	adds	r3, #1
 8005b2a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005b2c:	4b2e      	ldr	r3, [pc, #184]	@ (8005be8 <prvAddNewTaskToReadyList+0xcc>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d033      	beq.n	8005b9c <prvAddNewTaskToReadyList+0x80>
			if( xSchedulerRunning == pdFALSE )
 8005b34:	4b2d      	ldr	r3, [pc, #180]	@ (8005bec <prvAddNewTaskToReadyList+0xd0>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	b93b      	cbnz	r3, 8005b4a <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005b3a:	4b2b      	ldr	r3, [pc, #172]	@ (8005be8 <prvAddNewTaskToReadyList+0xcc>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b40:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005b42:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8005b44:	bf9c      	itt	ls
 8005b46:	4b28      	ldrls	r3, [pc, #160]	@ (8005be8 <prvAddNewTaskToReadyList+0xcc>)
 8005b48:	601c      	strls	r4, [r3, #0]
		uxTaskNumber++;
 8005b4a:	4a29      	ldr	r2, [pc, #164]	@ (8005bf0 <prvAddNewTaskToReadyList+0xd4>)
 8005b4c:	6813      	ldr	r3, [r2, #0]
 8005b4e:	3301      	adds	r3, #1
 8005b50:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8005b52:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005b54:	4a27      	ldr	r2, [pc, #156]	@ (8005bf4 <prvAddNewTaskToReadyList+0xd8>)
 8005b56:	6811      	ldr	r1, [r2, #0]
 8005b58:	2301      	movs	r3, #1
 8005b5a:	4083      	lsls	r3, r0
 8005b5c:	430b      	orrs	r3, r1
 8005b5e:	6013      	str	r3, [r2, #0]
 8005b60:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005b64:	1d21      	adds	r1, r4, #4
 8005b66:	4b24      	ldr	r3, [pc, #144]	@ (8005bf8 <prvAddNewTaskToReadyList+0xdc>)
 8005b68:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005b6c:	f7ff fb5f 	bl	800522e <vListInsertEnd>
	taskEXIT_CRITICAL();
 8005b70:	f000 fe3a 	bl	80067e8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8005b74:	4b1d      	ldr	r3, [pc, #116]	@ (8005bec <prvAddNewTaskToReadyList+0xd0>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	b17b      	cbz	r3, 8005b9a <prvAddNewTaskToReadyList+0x7e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8005be8 <prvAddNewTaskToReadyList+0xcc>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b80:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d209      	bcs.n	8005b9a <prvAddNewTaskToReadyList+0x7e>
			taskYIELD_IF_USING_PREEMPTION();
 8005b86:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005b8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b8e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005b92:	f3bf 8f4f 	dsb	sy
 8005b96:	f3bf 8f6f 	isb	sy
}
 8005b9a:	bd70      	pop	{r4, r5, r6, pc}
			pxCurrentTCB = pxNewTCB;
 8005b9c:	4b12      	ldr	r3, [pc, #72]	@ (8005be8 <prvAddNewTaskToReadyList+0xcc>)
 8005b9e:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ba0:	6813      	ldr	r3, [r2, #0]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d1d1      	bne.n	8005b4a <prvAddNewTaskToReadyList+0x2e>
 8005ba6:	4d14      	ldr	r5, [pc, #80]	@ (8005bf8 <prvAddNewTaskToReadyList+0xdc>)
 8005ba8:	f105 068c 	add.w	r6, r5, #140	@ 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005bac:	4628      	mov	r0, r5
 8005bae:	f7ff fb30 	bl	8005212 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005bb2:	3514      	adds	r5, #20
 8005bb4:	42b5      	cmp	r5, r6
 8005bb6:	d1f9      	bne.n	8005bac <prvAddNewTaskToReadyList+0x90>
	vListInitialise( &xDelayedTaskList1 );
 8005bb8:	4e10      	ldr	r6, [pc, #64]	@ (8005bfc <prvAddNewTaskToReadyList+0xe0>)
 8005bba:	4630      	mov	r0, r6
 8005bbc:	f7ff fb29 	bl	8005212 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005bc0:	4d0f      	ldr	r5, [pc, #60]	@ (8005c00 <prvAddNewTaskToReadyList+0xe4>)
 8005bc2:	4628      	mov	r0, r5
 8005bc4:	f7ff fb25 	bl	8005212 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005bc8:	480e      	ldr	r0, [pc, #56]	@ (8005c04 <prvAddNewTaskToReadyList+0xe8>)
 8005bca:	f7ff fb22 	bl	8005212 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8005bce:	480e      	ldr	r0, [pc, #56]	@ (8005c08 <prvAddNewTaskToReadyList+0xec>)
 8005bd0:	f7ff fb1f 	bl	8005212 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8005bd4:	480d      	ldr	r0, [pc, #52]	@ (8005c0c <prvAddNewTaskToReadyList+0xf0>)
 8005bd6:	f7ff fb1c 	bl	8005212 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8005bda:	4b0d      	ldr	r3, [pc, #52]	@ (8005c10 <prvAddNewTaskToReadyList+0xf4>)
 8005bdc:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005bde:	4b0d      	ldr	r3, [pc, #52]	@ (8005c14 <prvAddNewTaskToReadyList+0xf8>)
 8005be0:	601d      	str	r5, [r3, #0]
}
 8005be2:	e7b2      	b.n	8005b4a <prvAddNewTaskToReadyList+0x2e>
 8005be4:	20000908 	.word	0x20000908
 8005be8:	20000a08 	.word	0x20000a08
 8005bec:	200008fc 	.word	0x200008fc
 8005bf0:	200008ec 	.word	0x200008ec
 8005bf4:	20000900 	.word	0x20000900
 8005bf8:	2000097c 	.word	0x2000097c
 8005bfc:	20000968 	.word	0x20000968
 8005c00:	20000954 	.word	0x20000954
 8005c04:	20000938 	.word	0x20000938
 8005c08:	20000924 	.word	0x20000924
 8005c0c:	2000090c 	.word	0x2000090c
 8005c10:	20000950 	.word	0x20000950
 8005c14:	2000094c 	.word	0x2000094c

08005c18 <prvDeleteTCB>:
	{
 8005c18:	b510      	push	{r4, lr}
 8005c1a:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c1c:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
 8005c20:	b163      	cbz	r3, 8005c3c <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d011      	beq.n	8005c4a <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	d00e      	beq.n	8005c48 <prvDeleteTCB+0x30>
 8005c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c2e:	f383 8811 	msr	BASEPRI, r3
 8005c32:	f3bf 8f6f 	isb	sy
 8005c36:	f3bf 8f4f 	dsb	sy
 8005c3a:	e7fe      	b.n	8005c3a <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 8005c3c:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8005c3e:	f000 ffd3 	bl	8006be8 <vPortFree>
				vPortFree( pxTCB );
 8005c42:	4620      	mov	r0, r4
 8005c44:	f000 ffd0 	bl	8006be8 <vPortFree>
	}
 8005c48:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8005c4a:	f000 ffcd 	bl	8006be8 <vPortFree>
 8005c4e:	e7fb      	b.n	8005c48 <prvDeleteTCB+0x30>

08005c50 <prvIdleTask>:
{
 8005c50:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c52:	4c15      	ldr	r4, [pc, #84]	@ (8005ca8 <prvIdleTask+0x58>)
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c54:	4f15      	ldr	r7, [pc, #84]	@ (8005cac <prvIdleTask+0x5c>)
				--uxCurrentNumberOfTasks;
 8005c56:	4e16      	ldr	r6, [pc, #88]	@ (8005cb0 <prvIdleTask+0x60>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005c58:	f8df 8058 	ldr.w	r8, [pc, #88]	@ 8005cb4 <prvIdleTask+0x64>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c5c:	6823      	ldr	r3, [r4, #0]
 8005c5e:	b1a3      	cbz	r3, 8005c8a <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 8005c60:	f000 fda0 	bl	80067a4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c68:	1d28      	adds	r0, r5, #4
 8005c6a:	f7ff fb04 	bl	8005276 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005c6e:	6833      	ldr	r3, [r6, #0]
 8005c70:	3b01      	subs	r3, #1
 8005c72:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005c74:	6823      	ldr	r3, [r4, #0]
 8005c76:	3b01      	subs	r3, #1
 8005c78:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8005c7a:	f000 fdb5 	bl	80067e8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8005c7e:	4628      	mov	r0, r5
 8005c80:	f7ff ffca 	bl	8005c18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c84:	6823      	ldr	r3, [r4, #0]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d1ea      	bne.n	8005c60 <prvIdleTask+0x10>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005c8a:	f8d8 3000 	ldr.w	r3, [r8]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d9e4      	bls.n	8005c5c <prvIdleTask+0xc>
				taskYIELD();
 8005c92:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005c96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c9a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005c9e:	f3bf 8f4f 	dsb	sy
 8005ca2:	f3bf 8f6f 	isb	sy
 8005ca6:	e7d9      	b.n	8005c5c <prvIdleTask+0xc>
 8005ca8:	20000920 	.word	0x20000920
 8005cac:	20000924 	.word	0x20000924
 8005cb0:	20000908 	.word	0x20000908
 8005cb4:	2000097c 	.word	0x2000097c

08005cb8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005cb8:	b570      	push	{r4, r5, r6, lr}
 8005cba:	4604      	mov	r4, r0
 8005cbc:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005cbe:	4b1d      	ldr	r3, [pc, #116]	@ (8005d34 <prvAddCurrentTaskToDelayedList+0x7c>)
 8005cc0:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8005d38 <prvAddCurrentTaskToDelayedList+0x80>)
 8005cc4:	6818      	ldr	r0, [r3, #0]
 8005cc6:	3004      	adds	r0, #4
 8005cc8:	f7ff fad5 	bl	8005276 <uxListRemove>
 8005ccc:	b948      	cbnz	r0, 8005ce2 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005cce:	4b1a      	ldr	r3, [pc, #104]	@ (8005d38 <prvAddCurrentTaskToDelayedList+0x80>)
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	491a      	ldr	r1, [pc, #104]	@ (8005d3c <prvAddCurrentTaskToDelayedList+0x84>)
 8005cd4:	680b      	ldr	r3, [r1, #0]
 8005cd6:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 8005cd8:	2201      	movs	r2, #1
 8005cda:	4082      	lsls	r2, r0
 8005cdc:	ea23 0302 	bic.w	r3, r3, r2
 8005ce0:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005ce2:	f1b4 3fff 	cmp.w	r4, #4294967295
 8005ce6:	d00d      	beq.n	8005d04 <prvAddCurrentTaskToDelayedList+0x4c>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ce8:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005cea:	4b13      	ldr	r3, [pc, #76]	@ (8005d38 <prvAddCurrentTaskToDelayedList+0x80>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8005cf0:	42a6      	cmp	r6, r4
 8005cf2:	d910      	bls.n	8005d16 <prvAddCurrentTaskToDelayedList+0x5e>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cf4:	4b12      	ldr	r3, [pc, #72]	@ (8005d40 <prvAddCurrentTaskToDelayedList+0x88>)
 8005cf6:	6818      	ldr	r0, [r3, #0]
 8005cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8005d38 <prvAddCurrentTaskToDelayedList+0x80>)
 8005cfa:	6819      	ldr	r1, [r3, #0]
 8005cfc:	3104      	adds	r1, #4
 8005cfe:	f7ff faa1 	bl	8005244 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005d02:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005d04:	2d00      	cmp	r5, #0
 8005d06:	d0ef      	beq.n	8005ce8 <prvAddCurrentTaskToDelayedList+0x30>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d08:	4b0b      	ldr	r3, [pc, #44]	@ (8005d38 <prvAddCurrentTaskToDelayedList+0x80>)
 8005d0a:	6819      	ldr	r1, [r3, #0]
 8005d0c:	3104      	adds	r1, #4
 8005d0e:	480d      	ldr	r0, [pc, #52]	@ (8005d44 <prvAddCurrentTaskToDelayedList+0x8c>)
 8005d10:	f7ff fa8d 	bl	800522e <vListInsertEnd>
 8005d14:	e7f5      	b.n	8005d02 <prvAddCurrentTaskToDelayedList+0x4a>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d16:	4b0c      	ldr	r3, [pc, #48]	@ (8005d48 <prvAddCurrentTaskToDelayedList+0x90>)
 8005d18:	6818      	ldr	r0, [r3, #0]
 8005d1a:	4b07      	ldr	r3, [pc, #28]	@ (8005d38 <prvAddCurrentTaskToDelayedList+0x80>)
 8005d1c:	6819      	ldr	r1, [r3, #0]
 8005d1e:	3104      	adds	r1, #4
 8005d20:	f7ff fa90 	bl	8005244 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005d24:	4b09      	ldr	r3, [pc, #36]	@ (8005d4c <prvAddCurrentTaskToDelayedList+0x94>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	42a3      	cmp	r3, r4
					xNextTaskUnblockTime = xTimeToWake;
 8005d2a:	bf84      	itt	hi
 8005d2c:	4b07      	ldrhi	r3, [pc, #28]	@ (8005d4c <prvAddCurrentTaskToDelayedList+0x94>)
 8005d2e:	601c      	strhi	r4, [r3, #0]
}
 8005d30:	e7e7      	b.n	8005d02 <prvAddCurrentTaskToDelayedList+0x4a>
 8005d32:	bf00      	nop
 8005d34:	20000904 	.word	0x20000904
 8005d38:	20000a08 	.word	0x20000a08
 8005d3c:	20000900 	.word	0x20000900
 8005d40:	2000094c 	.word	0x2000094c
 8005d44:	2000090c 	.word	0x2000090c
 8005d48:	20000950 	.word	0x20000950
 8005d4c:	200008e8 	.word	0x200008e8

08005d50 <xTaskCreateStatic>:
	{
 8005d50:	b530      	push	{r4, r5, lr}
 8005d52:	b087      	sub	sp, #28
 8005d54:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8005d56:	b17c      	cbz	r4, 8005d78 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005d58:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8005d5a:	b1b5      	cbz	r5, 8005d8a <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8005d5c:	2554      	movs	r5, #84	@ 0x54
 8005d5e:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005d60:	9d04      	ldr	r5, [sp, #16]
 8005d62:	2d54      	cmp	r5, #84	@ 0x54
 8005d64:	d01a      	beq.n	8005d9c <xTaskCreateStatic+0x4c>
 8005d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d6a:	f383 8811 	msr	BASEPRI, r3
 8005d6e:	f3bf 8f6f 	isb	sy
 8005d72:	f3bf 8f4f 	dsb	sy
 8005d76:	e7fe      	b.n	8005d76 <xTaskCreateStatic+0x26>
 8005d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7c:	f383 8811 	msr	BASEPRI, r3
 8005d80:	f3bf 8f6f 	isb	sy
 8005d84:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8005d88:	e7fe      	b.n	8005d88 <xTaskCreateStatic+0x38>
 8005d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d8e:	f383 8811 	msr	BASEPRI, r3
 8005d92:	f3bf 8f6f 	isb	sy
 8005d96:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8005d9a:	e7fe      	b.n	8005d9a <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005d9c:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005d9e:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8005da0:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005da2:	2402      	movs	r4, #2
 8005da4:	f885 4051 	strb.w	r4, [r5, #81]	@ 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005da8:	2400      	movs	r4, #0
 8005daa:	9403      	str	r4, [sp, #12]
 8005dac:	9502      	str	r5, [sp, #8]
 8005dae:	ac05      	add	r4, sp, #20
 8005db0:	9401      	str	r4, [sp, #4]
 8005db2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005db4:	9400      	str	r4, [sp, #0]
 8005db6:	f7ff fe63 	bl	8005a80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005dba:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8005dbc:	f7ff feae 	bl	8005b1c <prvAddNewTaskToReadyList>
	}
 8005dc0:	9805      	ldr	r0, [sp, #20]
 8005dc2:	b007      	add	sp, #28
 8005dc4:	bd30      	pop	{r4, r5, pc}

08005dc6 <xTaskCreate>:
	{
 8005dc6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	4607      	mov	r7, r0
 8005dce:	4688      	mov	r8, r1
 8005dd0:	4614      	mov	r4, r2
 8005dd2:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005dd4:	0090      	lsls	r0, r2, #2
 8005dd6:	f000 fe6b 	bl	8006ab0 <pvPortMalloc>
			if( pxStack != NULL )
 8005dda:	b308      	cbz	r0, 8005e20 <xTaskCreate+0x5a>
 8005ddc:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005dde:	2054      	movs	r0, #84	@ 0x54
 8005de0:	f000 fe66 	bl	8006ab0 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8005de4:	4605      	mov	r5, r0
 8005de6:	b1a8      	cbz	r0, 8005e14 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 8005de8:	f8c0 9030 	str.w	r9, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005dec:	2300      	movs	r3, #0
 8005dee:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005df2:	9303      	str	r3, [sp, #12]
 8005df4:	9002      	str	r0, [sp, #8]
 8005df6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005df8:	9301      	str	r3, [sp, #4]
 8005dfa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005dfc:	9300      	str	r3, [sp, #0]
 8005dfe:	4633      	mov	r3, r6
 8005e00:	4622      	mov	r2, r4
 8005e02:	4641      	mov	r1, r8
 8005e04:	4638      	mov	r0, r7
 8005e06:	f7ff fe3b 	bl	8005a80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	f7ff fe86 	bl	8005b1c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005e10:	2001      	movs	r0, #1
 8005e12:	e007      	b.n	8005e24 <xTaskCreate+0x5e>
					vPortFree( pxStack );
 8005e14:	4648      	mov	r0, r9
 8005e16:	f000 fee7 	bl	8006be8 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e1e:	e001      	b.n	8005e24 <xTaskCreate+0x5e>
 8005e20:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8005e24:	b005      	add	sp, #20
 8005e26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08005e2c <vTaskResume>:
	{
 8005e2c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( xTaskToResume );
 8005e2e:	b168      	cbz	r0, 8005e4c <vTaskResume+0x20>
 8005e30:	4604      	mov	r4, r0
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8005e32:	4b1d      	ldr	r3, [pc, #116]	@ (8005ea8 <vTaskResume+0x7c>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4283      	cmp	r3, r0
 8005e38:	d007      	beq.n	8005e4a <vTaskResume+0x1e>
			taskENTER_CRITICAL();
 8005e3a:	f000 fcb3 	bl	80067a4 <vPortEnterCritical>
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8005e3e:	4620      	mov	r0, r4
 8005e40:	f7ff fdea 	bl	8005a18 <prvTaskIsTaskSuspended>
 8005e44:	b958      	cbnz	r0, 8005e5e <vTaskResume+0x32>
			taskEXIT_CRITICAL();
 8005e46:	f000 fccf 	bl	80067e8 <vPortExitCritical>
	}
 8005e4a:	bd38      	pop	{r3, r4, r5, pc}
 8005e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e50:	f383 8811 	msr	BASEPRI, r3
 8005e54:	f3bf 8f6f 	isb	sy
 8005e58:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToResume );
 8005e5c:	e7fe      	b.n	8005e5c <vTaskResume+0x30>
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8005e5e:	1d25      	adds	r5, r4, #4
 8005e60:	4628      	mov	r0, r5
 8005e62:	f7ff fa08 	bl	8005276 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e66:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005e68:	4a10      	ldr	r2, [pc, #64]	@ (8005eac <vTaskResume+0x80>)
 8005e6a:	6811      	ldr	r1, [r2, #0]
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	4083      	lsls	r3, r0
 8005e70:	430b      	orrs	r3, r1
 8005e72:	6013      	str	r3, [r2, #0]
 8005e74:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005e78:	4629      	mov	r1, r5
 8005e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb0 <vTaskResume+0x84>)
 8005e7c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005e80:	f7ff f9d5 	bl	800522e <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e84:	4b08      	ldr	r3, [pc, #32]	@ (8005ea8 <vTaskResume+0x7c>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8005e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d3da      	bcc.n	8005e46 <vTaskResume+0x1a>
						taskYIELD_IF_USING_PREEMPTION();
 8005e90:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005e94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e98:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005e9c:	f3bf 8f4f 	dsb	sy
 8005ea0:	f3bf 8f6f 	isb	sy
 8005ea4:	e7cf      	b.n	8005e46 <vTaskResume+0x1a>
 8005ea6:	bf00      	nop
 8005ea8:	20000a08 	.word	0x20000a08
 8005eac:	20000900 	.word	0x20000900
 8005eb0:	2000097c 	.word	0x2000097c

08005eb4 <vTaskStartScheduler>:
{
 8005eb4:	b510      	push	{r4, lr}
 8005eb6:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005eb8:	2400      	movs	r4, #0
 8005eba:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005ebc:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005ebe:	aa07      	add	r2, sp, #28
 8005ec0:	a906      	add	r1, sp, #24
 8005ec2:	a805      	add	r0, sp, #20
 8005ec4:	f7fb f8a6 	bl	8001014 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005ec8:	9b05      	ldr	r3, [sp, #20]
 8005eca:	9302      	str	r3, [sp, #8]
 8005ecc:	9b06      	ldr	r3, [sp, #24]
 8005ece:	9301      	str	r3, [sp, #4]
 8005ed0:	9400      	str	r4, [sp, #0]
 8005ed2:	4623      	mov	r3, r4
 8005ed4:	9a07      	ldr	r2, [sp, #28]
 8005ed6:	490d      	ldr	r1, [pc, #52]	@ (8005f0c <vTaskStartScheduler+0x58>)
 8005ed8:	480d      	ldr	r0, [pc, #52]	@ (8005f10 <vTaskStartScheduler+0x5c>)
 8005eda:	f7ff ff39 	bl	8005d50 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8005ede:	b190      	cbz	r0, 8005f06 <vTaskStartScheduler+0x52>
 8005ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee4:	f383 8811 	msr	BASEPRI, r3
 8005ee8:	f3bf 8f6f 	isb	sy
 8005eec:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8005ef0:	4b08      	ldr	r3, [pc, #32]	@ (8005f14 <vTaskStartScheduler+0x60>)
 8005ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005ef8:	4b07      	ldr	r3, [pc, #28]	@ (8005f18 <vTaskStartScheduler+0x64>)
 8005efa:	2201      	movs	r2, #1
 8005efc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005efe:	4b07      	ldr	r3, [pc, #28]	@ (8005f1c <vTaskStartScheduler+0x68>)
 8005f00:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8005f02:	f000 fce9 	bl	80068d8 <xPortStartScheduler>
}
 8005f06:	b008      	add	sp, #32
 8005f08:	bd10      	pop	{r4, pc}
 8005f0a:	bf00      	nop
 8005f0c:	0800be9c 	.word	0x0800be9c
 8005f10:	08005c51 	.word	0x08005c51
 8005f14:	200008e8 	.word	0x200008e8
 8005f18:	200008fc 	.word	0x200008fc
 8005f1c:	20000904 	.word	0x20000904

08005f20 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8005f20:	4a02      	ldr	r2, [pc, #8]	@ (8005f2c <vTaskSuspendAll+0xc>)
 8005f22:	6813      	ldr	r3, [r2, #0]
 8005f24:	3301      	adds	r3, #1
 8005f26:	6013      	str	r3, [r2, #0]
}
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop
 8005f2c:	200008e4 	.word	0x200008e4

08005f30 <xTaskIncrementTick>:
{
 8005f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f34:	4b41      	ldr	r3, [pc, #260]	@ (800603c <xTaskIncrementTick+0x10c>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d176      	bne.n	800602a <xTaskIncrementTick+0xfa>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f3c:	4b40      	ldr	r3, [pc, #256]	@ (8006040 <xTaskIncrementTick+0x110>)
 8005f3e:	681e      	ldr	r6, [r3, #0]
 8005f40:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8005f42:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f44:	b9c6      	cbnz	r6, 8005f78 <xTaskIncrementTick+0x48>
			taskSWITCH_DELAYED_LISTS();
 8005f46:	4b3f      	ldr	r3, [pc, #252]	@ (8006044 <xTaskIncrementTick+0x114>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	b143      	cbz	r3, 8005f60 <xTaskIncrementTick+0x30>
 8005f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f52:	f383 8811 	msr	BASEPRI, r3
 8005f56:	f3bf 8f6f 	isb	sy
 8005f5a:	f3bf 8f4f 	dsb	sy
 8005f5e:	e7fe      	b.n	8005f5e <xTaskIncrementTick+0x2e>
 8005f60:	4a38      	ldr	r2, [pc, #224]	@ (8006044 <xTaskIncrementTick+0x114>)
 8005f62:	6811      	ldr	r1, [r2, #0]
 8005f64:	4b38      	ldr	r3, [pc, #224]	@ (8006048 <xTaskIncrementTick+0x118>)
 8005f66:	6818      	ldr	r0, [r3, #0]
 8005f68:	6010      	str	r0, [r2, #0]
 8005f6a:	6019      	str	r1, [r3, #0]
 8005f6c:	4a37      	ldr	r2, [pc, #220]	@ (800604c <xTaskIncrementTick+0x11c>)
 8005f6e:	6813      	ldr	r3, [r2, #0]
 8005f70:	3301      	adds	r3, #1
 8005f72:	6013      	str	r3, [r2, #0]
 8005f74:	f7ff fd6e 	bl	8005a54 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f78:	4b35      	ldr	r3, [pc, #212]	@ (8006050 <xTaskIncrementTick+0x120>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	42b3      	cmp	r3, r6
 8005f7e:	d842      	bhi.n	8006006 <xTaskIncrementTick+0xd6>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f80:	4b30      	ldr	r3, [pc, #192]	@ (8006044 <xTaskIncrementTick+0x114>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	b13b      	cbz	r3, 8005f98 <xTaskIncrementTick+0x68>
BaseType_t xSwitchRequired = pdFALSE;
 8005f88:	2500      	movs	r5, #0
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f8a:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 8006044 <xTaskIncrementTick+0x114>
					prvAddTaskToReadyList( pxTCB );
 8005f8e:	f8df 90d4 	ldr.w	r9, [pc, #212]	@ 8006064 <xTaskIncrementTick+0x134>
 8005f92:	f8df a0c4 	ldr.w	sl, [pc, #196]	@ 8006058 <xTaskIncrementTick+0x128>
 8005f96:	e023      	b.n	8005fe0 <xTaskIncrementTick+0xb0>
BaseType_t xSwitchRequired = pdFALSE;
 8005f98:	2500      	movs	r5, #0
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f9a:	4b2d      	ldr	r3, [pc, #180]	@ (8006050 <xTaskIncrementTick+0x120>)
 8005f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8005fa0:	601a      	str	r2, [r3, #0]
					break;
 8005fa2:	e031      	b.n	8006008 <xTaskIncrementTick+0xd8>
						xNextTaskUnblockTime = xItemValue;
 8005fa4:	4a2a      	ldr	r2, [pc, #168]	@ (8006050 <xTaskIncrementTick+0x120>)
 8005fa6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005fa8:	e02e      	b.n	8006008 <xTaskIncrementTick+0xd8>
					prvAddTaskToReadyList( pxTCB );
 8005faa:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005fac:	f8d9 2000 	ldr.w	r2, [r9]
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	4083      	lsls	r3, r0
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	f8c9 3000 	str.w	r3, [r9]
 8005fba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005fbe:	4639      	mov	r1, r7
 8005fc0:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8005fc4:	f7ff f933 	bl	800522e <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fc8:	4b22      	ldr	r3, [pc, #136]	@ (8006054 <xTaskIncrementTick+0x124>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8005fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	bf28      	it	cs
 8005fd4:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fd6:	f8d8 3000 	ldr.w	r3, [r8]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d0dc      	beq.n	8005f9a <xTaskIncrementTick+0x6a>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fe0:	f8d8 3000 	ldr.w	r3, [r8]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005fe8:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 8005fea:	429e      	cmp	r6, r3
 8005fec:	d3da      	bcc.n	8005fa4 <xTaskIncrementTick+0x74>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fee:	1d27      	adds	r7, r4, #4
 8005ff0:	4638      	mov	r0, r7
 8005ff2:	f7ff f940 	bl	8005276 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ff6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d0d6      	beq.n	8005faa <xTaskIncrementTick+0x7a>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ffc:	f104 0018 	add.w	r0, r4, #24
 8006000:	f7ff f939 	bl	8005276 <uxListRemove>
 8006004:	e7d1      	b.n	8005faa <xTaskIncrementTick+0x7a>
BaseType_t xSwitchRequired = pdFALSE;
 8006006:	2500      	movs	r5, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006008:	4b12      	ldr	r3, [pc, #72]	@ (8006054 <xTaskIncrementTick+0x124>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800600e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	4a10      	ldr	r2, [pc, #64]	@ (8006058 <xTaskIncrementTick+0x128>)
 8006016:	58d3      	ldr	r3, [r2, r3]
				xSwitchRequired = pdTRUE;
 8006018:	2b02      	cmp	r3, #2
 800601a:	bf28      	it	cs
 800601c:	2501      	movcs	r5, #1
			if( xYieldPending != pdFALSE )
 800601e:	4b0f      	ldr	r3, [pc, #60]	@ (800605c <xTaskIncrementTick+0x12c>)
 8006020:	681b      	ldr	r3, [r3, #0]
				xSwitchRequired = pdTRUE;
 8006022:	2b00      	cmp	r3, #0
 8006024:	bf18      	it	ne
 8006026:	2501      	movne	r5, #1
 8006028:	e004      	b.n	8006034 <xTaskIncrementTick+0x104>
		++xPendedTicks;
 800602a:	4a0d      	ldr	r2, [pc, #52]	@ (8006060 <xTaskIncrementTick+0x130>)
 800602c:	6813      	ldr	r3, [r2, #0]
 800602e:	3301      	adds	r3, #1
 8006030:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8006032:	2500      	movs	r5, #0
}
 8006034:	4628      	mov	r0, r5
 8006036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800603a:	bf00      	nop
 800603c:	200008e4 	.word	0x200008e4
 8006040:	20000904 	.word	0x20000904
 8006044:	20000950 	.word	0x20000950
 8006048:	2000094c 	.word	0x2000094c
 800604c:	200008f0 	.word	0x200008f0
 8006050:	200008e8 	.word	0x200008e8
 8006054:	20000a08 	.word	0x20000a08
 8006058:	2000097c 	.word	0x2000097c
 800605c:	200008f4 	.word	0x200008f4
 8006060:	200008f8 	.word	0x200008f8
 8006064:	20000900 	.word	0x20000900

08006068 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8006068:	4b37      	ldr	r3, [pc, #220]	@ (8006148 <xTaskResumeAll+0xe0>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	b943      	cbnz	r3, 8006080 <xTaskResumeAll+0x18>
 800606e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006072:	f383 8811 	msr	BASEPRI, r3
 8006076:	f3bf 8f6f 	isb	sy
 800607a:	f3bf 8f4f 	dsb	sy
 800607e:	e7fe      	b.n	800607e <xTaskResumeAll+0x16>
{
 8006080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	taskENTER_CRITICAL();
 8006084:	f000 fb8e 	bl	80067a4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8006088:	4b2f      	ldr	r3, [pc, #188]	@ (8006148 <xTaskResumeAll+0xe0>)
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	3a01      	subs	r2, #1
 800608e:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d150      	bne.n	8006138 <xTaskResumeAll+0xd0>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006096:	4b2d      	ldr	r3, [pc, #180]	@ (800614c <xTaskResumeAll+0xe4>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d052      	beq.n	8006144 <xTaskResumeAll+0xdc>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800609e:	4b2c      	ldr	r3, [pc, #176]	@ (8006150 <xTaskResumeAll+0xe8>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	b34b      	cbz	r3, 80060f8 <xTaskResumeAll+0x90>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060a4:	4f2a      	ldr	r7, [pc, #168]	@ (8006150 <xTaskResumeAll+0xe8>)
					prvAddTaskToReadyList( pxTCB );
 80060a6:	4e2b      	ldr	r6, [pc, #172]	@ (8006154 <xTaskResumeAll+0xec>)
 80060a8:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 8006164 <xTaskResumeAll+0xfc>
 80060ac:	e001      	b.n	80060b2 <xTaskResumeAll+0x4a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	b303      	cbz	r3, 80060f4 <xTaskResumeAll+0x8c>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80060b6:	f104 0018 	add.w	r0, r4, #24
 80060ba:	f7ff f8dc 	bl	8005276 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060be:	1d25      	adds	r5, r4, #4
 80060c0:	4628      	mov	r0, r5
 80060c2:	f7ff f8d8 	bl	8005276 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80060c6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80060c8:	6832      	ldr	r2, [r6, #0]
 80060ca:	2301      	movs	r3, #1
 80060cc:	4083      	lsls	r3, r0
 80060ce:	4313      	orrs	r3, r2
 80060d0:	6033      	str	r3, [r6, #0]
 80060d2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80060d6:	4629      	mov	r1, r5
 80060d8:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 80060dc:	f7ff f8a7 	bl	800522e <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80060e0:	4b1d      	ldr	r3, [pc, #116]	@ (8006158 <xTaskResumeAll+0xf0>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80060e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d3e0      	bcc.n	80060ae <xTaskResumeAll+0x46>
						xYieldPending = pdTRUE;
 80060ec:	4b1b      	ldr	r3, [pc, #108]	@ (800615c <xTaskResumeAll+0xf4>)
 80060ee:	2201      	movs	r2, #1
 80060f0:	601a      	str	r2, [r3, #0]
 80060f2:	e7dc      	b.n	80060ae <xTaskResumeAll+0x46>
					prvResetNextTaskUnblockTime();
 80060f4:	f7ff fcae 	bl	8005a54 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80060f8:	4b19      	ldr	r3, [pc, #100]	@ (8006160 <xTaskResumeAll+0xf8>)
 80060fa:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 80060fc:	b16c      	cbz	r4, 800611a <xTaskResumeAll+0xb2>
								xYieldPending = pdTRUE;
 80060fe:	4e17      	ldr	r6, [pc, #92]	@ (800615c <xTaskResumeAll+0xf4>)
 8006100:	2501      	movs	r5, #1
 8006102:	e001      	b.n	8006108 <xTaskResumeAll+0xa0>
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006104:	3c01      	subs	r4, #1
 8006106:	d005      	beq.n	8006114 <xTaskResumeAll+0xac>
							if( xTaskIncrementTick() != pdFALSE )
 8006108:	f7ff ff12 	bl	8005f30 <xTaskIncrementTick>
 800610c:	2800      	cmp	r0, #0
 800610e:	d0f9      	beq.n	8006104 <xTaskResumeAll+0x9c>
								xYieldPending = pdTRUE;
 8006110:	6035      	str	r5, [r6, #0]
 8006112:	e7f7      	b.n	8006104 <xTaskResumeAll+0x9c>
						xPendedTicks = 0;
 8006114:	4b12      	ldr	r3, [pc, #72]	@ (8006160 <xTaskResumeAll+0xf8>)
 8006116:	2200      	movs	r2, #0
 8006118:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
 800611a:	4b10      	ldr	r3, [pc, #64]	@ (800615c <xTaskResumeAll+0xf4>)
 800611c:	681c      	ldr	r4, [r3, #0]
 800611e:	b164      	cbz	r4, 800613a <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
 8006120:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006124:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006128:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800612c:	f3bf 8f4f 	dsb	sy
 8006130:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8006134:	2401      	movs	r4, #1
 8006136:	e000      	b.n	800613a <xTaskResumeAll+0xd2>
BaseType_t xAlreadyYielded = pdFALSE;
 8006138:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800613a:	f000 fb55 	bl	80067e8 <vPortExitCritical>
}
 800613e:	4620      	mov	r0, r4
 8006140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 8006144:	2400      	movs	r4, #0
 8006146:	e7f8      	b.n	800613a <xTaskResumeAll+0xd2>
 8006148:	200008e4 	.word	0x200008e4
 800614c:	20000908 	.word	0x20000908
 8006150:	20000938 	.word	0x20000938
 8006154:	20000900 	.word	0x20000900
 8006158:	20000a08 	.word	0x20000a08
 800615c:	200008f4 	.word	0x200008f4
 8006160:	200008f8 	.word	0x200008f8
 8006164:	2000097c 	.word	0x2000097c

08006168 <vTaskDelay>:
	{
 8006168:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800616a:	b1a8      	cbz	r0, 8006198 <vTaskDelay+0x30>
 800616c:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 800616e:	4b10      	ldr	r3, [pc, #64]	@ (80061b0 <vTaskDelay+0x48>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	b143      	cbz	r3, 8006186 <vTaskDelay+0x1e>
 8006174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006178:	f383 8811 	msr	BASEPRI, r3
 800617c:	f3bf 8f6f 	isb	sy
 8006180:	f3bf 8f4f 	dsb	sy
 8006184:	e7fe      	b.n	8006184 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8006186:	f7ff fecb 	bl	8005f20 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800618a:	2100      	movs	r1, #0
 800618c:	4620      	mov	r0, r4
 800618e:	f7ff fd93 	bl	8005cb8 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8006192:	f7ff ff69 	bl	8006068 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8006196:	b948      	cbnz	r0, 80061ac <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 8006198:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800619c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061a0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80061a4:	f3bf 8f4f 	dsb	sy
 80061a8:	f3bf 8f6f 	isb	sy
	}
 80061ac:	bd10      	pop	{r4, pc}
 80061ae:	bf00      	nop
 80061b0:	200008e4 	.word	0x200008e4

080061b4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061b4:	4b1f      	ldr	r3, [pc, #124]	@ (8006234 <vTaskSwitchContext+0x80>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	b11b      	cbz	r3, 80061c2 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 80061ba:	4b1f      	ldr	r3, [pc, #124]	@ (8006238 <vTaskSwitchContext+0x84>)
 80061bc:	2201      	movs	r2, #1
 80061be:	601a      	str	r2, [r3, #0]
 80061c0:	4770      	bx	lr
		xYieldPending = pdFALSE;
 80061c2:	4b1d      	ldr	r3, [pc, #116]	@ (8006238 <vTaskSwitchContext+0x84>)
 80061c4:	2200      	movs	r2, #0
 80061c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061c8:	4b1c      	ldr	r3, [pc, #112]	@ (800623c <vTaskSwitchContext+0x88>)
 80061ca:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80061cc:	fab3 f383 	clz	r3, r3
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	f1c3 031f 	rsb	r3, r3, #31
 80061d6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80061da:	0092      	lsls	r2, r2, #2
 80061dc:	4918      	ldr	r1, [pc, #96]	@ (8006240 <vTaskSwitchContext+0x8c>)
 80061de:	588a      	ldr	r2, [r1, r2]
 80061e0:	b942      	cbnz	r2, 80061f4 <vTaskSwitchContext+0x40>
	__asm volatile
 80061e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061e6:	f383 8811 	msr	BASEPRI, r3
 80061ea:	f3bf 8f6f 	isb	sy
 80061ee:	f3bf 8f4f 	dsb	sy
 80061f2:	e7fe      	b.n	80061f2 <vTaskSwitchContext+0x3e>
 80061f4:	4a12      	ldr	r2, [pc, #72]	@ (8006240 <vTaskSwitchContext+0x8c>)
 80061f6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80061fa:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 80061fe:	6848      	ldr	r0, [r1, #4]
 8006200:	6840      	ldr	r0, [r0, #4]
 8006202:	6048      	str	r0, [r1, #4]
 8006204:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8006208:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800620c:	3208      	adds	r2, #8
 800620e:	4290      	cmp	r0, r2
 8006210:	d009      	beq.n	8006226 <vTaskSwitchContext+0x72>
 8006212:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006216:	4a0a      	ldr	r2, [pc, #40]	@ (8006240 <vTaskSwitchContext+0x8c>)
 8006218:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	68da      	ldr	r2, [r3, #12]
 8006220:	4b08      	ldr	r3, [pc, #32]	@ (8006244 <vTaskSwitchContext+0x90>)
 8006222:	601a      	str	r2, [r3, #0]
}
 8006224:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006226:	6840      	ldr	r0, [r0, #4]
 8006228:	4a05      	ldr	r2, [pc, #20]	@ (8006240 <vTaskSwitchContext+0x8c>)
 800622a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800622e:	6050      	str	r0, [r2, #4]
 8006230:	e7ef      	b.n	8006212 <vTaskSwitchContext+0x5e>
 8006232:	bf00      	nop
 8006234:	200008e4 	.word	0x200008e4
 8006238:	200008f4 	.word	0x200008f4
 800623c:	20000900 	.word	0x20000900
 8006240:	2000097c 	.word	0x2000097c
 8006244:	20000a08 	.word	0x20000a08

08006248 <vTaskSuspend>:
	{
 8006248:	b538      	push	{r3, r4, r5, lr}
 800624a:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
 800624c:	f000 faaa 	bl	80067a4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006250:	b37c      	cbz	r4, 80062b2 <vTaskSuspend+0x6a>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006252:	1d25      	adds	r5, r4, #4
 8006254:	4628      	mov	r0, r5
 8006256:	f7ff f80e 	bl	8005276 <uxListRemove>
 800625a:	b970      	cbnz	r0, 800627a <vTaskSuspend+0x32>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800625c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800625e:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	492b      	ldr	r1, [pc, #172]	@ (8006314 <vTaskSuspend+0xcc>)
 8006266:	58cb      	ldr	r3, [r1, r3]
 8006268:	b93b      	cbnz	r3, 800627a <vTaskSuspend+0x32>
 800626a:	482b      	ldr	r0, [pc, #172]	@ (8006318 <vTaskSuspend+0xd0>)
 800626c:	6803      	ldr	r3, [r0, #0]
 800626e:	2101      	movs	r1, #1
 8006270:	fa01 f202 	lsl.w	r2, r1, r2
 8006274:	ea23 0302 	bic.w	r3, r3, r2
 8006278:	6003      	str	r3, [r0, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800627a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800627c:	b11b      	cbz	r3, 8006286 <vTaskSuspend+0x3e>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800627e:	f104 0018 	add.w	r0, r4, #24
 8006282:	f7fe fff8 	bl	8005276 <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8006286:	4629      	mov	r1, r5
 8006288:	4824      	ldr	r0, [pc, #144]	@ (800631c <vTaskSuspend+0xd4>)
 800628a:	f7fe ffd0 	bl	800522e <vListInsertEnd>
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800628e:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8006292:	b2db      	uxtb	r3, r3
 8006294:	2b01      	cmp	r3, #1
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006296:	bf04      	itt	eq
 8006298:	2300      	moveq	r3, #0
 800629a:	f884 3050 	strbeq.w	r3, [r4, #80]	@ 0x50
		taskEXIT_CRITICAL();
 800629e:	f000 faa3 	bl	80067e8 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 80062a2:	4b1f      	ldr	r3, [pc, #124]	@ (8006320 <vTaskSuspend+0xd8>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	b93b      	cbnz	r3, 80062b8 <vTaskSuspend+0x70>
		if( pxTCB == pxCurrentTCB )
 80062a8:	4b1e      	ldr	r3, [pc, #120]	@ (8006324 <vTaskSuspend+0xdc>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	42a3      	cmp	r3, r4
 80062ae:	d00a      	beq.n	80062c6 <vTaskSuspend+0x7e>
	}
 80062b0:	bd38      	pop	{r3, r4, r5, pc}
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80062b2:	4b1c      	ldr	r3, [pc, #112]	@ (8006324 <vTaskSuspend+0xdc>)
 80062b4:	681c      	ldr	r4, [r3, #0]
 80062b6:	e7cc      	b.n	8006252 <vTaskSuspend+0xa>
			taskENTER_CRITICAL();
 80062b8:	f000 fa74 	bl	80067a4 <vPortEnterCritical>
				prvResetNextTaskUnblockTime();
 80062bc:	f7ff fbca 	bl	8005a54 <prvResetNextTaskUnblockTime>
			taskEXIT_CRITICAL();
 80062c0:	f000 fa92 	bl	80067e8 <vPortExitCritical>
 80062c4:	e7f0      	b.n	80062a8 <vTaskSuspend+0x60>
			if( xSchedulerRunning != pdFALSE )
 80062c6:	4b16      	ldr	r3, [pc, #88]	@ (8006320 <vTaskSuspend+0xd8>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	b1b3      	cbz	r3, 80062fa <vTaskSuspend+0xb2>
				configASSERT( uxSchedulerSuspended == 0 );
 80062cc:	4b16      	ldr	r3, [pc, #88]	@ (8006328 <vTaskSuspend+0xe0>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	b143      	cbz	r3, 80062e4 <vTaskSuspend+0x9c>
 80062d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d6:	f383 8811 	msr	BASEPRI, r3
 80062da:	f3bf 8f6f 	isb	sy
 80062de:	f3bf 8f4f 	dsb	sy
 80062e2:	e7fe      	b.n	80062e2 <vTaskSuspend+0x9a>
				portYIELD_WITHIN_API();
 80062e4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80062e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062ec:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80062f0:	f3bf 8f4f 	dsb	sy
 80062f4:	f3bf 8f6f 	isb	sy
 80062f8:	e7da      	b.n	80062b0 <vTaskSuspend+0x68>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80062fa:	4b08      	ldr	r3, [pc, #32]	@ (800631c <vTaskSuspend+0xd4>)
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	4b0b      	ldr	r3, [pc, #44]	@ (800632c <vTaskSuspend+0xe4>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	429a      	cmp	r2, r3
 8006304:	d103      	bne.n	800630e <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8006306:	4b07      	ldr	r3, [pc, #28]	@ (8006324 <vTaskSuspend+0xdc>)
 8006308:	2200      	movs	r2, #0
 800630a:	601a      	str	r2, [r3, #0]
 800630c:	e7d0      	b.n	80062b0 <vTaskSuspend+0x68>
					vTaskSwitchContext();
 800630e:	f7ff ff51 	bl	80061b4 <vTaskSwitchContext>
	}
 8006312:	e7cd      	b.n	80062b0 <vTaskSuspend+0x68>
 8006314:	2000097c 	.word	0x2000097c
 8006318:	20000900 	.word	0x20000900
 800631c:	2000090c 	.word	0x2000090c
 8006320:	200008fc 	.word	0x200008fc
 8006324:	20000a08 	.word	0x20000a08
 8006328:	200008e4 	.word	0x200008e4
 800632c:	20000908 	.word	0x20000908

08006330 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8006330:	b158      	cbz	r0, 800634a <vTaskPlaceOnEventList+0x1a>
{
 8006332:	b510      	push	{r4, lr}
 8006334:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006336:	4a09      	ldr	r2, [pc, #36]	@ (800635c <vTaskPlaceOnEventList+0x2c>)
 8006338:	6811      	ldr	r1, [r2, #0]
 800633a:	3118      	adds	r1, #24
 800633c:	f7fe ff82 	bl	8005244 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006340:	2101      	movs	r1, #1
 8006342:	4620      	mov	r0, r4
 8006344:	f7ff fcb8 	bl	8005cb8 <prvAddCurrentTaskToDelayedList>
}
 8006348:	bd10      	pop	{r4, pc}
 800634a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800634e:	f383 8811 	msr	BASEPRI, r3
 8006352:	f3bf 8f6f 	isb	sy
 8006356:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 800635a:	e7fe      	b.n	800635a <vTaskPlaceOnEventList+0x2a>
 800635c:	20000a08 	.word	0x20000a08

08006360 <xTaskRemoveFromEventList>:
{
 8006360:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006362:	68c3      	ldr	r3, [r0, #12]
 8006364:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8006366:	b32c      	cbz	r4, 80063b4 <xTaskRemoveFromEventList+0x54>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006368:	f104 0518 	add.w	r5, r4, #24
 800636c:	4628      	mov	r0, r5
 800636e:	f7fe ff82 	bl	8005276 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006372:	4b17      	ldr	r3, [pc, #92]	@ (80063d0 <xTaskRemoveFromEventList+0x70>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	bb33      	cbnz	r3, 80063c6 <xTaskRemoveFromEventList+0x66>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006378:	1d25      	adds	r5, r4, #4
 800637a:	4628      	mov	r0, r5
 800637c:	f7fe ff7b 	bl	8005276 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006380:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8006382:	4a14      	ldr	r2, [pc, #80]	@ (80063d4 <xTaskRemoveFromEventList+0x74>)
 8006384:	6811      	ldr	r1, [r2, #0]
 8006386:	2301      	movs	r3, #1
 8006388:	4083      	lsls	r3, r0
 800638a:	430b      	orrs	r3, r1
 800638c:	6013      	str	r3, [r2, #0]
 800638e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006392:	4629      	mov	r1, r5
 8006394:	4b10      	ldr	r3, [pc, #64]	@ (80063d8 <xTaskRemoveFromEventList+0x78>)
 8006396:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800639a:	f7fe ff48 	bl	800522e <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800639e:	4b0f      	ldr	r3, [pc, #60]	@ (80063dc <xTaskRemoveFromEventList+0x7c>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80063a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a6:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80063a8:	bf83      	ittte	hi
 80063aa:	2001      	movhi	r0, #1
 80063ac:	4b0c      	ldrhi	r3, [pc, #48]	@ (80063e0 <xTaskRemoveFromEventList+0x80>)
 80063ae:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 80063b0:	2000      	movls	r0, #0
}
 80063b2:	bd38      	pop	{r3, r4, r5, pc}
 80063b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b8:	f383 8811 	msr	BASEPRI, r3
 80063bc:	f3bf 8f6f 	isb	sy
 80063c0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 80063c4:	e7fe      	b.n	80063c4 <xTaskRemoveFromEventList+0x64>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80063c6:	4629      	mov	r1, r5
 80063c8:	4806      	ldr	r0, [pc, #24]	@ (80063e4 <xTaskRemoveFromEventList+0x84>)
 80063ca:	f7fe ff30 	bl	800522e <vListInsertEnd>
 80063ce:	e7e6      	b.n	800639e <xTaskRemoveFromEventList+0x3e>
 80063d0:	200008e4 	.word	0x200008e4
 80063d4:	20000900 	.word	0x20000900
 80063d8:	2000097c 	.word	0x2000097c
 80063dc:	20000a08 	.word	0x20000a08
 80063e0:	200008f4 	.word	0x200008f4
 80063e4:	20000938 	.word	0x20000938

080063e8 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063e8:	4b03      	ldr	r3, [pc, #12]	@ (80063f8 <vTaskInternalSetTimeOutState+0x10>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063ee:	4b03      	ldr	r3, [pc, #12]	@ (80063fc <vTaskInternalSetTimeOutState+0x14>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	6043      	str	r3, [r0, #4]
}
 80063f4:	4770      	bx	lr
 80063f6:	bf00      	nop
 80063f8:	200008f0 	.word	0x200008f0
 80063fc:	20000904 	.word	0x20000904

08006400 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 8006400:	b1d0      	cbz	r0, 8006438 <xTaskCheckForTimeOut+0x38>
{
 8006402:	b570      	push	{r4, r5, r6, lr}
 8006404:	460c      	mov	r4, r1
 8006406:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8006408:	b1f9      	cbz	r1, 800644a <xTaskCheckForTimeOut+0x4a>
	taskENTER_CRITICAL();
 800640a:	f000 f9cb 	bl	80067a4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800640e:	4b1b      	ldr	r3, [pc, #108]	@ (800647c <xTaskCheckForTimeOut+0x7c>)
 8006410:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8006412:	6823      	ldr	r3, [r4, #0]
 8006414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006418:	d028      	beq.n	800646c <xTaskCheckForTimeOut+0x6c>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800641a:	6869      	ldr	r1, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800641c:	4818      	ldr	r0, [pc, #96]	@ (8006480 <xTaskCheckForTimeOut+0x80>)
 800641e:	6800      	ldr	r0, [r0, #0]
 8006420:	682e      	ldr	r6, [r5, #0]
 8006422:	4286      	cmp	r6, r0
 8006424:	d001      	beq.n	800642a <xTaskCheckForTimeOut+0x2a>
 8006426:	4291      	cmp	r1, r2
 8006428:	d925      	bls.n	8006476 <xTaskCheckForTimeOut+0x76>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800642a:	1a50      	subs	r0, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800642c:	4283      	cmp	r3, r0
 800642e:	d815      	bhi.n	800645c <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
 8006430:	2300      	movs	r3, #0
 8006432:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8006434:	2401      	movs	r4, #1
 8006436:	e01a      	b.n	800646e <xTaskCheckForTimeOut+0x6e>
 8006438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800643c:	f383 8811 	msr	BASEPRI, r3
 8006440:	f3bf 8f6f 	isb	sy
 8006444:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8006448:	e7fe      	b.n	8006448 <xTaskCheckForTimeOut+0x48>
 800644a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800644e:	f383 8811 	msr	BASEPRI, r3
 8006452:	f3bf 8f6f 	isb	sy
 8006456:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 800645a:	e7fe      	b.n	800645a <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
 800645c:	1a9b      	subs	r3, r3, r2
 800645e:	440b      	add	r3, r1
 8006460:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006462:	4628      	mov	r0, r5
 8006464:	f7ff ffc0 	bl	80063e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006468:	2400      	movs	r4, #0
 800646a:	e000      	b.n	800646e <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 800646c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800646e:	f000 f9bb 	bl	80067e8 <vPortExitCritical>
}
 8006472:	4620      	mov	r0, r4
 8006474:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 8006476:	2401      	movs	r4, #1
 8006478:	e7f9      	b.n	800646e <xTaskCheckForTimeOut+0x6e>
 800647a:	bf00      	nop
 800647c:	20000904 	.word	0x20000904
 8006480:	200008f0 	.word	0x200008f0

08006484 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8006484:	4b01      	ldr	r3, [pc, #4]	@ (800648c <vTaskMissedYield+0x8>)
 8006486:	2201      	movs	r2, #1
 8006488:	601a      	str	r2, [r3, #0]
}
 800648a:	4770      	bx	lr
 800648c:	200008f4 	.word	0x200008f4

08006490 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8006490:	4b05      	ldr	r3, [pc, #20]	@ (80064a8 <xTaskGetSchedulerState+0x18>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	b133      	cbz	r3, 80064a4 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006496:	4b05      	ldr	r3, [pc, #20]	@ (80064ac <xTaskGetSchedulerState+0x1c>)
 8006498:	6818      	ldr	r0, [r3, #0]
 800649a:	fab0 f080 	clz	r0, r0
 800649e:	0940      	lsrs	r0, r0, #5
 80064a0:	0040      	lsls	r0, r0, #1
 80064a2:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80064a4:	2001      	movs	r0, #1
	}
 80064a6:	4770      	bx	lr
 80064a8:	200008fc 	.word	0x200008fc
 80064ac:	200008e4 	.word	0x200008e4

080064b0 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 80064b0:	2800      	cmp	r0, #0
 80064b2:	d049      	beq.n	8006548 <xTaskPriorityInherit+0x98>
	{
 80064b4:	b538      	push	{r3, r4, r5, lr}
 80064b6:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80064b8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80064ba:	4a24      	ldr	r2, [pc, #144]	@ (800654c <xTaskPriorityInherit+0x9c>)
 80064bc:	6812      	ldr	r2, [r2, #0]
 80064be:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d238      	bcs.n	8006536 <xTaskPriorityInherit+0x86>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80064c4:	6982      	ldr	r2, [r0, #24]
 80064c6:	2a00      	cmp	r2, #0
 80064c8:	db05      	blt.n	80064d6 <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064ca:	4a20      	ldr	r2, [pc, #128]	@ (800654c <xTaskPriorityInherit+0x9c>)
 80064cc:	6812      	ldr	r2, [r2, #0]
 80064ce:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80064d0:	f1c2 0207 	rsb	r2, r2, #7
 80064d4:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80064d6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80064da:	4a1d      	ldr	r2, [pc, #116]	@ (8006550 <xTaskPriorityInherit+0xa0>)
 80064dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80064e0:	6962      	ldr	r2, [r4, #20]
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d005      	beq.n	80064f2 <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80064e6:	4b19      	ldr	r3, [pc, #100]	@ (800654c <xTaskPriorityInherit+0x9c>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
				xReturn = pdTRUE;
 80064ee:	2001      	movs	r0, #1
 80064f0:	e029      	b.n	8006546 <xTaskPriorityInherit+0x96>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064f2:	1d25      	adds	r5, r4, #4
 80064f4:	4628      	mov	r0, r5
 80064f6:	f7fe febe 	bl	8005276 <uxListRemove>
 80064fa:	b938      	cbnz	r0, 800650c <xTaskPriorityInherit+0x5c>
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80064fc:	4915      	ldr	r1, [pc, #84]	@ (8006554 <xTaskPriorityInherit+0xa4>)
 80064fe:	680b      	ldr	r3, [r1, #0]
 8006500:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8006502:	2201      	movs	r2, #1
 8006504:	4082      	lsls	r2, r0
 8006506:	ea23 0302 	bic.w	r3, r3, r2
 800650a:	600b      	str	r3, [r1, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800650c:	4b0f      	ldr	r3, [pc, #60]	@ (800654c <xTaskPriorityInherit+0x9c>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8006512:	62e0      	str	r0, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006514:	4a0f      	ldr	r2, [pc, #60]	@ (8006554 <xTaskPriorityInherit+0xa4>)
 8006516:	6811      	ldr	r1, [r2, #0]
 8006518:	2401      	movs	r4, #1
 800651a:	fa04 f300 	lsl.w	r3, r4, r0
 800651e:	430b      	orrs	r3, r1
 8006520:	6013      	str	r3, [r2, #0]
 8006522:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006526:	4629      	mov	r1, r5
 8006528:	4b09      	ldr	r3, [pc, #36]	@ (8006550 <xTaskPriorityInherit+0xa0>)
 800652a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800652e:	f7fe fe7e 	bl	800522e <vListInsertEnd>
				xReturn = pdTRUE;
 8006532:	4620      	mov	r0, r4
 8006534:	e007      	b.n	8006546 <xTaskPriorityInherit+0x96>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006536:	4b05      	ldr	r3, [pc, #20]	@ (800654c <xTaskPriorityInherit+0x9c>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6c40      	ldr	r0, [r0, #68]	@ 0x44
 800653c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800653e:	4298      	cmp	r0, r3
 8006540:	bf2c      	ite	cs
 8006542:	2000      	movcs	r0, #0
 8006544:	2001      	movcc	r0, #1
	}
 8006546:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 8006548:	2000      	movs	r0, #0
	}
 800654a:	4770      	bx	lr
 800654c:	20000a08 	.word	0x20000a08
 8006550:	2000097c 	.word	0x2000097c
 8006554:	20000900 	.word	0x20000900

08006558 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8006558:	2800      	cmp	r0, #0
 800655a:	d04b      	beq.n	80065f4 <xTaskPriorityDisinherit+0x9c>
	{
 800655c:	b538      	push	{r3, r4, r5, lr}
 800655e:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8006560:	4b26      	ldr	r3, [pc, #152]	@ (80065fc <xTaskPriorityDisinherit+0xa4>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4283      	cmp	r3, r0
 8006566:	d008      	beq.n	800657a <xTaskPriorityDisinherit+0x22>
 8006568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800656c:	f383 8811 	msr	BASEPRI, r3
 8006570:	f3bf 8f6f 	isb	sy
 8006574:	f3bf 8f4f 	dsb	sy
 8006578:	e7fe      	b.n	8006578 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 800657a:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 800657c:	b943      	cbnz	r3, 8006590 <xTaskPriorityDisinherit+0x38>
 800657e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006582:	f383 8811 	msr	BASEPRI, r3
 8006586:	f3bf 8f6f 	isb	sy
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	e7fe      	b.n	800658e <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8006590:	3b01      	subs	r3, #1
 8006592:	6483      	str	r3, [r0, #72]	@ 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006594:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8006596:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8006598:	4291      	cmp	r1, r2
 800659a:	d02d      	beq.n	80065f8 <xTaskPriorityDisinherit+0xa0>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800659c:	b10b      	cbz	r3, 80065a2 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800659e:	2000      	movs	r0, #0
	}
 80065a0:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065a2:	1d05      	adds	r5, r0, #4
 80065a4:	4628      	mov	r0, r5
 80065a6:	f7fe fe66 	bl	8005276 <uxListRemove>
 80065aa:	b968      	cbnz	r0, 80065c8 <xTaskPriorityDisinherit+0x70>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80065ac:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80065ae:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 80065b2:	009b      	lsls	r3, r3, #2
 80065b4:	4a12      	ldr	r2, [pc, #72]	@ (8006600 <xTaskPriorityDisinherit+0xa8>)
 80065b6:	58d3      	ldr	r3, [r2, r3]
 80065b8:	b933      	cbnz	r3, 80065c8 <xTaskPriorityDisinherit+0x70>
 80065ba:	4812      	ldr	r0, [pc, #72]	@ (8006604 <xTaskPriorityDisinherit+0xac>)
 80065bc:	6803      	ldr	r3, [r0, #0]
 80065be:	2201      	movs	r2, #1
 80065c0:	408a      	lsls	r2, r1
 80065c2:	ea23 0302 	bic.w	r3, r3, r2
 80065c6:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80065c8:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 80065ca:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065cc:	f1c0 0307 	rsb	r3, r0, #7
 80065d0:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80065d2:	4a0c      	ldr	r2, [pc, #48]	@ (8006604 <xTaskPriorityDisinherit+0xac>)
 80065d4:	6811      	ldr	r1, [r2, #0]
 80065d6:	2401      	movs	r4, #1
 80065d8:	fa04 f300 	lsl.w	r3, r4, r0
 80065dc:	430b      	orrs	r3, r1
 80065de:	6013      	str	r3, [r2, #0]
 80065e0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80065e4:	4629      	mov	r1, r5
 80065e6:	4b06      	ldr	r3, [pc, #24]	@ (8006600 <xTaskPriorityDisinherit+0xa8>)
 80065e8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80065ec:	f7fe fe1f 	bl	800522e <vListInsertEnd>
					xReturn = pdTRUE;
 80065f0:	4620      	mov	r0, r4
 80065f2:	e7d5      	b.n	80065a0 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 80065f4:	2000      	movs	r0, #0
	}
 80065f6:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 80065f8:	2000      	movs	r0, #0
 80065fa:	e7d1      	b.n	80065a0 <xTaskPriorityDisinherit+0x48>
 80065fc:	20000a08 	.word	0x20000a08
 8006600:	2000097c 	.word	0x2000097c
 8006604:	20000900 	.word	0x20000900

08006608 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8006608:	2800      	cmp	r0, #0
 800660a:	d04f      	beq.n	80066ac <vTaskPriorityDisinheritAfterTimeout+0xa4>
	{
 800660c:	b538      	push	{r3, r4, r5, lr}
 800660e:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 8006610:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8006612:	b943      	cbnz	r3, 8006626 <vTaskPriorityDisinheritAfterTimeout+0x1e>
 8006614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006618:	f383 8811 	msr	BASEPRI, r3
 800661c:	f3bf 8f6f 	isb	sy
 8006620:	f3bf 8f4f 	dsb	sy
 8006624:	e7fe      	b.n	8006624 <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006626:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8006628:	4291      	cmp	r1, r2
 800662a:	bf38      	it	cc
 800662c:	4611      	movcc	r1, r2
			if( pxTCB->uxPriority != uxPriorityToUse )
 800662e:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 8006630:	428a      	cmp	r2, r1
 8006632:	d001      	beq.n	8006638 <vTaskPriorityDisinheritAfterTimeout+0x30>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006634:	2b01      	cmp	r3, #1
 8006636:	d000      	beq.n	800663a <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
 8006638:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
 800663a:	4b1d      	ldr	r3, [pc, #116]	@ (80066b0 <vTaskPriorityDisinheritAfterTimeout+0xa8>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4283      	cmp	r3, r0
 8006640:	d02b      	beq.n	800669a <vTaskPriorityDisinheritAfterTimeout+0x92>
					pxTCB->uxPriority = uxPriorityToUse;
 8006642:	62c1      	str	r1, [r0, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006644:	6983      	ldr	r3, [r0, #24]
 8006646:	2b00      	cmp	r3, #0
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006648:	bfa4      	itt	ge
 800664a:	f1c1 0107 	rsbge	r1, r1, #7
 800664e:	6181      	strge	r1, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006650:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006654:	4b17      	ldr	r3, [pc, #92]	@ (80066b4 <vTaskPriorityDisinheritAfterTimeout+0xac>)
 8006656:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800665a:	6942      	ldr	r2, [r0, #20]
 800665c:	429a      	cmp	r2, r3
 800665e:	d1eb      	bne.n	8006638 <vTaskPriorityDisinheritAfterTimeout+0x30>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006660:	1d05      	adds	r5, r0, #4
 8006662:	4628      	mov	r0, r5
 8006664:	f7fe fe07 	bl	8005276 <uxListRemove>
 8006668:	b938      	cbnz	r0, 800667a <vTaskPriorityDisinheritAfterTimeout+0x72>
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800666a:	4913      	ldr	r1, [pc, #76]	@ (80066b8 <vTaskPriorityDisinheritAfterTimeout+0xb0>)
 800666c:	680b      	ldr	r3, [r1, #0]
 800666e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8006670:	2201      	movs	r2, #1
 8006672:	4082      	lsls	r2, r0
 8006674:	ea23 0302 	bic.w	r3, r3, r2
 8006678:	600b      	str	r3, [r1, #0]
						prvAddTaskToReadyList( pxTCB );
 800667a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800667c:	4a0e      	ldr	r2, [pc, #56]	@ (80066b8 <vTaskPriorityDisinheritAfterTimeout+0xb0>)
 800667e:	6811      	ldr	r1, [r2, #0]
 8006680:	2301      	movs	r3, #1
 8006682:	4083      	lsls	r3, r0
 8006684:	430b      	orrs	r3, r1
 8006686:	6013      	str	r3, [r2, #0]
 8006688:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800668c:	4629      	mov	r1, r5
 800668e:	4b09      	ldr	r3, [pc, #36]	@ (80066b4 <vTaskPriorityDisinheritAfterTimeout+0xac>)
 8006690:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006694:	f7fe fdcb 	bl	800522e <vListInsertEnd>
	}
 8006698:	e7ce      	b.n	8006638 <vTaskPriorityDisinheritAfterTimeout+0x30>
 800669a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800669e:	f383 8811 	msr	BASEPRI, r3
 80066a2:	f3bf 8f6f 	isb	sy
 80066a6:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
 80066aa:	e7fe      	b.n	80066aa <vTaskPriorityDisinheritAfterTimeout+0xa2>
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	20000a08 	.word	0x20000a08
 80066b4:	2000097c 	.word	0x2000097c
 80066b8:	20000900 	.word	0x20000900

080066bc <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 80066bc:	4b05      	ldr	r3, [pc, #20]	@ (80066d4 <pvTaskIncrementMutexHeldCount+0x18>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	b123      	cbz	r3, 80066cc <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 80066c2:	4b04      	ldr	r3, [pc, #16]	@ (80066d4 <pvTaskIncrementMutexHeldCount+0x18>)
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 80066c8:	3301      	adds	r3, #1
 80066ca:	6493      	str	r3, [r2, #72]	@ 0x48
		return pxCurrentTCB;
 80066cc:	4b01      	ldr	r3, [pc, #4]	@ (80066d4 <pvTaskIncrementMutexHeldCount+0x18>)
 80066ce:	6818      	ldr	r0, [r3, #0]
	}
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	20000a08 	.word	0x20000a08

080066d8 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80066d8:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80066da:	2300      	movs	r3, #0
 80066dc:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80066de:	4b0d      	ldr	r3, [pc, #52]	@ (8006714 <prvTaskExitError+0x3c>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e6:	d008      	beq.n	80066fa <prvTaskExitError+0x22>
 80066e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ec:	f383 8811 	msr	BASEPRI, r3
 80066f0:	f3bf 8f6f 	isb	sy
 80066f4:	f3bf 8f4f 	dsb	sy
 80066f8:	e7fe      	b.n	80066f8 <prvTaskExitError+0x20>
 80066fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fe:	f383 8811 	msr	BASEPRI, r3
 8006702:	f3bf 8f6f 	isb	sy
 8006706:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800670a:	9b01      	ldr	r3, [sp, #4]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d0fc      	beq.n	800670a <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006710:	b002      	add	sp, #8
 8006712:	4770      	bx	lr
 8006714:	200000c8 	.word	0x200000c8

08006718 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006718:	4808      	ldr	r0, [pc, #32]	@ (800673c <prvPortStartFirstTask+0x24>)
 800671a:	6800      	ldr	r0, [r0, #0]
 800671c:	6800      	ldr	r0, [r0, #0]
 800671e:	f380 8808 	msr	MSP, r0
 8006722:	f04f 0000 	mov.w	r0, #0
 8006726:	f380 8814 	msr	CONTROL, r0
 800672a:	b662      	cpsie	i
 800672c:	b661      	cpsie	f
 800672e:	f3bf 8f4f 	dsb	sy
 8006732:	f3bf 8f6f 	isb	sy
 8006736:	df00      	svc	0
 8006738:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800673a:	0000      	.short	0x0000
 800673c:	e000ed08 	.word	0xe000ed08

08006740 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006740:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006750 <vPortEnableVFP+0x10>
 8006744:	6801      	ldr	r1, [r0, #0]
 8006746:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800674a:	6001      	str	r1, [r0, #0]
 800674c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800674e:	0000      	.short	0x0000
 8006750:	e000ed88 	.word	0xe000ed88

08006754 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006754:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006758:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800675c:	f021 0101 	bic.w	r1, r1, #1
 8006760:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006764:	4b05      	ldr	r3, [pc, #20]	@ (800677c <pxPortInitialiseStack+0x28>)
 8006766:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800676a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800676e:	f06f 0302 	mvn.w	r3, #2
 8006772:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8006776:	3844      	subs	r0, #68	@ 0x44
 8006778:	4770      	bx	lr
 800677a:	bf00      	nop
 800677c:	080066d9 	.word	0x080066d9

08006780 <SVC_Handler>:
	__asm volatile (
 8006780:	4b07      	ldr	r3, [pc, #28]	@ (80067a0 <pxCurrentTCBConst2>)
 8006782:	6819      	ldr	r1, [r3, #0]
 8006784:	6808      	ldr	r0, [r1, #0]
 8006786:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800678a:	f380 8809 	msr	PSP, r0
 800678e:	f3bf 8f6f 	isb	sy
 8006792:	f04f 0000 	mov.w	r0, #0
 8006796:	f380 8811 	msr	BASEPRI, r0
 800679a:	4770      	bx	lr
 800679c:	f3af 8000 	nop.w

080067a0 <pxCurrentTCBConst2>:
 80067a0:	20000a08 	.word	0x20000a08

080067a4 <vPortEnterCritical>:
 80067a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a8:	f383 8811 	msr	BASEPRI, r3
 80067ac:	f3bf 8f6f 	isb	sy
 80067b0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 80067b4:	4a0b      	ldr	r2, [pc, #44]	@ (80067e4 <vPortEnterCritical+0x40>)
 80067b6:	6813      	ldr	r3, [r2, #0]
 80067b8:	3301      	adds	r3, #1
 80067ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d000      	beq.n	80067c2 <vPortEnterCritical+0x1e>
}
 80067c0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80067c2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80067c6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 80067ca:	f013 0fff 	tst.w	r3, #255	@ 0xff
 80067ce:	d0f7      	beq.n	80067c0 <vPortEnterCritical+0x1c>
 80067d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d4:	f383 8811 	msr	BASEPRI, r3
 80067d8:	f3bf 8f6f 	isb	sy
 80067dc:	f3bf 8f4f 	dsb	sy
 80067e0:	e7fe      	b.n	80067e0 <vPortEnterCritical+0x3c>
 80067e2:	bf00      	nop
 80067e4:	200000c8 	.word	0x200000c8

080067e8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80067e8:	4b09      	ldr	r3, [pc, #36]	@ (8006810 <vPortExitCritical+0x28>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	b943      	cbnz	r3, 8006800 <vPortExitCritical+0x18>
 80067ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f2:	f383 8811 	msr	BASEPRI, r3
 80067f6:	f3bf 8f6f 	isb	sy
 80067fa:	f3bf 8f4f 	dsb	sy
 80067fe:	e7fe      	b.n	80067fe <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8006800:	3b01      	subs	r3, #1
 8006802:	4a03      	ldr	r2, [pc, #12]	@ (8006810 <vPortExitCritical+0x28>)
 8006804:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006806:	b90b      	cbnz	r3, 800680c <vPortExitCritical+0x24>
	__asm volatile
 8006808:	f383 8811 	msr	BASEPRI, r3
}
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	200000c8 	.word	0x200000c8
	...

08006820 <PendSV_Handler>:
	__asm volatile
 8006820:	f3ef 8009 	mrs	r0, PSP
 8006824:	f3bf 8f6f 	isb	sy
 8006828:	4b15      	ldr	r3, [pc, #84]	@ (8006880 <pxCurrentTCBConst>)
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	f01e 0f10 	tst.w	lr, #16
 8006830:	bf08      	it	eq
 8006832:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006836:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800683a:	6010      	str	r0, [r2, #0]
 800683c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006840:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006844:	f380 8811 	msr	BASEPRI, r0
 8006848:	f3bf 8f4f 	dsb	sy
 800684c:	f3bf 8f6f 	isb	sy
 8006850:	f7ff fcb0 	bl	80061b4 <vTaskSwitchContext>
 8006854:	f04f 0000 	mov.w	r0, #0
 8006858:	f380 8811 	msr	BASEPRI, r0
 800685c:	bc09      	pop	{r0, r3}
 800685e:	6819      	ldr	r1, [r3, #0]
 8006860:	6808      	ldr	r0, [r1, #0]
 8006862:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006866:	f01e 0f10 	tst.w	lr, #16
 800686a:	bf08      	it	eq
 800686c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006870:	f380 8809 	msr	PSP, r0
 8006874:	f3bf 8f6f 	isb	sy
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	f3af 8000 	nop.w

08006880 <pxCurrentTCBConst>:
 8006880:	20000a08 	.word	0x20000a08

08006884 <SysTick_Handler>:
{
 8006884:	b508      	push	{r3, lr}
	__asm volatile
 8006886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800688a:	f383 8811 	msr	BASEPRI, r3
 800688e:	f3bf 8f6f 	isb	sy
 8006892:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8006896:	f7ff fb4b 	bl	8005f30 <xTaskIncrementTick>
 800689a:	b128      	cbz	r0, 80068a8 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800689c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80068a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068a4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 80068a8:	2300      	movs	r3, #0
 80068aa:	f383 8811 	msr	BASEPRI, r3
}
 80068ae:	bd08      	pop	{r3, pc}

080068b0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80068b0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 80068b4:	2300      	movs	r3, #0
 80068b6:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80068b8:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80068ba:	4b05      	ldr	r3, [pc, #20]	@ (80068d0 <vPortSetupTimerInterrupt+0x20>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4905      	ldr	r1, [pc, #20]	@ (80068d4 <vPortSetupTimerInterrupt+0x24>)
 80068c0:	fba1 1303 	umull	r1, r3, r1, r3
 80068c4:	099b      	lsrs	r3, r3, #6
 80068c6:	3b01      	subs	r3, #1
 80068c8:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80068ca:	2307      	movs	r3, #7
 80068cc:	6113      	str	r3, [r2, #16]
}
 80068ce:	4770      	bx	lr
 80068d0:	20000014 	.word	0x20000014
 80068d4:	10624dd3 	.word	0x10624dd3

080068d8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80068d8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80068dc:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 80068e0:	4b3e      	ldr	r3, [pc, #248]	@ (80069dc <xPortStartScheduler+0x104>)
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d03b      	beq.n	800695e <xPortStartScheduler+0x86>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80068e6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80068ea:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 80068ee:	4b3c      	ldr	r3, [pc, #240]	@ (80069e0 <xPortStartScheduler+0x108>)
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d03d      	beq.n	8006970 <xPortStartScheduler+0x98>
{
 80068f4:	b530      	push	{r4, r5, lr}
 80068f6:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80068f8:	4b3a      	ldr	r3, [pc, #232]	@ (80069e4 <xPortStartScheduler+0x10c>)
 80068fa:	781a      	ldrb	r2, [r3, #0]
 80068fc:	b2d2      	uxtb	r2, r2
 80068fe:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006900:	22ff      	movs	r2, #255	@ 0xff
 8006902:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	b2db      	uxtb	r3, r3
 8006908:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800690c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006910:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006914:	4a34      	ldr	r2, [pc, #208]	@ (80069e8 <xPortStartScheduler+0x110>)
 8006916:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006918:	4b34      	ldr	r3, [pc, #208]	@ (80069ec <xPortStartScheduler+0x114>)
 800691a:	2207      	movs	r2, #7
 800691c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800691e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006922:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006926:	d011      	beq.n	800694c <xPortStartScheduler+0x74>
 8006928:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800692a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800692e:	005b      	lsls	r3, r3, #1
 8006930:	b2db      	uxtb	r3, r3
 8006932:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006936:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800693a:	4611      	mov	r1, r2
 800693c:	3a01      	subs	r2, #1
 800693e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006942:	d1f2      	bne.n	800692a <xPortStartScheduler+0x52>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006944:	2903      	cmp	r1, #3
 8006946:	d01c      	beq.n	8006982 <xPortStartScheduler+0xaa>
 8006948:	4b28      	ldr	r3, [pc, #160]	@ (80069ec <xPortStartScheduler+0x114>)
 800694a:	6019      	str	r1, [r3, #0]
	__asm volatile
 800694c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006950:	f383 8811 	msr	BASEPRI, r3
 8006954:	f3bf 8f6f 	isb	sy
 8006958:	f3bf 8f4f 	dsb	sy
 800695c:	e7fe      	b.n	800695c <xPortStartScheduler+0x84>
 800695e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800696e:	e7fe      	b.n	800696e <xPortStartScheduler+0x96>
 8006970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006974:	f383 8811 	msr	BASEPRI, r3
 8006978:	f3bf 8f6f 	isb	sy
 800697c:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006980:	e7fe      	b.n	8006980 <xPortStartScheduler+0xa8>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006982:	4b1a      	ldr	r3, [pc, #104]	@ (80069ec <xPortStartScheduler+0x114>)
 8006984:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8006988:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800698a:	9b01      	ldr	r3, [sp, #4]
 800698c:	b2db      	uxtb	r3, r3
 800698e:	4a15      	ldr	r2, [pc, #84]	@ (80069e4 <xPortStartScheduler+0x10c>)
 8006990:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006992:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
 8006996:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 800699a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800699e:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80069a2:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 80069a6:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80069aa:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 80069ae:	f7ff ff7f 	bl	80068b0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80069b2:	2500      	movs	r5, #0
 80069b4:	4b0e      	ldr	r3, [pc, #56]	@ (80069f0 <xPortStartScheduler+0x118>)
 80069b6:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 80069b8:	f7ff fec2 	bl	8006740 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80069bc:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 80069c0:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80069c4:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 80069c8:	f7ff fea6 	bl	8006718 <prvPortStartFirstTask>
	vTaskSwitchContext();
 80069cc:	f7ff fbf2 	bl	80061b4 <vTaskSwitchContext>
	prvTaskExitError();
 80069d0:	f7ff fe82 	bl	80066d8 <prvTaskExitError>
}
 80069d4:	4628      	mov	r0, r5
 80069d6:	b003      	add	sp, #12
 80069d8:	bd30      	pop	{r4, r5, pc}
 80069da:	bf00      	nop
 80069dc:	410fc271 	.word	0x410fc271
 80069e0:	410fc270 	.word	0x410fc270
 80069e4:	e000e400 	.word	0xe000e400
 80069e8:	20000a10 	.word	0x20000a10
 80069ec:	20000a0c 	.word	0x20000a0c
 80069f0:	200000c8 	.word	0x200000c8

080069f4 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80069f4:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80069f8:	2b0f      	cmp	r3, #15
 80069fa:	d90f      	bls.n	8006a1c <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80069fc:	4a11      	ldr	r2, [pc, #68]	@ (8006a44 <vPortValidateInterruptPriority+0x50>)
 80069fe:	5c9b      	ldrb	r3, [r3, r2]
 8006a00:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006a02:	4a11      	ldr	r2, [pc, #68]	@ (8006a48 <vPortValidateInterruptPriority+0x54>)
 8006a04:	7812      	ldrb	r2, [r2, #0]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d908      	bls.n	8006a1c <vPortValidateInterruptPriority+0x28>
 8006a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0e:	f383 8811 	msr	BASEPRI, r3
 8006a12:	f3bf 8f6f 	isb	sy
 8006a16:	f3bf 8f4f 	dsb	sy
 8006a1a:	e7fe      	b.n	8006a1a <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006a1c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006a20:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8006a24:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a28:	4a08      	ldr	r2, [pc, #32]	@ (8006a4c <vPortValidateInterruptPriority+0x58>)
 8006a2a:	6812      	ldr	r2, [r2, #0]
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d908      	bls.n	8006a42 <vPortValidateInterruptPriority+0x4e>
 8006a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a34:	f383 8811 	msr	BASEPRI, r3
 8006a38:	f3bf 8f6f 	isb	sy
 8006a3c:	f3bf 8f4f 	dsb	sy
 8006a40:	e7fe      	b.n	8006a40 <vPortValidateInterruptPriority+0x4c>
	}
 8006a42:	4770      	bx	lr
 8006a44:	e000e3f0 	.word	0xe000e3f0
 8006a48:	20000a10 	.word	0x20000a10
 8006a4c:	20000a0c 	.word	0x20000a0c

08006a50 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006a50:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006a52:	4b15      	ldr	r3, [pc, #84]	@ (8006aa8 <prvInsertBlockIntoFreeList+0x58>)
 8006a54:	461a      	mov	r2, r3
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4283      	cmp	r3, r0
 8006a5a:	d3fb      	bcc.n	8006a54 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006a5c:	6854      	ldr	r4, [r2, #4]
 8006a5e:	1911      	adds	r1, r2, r4
 8006a60:	4288      	cmp	r0, r1
 8006a62:	d00a      	beq.n	8006a7a <prvInsertBlockIntoFreeList+0x2a>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006a64:	6844      	ldr	r4, [r0, #4]
 8006a66:	1901      	adds	r1, r0, r4
 8006a68:	428b      	cmp	r3, r1
 8006a6a:	d010      	beq.n	8006a8e <prvInsertBlockIntoFreeList+0x3e>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006a6c:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006a6e:	4282      	cmp	r2, r0
 8006a70:	d000      	beq.n	8006a74 <prvInsertBlockIntoFreeList+0x24>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006a72:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a78:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006a7a:	6841      	ldr	r1, [r0, #4]
 8006a7c:	4421      	add	r1, r4
 8006a7e:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006a80:	460c      	mov	r4, r1
 8006a82:	4411      	add	r1, r2
 8006a84:	428b      	cmp	r3, r1
 8006a86:	d001      	beq.n	8006a8c <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006a88:	6013      	str	r3, [r2, #0]
	if( pxIterator != pxBlockToInsert )
 8006a8a:	e7f3      	b.n	8006a74 <prvInsertBlockIntoFreeList+0x24>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006a8c:	4610      	mov	r0, r2
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006a8e:	4907      	ldr	r1, [pc, #28]	@ (8006aac <prvInsertBlockIntoFreeList+0x5c>)
 8006a90:	6809      	ldr	r1, [r1, #0]
 8006a92:	428b      	cmp	r3, r1
 8006a94:	d005      	beq.n	8006aa2 <prvInsertBlockIntoFreeList+0x52>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	4423      	add	r3, r4
 8006a9a:	6043      	str	r3, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006a9c:	6813      	ldr	r3, [r2, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	e7e4      	b.n	8006a6c <prvInsertBlockIntoFreeList+0x1c>
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	e7e2      	b.n	8006a6c <prvInsertBlockIntoFreeList+0x1c>
 8006aa6:	bf00      	nop
 8006aa8:	20000a2c 	.word	0x20000a2c
 8006aac:	20000a28 	.word	0x20000a28

08006ab0 <pvPortMalloc>:
{
 8006ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ab2:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8006ab4:	f7ff fa34 	bl	8005f20 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8006ab8:	4b44      	ldr	r3, [pc, #272]	@ (8006bcc <pvPortMalloc+0x11c>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	b1b3      	cbz	r3, 8006aec <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006abe:	4b44      	ldr	r3, [pc, #272]	@ (8006bd0 <pvPortMalloc+0x120>)
 8006ac0:	681d      	ldr	r5, [r3, #0]
 8006ac2:	4225      	tst	r5, r4
 8006ac4:	d17d      	bne.n	8006bc2 <pvPortMalloc+0x112>
			if( xWantedSize > 0 )
 8006ac6:	2c00      	cmp	r4, #0
 8006ac8:	d07b      	beq.n	8006bc2 <pvPortMalloc+0x112>
				xWantedSize += xHeapStructSize;
 8006aca:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ace:	f014 0f07 	tst.w	r4, #7
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006ad2:	bf1c      	itt	ne
 8006ad4:	f022 0207 	bicne.w	r2, r2, #7
 8006ad8:	3208      	addne	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006ada:	2a00      	cmp	r2, #0
 8006adc:	d071      	beq.n	8006bc2 <pvPortMalloc+0x112>
 8006ade:	4b3d      	ldr	r3, [pc, #244]	@ (8006bd4 <pvPortMalloc+0x124>)
 8006ae0:	681e      	ldr	r6, [r3, #0]
 8006ae2:	4296      	cmp	r6, r2
 8006ae4:	d36d      	bcc.n	8006bc2 <pvPortMalloc+0x112>
				pxBlock = xStart.pxNextFreeBlock;
 8006ae6:	493c      	ldr	r1, [pc, #240]	@ (8006bd8 <pvPortMalloc+0x128>)
 8006ae8:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006aea:	e027      	b.n	8006b3c <pvPortMalloc+0x8c>
	uxAddress = ( size_t ) ucHeap;
 8006aec:	4a3b      	ldr	r2, [pc, #236]	@ (8006bdc <pvPortMalloc+0x12c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006aee:	f012 0f07 	tst.w	r2, #7
 8006af2:	d007      	beq.n	8006b04 <pvPortMalloc+0x54>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006af4:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006af6:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006afa:	f602 32b8 	addw	r2, r2, #3000	@ 0xbb8
 8006afe:	1a53      	subs	r3, r2, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b00:	460a      	mov	r2, r1
 8006b02:	e001      	b.n	8006b08 <pvPortMalloc+0x58>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b04:	f640 33b8 	movw	r3, #3000	@ 0xbb8
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006b08:	4833      	ldr	r0, [pc, #204]	@ (8006bd8 <pvPortMalloc+0x128>)
 8006b0a:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	6041      	str	r1, [r0, #4]
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b10:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8006b12:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b14:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8006b18:	482c      	ldr	r0, [pc, #176]	@ (8006bcc <pvPortMalloc+0x11c>)
 8006b1a:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8006b1c:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006b1e:	6019      	str	r1, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006b20:	1a99      	subs	r1, r3, r2
 8006b22:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006b24:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b26:	4b2e      	ldr	r3, [pc, #184]	@ (8006be0 <pvPortMalloc+0x130>)
 8006b28:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b2a:	4b2a      	ldr	r3, [pc, #168]	@ (8006bd4 <pvPortMalloc+0x124>)
 8006b2c:	6019      	str	r1, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b2e:	4b28      	ldr	r3, [pc, #160]	@ (8006bd0 <pvPortMalloc+0x120>)
 8006b30:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006b34:	601a      	str	r2, [r3, #0]
}
 8006b36:	e7c2      	b.n	8006abe <pvPortMalloc+0xe>
 8006b38:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b3a:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b3c:	6863      	ldr	r3, [r4, #4]
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d202      	bcs.n	8006b48 <pvPortMalloc+0x98>
 8006b42:	6823      	ldr	r3, [r4, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1f7      	bne.n	8006b38 <pvPortMalloc+0x88>
				if( pxBlock != pxEnd )
 8006b48:	4b20      	ldr	r3, [pc, #128]	@ (8006bcc <pvPortMalloc+0x11c>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	42a3      	cmp	r3, r4
 8006b4e:	d038      	beq.n	8006bc2 <pvPortMalloc+0x112>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b50:	680f      	ldr	r7, [r1, #0]
 8006b52:	3708      	adds	r7, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b54:	6823      	ldr	r3, [r4, #0]
 8006b56:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b58:	6863      	ldr	r3, [r4, #4]
 8006b5a:	1a9b      	subs	r3, r3, r2
 8006b5c:	2b10      	cmp	r3, #16
 8006b5e:	d910      	bls.n	8006b82 <pvPortMalloc+0xd2>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006b60:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b62:	f010 0f07 	tst.w	r0, #7
 8006b66:	d008      	beq.n	8006b7a <pvPortMalloc+0xca>
 8006b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b6c:	f383 8811 	msr	BASEPRI, r3
 8006b70:	f3bf 8f6f 	isb	sy
 8006b74:	f3bf 8f4f 	dsb	sy
 8006b78:	e7fe      	b.n	8006b78 <pvPortMalloc+0xc8>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006b7a:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b7c:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006b7e:	f7ff ff67 	bl	8006a50 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006b82:	6863      	ldr	r3, [r4, #4]
 8006b84:	1af6      	subs	r6, r6, r3
 8006b86:	4a13      	ldr	r2, [pc, #76]	@ (8006bd4 <pvPortMalloc+0x124>)
 8006b88:	6016      	str	r6, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006b8a:	4a15      	ldr	r2, [pc, #84]	@ (8006be0 <pvPortMalloc+0x130>)
 8006b8c:	6812      	ldr	r2, [r2, #0]
 8006b8e:	4296      	cmp	r6, r2
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006b90:	bf3c      	itt	cc
 8006b92:	4a13      	ldrcc	r2, [pc, #76]	@ (8006be0 <pvPortMalloc+0x130>)
 8006b94:	6016      	strcc	r6, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006b96:	432b      	orrs	r3, r5
 8006b98:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 8006b9e:	4a11      	ldr	r2, [pc, #68]	@ (8006be4 <pvPortMalloc+0x134>)
 8006ba0:	6813      	ldr	r3, [r2, #0]
 8006ba2:	3301      	adds	r3, #1
 8006ba4:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 8006ba6:	f7ff fa5f 	bl	8006068 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006baa:	f017 0f07 	tst.w	r7, #7
 8006bae:	d00b      	beq.n	8006bc8 <pvPortMalloc+0x118>
 8006bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb4:	f383 8811 	msr	BASEPRI, r3
 8006bb8:	f3bf 8f6f 	isb	sy
 8006bbc:	f3bf 8f4f 	dsb	sy
 8006bc0:	e7fe      	b.n	8006bc0 <pvPortMalloc+0x110>
	( void ) xTaskResumeAll();
 8006bc2:	f7ff fa51 	bl	8006068 <xTaskResumeAll>
 8006bc6:	2700      	movs	r7, #0
}
 8006bc8:	4638      	mov	r0, r7
 8006bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bcc:	20000a28 	.word	0x20000a28
 8006bd0:	20000a14 	.word	0x20000a14
 8006bd4:	20000a24 	.word	0x20000a24
 8006bd8:	20000a2c 	.word	0x20000a2c
 8006bdc:	20000a34 	.word	0x20000a34
 8006be0:	20000a20 	.word	0x20000a20
 8006be4:	20000a1c 	.word	0x20000a1c

08006be8 <vPortFree>:
	if( pv != NULL )
 8006be8:	2800      	cmp	r0, #0
 8006bea:	d033      	beq.n	8006c54 <vPortFree+0x6c>
{
 8006bec:	b510      	push	{r4, lr}
 8006bee:	4604      	mov	r4, r0
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006bf0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8006bf4:	4a18      	ldr	r2, [pc, #96]	@ (8006c58 <vPortFree+0x70>)
 8006bf6:	6812      	ldr	r2, [r2, #0]
 8006bf8:	4213      	tst	r3, r2
 8006bfa:	d108      	bne.n	8006c0e <vPortFree+0x26>
 8006bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c00:	f383 8811 	msr	BASEPRI, r3
 8006c04:	f3bf 8f6f 	isb	sy
 8006c08:	f3bf 8f4f 	dsb	sy
 8006c0c:	e7fe      	b.n	8006c0c <vPortFree+0x24>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c0e:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8006c12:	b141      	cbz	r1, 8006c26 <vPortFree+0x3e>
 8006c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c18:	f383 8811 	msr	BASEPRI, r3
 8006c1c:	f3bf 8f6f 	isb	sy
 8006c20:	f3bf 8f4f 	dsb	sy
 8006c24:	e7fe      	b.n	8006c24 <vPortFree+0x3c>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006c26:	ea23 0302 	bic.w	r3, r3, r2
 8006c2a:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8006c2e:	f7ff f977 	bl	8005f20 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006c32:	4a0a      	ldr	r2, [pc, #40]	@ (8006c5c <vPortFree+0x74>)
 8006c34:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006c38:	6811      	ldr	r1, [r2, #0]
 8006c3a:	440b      	add	r3, r1
 8006c3c:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006c3e:	f1a4 0008 	sub.w	r0, r4, #8
 8006c42:	f7ff ff05 	bl	8006a50 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006c46:	4a06      	ldr	r2, [pc, #24]	@ (8006c60 <vPortFree+0x78>)
 8006c48:	6813      	ldr	r3, [r2, #0]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 8006c4e:	f7ff fa0b 	bl	8006068 <xTaskResumeAll>
}
 8006c52:	bd10      	pop	{r4, pc}
 8006c54:	4770      	bx	lr
 8006c56:	bf00      	nop
 8006c58:	20000a14 	.word	0x20000a14
 8006c5c:	20000a24 	.word	0x20000a24
 8006c60:	20000a18 	.word	0x20000a18

08006c64 <__cvt>:
 8006c64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c68:	ec57 6b10 	vmov	r6, r7, d0
 8006c6c:	2f00      	cmp	r7, #0
 8006c6e:	460c      	mov	r4, r1
 8006c70:	4619      	mov	r1, r3
 8006c72:	463b      	mov	r3, r7
 8006c74:	bfbb      	ittet	lt
 8006c76:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006c7a:	461f      	movlt	r7, r3
 8006c7c:	2300      	movge	r3, #0
 8006c7e:	232d      	movlt	r3, #45	@ 0x2d
 8006c80:	700b      	strb	r3, [r1, #0]
 8006c82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c84:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006c88:	4691      	mov	r9, r2
 8006c8a:	f023 0820 	bic.w	r8, r3, #32
 8006c8e:	bfbc      	itt	lt
 8006c90:	4632      	movlt	r2, r6
 8006c92:	4616      	movlt	r6, r2
 8006c94:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c98:	d005      	beq.n	8006ca6 <__cvt+0x42>
 8006c9a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006c9e:	d100      	bne.n	8006ca2 <__cvt+0x3e>
 8006ca0:	3401      	adds	r4, #1
 8006ca2:	2102      	movs	r1, #2
 8006ca4:	e000      	b.n	8006ca8 <__cvt+0x44>
 8006ca6:	2103      	movs	r1, #3
 8006ca8:	ab03      	add	r3, sp, #12
 8006caa:	9301      	str	r3, [sp, #4]
 8006cac:	ab02      	add	r3, sp, #8
 8006cae:	9300      	str	r3, [sp, #0]
 8006cb0:	ec47 6b10 	vmov	d0, r6, r7
 8006cb4:	4653      	mov	r3, sl
 8006cb6:	4622      	mov	r2, r4
 8006cb8:	f001 f89e 	bl	8007df8 <_dtoa_r>
 8006cbc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006cc0:	4605      	mov	r5, r0
 8006cc2:	d119      	bne.n	8006cf8 <__cvt+0x94>
 8006cc4:	f019 0f01 	tst.w	r9, #1
 8006cc8:	d00e      	beq.n	8006ce8 <__cvt+0x84>
 8006cca:	eb00 0904 	add.w	r9, r0, r4
 8006cce:	2200      	movs	r2, #0
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	4630      	mov	r0, r6
 8006cd4:	4639      	mov	r1, r7
 8006cd6:	f7f9 ff0f 	bl	8000af8 <__aeabi_dcmpeq>
 8006cda:	b108      	cbz	r0, 8006ce0 <__cvt+0x7c>
 8006cdc:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ce0:	2230      	movs	r2, #48	@ 0x30
 8006ce2:	9b03      	ldr	r3, [sp, #12]
 8006ce4:	454b      	cmp	r3, r9
 8006ce6:	d31e      	bcc.n	8006d26 <__cvt+0xc2>
 8006ce8:	9b03      	ldr	r3, [sp, #12]
 8006cea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006cec:	1b5b      	subs	r3, r3, r5
 8006cee:	4628      	mov	r0, r5
 8006cf0:	6013      	str	r3, [r2, #0]
 8006cf2:	b004      	add	sp, #16
 8006cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cf8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006cfc:	eb00 0904 	add.w	r9, r0, r4
 8006d00:	d1e5      	bne.n	8006cce <__cvt+0x6a>
 8006d02:	7803      	ldrb	r3, [r0, #0]
 8006d04:	2b30      	cmp	r3, #48	@ 0x30
 8006d06:	d10a      	bne.n	8006d1e <__cvt+0xba>
 8006d08:	2200      	movs	r2, #0
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	4630      	mov	r0, r6
 8006d0e:	4639      	mov	r1, r7
 8006d10:	f7f9 fef2 	bl	8000af8 <__aeabi_dcmpeq>
 8006d14:	b918      	cbnz	r0, 8006d1e <__cvt+0xba>
 8006d16:	f1c4 0401 	rsb	r4, r4, #1
 8006d1a:	f8ca 4000 	str.w	r4, [sl]
 8006d1e:	f8da 3000 	ldr.w	r3, [sl]
 8006d22:	4499      	add	r9, r3
 8006d24:	e7d3      	b.n	8006cce <__cvt+0x6a>
 8006d26:	1c59      	adds	r1, r3, #1
 8006d28:	9103      	str	r1, [sp, #12]
 8006d2a:	701a      	strb	r2, [r3, #0]
 8006d2c:	e7d9      	b.n	8006ce2 <__cvt+0x7e>

08006d2e <__exponent>:
 8006d2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d30:	2900      	cmp	r1, #0
 8006d32:	bfba      	itte	lt
 8006d34:	4249      	neglt	r1, r1
 8006d36:	232d      	movlt	r3, #45	@ 0x2d
 8006d38:	232b      	movge	r3, #43	@ 0x2b
 8006d3a:	2909      	cmp	r1, #9
 8006d3c:	7002      	strb	r2, [r0, #0]
 8006d3e:	7043      	strb	r3, [r0, #1]
 8006d40:	dd29      	ble.n	8006d96 <__exponent+0x68>
 8006d42:	f10d 0307 	add.w	r3, sp, #7
 8006d46:	461d      	mov	r5, r3
 8006d48:	270a      	movs	r7, #10
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006d50:	fb07 1416 	mls	r4, r7, r6, r1
 8006d54:	3430      	adds	r4, #48	@ 0x30
 8006d56:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006d5a:	460c      	mov	r4, r1
 8006d5c:	2c63      	cmp	r4, #99	@ 0x63
 8006d5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006d62:	4631      	mov	r1, r6
 8006d64:	dcf1      	bgt.n	8006d4a <__exponent+0x1c>
 8006d66:	3130      	adds	r1, #48	@ 0x30
 8006d68:	1e94      	subs	r4, r2, #2
 8006d6a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006d6e:	1c41      	adds	r1, r0, #1
 8006d70:	4623      	mov	r3, r4
 8006d72:	42ab      	cmp	r3, r5
 8006d74:	d30a      	bcc.n	8006d8c <__exponent+0x5e>
 8006d76:	f10d 0309 	add.w	r3, sp, #9
 8006d7a:	1a9b      	subs	r3, r3, r2
 8006d7c:	42ac      	cmp	r4, r5
 8006d7e:	bf88      	it	hi
 8006d80:	2300      	movhi	r3, #0
 8006d82:	3302      	adds	r3, #2
 8006d84:	4403      	add	r3, r0
 8006d86:	1a18      	subs	r0, r3, r0
 8006d88:	b003      	add	sp, #12
 8006d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d8c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006d90:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006d94:	e7ed      	b.n	8006d72 <__exponent+0x44>
 8006d96:	2330      	movs	r3, #48	@ 0x30
 8006d98:	3130      	adds	r1, #48	@ 0x30
 8006d9a:	7083      	strb	r3, [r0, #2]
 8006d9c:	70c1      	strb	r1, [r0, #3]
 8006d9e:	1d03      	adds	r3, r0, #4
 8006da0:	e7f1      	b.n	8006d86 <__exponent+0x58>
	...

08006da4 <_printf_float>:
 8006da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006da8:	b08d      	sub	sp, #52	@ 0x34
 8006daa:	460c      	mov	r4, r1
 8006dac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006db0:	4616      	mov	r6, r2
 8006db2:	461f      	mov	r7, r3
 8006db4:	4605      	mov	r5, r0
 8006db6:	f000 ff09 	bl	8007bcc <_localeconv_r>
 8006dba:	6803      	ldr	r3, [r0, #0]
 8006dbc:	9304      	str	r3, [sp, #16]
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f7f9 fa6e 	bl	80002a0 <strlen>
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006dc8:	f8d8 3000 	ldr.w	r3, [r8]
 8006dcc:	9005      	str	r0, [sp, #20]
 8006dce:	3307      	adds	r3, #7
 8006dd0:	f023 0307 	bic.w	r3, r3, #7
 8006dd4:	f103 0208 	add.w	r2, r3, #8
 8006dd8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006ddc:	f8d4 b000 	ldr.w	fp, [r4]
 8006de0:	f8c8 2000 	str.w	r2, [r8]
 8006de4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006de8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006dec:	9307      	str	r3, [sp, #28]
 8006dee:	f8cd 8018 	str.w	r8, [sp, #24]
 8006df2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006df6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006dfa:	4b9c      	ldr	r3, [pc, #624]	@ (800706c <_printf_float+0x2c8>)
 8006dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8006e00:	f7f9 feac 	bl	8000b5c <__aeabi_dcmpun>
 8006e04:	bb70      	cbnz	r0, 8006e64 <_printf_float+0xc0>
 8006e06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e0a:	4b98      	ldr	r3, [pc, #608]	@ (800706c <_printf_float+0x2c8>)
 8006e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e10:	f7f9 fe86 	bl	8000b20 <__aeabi_dcmple>
 8006e14:	bb30      	cbnz	r0, 8006e64 <_printf_float+0xc0>
 8006e16:	2200      	movs	r2, #0
 8006e18:	2300      	movs	r3, #0
 8006e1a:	4640      	mov	r0, r8
 8006e1c:	4649      	mov	r1, r9
 8006e1e:	f7f9 fe75 	bl	8000b0c <__aeabi_dcmplt>
 8006e22:	b110      	cbz	r0, 8006e2a <_printf_float+0x86>
 8006e24:	232d      	movs	r3, #45	@ 0x2d
 8006e26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e2a:	4a91      	ldr	r2, [pc, #580]	@ (8007070 <_printf_float+0x2cc>)
 8006e2c:	4b91      	ldr	r3, [pc, #580]	@ (8007074 <_printf_float+0x2d0>)
 8006e2e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006e32:	bf94      	ite	ls
 8006e34:	4690      	movls	r8, r2
 8006e36:	4698      	movhi	r8, r3
 8006e38:	2303      	movs	r3, #3
 8006e3a:	6123      	str	r3, [r4, #16]
 8006e3c:	f02b 0304 	bic.w	r3, fp, #4
 8006e40:	6023      	str	r3, [r4, #0]
 8006e42:	f04f 0900 	mov.w	r9, #0
 8006e46:	9700      	str	r7, [sp, #0]
 8006e48:	4633      	mov	r3, r6
 8006e4a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006e4c:	4621      	mov	r1, r4
 8006e4e:	4628      	mov	r0, r5
 8006e50:	f000 f9d2 	bl	80071f8 <_printf_common>
 8006e54:	3001      	adds	r0, #1
 8006e56:	f040 808d 	bne.w	8006f74 <_printf_float+0x1d0>
 8006e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e5e:	b00d      	add	sp, #52	@ 0x34
 8006e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e64:	4642      	mov	r2, r8
 8006e66:	464b      	mov	r3, r9
 8006e68:	4640      	mov	r0, r8
 8006e6a:	4649      	mov	r1, r9
 8006e6c:	f7f9 fe76 	bl	8000b5c <__aeabi_dcmpun>
 8006e70:	b140      	cbz	r0, 8006e84 <_printf_float+0xe0>
 8006e72:	464b      	mov	r3, r9
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	bfbc      	itt	lt
 8006e78:	232d      	movlt	r3, #45	@ 0x2d
 8006e7a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006e7e:	4a7e      	ldr	r2, [pc, #504]	@ (8007078 <_printf_float+0x2d4>)
 8006e80:	4b7e      	ldr	r3, [pc, #504]	@ (800707c <_printf_float+0x2d8>)
 8006e82:	e7d4      	b.n	8006e2e <_printf_float+0x8a>
 8006e84:	6863      	ldr	r3, [r4, #4]
 8006e86:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006e8a:	9206      	str	r2, [sp, #24]
 8006e8c:	1c5a      	adds	r2, r3, #1
 8006e8e:	d13b      	bne.n	8006f08 <_printf_float+0x164>
 8006e90:	2306      	movs	r3, #6
 8006e92:	6063      	str	r3, [r4, #4]
 8006e94:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006e98:	2300      	movs	r3, #0
 8006e9a:	6022      	str	r2, [r4, #0]
 8006e9c:	9303      	str	r3, [sp, #12]
 8006e9e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006ea0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006ea4:	ab09      	add	r3, sp, #36	@ 0x24
 8006ea6:	9300      	str	r3, [sp, #0]
 8006ea8:	6861      	ldr	r1, [r4, #4]
 8006eaa:	ec49 8b10 	vmov	d0, r8, r9
 8006eae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	f7ff fed6 	bl	8006c64 <__cvt>
 8006eb8:	9b06      	ldr	r3, [sp, #24]
 8006eba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ebc:	2b47      	cmp	r3, #71	@ 0x47
 8006ebe:	4680      	mov	r8, r0
 8006ec0:	d129      	bne.n	8006f16 <_printf_float+0x172>
 8006ec2:	1cc8      	adds	r0, r1, #3
 8006ec4:	db02      	blt.n	8006ecc <_printf_float+0x128>
 8006ec6:	6863      	ldr	r3, [r4, #4]
 8006ec8:	4299      	cmp	r1, r3
 8006eca:	dd41      	ble.n	8006f50 <_printf_float+0x1ac>
 8006ecc:	f1aa 0a02 	sub.w	sl, sl, #2
 8006ed0:	fa5f fa8a 	uxtb.w	sl, sl
 8006ed4:	3901      	subs	r1, #1
 8006ed6:	4652      	mov	r2, sl
 8006ed8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006edc:	9109      	str	r1, [sp, #36]	@ 0x24
 8006ede:	f7ff ff26 	bl	8006d2e <__exponent>
 8006ee2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ee4:	1813      	adds	r3, r2, r0
 8006ee6:	2a01      	cmp	r2, #1
 8006ee8:	4681      	mov	r9, r0
 8006eea:	6123      	str	r3, [r4, #16]
 8006eec:	dc02      	bgt.n	8006ef4 <_printf_float+0x150>
 8006eee:	6822      	ldr	r2, [r4, #0]
 8006ef0:	07d2      	lsls	r2, r2, #31
 8006ef2:	d501      	bpl.n	8006ef8 <_printf_float+0x154>
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	6123      	str	r3, [r4, #16]
 8006ef8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d0a2      	beq.n	8006e46 <_printf_float+0xa2>
 8006f00:	232d      	movs	r3, #45	@ 0x2d
 8006f02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f06:	e79e      	b.n	8006e46 <_printf_float+0xa2>
 8006f08:	9a06      	ldr	r2, [sp, #24]
 8006f0a:	2a47      	cmp	r2, #71	@ 0x47
 8006f0c:	d1c2      	bne.n	8006e94 <_printf_float+0xf0>
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1c0      	bne.n	8006e94 <_printf_float+0xf0>
 8006f12:	2301      	movs	r3, #1
 8006f14:	e7bd      	b.n	8006e92 <_printf_float+0xee>
 8006f16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f1a:	d9db      	bls.n	8006ed4 <_printf_float+0x130>
 8006f1c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006f20:	d118      	bne.n	8006f54 <_printf_float+0x1b0>
 8006f22:	2900      	cmp	r1, #0
 8006f24:	6863      	ldr	r3, [r4, #4]
 8006f26:	dd0b      	ble.n	8006f40 <_printf_float+0x19c>
 8006f28:	6121      	str	r1, [r4, #16]
 8006f2a:	b913      	cbnz	r3, 8006f32 <_printf_float+0x18e>
 8006f2c:	6822      	ldr	r2, [r4, #0]
 8006f2e:	07d0      	lsls	r0, r2, #31
 8006f30:	d502      	bpl.n	8006f38 <_printf_float+0x194>
 8006f32:	3301      	adds	r3, #1
 8006f34:	440b      	add	r3, r1
 8006f36:	6123      	str	r3, [r4, #16]
 8006f38:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006f3a:	f04f 0900 	mov.w	r9, #0
 8006f3e:	e7db      	b.n	8006ef8 <_printf_float+0x154>
 8006f40:	b913      	cbnz	r3, 8006f48 <_printf_float+0x1a4>
 8006f42:	6822      	ldr	r2, [r4, #0]
 8006f44:	07d2      	lsls	r2, r2, #31
 8006f46:	d501      	bpl.n	8006f4c <_printf_float+0x1a8>
 8006f48:	3302      	adds	r3, #2
 8006f4a:	e7f4      	b.n	8006f36 <_printf_float+0x192>
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e7f2      	b.n	8006f36 <_printf_float+0x192>
 8006f50:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006f54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f56:	4299      	cmp	r1, r3
 8006f58:	db05      	blt.n	8006f66 <_printf_float+0x1c2>
 8006f5a:	6823      	ldr	r3, [r4, #0]
 8006f5c:	6121      	str	r1, [r4, #16]
 8006f5e:	07d8      	lsls	r0, r3, #31
 8006f60:	d5ea      	bpl.n	8006f38 <_printf_float+0x194>
 8006f62:	1c4b      	adds	r3, r1, #1
 8006f64:	e7e7      	b.n	8006f36 <_printf_float+0x192>
 8006f66:	2900      	cmp	r1, #0
 8006f68:	bfd4      	ite	le
 8006f6a:	f1c1 0202 	rsble	r2, r1, #2
 8006f6e:	2201      	movgt	r2, #1
 8006f70:	4413      	add	r3, r2
 8006f72:	e7e0      	b.n	8006f36 <_printf_float+0x192>
 8006f74:	6823      	ldr	r3, [r4, #0]
 8006f76:	055a      	lsls	r2, r3, #21
 8006f78:	d407      	bmi.n	8006f8a <_printf_float+0x1e6>
 8006f7a:	6923      	ldr	r3, [r4, #16]
 8006f7c:	4642      	mov	r2, r8
 8006f7e:	4631      	mov	r1, r6
 8006f80:	4628      	mov	r0, r5
 8006f82:	47b8      	blx	r7
 8006f84:	3001      	adds	r0, #1
 8006f86:	d12b      	bne.n	8006fe0 <_printf_float+0x23c>
 8006f88:	e767      	b.n	8006e5a <_printf_float+0xb6>
 8006f8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f8e:	f240 80dd 	bls.w	800714c <_printf_float+0x3a8>
 8006f92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006f96:	2200      	movs	r2, #0
 8006f98:	2300      	movs	r3, #0
 8006f9a:	f7f9 fdad 	bl	8000af8 <__aeabi_dcmpeq>
 8006f9e:	2800      	cmp	r0, #0
 8006fa0:	d033      	beq.n	800700a <_printf_float+0x266>
 8006fa2:	4a37      	ldr	r2, [pc, #220]	@ (8007080 <_printf_float+0x2dc>)
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	4631      	mov	r1, r6
 8006fa8:	4628      	mov	r0, r5
 8006faa:	47b8      	blx	r7
 8006fac:	3001      	adds	r0, #1
 8006fae:	f43f af54 	beq.w	8006e5a <_printf_float+0xb6>
 8006fb2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006fb6:	4543      	cmp	r3, r8
 8006fb8:	db02      	blt.n	8006fc0 <_printf_float+0x21c>
 8006fba:	6823      	ldr	r3, [r4, #0]
 8006fbc:	07d8      	lsls	r0, r3, #31
 8006fbe:	d50f      	bpl.n	8006fe0 <_printf_float+0x23c>
 8006fc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fc4:	4631      	mov	r1, r6
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	47b8      	blx	r7
 8006fca:	3001      	adds	r0, #1
 8006fcc:	f43f af45 	beq.w	8006e5a <_printf_float+0xb6>
 8006fd0:	f04f 0900 	mov.w	r9, #0
 8006fd4:	f108 38ff 	add.w	r8, r8, #4294967295
 8006fd8:	f104 0a1a 	add.w	sl, r4, #26
 8006fdc:	45c8      	cmp	r8, r9
 8006fde:	dc09      	bgt.n	8006ff4 <_printf_float+0x250>
 8006fe0:	6823      	ldr	r3, [r4, #0]
 8006fe2:	079b      	lsls	r3, r3, #30
 8006fe4:	f100 8103 	bmi.w	80071ee <_printf_float+0x44a>
 8006fe8:	68e0      	ldr	r0, [r4, #12]
 8006fea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fec:	4298      	cmp	r0, r3
 8006fee:	bfb8      	it	lt
 8006ff0:	4618      	movlt	r0, r3
 8006ff2:	e734      	b.n	8006e5e <_printf_float+0xba>
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	4652      	mov	r2, sl
 8006ff8:	4631      	mov	r1, r6
 8006ffa:	4628      	mov	r0, r5
 8006ffc:	47b8      	blx	r7
 8006ffe:	3001      	adds	r0, #1
 8007000:	f43f af2b 	beq.w	8006e5a <_printf_float+0xb6>
 8007004:	f109 0901 	add.w	r9, r9, #1
 8007008:	e7e8      	b.n	8006fdc <_printf_float+0x238>
 800700a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800700c:	2b00      	cmp	r3, #0
 800700e:	dc39      	bgt.n	8007084 <_printf_float+0x2e0>
 8007010:	4a1b      	ldr	r2, [pc, #108]	@ (8007080 <_printf_float+0x2dc>)
 8007012:	2301      	movs	r3, #1
 8007014:	4631      	mov	r1, r6
 8007016:	4628      	mov	r0, r5
 8007018:	47b8      	blx	r7
 800701a:	3001      	adds	r0, #1
 800701c:	f43f af1d 	beq.w	8006e5a <_printf_float+0xb6>
 8007020:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007024:	ea59 0303 	orrs.w	r3, r9, r3
 8007028:	d102      	bne.n	8007030 <_printf_float+0x28c>
 800702a:	6823      	ldr	r3, [r4, #0]
 800702c:	07d9      	lsls	r1, r3, #31
 800702e:	d5d7      	bpl.n	8006fe0 <_printf_float+0x23c>
 8007030:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007034:	4631      	mov	r1, r6
 8007036:	4628      	mov	r0, r5
 8007038:	47b8      	blx	r7
 800703a:	3001      	adds	r0, #1
 800703c:	f43f af0d 	beq.w	8006e5a <_printf_float+0xb6>
 8007040:	f04f 0a00 	mov.w	sl, #0
 8007044:	f104 0b1a 	add.w	fp, r4, #26
 8007048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800704a:	425b      	negs	r3, r3
 800704c:	4553      	cmp	r3, sl
 800704e:	dc01      	bgt.n	8007054 <_printf_float+0x2b0>
 8007050:	464b      	mov	r3, r9
 8007052:	e793      	b.n	8006f7c <_printf_float+0x1d8>
 8007054:	2301      	movs	r3, #1
 8007056:	465a      	mov	r2, fp
 8007058:	4631      	mov	r1, r6
 800705a:	4628      	mov	r0, r5
 800705c:	47b8      	blx	r7
 800705e:	3001      	adds	r0, #1
 8007060:	f43f aefb 	beq.w	8006e5a <_printf_float+0xb6>
 8007064:	f10a 0a01 	add.w	sl, sl, #1
 8007068:	e7ee      	b.n	8007048 <_printf_float+0x2a4>
 800706a:	bf00      	nop
 800706c:	7fefffff 	.word	0x7fefffff
 8007070:	0800bea1 	.word	0x0800bea1
 8007074:	0800bea5 	.word	0x0800bea5
 8007078:	0800bea9 	.word	0x0800bea9
 800707c:	0800bead 	.word	0x0800bead
 8007080:	0800beb1 	.word	0x0800beb1
 8007084:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007086:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800708a:	4553      	cmp	r3, sl
 800708c:	bfa8      	it	ge
 800708e:	4653      	movge	r3, sl
 8007090:	2b00      	cmp	r3, #0
 8007092:	4699      	mov	r9, r3
 8007094:	dc36      	bgt.n	8007104 <_printf_float+0x360>
 8007096:	f04f 0b00 	mov.w	fp, #0
 800709a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800709e:	f104 021a 	add.w	r2, r4, #26
 80070a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80070a4:	9306      	str	r3, [sp, #24]
 80070a6:	eba3 0309 	sub.w	r3, r3, r9
 80070aa:	455b      	cmp	r3, fp
 80070ac:	dc31      	bgt.n	8007112 <_printf_float+0x36e>
 80070ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070b0:	459a      	cmp	sl, r3
 80070b2:	dc3a      	bgt.n	800712a <_printf_float+0x386>
 80070b4:	6823      	ldr	r3, [r4, #0]
 80070b6:	07da      	lsls	r2, r3, #31
 80070b8:	d437      	bmi.n	800712a <_printf_float+0x386>
 80070ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070bc:	ebaa 0903 	sub.w	r9, sl, r3
 80070c0:	9b06      	ldr	r3, [sp, #24]
 80070c2:	ebaa 0303 	sub.w	r3, sl, r3
 80070c6:	4599      	cmp	r9, r3
 80070c8:	bfa8      	it	ge
 80070ca:	4699      	movge	r9, r3
 80070cc:	f1b9 0f00 	cmp.w	r9, #0
 80070d0:	dc33      	bgt.n	800713a <_printf_float+0x396>
 80070d2:	f04f 0800 	mov.w	r8, #0
 80070d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070da:	f104 0b1a 	add.w	fp, r4, #26
 80070de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070e0:	ebaa 0303 	sub.w	r3, sl, r3
 80070e4:	eba3 0309 	sub.w	r3, r3, r9
 80070e8:	4543      	cmp	r3, r8
 80070ea:	f77f af79 	ble.w	8006fe0 <_printf_float+0x23c>
 80070ee:	2301      	movs	r3, #1
 80070f0:	465a      	mov	r2, fp
 80070f2:	4631      	mov	r1, r6
 80070f4:	4628      	mov	r0, r5
 80070f6:	47b8      	blx	r7
 80070f8:	3001      	adds	r0, #1
 80070fa:	f43f aeae 	beq.w	8006e5a <_printf_float+0xb6>
 80070fe:	f108 0801 	add.w	r8, r8, #1
 8007102:	e7ec      	b.n	80070de <_printf_float+0x33a>
 8007104:	4642      	mov	r2, r8
 8007106:	4631      	mov	r1, r6
 8007108:	4628      	mov	r0, r5
 800710a:	47b8      	blx	r7
 800710c:	3001      	adds	r0, #1
 800710e:	d1c2      	bne.n	8007096 <_printf_float+0x2f2>
 8007110:	e6a3      	b.n	8006e5a <_printf_float+0xb6>
 8007112:	2301      	movs	r3, #1
 8007114:	4631      	mov	r1, r6
 8007116:	4628      	mov	r0, r5
 8007118:	9206      	str	r2, [sp, #24]
 800711a:	47b8      	blx	r7
 800711c:	3001      	adds	r0, #1
 800711e:	f43f ae9c 	beq.w	8006e5a <_printf_float+0xb6>
 8007122:	9a06      	ldr	r2, [sp, #24]
 8007124:	f10b 0b01 	add.w	fp, fp, #1
 8007128:	e7bb      	b.n	80070a2 <_printf_float+0x2fe>
 800712a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800712e:	4631      	mov	r1, r6
 8007130:	4628      	mov	r0, r5
 8007132:	47b8      	blx	r7
 8007134:	3001      	adds	r0, #1
 8007136:	d1c0      	bne.n	80070ba <_printf_float+0x316>
 8007138:	e68f      	b.n	8006e5a <_printf_float+0xb6>
 800713a:	9a06      	ldr	r2, [sp, #24]
 800713c:	464b      	mov	r3, r9
 800713e:	4442      	add	r2, r8
 8007140:	4631      	mov	r1, r6
 8007142:	4628      	mov	r0, r5
 8007144:	47b8      	blx	r7
 8007146:	3001      	adds	r0, #1
 8007148:	d1c3      	bne.n	80070d2 <_printf_float+0x32e>
 800714a:	e686      	b.n	8006e5a <_printf_float+0xb6>
 800714c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007150:	f1ba 0f01 	cmp.w	sl, #1
 8007154:	dc01      	bgt.n	800715a <_printf_float+0x3b6>
 8007156:	07db      	lsls	r3, r3, #31
 8007158:	d536      	bpl.n	80071c8 <_printf_float+0x424>
 800715a:	2301      	movs	r3, #1
 800715c:	4642      	mov	r2, r8
 800715e:	4631      	mov	r1, r6
 8007160:	4628      	mov	r0, r5
 8007162:	47b8      	blx	r7
 8007164:	3001      	adds	r0, #1
 8007166:	f43f ae78 	beq.w	8006e5a <_printf_float+0xb6>
 800716a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800716e:	4631      	mov	r1, r6
 8007170:	4628      	mov	r0, r5
 8007172:	47b8      	blx	r7
 8007174:	3001      	adds	r0, #1
 8007176:	f43f ae70 	beq.w	8006e5a <_printf_float+0xb6>
 800717a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800717e:	2200      	movs	r2, #0
 8007180:	2300      	movs	r3, #0
 8007182:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007186:	f7f9 fcb7 	bl	8000af8 <__aeabi_dcmpeq>
 800718a:	b9c0      	cbnz	r0, 80071be <_printf_float+0x41a>
 800718c:	4653      	mov	r3, sl
 800718e:	f108 0201 	add.w	r2, r8, #1
 8007192:	4631      	mov	r1, r6
 8007194:	4628      	mov	r0, r5
 8007196:	47b8      	blx	r7
 8007198:	3001      	adds	r0, #1
 800719a:	d10c      	bne.n	80071b6 <_printf_float+0x412>
 800719c:	e65d      	b.n	8006e5a <_printf_float+0xb6>
 800719e:	2301      	movs	r3, #1
 80071a0:	465a      	mov	r2, fp
 80071a2:	4631      	mov	r1, r6
 80071a4:	4628      	mov	r0, r5
 80071a6:	47b8      	blx	r7
 80071a8:	3001      	adds	r0, #1
 80071aa:	f43f ae56 	beq.w	8006e5a <_printf_float+0xb6>
 80071ae:	f108 0801 	add.w	r8, r8, #1
 80071b2:	45d0      	cmp	r8, sl
 80071b4:	dbf3      	blt.n	800719e <_printf_float+0x3fa>
 80071b6:	464b      	mov	r3, r9
 80071b8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80071bc:	e6df      	b.n	8006f7e <_printf_float+0x1da>
 80071be:	f04f 0800 	mov.w	r8, #0
 80071c2:	f104 0b1a 	add.w	fp, r4, #26
 80071c6:	e7f4      	b.n	80071b2 <_printf_float+0x40e>
 80071c8:	2301      	movs	r3, #1
 80071ca:	4642      	mov	r2, r8
 80071cc:	e7e1      	b.n	8007192 <_printf_float+0x3ee>
 80071ce:	2301      	movs	r3, #1
 80071d0:	464a      	mov	r2, r9
 80071d2:	4631      	mov	r1, r6
 80071d4:	4628      	mov	r0, r5
 80071d6:	47b8      	blx	r7
 80071d8:	3001      	adds	r0, #1
 80071da:	f43f ae3e 	beq.w	8006e5a <_printf_float+0xb6>
 80071de:	f108 0801 	add.w	r8, r8, #1
 80071e2:	68e3      	ldr	r3, [r4, #12]
 80071e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80071e6:	1a5b      	subs	r3, r3, r1
 80071e8:	4543      	cmp	r3, r8
 80071ea:	dcf0      	bgt.n	80071ce <_printf_float+0x42a>
 80071ec:	e6fc      	b.n	8006fe8 <_printf_float+0x244>
 80071ee:	f04f 0800 	mov.w	r8, #0
 80071f2:	f104 0919 	add.w	r9, r4, #25
 80071f6:	e7f4      	b.n	80071e2 <_printf_float+0x43e>

080071f8 <_printf_common>:
 80071f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071fc:	4616      	mov	r6, r2
 80071fe:	4698      	mov	r8, r3
 8007200:	688a      	ldr	r2, [r1, #8]
 8007202:	690b      	ldr	r3, [r1, #16]
 8007204:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007208:	4293      	cmp	r3, r2
 800720a:	bfb8      	it	lt
 800720c:	4613      	movlt	r3, r2
 800720e:	6033      	str	r3, [r6, #0]
 8007210:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007214:	4607      	mov	r7, r0
 8007216:	460c      	mov	r4, r1
 8007218:	b10a      	cbz	r2, 800721e <_printf_common+0x26>
 800721a:	3301      	adds	r3, #1
 800721c:	6033      	str	r3, [r6, #0]
 800721e:	6823      	ldr	r3, [r4, #0]
 8007220:	0699      	lsls	r1, r3, #26
 8007222:	bf42      	ittt	mi
 8007224:	6833      	ldrmi	r3, [r6, #0]
 8007226:	3302      	addmi	r3, #2
 8007228:	6033      	strmi	r3, [r6, #0]
 800722a:	6825      	ldr	r5, [r4, #0]
 800722c:	f015 0506 	ands.w	r5, r5, #6
 8007230:	d106      	bne.n	8007240 <_printf_common+0x48>
 8007232:	f104 0a19 	add.w	sl, r4, #25
 8007236:	68e3      	ldr	r3, [r4, #12]
 8007238:	6832      	ldr	r2, [r6, #0]
 800723a:	1a9b      	subs	r3, r3, r2
 800723c:	42ab      	cmp	r3, r5
 800723e:	dc26      	bgt.n	800728e <_printf_common+0x96>
 8007240:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007244:	6822      	ldr	r2, [r4, #0]
 8007246:	3b00      	subs	r3, #0
 8007248:	bf18      	it	ne
 800724a:	2301      	movne	r3, #1
 800724c:	0692      	lsls	r2, r2, #26
 800724e:	d42b      	bmi.n	80072a8 <_printf_common+0xb0>
 8007250:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007254:	4641      	mov	r1, r8
 8007256:	4638      	mov	r0, r7
 8007258:	47c8      	blx	r9
 800725a:	3001      	adds	r0, #1
 800725c:	d01e      	beq.n	800729c <_printf_common+0xa4>
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	6922      	ldr	r2, [r4, #16]
 8007262:	f003 0306 	and.w	r3, r3, #6
 8007266:	2b04      	cmp	r3, #4
 8007268:	bf02      	ittt	eq
 800726a:	68e5      	ldreq	r5, [r4, #12]
 800726c:	6833      	ldreq	r3, [r6, #0]
 800726e:	1aed      	subeq	r5, r5, r3
 8007270:	68a3      	ldr	r3, [r4, #8]
 8007272:	bf0c      	ite	eq
 8007274:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007278:	2500      	movne	r5, #0
 800727a:	4293      	cmp	r3, r2
 800727c:	bfc4      	itt	gt
 800727e:	1a9b      	subgt	r3, r3, r2
 8007280:	18ed      	addgt	r5, r5, r3
 8007282:	2600      	movs	r6, #0
 8007284:	341a      	adds	r4, #26
 8007286:	42b5      	cmp	r5, r6
 8007288:	d11a      	bne.n	80072c0 <_printf_common+0xc8>
 800728a:	2000      	movs	r0, #0
 800728c:	e008      	b.n	80072a0 <_printf_common+0xa8>
 800728e:	2301      	movs	r3, #1
 8007290:	4652      	mov	r2, sl
 8007292:	4641      	mov	r1, r8
 8007294:	4638      	mov	r0, r7
 8007296:	47c8      	blx	r9
 8007298:	3001      	adds	r0, #1
 800729a:	d103      	bne.n	80072a4 <_printf_common+0xac>
 800729c:	f04f 30ff 	mov.w	r0, #4294967295
 80072a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072a4:	3501      	adds	r5, #1
 80072a6:	e7c6      	b.n	8007236 <_printf_common+0x3e>
 80072a8:	18e1      	adds	r1, r4, r3
 80072aa:	1c5a      	adds	r2, r3, #1
 80072ac:	2030      	movs	r0, #48	@ 0x30
 80072ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80072b2:	4422      	add	r2, r4
 80072b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80072b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80072bc:	3302      	adds	r3, #2
 80072be:	e7c7      	b.n	8007250 <_printf_common+0x58>
 80072c0:	2301      	movs	r3, #1
 80072c2:	4622      	mov	r2, r4
 80072c4:	4641      	mov	r1, r8
 80072c6:	4638      	mov	r0, r7
 80072c8:	47c8      	blx	r9
 80072ca:	3001      	adds	r0, #1
 80072cc:	d0e6      	beq.n	800729c <_printf_common+0xa4>
 80072ce:	3601      	adds	r6, #1
 80072d0:	e7d9      	b.n	8007286 <_printf_common+0x8e>
	...

080072d4 <_printf_i>:
 80072d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072d8:	7e0f      	ldrb	r7, [r1, #24]
 80072da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80072dc:	2f78      	cmp	r7, #120	@ 0x78
 80072de:	4691      	mov	r9, r2
 80072e0:	4680      	mov	r8, r0
 80072e2:	460c      	mov	r4, r1
 80072e4:	469a      	mov	sl, r3
 80072e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80072ea:	d807      	bhi.n	80072fc <_printf_i+0x28>
 80072ec:	2f62      	cmp	r7, #98	@ 0x62
 80072ee:	d80a      	bhi.n	8007306 <_printf_i+0x32>
 80072f0:	2f00      	cmp	r7, #0
 80072f2:	f000 80d2 	beq.w	800749a <_printf_i+0x1c6>
 80072f6:	2f58      	cmp	r7, #88	@ 0x58
 80072f8:	f000 80b9 	beq.w	800746e <_printf_i+0x19a>
 80072fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007300:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007304:	e03a      	b.n	800737c <_printf_i+0xa8>
 8007306:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800730a:	2b15      	cmp	r3, #21
 800730c:	d8f6      	bhi.n	80072fc <_printf_i+0x28>
 800730e:	a101      	add	r1, pc, #4	@ (adr r1, 8007314 <_printf_i+0x40>)
 8007310:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007314:	0800736d 	.word	0x0800736d
 8007318:	08007381 	.word	0x08007381
 800731c:	080072fd 	.word	0x080072fd
 8007320:	080072fd 	.word	0x080072fd
 8007324:	080072fd 	.word	0x080072fd
 8007328:	080072fd 	.word	0x080072fd
 800732c:	08007381 	.word	0x08007381
 8007330:	080072fd 	.word	0x080072fd
 8007334:	080072fd 	.word	0x080072fd
 8007338:	080072fd 	.word	0x080072fd
 800733c:	080072fd 	.word	0x080072fd
 8007340:	08007481 	.word	0x08007481
 8007344:	080073ab 	.word	0x080073ab
 8007348:	0800743b 	.word	0x0800743b
 800734c:	080072fd 	.word	0x080072fd
 8007350:	080072fd 	.word	0x080072fd
 8007354:	080074a3 	.word	0x080074a3
 8007358:	080072fd 	.word	0x080072fd
 800735c:	080073ab 	.word	0x080073ab
 8007360:	080072fd 	.word	0x080072fd
 8007364:	080072fd 	.word	0x080072fd
 8007368:	08007443 	.word	0x08007443
 800736c:	6833      	ldr	r3, [r6, #0]
 800736e:	1d1a      	adds	r2, r3, #4
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	6032      	str	r2, [r6, #0]
 8007374:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007378:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800737c:	2301      	movs	r3, #1
 800737e:	e09d      	b.n	80074bc <_printf_i+0x1e8>
 8007380:	6833      	ldr	r3, [r6, #0]
 8007382:	6820      	ldr	r0, [r4, #0]
 8007384:	1d19      	adds	r1, r3, #4
 8007386:	6031      	str	r1, [r6, #0]
 8007388:	0606      	lsls	r6, r0, #24
 800738a:	d501      	bpl.n	8007390 <_printf_i+0xbc>
 800738c:	681d      	ldr	r5, [r3, #0]
 800738e:	e003      	b.n	8007398 <_printf_i+0xc4>
 8007390:	0645      	lsls	r5, r0, #25
 8007392:	d5fb      	bpl.n	800738c <_printf_i+0xb8>
 8007394:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007398:	2d00      	cmp	r5, #0
 800739a:	da03      	bge.n	80073a4 <_printf_i+0xd0>
 800739c:	232d      	movs	r3, #45	@ 0x2d
 800739e:	426d      	negs	r5, r5
 80073a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073a4:	4859      	ldr	r0, [pc, #356]	@ (800750c <_printf_i+0x238>)
 80073a6:	230a      	movs	r3, #10
 80073a8:	e011      	b.n	80073ce <_printf_i+0xfa>
 80073aa:	6821      	ldr	r1, [r4, #0]
 80073ac:	6833      	ldr	r3, [r6, #0]
 80073ae:	0608      	lsls	r0, r1, #24
 80073b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80073b4:	d402      	bmi.n	80073bc <_printf_i+0xe8>
 80073b6:	0649      	lsls	r1, r1, #25
 80073b8:	bf48      	it	mi
 80073ba:	b2ad      	uxthmi	r5, r5
 80073bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80073be:	4853      	ldr	r0, [pc, #332]	@ (800750c <_printf_i+0x238>)
 80073c0:	6033      	str	r3, [r6, #0]
 80073c2:	bf14      	ite	ne
 80073c4:	230a      	movne	r3, #10
 80073c6:	2308      	moveq	r3, #8
 80073c8:	2100      	movs	r1, #0
 80073ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80073ce:	6866      	ldr	r6, [r4, #4]
 80073d0:	60a6      	str	r6, [r4, #8]
 80073d2:	2e00      	cmp	r6, #0
 80073d4:	bfa2      	ittt	ge
 80073d6:	6821      	ldrge	r1, [r4, #0]
 80073d8:	f021 0104 	bicge.w	r1, r1, #4
 80073dc:	6021      	strge	r1, [r4, #0]
 80073de:	b90d      	cbnz	r5, 80073e4 <_printf_i+0x110>
 80073e0:	2e00      	cmp	r6, #0
 80073e2:	d04b      	beq.n	800747c <_printf_i+0x1a8>
 80073e4:	4616      	mov	r6, r2
 80073e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80073ea:	fb03 5711 	mls	r7, r3, r1, r5
 80073ee:	5dc7      	ldrb	r7, [r0, r7]
 80073f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80073f4:	462f      	mov	r7, r5
 80073f6:	42bb      	cmp	r3, r7
 80073f8:	460d      	mov	r5, r1
 80073fa:	d9f4      	bls.n	80073e6 <_printf_i+0x112>
 80073fc:	2b08      	cmp	r3, #8
 80073fe:	d10b      	bne.n	8007418 <_printf_i+0x144>
 8007400:	6823      	ldr	r3, [r4, #0]
 8007402:	07df      	lsls	r7, r3, #31
 8007404:	d508      	bpl.n	8007418 <_printf_i+0x144>
 8007406:	6923      	ldr	r3, [r4, #16]
 8007408:	6861      	ldr	r1, [r4, #4]
 800740a:	4299      	cmp	r1, r3
 800740c:	bfde      	ittt	le
 800740e:	2330      	movle	r3, #48	@ 0x30
 8007410:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007414:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007418:	1b92      	subs	r2, r2, r6
 800741a:	6122      	str	r2, [r4, #16]
 800741c:	f8cd a000 	str.w	sl, [sp]
 8007420:	464b      	mov	r3, r9
 8007422:	aa03      	add	r2, sp, #12
 8007424:	4621      	mov	r1, r4
 8007426:	4640      	mov	r0, r8
 8007428:	f7ff fee6 	bl	80071f8 <_printf_common>
 800742c:	3001      	adds	r0, #1
 800742e:	d14a      	bne.n	80074c6 <_printf_i+0x1f2>
 8007430:	f04f 30ff 	mov.w	r0, #4294967295
 8007434:	b004      	add	sp, #16
 8007436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800743a:	6823      	ldr	r3, [r4, #0]
 800743c:	f043 0320 	orr.w	r3, r3, #32
 8007440:	6023      	str	r3, [r4, #0]
 8007442:	4833      	ldr	r0, [pc, #204]	@ (8007510 <_printf_i+0x23c>)
 8007444:	2778      	movs	r7, #120	@ 0x78
 8007446:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800744a:	6823      	ldr	r3, [r4, #0]
 800744c:	6831      	ldr	r1, [r6, #0]
 800744e:	061f      	lsls	r7, r3, #24
 8007450:	f851 5b04 	ldr.w	r5, [r1], #4
 8007454:	d402      	bmi.n	800745c <_printf_i+0x188>
 8007456:	065f      	lsls	r7, r3, #25
 8007458:	bf48      	it	mi
 800745a:	b2ad      	uxthmi	r5, r5
 800745c:	6031      	str	r1, [r6, #0]
 800745e:	07d9      	lsls	r1, r3, #31
 8007460:	bf44      	itt	mi
 8007462:	f043 0320 	orrmi.w	r3, r3, #32
 8007466:	6023      	strmi	r3, [r4, #0]
 8007468:	b11d      	cbz	r5, 8007472 <_printf_i+0x19e>
 800746a:	2310      	movs	r3, #16
 800746c:	e7ac      	b.n	80073c8 <_printf_i+0xf4>
 800746e:	4827      	ldr	r0, [pc, #156]	@ (800750c <_printf_i+0x238>)
 8007470:	e7e9      	b.n	8007446 <_printf_i+0x172>
 8007472:	6823      	ldr	r3, [r4, #0]
 8007474:	f023 0320 	bic.w	r3, r3, #32
 8007478:	6023      	str	r3, [r4, #0]
 800747a:	e7f6      	b.n	800746a <_printf_i+0x196>
 800747c:	4616      	mov	r6, r2
 800747e:	e7bd      	b.n	80073fc <_printf_i+0x128>
 8007480:	6833      	ldr	r3, [r6, #0]
 8007482:	6825      	ldr	r5, [r4, #0]
 8007484:	6961      	ldr	r1, [r4, #20]
 8007486:	1d18      	adds	r0, r3, #4
 8007488:	6030      	str	r0, [r6, #0]
 800748a:	062e      	lsls	r6, r5, #24
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	d501      	bpl.n	8007494 <_printf_i+0x1c0>
 8007490:	6019      	str	r1, [r3, #0]
 8007492:	e002      	b.n	800749a <_printf_i+0x1c6>
 8007494:	0668      	lsls	r0, r5, #25
 8007496:	d5fb      	bpl.n	8007490 <_printf_i+0x1bc>
 8007498:	8019      	strh	r1, [r3, #0]
 800749a:	2300      	movs	r3, #0
 800749c:	6123      	str	r3, [r4, #16]
 800749e:	4616      	mov	r6, r2
 80074a0:	e7bc      	b.n	800741c <_printf_i+0x148>
 80074a2:	6833      	ldr	r3, [r6, #0]
 80074a4:	1d1a      	adds	r2, r3, #4
 80074a6:	6032      	str	r2, [r6, #0]
 80074a8:	681e      	ldr	r6, [r3, #0]
 80074aa:	6862      	ldr	r2, [r4, #4]
 80074ac:	2100      	movs	r1, #0
 80074ae:	4630      	mov	r0, r6
 80074b0:	f7f8 fea6 	bl	8000200 <memchr>
 80074b4:	b108      	cbz	r0, 80074ba <_printf_i+0x1e6>
 80074b6:	1b80      	subs	r0, r0, r6
 80074b8:	6060      	str	r0, [r4, #4]
 80074ba:	6863      	ldr	r3, [r4, #4]
 80074bc:	6123      	str	r3, [r4, #16]
 80074be:	2300      	movs	r3, #0
 80074c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074c4:	e7aa      	b.n	800741c <_printf_i+0x148>
 80074c6:	6923      	ldr	r3, [r4, #16]
 80074c8:	4632      	mov	r2, r6
 80074ca:	4649      	mov	r1, r9
 80074cc:	4640      	mov	r0, r8
 80074ce:	47d0      	blx	sl
 80074d0:	3001      	adds	r0, #1
 80074d2:	d0ad      	beq.n	8007430 <_printf_i+0x15c>
 80074d4:	6823      	ldr	r3, [r4, #0]
 80074d6:	079b      	lsls	r3, r3, #30
 80074d8:	d413      	bmi.n	8007502 <_printf_i+0x22e>
 80074da:	68e0      	ldr	r0, [r4, #12]
 80074dc:	9b03      	ldr	r3, [sp, #12]
 80074de:	4298      	cmp	r0, r3
 80074e0:	bfb8      	it	lt
 80074e2:	4618      	movlt	r0, r3
 80074e4:	e7a6      	b.n	8007434 <_printf_i+0x160>
 80074e6:	2301      	movs	r3, #1
 80074e8:	4632      	mov	r2, r6
 80074ea:	4649      	mov	r1, r9
 80074ec:	4640      	mov	r0, r8
 80074ee:	47d0      	blx	sl
 80074f0:	3001      	adds	r0, #1
 80074f2:	d09d      	beq.n	8007430 <_printf_i+0x15c>
 80074f4:	3501      	adds	r5, #1
 80074f6:	68e3      	ldr	r3, [r4, #12]
 80074f8:	9903      	ldr	r1, [sp, #12]
 80074fa:	1a5b      	subs	r3, r3, r1
 80074fc:	42ab      	cmp	r3, r5
 80074fe:	dcf2      	bgt.n	80074e6 <_printf_i+0x212>
 8007500:	e7eb      	b.n	80074da <_printf_i+0x206>
 8007502:	2500      	movs	r5, #0
 8007504:	f104 0619 	add.w	r6, r4, #25
 8007508:	e7f5      	b.n	80074f6 <_printf_i+0x222>
 800750a:	bf00      	nop
 800750c:	0800beb3 	.word	0x0800beb3
 8007510:	0800bec4 	.word	0x0800bec4

08007514 <_scanf_float>:
 8007514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007518:	b087      	sub	sp, #28
 800751a:	4617      	mov	r7, r2
 800751c:	9303      	str	r3, [sp, #12]
 800751e:	688b      	ldr	r3, [r1, #8]
 8007520:	1e5a      	subs	r2, r3, #1
 8007522:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007526:	bf81      	itttt	hi
 8007528:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800752c:	eb03 0b05 	addhi.w	fp, r3, r5
 8007530:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007534:	608b      	strhi	r3, [r1, #8]
 8007536:	680b      	ldr	r3, [r1, #0]
 8007538:	460a      	mov	r2, r1
 800753a:	f04f 0500 	mov.w	r5, #0
 800753e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007542:	f842 3b1c 	str.w	r3, [r2], #28
 8007546:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800754a:	4680      	mov	r8, r0
 800754c:	460c      	mov	r4, r1
 800754e:	bf98      	it	ls
 8007550:	f04f 0b00 	movls.w	fp, #0
 8007554:	9201      	str	r2, [sp, #4]
 8007556:	4616      	mov	r6, r2
 8007558:	46aa      	mov	sl, r5
 800755a:	46a9      	mov	r9, r5
 800755c:	9502      	str	r5, [sp, #8]
 800755e:	68a2      	ldr	r2, [r4, #8]
 8007560:	b152      	cbz	r2, 8007578 <_scanf_float+0x64>
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	781b      	ldrb	r3, [r3, #0]
 8007566:	2b4e      	cmp	r3, #78	@ 0x4e
 8007568:	d864      	bhi.n	8007634 <_scanf_float+0x120>
 800756a:	2b40      	cmp	r3, #64	@ 0x40
 800756c:	d83c      	bhi.n	80075e8 <_scanf_float+0xd4>
 800756e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007572:	b2c8      	uxtb	r0, r1
 8007574:	280e      	cmp	r0, #14
 8007576:	d93a      	bls.n	80075ee <_scanf_float+0xda>
 8007578:	f1b9 0f00 	cmp.w	r9, #0
 800757c:	d003      	beq.n	8007586 <_scanf_float+0x72>
 800757e:	6823      	ldr	r3, [r4, #0]
 8007580:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007584:	6023      	str	r3, [r4, #0]
 8007586:	f10a 3aff 	add.w	sl, sl, #4294967295
 800758a:	f1ba 0f01 	cmp.w	sl, #1
 800758e:	f200 8117 	bhi.w	80077c0 <_scanf_float+0x2ac>
 8007592:	9b01      	ldr	r3, [sp, #4]
 8007594:	429e      	cmp	r6, r3
 8007596:	f200 8108 	bhi.w	80077aa <_scanf_float+0x296>
 800759a:	2001      	movs	r0, #1
 800759c:	b007      	add	sp, #28
 800759e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075a2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80075a6:	2a0d      	cmp	r2, #13
 80075a8:	d8e6      	bhi.n	8007578 <_scanf_float+0x64>
 80075aa:	a101      	add	r1, pc, #4	@ (adr r1, 80075b0 <_scanf_float+0x9c>)
 80075ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80075b0:	080076f7 	.word	0x080076f7
 80075b4:	08007579 	.word	0x08007579
 80075b8:	08007579 	.word	0x08007579
 80075bc:	08007579 	.word	0x08007579
 80075c0:	08007757 	.word	0x08007757
 80075c4:	0800772f 	.word	0x0800772f
 80075c8:	08007579 	.word	0x08007579
 80075cc:	08007579 	.word	0x08007579
 80075d0:	08007705 	.word	0x08007705
 80075d4:	08007579 	.word	0x08007579
 80075d8:	08007579 	.word	0x08007579
 80075dc:	08007579 	.word	0x08007579
 80075e0:	08007579 	.word	0x08007579
 80075e4:	080076bd 	.word	0x080076bd
 80075e8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80075ec:	e7db      	b.n	80075a6 <_scanf_float+0x92>
 80075ee:	290e      	cmp	r1, #14
 80075f0:	d8c2      	bhi.n	8007578 <_scanf_float+0x64>
 80075f2:	a001      	add	r0, pc, #4	@ (adr r0, 80075f8 <_scanf_float+0xe4>)
 80075f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80075f8:	080076ad 	.word	0x080076ad
 80075fc:	08007579 	.word	0x08007579
 8007600:	080076ad 	.word	0x080076ad
 8007604:	08007743 	.word	0x08007743
 8007608:	08007579 	.word	0x08007579
 800760c:	08007655 	.word	0x08007655
 8007610:	08007693 	.word	0x08007693
 8007614:	08007693 	.word	0x08007693
 8007618:	08007693 	.word	0x08007693
 800761c:	08007693 	.word	0x08007693
 8007620:	08007693 	.word	0x08007693
 8007624:	08007693 	.word	0x08007693
 8007628:	08007693 	.word	0x08007693
 800762c:	08007693 	.word	0x08007693
 8007630:	08007693 	.word	0x08007693
 8007634:	2b6e      	cmp	r3, #110	@ 0x6e
 8007636:	d809      	bhi.n	800764c <_scanf_float+0x138>
 8007638:	2b60      	cmp	r3, #96	@ 0x60
 800763a:	d8b2      	bhi.n	80075a2 <_scanf_float+0x8e>
 800763c:	2b54      	cmp	r3, #84	@ 0x54
 800763e:	d07b      	beq.n	8007738 <_scanf_float+0x224>
 8007640:	2b59      	cmp	r3, #89	@ 0x59
 8007642:	d199      	bne.n	8007578 <_scanf_float+0x64>
 8007644:	2d07      	cmp	r5, #7
 8007646:	d197      	bne.n	8007578 <_scanf_float+0x64>
 8007648:	2508      	movs	r5, #8
 800764a:	e02c      	b.n	80076a6 <_scanf_float+0x192>
 800764c:	2b74      	cmp	r3, #116	@ 0x74
 800764e:	d073      	beq.n	8007738 <_scanf_float+0x224>
 8007650:	2b79      	cmp	r3, #121	@ 0x79
 8007652:	e7f6      	b.n	8007642 <_scanf_float+0x12e>
 8007654:	6821      	ldr	r1, [r4, #0]
 8007656:	05c8      	lsls	r0, r1, #23
 8007658:	d51b      	bpl.n	8007692 <_scanf_float+0x17e>
 800765a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800765e:	6021      	str	r1, [r4, #0]
 8007660:	f109 0901 	add.w	r9, r9, #1
 8007664:	f1bb 0f00 	cmp.w	fp, #0
 8007668:	d003      	beq.n	8007672 <_scanf_float+0x15e>
 800766a:	3201      	adds	r2, #1
 800766c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007670:	60a2      	str	r2, [r4, #8]
 8007672:	68a3      	ldr	r3, [r4, #8]
 8007674:	3b01      	subs	r3, #1
 8007676:	60a3      	str	r3, [r4, #8]
 8007678:	6923      	ldr	r3, [r4, #16]
 800767a:	3301      	adds	r3, #1
 800767c:	6123      	str	r3, [r4, #16]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	3b01      	subs	r3, #1
 8007682:	2b00      	cmp	r3, #0
 8007684:	607b      	str	r3, [r7, #4]
 8007686:	f340 8087 	ble.w	8007798 <_scanf_float+0x284>
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	3301      	adds	r3, #1
 800768e:	603b      	str	r3, [r7, #0]
 8007690:	e765      	b.n	800755e <_scanf_float+0x4a>
 8007692:	eb1a 0105 	adds.w	r1, sl, r5
 8007696:	f47f af6f 	bne.w	8007578 <_scanf_float+0x64>
 800769a:	6822      	ldr	r2, [r4, #0]
 800769c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80076a0:	6022      	str	r2, [r4, #0]
 80076a2:	460d      	mov	r5, r1
 80076a4:	468a      	mov	sl, r1
 80076a6:	f806 3b01 	strb.w	r3, [r6], #1
 80076aa:	e7e2      	b.n	8007672 <_scanf_float+0x15e>
 80076ac:	6822      	ldr	r2, [r4, #0]
 80076ae:	0610      	lsls	r0, r2, #24
 80076b0:	f57f af62 	bpl.w	8007578 <_scanf_float+0x64>
 80076b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076b8:	6022      	str	r2, [r4, #0]
 80076ba:	e7f4      	b.n	80076a6 <_scanf_float+0x192>
 80076bc:	f1ba 0f00 	cmp.w	sl, #0
 80076c0:	d10e      	bne.n	80076e0 <_scanf_float+0x1cc>
 80076c2:	f1b9 0f00 	cmp.w	r9, #0
 80076c6:	d10e      	bne.n	80076e6 <_scanf_float+0x1d2>
 80076c8:	6822      	ldr	r2, [r4, #0]
 80076ca:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80076ce:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80076d2:	d108      	bne.n	80076e6 <_scanf_float+0x1d2>
 80076d4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80076d8:	6022      	str	r2, [r4, #0]
 80076da:	f04f 0a01 	mov.w	sl, #1
 80076de:	e7e2      	b.n	80076a6 <_scanf_float+0x192>
 80076e0:	f1ba 0f02 	cmp.w	sl, #2
 80076e4:	d055      	beq.n	8007792 <_scanf_float+0x27e>
 80076e6:	2d01      	cmp	r5, #1
 80076e8:	d002      	beq.n	80076f0 <_scanf_float+0x1dc>
 80076ea:	2d04      	cmp	r5, #4
 80076ec:	f47f af44 	bne.w	8007578 <_scanf_float+0x64>
 80076f0:	3501      	adds	r5, #1
 80076f2:	b2ed      	uxtb	r5, r5
 80076f4:	e7d7      	b.n	80076a6 <_scanf_float+0x192>
 80076f6:	f1ba 0f01 	cmp.w	sl, #1
 80076fa:	f47f af3d 	bne.w	8007578 <_scanf_float+0x64>
 80076fe:	f04f 0a02 	mov.w	sl, #2
 8007702:	e7d0      	b.n	80076a6 <_scanf_float+0x192>
 8007704:	b97d      	cbnz	r5, 8007726 <_scanf_float+0x212>
 8007706:	f1b9 0f00 	cmp.w	r9, #0
 800770a:	f47f af38 	bne.w	800757e <_scanf_float+0x6a>
 800770e:	6822      	ldr	r2, [r4, #0]
 8007710:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007714:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007718:	f040 8108 	bne.w	800792c <_scanf_float+0x418>
 800771c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007720:	6022      	str	r2, [r4, #0]
 8007722:	2501      	movs	r5, #1
 8007724:	e7bf      	b.n	80076a6 <_scanf_float+0x192>
 8007726:	2d03      	cmp	r5, #3
 8007728:	d0e2      	beq.n	80076f0 <_scanf_float+0x1dc>
 800772a:	2d05      	cmp	r5, #5
 800772c:	e7de      	b.n	80076ec <_scanf_float+0x1d8>
 800772e:	2d02      	cmp	r5, #2
 8007730:	f47f af22 	bne.w	8007578 <_scanf_float+0x64>
 8007734:	2503      	movs	r5, #3
 8007736:	e7b6      	b.n	80076a6 <_scanf_float+0x192>
 8007738:	2d06      	cmp	r5, #6
 800773a:	f47f af1d 	bne.w	8007578 <_scanf_float+0x64>
 800773e:	2507      	movs	r5, #7
 8007740:	e7b1      	b.n	80076a6 <_scanf_float+0x192>
 8007742:	6822      	ldr	r2, [r4, #0]
 8007744:	0591      	lsls	r1, r2, #22
 8007746:	f57f af17 	bpl.w	8007578 <_scanf_float+0x64>
 800774a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800774e:	6022      	str	r2, [r4, #0]
 8007750:	f8cd 9008 	str.w	r9, [sp, #8]
 8007754:	e7a7      	b.n	80076a6 <_scanf_float+0x192>
 8007756:	6822      	ldr	r2, [r4, #0]
 8007758:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800775c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007760:	d006      	beq.n	8007770 <_scanf_float+0x25c>
 8007762:	0550      	lsls	r0, r2, #21
 8007764:	f57f af08 	bpl.w	8007578 <_scanf_float+0x64>
 8007768:	f1b9 0f00 	cmp.w	r9, #0
 800776c:	f000 80de 	beq.w	800792c <_scanf_float+0x418>
 8007770:	0591      	lsls	r1, r2, #22
 8007772:	bf58      	it	pl
 8007774:	9902      	ldrpl	r1, [sp, #8]
 8007776:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800777a:	bf58      	it	pl
 800777c:	eba9 0101 	subpl.w	r1, r9, r1
 8007780:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007784:	bf58      	it	pl
 8007786:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800778a:	6022      	str	r2, [r4, #0]
 800778c:	f04f 0900 	mov.w	r9, #0
 8007790:	e789      	b.n	80076a6 <_scanf_float+0x192>
 8007792:	f04f 0a03 	mov.w	sl, #3
 8007796:	e786      	b.n	80076a6 <_scanf_float+0x192>
 8007798:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800779c:	4639      	mov	r1, r7
 800779e:	4640      	mov	r0, r8
 80077a0:	4798      	blx	r3
 80077a2:	2800      	cmp	r0, #0
 80077a4:	f43f aedb 	beq.w	800755e <_scanf_float+0x4a>
 80077a8:	e6e6      	b.n	8007578 <_scanf_float+0x64>
 80077aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80077ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077b2:	463a      	mov	r2, r7
 80077b4:	4640      	mov	r0, r8
 80077b6:	4798      	blx	r3
 80077b8:	6923      	ldr	r3, [r4, #16]
 80077ba:	3b01      	subs	r3, #1
 80077bc:	6123      	str	r3, [r4, #16]
 80077be:	e6e8      	b.n	8007592 <_scanf_float+0x7e>
 80077c0:	1e6b      	subs	r3, r5, #1
 80077c2:	2b06      	cmp	r3, #6
 80077c4:	d824      	bhi.n	8007810 <_scanf_float+0x2fc>
 80077c6:	2d02      	cmp	r5, #2
 80077c8:	d836      	bhi.n	8007838 <_scanf_float+0x324>
 80077ca:	9b01      	ldr	r3, [sp, #4]
 80077cc:	429e      	cmp	r6, r3
 80077ce:	f67f aee4 	bls.w	800759a <_scanf_float+0x86>
 80077d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80077d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077da:	463a      	mov	r2, r7
 80077dc:	4640      	mov	r0, r8
 80077de:	4798      	blx	r3
 80077e0:	6923      	ldr	r3, [r4, #16]
 80077e2:	3b01      	subs	r3, #1
 80077e4:	6123      	str	r3, [r4, #16]
 80077e6:	e7f0      	b.n	80077ca <_scanf_float+0x2b6>
 80077e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80077ec:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80077f0:	463a      	mov	r2, r7
 80077f2:	4640      	mov	r0, r8
 80077f4:	4798      	blx	r3
 80077f6:	6923      	ldr	r3, [r4, #16]
 80077f8:	3b01      	subs	r3, #1
 80077fa:	6123      	str	r3, [r4, #16]
 80077fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007800:	fa5f fa8a 	uxtb.w	sl, sl
 8007804:	f1ba 0f02 	cmp.w	sl, #2
 8007808:	d1ee      	bne.n	80077e8 <_scanf_float+0x2d4>
 800780a:	3d03      	subs	r5, #3
 800780c:	b2ed      	uxtb	r5, r5
 800780e:	1b76      	subs	r6, r6, r5
 8007810:	6823      	ldr	r3, [r4, #0]
 8007812:	05da      	lsls	r2, r3, #23
 8007814:	d530      	bpl.n	8007878 <_scanf_float+0x364>
 8007816:	055b      	lsls	r3, r3, #21
 8007818:	d511      	bpl.n	800783e <_scanf_float+0x32a>
 800781a:	9b01      	ldr	r3, [sp, #4]
 800781c:	429e      	cmp	r6, r3
 800781e:	f67f aebc 	bls.w	800759a <_scanf_float+0x86>
 8007822:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007826:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800782a:	463a      	mov	r2, r7
 800782c:	4640      	mov	r0, r8
 800782e:	4798      	blx	r3
 8007830:	6923      	ldr	r3, [r4, #16]
 8007832:	3b01      	subs	r3, #1
 8007834:	6123      	str	r3, [r4, #16]
 8007836:	e7f0      	b.n	800781a <_scanf_float+0x306>
 8007838:	46aa      	mov	sl, r5
 800783a:	46b3      	mov	fp, r6
 800783c:	e7de      	b.n	80077fc <_scanf_float+0x2e8>
 800783e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007842:	6923      	ldr	r3, [r4, #16]
 8007844:	2965      	cmp	r1, #101	@ 0x65
 8007846:	f103 33ff 	add.w	r3, r3, #4294967295
 800784a:	f106 35ff 	add.w	r5, r6, #4294967295
 800784e:	6123      	str	r3, [r4, #16]
 8007850:	d00c      	beq.n	800786c <_scanf_float+0x358>
 8007852:	2945      	cmp	r1, #69	@ 0x45
 8007854:	d00a      	beq.n	800786c <_scanf_float+0x358>
 8007856:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800785a:	463a      	mov	r2, r7
 800785c:	4640      	mov	r0, r8
 800785e:	4798      	blx	r3
 8007860:	6923      	ldr	r3, [r4, #16]
 8007862:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007866:	3b01      	subs	r3, #1
 8007868:	1eb5      	subs	r5, r6, #2
 800786a:	6123      	str	r3, [r4, #16]
 800786c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007870:	463a      	mov	r2, r7
 8007872:	4640      	mov	r0, r8
 8007874:	4798      	blx	r3
 8007876:	462e      	mov	r6, r5
 8007878:	6822      	ldr	r2, [r4, #0]
 800787a:	f012 0210 	ands.w	r2, r2, #16
 800787e:	d001      	beq.n	8007884 <_scanf_float+0x370>
 8007880:	2000      	movs	r0, #0
 8007882:	e68b      	b.n	800759c <_scanf_float+0x88>
 8007884:	7032      	strb	r2, [r6, #0]
 8007886:	6823      	ldr	r3, [r4, #0]
 8007888:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800788c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007890:	d11c      	bne.n	80078cc <_scanf_float+0x3b8>
 8007892:	9b02      	ldr	r3, [sp, #8]
 8007894:	454b      	cmp	r3, r9
 8007896:	eba3 0209 	sub.w	r2, r3, r9
 800789a:	d123      	bne.n	80078e4 <_scanf_float+0x3d0>
 800789c:	9901      	ldr	r1, [sp, #4]
 800789e:	2200      	movs	r2, #0
 80078a0:	4640      	mov	r0, r8
 80078a2:	f002 fc21 	bl	800a0e8 <_strtod_r>
 80078a6:	9b03      	ldr	r3, [sp, #12]
 80078a8:	6821      	ldr	r1, [r4, #0]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f011 0f02 	tst.w	r1, #2
 80078b0:	ec57 6b10 	vmov	r6, r7, d0
 80078b4:	f103 0204 	add.w	r2, r3, #4
 80078b8:	d01f      	beq.n	80078fa <_scanf_float+0x3e6>
 80078ba:	9903      	ldr	r1, [sp, #12]
 80078bc:	600a      	str	r2, [r1, #0]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	e9c3 6700 	strd	r6, r7, [r3]
 80078c4:	68e3      	ldr	r3, [r4, #12]
 80078c6:	3301      	adds	r3, #1
 80078c8:	60e3      	str	r3, [r4, #12]
 80078ca:	e7d9      	b.n	8007880 <_scanf_float+0x36c>
 80078cc:	9b04      	ldr	r3, [sp, #16]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d0e4      	beq.n	800789c <_scanf_float+0x388>
 80078d2:	9905      	ldr	r1, [sp, #20]
 80078d4:	230a      	movs	r3, #10
 80078d6:	3101      	adds	r1, #1
 80078d8:	4640      	mov	r0, r8
 80078da:	f002 fc85 	bl	800a1e8 <_strtol_r>
 80078de:	9b04      	ldr	r3, [sp, #16]
 80078e0:	9e05      	ldr	r6, [sp, #20]
 80078e2:	1ac2      	subs	r2, r0, r3
 80078e4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80078e8:	429e      	cmp	r6, r3
 80078ea:	bf28      	it	cs
 80078ec:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80078f0:	4910      	ldr	r1, [pc, #64]	@ (8007934 <_scanf_float+0x420>)
 80078f2:	4630      	mov	r0, r6
 80078f4:	f000 f8fe 	bl	8007af4 <siprintf>
 80078f8:	e7d0      	b.n	800789c <_scanf_float+0x388>
 80078fa:	f011 0f04 	tst.w	r1, #4
 80078fe:	9903      	ldr	r1, [sp, #12]
 8007900:	600a      	str	r2, [r1, #0]
 8007902:	d1dc      	bne.n	80078be <_scanf_float+0x3aa>
 8007904:	681d      	ldr	r5, [r3, #0]
 8007906:	4632      	mov	r2, r6
 8007908:	463b      	mov	r3, r7
 800790a:	4630      	mov	r0, r6
 800790c:	4639      	mov	r1, r7
 800790e:	f7f9 f925 	bl	8000b5c <__aeabi_dcmpun>
 8007912:	b128      	cbz	r0, 8007920 <_scanf_float+0x40c>
 8007914:	4808      	ldr	r0, [pc, #32]	@ (8007938 <_scanf_float+0x424>)
 8007916:	f000 f9df 	bl	8007cd8 <nanf>
 800791a:	ed85 0a00 	vstr	s0, [r5]
 800791e:	e7d1      	b.n	80078c4 <_scanf_float+0x3b0>
 8007920:	4630      	mov	r0, r6
 8007922:	4639      	mov	r1, r7
 8007924:	f7f9 f978 	bl	8000c18 <__aeabi_d2f>
 8007928:	6028      	str	r0, [r5, #0]
 800792a:	e7cb      	b.n	80078c4 <_scanf_float+0x3b0>
 800792c:	f04f 0900 	mov.w	r9, #0
 8007930:	e629      	b.n	8007586 <_scanf_float+0x72>
 8007932:	bf00      	nop
 8007934:	0800bed5 	.word	0x0800bed5
 8007938:	0800c26d 	.word	0x0800c26d

0800793c <std>:
 800793c:	2300      	movs	r3, #0
 800793e:	b510      	push	{r4, lr}
 8007940:	4604      	mov	r4, r0
 8007942:	e9c0 3300 	strd	r3, r3, [r0]
 8007946:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800794a:	6083      	str	r3, [r0, #8]
 800794c:	8181      	strh	r1, [r0, #12]
 800794e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007950:	81c2      	strh	r2, [r0, #14]
 8007952:	6183      	str	r3, [r0, #24]
 8007954:	4619      	mov	r1, r3
 8007956:	2208      	movs	r2, #8
 8007958:	305c      	adds	r0, #92	@ 0x5c
 800795a:	f000 f92e 	bl	8007bba <memset>
 800795e:	4b0d      	ldr	r3, [pc, #52]	@ (8007994 <std+0x58>)
 8007960:	6263      	str	r3, [r4, #36]	@ 0x24
 8007962:	4b0d      	ldr	r3, [pc, #52]	@ (8007998 <std+0x5c>)
 8007964:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007966:	4b0d      	ldr	r3, [pc, #52]	@ (800799c <std+0x60>)
 8007968:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800796a:	4b0d      	ldr	r3, [pc, #52]	@ (80079a0 <std+0x64>)
 800796c:	6323      	str	r3, [r4, #48]	@ 0x30
 800796e:	4b0d      	ldr	r3, [pc, #52]	@ (80079a4 <std+0x68>)
 8007970:	6224      	str	r4, [r4, #32]
 8007972:	429c      	cmp	r4, r3
 8007974:	d006      	beq.n	8007984 <std+0x48>
 8007976:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800797a:	4294      	cmp	r4, r2
 800797c:	d002      	beq.n	8007984 <std+0x48>
 800797e:	33d0      	adds	r3, #208	@ 0xd0
 8007980:	429c      	cmp	r4, r3
 8007982:	d105      	bne.n	8007990 <std+0x54>
 8007984:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800798c:	f000 b992 	b.w	8007cb4 <__retarget_lock_init_recursive>
 8007990:	bd10      	pop	{r4, pc}
 8007992:	bf00      	nop
 8007994:	08007b35 	.word	0x08007b35
 8007998:	08007b57 	.word	0x08007b57
 800799c:	08007b8f 	.word	0x08007b8f
 80079a0:	08007bb3 	.word	0x08007bb3
 80079a4:	200015ec 	.word	0x200015ec

080079a8 <stdio_exit_handler>:
 80079a8:	4a02      	ldr	r2, [pc, #8]	@ (80079b4 <stdio_exit_handler+0xc>)
 80079aa:	4903      	ldr	r1, [pc, #12]	@ (80079b8 <stdio_exit_handler+0x10>)
 80079ac:	4803      	ldr	r0, [pc, #12]	@ (80079bc <stdio_exit_handler+0x14>)
 80079ae:	f000 b869 	b.w	8007a84 <_fwalk_sglue>
 80079b2:	bf00      	nop
 80079b4:	200000cc 	.word	0x200000cc
 80079b8:	0800a829 	.word	0x0800a829
 80079bc:	200000dc 	.word	0x200000dc

080079c0 <cleanup_stdio>:
 80079c0:	6841      	ldr	r1, [r0, #4]
 80079c2:	4b0c      	ldr	r3, [pc, #48]	@ (80079f4 <cleanup_stdio+0x34>)
 80079c4:	4299      	cmp	r1, r3
 80079c6:	b510      	push	{r4, lr}
 80079c8:	4604      	mov	r4, r0
 80079ca:	d001      	beq.n	80079d0 <cleanup_stdio+0x10>
 80079cc:	f002 ff2c 	bl	800a828 <_fflush_r>
 80079d0:	68a1      	ldr	r1, [r4, #8]
 80079d2:	4b09      	ldr	r3, [pc, #36]	@ (80079f8 <cleanup_stdio+0x38>)
 80079d4:	4299      	cmp	r1, r3
 80079d6:	d002      	beq.n	80079de <cleanup_stdio+0x1e>
 80079d8:	4620      	mov	r0, r4
 80079da:	f002 ff25 	bl	800a828 <_fflush_r>
 80079de:	68e1      	ldr	r1, [r4, #12]
 80079e0:	4b06      	ldr	r3, [pc, #24]	@ (80079fc <cleanup_stdio+0x3c>)
 80079e2:	4299      	cmp	r1, r3
 80079e4:	d004      	beq.n	80079f0 <cleanup_stdio+0x30>
 80079e6:	4620      	mov	r0, r4
 80079e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079ec:	f002 bf1c 	b.w	800a828 <_fflush_r>
 80079f0:	bd10      	pop	{r4, pc}
 80079f2:	bf00      	nop
 80079f4:	200015ec 	.word	0x200015ec
 80079f8:	20001654 	.word	0x20001654
 80079fc:	200016bc 	.word	0x200016bc

08007a00 <global_stdio_init.part.0>:
 8007a00:	b510      	push	{r4, lr}
 8007a02:	4b0b      	ldr	r3, [pc, #44]	@ (8007a30 <global_stdio_init.part.0+0x30>)
 8007a04:	4c0b      	ldr	r4, [pc, #44]	@ (8007a34 <global_stdio_init.part.0+0x34>)
 8007a06:	4a0c      	ldr	r2, [pc, #48]	@ (8007a38 <global_stdio_init.part.0+0x38>)
 8007a08:	601a      	str	r2, [r3, #0]
 8007a0a:	4620      	mov	r0, r4
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	2104      	movs	r1, #4
 8007a10:	f7ff ff94 	bl	800793c <std>
 8007a14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007a18:	2201      	movs	r2, #1
 8007a1a:	2109      	movs	r1, #9
 8007a1c:	f7ff ff8e 	bl	800793c <std>
 8007a20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a24:	2202      	movs	r2, #2
 8007a26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a2a:	2112      	movs	r1, #18
 8007a2c:	f7ff bf86 	b.w	800793c <std>
 8007a30:	20001724 	.word	0x20001724
 8007a34:	200015ec 	.word	0x200015ec
 8007a38:	080079a9 	.word	0x080079a9

08007a3c <__sfp_lock_acquire>:
 8007a3c:	4801      	ldr	r0, [pc, #4]	@ (8007a44 <__sfp_lock_acquire+0x8>)
 8007a3e:	f000 b93a 	b.w	8007cb6 <__retarget_lock_acquire_recursive>
 8007a42:	bf00      	nop
 8007a44:	2000172d 	.word	0x2000172d

08007a48 <__sfp_lock_release>:
 8007a48:	4801      	ldr	r0, [pc, #4]	@ (8007a50 <__sfp_lock_release+0x8>)
 8007a4a:	f000 b935 	b.w	8007cb8 <__retarget_lock_release_recursive>
 8007a4e:	bf00      	nop
 8007a50:	2000172d 	.word	0x2000172d

08007a54 <__sinit>:
 8007a54:	b510      	push	{r4, lr}
 8007a56:	4604      	mov	r4, r0
 8007a58:	f7ff fff0 	bl	8007a3c <__sfp_lock_acquire>
 8007a5c:	6a23      	ldr	r3, [r4, #32]
 8007a5e:	b11b      	cbz	r3, 8007a68 <__sinit+0x14>
 8007a60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a64:	f7ff bff0 	b.w	8007a48 <__sfp_lock_release>
 8007a68:	4b04      	ldr	r3, [pc, #16]	@ (8007a7c <__sinit+0x28>)
 8007a6a:	6223      	str	r3, [r4, #32]
 8007a6c:	4b04      	ldr	r3, [pc, #16]	@ (8007a80 <__sinit+0x2c>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d1f5      	bne.n	8007a60 <__sinit+0xc>
 8007a74:	f7ff ffc4 	bl	8007a00 <global_stdio_init.part.0>
 8007a78:	e7f2      	b.n	8007a60 <__sinit+0xc>
 8007a7a:	bf00      	nop
 8007a7c:	080079c1 	.word	0x080079c1
 8007a80:	20001724 	.word	0x20001724

08007a84 <_fwalk_sglue>:
 8007a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a88:	4607      	mov	r7, r0
 8007a8a:	4688      	mov	r8, r1
 8007a8c:	4614      	mov	r4, r2
 8007a8e:	2600      	movs	r6, #0
 8007a90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a94:	f1b9 0901 	subs.w	r9, r9, #1
 8007a98:	d505      	bpl.n	8007aa6 <_fwalk_sglue+0x22>
 8007a9a:	6824      	ldr	r4, [r4, #0]
 8007a9c:	2c00      	cmp	r4, #0
 8007a9e:	d1f7      	bne.n	8007a90 <_fwalk_sglue+0xc>
 8007aa0:	4630      	mov	r0, r6
 8007aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007aa6:	89ab      	ldrh	r3, [r5, #12]
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d907      	bls.n	8007abc <_fwalk_sglue+0x38>
 8007aac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	d003      	beq.n	8007abc <_fwalk_sglue+0x38>
 8007ab4:	4629      	mov	r1, r5
 8007ab6:	4638      	mov	r0, r7
 8007ab8:	47c0      	blx	r8
 8007aba:	4306      	orrs	r6, r0
 8007abc:	3568      	adds	r5, #104	@ 0x68
 8007abe:	e7e9      	b.n	8007a94 <_fwalk_sglue+0x10>

08007ac0 <iprintf>:
 8007ac0:	b40f      	push	{r0, r1, r2, r3}
 8007ac2:	b507      	push	{r0, r1, r2, lr}
 8007ac4:	4906      	ldr	r1, [pc, #24]	@ (8007ae0 <iprintf+0x20>)
 8007ac6:	ab04      	add	r3, sp, #16
 8007ac8:	6808      	ldr	r0, [r1, #0]
 8007aca:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ace:	6881      	ldr	r1, [r0, #8]
 8007ad0:	9301      	str	r3, [sp, #4]
 8007ad2:	f002 fd0d 	bl	800a4f0 <_vfiprintf_r>
 8007ad6:	b003      	add	sp, #12
 8007ad8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007adc:	b004      	add	sp, #16
 8007ade:	4770      	bx	lr
 8007ae0:	200000d8 	.word	0x200000d8

08007ae4 <putchar>:
 8007ae4:	4b02      	ldr	r3, [pc, #8]	@ (8007af0 <putchar+0xc>)
 8007ae6:	4601      	mov	r1, r0
 8007ae8:	6818      	ldr	r0, [r3, #0]
 8007aea:	6882      	ldr	r2, [r0, #8]
 8007aec:	f002 bec4 	b.w	800a878 <_putc_r>
 8007af0:	200000d8 	.word	0x200000d8

08007af4 <siprintf>:
 8007af4:	b40e      	push	{r1, r2, r3}
 8007af6:	b500      	push	{lr}
 8007af8:	b09c      	sub	sp, #112	@ 0x70
 8007afa:	ab1d      	add	r3, sp, #116	@ 0x74
 8007afc:	9002      	str	r0, [sp, #8]
 8007afe:	9006      	str	r0, [sp, #24]
 8007b00:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007b04:	4809      	ldr	r0, [pc, #36]	@ (8007b2c <siprintf+0x38>)
 8007b06:	9107      	str	r1, [sp, #28]
 8007b08:	9104      	str	r1, [sp, #16]
 8007b0a:	4909      	ldr	r1, [pc, #36]	@ (8007b30 <siprintf+0x3c>)
 8007b0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b10:	9105      	str	r1, [sp, #20]
 8007b12:	6800      	ldr	r0, [r0, #0]
 8007b14:	9301      	str	r3, [sp, #4]
 8007b16:	a902      	add	r1, sp, #8
 8007b18:	f002 fbc4 	bl	800a2a4 <_svfiprintf_r>
 8007b1c:	9b02      	ldr	r3, [sp, #8]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	701a      	strb	r2, [r3, #0]
 8007b22:	b01c      	add	sp, #112	@ 0x70
 8007b24:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b28:	b003      	add	sp, #12
 8007b2a:	4770      	bx	lr
 8007b2c:	200000d8 	.word	0x200000d8
 8007b30:	ffff0208 	.word	0xffff0208

08007b34 <__sread>:
 8007b34:	b510      	push	{r4, lr}
 8007b36:	460c      	mov	r4, r1
 8007b38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b3c:	f000 f86c 	bl	8007c18 <_read_r>
 8007b40:	2800      	cmp	r0, #0
 8007b42:	bfab      	itete	ge
 8007b44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b46:	89a3      	ldrhlt	r3, [r4, #12]
 8007b48:	181b      	addge	r3, r3, r0
 8007b4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b4e:	bfac      	ite	ge
 8007b50:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007b52:	81a3      	strhlt	r3, [r4, #12]
 8007b54:	bd10      	pop	{r4, pc}

08007b56 <__swrite>:
 8007b56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b5a:	461f      	mov	r7, r3
 8007b5c:	898b      	ldrh	r3, [r1, #12]
 8007b5e:	05db      	lsls	r3, r3, #23
 8007b60:	4605      	mov	r5, r0
 8007b62:	460c      	mov	r4, r1
 8007b64:	4616      	mov	r6, r2
 8007b66:	d505      	bpl.n	8007b74 <__swrite+0x1e>
 8007b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	2200      	movs	r2, #0
 8007b70:	f000 f840 	bl	8007bf4 <_lseek_r>
 8007b74:	89a3      	ldrh	r3, [r4, #12]
 8007b76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b7e:	81a3      	strh	r3, [r4, #12]
 8007b80:	4632      	mov	r2, r6
 8007b82:	463b      	mov	r3, r7
 8007b84:	4628      	mov	r0, r5
 8007b86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b8a:	f000 b857 	b.w	8007c3c <_write_r>

08007b8e <__sseek>:
 8007b8e:	b510      	push	{r4, lr}
 8007b90:	460c      	mov	r4, r1
 8007b92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b96:	f000 f82d 	bl	8007bf4 <_lseek_r>
 8007b9a:	1c43      	adds	r3, r0, #1
 8007b9c:	89a3      	ldrh	r3, [r4, #12]
 8007b9e:	bf15      	itete	ne
 8007ba0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007ba2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007ba6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007baa:	81a3      	strheq	r3, [r4, #12]
 8007bac:	bf18      	it	ne
 8007bae:	81a3      	strhne	r3, [r4, #12]
 8007bb0:	bd10      	pop	{r4, pc}

08007bb2 <__sclose>:
 8007bb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bb6:	f000 b80d 	b.w	8007bd4 <_close_r>

08007bba <memset>:
 8007bba:	4402      	add	r2, r0
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d100      	bne.n	8007bc4 <memset+0xa>
 8007bc2:	4770      	bx	lr
 8007bc4:	f803 1b01 	strb.w	r1, [r3], #1
 8007bc8:	e7f9      	b.n	8007bbe <memset+0x4>
	...

08007bcc <_localeconv_r>:
 8007bcc:	4800      	ldr	r0, [pc, #0]	@ (8007bd0 <_localeconv_r+0x4>)
 8007bce:	4770      	bx	lr
 8007bd0:	20000218 	.word	0x20000218

08007bd4 <_close_r>:
 8007bd4:	b538      	push	{r3, r4, r5, lr}
 8007bd6:	4d06      	ldr	r5, [pc, #24]	@ (8007bf0 <_close_r+0x1c>)
 8007bd8:	2300      	movs	r3, #0
 8007bda:	4604      	mov	r4, r0
 8007bdc:	4608      	mov	r0, r1
 8007bde:	602b      	str	r3, [r5, #0]
 8007be0:	f7fa f984 	bl	8001eec <_close>
 8007be4:	1c43      	adds	r3, r0, #1
 8007be6:	d102      	bne.n	8007bee <_close_r+0x1a>
 8007be8:	682b      	ldr	r3, [r5, #0]
 8007bea:	b103      	cbz	r3, 8007bee <_close_r+0x1a>
 8007bec:	6023      	str	r3, [r4, #0]
 8007bee:	bd38      	pop	{r3, r4, r5, pc}
 8007bf0:	20001728 	.word	0x20001728

08007bf4 <_lseek_r>:
 8007bf4:	b538      	push	{r3, r4, r5, lr}
 8007bf6:	4d07      	ldr	r5, [pc, #28]	@ (8007c14 <_lseek_r+0x20>)
 8007bf8:	4604      	mov	r4, r0
 8007bfa:	4608      	mov	r0, r1
 8007bfc:	4611      	mov	r1, r2
 8007bfe:	2200      	movs	r2, #0
 8007c00:	602a      	str	r2, [r5, #0]
 8007c02:	461a      	mov	r2, r3
 8007c04:	f7fa f97c 	bl	8001f00 <_lseek>
 8007c08:	1c43      	adds	r3, r0, #1
 8007c0a:	d102      	bne.n	8007c12 <_lseek_r+0x1e>
 8007c0c:	682b      	ldr	r3, [r5, #0]
 8007c0e:	b103      	cbz	r3, 8007c12 <_lseek_r+0x1e>
 8007c10:	6023      	str	r3, [r4, #0]
 8007c12:	bd38      	pop	{r3, r4, r5, pc}
 8007c14:	20001728 	.word	0x20001728

08007c18 <_read_r>:
 8007c18:	b538      	push	{r3, r4, r5, lr}
 8007c1a:	4d07      	ldr	r5, [pc, #28]	@ (8007c38 <_read_r+0x20>)
 8007c1c:	4604      	mov	r4, r0
 8007c1e:	4608      	mov	r0, r1
 8007c20:	4611      	mov	r1, r2
 8007c22:	2200      	movs	r2, #0
 8007c24:	602a      	str	r2, [r5, #0]
 8007c26:	461a      	mov	r2, r3
 8007c28:	f7fa f946 	bl	8001eb8 <_read>
 8007c2c:	1c43      	adds	r3, r0, #1
 8007c2e:	d102      	bne.n	8007c36 <_read_r+0x1e>
 8007c30:	682b      	ldr	r3, [r5, #0]
 8007c32:	b103      	cbz	r3, 8007c36 <_read_r+0x1e>
 8007c34:	6023      	str	r3, [r4, #0]
 8007c36:	bd38      	pop	{r3, r4, r5, pc}
 8007c38:	20001728 	.word	0x20001728

08007c3c <_write_r>:
 8007c3c:	b538      	push	{r3, r4, r5, lr}
 8007c3e:	4d07      	ldr	r5, [pc, #28]	@ (8007c5c <_write_r+0x20>)
 8007c40:	4604      	mov	r4, r0
 8007c42:	4608      	mov	r0, r1
 8007c44:	4611      	mov	r1, r2
 8007c46:	2200      	movs	r2, #0
 8007c48:	602a      	str	r2, [r5, #0]
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	f7fa f941 	bl	8001ed2 <_write>
 8007c50:	1c43      	adds	r3, r0, #1
 8007c52:	d102      	bne.n	8007c5a <_write_r+0x1e>
 8007c54:	682b      	ldr	r3, [r5, #0]
 8007c56:	b103      	cbz	r3, 8007c5a <_write_r+0x1e>
 8007c58:	6023      	str	r3, [r4, #0]
 8007c5a:	bd38      	pop	{r3, r4, r5, pc}
 8007c5c:	20001728 	.word	0x20001728

08007c60 <__errno>:
 8007c60:	4b01      	ldr	r3, [pc, #4]	@ (8007c68 <__errno+0x8>)
 8007c62:	6818      	ldr	r0, [r3, #0]
 8007c64:	4770      	bx	lr
 8007c66:	bf00      	nop
 8007c68:	200000d8 	.word	0x200000d8

08007c6c <__libc_init_array>:
 8007c6c:	b570      	push	{r4, r5, r6, lr}
 8007c6e:	4d0d      	ldr	r5, [pc, #52]	@ (8007ca4 <__libc_init_array+0x38>)
 8007c70:	4c0d      	ldr	r4, [pc, #52]	@ (8007ca8 <__libc_init_array+0x3c>)
 8007c72:	1b64      	subs	r4, r4, r5
 8007c74:	10a4      	asrs	r4, r4, #2
 8007c76:	2600      	movs	r6, #0
 8007c78:	42a6      	cmp	r6, r4
 8007c7a:	d109      	bne.n	8007c90 <__libc_init_array+0x24>
 8007c7c:	4d0b      	ldr	r5, [pc, #44]	@ (8007cac <__libc_init_array+0x40>)
 8007c7e:	4c0c      	ldr	r4, [pc, #48]	@ (8007cb0 <__libc_init_array+0x44>)
 8007c80:	f003 fe36 	bl	800b8f0 <_init>
 8007c84:	1b64      	subs	r4, r4, r5
 8007c86:	10a4      	asrs	r4, r4, #2
 8007c88:	2600      	movs	r6, #0
 8007c8a:	42a6      	cmp	r6, r4
 8007c8c:	d105      	bne.n	8007c9a <__libc_init_array+0x2e>
 8007c8e:	bd70      	pop	{r4, r5, r6, pc}
 8007c90:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c94:	4798      	blx	r3
 8007c96:	3601      	adds	r6, #1
 8007c98:	e7ee      	b.n	8007c78 <__libc_init_array+0xc>
 8007c9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c9e:	4798      	blx	r3
 8007ca0:	3601      	adds	r6, #1
 8007ca2:	e7f2      	b.n	8007c8a <__libc_init_array+0x1e>
 8007ca4:	0800c348 	.word	0x0800c348
 8007ca8:	0800c348 	.word	0x0800c348
 8007cac:	0800c348 	.word	0x0800c348
 8007cb0:	0800c34c 	.word	0x0800c34c

08007cb4 <__retarget_lock_init_recursive>:
 8007cb4:	4770      	bx	lr

08007cb6 <__retarget_lock_acquire_recursive>:
 8007cb6:	4770      	bx	lr

08007cb8 <__retarget_lock_release_recursive>:
 8007cb8:	4770      	bx	lr

08007cba <memcpy>:
 8007cba:	440a      	add	r2, r1
 8007cbc:	4291      	cmp	r1, r2
 8007cbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8007cc2:	d100      	bne.n	8007cc6 <memcpy+0xc>
 8007cc4:	4770      	bx	lr
 8007cc6:	b510      	push	{r4, lr}
 8007cc8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ccc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cd0:	4291      	cmp	r1, r2
 8007cd2:	d1f9      	bne.n	8007cc8 <memcpy+0xe>
 8007cd4:	bd10      	pop	{r4, pc}
	...

08007cd8 <nanf>:
 8007cd8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007ce0 <nanf+0x8>
 8007cdc:	4770      	bx	lr
 8007cde:	bf00      	nop
 8007ce0:	7fc00000 	.word	0x7fc00000

08007ce4 <quorem>:
 8007ce4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ce8:	6903      	ldr	r3, [r0, #16]
 8007cea:	690c      	ldr	r4, [r1, #16]
 8007cec:	42a3      	cmp	r3, r4
 8007cee:	4607      	mov	r7, r0
 8007cf0:	db7e      	blt.n	8007df0 <quorem+0x10c>
 8007cf2:	3c01      	subs	r4, #1
 8007cf4:	f101 0814 	add.w	r8, r1, #20
 8007cf8:	00a3      	lsls	r3, r4, #2
 8007cfa:	f100 0514 	add.w	r5, r0, #20
 8007cfe:	9300      	str	r3, [sp, #0]
 8007d00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d04:	9301      	str	r3, [sp, #4]
 8007d06:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007d0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d0e:	3301      	adds	r3, #1
 8007d10:	429a      	cmp	r2, r3
 8007d12:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d16:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d1a:	d32e      	bcc.n	8007d7a <quorem+0x96>
 8007d1c:	f04f 0a00 	mov.w	sl, #0
 8007d20:	46c4      	mov	ip, r8
 8007d22:	46ae      	mov	lr, r5
 8007d24:	46d3      	mov	fp, sl
 8007d26:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007d2a:	b298      	uxth	r0, r3
 8007d2c:	fb06 a000 	mla	r0, r6, r0, sl
 8007d30:	0c02      	lsrs	r2, r0, #16
 8007d32:	0c1b      	lsrs	r3, r3, #16
 8007d34:	fb06 2303 	mla	r3, r6, r3, r2
 8007d38:	f8de 2000 	ldr.w	r2, [lr]
 8007d3c:	b280      	uxth	r0, r0
 8007d3e:	b292      	uxth	r2, r2
 8007d40:	1a12      	subs	r2, r2, r0
 8007d42:	445a      	add	r2, fp
 8007d44:	f8de 0000 	ldr.w	r0, [lr]
 8007d48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007d52:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007d56:	b292      	uxth	r2, r2
 8007d58:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007d5c:	45e1      	cmp	r9, ip
 8007d5e:	f84e 2b04 	str.w	r2, [lr], #4
 8007d62:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007d66:	d2de      	bcs.n	8007d26 <quorem+0x42>
 8007d68:	9b00      	ldr	r3, [sp, #0]
 8007d6a:	58eb      	ldr	r3, [r5, r3]
 8007d6c:	b92b      	cbnz	r3, 8007d7a <quorem+0x96>
 8007d6e:	9b01      	ldr	r3, [sp, #4]
 8007d70:	3b04      	subs	r3, #4
 8007d72:	429d      	cmp	r5, r3
 8007d74:	461a      	mov	r2, r3
 8007d76:	d32f      	bcc.n	8007dd8 <quorem+0xf4>
 8007d78:	613c      	str	r4, [r7, #16]
 8007d7a:	4638      	mov	r0, r7
 8007d7c:	f001 f9c4 	bl	8009108 <__mcmp>
 8007d80:	2800      	cmp	r0, #0
 8007d82:	db25      	blt.n	8007dd0 <quorem+0xec>
 8007d84:	4629      	mov	r1, r5
 8007d86:	2000      	movs	r0, #0
 8007d88:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d8c:	f8d1 c000 	ldr.w	ip, [r1]
 8007d90:	fa1f fe82 	uxth.w	lr, r2
 8007d94:	fa1f f38c 	uxth.w	r3, ip
 8007d98:	eba3 030e 	sub.w	r3, r3, lr
 8007d9c:	4403      	add	r3, r0
 8007d9e:	0c12      	lsrs	r2, r2, #16
 8007da0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007da4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007da8:	b29b      	uxth	r3, r3
 8007daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007dae:	45c1      	cmp	r9, r8
 8007db0:	f841 3b04 	str.w	r3, [r1], #4
 8007db4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007db8:	d2e6      	bcs.n	8007d88 <quorem+0xa4>
 8007dba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007dbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007dc2:	b922      	cbnz	r2, 8007dce <quorem+0xea>
 8007dc4:	3b04      	subs	r3, #4
 8007dc6:	429d      	cmp	r5, r3
 8007dc8:	461a      	mov	r2, r3
 8007dca:	d30b      	bcc.n	8007de4 <quorem+0x100>
 8007dcc:	613c      	str	r4, [r7, #16]
 8007dce:	3601      	adds	r6, #1
 8007dd0:	4630      	mov	r0, r6
 8007dd2:	b003      	add	sp, #12
 8007dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dd8:	6812      	ldr	r2, [r2, #0]
 8007dda:	3b04      	subs	r3, #4
 8007ddc:	2a00      	cmp	r2, #0
 8007dde:	d1cb      	bne.n	8007d78 <quorem+0x94>
 8007de0:	3c01      	subs	r4, #1
 8007de2:	e7c6      	b.n	8007d72 <quorem+0x8e>
 8007de4:	6812      	ldr	r2, [r2, #0]
 8007de6:	3b04      	subs	r3, #4
 8007de8:	2a00      	cmp	r2, #0
 8007dea:	d1ef      	bne.n	8007dcc <quorem+0xe8>
 8007dec:	3c01      	subs	r4, #1
 8007dee:	e7ea      	b.n	8007dc6 <quorem+0xe2>
 8007df0:	2000      	movs	r0, #0
 8007df2:	e7ee      	b.n	8007dd2 <quorem+0xee>
 8007df4:	0000      	movs	r0, r0
	...

08007df8 <_dtoa_r>:
 8007df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dfc:	69c7      	ldr	r7, [r0, #28]
 8007dfe:	b099      	sub	sp, #100	@ 0x64
 8007e00:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007e04:	ec55 4b10 	vmov	r4, r5, d0
 8007e08:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007e0a:	9109      	str	r1, [sp, #36]	@ 0x24
 8007e0c:	4683      	mov	fp, r0
 8007e0e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007e10:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e12:	b97f      	cbnz	r7, 8007e34 <_dtoa_r+0x3c>
 8007e14:	2010      	movs	r0, #16
 8007e16:	f000 fdfd 	bl	8008a14 <malloc>
 8007e1a:	4602      	mov	r2, r0
 8007e1c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007e20:	b920      	cbnz	r0, 8007e2c <_dtoa_r+0x34>
 8007e22:	4ba7      	ldr	r3, [pc, #668]	@ (80080c0 <_dtoa_r+0x2c8>)
 8007e24:	21ef      	movs	r1, #239	@ 0xef
 8007e26:	48a7      	ldr	r0, [pc, #668]	@ (80080c4 <_dtoa_r+0x2cc>)
 8007e28:	f002 fe32 	bl	800aa90 <__assert_func>
 8007e2c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007e30:	6007      	str	r7, [r0, #0]
 8007e32:	60c7      	str	r7, [r0, #12]
 8007e34:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e38:	6819      	ldr	r1, [r3, #0]
 8007e3a:	b159      	cbz	r1, 8007e54 <_dtoa_r+0x5c>
 8007e3c:	685a      	ldr	r2, [r3, #4]
 8007e3e:	604a      	str	r2, [r1, #4]
 8007e40:	2301      	movs	r3, #1
 8007e42:	4093      	lsls	r3, r2
 8007e44:	608b      	str	r3, [r1, #8]
 8007e46:	4658      	mov	r0, fp
 8007e48:	f000 feda 	bl	8008c00 <_Bfree>
 8007e4c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e50:	2200      	movs	r2, #0
 8007e52:	601a      	str	r2, [r3, #0]
 8007e54:	1e2b      	subs	r3, r5, #0
 8007e56:	bfb9      	ittee	lt
 8007e58:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007e5c:	9303      	strlt	r3, [sp, #12]
 8007e5e:	2300      	movge	r3, #0
 8007e60:	6033      	strge	r3, [r6, #0]
 8007e62:	9f03      	ldr	r7, [sp, #12]
 8007e64:	4b98      	ldr	r3, [pc, #608]	@ (80080c8 <_dtoa_r+0x2d0>)
 8007e66:	bfbc      	itt	lt
 8007e68:	2201      	movlt	r2, #1
 8007e6a:	6032      	strlt	r2, [r6, #0]
 8007e6c:	43bb      	bics	r3, r7
 8007e6e:	d112      	bne.n	8007e96 <_dtoa_r+0x9e>
 8007e70:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007e72:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007e76:	6013      	str	r3, [r2, #0]
 8007e78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007e7c:	4323      	orrs	r3, r4
 8007e7e:	f000 854d 	beq.w	800891c <_dtoa_r+0xb24>
 8007e82:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007e84:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80080dc <_dtoa_r+0x2e4>
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	f000 854f 	beq.w	800892c <_dtoa_r+0xb34>
 8007e8e:	f10a 0303 	add.w	r3, sl, #3
 8007e92:	f000 bd49 	b.w	8008928 <_dtoa_r+0xb30>
 8007e96:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	ec51 0b17 	vmov	r0, r1, d7
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007ea6:	f7f8 fe27 	bl	8000af8 <__aeabi_dcmpeq>
 8007eaa:	4680      	mov	r8, r0
 8007eac:	b158      	cbz	r0, 8007ec6 <_dtoa_r+0xce>
 8007eae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	6013      	str	r3, [r2, #0]
 8007eb4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007eb6:	b113      	cbz	r3, 8007ebe <_dtoa_r+0xc6>
 8007eb8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007eba:	4b84      	ldr	r3, [pc, #528]	@ (80080cc <_dtoa_r+0x2d4>)
 8007ebc:	6013      	str	r3, [r2, #0]
 8007ebe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80080e0 <_dtoa_r+0x2e8>
 8007ec2:	f000 bd33 	b.w	800892c <_dtoa_r+0xb34>
 8007ec6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007eca:	aa16      	add	r2, sp, #88	@ 0x58
 8007ecc:	a917      	add	r1, sp, #92	@ 0x5c
 8007ece:	4658      	mov	r0, fp
 8007ed0:	f001 fa3a 	bl	8009348 <__d2b>
 8007ed4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007ed8:	4681      	mov	r9, r0
 8007eda:	2e00      	cmp	r6, #0
 8007edc:	d077      	beq.n	8007fce <_dtoa_r+0x1d6>
 8007ede:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ee0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007ee4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ee8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007eec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007ef0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007ef4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007ef8:	4619      	mov	r1, r3
 8007efa:	2200      	movs	r2, #0
 8007efc:	4b74      	ldr	r3, [pc, #464]	@ (80080d0 <_dtoa_r+0x2d8>)
 8007efe:	f7f8 f9db 	bl	80002b8 <__aeabi_dsub>
 8007f02:	a369      	add	r3, pc, #420	@ (adr r3, 80080a8 <_dtoa_r+0x2b0>)
 8007f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f08:	f7f8 fb8e 	bl	8000628 <__aeabi_dmul>
 8007f0c:	a368      	add	r3, pc, #416	@ (adr r3, 80080b0 <_dtoa_r+0x2b8>)
 8007f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f12:	f7f8 f9d3 	bl	80002bc <__adddf3>
 8007f16:	4604      	mov	r4, r0
 8007f18:	4630      	mov	r0, r6
 8007f1a:	460d      	mov	r5, r1
 8007f1c:	f7f8 fb1a 	bl	8000554 <__aeabi_i2d>
 8007f20:	a365      	add	r3, pc, #404	@ (adr r3, 80080b8 <_dtoa_r+0x2c0>)
 8007f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f26:	f7f8 fb7f 	bl	8000628 <__aeabi_dmul>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	460b      	mov	r3, r1
 8007f2e:	4620      	mov	r0, r4
 8007f30:	4629      	mov	r1, r5
 8007f32:	f7f8 f9c3 	bl	80002bc <__adddf3>
 8007f36:	4604      	mov	r4, r0
 8007f38:	460d      	mov	r5, r1
 8007f3a:	f7f8 fe25 	bl	8000b88 <__aeabi_d2iz>
 8007f3e:	2200      	movs	r2, #0
 8007f40:	4607      	mov	r7, r0
 8007f42:	2300      	movs	r3, #0
 8007f44:	4620      	mov	r0, r4
 8007f46:	4629      	mov	r1, r5
 8007f48:	f7f8 fde0 	bl	8000b0c <__aeabi_dcmplt>
 8007f4c:	b140      	cbz	r0, 8007f60 <_dtoa_r+0x168>
 8007f4e:	4638      	mov	r0, r7
 8007f50:	f7f8 fb00 	bl	8000554 <__aeabi_i2d>
 8007f54:	4622      	mov	r2, r4
 8007f56:	462b      	mov	r3, r5
 8007f58:	f7f8 fdce 	bl	8000af8 <__aeabi_dcmpeq>
 8007f5c:	b900      	cbnz	r0, 8007f60 <_dtoa_r+0x168>
 8007f5e:	3f01      	subs	r7, #1
 8007f60:	2f16      	cmp	r7, #22
 8007f62:	d851      	bhi.n	8008008 <_dtoa_r+0x210>
 8007f64:	4b5b      	ldr	r3, [pc, #364]	@ (80080d4 <_dtoa_r+0x2dc>)
 8007f66:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f72:	f7f8 fdcb 	bl	8000b0c <__aeabi_dcmplt>
 8007f76:	2800      	cmp	r0, #0
 8007f78:	d048      	beq.n	800800c <_dtoa_r+0x214>
 8007f7a:	3f01      	subs	r7, #1
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007f80:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007f82:	1b9b      	subs	r3, r3, r6
 8007f84:	1e5a      	subs	r2, r3, #1
 8007f86:	bf44      	itt	mi
 8007f88:	f1c3 0801 	rsbmi	r8, r3, #1
 8007f8c:	2300      	movmi	r3, #0
 8007f8e:	9208      	str	r2, [sp, #32]
 8007f90:	bf54      	ite	pl
 8007f92:	f04f 0800 	movpl.w	r8, #0
 8007f96:	9308      	strmi	r3, [sp, #32]
 8007f98:	2f00      	cmp	r7, #0
 8007f9a:	db39      	blt.n	8008010 <_dtoa_r+0x218>
 8007f9c:	9b08      	ldr	r3, [sp, #32]
 8007f9e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007fa0:	443b      	add	r3, r7
 8007fa2:	9308      	str	r3, [sp, #32]
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007faa:	2b09      	cmp	r3, #9
 8007fac:	d864      	bhi.n	8008078 <_dtoa_r+0x280>
 8007fae:	2b05      	cmp	r3, #5
 8007fb0:	bfc4      	itt	gt
 8007fb2:	3b04      	subgt	r3, #4
 8007fb4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007fb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fb8:	f1a3 0302 	sub.w	r3, r3, #2
 8007fbc:	bfcc      	ite	gt
 8007fbe:	2400      	movgt	r4, #0
 8007fc0:	2401      	movle	r4, #1
 8007fc2:	2b03      	cmp	r3, #3
 8007fc4:	d863      	bhi.n	800808e <_dtoa_r+0x296>
 8007fc6:	e8df f003 	tbb	[pc, r3]
 8007fca:	372a      	.short	0x372a
 8007fcc:	5535      	.short	0x5535
 8007fce:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007fd2:	441e      	add	r6, r3
 8007fd4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007fd8:	2b20      	cmp	r3, #32
 8007fda:	bfc1      	itttt	gt
 8007fdc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007fe0:	409f      	lslgt	r7, r3
 8007fe2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007fe6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007fea:	bfd6      	itet	le
 8007fec:	f1c3 0320 	rsble	r3, r3, #32
 8007ff0:	ea47 0003 	orrgt.w	r0, r7, r3
 8007ff4:	fa04 f003 	lslle.w	r0, r4, r3
 8007ff8:	f7f8 fa9c 	bl	8000534 <__aeabi_ui2d>
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008002:	3e01      	subs	r6, #1
 8008004:	9214      	str	r2, [sp, #80]	@ 0x50
 8008006:	e777      	b.n	8007ef8 <_dtoa_r+0x100>
 8008008:	2301      	movs	r3, #1
 800800a:	e7b8      	b.n	8007f7e <_dtoa_r+0x186>
 800800c:	9012      	str	r0, [sp, #72]	@ 0x48
 800800e:	e7b7      	b.n	8007f80 <_dtoa_r+0x188>
 8008010:	427b      	negs	r3, r7
 8008012:	930a      	str	r3, [sp, #40]	@ 0x28
 8008014:	2300      	movs	r3, #0
 8008016:	eba8 0807 	sub.w	r8, r8, r7
 800801a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800801c:	e7c4      	b.n	8007fa8 <_dtoa_r+0x1b0>
 800801e:	2300      	movs	r3, #0
 8008020:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008022:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008024:	2b00      	cmp	r3, #0
 8008026:	dc35      	bgt.n	8008094 <_dtoa_r+0x29c>
 8008028:	2301      	movs	r3, #1
 800802a:	9300      	str	r3, [sp, #0]
 800802c:	9307      	str	r3, [sp, #28]
 800802e:	461a      	mov	r2, r3
 8008030:	920e      	str	r2, [sp, #56]	@ 0x38
 8008032:	e00b      	b.n	800804c <_dtoa_r+0x254>
 8008034:	2301      	movs	r3, #1
 8008036:	e7f3      	b.n	8008020 <_dtoa_r+0x228>
 8008038:	2300      	movs	r3, #0
 800803a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800803c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800803e:	18fb      	adds	r3, r7, r3
 8008040:	9300      	str	r3, [sp, #0]
 8008042:	3301      	adds	r3, #1
 8008044:	2b01      	cmp	r3, #1
 8008046:	9307      	str	r3, [sp, #28]
 8008048:	bfb8      	it	lt
 800804a:	2301      	movlt	r3, #1
 800804c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008050:	2100      	movs	r1, #0
 8008052:	2204      	movs	r2, #4
 8008054:	f102 0514 	add.w	r5, r2, #20
 8008058:	429d      	cmp	r5, r3
 800805a:	d91f      	bls.n	800809c <_dtoa_r+0x2a4>
 800805c:	6041      	str	r1, [r0, #4]
 800805e:	4658      	mov	r0, fp
 8008060:	f000 fd8e 	bl	8008b80 <_Balloc>
 8008064:	4682      	mov	sl, r0
 8008066:	2800      	cmp	r0, #0
 8008068:	d13c      	bne.n	80080e4 <_dtoa_r+0x2ec>
 800806a:	4b1b      	ldr	r3, [pc, #108]	@ (80080d8 <_dtoa_r+0x2e0>)
 800806c:	4602      	mov	r2, r0
 800806e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008072:	e6d8      	b.n	8007e26 <_dtoa_r+0x2e>
 8008074:	2301      	movs	r3, #1
 8008076:	e7e0      	b.n	800803a <_dtoa_r+0x242>
 8008078:	2401      	movs	r4, #1
 800807a:	2300      	movs	r3, #0
 800807c:	9309      	str	r3, [sp, #36]	@ 0x24
 800807e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008080:	f04f 33ff 	mov.w	r3, #4294967295
 8008084:	9300      	str	r3, [sp, #0]
 8008086:	9307      	str	r3, [sp, #28]
 8008088:	2200      	movs	r2, #0
 800808a:	2312      	movs	r3, #18
 800808c:	e7d0      	b.n	8008030 <_dtoa_r+0x238>
 800808e:	2301      	movs	r3, #1
 8008090:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008092:	e7f5      	b.n	8008080 <_dtoa_r+0x288>
 8008094:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008096:	9300      	str	r3, [sp, #0]
 8008098:	9307      	str	r3, [sp, #28]
 800809a:	e7d7      	b.n	800804c <_dtoa_r+0x254>
 800809c:	3101      	adds	r1, #1
 800809e:	0052      	lsls	r2, r2, #1
 80080a0:	e7d8      	b.n	8008054 <_dtoa_r+0x25c>
 80080a2:	bf00      	nop
 80080a4:	f3af 8000 	nop.w
 80080a8:	636f4361 	.word	0x636f4361
 80080ac:	3fd287a7 	.word	0x3fd287a7
 80080b0:	8b60c8b3 	.word	0x8b60c8b3
 80080b4:	3fc68a28 	.word	0x3fc68a28
 80080b8:	509f79fb 	.word	0x509f79fb
 80080bc:	3fd34413 	.word	0x3fd34413
 80080c0:	0800bee7 	.word	0x0800bee7
 80080c4:	0800befe 	.word	0x0800befe
 80080c8:	7ff00000 	.word	0x7ff00000
 80080cc:	0800beb2 	.word	0x0800beb2
 80080d0:	3ff80000 	.word	0x3ff80000
 80080d4:	0800bff8 	.word	0x0800bff8
 80080d8:	0800bf56 	.word	0x0800bf56
 80080dc:	0800bee3 	.word	0x0800bee3
 80080e0:	0800beb1 	.word	0x0800beb1
 80080e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80080e8:	6018      	str	r0, [r3, #0]
 80080ea:	9b07      	ldr	r3, [sp, #28]
 80080ec:	2b0e      	cmp	r3, #14
 80080ee:	f200 80a4 	bhi.w	800823a <_dtoa_r+0x442>
 80080f2:	2c00      	cmp	r4, #0
 80080f4:	f000 80a1 	beq.w	800823a <_dtoa_r+0x442>
 80080f8:	2f00      	cmp	r7, #0
 80080fa:	dd33      	ble.n	8008164 <_dtoa_r+0x36c>
 80080fc:	4bad      	ldr	r3, [pc, #692]	@ (80083b4 <_dtoa_r+0x5bc>)
 80080fe:	f007 020f 	and.w	r2, r7, #15
 8008102:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008106:	ed93 7b00 	vldr	d7, [r3]
 800810a:	05f8      	lsls	r0, r7, #23
 800810c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008110:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008114:	d516      	bpl.n	8008144 <_dtoa_r+0x34c>
 8008116:	4ba8      	ldr	r3, [pc, #672]	@ (80083b8 <_dtoa_r+0x5c0>)
 8008118:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800811c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008120:	f7f8 fbac 	bl	800087c <__aeabi_ddiv>
 8008124:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008128:	f004 040f 	and.w	r4, r4, #15
 800812c:	2603      	movs	r6, #3
 800812e:	4da2      	ldr	r5, [pc, #648]	@ (80083b8 <_dtoa_r+0x5c0>)
 8008130:	b954      	cbnz	r4, 8008148 <_dtoa_r+0x350>
 8008132:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800813a:	f7f8 fb9f 	bl	800087c <__aeabi_ddiv>
 800813e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008142:	e028      	b.n	8008196 <_dtoa_r+0x39e>
 8008144:	2602      	movs	r6, #2
 8008146:	e7f2      	b.n	800812e <_dtoa_r+0x336>
 8008148:	07e1      	lsls	r1, r4, #31
 800814a:	d508      	bpl.n	800815e <_dtoa_r+0x366>
 800814c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008150:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008154:	f7f8 fa68 	bl	8000628 <__aeabi_dmul>
 8008158:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800815c:	3601      	adds	r6, #1
 800815e:	1064      	asrs	r4, r4, #1
 8008160:	3508      	adds	r5, #8
 8008162:	e7e5      	b.n	8008130 <_dtoa_r+0x338>
 8008164:	f000 80d2 	beq.w	800830c <_dtoa_r+0x514>
 8008168:	427c      	negs	r4, r7
 800816a:	4b92      	ldr	r3, [pc, #584]	@ (80083b4 <_dtoa_r+0x5bc>)
 800816c:	4d92      	ldr	r5, [pc, #584]	@ (80083b8 <_dtoa_r+0x5c0>)
 800816e:	f004 020f 	and.w	r2, r4, #15
 8008172:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800817a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800817e:	f7f8 fa53 	bl	8000628 <__aeabi_dmul>
 8008182:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008186:	1124      	asrs	r4, r4, #4
 8008188:	2300      	movs	r3, #0
 800818a:	2602      	movs	r6, #2
 800818c:	2c00      	cmp	r4, #0
 800818e:	f040 80b2 	bne.w	80082f6 <_dtoa_r+0x4fe>
 8008192:	2b00      	cmp	r3, #0
 8008194:	d1d3      	bne.n	800813e <_dtoa_r+0x346>
 8008196:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008198:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800819c:	2b00      	cmp	r3, #0
 800819e:	f000 80b7 	beq.w	8008310 <_dtoa_r+0x518>
 80081a2:	4b86      	ldr	r3, [pc, #536]	@ (80083bc <_dtoa_r+0x5c4>)
 80081a4:	2200      	movs	r2, #0
 80081a6:	4620      	mov	r0, r4
 80081a8:	4629      	mov	r1, r5
 80081aa:	f7f8 fcaf 	bl	8000b0c <__aeabi_dcmplt>
 80081ae:	2800      	cmp	r0, #0
 80081b0:	f000 80ae 	beq.w	8008310 <_dtoa_r+0x518>
 80081b4:	9b07      	ldr	r3, [sp, #28]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f000 80aa 	beq.w	8008310 <_dtoa_r+0x518>
 80081bc:	9b00      	ldr	r3, [sp, #0]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	dd37      	ble.n	8008232 <_dtoa_r+0x43a>
 80081c2:	1e7b      	subs	r3, r7, #1
 80081c4:	9304      	str	r3, [sp, #16]
 80081c6:	4620      	mov	r0, r4
 80081c8:	4b7d      	ldr	r3, [pc, #500]	@ (80083c0 <_dtoa_r+0x5c8>)
 80081ca:	2200      	movs	r2, #0
 80081cc:	4629      	mov	r1, r5
 80081ce:	f7f8 fa2b 	bl	8000628 <__aeabi_dmul>
 80081d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081d6:	9c00      	ldr	r4, [sp, #0]
 80081d8:	3601      	adds	r6, #1
 80081da:	4630      	mov	r0, r6
 80081dc:	f7f8 f9ba 	bl	8000554 <__aeabi_i2d>
 80081e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081e4:	f7f8 fa20 	bl	8000628 <__aeabi_dmul>
 80081e8:	4b76      	ldr	r3, [pc, #472]	@ (80083c4 <_dtoa_r+0x5cc>)
 80081ea:	2200      	movs	r2, #0
 80081ec:	f7f8 f866 	bl	80002bc <__adddf3>
 80081f0:	4605      	mov	r5, r0
 80081f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80081f6:	2c00      	cmp	r4, #0
 80081f8:	f040 808d 	bne.w	8008316 <_dtoa_r+0x51e>
 80081fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008200:	4b71      	ldr	r3, [pc, #452]	@ (80083c8 <_dtoa_r+0x5d0>)
 8008202:	2200      	movs	r2, #0
 8008204:	f7f8 f858 	bl	80002b8 <__aeabi_dsub>
 8008208:	4602      	mov	r2, r0
 800820a:	460b      	mov	r3, r1
 800820c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008210:	462a      	mov	r2, r5
 8008212:	4633      	mov	r3, r6
 8008214:	f7f8 fc98 	bl	8000b48 <__aeabi_dcmpgt>
 8008218:	2800      	cmp	r0, #0
 800821a:	f040 828b 	bne.w	8008734 <_dtoa_r+0x93c>
 800821e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008222:	462a      	mov	r2, r5
 8008224:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008228:	f7f8 fc70 	bl	8000b0c <__aeabi_dcmplt>
 800822c:	2800      	cmp	r0, #0
 800822e:	f040 8128 	bne.w	8008482 <_dtoa_r+0x68a>
 8008232:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008236:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800823a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800823c:	2b00      	cmp	r3, #0
 800823e:	f2c0 815a 	blt.w	80084f6 <_dtoa_r+0x6fe>
 8008242:	2f0e      	cmp	r7, #14
 8008244:	f300 8157 	bgt.w	80084f6 <_dtoa_r+0x6fe>
 8008248:	4b5a      	ldr	r3, [pc, #360]	@ (80083b4 <_dtoa_r+0x5bc>)
 800824a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800824e:	ed93 7b00 	vldr	d7, [r3]
 8008252:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008254:	2b00      	cmp	r3, #0
 8008256:	ed8d 7b00 	vstr	d7, [sp]
 800825a:	da03      	bge.n	8008264 <_dtoa_r+0x46c>
 800825c:	9b07      	ldr	r3, [sp, #28]
 800825e:	2b00      	cmp	r3, #0
 8008260:	f340 8101 	ble.w	8008466 <_dtoa_r+0x66e>
 8008264:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008268:	4656      	mov	r6, sl
 800826a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800826e:	4620      	mov	r0, r4
 8008270:	4629      	mov	r1, r5
 8008272:	f7f8 fb03 	bl	800087c <__aeabi_ddiv>
 8008276:	f7f8 fc87 	bl	8000b88 <__aeabi_d2iz>
 800827a:	4680      	mov	r8, r0
 800827c:	f7f8 f96a 	bl	8000554 <__aeabi_i2d>
 8008280:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008284:	f7f8 f9d0 	bl	8000628 <__aeabi_dmul>
 8008288:	4602      	mov	r2, r0
 800828a:	460b      	mov	r3, r1
 800828c:	4620      	mov	r0, r4
 800828e:	4629      	mov	r1, r5
 8008290:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008294:	f7f8 f810 	bl	80002b8 <__aeabi_dsub>
 8008298:	f806 4b01 	strb.w	r4, [r6], #1
 800829c:	9d07      	ldr	r5, [sp, #28]
 800829e:	eba6 040a 	sub.w	r4, r6, sl
 80082a2:	42a5      	cmp	r5, r4
 80082a4:	4602      	mov	r2, r0
 80082a6:	460b      	mov	r3, r1
 80082a8:	f040 8117 	bne.w	80084da <_dtoa_r+0x6e2>
 80082ac:	f7f8 f806 	bl	80002bc <__adddf3>
 80082b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082b4:	4604      	mov	r4, r0
 80082b6:	460d      	mov	r5, r1
 80082b8:	f7f8 fc46 	bl	8000b48 <__aeabi_dcmpgt>
 80082bc:	2800      	cmp	r0, #0
 80082be:	f040 80f9 	bne.w	80084b4 <_dtoa_r+0x6bc>
 80082c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082c6:	4620      	mov	r0, r4
 80082c8:	4629      	mov	r1, r5
 80082ca:	f7f8 fc15 	bl	8000af8 <__aeabi_dcmpeq>
 80082ce:	b118      	cbz	r0, 80082d8 <_dtoa_r+0x4e0>
 80082d0:	f018 0f01 	tst.w	r8, #1
 80082d4:	f040 80ee 	bne.w	80084b4 <_dtoa_r+0x6bc>
 80082d8:	4649      	mov	r1, r9
 80082da:	4658      	mov	r0, fp
 80082dc:	f000 fc90 	bl	8008c00 <_Bfree>
 80082e0:	2300      	movs	r3, #0
 80082e2:	7033      	strb	r3, [r6, #0]
 80082e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80082e6:	3701      	adds	r7, #1
 80082e8:	601f      	str	r7, [r3, #0]
 80082ea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	f000 831d 	beq.w	800892c <_dtoa_r+0xb34>
 80082f2:	601e      	str	r6, [r3, #0]
 80082f4:	e31a      	b.n	800892c <_dtoa_r+0xb34>
 80082f6:	07e2      	lsls	r2, r4, #31
 80082f8:	d505      	bpl.n	8008306 <_dtoa_r+0x50e>
 80082fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80082fe:	f7f8 f993 	bl	8000628 <__aeabi_dmul>
 8008302:	3601      	adds	r6, #1
 8008304:	2301      	movs	r3, #1
 8008306:	1064      	asrs	r4, r4, #1
 8008308:	3508      	adds	r5, #8
 800830a:	e73f      	b.n	800818c <_dtoa_r+0x394>
 800830c:	2602      	movs	r6, #2
 800830e:	e742      	b.n	8008196 <_dtoa_r+0x39e>
 8008310:	9c07      	ldr	r4, [sp, #28]
 8008312:	9704      	str	r7, [sp, #16]
 8008314:	e761      	b.n	80081da <_dtoa_r+0x3e2>
 8008316:	4b27      	ldr	r3, [pc, #156]	@ (80083b4 <_dtoa_r+0x5bc>)
 8008318:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800831a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800831e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008322:	4454      	add	r4, sl
 8008324:	2900      	cmp	r1, #0
 8008326:	d053      	beq.n	80083d0 <_dtoa_r+0x5d8>
 8008328:	4928      	ldr	r1, [pc, #160]	@ (80083cc <_dtoa_r+0x5d4>)
 800832a:	2000      	movs	r0, #0
 800832c:	f7f8 faa6 	bl	800087c <__aeabi_ddiv>
 8008330:	4633      	mov	r3, r6
 8008332:	462a      	mov	r2, r5
 8008334:	f7f7 ffc0 	bl	80002b8 <__aeabi_dsub>
 8008338:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800833c:	4656      	mov	r6, sl
 800833e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008342:	f7f8 fc21 	bl	8000b88 <__aeabi_d2iz>
 8008346:	4605      	mov	r5, r0
 8008348:	f7f8 f904 	bl	8000554 <__aeabi_i2d>
 800834c:	4602      	mov	r2, r0
 800834e:	460b      	mov	r3, r1
 8008350:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008354:	f7f7 ffb0 	bl	80002b8 <__aeabi_dsub>
 8008358:	3530      	adds	r5, #48	@ 0x30
 800835a:	4602      	mov	r2, r0
 800835c:	460b      	mov	r3, r1
 800835e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008362:	f806 5b01 	strb.w	r5, [r6], #1
 8008366:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800836a:	f7f8 fbcf 	bl	8000b0c <__aeabi_dcmplt>
 800836e:	2800      	cmp	r0, #0
 8008370:	d171      	bne.n	8008456 <_dtoa_r+0x65e>
 8008372:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008376:	4911      	ldr	r1, [pc, #68]	@ (80083bc <_dtoa_r+0x5c4>)
 8008378:	2000      	movs	r0, #0
 800837a:	f7f7 ff9d 	bl	80002b8 <__aeabi_dsub>
 800837e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008382:	f7f8 fbc3 	bl	8000b0c <__aeabi_dcmplt>
 8008386:	2800      	cmp	r0, #0
 8008388:	f040 8095 	bne.w	80084b6 <_dtoa_r+0x6be>
 800838c:	42a6      	cmp	r6, r4
 800838e:	f43f af50 	beq.w	8008232 <_dtoa_r+0x43a>
 8008392:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008396:	4b0a      	ldr	r3, [pc, #40]	@ (80083c0 <_dtoa_r+0x5c8>)
 8008398:	2200      	movs	r2, #0
 800839a:	f7f8 f945 	bl	8000628 <__aeabi_dmul>
 800839e:	4b08      	ldr	r3, [pc, #32]	@ (80083c0 <_dtoa_r+0x5c8>)
 80083a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80083a4:	2200      	movs	r2, #0
 80083a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083aa:	f7f8 f93d 	bl	8000628 <__aeabi_dmul>
 80083ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083b2:	e7c4      	b.n	800833e <_dtoa_r+0x546>
 80083b4:	0800bff8 	.word	0x0800bff8
 80083b8:	0800bfd0 	.word	0x0800bfd0
 80083bc:	3ff00000 	.word	0x3ff00000
 80083c0:	40240000 	.word	0x40240000
 80083c4:	401c0000 	.word	0x401c0000
 80083c8:	40140000 	.word	0x40140000
 80083cc:	3fe00000 	.word	0x3fe00000
 80083d0:	4631      	mov	r1, r6
 80083d2:	4628      	mov	r0, r5
 80083d4:	f7f8 f928 	bl	8000628 <__aeabi_dmul>
 80083d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80083dc:	9415      	str	r4, [sp, #84]	@ 0x54
 80083de:	4656      	mov	r6, sl
 80083e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083e4:	f7f8 fbd0 	bl	8000b88 <__aeabi_d2iz>
 80083e8:	4605      	mov	r5, r0
 80083ea:	f7f8 f8b3 	bl	8000554 <__aeabi_i2d>
 80083ee:	4602      	mov	r2, r0
 80083f0:	460b      	mov	r3, r1
 80083f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083f6:	f7f7 ff5f 	bl	80002b8 <__aeabi_dsub>
 80083fa:	3530      	adds	r5, #48	@ 0x30
 80083fc:	f806 5b01 	strb.w	r5, [r6], #1
 8008400:	4602      	mov	r2, r0
 8008402:	460b      	mov	r3, r1
 8008404:	42a6      	cmp	r6, r4
 8008406:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800840a:	f04f 0200 	mov.w	r2, #0
 800840e:	d124      	bne.n	800845a <_dtoa_r+0x662>
 8008410:	4bac      	ldr	r3, [pc, #688]	@ (80086c4 <_dtoa_r+0x8cc>)
 8008412:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008416:	f7f7 ff51 	bl	80002bc <__adddf3>
 800841a:	4602      	mov	r2, r0
 800841c:	460b      	mov	r3, r1
 800841e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008422:	f7f8 fb91 	bl	8000b48 <__aeabi_dcmpgt>
 8008426:	2800      	cmp	r0, #0
 8008428:	d145      	bne.n	80084b6 <_dtoa_r+0x6be>
 800842a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800842e:	49a5      	ldr	r1, [pc, #660]	@ (80086c4 <_dtoa_r+0x8cc>)
 8008430:	2000      	movs	r0, #0
 8008432:	f7f7 ff41 	bl	80002b8 <__aeabi_dsub>
 8008436:	4602      	mov	r2, r0
 8008438:	460b      	mov	r3, r1
 800843a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800843e:	f7f8 fb65 	bl	8000b0c <__aeabi_dcmplt>
 8008442:	2800      	cmp	r0, #0
 8008444:	f43f aef5 	beq.w	8008232 <_dtoa_r+0x43a>
 8008448:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800844a:	1e73      	subs	r3, r6, #1
 800844c:	9315      	str	r3, [sp, #84]	@ 0x54
 800844e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008452:	2b30      	cmp	r3, #48	@ 0x30
 8008454:	d0f8      	beq.n	8008448 <_dtoa_r+0x650>
 8008456:	9f04      	ldr	r7, [sp, #16]
 8008458:	e73e      	b.n	80082d8 <_dtoa_r+0x4e0>
 800845a:	4b9b      	ldr	r3, [pc, #620]	@ (80086c8 <_dtoa_r+0x8d0>)
 800845c:	f7f8 f8e4 	bl	8000628 <__aeabi_dmul>
 8008460:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008464:	e7bc      	b.n	80083e0 <_dtoa_r+0x5e8>
 8008466:	d10c      	bne.n	8008482 <_dtoa_r+0x68a>
 8008468:	4b98      	ldr	r3, [pc, #608]	@ (80086cc <_dtoa_r+0x8d4>)
 800846a:	2200      	movs	r2, #0
 800846c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008470:	f7f8 f8da 	bl	8000628 <__aeabi_dmul>
 8008474:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008478:	f7f8 fb5c 	bl	8000b34 <__aeabi_dcmpge>
 800847c:	2800      	cmp	r0, #0
 800847e:	f000 8157 	beq.w	8008730 <_dtoa_r+0x938>
 8008482:	2400      	movs	r4, #0
 8008484:	4625      	mov	r5, r4
 8008486:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008488:	43db      	mvns	r3, r3
 800848a:	9304      	str	r3, [sp, #16]
 800848c:	4656      	mov	r6, sl
 800848e:	2700      	movs	r7, #0
 8008490:	4621      	mov	r1, r4
 8008492:	4658      	mov	r0, fp
 8008494:	f000 fbb4 	bl	8008c00 <_Bfree>
 8008498:	2d00      	cmp	r5, #0
 800849a:	d0dc      	beq.n	8008456 <_dtoa_r+0x65e>
 800849c:	b12f      	cbz	r7, 80084aa <_dtoa_r+0x6b2>
 800849e:	42af      	cmp	r7, r5
 80084a0:	d003      	beq.n	80084aa <_dtoa_r+0x6b2>
 80084a2:	4639      	mov	r1, r7
 80084a4:	4658      	mov	r0, fp
 80084a6:	f000 fbab 	bl	8008c00 <_Bfree>
 80084aa:	4629      	mov	r1, r5
 80084ac:	4658      	mov	r0, fp
 80084ae:	f000 fba7 	bl	8008c00 <_Bfree>
 80084b2:	e7d0      	b.n	8008456 <_dtoa_r+0x65e>
 80084b4:	9704      	str	r7, [sp, #16]
 80084b6:	4633      	mov	r3, r6
 80084b8:	461e      	mov	r6, r3
 80084ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084be:	2a39      	cmp	r2, #57	@ 0x39
 80084c0:	d107      	bne.n	80084d2 <_dtoa_r+0x6da>
 80084c2:	459a      	cmp	sl, r3
 80084c4:	d1f8      	bne.n	80084b8 <_dtoa_r+0x6c0>
 80084c6:	9a04      	ldr	r2, [sp, #16]
 80084c8:	3201      	adds	r2, #1
 80084ca:	9204      	str	r2, [sp, #16]
 80084cc:	2230      	movs	r2, #48	@ 0x30
 80084ce:	f88a 2000 	strb.w	r2, [sl]
 80084d2:	781a      	ldrb	r2, [r3, #0]
 80084d4:	3201      	adds	r2, #1
 80084d6:	701a      	strb	r2, [r3, #0]
 80084d8:	e7bd      	b.n	8008456 <_dtoa_r+0x65e>
 80084da:	4b7b      	ldr	r3, [pc, #492]	@ (80086c8 <_dtoa_r+0x8d0>)
 80084dc:	2200      	movs	r2, #0
 80084de:	f7f8 f8a3 	bl	8000628 <__aeabi_dmul>
 80084e2:	2200      	movs	r2, #0
 80084e4:	2300      	movs	r3, #0
 80084e6:	4604      	mov	r4, r0
 80084e8:	460d      	mov	r5, r1
 80084ea:	f7f8 fb05 	bl	8000af8 <__aeabi_dcmpeq>
 80084ee:	2800      	cmp	r0, #0
 80084f0:	f43f aebb 	beq.w	800826a <_dtoa_r+0x472>
 80084f4:	e6f0      	b.n	80082d8 <_dtoa_r+0x4e0>
 80084f6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80084f8:	2a00      	cmp	r2, #0
 80084fa:	f000 80db 	beq.w	80086b4 <_dtoa_r+0x8bc>
 80084fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008500:	2a01      	cmp	r2, #1
 8008502:	f300 80bf 	bgt.w	8008684 <_dtoa_r+0x88c>
 8008506:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008508:	2a00      	cmp	r2, #0
 800850a:	f000 80b7 	beq.w	800867c <_dtoa_r+0x884>
 800850e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008512:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008514:	4646      	mov	r6, r8
 8008516:	9a08      	ldr	r2, [sp, #32]
 8008518:	2101      	movs	r1, #1
 800851a:	441a      	add	r2, r3
 800851c:	4658      	mov	r0, fp
 800851e:	4498      	add	r8, r3
 8008520:	9208      	str	r2, [sp, #32]
 8008522:	f000 fc6b 	bl	8008dfc <__i2b>
 8008526:	4605      	mov	r5, r0
 8008528:	b15e      	cbz	r6, 8008542 <_dtoa_r+0x74a>
 800852a:	9b08      	ldr	r3, [sp, #32]
 800852c:	2b00      	cmp	r3, #0
 800852e:	dd08      	ble.n	8008542 <_dtoa_r+0x74a>
 8008530:	42b3      	cmp	r3, r6
 8008532:	9a08      	ldr	r2, [sp, #32]
 8008534:	bfa8      	it	ge
 8008536:	4633      	movge	r3, r6
 8008538:	eba8 0803 	sub.w	r8, r8, r3
 800853c:	1af6      	subs	r6, r6, r3
 800853e:	1ad3      	subs	r3, r2, r3
 8008540:	9308      	str	r3, [sp, #32]
 8008542:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008544:	b1f3      	cbz	r3, 8008584 <_dtoa_r+0x78c>
 8008546:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008548:	2b00      	cmp	r3, #0
 800854a:	f000 80b7 	beq.w	80086bc <_dtoa_r+0x8c4>
 800854e:	b18c      	cbz	r4, 8008574 <_dtoa_r+0x77c>
 8008550:	4629      	mov	r1, r5
 8008552:	4622      	mov	r2, r4
 8008554:	4658      	mov	r0, fp
 8008556:	f000 fd11 	bl	8008f7c <__pow5mult>
 800855a:	464a      	mov	r2, r9
 800855c:	4601      	mov	r1, r0
 800855e:	4605      	mov	r5, r0
 8008560:	4658      	mov	r0, fp
 8008562:	f000 fc61 	bl	8008e28 <__multiply>
 8008566:	4649      	mov	r1, r9
 8008568:	9004      	str	r0, [sp, #16]
 800856a:	4658      	mov	r0, fp
 800856c:	f000 fb48 	bl	8008c00 <_Bfree>
 8008570:	9b04      	ldr	r3, [sp, #16]
 8008572:	4699      	mov	r9, r3
 8008574:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008576:	1b1a      	subs	r2, r3, r4
 8008578:	d004      	beq.n	8008584 <_dtoa_r+0x78c>
 800857a:	4649      	mov	r1, r9
 800857c:	4658      	mov	r0, fp
 800857e:	f000 fcfd 	bl	8008f7c <__pow5mult>
 8008582:	4681      	mov	r9, r0
 8008584:	2101      	movs	r1, #1
 8008586:	4658      	mov	r0, fp
 8008588:	f000 fc38 	bl	8008dfc <__i2b>
 800858c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800858e:	4604      	mov	r4, r0
 8008590:	2b00      	cmp	r3, #0
 8008592:	f000 81cf 	beq.w	8008934 <_dtoa_r+0xb3c>
 8008596:	461a      	mov	r2, r3
 8008598:	4601      	mov	r1, r0
 800859a:	4658      	mov	r0, fp
 800859c:	f000 fcee 	bl	8008f7c <__pow5mult>
 80085a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	4604      	mov	r4, r0
 80085a6:	f300 8095 	bgt.w	80086d4 <_dtoa_r+0x8dc>
 80085aa:	9b02      	ldr	r3, [sp, #8]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	f040 8087 	bne.w	80086c0 <_dtoa_r+0x8c8>
 80085b2:	9b03      	ldr	r3, [sp, #12]
 80085b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	f040 8089 	bne.w	80086d0 <_dtoa_r+0x8d8>
 80085be:	9b03      	ldr	r3, [sp, #12]
 80085c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80085c4:	0d1b      	lsrs	r3, r3, #20
 80085c6:	051b      	lsls	r3, r3, #20
 80085c8:	b12b      	cbz	r3, 80085d6 <_dtoa_r+0x7de>
 80085ca:	9b08      	ldr	r3, [sp, #32]
 80085cc:	3301      	adds	r3, #1
 80085ce:	9308      	str	r3, [sp, #32]
 80085d0:	f108 0801 	add.w	r8, r8, #1
 80085d4:	2301      	movs	r3, #1
 80085d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80085d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085da:	2b00      	cmp	r3, #0
 80085dc:	f000 81b0 	beq.w	8008940 <_dtoa_r+0xb48>
 80085e0:	6923      	ldr	r3, [r4, #16]
 80085e2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80085e6:	6918      	ldr	r0, [r3, #16]
 80085e8:	f000 fbbc 	bl	8008d64 <__hi0bits>
 80085ec:	f1c0 0020 	rsb	r0, r0, #32
 80085f0:	9b08      	ldr	r3, [sp, #32]
 80085f2:	4418      	add	r0, r3
 80085f4:	f010 001f 	ands.w	r0, r0, #31
 80085f8:	d077      	beq.n	80086ea <_dtoa_r+0x8f2>
 80085fa:	f1c0 0320 	rsb	r3, r0, #32
 80085fe:	2b04      	cmp	r3, #4
 8008600:	dd6b      	ble.n	80086da <_dtoa_r+0x8e2>
 8008602:	9b08      	ldr	r3, [sp, #32]
 8008604:	f1c0 001c 	rsb	r0, r0, #28
 8008608:	4403      	add	r3, r0
 800860a:	4480      	add	r8, r0
 800860c:	4406      	add	r6, r0
 800860e:	9308      	str	r3, [sp, #32]
 8008610:	f1b8 0f00 	cmp.w	r8, #0
 8008614:	dd05      	ble.n	8008622 <_dtoa_r+0x82a>
 8008616:	4649      	mov	r1, r9
 8008618:	4642      	mov	r2, r8
 800861a:	4658      	mov	r0, fp
 800861c:	f000 fd08 	bl	8009030 <__lshift>
 8008620:	4681      	mov	r9, r0
 8008622:	9b08      	ldr	r3, [sp, #32]
 8008624:	2b00      	cmp	r3, #0
 8008626:	dd05      	ble.n	8008634 <_dtoa_r+0x83c>
 8008628:	4621      	mov	r1, r4
 800862a:	461a      	mov	r2, r3
 800862c:	4658      	mov	r0, fp
 800862e:	f000 fcff 	bl	8009030 <__lshift>
 8008632:	4604      	mov	r4, r0
 8008634:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008636:	2b00      	cmp	r3, #0
 8008638:	d059      	beq.n	80086ee <_dtoa_r+0x8f6>
 800863a:	4621      	mov	r1, r4
 800863c:	4648      	mov	r0, r9
 800863e:	f000 fd63 	bl	8009108 <__mcmp>
 8008642:	2800      	cmp	r0, #0
 8008644:	da53      	bge.n	80086ee <_dtoa_r+0x8f6>
 8008646:	1e7b      	subs	r3, r7, #1
 8008648:	9304      	str	r3, [sp, #16]
 800864a:	4649      	mov	r1, r9
 800864c:	2300      	movs	r3, #0
 800864e:	220a      	movs	r2, #10
 8008650:	4658      	mov	r0, fp
 8008652:	f000 faf7 	bl	8008c44 <__multadd>
 8008656:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008658:	4681      	mov	r9, r0
 800865a:	2b00      	cmp	r3, #0
 800865c:	f000 8172 	beq.w	8008944 <_dtoa_r+0xb4c>
 8008660:	2300      	movs	r3, #0
 8008662:	4629      	mov	r1, r5
 8008664:	220a      	movs	r2, #10
 8008666:	4658      	mov	r0, fp
 8008668:	f000 faec 	bl	8008c44 <__multadd>
 800866c:	9b00      	ldr	r3, [sp, #0]
 800866e:	2b00      	cmp	r3, #0
 8008670:	4605      	mov	r5, r0
 8008672:	dc67      	bgt.n	8008744 <_dtoa_r+0x94c>
 8008674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008676:	2b02      	cmp	r3, #2
 8008678:	dc41      	bgt.n	80086fe <_dtoa_r+0x906>
 800867a:	e063      	b.n	8008744 <_dtoa_r+0x94c>
 800867c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800867e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008682:	e746      	b.n	8008512 <_dtoa_r+0x71a>
 8008684:	9b07      	ldr	r3, [sp, #28]
 8008686:	1e5c      	subs	r4, r3, #1
 8008688:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800868a:	42a3      	cmp	r3, r4
 800868c:	bfbf      	itttt	lt
 800868e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008690:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008692:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008694:	1ae3      	sublt	r3, r4, r3
 8008696:	bfb4      	ite	lt
 8008698:	18d2      	addlt	r2, r2, r3
 800869a:	1b1c      	subge	r4, r3, r4
 800869c:	9b07      	ldr	r3, [sp, #28]
 800869e:	bfbc      	itt	lt
 80086a0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80086a2:	2400      	movlt	r4, #0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	bfb5      	itete	lt
 80086a8:	eba8 0603 	sublt.w	r6, r8, r3
 80086ac:	9b07      	ldrge	r3, [sp, #28]
 80086ae:	2300      	movlt	r3, #0
 80086b0:	4646      	movge	r6, r8
 80086b2:	e730      	b.n	8008516 <_dtoa_r+0x71e>
 80086b4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80086b6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80086b8:	4646      	mov	r6, r8
 80086ba:	e735      	b.n	8008528 <_dtoa_r+0x730>
 80086bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80086be:	e75c      	b.n	800857a <_dtoa_r+0x782>
 80086c0:	2300      	movs	r3, #0
 80086c2:	e788      	b.n	80085d6 <_dtoa_r+0x7de>
 80086c4:	3fe00000 	.word	0x3fe00000
 80086c8:	40240000 	.word	0x40240000
 80086cc:	40140000 	.word	0x40140000
 80086d0:	9b02      	ldr	r3, [sp, #8]
 80086d2:	e780      	b.n	80085d6 <_dtoa_r+0x7de>
 80086d4:	2300      	movs	r3, #0
 80086d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80086d8:	e782      	b.n	80085e0 <_dtoa_r+0x7e8>
 80086da:	d099      	beq.n	8008610 <_dtoa_r+0x818>
 80086dc:	9a08      	ldr	r2, [sp, #32]
 80086de:	331c      	adds	r3, #28
 80086e0:	441a      	add	r2, r3
 80086e2:	4498      	add	r8, r3
 80086e4:	441e      	add	r6, r3
 80086e6:	9208      	str	r2, [sp, #32]
 80086e8:	e792      	b.n	8008610 <_dtoa_r+0x818>
 80086ea:	4603      	mov	r3, r0
 80086ec:	e7f6      	b.n	80086dc <_dtoa_r+0x8e4>
 80086ee:	9b07      	ldr	r3, [sp, #28]
 80086f0:	9704      	str	r7, [sp, #16]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	dc20      	bgt.n	8008738 <_dtoa_r+0x940>
 80086f6:	9300      	str	r3, [sp, #0]
 80086f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086fa:	2b02      	cmp	r3, #2
 80086fc:	dd1e      	ble.n	800873c <_dtoa_r+0x944>
 80086fe:	9b00      	ldr	r3, [sp, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	f47f aec0 	bne.w	8008486 <_dtoa_r+0x68e>
 8008706:	4621      	mov	r1, r4
 8008708:	2205      	movs	r2, #5
 800870a:	4658      	mov	r0, fp
 800870c:	f000 fa9a 	bl	8008c44 <__multadd>
 8008710:	4601      	mov	r1, r0
 8008712:	4604      	mov	r4, r0
 8008714:	4648      	mov	r0, r9
 8008716:	f000 fcf7 	bl	8009108 <__mcmp>
 800871a:	2800      	cmp	r0, #0
 800871c:	f77f aeb3 	ble.w	8008486 <_dtoa_r+0x68e>
 8008720:	4656      	mov	r6, sl
 8008722:	2331      	movs	r3, #49	@ 0x31
 8008724:	f806 3b01 	strb.w	r3, [r6], #1
 8008728:	9b04      	ldr	r3, [sp, #16]
 800872a:	3301      	adds	r3, #1
 800872c:	9304      	str	r3, [sp, #16]
 800872e:	e6ae      	b.n	800848e <_dtoa_r+0x696>
 8008730:	9c07      	ldr	r4, [sp, #28]
 8008732:	9704      	str	r7, [sp, #16]
 8008734:	4625      	mov	r5, r4
 8008736:	e7f3      	b.n	8008720 <_dtoa_r+0x928>
 8008738:	9b07      	ldr	r3, [sp, #28]
 800873a:	9300      	str	r3, [sp, #0]
 800873c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800873e:	2b00      	cmp	r3, #0
 8008740:	f000 8104 	beq.w	800894c <_dtoa_r+0xb54>
 8008744:	2e00      	cmp	r6, #0
 8008746:	dd05      	ble.n	8008754 <_dtoa_r+0x95c>
 8008748:	4629      	mov	r1, r5
 800874a:	4632      	mov	r2, r6
 800874c:	4658      	mov	r0, fp
 800874e:	f000 fc6f 	bl	8009030 <__lshift>
 8008752:	4605      	mov	r5, r0
 8008754:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008756:	2b00      	cmp	r3, #0
 8008758:	d05a      	beq.n	8008810 <_dtoa_r+0xa18>
 800875a:	6869      	ldr	r1, [r5, #4]
 800875c:	4658      	mov	r0, fp
 800875e:	f000 fa0f 	bl	8008b80 <_Balloc>
 8008762:	4606      	mov	r6, r0
 8008764:	b928      	cbnz	r0, 8008772 <_dtoa_r+0x97a>
 8008766:	4b84      	ldr	r3, [pc, #528]	@ (8008978 <_dtoa_r+0xb80>)
 8008768:	4602      	mov	r2, r0
 800876a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800876e:	f7ff bb5a 	b.w	8007e26 <_dtoa_r+0x2e>
 8008772:	692a      	ldr	r2, [r5, #16]
 8008774:	3202      	adds	r2, #2
 8008776:	0092      	lsls	r2, r2, #2
 8008778:	f105 010c 	add.w	r1, r5, #12
 800877c:	300c      	adds	r0, #12
 800877e:	f7ff fa9c 	bl	8007cba <memcpy>
 8008782:	2201      	movs	r2, #1
 8008784:	4631      	mov	r1, r6
 8008786:	4658      	mov	r0, fp
 8008788:	f000 fc52 	bl	8009030 <__lshift>
 800878c:	f10a 0301 	add.w	r3, sl, #1
 8008790:	9307      	str	r3, [sp, #28]
 8008792:	9b00      	ldr	r3, [sp, #0]
 8008794:	4453      	add	r3, sl
 8008796:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008798:	9b02      	ldr	r3, [sp, #8]
 800879a:	f003 0301 	and.w	r3, r3, #1
 800879e:	462f      	mov	r7, r5
 80087a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80087a2:	4605      	mov	r5, r0
 80087a4:	9b07      	ldr	r3, [sp, #28]
 80087a6:	4621      	mov	r1, r4
 80087a8:	3b01      	subs	r3, #1
 80087aa:	4648      	mov	r0, r9
 80087ac:	9300      	str	r3, [sp, #0]
 80087ae:	f7ff fa99 	bl	8007ce4 <quorem>
 80087b2:	4639      	mov	r1, r7
 80087b4:	9002      	str	r0, [sp, #8]
 80087b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80087ba:	4648      	mov	r0, r9
 80087bc:	f000 fca4 	bl	8009108 <__mcmp>
 80087c0:	462a      	mov	r2, r5
 80087c2:	9008      	str	r0, [sp, #32]
 80087c4:	4621      	mov	r1, r4
 80087c6:	4658      	mov	r0, fp
 80087c8:	f000 fcba 	bl	8009140 <__mdiff>
 80087cc:	68c2      	ldr	r2, [r0, #12]
 80087ce:	4606      	mov	r6, r0
 80087d0:	bb02      	cbnz	r2, 8008814 <_dtoa_r+0xa1c>
 80087d2:	4601      	mov	r1, r0
 80087d4:	4648      	mov	r0, r9
 80087d6:	f000 fc97 	bl	8009108 <__mcmp>
 80087da:	4602      	mov	r2, r0
 80087dc:	4631      	mov	r1, r6
 80087de:	4658      	mov	r0, fp
 80087e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80087e2:	f000 fa0d 	bl	8008c00 <_Bfree>
 80087e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80087ea:	9e07      	ldr	r6, [sp, #28]
 80087ec:	ea43 0102 	orr.w	r1, r3, r2
 80087f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087f2:	4319      	orrs	r1, r3
 80087f4:	d110      	bne.n	8008818 <_dtoa_r+0xa20>
 80087f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80087fa:	d029      	beq.n	8008850 <_dtoa_r+0xa58>
 80087fc:	9b08      	ldr	r3, [sp, #32]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	dd02      	ble.n	8008808 <_dtoa_r+0xa10>
 8008802:	9b02      	ldr	r3, [sp, #8]
 8008804:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008808:	9b00      	ldr	r3, [sp, #0]
 800880a:	f883 8000 	strb.w	r8, [r3]
 800880e:	e63f      	b.n	8008490 <_dtoa_r+0x698>
 8008810:	4628      	mov	r0, r5
 8008812:	e7bb      	b.n	800878c <_dtoa_r+0x994>
 8008814:	2201      	movs	r2, #1
 8008816:	e7e1      	b.n	80087dc <_dtoa_r+0x9e4>
 8008818:	9b08      	ldr	r3, [sp, #32]
 800881a:	2b00      	cmp	r3, #0
 800881c:	db04      	blt.n	8008828 <_dtoa_r+0xa30>
 800881e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008820:	430b      	orrs	r3, r1
 8008822:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008824:	430b      	orrs	r3, r1
 8008826:	d120      	bne.n	800886a <_dtoa_r+0xa72>
 8008828:	2a00      	cmp	r2, #0
 800882a:	dded      	ble.n	8008808 <_dtoa_r+0xa10>
 800882c:	4649      	mov	r1, r9
 800882e:	2201      	movs	r2, #1
 8008830:	4658      	mov	r0, fp
 8008832:	f000 fbfd 	bl	8009030 <__lshift>
 8008836:	4621      	mov	r1, r4
 8008838:	4681      	mov	r9, r0
 800883a:	f000 fc65 	bl	8009108 <__mcmp>
 800883e:	2800      	cmp	r0, #0
 8008840:	dc03      	bgt.n	800884a <_dtoa_r+0xa52>
 8008842:	d1e1      	bne.n	8008808 <_dtoa_r+0xa10>
 8008844:	f018 0f01 	tst.w	r8, #1
 8008848:	d0de      	beq.n	8008808 <_dtoa_r+0xa10>
 800884a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800884e:	d1d8      	bne.n	8008802 <_dtoa_r+0xa0a>
 8008850:	9a00      	ldr	r2, [sp, #0]
 8008852:	2339      	movs	r3, #57	@ 0x39
 8008854:	7013      	strb	r3, [r2, #0]
 8008856:	4633      	mov	r3, r6
 8008858:	461e      	mov	r6, r3
 800885a:	3b01      	subs	r3, #1
 800885c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008860:	2a39      	cmp	r2, #57	@ 0x39
 8008862:	d052      	beq.n	800890a <_dtoa_r+0xb12>
 8008864:	3201      	adds	r2, #1
 8008866:	701a      	strb	r2, [r3, #0]
 8008868:	e612      	b.n	8008490 <_dtoa_r+0x698>
 800886a:	2a00      	cmp	r2, #0
 800886c:	dd07      	ble.n	800887e <_dtoa_r+0xa86>
 800886e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008872:	d0ed      	beq.n	8008850 <_dtoa_r+0xa58>
 8008874:	9a00      	ldr	r2, [sp, #0]
 8008876:	f108 0301 	add.w	r3, r8, #1
 800887a:	7013      	strb	r3, [r2, #0]
 800887c:	e608      	b.n	8008490 <_dtoa_r+0x698>
 800887e:	9b07      	ldr	r3, [sp, #28]
 8008880:	9a07      	ldr	r2, [sp, #28]
 8008882:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008886:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008888:	4293      	cmp	r3, r2
 800888a:	d028      	beq.n	80088de <_dtoa_r+0xae6>
 800888c:	4649      	mov	r1, r9
 800888e:	2300      	movs	r3, #0
 8008890:	220a      	movs	r2, #10
 8008892:	4658      	mov	r0, fp
 8008894:	f000 f9d6 	bl	8008c44 <__multadd>
 8008898:	42af      	cmp	r7, r5
 800889a:	4681      	mov	r9, r0
 800889c:	f04f 0300 	mov.w	r3, #0
 80088a0:	f04f 020a 	mov.w	r2, #10
 80088a4:	4639      	mov	r1, r7
 80088a6:	4658      	mov	r0, fp
 80088a8:	d107      	bne.n	80088ba <_dtoa_r+0xac2>
 80088aa:	f000 f9cb 	bl	8008c44 <__multadd>
 80088ae:	4607      	mov	r7, r0
 80088b0:	4605      	mov	r5, r0
 80088b2:	9b07      	ldr	r3, [sp, #28]
 80088b4:	3301      	adds	r3, #1
 80088b6:	9307      	str	r3, [sp, #28]
 80088b8:	e774      	b.n	80087a4 <_dtoa_r+0x9ac>
 80088ba:	f000 f9c3 	bl	8008c44 <__multadd>
 80088be:	4629      	mov	r1, r5
 80088c0:	4607      	mov	r7, r0
 80088c2:	2300      	movs	r3, #0
 80088c4:	220a      	movs	r2, #10
 80088c6:	4658      	mov	r0, fp
 80088c8:	f000 f9bc 	bl	8008c44 <__multadd>
 80088cc:	4605      	mov	r5, r0
 80088ce:	e7f0      	b.n	80088b2 <_dtoa_r+0xaba>
 80088d0:	9b00      	ldr	r3, [sp, #0]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	bfcc      	ite	gt
 80088d6:	461e      	movgt	r6, r3
 80088d8:	2601      	movle	r6, #1
 80088da:	4456      	add	r6, sl
 80088dc:	2700      	movs	r7, #0
 80088de:	4649      	mov	r1, r9
 80088e0:	2201      	movs	r2, #1
 80088e2:	4658      	mov	r0, fp
 80088e4:	f000 fba4 	bl	8009030 <__lshift>
 80088e8:	4621      	mov	r1, r4
 80088ea:	4681      	mov	r9, r0
 80088ec:	f000 fc0c 	bl	8009108 <__mcmp>
 80088f0:	2800      	cmp	r0, #0
 80088f2:	dcb0      	bgt.n	8008856 <_dtoa_r+0xa5e>
 80088f4:	d102      	bne.n	80088fc <_dtoa_r+0xb04>
 80088f6:	f018 0f01 	tst.w	r8, #1
 80088fa:	d1ac      	bne.n	8008856 <_dtoa_r+0xa5e>
 80088fc:	4633      	mov	r3, r6
 80088fe:	461e      	mov	r6, r3
 8008900:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008904:	2a30      	cmp	r2, #48	@ 0x30
 8008906:	d0fa      	beq.n	80088fe <_dtoa_r+0xb06>
 8008908:	e5c2      	b.n	8008490 <_dtoa_r+0x698>
 800890a:	459a      	cmp	sl, r3
 800890c:	d1a4      	bne.n	8008858 <_dtoa_r+0xa60>
 800890e:	9b04      	ldr	r3, [sp, #16]
 8008910:	3301      	adds	r3, #1
 8008912:	9304      	str	r3, [sp, #16]
 8008914:	2331      	movs	r3, #49	@ 0x31
 8008916:	f88a 3000 	strb.w	r3, [sl]
 800891a:	e5b9      	b.n	8008490 <_dtoa_r+0x698>
 800891c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800891e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800897c <_dtoa_r+0xb84>
 8008922:	b11b      	cbz	r3, 800892c <_dtoa_r+0xb34>
 8008924:	f10a 0308 	add.w	r3, sl, #8
 8008928:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800892a:	6013      	str	r3, [r2, #0]
 800892c:	4650      	mov	r0, sl
 800892e:	b019      	add	sp, #100	@ 0x64
 8008930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008934:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008936:	2b01      	cmp	r3, #1
 8008938:	f77f ae37 	ble.w	80085aa <_dtoa_r+0x7b2>
 800893c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800893e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008940:	2001      	movs	r0, #1
 8008942:	e655      	b.n	80085f0 <_dtoa_r+0x7f8>
 8008944:	9b00      	ldr	r3, [sp, #0]
 8008946:	2b00      	cmp	r3, #0
 8008948:	f77f aed6 	ble.w	80086f8 <_dtoa_r+0x900>
 800894c:	4656      	mov	r6, sl
 800894e:	4621      	mov	r1, r4
 8008950:	4648      	mov	r0, r9
 8008952:	f7ff f9c7 	bl	8007ce4 <quorem>
 8008956:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800895a:	f806 8b01 	strb.w	r8, [r6], #1
 800895e:	9b00      	ldr	r3, [sp, #0]
 8008960:	eba6 020a 	sub.w	r2, r6, sl
 8008964:	4293      	cmp	r3, r2
 8008966:	ddb3      	ble.n	80088d0 <_dtoa_r+0xad8>
 8008968:	4649      	mov	r1, r9
 800896a:	2300      	movs	r3, #0
 800896c:	220a      	movs	r2, #10
 800896e:	4658      	mov	r0, fp
 8008970:	f000 f968 	bl	8008c44 <__multadd>
 8008974:	4681      	mov	r9, r0
 8008976:	e7ea      	b.n	800894e <_dtoa_r+0xb56>
 8008978:	0800bf56 	.word	0x0800bf56
 800897c:	0800beda 	.word	0x0800beda

08008980 <_free_r>:
 8008980:	b538      	push	{r3, r4, r5, lr}
 8008982:	4605      	mov	r5, r0
 8008984:	2900      	cmp	r1, #0
 8008986:	d041      	beq.n	8008a0c <_free_r+0x8c>
 8008988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800898c:	1f0c      	subs	r4, r1, #4
 800898e:	2b00      	cmp	r3, #0
 8008990:	bfb8      	it	lt
 8008992:	18e4      	addlt	r4, r4, r3
 8008994:	f000 f8e8 	bl	8008b68 <__malloc_lock>
 8008998:	4a1d      	ldr	r2, [pc, #116]	@ (8008a10 <_free_r+0x90>)
 800899a:	6813      	ldr	r3, [r2, #0]
 800899c:	b933      	cbnz	r3, 80089ac <_free_r+0x2c>
 800899e:	6063      	str	r3, [r4, #4]
 80089a0:	6014      	str	r4, [r2, #0]
 80089a2:	4628      	mov	r0, r5
 80089a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089a8:	f000 b8e4 	b.w	8008b74 <__malloc_unlock>
 80089ac:	42a3      	cmp	r3, r4
 80089ae:	d908      	bls.n	80089c2 <_free_r+0x42>
 80089b0:	6820      	ldr	r0, [r4, #0]
 80089b2:	1821      	adds	r1, r4, r0
 80089b4:	428b      	cmp	r3, r1
 80089b6:	bf01      	itttt	eq
 80089b8:	6819      	ldreq	r1, [r3, #0]
 80089ba:	685b      	ldreq	r3, [r3, #4]
 80089bc:	1809      	addeq	r1, r1, r0
 80089be:	6021      	streq	r1, [r4, #0]
 80089c0:	e7ed      	b.n	800899e <_free_r+0x1e>
 80089c2:	461a      	mov	r2, r3
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	b10b      	cbz	r3, 80089cc <_free_r+0x4c>
 80089c8:	42a3      	cmp	r3, r4
 80089ca:	d9fa      	bls.n	80089c2 <_free_r+0x42>
 80089cc:	6811      	ldr	r1, [r2, #0]
 80089ce:	1850      	adds	r0, r2, r1
 80089d0:	42a0      	cmp	r0, r4
 80089d2:	d10b      	bne.n	80089ec <_free_r+0x6c>
 80089d4:	6820      	ldr	r0, [r4, #0]
 80089d6:	4401      	add	r1, r0
 80089d8:	1850      	adds	r0, r2, r1
 80089da:	4283      	cmp	r3, r0
 80089dc:	6011      	str	r1, [r2, #0]
 80089de:	d1e0      	bne.n	80089a2 <_free_r+0x22>
 80089e0:	6818      	ldr	r0, [r3, #0]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	6053      	str	r3, [r2, #4]
 80089e6:	4408      	add	r0, r1
 80089e8:	6010      	str	r0, [r2, #0]
 80089ea:	e7da      	b.n	80089a2 <_free_r+0x22>
 80089ec:	d902      	bls.n	80089f4 <_free_r+0x74>
 80089ee:	230c      	movs	r3, #12
 80089f0:	602b      	str	r3, [r5, #0]
 80089f2:	e7d6      	b.n	80089a2 <_free_r+0x22>
 80089f4:	6820      	ldr	r0, [r4, #0]
 80089f6:	1821      	adds	r1, r4, r0
 80089f8:	428b      	cmp	r3, r1
 80089fa:	bf04      	itt	eq
 80089fc:	6819      	ldreq	r1, [r3, #0]
 80089fe:	685b      	ldreq	r3, [r3, #4]
 8008a00:	6063      	str	r3, [r4, #4]
 8008a02:	bf04      	itt	eq
 8008a04:	1809      	addeq	r1, r1, r0
 8008a06:	6021      	streq	r1, [r4, #0]
 8008a08:	6054      	str	r4, [r2, #4]
 8008a0a:	e7ca      	b.n	80089a2 <_free_r+0x22>
 8008a0c:	bd38      	pop	{r3, r4, r5, pc}
 8008a0e:	bf00      	nop
 8008a10:	20001734 	.word	0x20001734

08008a14 <malloc>:
 8008a14:	4b02      	ldr	r3, [pc, #8]	@ (8008a20 <malloc+0xc>)
 8008a16:	4601      	mov	r1, r0
 8008a18:	6818      	ldr	r0, [r3, #0]
 8008a1a:	f000 b825 	b.w	8008a68 <_malloc_r>
 8008a1e:	bf00      	nop
 8008a20:	200000d8 	.word	0x200000d8

08008a24 <sbrk_aligned>:
 8008a24:	b570      	push	{r4, r5, r6, lr}
 8008a26:	4e0f      	ldr	r6, [pc, #60]	@ (8008a64 <sbrk_aligned+0x40>)
 8008a28:	460c      	mov	r4, r1
 8008a2a:	6831      	ldr	r1, [r6, #0]
 8008a2c:	4605      	mov	r5, r0
 8008a2e:	b911      	cbnz	r1, 8008a36 <sbrk_aligned+0x12>
 8008a30:	f002 f816 	bl	800aa60 <_sbrk_r>
 8008a34:	6030      	str	r0, [r6, #0]
 8008a36:	4621      	mov	r1, r4
 8008a38:	4628      	mov	r0, r5
 8008a3a:	f002 f811 	bl	800aa60 <_sbrk_r>
 8008a3e:	1c43      	adds	r3, r0, #1
 8008a40:	d103      	bne.n	8008a4a <sbrk_aligned+0x26>
 8008a42:	f04f 34ff 	mov.w	r4, #4294967295
 8008a46:	4620      	mov	r0, r4
 8008a48:	bd70      	pop	{r4, r5, r6, pc}
 8008a4a:	1cc4      	adds	r4, r0, #3
 8008a4c:	f024 0403 	bic.w	r4, r4, #3
 8008a50:	42a0      	cmp	r0, r4
 8008a52:	d0f8      	beq.n	8008a46 <sbrk_aligned+0x22>
 8008a54:	1a21      	subs	r1, r4, r0
 8008a56:	4628      	mov	r0, r5
 8008a58:	f002 f802 	bl	800aa60 <_sbrk_r>
 8008a5c:	3001      	adds	r0, #1
 8008a5e:	d1f2      	bne.n	8008a46 <sbrk_aligned+0x22>
 8008a60:	e7ef      	b.n	8008a42 <sbrk_aligned+0x1e>
 8008a62:	bf00      	nop
 8008a64:	20001730 	.word	0x20001730

08008a68 <_malloc_r>:
 8008a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a6c:	1ccd      	adds	r5, r1, #3
 8008a6e:	f025 0503 	bic.w	r5, r5, #3
 8008a72:	3508      	adds	r5, #8
 8008a74:	2d0c      	cmp	r5, #12
 8008a76:	bf38      	it	cc
 8008a78:	250c      	movcc	r5, #12
 8008a7a:	2d00      	cmp	r5, #0
 8008a7c:	4606      	mov	r6, r0
 8008a7e:	db01      	blt.n	8008a84 <_malloc_r+0x1c>
 8008a80:	42a9      	cmp	r1, r5
 8008a82:	d904      	bls.n	8008a8e <_malloc_r+0x26>
 8008a84:	230c      	movs	r3, #12
 8008a86:	6033      	str	r3, [r6, #0]
 8008a88:	2000      	movs	r0, #0
 8008a8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b64 <_malloc_r+0xfc>
 8008a92:	f000 f869 	bl	8008b68 <__malloc_lock>
 8008a96:	f8d8 3000 	ldr.w	r3, [r8]
 8008a9a:	461c      	mov	r4, r3
 8008a9c:	bb44      	cbnz	r4, 8008af0 <_malloc_r+0x88>
 8008a9e:	4629      	mov	r1, r5
 8008aa0:	4630      	mov	r0, r6
 8008aa2:	f7ff ffbf 	bl	8008a24 <sbrk_aligned>
 8008aa6:	1c43      	adds	r3, r0, #1
 8008aa8:	4604      	mov	r4, r0
 8008aaa:	d158      	bne.n	8008b5e <_malloc_r+0xf6>
 8008aac:	f8d8 4000 	ldr.w	r4, [r8]
 8008ab0:	4627      	mov	r7, r4
 8008ab2:	2f00      	cmp	r7, #0
 8008ab4:	d143      	bne.n	8008b3e <_malloc_r+0xd6>
 8008ab6:	2c00      	cmp	r4, #0
 8008ab8:	d04b      	beq.n	8008b52 <_malloc_r+0xea>
 8008aba:	6823      	ldr	r3, [r4, #0]
 8008abc:	4639      	mov	r1, r7
 8008abe:	4630      	mov	r0, r6
 8008ac0:	eb04 0903 	add.w	r9, r4, r3
 8008ac4:	f001 ffcc 	bl	800aa60 <_sbrk_r>
 8008ac8:	4581      	cmp	r9, r0
 8008aca:	d142      	bne.n	8008b52 <_malloc_r+0xea>
 8008acc:	6821      	ldr	r1, [r4, #0]
 8008ace:	1a6d      	subs	r5, r5, r1
 8008ad0:	4629      	mov	r1, r5
 8008ad2:	4630      	mov	r0, r6
 8008ad4:	f7ff ffa6 	bl	8008a24 <sbrk_aligned>
 8008ad8:	3001      	adds	r0, #1
 8008ada:	d03a      	beq.n	8008b52 <_malloc_r+0xea>
 8008adc:	6823      	ldr	r3, [r4, #0]
 8008ade:	442b      	add	r3, r5
 8008ae0:	6023      	str	r3, [r4, #0]
 8008ae2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ae6:	685a      	ldr	r2, [r3, #4]
 8008ae8:	bb62      	cbnz	r2, 8008b44 <_malloc_r+0xdc>
 8008aea:	f8c8 7000 	str.w	r7, [r8]
 8008aee:	e00f      	b.n	8008b10 <_malloc_r+0xa8>
 8008af0:	6822      	ldr	r2, [r4, #0]
 8008af2:	1b52      	subs	r2, r2, r5
 8008af4:	d420      	bmi.n	8008b38 <_malloc_r+0xd0>
 8008af6:	2a0b      	cmp	r2, #11
 8008af8:	d917      	bls.n	8008b2a <_malloc_r+0xc2>
 8008afa:	1961      	adds	r1, r4, r5
 8008afc:	42a3      	cmp	r3, r4
 8008afe:	6025      	str	r5, [r4, #0]
 8008b00:	bf18      	it	ne
 8008b02:	6059      	strne	r1, [r3, #4]
 8008b04:	6863      	ldr	r3, [r4, #4]
 8008b06:	bf08      	it	eq
 8008b08:	f8c8 1000 	streq.w	r1, [r8]
 8008b0c:	5162      	str	r2, [r4, r5]
 8008b0e:	604b      	str	r3, [r1, #4]
 8008b10:	4630      	mov	r0, r6
 8008b12:	f000 f82f 	bl	8008b74 <__malloc_unlock>
 8008b16:	f104 000b 	add.w	r0, r4, #11
 8008b1a:	1d23      	adds	r3, r4, #4
 8008b1c:	f020 0007 	bic.w	r0, r0, #7
 8008b20:	1ac2      	subs	r2, r0, r3
 8008b22:	bf1c      	itt	ne
 8008b24:	1a1b      	subne	r3, r3, r0
 8008b26:	50a3      	strne	r3, [r4, r2]
 8008b28:	e7af      	b.n	8008a8a <_malloc_r+0x22>
 8008b2a:	6862      	ldr	r2, [r4, #4]
 8008b2c:	42a3      	cmp	r3, r4
 8008b2e:	bf0c      	ite	eq
 8008b30:	f8c8 2000 	streq.w	r2, [r8]
 8008b34:	605a      	strne	r2, [r3, #4]
 8008b36:	e7eb      	b.n	8008b10 <_malloc_r+0xa8>
 8008b38:	4623      	mov	r3, r4
 8008b3a:	6864      	ldr	r4, [r4, #4]
 8008b3c:	e7ae      	b.n	8008a9c <_malloc_r+0x34>
 8008b3e:	463c      	mov	r4, r7
 8008b40:	687f      	ldr	r7, [r7, #4]
 8008b42:	e7b6      	b.n	8008ab2 <_malloc_r+0x4a>
 8008b44:	461a      	mov	r2, r3
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	42a3      	cmp	r3, r4
 8008b4a:	d1fb      	bne.n	8008b44 <_malloc_r+0xdc>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	6053      	str	r3, [r2, #4]
 8008b50:	e7de      	b.n	8008b10 <_malloc_r+0xa8>
 8008b52:	230c      	movs	r3, #12
 8008b54:	6033      	str	r3, [r6, #0]
 8008b56:	4630      	mov	r0, r6
 8008b58:	f000 f80c 	bl	8008b74 <__malloc_unlock>
 8008b5c:	e794      	b.n	8008a88 <_malloc_r+0x20>
 8008b5e:	6005      	str	r5, [r0, #0]
 8008b60:	e7d6      	b.n	8008b10 <_malloc_r+0xa8>
 8008b62:	bf00      	nop
 8008b64:	20001734 	.word	0x20001734

08008b68 <__malloc_lock>:
 8008b68:	4801      	ldr	r0, [pc, #4]	@ (8008b70 <__malloc_lock+0x8>)
 8008b6a:	f7ff b8a4 	b.w	8007cb6 <__retarget_lock_acquire_recursive>
 8008b6e:	bf00      	nop
 8008b70:	2000172c 	.word	0x2000172c

08008b74 <__malloc_unlock>:
 8008b74:	4801      	ldr	r0, [pc, #4]	@ (8008b7c <__malloc_unlock+0x8>)
 8008b76:	f7ff b89f 	b.w	8007cb8 <__retarget_lock_release_recursive>
 8008b7a:	bf00      	nop
 8008b7c:	2000172c 	.word	0x2000172c

08008b80 <_Balloc>:
 8008b80:	b570      	push	{r4, r5, r6, lr}
 8008b82:	69c6      	ldr	r6, [r0, #28]
 8008b84:	4604      	mov	r4, r0
 8008b86:	460d      	mov	r5, r1
 8008b88:	b976      	cbnz	r6, 8008ba8 <_Balloc+0x28>
 8008b8a:	2010      	movs	r0, #16
 8008b8c:	f7ff ff42 	bl	8008a14 <malloc>
 8008b90:	4602      	mov	r2, r0
 8008b92:	61e0      	str	r0, [r4, #28]
 8008b94:	b920      	cbnz	r0, 8008ba0 <_Balloc+0x20>
 8008b96:	4b18      	ldr	r3, [pc, #96]	@ (8008bf8 <_Balloc+0x78>)
 8008b98:	4818      	ldr	r0, [pc, #96]	@ (8008bfc <_Balloc+0x7c>)
 8008b9a:	216b      	movs	r1, #107	@ 0x6b
 8008b9c:	f001 ff78 	bl	800aa90 <__assert_func>
 8008ba0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ba4:	6006      	str	r6, [r0, #0]
 8008ba6:	60c6      	str	r6, [r0, #12]
 8008ba8:	69e6      	ldr	r6, [r4, #28]
 8008baa:	68f3      	ldr	r3, [r6, #12]
 8008bac:	b183      	cbz	r3, 8008bd0 <_Balloc+0x50>
 8008bae:	69e3      	ldr	r3, [r4, #28]
 8008bb0:	68db      	ldr	r3, [r3, #12]
 8008bb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008bb6:	b9b8      	cbnz	r0, 8008be8 <_Balloc+0x68>
 8008bb8:	2101      	movs	r1, #1
 8008bba:	fa01 f605 	lsl.w	r6, r1, r5
 8008bbe:	1d72      	adds	r2, r6, #5
 8008bc0:	0092      	lsls	r2, r2, #2
 8008bc2:	4620      	mov	r0, r4
 8008bc4:	f001 ff82 	bl	800aacc <_calloc_r>
 8008bc8:	b160      	cbz	r0, 8008be4 <_Balloc+0x64>
 8008bca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008bce:	e00e      	b.n	8008bee <_Balloc+0x6e>
 8008bd0:	2221      	movs	r2, #33	@ 0x21
 8008bd2:	2104      	movs	r1, #4
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	f001 ff79 	bl	800aacc <_calloc_r>
 8008bda:	69e3      	ldr	r3, [r4, #28]
 8008bdc:	60f0      	str	r0, [r6, #12]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d1e4      	bne.n	8008bae <_Balloc+0x2e>
 8008be4:	2000      	movs	r0, #0
 8008be6:	bd70      	pop	{r4, r5, r6, pc}
 8008be8:	6802      	ldr	r2, [r0, #0]
 8008bea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008bee:	2300      	movs	r3, #0
 8008bf0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008bf4:	e7f7      	b.n	8008be6 <_Balloc+0x66>
 8008bf6:	bf00      	nop
 8008bf8:	0800bee7 	.word	0x0800bee7
 8008bfc:	0800bf67 	.word	0x0800bf67

08008c00 <_Bfree>:
 8008c00:	b570      	push	{r4, r5, r6, lr}
 8008c02:	69c6      	ldr	r6, [r0, #28]
 8008c04:	4605      	mov	r5, r0
 8008c06:	460c      	mov	r4, r1
 8008c08:	b976      	cbnz	r6, 8008c28 <_Bfree+0x28>
 8008c0a:	2010      	movs	r0, #16
 8008c0c:	f7ff ff02 	bl	8008a14 <malloc>
 8008c10:	4602      	mov	r2, r0
 8008c12:	61e8      	str	r0, [r5, #28]
 8008c14:	b920      	cbnz	r0, 8008c20 <_Bfree+0x20>
 8008c16:	4b09      	ldr	r3, [pc, #36]	@ (8008c3c <_Bfree+0x3c>)
 8008c18:	4809      	ldr	r0, [pc, #36]	@ (8008c40 <_Bfree+0x40>)
 8008c1a:	218f      	movs	r1, #143	@ 0x8f
 8008c1c:	f001 ff38 	bl	800aa90 <__assert_func>
 8008c20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c24:	6006      	str	r6, [r0, #0]
 8008c26:	60c6      	str	r6, [r0, #12]
 8008c28:	b13c      	cbz	r4, 8008c3a <_Bfree+0x3a>
 8008c2a:	69eb      	ldr	r3, [r5, #28]
 8008c2c:	6862      	ldr	r2, [r4, #4]
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c34:	6021      	str	r1, [r4, #0]
 8008c36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c3a:	bd70      	pop	{r4, r5, r6, pc}
 8008c3c:	0800bee7 	.word	0x0800bee7
 8008c40:	0800bf67 	.word	0x0800bf67

08008c44 <__multadd>:
 8008c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c48:	690d      	ldr	r5, [r1, #16]
 8008c4a:	4607      	mov	r7, r0
 8008c4c:	460c      	mov	r4, r1
 8008c4e:	461e      	mov	r6, r3
 8008c50:	f101 0c14 	add.w	ip, r1, #20
 8008c54:	2000      	movs	r0, #0
 8008c56:	f8dc 3000 	ldr.w	r3, [ip]
 8008c5a:	b299      	uxth	r1, r3
 8008c5c:	fb02 6101 	mla	r1, r2, r1, r6
 8008c60:	0c1e      	lsrs	r6, r3, #16
 8008c62:	0c0b      	lsrs	r3, r1, #16
 8008c64:	fb02 3306 	mla	r3, r2, r6, r3
 8008c68:	b289      	uxth	r1, r1
 8008c6a:	3001      	adds	r0, #1
 8008c6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c70:	4285      	cmp	r5, r0
 8008c72:	f84c 1b04 	str.w	r1, [ip], #4
 8008c76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c7a:	dcec      	bgt.n	8008c56 <__multadd+0x12>
 8008c7c:	b30e      	cbz	r6, 8008cc2 <__multadd+0x7e>
 8008c7e:	68a3      	ldr	r3, [r4, #8]
 8008c80:	42ab      	cmp	r3, r5
 8008c82:	dc19      	bgt.n	8008cb8 <__multadd+0x74>
 8008c84:	6861      	ldr	r1, [r4, #4]
 8008c86:	4638      	mov	r0, r7
 8008c88:	3101      	adds	r1, #1
 8008c8a:	f7ff ff79 	bl	8008b80 <_Balloc>
 8008c8e:	4680      	mov	r8, r0
 8008c90:	b928      	cbnz	r0, 8008c9e <__multadd+0x5a>
 8008c92:	4602      	mov	r2, r0
 8008c94:	4b0c      	ldr	r3, [pc, #48]	@ (8008cc8 <__multadd+0x84>)
 8008c96:	480d      	ldr	r0, [pc, #52]	@ (8008ccc <__multadd+0x88>)
 8008c98:	21ba      	movs	r1, #186	@ 0xba
 8008c9a:	f001 fef9 	bl	800aa90 <__assert_func>
 8008c9e:	6922      	ldr	r2, [r4, #16]
 8008ca0:	3202      	adds	r2, #2
 8008ca2:	f104 010c 	add.w	r1, r4, #12
 8008ca6:	0092      	lsls	r2, r2, #2
 8008ca8:	300c      	adds	r0, #12
 8008caa:	f7ff f806 	bl	8007cba <memcpy>
 8008cae:	4621      	mov	r1, r4
 8008cb0:	4638      	mov	r0, r7
 8008cb2:	f7ff ffa5 	bl	8008c00 <_Bfree>
 8008cb6:	4644      	mov	r4, r8
 8008cb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008cbc:	3501      	adds	r5, #1
 8008cbe:	615e      	str	r6, [r3, #20]
 8008cc0:	6125      	str	r5, [r4, #16]
 8008cc2:	4620      	mov	r0, r4
 8008cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cc8:	0800bf56 	.word	0x0800bf56
 8008ccc:	0800bf67 	.word	0x0800bf67

08008cd0 <__s2b>:
 8008cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cd4:	460c      	mov	r4, r1
 8008cd6:	4615      	mov	r5, r2
 8008cd8:	461f      	mov	r7, r3
 8008cda:	2209      	movs	r2, #9
 8008cdc:	3308      	adds	r3, #8
 8008cde:	4606      	mov	r6, r0
 8008ce0:	fb93 f3f2 	sdiv	r3, r3, r2
 8008ce4:	2100      	movs	r1, #0
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	db09      	blt.n	8008d00 <__s2b+0x30>
 8008cec:	4630      	mov	r0, r6
 8008cee:	f7ff ff47 	bl	8008b80 <_Balloc>
 8008cf2:	b940      	cbnz	r0, 8008d06 <__s2b+0x36>
 8008cf4:	4602      	mov	r2, r0
 8008cf6:	4b19      	ldr	r3, [pc, #100]	@ (8008d5c <__s2b+0x8c>)
 8008cf8:	4819      	ldr	r0, [pc, #100]	@ (8008d60 <__s2b+0x90>)
 8008cfa:	21d3      	movs	r1, #211	@ 0xd3
 8008cfc:	f001 fec8 	bl	800aa90 <__assert_func>
 8008d00:	0052      	lsls	r2, r2, #1
 8008d02:	3101      	adds	r1, #1
 8008d04:	e7f0      	b.n	8008ce8 <__s2b+0x18>
 8008d06:	9b08      	ldr	r3, [sp, #32]
 8008d08:	6143      	str	r3, [r0, #20]
 8008d0a:	2d09      	cmp	r5, #9
 8008d0c:	f04f 0301 	mov.w	r3, #1
 8008d10:	6103      	str	r3, [r0, #16]
 8008d12:	dd16      	ble.n	8008d42 <__s2b+0x72>
 8008d14:	f104 0909 	add.w	r9, r4, #9
 8008d18:	46c8      	mov	r8, r9
 8008d1a:	442c      	add	r4, r5
 8008d1c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008d20:	4601      	mov	r1, r0
 8008d22:	3b30      	subs	r3, #48	@ 0x30
 8008d24:	220a      	movs	r2, #10
 8008d26:	4630      	mov	r0, r6
 8008d28:	f7ff ff8c 	bl	8008c44 <__multadd>
 8008d2c:	45a0      	cmp	r8, r4
 8008d2e:	d1f5      	bne.n	8008d1c <__s2b+0x4c>
 8008d30:	f1a5 0408 	sub.w	r4, r5, #8
 8008d34:	444c      	add	r4, r9
 8008d36:	1b2d      	subs	r5, r5, r4
 8008d38:	1963      	adds	r3, r4, r5
 8008d3a:	42bb      	cmp	r3, r7
 8008d3c:	db04      	blt.n	8008d48 <__s2b+0x78>
 8008d3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d42:	340a      	adds	r4, #10
 8008d44:	2509      	movs	r5, #9
 8008d46:	e7f6      	b.n	8008d36 <__s2b+0x66>
 8008d48:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008d4c:	4601      	mov	r1, r0
 8008d4e:	3b30      	subs	r3, #48	@ 0x30
 8008d50:	220a      	movs	r2, #10
 8008d52:	4630      	mov	r0, r6
 8008d54:	f7ff ff76 	bl	8008c44 <__multadd>
 8008d58:	e7ee      	b.n	8008d38 <__s2b+0x68>
 8008d5a:	bf00      	nop
 8008d5c:	0800bf56 	.word	0x0800bf56
 8008d60:	0800bf67 	.word	0x0800bf67

08008d64 <__hi0bits>:
 8008d64:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008d68:	4603      	mov	r3, r0
 8008d6a:	bf36      	itet	cc
 8008d6c:	0403      	lslcc	r3, r0, #16
 8008d6e:	2000      	movcs	r0, #0
 8008d70:	2010      	movcc	r0, #16
 8008d72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d76:	bf3c      	itt	cc
 8008d78:	021b      	lslcc	r3, r3, #8
 8008d7a:	3008      	addcc	r0, #8
 8008d7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d80:	bf3c      	itt	cc
 8008d82:	011b      	lslcc	r3, r3, #4
 8008d84:	3004      	addcc	r0, #4
 8008d86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d8a:	bf3c      	itt	cc
 8008d8c:	009b      	lslcc	r3, r3, #2
 8008d8e:	3002      	addcc	r0, #2
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	db05      	blt.n	8008da0 <__hi0bits+0x3c>
 8008d94:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008d98:	f100 0001 	add.w	r0, r0, #1
 8008d9c:	bf08      	it	eq
 8008d9e:	2020      	moveq	r0, #32
 8008da0:	4770      	bx	lr

08008da2 <__lo0bits>:
 8008da2:	6803      	ldr	r3, [r0, #0]
 8008da4:	4602      	mov	r2, r0
 8008da6:	f013 0007 	ands.w	r0, r3, #7
 8008daa:	d00b      	beq.n	8008dc4 <__lo0bits+0x22>
 8008dac:	07d9      	lsls	r1, r3, #31
 8008dae:	d421      	bmi.n	8008df4 <__lo0bits+0x52>
 8008db0:	0798      	lsls	r0, r3, #30
 8008db2:	bf49      	itett	mi
 8008db4:	085b      	lsrmi	r3, r3, #1
 8008db6:	089b      	lsrpl	r3, r3, #2
 8008db8:	2001      	movmi	r0, #1
 8008dba:	6013      	strmi	r3, [r2, #0]
 8008dbc:	bf5c      	itt	pl
 8008dbe:	6013      	strpl	r3, [r2, #0]
 8008dc0:	2002      	movpl	r0, #2
 8008dc2:	4770      	bx	lr
 8008dc4:	b299      	uxth	r1, r3
 8008dc6:	b909      	cbnz	r1, 8008dcc <__lo0bits+0x2a>
 8008dc8:	0c1b      	lsrs	r3, r3, #16
 8008dca:	2010      	movs	r0, #16
 8008dcc:	b2d9      	uxtb	r1, r3
 8008dce:	b909      	cbnz	r1, 8008dd4 <__lo0bits+0x32>
 8008dd0:	3008      	adds	r0, #8
 8008dd2:	0a1b      	lsrs	r3, r3, #8
 8008dd4:	0719      	lsls	r1, r3, #28
 8008dd6:	bf04      	itt	eq
 8008dd8:	091b      	lsreq	r3, r3, #4
 8008dda:	3004      	addeq	r0, #4
 8008ddc:	0799      	lsls	r1, r3, #30
 8008dde:	bf04      	itt	eq
 8008de0:	089b      	lsreq	r3, r3, #2
 8008de2:	3002      	addeq	r0, #2
 8008de4:	07d9      	lsls	r1, r3, #31
 8008de6:	d403      	bmi.n	8008df0 <__lo0bits+0x4e>
 8008de8:	085b      	lsrs	r3, r3, #1
 8008dea:	f100 0001 	add.w	r0, r0, #1
 8008dee:	d003      	beq.n	8008df8 <__lo0bits+0x56>
 8008df0:	6013      	str	r3, [r2, #0]
 8008df2:	4770      	bx	lr
 8008df4:	2000      	movs	r0, #0
 8008df6:	4770      	bx	lr
 8008df8:	2020      	movs	r0, #32
 8008dfa:	4770      	bx	lr

08008dfc <__i2b>:
 8008dfc:	b510      	push	{r4, lr}
 8008dfe:	460c      	mov	r4, r1
 8008e00:	2101      	movs	r1, #1
 8008e02:	f7ff febd 	bl	8008b80 <_Balloc>
 8008e06:	4602      	mov	r2, r0
 8008e08:	b928      	cbnz	r0, 8008e16 <__i2b+0x1a>
 8008e0a:	4b05      	ldr	r3, [pc, #20]	@ (8008e20 <__i2b+0x24>)
 8008e0c:	4805      	ldr	r0, [pc, #20]	@ (8008e24 <__i2b+0x28>)
 8008e0e:	f240 1145 	movw	r1, #325	@ 0x145
 8008e12:	f001 fe3d 	bl	800aa90 <__assert_func>
 8008e16:	2301      	movs	r3, #1
 8008e18:	6144      	str	r4, [r0, #20]
 8008e1a:	6103      	str	r3, [r0, #16]
 8008e1c:	bd10      	pop	{r4, pc}
 8008e1e:	bf00      	nop
 8008e20:	0800bf56 	.word	0x0800bf56
 8008e24:	0800bf67 	.word	0x0800bf67

08008e28 <__multiply>:
 8008e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e2c:	4614      	mov	r4, r2
 8008e2e:	690a      	ldr	r2, [r1, #16]
 8008e30:	6923      	ldr	r3, [r4, #16]
 8008e32:	429a      	cmp	r2, r3
 8008e34:	bfa8      	it	ge
 8008e36:	4623      	movge	r3, r4
 8008e38:	460f      	mov	r7, r1
 8008e3a:	bfa4      	itt	ge
 8008e3c:	460c      	movge	r4, r1
 8008e3e:	461f      	movge	r7, r3
 8008e40:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008e44:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008e48:	68a3      	ldr	r3, [r4, #8]
 8008e4a:	6861      	ldr	r1, [r4, #4]
 8008e4c:	eb0a 0609 	add.w	r6, sl, r9
 8008e50:	42b3      	cmp	r3, r6
 8008e52:	b085      	sub	sp, #20
 8008e54:	bfb8      	it	lt
 8008e56:	3101      	addlt	r1, #1
 8008e58:	f7ff fe92 	bl	8008b80 <_Balloc>
 8008e5c:	b930      	cbnz	r0, 8008e6c <__multiply+0x44>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	4b44      	ldr	r3, [pc, #272]	@ (8008f74 <__multiply+0x14c>)
 8008e62:	4845      	ldr	r0, [pc, #276]	@ (8008f78 <__multiply+0x150>)
 8008e64:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008e68:	f001 fe12 	bl	800aa90 <__assert_func>
 8008e6c:	f100 0514 	add.w	r5, r0, #20
 8008e70:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e74:	462b      	mov	r3, r5
 8008e76:	2200      	movs	r2, #0
 8008e78:	4543      	cmp	r3, r8
 8008e7a:	d321      	bcc.n	8008ec0 <__multiply+0x98>
 8008e7c:	f107 0114 	add.w	r1, r7, #20
 8008e80:	f104 0214 	add.w	r2, r4, #20
 8008e84:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008e88:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008e8c:	9302      	str	r3, [sp, #8]
 8008e8e:	1b13      	subs	r3, r2, r4
 8008e90:	3b15      	subs	r3, #21
 8008e92:	f023 0303 	bic.w	r3, r3, #3
 8008e96:	3304      	adds	r3, #4
 8008e98:	f104 0715 	add.w	r7, r4, #21
 8008e9c:	42ba      	cmp	r2, r7
 8008e9e:	bf38      	it	cc
 8008ea0:	2304      	movcc	r3, #4
 8008ea2:	9301      	str	r3, [sp, #4]
 8008ea4:	9b02      	ldr	r3, [sp, #8]
 8008ea6:	9103      	str	r1, [sp, #12]
 8008ea8:	428b      	cmp	r3, r1
 8008eaa:	d80c      	bhi.n	8008ec6 <__multiply+0x9e>
 8008eac:	2e00      	cmp	r6, #0
 8008eae:	dd03      	ble.n	8008eb8 <__multiply+0x90>
 8008eb0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d05b      	beq.n	8008f70 <__multiply+0x148>
 8008eb8:	6106      	str	r6, [r0, #16]
 8008eba:	b005      	add	sp, #20
 8008ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ec0:	f843 2b04 	str.w	r2, [r3], #4
 8008ec4:	e7d8      	b.n	8008e78 <__multiply+0x50>
 8008ec6:	f8b1 a000 	ldrh.w	sl, [r1]
 8008eca:	f1ba 0f00 	cmp.w	sl, #0
 8008ece:	d024      	beq.n	8008f1a <__multiply+0xf2>
 8008ed0:	f104 0e14 	add.w	lr, r4, #20
 8008ed4:	46a9      	mov	r9, r5
 8008ed6:	f04f 0c00 	mov.w	ip, #0
 8008eda:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008ede:	f8d9 3000 	ldr.w	r3, [r9]
 8008ee2:	fa1f fb87 	uxth.w	fp, r7
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	fb0a 330b 	mla	r3, sl, fp, r3
 8008eec:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008ef0:	f8d9 7000 	ldr.w	r7, [r9]
 8008ef4:	4463      	add	r3, ip
 8008ef6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008efa:	fb0a c70b 	mla	r7, sl, fp, ip
 8008efe:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008f08:	4572      	cmp	r2, lr
 8008f0a:	f849 3b04 	str.w	r3, [r9], #4
 8008f0e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008f12:	d8e2      	bhi.n	8008eda <__multiply+0xb2>
 8008f14:	9b01      	ldr	r3, [sp, #4]
 8008f16:	f845 c003 	str.w	ip, [r5, r3]
 8008f1a:	9b03      	ldr	r3, [sp, #12]
 8008f1c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008f20:	3104      	adds	r1, #4
 8008f22:	f1b9 0f00 	cmp.w	r9, #0
 8008f26:	d021      	beq.n	8008f6c <__multiply+0x144>
 8008f28:	682b      	ldr	r3, [r5, #0]
 8008f2a:	f104 0c14 	add.w	ip, r4, #20
 8008f2e:	46ae      	mov	lr, r5
 8008f30:	f04f 0a00 	mov.w	sl, #0
 8008f34:	f8bc b000 	ldrh.w	fp, [ip]
 8008f38:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008f3c:	fb09 770b 	mla	r7, r9, fp, r7
 8008f40:	4457      	add	r7, sl
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008f48:	f84e 3b04 	str.w	r3, [lr], #4
 8008f4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008f50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f54:	f8be 3000 	ldrh.w	r3, [lr]
 8008f58:	fb09 330a 	mla	r3, r9, sl, r3
 8008f5c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008f60:	4562      	cmp	r2, ip
 8008f62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f66:	d8e5      	bhi.n	8008f34 <__multiply+0x10c>
 8008f68:	9f01      	ldr	r7, [sp, #4]
 8008f6a:	51eb      	str	r3, [r5, r7]
 8008f6c:	3504      	adds	r5, #4
 8008f6e:	e799      	b.n	8008ea4 <__multiply+0x7c>
 8008f70:	3e01      	subs	r6, #1
 8008f72:	e79b      	b.n	8008eac <__multiply+0x84>
 8008f74:	0800bf56 	.word	0x0800bf56
 8008f78:	0800bf67 	.word	0x0800bf67

08008f7c <__pow5mult>:
 8008f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f80:	4615      	mov	r5, r2
 8008f82:	f012 0203 	ands.w	r2, r2, #3
 8008f86:	4607      	mov	r7, r0
 8008f88:	460e      	mov	r6, r1
 8008f8a:	d007      	beq.n	8008f9c <__pow5mult+0x20>
 8008f8c:	4c25      	ldr	r4, [pc, #148]	@ (8009024 <__pow5mult+0xa8>)
 8008f8e:	3a01      	subs	r2, #1
 8008f90:	2300      	movs	r3, #0
 8008f92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f96:	f7ff fe55 	bl	8008c44 <__multadd>
 8008f9a:	4606      	mov	r6, r0
 8008f9c:	10ad      	asrs	r5, r5, #2
 8008f9e:	d03d      	beq.n	800901c <__pow5mult+0xa0>
 8008fa0:	69fc      	ldr	r4, [r7, #28]
 8008fa2:	b97c      	cbnz	r4, 8008fc4 <__pow5mult+0x48>
 8008fa4:	2010      	movs	r0, #16
 8008fa6:	f7ff fd35 	bl	8008a14 <malloc>
 8008faa:	4602      	mov	r2, r0
 8008fac:	61f8      	str	r0, [r7, #28]
 8008fae:	b928      	cbnz	r0, 8008fbc <__pow5mult+0x40>
 8008fb0:	4b1d      	ldr	r3, [pc, #116]	@ (8009028 <__pow5mult+0xac>)
 8008fb2:	481e      	ldr	r0, [pc, #120]	@ (800902c <__pow5mult+0xb0>)
 8008fb4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008fb8:	f001 fd6a 	bl	800aa90 <__assert_func>
 8008fbc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fc0:	6004      	str	r4, [r0, #0]
 8008fc2:	60c4      	str	r4, [r0, #12]
 8008fc4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008fc8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008fcc:	b94c      	cbnz	r4, 8008fe2 <__pow5mult+0x66>
 8008fce:	f240 2171 	movw	r1, #625	@ 0x271
 8008fd2:	4638      	mov	r0, r7
 8008fd4:	f7ff ff12 	bl	8008dfc <__i2b>
 8008fd8:	2300      	movs	r3, #0
 8008fda:	f8c8 0008 	str.w	r0, [r8, #8]
 8008fde:	4604      	mov	r4, r0
 8008fe0:	6003      	str	r3, [r0, #0]
 8008fe2:	f04f 0900 	mov.w	r9, #0
 8008fe6:	07eb      	lsls	r3, r5, #31
 8008fe8:	d50a      	bpl.n	8009000 <__pow5mult+0x84>
 8008fea:	4631      	mov	r1, r6
 8008fec:	4622      	mov	r2, r4
 8008fee:	4638      	mov	r0, r7
 8008ff0:	f7ff ff1a 	bl	8008e28 <__multiply>
 8008ff4:	4631      	mov	r1, r6
 8008ff6:	4680      	mov	r8, r0
 8008ff8:	4638      	mov	r0, r7
 8008ffa:	f7ff fe01 	bl	8008c00 <_Bfree>
 8008ffe:	4646      	mov	r6, r8
 8009000:	106d      	asrs	r5, r5, #1
 8009002:	d00b      	beq.n	800901c <__pow5mult+0xa0>
 8009004:	6820      	ldr	r0, [r4, #0]
 8009006:	b938      	cbnz	r0, 8009018 <__pow5mult+0x9c>
 8009008:	4622      	mov	r2, r4
 800900a:	4621      	mov	r1, r4
 800900c:	4638      	mov	r0, r7
 800900e:	f7ff ff0b 	bl	8008e28 <__multiply>
 8009012:	6020      	str	r0, [r4, #0]
 8009014:	f8c0 9000 	str.w	r9, [r0]
 8009018:	4604      	mov	r4, r0
 800901a:	e7e4      	b.n	8008fe6 <__pow5mult+0x6a>
 800901c:	4630      	mov	r0, r6
 800901e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009022:	bf00      	nop
 8009024:	0800bfc0 	.word	0x0800bfc0
 8009028:	0800bee7 	.word	0x0800bee7
 800902c:	0800bf67 	.word	0x0800bf67

08009030 <__lshift>:
 8009030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009034:	460c      	mov	r4, r1
 8009036:	6849      	ldr	r1, [r1, #4]
 8009038:	6923      	ldr	r3, [r4, #16]
 800903a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800903e:	68a3      	ldr	r3, [r4, #8]
 8009040:	4607      	mov	r7, r0
 8009042:	4691      	mov	r9, r2
 8009044:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009048:	f108 0601 	add.w	r6, r8, #1
 800904c:	42b3      	cmp	r3, r6
 800904e:	db0b      	blt.n	8009068 <__lshift+0x38>
 8009050:	4638      	mov	r0, r7
 8009052:	f7ff fd95 	bl	8008b80 <_Balloc>
 8009056:	4605      	mov	r5, r0
 8009058:	b948      	cbnz	r0, 800906e <__lshift+0x3e>
 800905a:	4602      	mov	r2, r0
 800905c:	4b28      	ldr	r3, [pc, #160]	@ (8009100 <__lshift+0xd0>)
 800905e:	4829      	ldr	r0, [pc, #164]	@ (8009104 <__lshift+0xd4>)
 8009060:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009064:	f001 fd14 	bl	800aa90 <__assert_func>
 8009068:	3101      	adds	r1, #1
 800906a:	005b      	lsls	r3, r3, #1
 800906c:	e7ee      	b.n	800904c <__lshift+0x1c>
 800906e:	2300      	movs	r3, #0
 8009070:	f100 0114 	add.w	r1, r0, #20
 8009074:	f100 0210 	add.w	r2, r0, #16
 8009078:	4618      	mov	r0, r3
 800907a:	4553      	cmp	r3, sl
 800907c:	db33      	blt.n	80090e6 <__lshift+0xb6>
 800907e:	6920      	ldr	r0, [r4, #16]
 8009080:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009084:	f104 0314 	add.w	r3, r4, #20
 8009088:	f019 091f 	ands.w	r9, r9, #31
 800908c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009090:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009094:	d02b      	beq.n	80090ee <__lshift+0xbe>
 8009096:	f1c9 0e20 	rsb	lr, r9, #32
 800909a:	468a      	mov	sl, r1
 800909c:	2200      	movs	r2, #0
 800909e:	6818      	ldr	r0, [r3, #0]
 80090a0:	fa00 f009 	lsl.w	r0, r0, r9
 80090a4:	4310      	orrs	r0, r2
 80090a6:	f84a 0b04 	str.w	r0, [sl], #4
 80090aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80090ae:	459c      	cmp	ip, r3
 80090b0:	fa22 f20e 	lsr.w	r2, r2, lr
 80090b4:	d8f3      	bhi.n	800909e <__lshift+0x6e>
 80090b6:	ebac 0304 	sub.w	r3, ip, r4
 80090ba:	3b15      	subs	r3, #21
 80090bc:	f023 0303 	bic.w	r3, r3, #3
 80090c0:	3304      	adds	r3, #4
 80090c2:	f104 0015 	add.w	r0, r4, #21
 80090c6:	4584      	cmp	ip, r0
 80090c8:	bf38      	it	cc
 80090ca:	2304      	movcc	r3, #4
 80090cc:	50ca      	str	r2, [r1, r3]
 80090ce:	b10a      	cbz	r2, 80090d4 <__lshift+0xa4>
 80090d0:	f108 0602 	add.w	r6, r8, #2
 80090d4:	3e01      	subs	r6, #1
 80090d6:	4638      	mov	r0, r7
 80090d8:	612e      	str	r6, [r5, #16]
 80090da:	4621      	mov	r1, r4
 80090dc:	f7ff fd90 	bl	8008c00 <_Bfree>
 80090e0:	4628      	mov	r0, r5
 80090e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80090ea:	3301      	adds	r3, #1
 80090ec:	e7c5      	b.n	800907a <__lshift+0x4a>
 80090ee:	3904      	subs	r1, #4
 80090f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80090f4:	f841 2f04 	str.w	r2, [r1, #4]!
 80090f8:	459c      	cmp	ip, r3
 80090fa:	d8f9      	bhi.n	80090f0 <__lshift+0xc0>
 80090fc:	e7ea      	b.n	80090d4 <__lshift+0xa4>
 80090fe:	bf00      	nop
 8009100:	0800bf56 	.word	0x0800bf56
 8009104:	0800bf67 	.word	0x0800bf67

08009108 <__mcmp>:
 8009108:	690a      	ldr	r2, [r1, #16]
 800910a:	4603      	mov	r3, r0
 800910c:	6900      	ldr	r0, [r0, #16]
 800910e:	1a80      	subs	r0, r0, r2
 8009110:	b530      	push	{r4, r5, lr}
 8009112:	d10e      	bne.n	8009132 <__mcmp+0x2a>
 8009114:	3314      	adds	r3, #20
 8009116:	3114      	adds	r1, #20
 8009118:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800911c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009120:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009124:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009128:	4295      	cmp	r5, r2
 800912a:	d003      	beq.n	8009134 <__mcmp+0x2c>
 800912c:	d205      	bcs.n	800913a <__mcmp+0x32>
 800912e:	f04f 30ff 	mov.w	r0, #4294967295
 8009132:	bd30      	pop	{r4, r5, pc}
 8009134:	42a3      	cmp	r3, r4
 8009136:	d3f3      	bcc.n	8009120 <__mcmp+0x18>
 8009138:	e7fb      	b.n	8009132 <__mcmp+0x2a>
 800913a:	2001      	movs	r0, #1
 800913c:	e7f9      	b.n	8009132 <__mcmp+0x2a>
	...

08009140 <__mdiff>:
 8009140:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009144:	4689      	mov	r9, r1
 8009146:	4606      	mov	r6, r0
 8009148:	4611      	mov	r1, r2
 800914a:	4648      	mov	r0, r9
 800914c:	4614      	mov	r4, r2
 800914e:	f7ff ffdb 	bl	8009108 <__mcmp>
 8009152:	1e05      	subs	r5, r0, #0
 8009154:	d112      	bne.n	800917c <__mdiff+0x3c>
 8009156:	4629      	mov	r1, r5
 8009158:	4630      	mov	r0, r6
 800915a:	f7ff fd11 	bl	8008b80 <_Balloc>
 800915e:	4602      	mov	r2, r0
 8009160:	b928      	cbnz	r0, 800916e <__mdiff+0x2e>
 8009162:	4b3f      	ldr	r3, [pc, #252]	@ (8009260 <__mdiff+0x120>)
 8009164:	f240 2137 	movw	r1, #567	@ 0x237
 8009168:	483e      	ldr	r0, [pc, #248]	@ (8009264 <__mdiff+0x124>)
 800916a:	f001 fc91 	bl	800aa90 <__assert_func>
 800916e:	2301      	movs	r3, #1
 8009170:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009174:	4610      	mov	r0, r2
 8009176:	b003      	add	sp, #12
 8009178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800917c:	bfbc      	itt	lt
 800917e:	464b      	movlt	r3, r9
 8009180:	46a1      	movlt	r9, r4
 8009182:	4630      	mov	r0, r6
 8009184:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009188:	bfba      	itte	lt
 800918a:	461c      	movlt	r4, r3
 800918c:	2501      	movlt	r5, #1
 800918e:	2500      	movge	r5, #0
 8009190:	f7ff fcf6 	bl	8008b80 <_Balloc>
 8009194:	4602      	mov	r2, r0
 8009196:	b918      	cbnz	r0, 80091a0 <__mdiff+0x60>
 8009198:	4b31      	ldr	r3, [pc, #196]	@ (8009260 <__mdiff+0x120>)
 800919a:	f240 2145 	movw	r1, #581	@ 0x245
 800919e:	e7e3      	b.n	8009168 <__mdiff+0x28>
 80091a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80091a4:	6926      	ldr	r6, [r4, #16]
 80091a6:	60c5      	str	r5, [r0, #12]
 80091a8:	f109 0310 	add.w	r3, r9, #16
 80091ac:	f109 0514 	add.w	r5, r9, #20
 80091b0:	f104 0e14 	add.w	lr, r4, #20
 80091b4:	f100 0b14 	add.w	fp, r0, #20
 80091b8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80091bc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80091c0:	9301      	str	r3, [sp, #4]
 80091c2:	46d9      	mov	r9, fp
 80091c4:	f04f 0c00 	mov.w	ip, #0
 80091c8:	9b01      	ldr	r3, [sp, #4]
 80091ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 80091ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 80091d2:	9301      	str	r3, [sp, #4]
 80091d4:	fa1f f38a 	uxth.w	r3, sl
 80091d8:	4619      	mov	r1, r3
 80091da:	b283      	uxth	r3, r0
 80091dc:	1acb      	subs	r3, r1, r3
 80091de:	0c00      	lsrs	r0, r0, #16
 80091e0:	4463      	add	r3, ip
 80091e2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80091e6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80091ea:	b29b      	uxth	r3, r3
 80091ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80091f0:	4576      	cmp	r6, lr
 80091f2:	f849 3b04 	str.w	r3, [r9], #4
 80091f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091fa:	d8e5      	bhi.n	80091c8 <__mdiff+0x88>
 80091fc:	1b33      	subs	r3, r6, r4
 80091fe:	3b15      	subs	r3, #21
 8009200:	f023 0303 	bic.w	r3, r3, #3
 8009204:	3415      	adds	r4, #21
 8009206:	3304      	adds	r3, #4
 8009208:	42a6      	cmp	r6, r4
 800920a:	bf38      	it	cc
 800920c:	2304      	movcc	r3, #4
 800920e:	441d      	add	r5, r3
 8009210:	445b      	add	r3, fp
 8009212:	461e      	mov	r6, r3
 8009214:	462c      	mov	r4, r5
 8009216:	4544      	cmp	r4, r8
 8009218:	d30e      	bcc.n	8009238 <__mdiff+0xf8>
 800921a:	f108 0103 	add.w	r1, r8, #3
 800921e:	1b49      	subs	r1, r1, r5
 8009220:	f021 0103 	bic.w	r1, r1, #3
 8009224:	3d03      	subs	r5, #3
 8009226:	45a8      	cmp	r8, r5
 8009228:	bf38      	it	cc
 800922a:	2100      	movcc	r1, #0
 800922c:	440b      	add	r3, r1
 800922e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009232:	b191      	cbz	r1, 800925a <__mdiff+0x11a>
 8009234:	6117      	str	r7, [r2, #16]
 8009236:	e79d      	b.n	8009174 <__mdiff+0x34>
 8009238:	f854 1b04 	ldr.w	r1, [r4], #4
 800923c:	46e6      	mov	lr, ip
 800923e:	0c08      	lsrs	r0, r1, #16
 8009240:	fa1c fc81 	uxtah	ip, ip, r1
 8009244:	4471      	add	r1, lr
 8009246:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800924a:	b289      	uxth	r1, r1
 800924c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009250:	f846 1b04 	str.w	r1, [r6], #4
 8009254:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009258:	e7dd      	b.n	8009216 <__mdiff+0xd6>
 800925a:	3f01      	subs	r7, #1
 800925c:	e7e7      	b.n	800922e <__mdiff+0xee>
 800925e:	bf00      	nop
 8009260:	0800bf56 	.word	0x0800bf56
 8009264:	0800bf67 	.word	0x0800bf67

08009268 <__ulp>:
 8009268:	b082      	sub	sp, #8
 800926a:	ed8d 0b00 	vstr	d0, [sp]
 800926e:	9a01      	ldr	r2, [sp, #4]
 8009270:	4b0f      	ldr	r3, [pc, #60]	@ (80092b0 <__ulp+0x48>)
 8009272:	4013      	ands	r3, r2
 8009274:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009278:	2b00      	cmp	r3, #0
 800927a:	dc08      	bgt.n	800928e <__ulp+0x26>
 800927c:	425b      	negs	r3, r3
 800927e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009282:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009286:	da04      	bge.n	8009292 <__ulp+0x2a>
 8009288:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800928c:	4113      	asrs	r3, r2
 800928e:	2200      	movs	r2, #0
 8009290:	e008      	b.n	80092a4 <__ulp+0x3c>
 8009292:	f1a2 0314 	sub.w	r3, r2, #20
 8009296:	2b1e      	cmp	r3, #30
 8009298:	bfda      	itte	le
 800929a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800929e:	40da      	lsrle	r2, r3
 80092a0:	2201      	movgt	r2, #1
 80092a2:	2300      	movs	r3, #0
 80092a4:	4619      	mov	r1, r3
 80092a6:	4610      	mov	r0, r2
 80092a8:	ec41 0b10 	vmov	d0, r0, r1
 80092ac:	b002      	add	sp, #8
 80092ae:	4770      	bx	lr
 80092b0:	7ff00000 	.word	0x7ff00000

080092b4 <__b2d>:
 80092b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092b8:	6906      	ldr	r6, [r0, #16]
 80092ba:	f100 0814 	add.w	r8, r0, #20
 80092be:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80092c2:	1f37      	subs	r7, r6, #4
 80092c4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80092c8:	4610      	mov	r0, r2
 80092ca:	f7ff fd4b 	bl	8008d64 <__hi0bits>
 80092ce:	f1c0 0320 	rsb	r3, r0, #32
 80092d2:	280a      	cmp	r0, #10
 80092d4:	600b      	str	r3, [r1, #0]
 80092d6:	491b      	ldr	r1, [pc, #108]	@ (8009344 <__b2d+0x90>)
 80092d8:	dc15      	bgt.n	8009306 <__b2d+0x52>
 80092da:	f1c0 0c0b 	rsb	ip, r0, #11
 80092de:	fa22 f30c 	lsr.w	r3, r2, ip
 80092e2:	45b8      	cmp	r8, r7
 80092e4:	ea43 0501 	orr.w	r5, r3, r1
 80092e8:	bf34      	ite	cc
 80092ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80092ee:	2300      	movcs	r3, #0
 80092f0:	3015      	adds	r0, #21
 80092f2:	fa02 f000 	lsl.w	r0, r2, r0
 80092f6:	fa23 f30c 	lsr.w	r3, r3, ip
 80092fa:	4303      	orrs	r3, r0
 80092fc:	461c      	mov	r4, r3
 80092fe:	ec45 4b10 	vmov	d0, r4, r5
 8009302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009306:	45b8      	cmp	r8, r7
 8009308:	bf3a      	itte	cc
 800930a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800930e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009312:	2300      	movcs	r3, #0
 8009314:	380b      	subs	r0, #11
 8009316:	d012      	beq.n	800933e <__b2d+0x8a>
 8009318:	f1c0 0120 	rsb	r1, r0, #32
 800931c:	fa23 f401 	lsr.w	r4, r3, r1
 8009320:	4082      	lsls	r2, r0
 8009322:	4322      	orrs	r2, r4
 8009324:	4547      	cmp	r7, r8
 8009326:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800932a:	bf8c      	ite	hi
 800932c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009330:	2200      	movls	r2, #0
 8009332:	4083      	lsls	r3, r0
 8009334:	40ca      	lsrs	r2, r1
 8009336:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800933a:	4313      	orrs	r3, r2
 800933c:	e7de      	b.n	80092fc <__b2d+0x48>
 800933e:	ea42 0501 	orr.w	r5, r2, r1
 8009342:	e7db      	b.n	80092fc <__b2d+0x48>
 8009344:	3ff00000 	.word	0x3ff00000

08009348 <__d2b>:
 8009348:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800934c:	460f      	mov	r7, r1
 800934e:	2101      	movs	r1, #1
 8009350:	ec59 8b10 	vmov	r8, r9, d0
 8009354:	4616      	mov	r6, r2
 8009356:	f7ff fc13 	bl	8008b80 <_Balloc>
 800935a:	4604      	mov	r4, r0
 800935c:	b930      	cbnz	r0, 800936c <__d2b+0x24>
 800935e:	4602      	mov	r2, r0
 8009360:	4b23      	ldr	r3, [pc, #140]	@ (80093f0 <__d2b+0xa8>)
 8009362:	4824      	ldr	r0, [pc, #144]	@ (80093f4 <__d2b+0xac>)
 8009364:	f240 310f 	movw	r1, #783	@ 0x30f
 8009368:	f001 fb92 	bl	800aa90 <__assert_func>
 800936c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009370:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009374:	b10d      	cbz	r5, 800937a <__d2b+0x32>
 8009376:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800937a:	9301      	str	r3, [sp, #4]
 800937c:	f1b8 0300 	subs.w	r3, r8, #0
 8009380:	d023      	beq.n	80093ca <__d2b+0x82>
 8009382:	4668      	mov	r0, sp
 8009384:	9300      	str	r3, [sp, #0]
 8009386:	f7ff fd0c 	bl	8008da2 <__lo0bits>
 800938a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800938e:	b1d0      	cbz	r0, 80093c6 <__d2b+0x7e>
 8009390:	f1c0 0320 	rsb	r3, r0, #32
 8009394:	fa02 f303 	lsl.w	r3, r2, r3
 8009398:	430b      	orrs	r3, r1
 800939a:	40c2      	lsrs	r2, r0
 800939c:	6163      	str	r3, [r4, #20]
 800939e:	9201      	str	r2, [sp, #4]
 80093a0:	9b01      	ldr	r3, [sp, #4]
 80093a2:	61a3      	str	r3, [r4, #24]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	bf0c      	ite	eq
 80093a8:	2201      	moveq	r2, #1
 80093aa:	2202      	movne	r2, #2
 80093ac:	6122      	str	r2, [r4, #16]
 80093ae:	b1a5      	cbz	r5, 80093da <__d2b+0x92>
 80093b0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80093b4:	4405      	add	r5, r0
 80093b6:	603d      	str	r5, [r7, #0]
 80093b8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80093bc:	6030      	str	r0, [r6, #0]
 80093be:	4620      	mov	r0, r4
 80093c0:	b003      	add	sp, #12
 80093c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093c6:	6161      	str	r1, [r4, #20]
 80093c8:	e7ea      	b.n	80093a0 <__d2b+0x58>
 80093ca:	a801      	add	r0, sp, #4
 80093cc:	f7ff fce9 	bl	8008da2 <__lo0bits>
 80093d0:	9b01      	ldr	r3, [sp, #4]
 80093d2:	6163      	str	r3, [r4, #20]
 80093d4:	3020      	adds	r0, #32
 80093d6:	2201      	movs	r2, #1
 80093d8:	e7e8      	b.n	80093ac <__d2b+0x64>
 80093da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80093de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80093e2:	6038      	str	r0, [r7, #0]
 80093e4:	6918      	ldr	r0, [r3, #16]
 80093e6:	f7ff fcbd 	bl	8008d64 <__hi0bits>
 80093ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80093ee:	e7e5      	b.n	80093bc <__d2b+0x74>
 80093f0:	0800bf56 	.word	0x0800bf56
 80093f4:	0800bf67 	.word	0x0800bf67

080093f8 <__ratio>:
 80093f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093fc:	b085      	sub	sp, #20
 80093fe:	e9cd 1000 	strd	r1, r0, [sp]
 8009402:	a902      	add	r1, sp, #8
 8009404:	f7ff ff56 	bl	80092b4 <__b2d>
 8009408:	9800      	ldr	r0, [sp, #0]
 800940a:	a903      	add	r1, sp, #12
 800940c:	ec55 4b10 	vmov	r4, r5, d0
 8009410:	f7ff ff50 	bl	80092b4 <__b2d>
 8009414:	9b01      	ldr	r3, [sp, #4]
 8009416:	6919      	ldr	r1, [r3, #16]
 8009418:	9b00      	ldr	r3, [sp, #0]
 800941a:	691b      	ldr	r3, [r3, #16]
 800941c:	1ac9      	subs	r1, r1, r3
 800941e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009422:	1a9b      	subs	r3, r3, r2
 8009424:	ec5b ab10 	vmov	sl, fp, d0
 8009428:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800942c:	2b00      	cmp	r3, #0
 800942e:	bfce      	itee	gt
 8009430:	462a      	movgt	r2, r5
 8009432:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009436:	465a      	movle	r2, fp
 8009438:	462f      	mov	r7, r5
 800943a:	46d9      	mov	r9, fp
 800943c:	bfcc      	ite	gt
 800943e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009442:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009446:	464b      	mov	r3, r9
 8009448:	4652      	mov	r2, sl
 800944a:	4620      	mov	r0, r4
 800944c:	4639      	mov	r1, r7
 800944e:	f7f7 fa15 	bl	800087c <__aeabi_ddiv>
 8009452:	ec41 0b10 	vmov	d0, r0, r1
 8009456:	b005      	add	sp, #20
 8009458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800945c <__copybits>:
 800945c:	3901      	subs	r1, #1
 800945e:	b570      	push	{r4, r5, r6, lr}
 8009460:	1149      	asrs	r1, r1, #5
 8009462:	6914      	ldr	r4, [r2, #16]
 8009464:	3101      	adds	r1, #1
 8009466:	f102 0314 	add.w	r3, r2, #20
 800946a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800946e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009472:	1f05      	subs	r5, r0, #4
 8009474:	42a3      	cmp	r3, r4
 8009476:	d30c      	bcc.n	8009492 <__copybits+0x36>
 8009478:	1aa3      	subs	r3, r4, r2
 800947a:	3b11      	subs	r3, #17
 800947c:	f023 0303 	bic.w	r3, r3, #3
 8009480:	3211      	adds	r2, #17
 8009482:	42a2      	cmp	r2, r4
 8009484:	bf88      	it	hi
 8009486:	2300      	movhi	r3, #0
 8009488:	4418      	add	r0, r3
 800948a:	2300      	movs	r3, #0
 800948c:	4288      	cmp	r0, r1
 800948e:	d305      	bcc.n	800949c <__copybits+0x40>
 8009490:	bd70      	pop	{r4, r5, r6, pc}
 8009492:	f853 6b04 	ldr.w	r6, [r3], #4
 8009496:	f845 6f04 	str.w	r6, [r5, #4]!
 800949a:	e7eb      	b.n	8009474 <__copybits+0x18>
 800949c:	f840 3b04 	str.w	r3, [r0], #4
 80094a0:	e7f4      	b.n	800948c <__copybits+0x30>

080094a2 <__any_on>:
 80094a2:	f100 0214 	add.w	r2, r0, #20
 80094a6:	6900      	ldr	r0, [r0, #16]
 80094a8:	114b      	asrs	r3, r1, #5
 80094aa:	4298      	cmp	r0, r3
 80094ac:	b510      	push	{r4, lr}
 80094ae:	db11      	blt.n	80094d4 <__any_on+0x32>
 80094b0:	dd0a      	ble.n	80094c8 <__any_on+0x26>
 80094b2:	f011 011f 	ands.w	r1, r1, #31
 80094b6:	d007      	beq.n	80094c8 <__any_on+0x26>
 80094b8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80094bc:	fa24 f001 	lsr.w	r0, r4, r1
 80094c0:	fa00 f101 	lsl.w	r1, r0, r1
 80094c4:	428c      	cmp	r4, r1
 80094c6:	d10b      	bne.n	80094e0 <__any_on+0x3e>
 80094c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d803      	bhi.n	80094d8 <__any_on+0x36>
 80094d0:	2000      	movs	r0, #0
 80094d2:	bd10      	pop	{r4, pc}
 80094d4:	4603      	mov	r3, r0
 80094d6:	e7f7      	b.n	80094c8 <__any_on+0x26>
 80094d8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80094dc:	2900      	cmp	r1, #0
 80094de:	d0f5      	beq.n	80094cc <__any_on+0x2a>
 80094e0:	2001      	movs	r0, #1
 80094e2:	e7f6      	b.n	80094d2 <__any_on+0x30>

080094e4 <sulp>:
 80094e4:	b570      	push	{r4, r5, r6, lr}
 80094e6:	4604      	mov	r4, r0
 80094e8:	460d      	mov	r5, r1
 80094ea:	ec45 4b10 	vmov	d0, r4, r5
 80094ee:	4616      	mov	r6, r2
 80094f0:	f7ff feba 	bl	8009268 <__ulp>
 80094f4:	ec51 0b10 	vmov	r0, r1, d0
 80094f8:	b17e      	cbz	r6, 800951a <sulp+0x36>
 80094fa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80094fe:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009502:	2b00      	cmp	r3, #0
 8009504:	dd09      	ble.n	800951a <sulp+0x36>
 8009506:	051b      	lsls	r3, r3, #20
 8009508:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800950c:	2400      	movs	r4, #0
 800950e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009512:	4622      	mov	r2, r4
 8009514:	462b      	mov	r3, r5
 8009516:	f7f7 f887 	bl	8000628 <__aeabi_dmul>
 800951a:	ec41 0b10 	vmov	d0, r0, r1
 800951e:	bd70      	pop	{r4, r5, r6, pc}

08009520 <_strtod_l>:
 8009520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009524:	b09f      	sub	sp, #124	@ 0x7c
 8009526:	460c      	mov	r4, r1
 8009528:	9217      	str	r2, [sp, #92]	@ 0x5c
 800952a:	2200      	movs	r2, #0
 800952c:	921a      	str	r2, [sp, #104]	@ 0x68
 800952e:	9005      	str	r0, [sp, #20]
 8009530:	f04f 0a00 	mov.w	sl, #0
 8009534:	f04f 0b00 	mov.w	fp, #0
 8009538:	460a      	mov	r2, r1
 800953a:	9219      	str	r2, [sp, #100]	@ 0x64
 800953c:	7811      	ldrb	r1, [r2, #0]
 800953e:	292b      	cmp	r1, #43	@ 0x2b
 8009540:	d04a      	beq.n	80095d8 <_strtod_l+0xb8>
 8009542:	d838      	bhi.n	80095b6 <_strtod_l+0x96>
 8009544:	290d      	cmp	r1, #13
 8009546:	d832      	bhi.n	80095ae <_strtod_l+0x8e>
 8009548:	2908      	cmp	r1, #8
 800954a:	d832      	bhi.n	80095b2 <_strtod_l+0x92>
 800954c:	2900      	cmp	r1, #0
 800954e:	d03b      	beq.n	80095c8 <_strtod_l+0xa8>
 8009550:	2200      	movs	r2, #0
 8009552:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009554:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009556:	782a      	ldrb	r2, [r5, #0]
 8009558:	2a30      	cmp	r2, #48	@ 0x30
 800955a:	f040 80b3 	bne.w	80096c4 <_strtod_l+0x1a4>
 800955e:	786a      	ldrb	r2, [r5, #1]
 8009560:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009564:	2a58      	cmp	r2, #88	@ 0x58
 8009566:	d16e      	bne.n	8009646 <_strtod_l+0x126>
 8009568:	9302      	str	r3, [sp, #8]
 800956a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800956c:	9301      	str	r3, [sp, #4]
 800956e:	ab1a      	add	r3, sp, #104	@ 0x68
 8009570:	9300      	str	r3, [sp, #0]
 8009572:	4a8e      	ldr	r2, [pc, #568]	@ (80097ac <_strtod_l+0x28c>)
 8009574:	9805      	ldr	r0, [sp, #20]
 8009576:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009578:	a919      	add	r1, sp, #100	@ 0x64
 800957a:	f001 fb23 	bl	800abc4 <__gethex>
 800957e:	f010 060f 	ands.w	r6, r0, #15
 8009582:	4604      	mov	r4, r0
 8009584:	d005      	beq.n	8009592 <_strtod_l+0x72>
 8009586:	2e06      	cmp	r6, #6
 8009588:	d128      	bne.n	80095dc <_strtod_l+0xbc>
 800958a:	3501      	adds	r5, #1
 800958c:	2300      	movs	r3, #0
 800958e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009590:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009592:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009594:	2b00      	cmp	r3, #0
 8009596:	f040 858e 	bne.w	800a0b6 <_strtod_l+0xb96>
 800959a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800959c:	b1cb      	cbz	r3, 80095d2 <_strtod_l+0xb2>
 800959e:	4652      	mov	r2, sl
 80095a0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80095a4:	ec43 2b10 	vmov	d0, r2, r3
 80095a8:	b01f      	add	sp, #124	@ 0x7c
 80095aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ae:	2920      	cmp	r1, #32
 80095b0:	d1ce      	bne.n	8009550 <_strtod_l+0x30>
 80095b2:	3201      	adds	r2, #1
 80095b4:	e7c1      	b.n	800953a <_strtod_l+0x1a>
 80095b6:	292d      	cmp	r1, #45	@ 0x2d
 80095b8:	d1ca      	bne.n	8009550 <_strtod_l+0x30>
 80095ba:	2101      	movs	r1, #1
 80095bc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80095be:	1c51      	adds	r1, r2, #1
 80095c0:	9119      	str	r1, [sp, #100]	@ 0x64
 80095c2:	7852      	ldrb	r2, [r2, #1]
 80095c4:	2a00      	cmp	r2, #0
 80095c6:	d1c5      	bne.n	8009554 <_strtod_l+0x34>
 80095c8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80095ca:	9419      	str	r4, [sp, #100]	@ 0x64
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	f040 8570 	bne.w	800a0b2 <_strtod_l+0xb92>
 80095d2:	4652      	mov	r2, sl
 80095d4:	465b      	mov	r3, fp
 80095d6:	e7e5      	b.n	80095a4 <_strtod_l+0x84>
 80095d8:	2100      	movs	r1, #0
 80095da:	e7ef      	b.n	80095bc <_strtod_l+0x9c>
 80095dc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80095de:	b13a      	cbz	r2, 80095f0 <_strtod_l+0xd0>
 80095e0:	2135      	movs	r1, #53	@ 0x35
 80095e2:	a81c      	add	r0, sp, #112	@ 0x70
 80095e4:	f7ff ff3a 	bl	800945c <__copybits>
 80095e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095ea:	9805      	ldr	r0, [sp, #20]
 80095ec:	f7ff fb08 	bl	8008c00 <_Bfree>
 80095f0:	3e01      	subs	r6, #1
 80095f2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80095f4:	2e04      	cmp	r6, #4
 80095f6:	d806      	bhi.n	8009606 <_strtod_l+0xe6>
 80095f8:	e8df f006 	tbb	[pc, r6]
 80095fc:	201d0314 	.word	0x201d0314
 8009600:	14          	.byte	0x14
 8009601:	00          	.byte	0x00
 8009602:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009606:	05e1      	lsls	r1, r4, #23
 8009608:	bf48      	it	mi
 800960a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800960e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009612:	0d1b      	lsrs	r3, r3, #20
 8009614:	051b      	lsls	r3, r3, #20
 8009616:	2b00      	cmp	r3, #0
 8009618:	d1bb      	bne.n	8009592 <_strtod_l+0x72>
 800961a:	f7fe fb21 	bl	8007c60 <__errno>
 800961e:	2322      	movs	r3, #34	@ 0x22
 8009620:	6003      	str	r3, [r0, #0]
 8009622:	e7b6      	b.n	8009592 <_strtod_l+0x72>
 8009624:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009628:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800962c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009630:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009634:	e7e7      	b.n	8009606 <_strtod_l+0xe6>
 8009636:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80097b4 <_strtod_l+0x294>
 800963a:	e7e4      	b.n	8009606 <_strtod_l+0xe6>
 800963c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009640:	f04f 3aff 	mov.w	sl, #4294967295
 8009644:	e7df      	b.n	8009606 <_strtod_l+0xe6>
 8009646:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009648:	1c5a      	adds	r2, r3, #1
 800964a:	9219      	str	r2, [sp, #100]	@ 0x64
 800964c:	785b      	ldrb	r3, [r3, #1]
 800964e:	2b30      	cmp	r3, #48	@ 0x30
 8009650:	d0f9      	beq.n	8009646 <_strtod_l+0x126>
 8009652:	2b00      	cmp	r3, #0
 8009654:	d09d      	beq.n	8009592 <_strtod_l+0x72>
 8009656:	2301      	movs	r3, #1
 8009658:	9309      	str	r3, [sp, #36]	@ 0x24
 800965a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800965c:	930c      	str	r3, [sp, #48]	@ 0x30
 800965e:	2300      	movs	r3, #0
 8009660:	9308      	str	r3, [sp, #32]
 8009662:	930a      	str	r3, [sp, #40]	@ 0x28
 8009664:	461f      	mov	r7, r3
 8009666:	220a      	movs	r2, #10
 8009668:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800966a:	7805      	ldrb	r5, [r0, #0]
 800966c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009670:	b2d9      	uxtb	r1, r3
 8009672:	2909      	cmp	r1, #9
 8009674:	d928      	bls.n	80096c8 <_strtod_l+0x1a8>
 8009676:	494e      	ldr	r1, [pc, #312]	@ (80097b0 <_strtod_l+0x290>)
 8009678:	2201      	movs	r2, #1
 800967a:	f001 f9df 	bl	800aa3c <strncmp>
 800967e:	2800      	cmp	r0, #0
 8009680:	d032      	beq.n	80096e8 <_strtod_l+0x1c8>
 8009682:	2000      	movs	r0, #0
 8009684:	462a      	mov	r2, r5
 8009686:	4681      	mov	r9, r0
 8009688:	463d      	mov	r5, r7
 800968a:	4603      	mov	r3, r0
 800968c:	2a65      	cmp	r2, #101	@ 0x65
 800968e:	d001      	beq.n	8009694 <_strtod_l+0x174>
 8009690:	2a45      	cmp	r2, #69	@ 0x45
 8009692:	d114      	bne.n	80096be <_strtod_l+0x19e>
 8009694:	b91d      	cbnz	r5, 800969e <_strtod_l+0x17e>
 8009696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009698:	4302      	orrs	r2, r0
 800969a:	d095      	beq.n	80095c8 <_strtod_l+0xa8>
 800969c:	2500      	movs	r5, #0
 800969e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80096a0:	1c62      	adds	r2, r4, #1
 80096a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80096a4:	7862      	ldrb	r2, [r4, #1]
 80096a6:	2a2b      	cmp	r2, #43	@ 0x2b
 80096a8:	d077      	beq.n	800979a <_strtod_l+0x27a>
 80096aa:	2a2d      	cmp	r2, #45	@ 0x2d
 80096ac:	d07b      	beq.n	80097a6 <_strtod_l+0x286>
 80096ae:	f04f 0c00 	mov.w	ip, #0
 80096b2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80096b6:	2909      	cmp	r1, #9
 80096b8:	f240 8082 	bls.w	80097c0 <_strtod_l+0x2a0>
 80096bc:	9419      	str	r4, [sp, #100]	@ 0x64
 80096be:	f04f 0800 	mov.w	r8, #0
 80096c2:	e0a2      	b.n	800980a <_strtod_l+0x2ea>
 80096c4:	2300      	movs	r3, #0
 80096c6:	e7c7      	b.n	8009658 <_strtod_l+0x138>
 80096c8:	2f08      	cmp	r7, #8
 80096ca:	bfd5      	itete	le
 80096cc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80096ce:	9908      	ldrgt	r1, [sp, #32]
 80096d0:	fb02 3301 	mlale	r3, r2, r1, r3
 80096d4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80096d8:	f100 0001 	add.w	r0, r0, #1
 80096dc:	bfd4      	ite	le
 80096de:	930a      	strle	r3, [sp, #40]	@ 0x28
 80096e0:	9308      	strgt	r3, [sp, #32]
 80096e2:	3701      	adds	r7, #1
 80096e4:	9019      	str	r0, [sp, #100]	@ 0x64
 80096e6:	e7bf      	b.n	8009668 <_strtod_l+0x148>
 80096e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096ea:	1c5a      	adds	r2, r3, #1
 80096ec:	9219      	str	r2, [sp, #100]	@ 0x64
 80096ee:	785a      	ldrb	r2, [r3, #1]
 80096f0:	b37f      	cbz	r7, 8009752 <_strtod_l+0x232>
 80096f2:	4681      	mov	r9, r0
 80096f4:	463d      	mov	r5, r7
 80096f6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80096fa:	2b09      	cmp	r3, #9
 80096fc:	d912      	bls.n	8009724 <_strtod_l+0x204>
 80096fe:	2301      	movs	r3, #1
 8009700:	e7c4      	b.n	800968c <_strtod_l+0x16c>
 8009702:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009704:	1c5a      	adds	r2, r3, #1
 8009706:	9219      	str	r2, [sp, #100]	@ 0x64
 8009708:	785a      	ldrb	r2, [r3, #1]
 800970a:	3001      	adds	r0, #1
 800970c:	2a30      	cmp	r2, #48	@ 0x30
 800970e:	d0f8      	beq.n	8009702 <_strtod_l+0x1e2>
 8009710:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009714:	2b08      	cmp	r3, #8
 8009716:	f200 84d3 	bhi.w	800a0c0 <_strtod_l+0xba0>
 800971a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800971c:	930c      	str	r3, [sp, #48]	@ 0x30
 800971e:	4681      	mov	r9, r0
 8009720:	2000      	movs	r0, #0
 8009722:	4605      	mov	r5, r0
 8009724:	3a30      	subs	r2, #48	@ 0x30
 8009726:	f100 0301 	add.w	r3, r0, #1
 800972a:	d02a      	beq.n	8009782 <_strtod_l+0x262>
 800972c:	4499      	add	r9, r3
 800972e:	eb00 0c05 	add.w	ip, r0, r5
 8009732:	462b      	mov	r3, r5
 8009734:	210a      	movs	r1, #10
 8009736:	4563      	cmp	r3, ip
 8009738:	d10d      	bne.n	8009756 <_strtod_l+0x236>
 800973a:	1c69      	adds	r1, r5, #1
 800973c:	4401      	add	r1, r0
 800973e:	4428      	add	r0, r5
 8009740:	2808      	cmp	r0, #8
 8009742:	dc16      	bgt.n	8009772 <_strtod_l+0x252>
 8009744:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009746:	230a      	movs	r3, #10
 8009748:	fb03 2300 	mla	r3, r3, r0, r2
 800974c:	930a      	str	r3, [sp, #40]	@ 0x28
 800974e:	2300      	movs	r3, #0
 8009750:	e018      	b.n	8009784 <_strtod_l+0x264>
 8009752:	4638      	mov	r0, r7
 8009754:	e7da      	b.n	800970c <_strtod_l+0x1ec>
 8009756:	2b08      	cmp	r3, #8
 8009758:	f103 0301 	add.w	r3, r3, #1
 800975c:	dc03      	bgt.n	8009766 <_strtod_l+0x246>
 800975e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009760:	434e      	muls	r6, r1
 8009762:	960a      	str	r6, [sp, #40]	@ 0x28
 8009764:	e7e7      	b.n	8009736 <_strtod_l+0x216>
 8009766:	2b10      	cmp	r3, #16
 8009768:	bfde      	ittt	le
 800976a:	9e08      	ldrle	r6, [sp, #32]
 800976c:	434e      	mulle	r6, r1
 800976e:	9608      	strle	r6, [sp, #32]
 8009770:	e7e1      	b.n	8009736 <_strtod_l+0x216>
 8009772:	280f      	cmp	r0, #15
 8009774:	dceb      	bgt.n	800974e <_strtod_l+0x22e>
 8009776:	9808      	ldr	r0, [sp, #32]
 8009778:	230a      	movs	r3, #10
 800977a:	fb03 2300 	mla	r3, r3, r0, r2
 800977e:	9308      	str	r3, [sp, #32]
 8009780:	e7e5      	b.n	800974e <_strtod_l+0x22e>
 8009782:	4629      	mov	r1, r5
 8009784:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009786:	1c50      	adds	r0, r2, #1
 8009788:	9019      	str	r0, [sp, #100]	@ 0x64
 800978a:	7852      	ldrb	r2, [r2, #1]
 800978c:	4618      	mov	r0, r3
 800978e:	460d      	mov	r5, r1
 8009790:	e7b1      	b.n	80096f6 <_strtod_l+0x1d6>
 8009792:	f04f 0900 	mov.w	r9, #0
 8009796:	2301      	movs	r3, #1
 8009798:	e77d      	b.n	8009696 <_strtod_l+0x176>
 800979a:	f04f 0c00 	mov.w	ip, #0
 800979e:	1ca2      	adds	r2, r4, #2
 80097a0:	9219      	str	r2, [sp, #100]	@ 0x64
 80097a2:	78a2      	ldrb	r2, [r4, #2]
 80097a4:	e785      	b.n	80096b2 <_strtod_l+0x192>
 80097a6:	f04f 0c01 	mov.w	ip, #1
 80097aa:	e7f8      	b.n	800979e <_strtod_l+0x27e>
 80097ac:	0800c0d8 	.word	0x0800c0d8
 80097b0:	0800c0c0 	.word	0x0800c0c0
 80097b4:	7ff00000 	.word	0x7ff00000
 80097b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097ba:	1c51      	adds	r1, r2, #1
 80097bc:	9119      	str	r1, [sp, #100]	@ 0x64
 80097be:	7852      	ldrb	r2, [r2, #1]
 80097c0:	2a30      	cmp	r2, #48	@ 0x30
 80097c2:	d0f9      	beq.n	80097b8 <_strtod_l+0x298>
 80097c4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80097c8:	2908      	cmp	r1, #8
 80097ca:	f63f af78 	bhi.w	80096be <_strtod_l+0x19e>
 80097ce:	3a30      	subs	r2, #48	@ 0x30
 80097d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80097d2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097d4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80097d6:	f04f 080a 	mov.w	r8, #10
 80097da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097dc:	1c56      	adds	r6, r2, #1
 80097de:	9619      	str	r6, [sp, #100]	@ 0x64
 80097e0:	7852      	ldrb	r2, [r2, #1]
 80097e2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80097e6:	f1be 0f09 	cmp.w	lr, #9
 80097ea:	d939      	bls.n	8009860 <_strtod_l+0x340>
 80097ec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80097ee:	1a76      	subs	r6, r6, r1
 80097f0:	2e08      	cmp	r6, #8
 80097f2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80097f6:	dc03      	bgt.n	8009800 <_strtod_l+0x2e0>
 80097f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80097fa:	4588      	cmp	r8, r1
 80097fc:	bfa8      	it	ge
 80097fe:	4688      	movge	r8, r1
 8009800:	f1bc 0f00 	cmp.w	ip, #0
 8009804:	d001      	beq.n	800980a <_strtod_l+0x2ea>
 8009806:	f1c8 0800 	rsb	r8, r8, #0
 800980a:	2d00      	cmp	r5, #0
 800980c:	d14e      	bne.n	80098ac <_strtod_l+0x38c>
 800980e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009810:	4308      	orrs	r0, r1
 8009812:	f47f aebe 	bne.w	8009592 <_strtod_l+0x72>
 8009816:	2b00      	cmp	r3, #0
 8009818:	f47f aed6 	bne.w	80095c8 <_strtod_l+0xa8>
 800981c:	2a69      	cmp	r2, #105	@ 0x69
 800981e:	d028      	beq.n	8009872 <_strtod_l+0x352>
 8009820:	dc25      	bgt.n	800986e <_strtod_l+0x34e>
 8009822:	2a49      	cmp	r2, #73	@ 0x49
 8009824:	d025      	beq.n	8009872 <_strtod_l+0x352>
 8009826:	2a4e      	cmp	r2, #78	@ 0x4e
 8009828:	f47f aece 	bne.w	80095c8 <_strtod_l+0xa8>
 800982c:	499b      	ldr	r1, [pc, #620]	@ (8009a9c <_strtod_l+0x57c>)
 800982e:	a819      	add	r0, sp, #100	@ 0x64
 8009830:	f001 fbea 	bl	800b008 <__match>
 8009834:	2800      	cmp	r0, #0
 8009836:	f43f aec7 	beq.w	80095c8 <_strtod_l+0xa8>
 800983a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800983c:	781b      	ldrb	r3, [r3, #0]
 800983e:	2b28      	cmp	r3, #40	@ 0x28
 8009840:	d12e      	bne.n	80098a0 <_strtod_l+0x380>
 8009842:	4997      	ldr	r1, [pc, #604]	@ (8009aa0 <_strtod_l+0x580>)
 8009844:	aa1c      	add	r2, sp, #112	@ 0x70
 8009846:	a819      	add	r0, sp, #100	@ 0x64
 8009848:	f001 fbf2 	bl	800b030 <__hexnan>
 800984c:	2805      	cmp	r0, #5
 800984e:	d127      	bne.n	80098a0 <_strtod_l+0x380>
 8009850:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009852:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009856:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800985a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800985e:	e698      	b.n	8009592 <_strtod_l+0x72>
 8009860:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009862:	fb08 2101 	mla	r1, r8, r1, r2
 8009866:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800986a:	920e      	str	r2, [sp, #56]	@ 0x38
 800986c:	e7b5      	b.n	80097da <_strtod_l+0x2ba>
 800986e:	2a6e      	cmp	r2, #110	@ 0x6e
 8009870:	e7da      	b.n	8009828 <_strtod_l+0x308>
 8009872:	498c      	ldr	r1, [pc, #560]	@ (8009aa4 <_strtod_l+0x584>)
 8009874:	a819      	add	r0, sp, #100	@ 0x64
 8009876:	f001 fbc7 	bl	800b008 <__match>
 800987a:	2800      	cmp	r0, #0
 800987c:	f43f aea4 	beq.w	80095c8 <_strtod_l+0xa8>
 8009880:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009882:	4989      	ldr	r1, [pc, #548]	@ (8009aa8 <_strtod_l+0x588>)
 8009884:	3b01      	subs	r3, #1
 8009886:	a819      	add	r0, sp, #100	@ 0x64
 8009888:	9319      	str	r3, [sp, #100]	@ 0x64
 800988a:	f001 fbbd 	bl	800b008 <__match>
 800988e:	b910      	cbnz	r0, 8009896 <_strtod_l+0x376>
 8009890:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009892:	3301      	adds	r3, #1
 8009894:	9319      	str	r3, [sp, #100]	@ 0x64
 8009896:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009ab8 <_strtod_l+0x598>
 800989a:	f04f 0a00 	mov.w	sl, #0
 800989e:	e678      	b.n	8009592 <_strtod_l+0x72>
 80098a0:	4882      	ldr	r0, [pc, #520]	@ (8009aac <_strtod_l+0x58c>)
 80098a2:	f001 f8ed 	bl	800aa80 <nan>
 80098a6:	ec5b ab10 	vmov	sl, fp, d0
 80098aa:	e672      	b.n	8009592 <_strtod_l+0x72>
 80098ac:	eba8 0309 	sub.w	r3, r8, r9
 80098b0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80098b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80098b4:	2f00      	cmp	r7, #0
 80098b6:	bf08      	it	eq
 80098b8:	462f      	moveq	r7, r5
 80098ba:	2d10      	cmp	r5, #16
 80098bc:	462c      	mov	r4, r5
 80098be:	bfa8      	it	ge
 80098c0:	2410      	movge	r4, #16
 80098c2:	f7f6 fe37 	bl	8000534 <__aeabi_ui2d>
 80098c6:	2d09      	cmp	r5, #9
 80098c8:	4682      	mov	sl, r0
 80098ca:	468b      	mov	fp, r1
 80098cc:	dc13      	bgt.n	80098f6 <_strtod_l+0x3d6>
 80098ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	f43f ae5e 	beq.w	8009592 <_strtod_l+0x72>
 80098d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d8:	dd78      	ble.n	80099cc <_strtod_l+0x4ac>
 80098da:	2b16      	cmp	r3, #22
 80098dc:	dc5f      	bgt.n	800999e <_strtod_l+0x47e>
 80098de:	4974      	ldr	r1, [pc, #464]	@ (8009ab0 <_strtod_l+0x590>)
 80098e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098e8:	4652      	mov	r2, sl
 80098ea:	465b      	mov	r3, fp
 80098ec:	f7f6 fe9c 	bl	8000628 <__aeabi_dmul>
 80098f0:	4682      	mov	sl, r0
 80098f2:	468b      	mov	fp, r1
 80098f4:	e64d      	b.n	8009592 <_strtod_l+0x72>
 80098f6:	4b6e      	ldr	r3, [pc, #440]	@ (8009ab0 <_strtod_l+0x590>)
 80098f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80098fc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009900:	f7f6 fe92 	bl	8000628 <__aeabi_dmul>
 8009904:	4682      	mov	sl, r0
 8009906:	9808      	ldr	r0, [sp, #32]
 8009908:	468b      	mov	fp, r1
 800990a:	f7f6 fe13 	bl	8000534 <__aeabi_ui2d>
 800990e:	4602      	mov	r2, r0
 8009910:	460b      	mov	r3, r1
 8009912:	4650      	mov	r0, sl
 8009914:	4659      	mov	r1, fp
 8009916:	f7f6 fcd1 	bl	80002bc <__adddf3>
 800991a:	2d0f      	cmp	r5, #15
 800991c:	4682      	mov	sl, r0
 800991e:	468b      	mov	fp, r1
 8009920:	ddd5      	ble.n	80098ce <_strtod_l+0x3ae>
 8009922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009924:	1b2c      	subs	r4, r5, r4
 8009926:	441c      	add	r4, r3
 8009928:	2c00      	cmp	r4, #0
 800992a:	f340 8096 	ble.w	8009a5a <_strtod_l+0x53a>
 800992e:	f014 030f 	ands.w	r3, r4, #15
 8009932:	d00a      	beq.n	800994a <_strtod_l+0x42a>
 8009934:	495e      	ldr	r1, [pc, #376]	@ (8009ab0 <_strtod_l+0x590>)
 8009936:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800993a:	4652      	mov	r2, sl
 800993c:	465b      	mov	r3, fp
 800993e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009942:	f7f6 fe71 	bl	8000628 <__aeabi_dmul>
 8009946:	4682      	mov	sl, r0
 8009948:	468b      	mov	fp, r1
 800994a:	f034 040f 	bics.w	r4, r4, #15
 800994e:	d073      	beq.n	8009a38 <_strtod_l+0x518>
 8009950:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009954:	dd48      	ble.n	80099e8 <_strtod_l+0x4c8>
 8009956:	2400      	movs	r4, #0
 8009958:	46a0      	mov	r8, r4
 800995a:	940a      	str	r4, [sp, #40]	@ 0x28
 800995c:	46a1      	mov	r9, r4
 800995e:	9a05      	ldr	r2, [sp, #20]
 8009960:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009ab8 <_strtod_l+0x598>
 8009964:	2322      	movs	r3, #34	@ 0x22
 8009966:	6013      	str	r3, [r2, #0]
 8009968:	f04f 0a00 	mov.w	sl, #0
 800996c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800996e:	2b00      	cmp	r3, #0
 8009970:	f43f ae0f 	beq.w	8009592 <_strtod_l+0x72>
 8009974:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009976:	9805      	ldr	r0, [sp, #20]
 8009978:	f7ff f942 	bl	8008c00 <_Bfree>
 800997c:	9805      	ldr	r0, [sp, #20]
 800997e:	4649      	mov	r1, r9
 8009980:	f7ff f93e 	bl	8008c00 <_Bfree>
 8009984:	9805      	ldr	r0, [sp, #20]
 8009986:	4641      	mov	r1, r8
 8009988:	f7ff f93a 	bl	8008c00 <_Bfree>
 800998c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800998e:	9805      	ldr	r0, [sp, #20]
 8009990:	f7ff f936 	bl	8008c00 <_Bfree>
 8009994:	9805      	ldr	r0, [sp, #20]
 8009996:	4621      	mov	r1, r4
 8009998:	f7ff f932 	bl	8008c00 <_Bfree>
 800999c:	e5f9      	b.n	8009592 <_strtod_l+0x72>
 800999e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80099a4:	4293      	cmp	r3, r2
 80099a6:	dbbc      	blt.n	8009922 <_strtod_l+0x402>
 80099a8:	4c41      	ldr	r4, [pc, #260]	@ (8009ab0 <_strtod_l+0x590>)
 80099aa:	f1c5 050f 	rsb	r5, r5, #15
 80099ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80099b2:	4652      	mov	r2, sl
 80099b4:	465b      	mov	r3, fp
 80099b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099ba:	f7f6 fe35 	bl	8000628 <__aeabi_dmul>
 80099be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099c0:	1b5d      	subs	r5, r3, r5
 80099c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80099c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80099ca:	e78f      	b.n	80098ec <_strtod_l+0x3cc>
 80099cc:	3316      	adds	r3, #22
 80099ce:	dba8      	blt.n	8009922 <_strtod_l+0x402>
 80099d0:	4b37      	ldr	r3, [pc, #220]	@ (8009ab0 <_strtod_l+0x590>)
 80099d2:	eba9 0808 	sub.w	r8, r9, r8
 80099d6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80099da:	e9d8 2300 	ldrd	r2, r3, [r8]
 80099de:	4650      	mov	r0, sl
 80099e0:	4659      	mov	r1, fp
 80099e2:	f7f6 ff4b 	bl	800087c <__aeabi_ddiv>
 80099e6:	e783      	b.n	80098f0 <_strtod_l+0x3d0>
 80099e8:	4b32      	ldr	r3, [pc, #200]	@ (8009ab4 <_strtod_l+0x594>)
 80099ea:	9308      	str	r3, [sp, #32]
 80099ec:	2300      	movs	r3, #0
 80099ee:	1124      	asrs	r4, r4, #4
 80099f0:	4650      	mov	r0, sl
 80099f2:	4659      	mov	r1, fp
 80099f4:	461e      	mov	r6, r3
 80099f6:	2c01      	cmp	r4, #1
 80099f8:	dc21      	bgt.n	8009a3e <_strtod_l+0x51e>
 80099fa:	b10b      	cbz	r3, 8009a00 <_strtod_l+0x4e0>
 80099fc:	4682      	mov	sl, r0
 80099fe:	468b      	mov	fp, r1
 8009a00:	492c      	ldr	r1, [pc, #176]	@ (8009ab4 <_strtod_l+0x594>)
 8009a02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009a06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009a0a:	4652      	mov	r2, sl
 8009a0c:	465b      	mov	r3, fp
 8009a0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a12:	f7f6 fe09 	bl	8000628 <__aeabi_dmul>
 8009a16:	4b28      	ldr	r3, [pc, #160]	@ (8009ab8 <_strtod_l+0x598>)
 8009a18:	460a      	mov	r2, r1
 8009a1a:	400b      	ands	r3, r1
 8009a1c:	4927      	ldr	r1, [pc, #156]	@ (8009abc <_strtod_l+0x59c>)
 8009a1e:	428b      	cmp	r3, r1
 8009a20:	4682      	mov	sl, r0
 8009a22:	d898      	bhi.n	8009956 <_strtod_l+0x436>
 8009a24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009a28:	428b      	cmp	r3, r1
 8009a2a:	bf86      	itte	hi
 8009a2c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009ac0 <_strtod_l+0x5a0>
 8009a30:	f04f 3aff 	movhi.w	sl, #4294967295
 8009a34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009a38:	2300      	movs	r3, #0
 8009a3a:	9308      	str	r3, [sp, #32]
 8009a3c:	e07a      	b.n	8009b34 <_strtod_l+0x614>
 8009a3e:	07e2      	lsls	r2, r4, #31
 8009a40:	d505      	bpl.n	8009a4e <_strtod_l+0x52e>
 8009a42:	9b08      	ldr	r3, [sp, #32]
 8009a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a48:	f7f6 fdee 	bl	8000628 <__aeabi_dmul>
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	9a08      	ldr	r2, [sp, #32]
 8009a50:	3208      	adds	r2, #8
 8009a52:	3601      	adds	r6, #1
 8009a54:	1064      	asrs	r4, r4, #1
 8009a56:	9208      	str	r2, [sp, #32]
 8009a58:	e7cd      	b.n	80099f6 <_strtod_l+0x4d6>
 8009a5a:	d0ed      	beq.n	8009a38 <_strtod_l+0x518>
 8009a5c:	4264      	negs	r4, r4
 8009a5e:	f014 020f 	ands.w	r2, r4, #15
 8009a62:	d00a      	beq.n	8009a7a <_strtod_l+0x55a>
 8009a64:	4b12      	ldr	r3, [pc, #72]	@ (8009ab0 <_strtod_l+0x590>)
 8009a66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a6a:	4650      	mov	r0, sl
 8009a6c:	4659      	mov	r1, fp
 8009a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a72:	f7f6 ff03 	bl	800087c <__aeabi_ddiv>
 8009a76:	4682      	mov	sl, r0
 8009a78:	468b      	mov	fp, r1
 8009a7a:	1124      	asrs	r4, r4, #4
 8009a7c:	d0dc      	beq.n	8009a38 <_strtod_l+0x518>
 8009a7e:	2c1f      	cmp	r4, #31
 8009a80:	dd20      	ble.n	8009ac4 <_strtod_l+0x5a4>
 8009a82:	2400      	movs	r4, #0
 8009a84:	46a0      	mov	r8, r4
 8009a86:	940a      	str	r4, [sp, #40]	@ 0x28
 8009a88:	46a1      	mov	r9, r4
 8009a8a:	9a05      	ldr	r2, [sp, #20]
 8009a8c:	2322      	movs	r3, #34	@ 0x22
 8009a8e:	f04f 0a00 	mov.w	sl, #0
 8009a92:	f04f 0b00 	mov.w	fp, #0
 8009a96:	6013      	str	r3, [r2, #0]
 8009a98:	e768      	b.n	800996c <_strtod_l+0x44c>
 8009a9a:	bf00      	nop
 8009a9c:	0800beae 	.word	0x0800beae
 8009aa0:	0800c0c4 	.word	0x0800c0c4
 8009aa4:	0800bea6 	.word	0x0800bea6
 8009aa8:	0800bedd 	.word	0x0800bedd
 8009aac:	0800c26d 	.word	0x0800c26d
 8009ab0:	0800bff8 	.word	0x0800bff8
 8009ab4:	0800bfd0 	.word	0x0800bfd0
 8009ab8:	7ff00000 	.word	0x7ff00000
 8009abc:	7ca00000 	.word	0x7ca00000
 8009ac0:	7fefffff 	.word	0x7fefffff
 8009ac4:	f014 0310 	ands.w	r3, r4, #16
 8009ac8:	bf18      	it	ne
 8009aca:	236a      	movne	r3, #106	@ 0x6a
 8009acc:	4ea9      	ldr	r6, [pc, #676]	@ (8009d74 <_strtod_l+0x854>)
 8009ace:	9308      	str	r3, [sp, #32]
 8009ad0:	4650      	mov	r0, sl
 8009ad2:	4659      	mov	r1, fp
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	07e2      	lsls	r2, r4, #31
 8009ad8:	d504      	bpl.n	8009ae4 <_strtod_l+0x5c4>
 8009ada:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009ade:	f7f6 fda3 	bl	8000628 <__aeabi_dmul>
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	1064      	asrs	r4, r4, #1
 8009ae6:	f106 0608 	add.w	r6, r6, #8
 8009aea:	d1f4      	bne.n	8009ad6 <_strtod_l+0x5b6>
 8009aec:	b10b      	cbz	r3, 8009af2 <_strtod_l+0x5d2>
 8009aee:	4682      	mov	sl, r0
 8009af0:	468b      	mov	fp, r1
 8009af2:	9b08      	ldr	r3, [sp, #32]
 8009af4:	b1b3      	cbz	r3, 8009b24 <_strtod_l+0x604>
 8009af6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009afa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	4659      	mov	r1, fp
 8009b02:	dd0f      	ble.n	8009b24 <_strtod_l+0x604>
 8009b04:	2b1f      	cmp	r3, #31
 8009b06:	dd55      	ble.n	8009bb4 <_strtod_l+0x694>
 8009b08:	2b34      	cmp	r3, #52	@ 0x34
 8009b0a:	bfde      	ittt	le
 8009b0c:	f04f 33ff 	movle.w	r3, #4294967295
 8009b10:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009b14:	4093      	lslle	r3, r2
 8009b16:	f04f 0a00 	mov.w	sl, #0
 8009b1a:	bfcc      	ite	gt
 8009b1c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009b20:	ea03 0b01 	andle.w	fp, r3, r1
 8009b24:	2200      	movs	r2, #0
 8009b26:	2300      	movs	r3, #0
 8009b28:	4650      	mov	r0, sl
 8009b2a:	4659      	mov	r1, fp
 8009b2c:	f7f6 ffe4 	bl	8000af8 <__aeabi_dcmpeq>
 8009b30:	2800      	cmp	r0, #0
 8009b32:	d1a6      	bne.n	8009a82 <_strtod_l+0x562>
 8009b34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b36:	9300      	str	r3, [sp, #0]
 8009b38:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009b3a:	9805      	ldr	r0, [sp, #20]
 8009b3c:	462b      	mov	r3, r5
 8009b3e:	463a      	mov	r2, r7
 8009b40:	f7ff f8c6 	bl	8008cd0 <__s2b>
 8009b44:	900a      	str	r0, [sp, #40]	@ 0x28
 8009b46:	2800      	cmp	r0, #0
 8009b48:	f43f af05 	beq.w	8009956 <_strtod_l+0x436>
 8009b4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b4e:	2a00      	cmp	r2, #0
 8009b50:	eba9 0308 	sub.w	r3, r9, r8
 8009b54:	bfa8      	it	ge
 8009b56:	2300      	movge	r3, #0
 8009b58:	9312      	str	r3, [sp, #72]	@ 0x48
 8009b5a:	2400      	movs	r4, #0
 8009b5c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009b60:	9316      	str	r3, [sp, #88]	@ 0x58
 8009b62:	46a0      	mov	r8, r4
 8009b64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b66:	9805      	ldr	r0, [sp, #20]
 8009b68:	6859      	ldr	r1, [r3, #4]
 8009b6a:	f7ff f809 	bl	8008b80 <_Balloc>
 8009b6e:	4681      	mov	r9, r0
 8009b70:	2800      	cmp	r0, #0
 8009b72:	f43f aef4 	beq.w	800995e <_strtod_l+0x43e>
 8009b76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b78:	691a      	ldr	r2, [r3, #16]
 8009b7a:	3202      	adds	r2, #2
 8009b7c:	f103 010c 	add.w	r1, r3, #12
 8009b80:	0092      	lsls	r2, r2, #2
 8009b82:	300c      	adds	r0, #12
 8009b84:	f7fe f899 	bl	8007cba <memcpy>
 8009b88:	ec4b ab10 	vmov	d0, sl, fp
 8009b8c:	9805      	ldr	r0, [sp, #20]
 8009b8e:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b90:	a91b      	add	r1, sp, #108	@ 0x6c
 8009b92:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009b96:	f7ff fbd7 	bl	8009348 <__d2b>
 8009b9a:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b9c:	2800      	cmp	r0, #0
 8009b9e:	f43f aede 	beq.w	800995e <_strtod_l+0x43e>
 8009ba2:	9805      	ldr	r0, [sp, #20]
 8009ba4:	2101      	movs	r1, #1
 8009ba6:	f7ff f929 	bl	8008dfc <__i2b>
 8009baa:	4680      	mov	r8, r0
 8009bac:	b948      	cbnz	r0, 8009bc2 <_strtod_l+0x6a2>
 8009bae:	f04f 0800 	mov.w	r8, #0
 8009bb2:	e6d4      	b.n	800995e <_strtod_l+0x43e>
 8009bb4:	f04f 32ff 	mov.w	r2, #4294967295
 8009bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8009bbc:	ea03 0a0a 	and.w	sl, r3, sl
 8009bc0:	e7b0      	b.n	8009b24 <_strtod_l+0x604>
 8009bc2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009bc4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009bc6:	2d00      	cmp	r5, #0
 8009bc8:	bfab      	itete	ge
 8009bca:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009bcc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009bce:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009bd0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009bd2:	bfac      	ite	ge
 8009bd4:	18ef      	addge	r7, r5, r3
 8009bd6:	1b5e      	sublt	r6, r3, r5
 8009bd8:	9b08      	ldr	r3, [sp, #32]
 8009bda:	1aed      	subs	r5, r5, r3
 8009bdc:	4415      	add	r5, r2
 8009bde:	4b66      	ldr	r3, [pc, #408]	@ (8009d78 <_strtod_l+0x858>)
 8009be0:	3d01      	subs	r5, #1
 8009be2:	429d      	cmp	r5, r3
 8009be4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009be8:	da50      	bge.n	8009c8c <_strtod_l+0x76c>
 8009bea:	1b5b      	subs	r3, r3, r5
 8009bec:	2b1f      	cmp	r3, #31
 8009bee:	eba2 0203 	sub.w	r2, r2, r3
 8009bf2:	f04f 0101 	mov.w	r1, #1
 8009bf6:	dc3d      	bgt.n	8009c74 <_strtod_l+0x754>
 8009bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8009bfc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009bfe:	2300      	movs	r3, #0
 8009c00:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c02:	18bd      	adds	r5, r7, r2
 8009c04:	9b08      	ldr	r3, [sp, #32]
 8009c06:	42af      	cmp	r7, r5
 8009c08:	4416      	add	r6, r2
 8009c0a:	441e      	add	r6, r3
 8009c0c:	463b      	mov	r3, r7
 8009c0e:	bfa8      	it	ge
 8009c10:	462b      	movge	r3, r5
 8009c12:	42b3      	cmp	r3, r6
 8009c14:	bfa8      	it	ge
 8009c16:	4633      	movge	r3, r6
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	bfc2      	ittt	gt
 8009c1c:	1aed      	subgt	r5, r5, r3
 8009c1e:	1af6      	subgt	r6, r6, r3
 8009c20:	1aff      	subgt	r7, r7, r3
 8009c22:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	dd16      	ble.n	8009c56 <_strtod_l+0x736>
 8009c28:	4641      	mov	r1, r8
 8009c2a:	9805      	ldr	r0, [sp, #20]
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	f7ff f9a5 	bl	8008f7c <__pow5mult>
 8009c32:	4680      	mov	r8, r0
 8009c34:	2800      	cmp	r0, #0
 8009c36:	d0ba      	beq.n	8009bae <_strtod_l+0x68e>
 8009c38:	4601      	mov	r1, r0
 8009c3a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009c3c:	9805      	ldr	r0, [sp, #20]
 8009c3e:	f7ff f8f3 	bl	8008e28 <__multiply>
 8009c42:	900e      	str	r0, [sp, #56]	@ 0x38
 8009c44:	2800      	cmp	r0, #0
 8009c46:	f43f ae8a 	beq.w	800995e <_strtod_l+0x43e>
 8009c4a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c4c:	9805      	ldr	r0, [sp, #20]
 8009c4e:	f7fe ffd7 	bl	8008c00 <_Bfree>
 8009c52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c54:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c56:	2d00      	cmp	r5, #0
 8009c58:	dc1d      	bgt.n	8009c96 <_strtod_l+0x776>
 8009c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	dd23      	ble.n	8009ca8 <_strtod_l+0x788>
 8009c60:	4649      	mov	r1, r9
 8009c62:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009c64:	9805      	ldr	r0, [sp, #20]
 8009c66:	f7ff f989 	bl	8008f7c <__pow5mult>
 8009c6a:	4681      	mov	r9, r0
 8009c6c:	b9e0      	cbnz	r0, 8009ca8 <_strtod_l+0x788>
 8009c6e:	f04f 0900 	mov.w	r9, #0
 8009c72:	e674      	b.n	800995e <_strtod_l+0x43e>
 8009c74:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009c78:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009c7c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009c80:	35e2      	adds	r5, #226	@ 0xe2
 8009c82:	fa01 f305 	lsl.w	r3, r1, r5
 8009c86:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c88:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009c8a:	e7ba      	b.n	8009c02 <_strtod_l+0x6e2>
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c90:	2301      	movs	r3, #1
 8009c92:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c94:	e7b5      	b.n	8009c02 <_strtod_l+0x6e2>
 8009c96:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c98:	9805      	ldr	r0, [sp, #20]
 8009c9a:	462a      	mov	r2, r5
 8009c9c:	f7ff f9c8 	bl	8009030 <__lshift>
 8009ca0:	901a      	str	r0, [sp, #104]	@ 0x68
 8009ca2:	2800      	cmp	r0, #0
 8009ca4:	d1d9      	bne.n	8009c5a <_strtod_l+0x73a>
 8009ca6:	e65a      	b.n	800995e <_strtod_l+0x43e>
 8009ca8:	2e00      	cmp	r6, #0
 8009caa:	dd07      	ble.n	8009cbc <_strtod_l+0x79c>
 8009cac:	4649      	mov	r1, r9
 8009cae:	9805      	ldr	r0, [sp, #20]
 8009cb0:	4632      	mov	r2, r6
 8009cb2:	f7ff f9bd 	bl	8009030 <__lshift>
 8009cb6:	4681      	mov	r9, r0
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d0d8      	beq.n	8009c6e <_strtod_l+0x74e>
 8009cbc:	2f00      	cmp	r7, #0
 8009cbe:	dd08      	ble.n	8009cd2 <_strtod_l+0x7b2>
 8009cc0:	4641      	mov	r1, r8
 8009cc2:	9805      	ldr	r0, [sp, #20]
 8009cc4:	463a      	mov	r2, r7
 8009cc6:	f7ff f9b3 	bl	8009030 <__lshift>
 8009cca:	4680      	mov	r8, r0
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	f43f ae46 	beq.w	800995e <_strtod_l+0x43e>
 8009cd2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009cd4:	9805      	ldr	r0, [sp, #20]
 8009cd6:	464a      	mov	r2, r9
 8009cd8:	f7ff fa32 	bl	8009140 <__mdiff>
 8009cdc:	4604      	mov	r4, r0
 8009cde:	2800      	cmp	r0, #0
 8009ce0:	f43f ae3d 	beq.w	800995e <_strtod_l+0x43e>
 8009ce4:	68c3      	ldr	r3, [r0, #12]
 8009ce6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009ce8:	2300      	movs	r3, #0
 8009cea:	60c3      	str	r3, [r0, #12]
 8009cec:	4641      	mov	r1, r8
 8009cee:	f7ff fa0b 	bl	8009108 <__mcmp>
 8009cf2:	2800      	cmp	r0, #0
 8009cf4:	da46      	bge.n	8009d84 <_strtod_l+0x864>
 8009cf6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cf8:	ea53 030a 	orrs.w	r3, r3, sl
 8009cfc:	d16c      	bne.n	8009dd8 <_strtod_l+0x8b8>
 8009cfe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d168      	bne.n	8009dd8 <_strtod_l+0x8b8>
 8009d06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d0a:	0d1b      	lsrs	r3, r3, #20
 8009d0c:	051b      	lsls	r3, r3, #20
 8009d0e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009d12:	d961      	bls.n	8009dd8 <_strtod_l+0x8b8>
 8009d14:	6963      	ldr	r3, [r4, #20]
 8009d16:	b913      	cbnz	r3, 8009d1e <_strtod_l+0x7fe>
 8009d18:	6923      	ldr	r3, [r4, #16]
 8009d1a:	2b01      	cmp	r3, #1
 8009d1c:	dd5c      	ble.n	8009dd8 <_strtod_l+0x8b8>
 8009d1e:	4621      	mov	r1, r4
 8009d20:	2201      	movs	r2, #1
 8009d22:	9805      	ldr	r0, [sp, #20]
 8009d24:	f7ff f984 	bl	8009030 <__lshift>
 8009d28:	4641      	mov	r1, r8
 8009d2a:	4604      	mov	r4, r0
 8009d2c:	f7ff f9ec 	bl	8009108 <__mcmp>
 8009d30:	2800      	cmp	r0, #0
 8009d32:	dd51      	ble.n	8009dd8 <_strtod_l+0x8b8>
 8009d34:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d38:	9a08      	ldr	r2, [sp, #32]
 8009d3a:	0d1b      	lsrs	r3, r3, #20
 8009d3c:	051b      	lsls	r3, r3, #20
 8009d3e:	2a00      	cmp	r2, #0
 8009d40:	d06b      	beq.n	8009e1a <_strtod_l+0x8fa>
 8009d42:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009d46:	d868      	bhi.n	8009e1a <_strtod_l+0x8fa>
 8009d48:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009d4c:	f67f ae9d 	bls.w	8009a8a <_strtod_l+0x56a>
 8009d50:	4b0a      	ldr	r3, [pc, #40]	@ (8009d7c <_strtod_l+0x85c>)
 8009d52:	4650      	mov	r0, sl
 8009d54:	4659      	mov	r1, fp
 8009d56:	2200      	movs	r2, #0
 8009d58:	f7f6 fc66 	bl	8000628 <__aeabi_dmul>
 8009d5c:	4b08      	ldr	r3, [pc, #32]	@ (8009d80 <_strtod_l+0x860>)
 8009d5e:	400b      	ands	r3, r1
 8009d60:	4682      	mov	sl, r0
 8009d62:	468b      	mov	fp, r1
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	f47f ae05 	bne.w	8009974 <_strtod_l+0x454>
 8009d6a:	9a05      	ldr	r2, [sp, #20]
 8009d6c:	2322      	movs	r3, #34	@ 0x22
 8009d6e:	6013      	str	r3, [r2, #0]
 8009d70:	e600      	b.n	8009974 <_strtod_l+0x454>
 8009d72:	bf00      	nop
 8009d74:	0800c0f0 	.word	0x0800c0f0
 8009d78:	fffffc02 	.word	0xfffffc02
 8009d7c:	39500000 	.word	0x39500000
 8009d80:	7ff00000 	.word	0x7ff00000
 8009d84:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009d88:	d165      	bne.n	8009e56 <_strtod_l+0x936>
 8009d8a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009d8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d90:	b35a      	cbz	r2, 8009dea <_strtod_l+0x8ca>
 8009d92:	4a9f      	ldr	r2, [pc, #636]	@ (800a010 <_strtod_l+0xaf0>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d12b      	bne.n	8009df0 <_strtod_l+0x8d0>
 8009d98:	9b08      	ldr	r3, [sp, #32]
 8009d9a:	4651      	mov	r1, sl
 8009d9c:	b303      	cbz	r3, 8009de0 <_strtod_l+0x8c0>
 8009d9e:	4b9d      	ldr	r3, [pc, #628]	@ (800a014 <_strtod_l+0xaf4>)
 8009da0:	465a      	mov	r2, fp
 8009da2:	4013      	ands	r3, r2
 8009da4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009da8:	f04f 32ff 	mov.w	r2, #4294967295
 8009dac:	d81b      	bhi.n	8009de6 <_strtod_l+0x8c6>
 8009dae:	0d1b      	lsrs	r3, r3, #20
 8009db0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009db4:	fa02 f303 	lsl.w	r3, r2, r3
 8009db8:	4299      	cmp	r1, r3
 8009dba:	d119      	bne.n	8009df0 <_strtod_l+0x8d0>
 8009dbc:	4b96      	ldr	r3, [pc, #600]	@ (800a018 <_strtod_l+0xaf8>)
 8009dbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d102      	bne.n	8009dca <_strtod_l+0x8aa>
 8009dc4:	3101      	adds	r1, #1
 8009dc6:	f43f adca 	beq.w	800995e <_strtod_l+0x43e>
 8009dca:	4b92      	ldr	r3, [pc, #584]	@ (800a014 <_strtod_l+0xaf4>)
 8009dcc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dce:	401a      	ands	r2, r3
 8009dd0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009dd4:	f04f 0a00 	mov.w	sl, #0
 8009dd8:	9b08      	ldr	r3, [sp, #32]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1b8      	bne.n	8009d50 <_strtod_l+0x830>
 8009dde:	e5c9      	b.n	8009974 <_strtod_l+0x454>
 8009de0:	f04f 33ff 	mov.w	r3, #4294967295
 8009de4:	e7e8      	b.n	8009db8 <_strtod_l+0x898>
 8009de6:	4613      	mov	r3, r2
 8009de8:	e7e6      	b.n	8009db8 <_strtod_l+0x898>
 8009dea:	ea53 030a 	orrs.w	r3, r3, sl
 8009dee:	d0a1      	beq.n	8009d34 <_strtod_l+0x814>
 8009df0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009df2:	b1db      	cbz	r3, 8009e2c <_strtod_l+0x90c>
 8009df4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009df6:	4213      	tst	r3, r2
 8009df8:	d0ee      	beq.n	8009dd8 <_strtod_l+0x8b8>
 8009dfa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009dfc:	9a08      	ldr	r2, [sp, #32]
 8009dfe:	4650      	mov	r0, sl
 8009e00:	4659      	mov	r1, fp
 8009e02:	b1bb      	cbz	r3, 8009e34 <_strtod_l+0x914>
 8009e04:	f7ff fb6e 	bl	80094e4 <sulp>
 8009e08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e0c:	ec53 2b10 	vmov	r2, r3, d0
 8009e10:	f7f6 fa54 	bl	80002bc <__adddf3>
 8009e14:	4682      	mov	sl, r0
 8009e16:	468b      	mov	fp, r1
 8009e18:	e7de      	b.n	8009dd8 <_strtod_l+0x8b8>
 8009e1a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009e1e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009e22:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009e26:	f04f 3aff 	mov.w	sl, #4294967295
 8009e2a:	e7d5      	b.n	8009dd8 <_strtod_l+0x8b8>
 8009e2c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009e2e:	ea13 0f0a 	tst.w	r3, sl
 8009e32:	e7e1      	b.n	8009df8 <_strtod_l+0x8d8>
 8009e34:	f7ff fb56 	bl	80094e4 <sulp>
 8009e38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e3c:	ec53 2b10 	vmov	r2, r3, d0
 8009e40:	f7f6 fa3a 	bl	80002b8 <__aeabi_dsub>
 8009e44:	2200      	movs	r2, #0
 8009e46:	2300      	movs	r3, #0
 8009e48:	4682      	mov	sl, r0
 8009e4a:	468b      	mov	fp, r1
 8009e4c:	f7f6 fe54 	bl	8000af8 <__aeabi_dcmpeq>
 8009e50:	2800      	cmp	r0, #0
 8009e52:	d0c1      	beq.n	8009dd8 <_strtod_l+0x8b8>
 8009e54:	e619      	b.n	8009a8a <_strtod_l+0x56a>
 8009e56:	4641      	mov	r1, r8
 8009e58:	4620      	mov	r0, r4
 8009e5a:	f7ff facd 	bl	80093f8 <__ratio>
 8009e5e:	ec57 6b10 	vmov	r6, r7, d0
 8009e62:	2200      	movs	r2, #0
 8009e64:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009e68:	4630      	mov	r0, r6
 8009e6a:	4639      	mov	r1, r7
 8009e6c:	f7f6 fe58 	bl	8000b20 <__aeabi_dcmple>
 8009e70:	2800      	cmp	r0, #0
 8009e72:	d06f      	beq.n	8009f54 <_strtod_l+0xa34>
 8009e74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d17a      	bne.n	8009f70 <_strtod_l+0xa50>
 8009e7a:	f1ba 0f00 	cmp.w	sl, #0
 8009e7e:	d158      	bne.n	8009f32 <_strtod_l+0xa12>
 8009e80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d15a      	bne.n	8009f40 <_strtod_l+0xa20>
 8009e8a:	4b64      	ldr	r3, [pc, #400]	@ (800a01c <_strtod_l+0xafc>)
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	4630      	mov	r0, r6
 8009e90:	4639      	mov	r1, r7
 8009e92:	f7f6 fe3b 	bl	8000b0c <__aeabi_dcmplt>
 8009e96:	2800      	cmp	r0, #0
 8009e98:	d159      	bne.n	8009f4e <_strtod_l+0xa2e>
 8009e9a:	4630      	mov	r0, r6
 8009e9c:	4639      	mov	r1, r7
 8009e9e:	4b60      	ldr	r3, [pc, #384]	@ (800a020 <_strtod_l+0xb00>)
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	f7f6 fbc1 	bl	8000628 <__aeabi_dmul>
 8009ea6:	4606      	mov	r6, r0
 8009ea8:	460f      	mov	r7, r1
 8009eaa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009eae:	9606      	str	r6, [sp, #24]
 8009eb0:	9307      	str	r3, [sp, #28]
 8009eb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009eb6:	4d57      	ldr	r5, [pc, #348]	@ (800a014 <_strtod_l+0xaf4>)
 8009eb8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009ebc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ebe:	401d      	ands	r5, r3
 8009ec0:	4b58      	ldr	r3, [pc, #352]	@ (800a024 <_strtod_l+0xb04>)
 8009ec2:	429d      	cmp	r5, r3
 8009ec4:	f040 80b2 	bne.w	800a02c <_strtod_l+0xb0c>
 8009ec8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009eca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009ece:	ec4b ab10 	vmov	d0, sl, fp
 8009ed2:	f7ff f9c9 	bl	8009268 <__ulp>
 8009ed6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009eda:	ec51 0b10 	vmov	r0, r1, d0
 8009ede:	f7f6 fba3 	bl	8000628 <__aeabi_dmul>
 8009ee2:	4652      	mov	r2, sl
 8009ee4:	465b      	mov	r3, fp
 8009ee6:	f7f6 f9e9 	bl	80002bc <__adddf3>
 8009eea:	460b      	mov	r3, r1
 8009eec:	4949      	ldr	r1, [pc, #292]	@ (800a014 <_strtod_l+0xaf4>)
 8009eee:	4a4e      	ldr	r2, [pc, #312]	@ (800a028 <_strtod_l+0xb08>)
 8009ef0:	4019      	ands	r1, r3
 8009ef2:	4291      	cmp	r1, r2
 8009ef4:	4682      	mov	sl, r0
 8009ef6:	d942      	bls.n	8009f7e <_strtod_l+0xa5e>
 8009ef8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009efa:	4b47      	ldr	r3, [pc, #284]	@ (800a018 <_strtod_l+0xaf8>)
 8009efc:	429a      	cmp	r2, r3
 8009efe:	d103      	bne.n	8009f08 <_strtod_l+0x9e8>
 8009f00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009f02:	3301      	adds	r3, #1
 8009f04:	f43f ad2b 	beq.w	800995e <_strtod_l+0x43e>
 8009f08:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a018 <_strtod_l+0xaf8>
 8009f0c:	f04f 3aff 	mov.w	sl, #4294967295
 8009f10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f12:	9805      	ldr	r0, [sp, #20]
 8009f14:	f7fe fe74 	bl	8008c00 <_Bfree>
 8009f18:	9805      	ldr	r0, [sp, #20]
 8009f1a:	4649      	mov	r1, r9
 8009f1c:	f7fe fe70 	bl	8008c00 <_Bfree>
 8009f20:	9805      	ldr	r0, [sp, #20]
 8009f22:	4641      	mov	r1, r8
 8009f24:	f7fe fe6c 	bl	8008c00 <_Bfree>
 8009f28:	9805      	ldr	r0, [sp, #20]
 8009f2a:	4621      	mov	r1, r4
 8009f2c:	f7fe fe68 	bl	8008c00 <_Bfree>
 8009f30:	e618      	b.n	8009b64 <_strtod_l+0x644>
 8009f32:	f1ba 0f01 	cmp.w	sl, #1
 8009f36:	d103      	bne.n	8009f40 <_strtod_l+0xa20>
 8009f38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	f43f ada5 	beq.w	8009a8a <_strtod_l+0x56a>
 8009f40:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009ff0 <_strtod_l+0xad0>
 8009f44:	4f35      	ldr	r7, [pc, #212]	@ (800a01c <_strtod_l+0xafc>)
 8009f46:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009f4a:	2600      	movs	r6, #0
 8009f4c:	e7b1      	b.n	8009eb2 <_strtod_l+0x992>
 8009f4e:	4f34      	ldr	r7, [pc, #208]	@ (800a020 <_strtod_l+0xb00>)
 8009f50:	2600      	movs	r6, #0
 8009f52:	e7aa      	b.n	8009eaa <_strtod_l+0x98a>
 8009f54:	4b32      	ldr	r3, [pc, #200]	@ (800a020 <_strtod_l+0xb00>)
 8009f56:	4630      	mov	r0, r6
 8009f58:	4639      	mov	r1, r7
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	f7f6 fb64 	bl	8000628 <__aeabi_dmul>
 8009f60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f62:	4606      	mov	r6, r0
 8009f64:	460f      	mov	r7, r1
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d09f      	beq.n	8009eaa <_strtod_l+0x98a>
 8009f6a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009f6e:	e7a0      	b.n	8009eb2 <_strtod_l+0x992>
 8009f70:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009ff8 <_strtod_l+0xad8>
 8009f74:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009f78:	ec57 6b17 	vmov	r6, r7, d7
 8009f7c:	e799      	b.n	8009eb2 <_strtod_l+0x992>
 8009f7e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009f82:	9b08      	ldr	r3, [sp, #32]
 8009f84:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d1c1      	bne.n	8009f10 <_strtod_l+0x9f0>
 8009f8c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f90:	0d1b      	lsrs	r3, r3, #20
 8009f92:	051b      	lsls	r3, r3, #20
 8009f94:	429d      	cmp	r5, r3
 8009f96:	d1bb      	bne.n	8009f10 <_strtod_l+0x9f0>
 8009f98:	4630      	mov	r0, r6
 8009f9a:	4639      	mov	r1, r7
 8009f9c:	f7f6 fea4 	bl	8000ce8 <__aeabi_d2lz>
 8009fa0:	f7f6 fb14 	bl	80005cc <__aeabi_l2d>
 8009fa4:	4602      	mov	r2, r0
 8009fa6:	460b      	mov	r3, r1
 8009fa8:	4630      	mov	r0, r6
 8009faa:	4639      	mov	r1, r7
 8009fac:	f7f6 f984 	bl	80002b8 <__aeabi_dsub>
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	4602      	mov	r2, r0
 8009fb4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009fb8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009fbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fbe:	ea46 060a 	orr.w	r6, r6, sl
 8009fc2:	431e      	orrs	r6, r3
 8009fc4:	d06f      	beq.n	800a0a6 <_strtod_l+0xb86>
 8009fc6:	a30e      	add	r3, pc, #56	@ (adr r3, 800a000 <_strtod_l+0xae0>)
 8009fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fcc:	f7f6 fd9e 	bl	8000b0c <__aeabi_dcmplt>
 8009fd0:	2800      	cmp	r0, #0
 8009fd2:	f47f accf 	bne.w	8009974 <_strtod_l+0x454>
 8009fd6:	a30c      	add	r3, pc, #48	@ (adr r3, 800a008 <_strtod_l+0xae8>)
 8009fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009fe0:	f7f6 fdb2 	bl	8000b48 <__aeabi_dcmpgt>
 8009fe4:	2800      	cmp	r0, #0
 8009fe6:	d093      	beq.n	8009f10 <_strtod_l+0x9f0>
 8009fe8:	e4c4      	b.n	8009974 <_strtod_l+0x454>
 8009fea:	bf00      	nop
 8009fec:	f3af 8000 	nop.w
 8009ff0:	00000000 	.word	0x00000000
 8009ff4:	bff00000 	.word	0xbff00000
 8009ff8:	00000000 	.word	0x00000000
 8009ffc:	3ff00000 	.word	0x3ff00000
 800a000:	94a03595 	.word	0x94a03595
 800a004:	3fdfffff 	.word	0x3fdfffff
 800a008:	35afe535 	.word	0x35afe535
 800a00c:	3fe00000 	.word	0x3fe00000
 800a010:	000fffff 	.word	0x000fffff
 800a014:	7ff00000 	.word	0x7ff00000
 800a018:	7fefffff 	.word	0x7fefffff
 800a01c:	3ff00000 	.word	0x3ff00000
 800a020:	3fe00000 	.word	0x3fe00000
 800a024:	7fe00000 	.word	0x7fe00000
 800a028:	7c9fffff 	.word	0x7c9fffff
 800a02c:	9b08      	ldr	r3, [sp, #32]
 800a02e:	b323      	cbz	r3, 800a07a <_strtod_l+0xb5a>
 800a030:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a034:	d821      	bhi.n	800a07a <_strtod_l+0xb5a>
 800a036:	a328      	add	r3, pc, #160	@ (adr r3, 800a0d8 <_strtod_l+0xbb8>)
 800a038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03c:	4630      	mov	r0, r6
 800a03e:	4639      	mov	r1, r7
 800a040:	f7f6 fd6e 	bl	8000b20 <__aeabi_dcmple>
 800a044:	b1a0      	cbz	r0, 800a070 <_strtod_l+0xb50>
 800a046:	4639      	mov	r1, r7
 800a048:	4630      	mov	r0, r6
 800a04a:	f7f6 fdc5 	bl	8000bd8 <__aeabi_d2uiz>
 800a04e:	2801      	cmp	r0, #1
 800a050:	bf38      	it	cc
 800a052:	2001      	movcc	r0, #1
 800a054:	f7f6 fa6e 	bl	8000534 <__aeabi_ui2d>
 800a058:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a05a:	4606      	mov	r6, r0
 800a05c:	460f      	mov	r7, r1
 800a05e:	b9fb      	cbnz	r3, 800a0a0 <_strtod_l+0xb80>
 800a060:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a064:	9014      	str	r0, [sp, #80]	@ 0x50
 800a066:	9315      	str	r3, [sp, #84]	@ 0x54
 800a068:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a06c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a070:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a072:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a076:	1b5b      	subs	r3, r3, r5
 800a078:	9311      	str	r3, [sp, #68]	@ 0x44
 800a07a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a07e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a082:	f7ff f8f1 	bl	8009268 <__ulp>
 800a086:	4650      	mov	r0, sl
 800a088:	ec53 2b10 	vmov	r2, r3, d0
 800a08c:	4659      	mov	r1, fp
 800a08e:	f7f6 facb 	bl	8000628 <__aeabi_dmul>
 800a092:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a096:	f7f6 f911 	bl	80002bc <__adddf3>
 800a09a:	4682      	mov	sl, r0
 800a09c:	468b      	mov	fp, r1
 800a09e:	e770      	b.n	8009f82 <_strtod_l+0xa62>
 800a0a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a0a4:	e7e0      	b.n	800a068 <_strtod_l+0xb48>
 800a0a6:	a30e      	add	r3, pc, #56	@ (adr r3, 800a0e0 <_strtod_l+0xbc0>)
 800a0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ac:	f7f6 fd2e 	bl	8000b0c <__aeabi_dcmplt>
 800a0b0:	e798      	b.n	8009fe4 <_strtod_l+0xac4>
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a0b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a0ba:	6013      	str	r3, [r2, #0]
 800a0bc:	f7ff ba6d 	b.w	800959a <_strtod_l+0x7a>
 800a0c0:	2a65      	cmp	r2, #101	@ 0x65
 800a0c2:	f43f ab66 	beq.w	8009792 <_strtod_l+0x272>
 800a0c6:	2a45      	cmp	r2, #69	@ 0x45
 800a0c8:	f43f ab63 	beq.w	8009792 <_strtod_l+0x272>
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	f7ff bb9e 	b.w	800980e <_strtod_l+0x2ee>
 800a0d2:	bf00      	nop
 800a0d4:	f3af 8000 	nop.w
 800a0d8:	ffc00000 	.word	0xffc00000
 800a0dc:	41dfffff 	.word	0x41dfffff
 800a0e0:	94a03595 	.word	0x94a03595
 800a0e4:	3fcfffff 	.word	0x3fcfffff

0800a0e8 <_strtod_r>:
 800a0e8:	4b01      	ldr	r3, [pc, #4]	@ (800a0f0 <_strtod_r+0x8>)
 800a0ea:	f7ff ba19 	b.w	8009520 <_strtod_l>
 800a0ee:	bf00      	nop
 800a0f0:	20000128 	.word	0x20000128

0800a0f4 <_strtol_l.constprop.0>:
 800a0f4:	2b24      	cmp	r3, #36	@ 0x24
 800a0f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0fa:	4686      	mov	lr, r0
 800a0fc:	4690      	mov	r8, r2
 800a0fe:	d801      	bhi.n	800a104 <_strtol_l.constprop.0+0x10>
 800a100:	2b01      	cmp	r3, #1
 800a102:	d106      	bne.n	800a112 <_strtol_l.constprop.0+0x1e>
 800a104:	f7fd fdac 	bl	8007c60 <__errno>
 800a108:	2316      	movs	r3, #22
 800a10a:	6003      	str	r3, [r0, #0]
 800a10c:	2000      	movs	r0, #0
 800a10e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a112:	4834      	ldr	r0, [pc, #208]	@ (800a1e4 <_strtol_l.constprop.0+0xf0>)
 800a114:	460d      	mov	r5, r1
 800a116:	462a      	mov	r2, r5
 800a118:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a11c:	5d06      	ldrb	r6, [r0, r4]
 800a11e:	f016 0608 	ands.w	r6, r6, #8
 800a122:	d1f8      	bne.n	800a116 <_strtol_l.constprop.0+0x22>
 800a124:	2c2d      	cmp	r4, #45	@ 0x2d
 800a126:	d12d      	bne.n	800a184 <_strtol_l.constprop.0+0x90>
 800a128:	782c      	ldrb	r4, [r5, #0]
 800a12a:	2601      	movs	r6, #1
 800a12c:	1c95      	adds	r5, r2, #2
 800a12e:	f033 0210 	bics.w	r2, r3, #16
 800a132:	d109      	bne.n	800a148 <_strtol_l.constprop.0+0x54>
 800a134:	2c30      	cmp	r4, #48	@ 0x30
 800a136:	d12a      	bne.n	800a18e <_strtol_l.constprop.0+0x9a>
 800a138:	782a      	ldrb	r2, [r5, #0]
 800a13a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a13e:	2a58      	cmp	r2, #88	@ 0x58
 800a140:	d125      	bne.n	800a18e <_strtol_l.constprop.0+0x9a>
 800a142:	786c      	ldrb	r4, [r5, #1]
 800a144:	2310      	movs	r3, #16
 800a146:	3502      	adds	r5, #2
 800a148:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a14c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a150:	2200      	movs	r2, #0
 800a152:	fbbc f9f3 	udiv	r9, ip, r3
 800a156:	4610      	mov	r0, r2
 800a158:	fb03 ca19 	mls	sl, r3, r9, ip
 800a15c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a160:	2f09      	cmp	r7, #9
 800a162:	d81b      	bhi.n	800a19c <_strtol_l.constprop.0+0xa8>
 800a164:	463c      	mov	r4, r7
 800a166:	42a3      	cmp	r3, r4
 800a168:	dd27      	ble.n	800a1ba <_strtol_l.constprop.0+0xc6>
 800a16a:	1c57      	adds	r7, r2, #1
 800a16c:	d007      	beq.n	800a17e <_strtol_l.constprop.0+0x8a>
 800a16e:	4581      	cmp	r9, r0
 800a170:	d320      	bcc.n	800a1b4 <_strtol_l.constprop.0+0xc0>
 800a172:	d101      	bne.n	800a178 <_strtol_l.constprop.0+0x84>
 800a174:	45a2      	cmp	sl, r4
 800a176:	db1d      	blt.n	800a1b4 <_strtol_l.constprop.0+0xc0>
 800a178:	fb00 4003 	mla	r0, r0, r3, r4
 800a17c:	2201      	movs	r2, #1
 800a17e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a182:	e7eb      	b.n	800a15c <_strtol_l.constprop.0+0x68>
 800a184:	2c2b      	cmp	r4, #43	@ 0x2b
 800a186:	bf04      	itt	eq
 800a188:	782c      	ldrbeq	r4, [r5, #0]
 800a18a:	1c95      	addeq	r5, r2, #2
 800a18c:	e7cf      	b.n	800a12e <_strtol_l.constprop.0+0x3a>
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d1da      	bne.n	800a148 <_strtol_l.constprop.0+0x54>
 800a192:	2c30      	cmp	r4, #48	@ 0x30
 800a194:	bf0c      	ite	eq
 800a196:	2308      	moveq	r3, #8
 800a198:	230a      	movne	r3, #10
 800a19a:	e7d5      	b.n	800a148 <_strtol_l.constprop.0+0x54>
 800a19c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a1a0:	2f19      	cmp	r7, #25
 800a1a2:	d801      	bhi.n	800a1a8 <_strtol_l.constprop.0+0xb4>
 800a1a4:	3c37      	subs	r4, #55	@ 0x37
 800a1a6:	e7de      	b.n	800a166 <_strtol_l.constprop.0+0x72>
 800a1a8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a1ac:	2f19      	cmp	r7, #25
 800a1ae:	d804      	bhi.n	800a1ba <_strtol_l.constprop.0+0xc6>
 800a1b0:	3c57      	subs	r4, #87	@ 0x57
 800a1b2:	e7d8      	b.n	800a166 <_strtol_l.constprop.0+0x72>
 800a1b4:	f04f 32ff 	mov.w	r2, #4294967295
 800a1b8:	e7e1      	b.n	800a17e <_strtol_l.constprop.0+0x8a>
 800a1ba:	1c53      	adds	r3, r2, #1
 800a1bc:	d108      	bne.n	800a1d0 <_strtol_l.constprop.0+0xdc>
 800a1be:	2322      	movs	r3, #34	@ 0x22
 800a1c0:	f8ce 3000 	str.w	r3, [lr]
 800a1c4:	4660      	mov	r0, ip
 800a1c6:	f1b8 0f00 	cmp.w	r8, #0
 800a1ca:	d0a0      	beq.n	800a10e <_strtol_l.constprop.0+0x1a>
 800a1cc:	1e69      	subs	r1, r5, #1
 800a1ce:	e006      	b.n	800a1de <_strtol_l.constprop.0+0xea>
 800a1d0:	b106      	cbz	r6, 800a1d4 <_strtol_l.constprop.0+0xe0>
 800a1d2:	4240      	negs	r0, r0
 800a1d4:	f1b8 0f00 	cmp.w	r8, #0
 800a1d8:	d099      	beq.n	800a10e <_strtol_l.constprop.0+0x1a>
 800a1da:	2a00      	cmp	r2, #0
 800a1dc:	d1f6      	bne.n	800a1cc <_strtol_l.constprop.0+0xd8>
 800a1de:	f8c8 1000 	str.w	r1, [r8]
 800a1e2:	e794      	b.n	800a10e <_strtol_l.constprop.0+0x1a>
 800a1e4:	0800c119 	.word	0x0800c119

0800a1e8 <_strtol_r>:
 800a1e8:	f7ff bf84 	b.w	800a0f4 <_strtol_l.constprop.0>

0800a1ec <__ssputs_r>:
 800a1ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1f0:	688e      	ldr	r6, [r1, #8]
 800a1f2:	461f      	mov	r7, r3
 800a1f4:	42be      	cmp	r6, r7
 800a1f6:	680b      	ldr	r3, [r1, #0]
 800a1f8:	4682      	mov	sl, r0
 800a1fa:	460c      	mov	r4, r1
 800a1fc:	4690      	mov	r8, r2
 800a1fe:	d82d      	bhi.n	800a25c <__ssputs_r+0x70>
 800a200:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a204:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a208:	d026      	beq.n	800a258 <__ssputs_r+0x6c>
 800a20a:	6965      	ldr	r5, [r4, #20]
 800a20c:	6909      	ldr	r1, [r1, #16]
 800a20e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a212:	eba3 0901 	sub.w	r9, r3, r1
 800a216:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a21a:	1c7b      	adds	r3, r7, #1
 800a21c:	444b      	add	r3, r9
 800a21e:	106d      	asrs	r5, r5, #1
 800a220:	429d      	cmp	r5, r3
 800a222:	bf38      	it	cc
 800a224:	461d      	movcc	r5, r3
 800a226:	0553      	lsls	r3, r2, #21
 800a228:	d527      	bpl.n	800a27a <__ssputs_r+0x8e>
 800a22a:	4629      	mov	r1, r5
 800a22c:	f7fe fc1c 	bl	8008a68 <_malloc_r>
 800a230:	4606      	mov	r6, r0
 800a232:	b360      	cbz	r0, 800a28e <__ssputs_r+0xa2>
 800a234:	6921      	ldr	r1, [r4, #16]
 800a236:	464a      	mov	r2, r9
 800a238:	f7fd fd3f 	bl	8007cba <memcpy>
 800a23c:	89a3      	ldrh	r3, [r4, #12]
 800a23e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a246:	81a3      	strh	r3, [r4, #12]
 800a248:	6126      	str	r6, [r4, #16]
 800a24a:	6165      	str	r5, [r4, #20]
 800a24c:	444e      	add	r6, r9
 800a24e:	eba5 0509 	sub.w	r5, r5, r9
 800a252:	6026      	str	r6, [r4, #0]
 800a254:	60a5      	str	r5, [r4, #8]
 800a256:	463e      	mov	r6, r7
 800a258:	42be      	cmp	r6, r7
 800a25a:	d900      	bls.n	800a25e <__ssputs_r+0x72>
 800a25c:	463e      	mov	r6, r7
 800a25e:	6820      	ldr	r0, [r4, #0]
 800a260:	4632      	mov	r2, r6
 800a262:	4641      	mov	r1, r8
 800a264:	f000 fbd0 	bl	800aa08 <memmove>
 800a268:	68a3      	ldr	r3, [r4, #8]
 800a26a:	1b9b      	subs	r3, r3, r6
 800a26c:	60a3      	str	r3, [r4, #8]
 800a26e:	6823      	ldr	r3, [r4, #0]
 800a270:	4433      	add	r3, r6
 800a272:	6023      	str	r3, [r4, #0]
 800a274:	2000      	movs	r0, #0
 800a276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a27a:	462a      	mov	r2, r5
 800a27c:	f000 ff85 	bl	800b18a <_realloc_r>
 800a280:	4606      	mov	r6, r0
 800a282:	2800      	cmp	r0, #0
 800a284:	d1e0      	bne.n	800a248 <__ssputs_r+0x5c>
 800a286:	6921      	ldr	r1, [r4, #16]
 800a288:	4650      	mov	r0, sl
 800a28a:	f7fe fb79 	bl	8008980 <_free_r>
 800a28e:	230c      	movs	r3, #12
 800a290:	f8ca 3000 	str.w	r3, [sl]
 800a294:	89a3      	ldrh	r3, [r4, #12]
 800a296:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a29a:	81a3      	strh	r3, [r4, #12]
 800a29c:	f04f 30ff 	mov.w	r0, #4294967295
 800a2a0:	e7e9      	b.n	800a276 <__ssputs_r+0x8a>
	...

0800a2a4 <_svfiprintf_r>:
 800a2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a8:	4698      	mov	r8, r3
 800a2aa:	898b      	ldrh	r3, [r1, #12]
 800a2ac:	061b      	lsls	r3, r3, #24
 800a2ae:	b09d      	sub	sp, #116	@ 0x74
 800a2b0:	4607      	mov	r7, r0
 800a2b2:	460d      	mov	r5, r1
 800a2b4:	4614      	mov	r4, r2
 800a2b6:	d510      	bpl.n	800a2da <_svfiprintf_r+0x36>
 800a2b8:	690b      	ldr	r3, [r1, #16]
 800a2ba:	b973      	cbnz	r3, 800a2da <_svfiprintf_r+0x36>
 800a2bc:	2140      	movs	r1, #64	@ 0x40
 800a2be:	f7fe fbd3 	bl	8008a68 <_malloc_r>
 800a2c2:	6028      	str	r0, [r5, #0]
 800a2c4:	6128      	str	r0, [r5, #16]
 800a2c6:	b930      	cbnz	r0, 800a2d6 <_svfiprintf_r+0x32>
 800a2c8:	230c      	movs	r3, #12
 800a2ca:	603b      	str	r3, [r7, #0]
 800a2cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a2d0:	b01d      	add	sp, #116	@ 0x74
 800a2d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2d6:	2340      	movs	r3, #64	@ 0x40
 800a2d8:	616b      	str	r3, [r5, #20]
 800a2da:	2300      	movs	r3, #0
 800a2dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2de:	2320      	movs	r3, #32
 800a2e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2e4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2e8:	2330      	movs	r3, #48	@ 0x30
 800a2ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a488 <_svfiprintf_r+0x1e4>
 800a2ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2f2:	f04f 0901 	mov.w	r9, #1
 800a2f6:	4623      	mov	r3, r4
 800a2f8:	469a      	mov	sl, r3
 800a2fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2fe:	b10a      	cbz	r2, 800a304 <_svfiprintf_r+0x60>
 800a300:	2a25      	cmp	r2, #37	@ 0x25
 800a302:	d1f9      	bne.n	800a2f8 <_svfiprintf_r+0x54>
 800a304:	ebba 0b04 	subs.w	fp, sl, r4
 800a308:	d00b      	beq.n	800a322 <_svfiprintf_r+0x7e>
 800a30a:	465b      	mov	r3, fp
 800a30c:	4622      	mov	r2, r4
 800a30e:	4629      	mov	r1, r5
 800a310:	4638      	mov	r0, r7
 800a312:	f7ff ff6b 	bl	800a1ec <__ssputs_r>
 800a316:	3001      	adds	r0, #1
 800a318:	f000 80a7 	beq.w	800a46a <_svfiprintf_r+0x1c6>
 800a31c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a31e:	445a      	add	r2, fp
 800a320:	9209      	str	r2, [sp, #36]	@ 0x24
 800a322:	f89a 3000 	ldrb.w	r3, [sl]
 800a326:	2b00      	cmp	r3, #0
 800a328:	f000 809f 	beq.w	800a46a <_svfiprintf_r+0x1c6>
 800a32c:	2300      	movs	r3, #0
 800a32e:	f04f 32ff 	mov.w	r2, #4294967295
 800a332:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a336:	f10a 0a01 	add.w	sl, sl, #1
 800a33a:	9304      	str	r3, [sp, #16]
 800a33c:	9307      	str	r3, [sp, #28]
 800a33e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a342:	931a      	str	r3, [sp, #104]	@ 0x68
 800a344:	4654      	mov	r4, sl
 800a346:	2205      	movs	r2, #5
 800a348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a34c:	484e      	ldr	r0, [pc, #312]	@ (800a488 <_svfiprintf_r+0x1e4>)
 800a34e:	f7f5 ff57 	bl	8000200 <memchr>
 800a352:	9a04      	ldr	r2, [sp, #16]
 800a354:	b9d8      	cbnz	r0, 800a38e <_svfiprintf_r+0xea>
 800a356:	06d0      	lsls	r0, r2, #27
 800a358:	bf44      	itt	mi
 800a35a:	2320      	movmi	r3, #32
 800a35c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a360:	0711      	lsls	r1, r2, #28
 800a362:	bf44      	itt	mi
 800a364:	232b      	movmi	r3, #43	@ 0x2b
 800a366:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a36a:	f89a 3000 	ldrb.w	r3, [sl]
 800a36e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a370:	d015      	beq.n	800a39e <_svfiprintf_r+0xfa>
 800a372:	9a07      	ldr	r2, [sp, #28]
 800a374:	4654      	mov	r4, sl
 800a376:	2000      	movs	r0, #0
 800a378:	f04f 0c0a 	mov.w	ip, #10
 800a37c:	4621      	mov	r1, r4
 800a37e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a382:	3b30      	subs	r3, #48	@ 0x30
 800a384:	2b09      	cmp	r3, #9
 800a386:	d94b      	bls.n	800a420 <_svfiprintf_r+0x17c>
 800a388:	b1b0      	cbz	r0, 800a3b8 <_svfiprintf_r+0x114>
 800a38a:	9207      	str	r2, [sp, #28]
 800a38c:	e014      	b.n	800a3b8 <_svfiprintf_r+0x114>
 800a38e:	eba0 0308 	sub.w	r3, r0, r8
 800a392:	fa09 f303 	lsl.w	r3, r9, r3
 800a396:	4313      	orrs	r3, r2
 800a398:	9304      	str	r3, [sp, #16]
 800a39a:	46a2      	mov	sl, r4
 800a39c:	e7d2      	b.n	800a344 <_svfiprintf_r+0xa0>
 800a39e:	9b03      	ldr	r3, [sp, #12]
 800a3a0:	1d19      	adds	r1, r3, #4
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	9103      	str	r1, [sp, #12]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	bfbb      	ittet	lt
 800a3aa:	425b      	neglt	r3, r3
 800a3ac:	f042 0202 	orrlt.w	r2, r2, #2
 800a3b0:	9307      	strge	r3, [sp, #28]
 800a3b2:	9307      	strlt	r3, [sp, #28]
 800a3b4:	bfb8      	it	lt
 800a3b6:	9204      	strlt	r2, [sp, #16]
 800a3b8:	7823      	ldrb	r3, [r4, #0]
 800a3ba:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3bc:	d10a      	bne.n	800a3d4 <_svfiprintf_r+0x130>
 800a3be:	7863      	ldrb	r3, [r4, #1]
 800a3c0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3c2:	d132      	bne.n	800a42a <_svfiprintf_r+0x186>
 800a3c4:	9b03      	ldr	r3, [sp, #12]
 800a3c6:	1d1a      	adds	r2, r3, #4
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	9203      	str	r2, [sp, #12]
 800a3cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3d0:	3402      	adds	r4, #2
 800a3d2:	9305      	str	r3, [sp, #20]
 800a3d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a498 <_svfiprintf_r+0x1f4>
 800a3d8:	7821      	ldrb	r1, [r4, #0]
 800a3da:	2203      	movs	r2, #3
 800a3dc:	4650      	mov	r0, sl
 800a3de:	f7f5 ff0f 	bl	8000200 <memchr>
 800a3e2:	b138      	cbz	r0, 800a3f4 <_svfiprintf_r+0x150>
 800a3e4:	9b04      	ldr	r3, [sp, #16]
 800a3e6:	eba0 000a 	sub.w	r0, r0, sl
 800a3ea:	2240      	movs	r2, #64	@ 0x40
 800a3ec:	4082      	lsls	r2, r0
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	3401      	adds	r4, #1
 800a3f2:	9304      	str	r3, [sp, #16]
 800a3f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3f8:	4824      	ldr	r0, [pc, #144]	@ (800a48c <_svfiprintf_r+0x1e8>)
 800a3fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3fe:	2206      	movs	r2, #6
 800a400:	f7f5 fefe 	bl	8000200 <memchr>
 800a404:	2800      	cmp	r0, #0
 800a406:	d036      	beq.n	800a476 <_svfiprintf_r+0x1d2>
 800a408:	4b21      	ldr	r3, [pc, #132]	@ (800a490 <_svfiprintf_r+0x1ec>)
 800a40a:	bb1b      	cbnz	r3, 800a454 <_svfiprintf_r+0x1b0>
 800a40c:	9b03      	ldr	r3, [sp, #12]
 800a40e:	3307      	adds	r3, #7
 800a410:	f023 0307 	bic.w	r3, r3, #7
 800a414:	3308      	adds	r3, #8
 800a416:	9303      	str	r3, [sp, #12]
 800a418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a41a:	4433      	add	r3, r6
 800a41c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a41e:	e76a      	b.n	800a2f6 <_svfiprintf_r+0x52>
 800a420:	fb0c 3202 	mla	r2, ip, r2, r3
 800a424:	460c      	mov	r4, r1
 800a426:	2001      	movs	r0, #1
 800a428:	e7a8      	b.n	800a37c <_svfiprintf_r+0xd8>
 800a42a:	2300      	movs	r3, #0
 800a42c:	3401      	adds	r4, #1
 800a42e:	9305      	str	r3, [sp, #20]
 800a430:	4619      	mov	r1, r3
 800a432:	f04f 0c0a 	mov.w	ip, #10
 800a436:	4620      	mov	r0, r4
 800a438:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a43c:	3a30      	subs	r2, #48	@ 0x30
 800a43e:	2a09      	cmp	r2, #9
 800a440:	d903      	bls.n	800a44a <_svfiprintf_r+0x1a6>
 800a442:	2b00      	cmp	r3, #0
 800a444:	d0c6      	beq.n	800a3d4 <_svfiprintf_r+0x130>
 800a446:	9105      	str	r1, [sp, #20]
 800a448:	e7c4      	b.n	800a3d4 <_svfiprintf_r+0x130>
 800a44a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a44e:	4604      	mov	r4, r0
 800a450:	2301      	movs	r3, #1
 800a452:	e7f0      	b.n	800a436 <_svfiprintf_r+0x192>
 800a454:	ab03      	add	r3, sp, #12
 800a456:	9300      	str	r3, [sp, #0]
 800a458:	462a      	mov	r2, r5
 800a45a:	4b0e      	ldr	r3, [pc, #56]	@ (800a494 <_svfiprintf_r+0x1f0>)
 800a45c:	a904      	add	r1, sp, #16
 800a45e:	4638      	mov	r0, r7
 800a460:	f7fc fca0 	bl	8006da4 <_printf_float>
 800a464:	1c42      	adds	r2, r0, #1
 800a466:	4606      	mov	r6, r0
 800a468:	d1d6      	bne.n	800a418 <_svfiprintf_r+0x174>
 800a46a:	89ab      	ldrh	r3, [r5, #12]
 800a46c:	065b      	lsls	r3, r3, #25
 800a46e:	f53f af2d 	bmi.w	800a2cc <_svfiprintf_r+0x28>
 800a472:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a474:	e72c      	b.n	800a2d0 <_svfiprintf_r+0x2c>
 800a476:	ab03      	add	r3, sp, #12
 800a478:	9300      	str	r3, [sp, #0]
 800a47a:	462a      	mov	r2, r5
 800a47c:	4b05      	ldr	r3, [pc, #20]	@ (800a494 <_svfiprintf_r+0x1f0>)
 800a47e:	a904      	add	r1, sp, #16
 800a480:	4638      	mov	r0, r7
 800a482:	f7fc ff27 	bl	80072d4 <_printf_i>
 800a486:	e7ed      	b.n	800a464 <_svfiprintf_r+0x1c0>
 800a488:	0800c219 	.word	0x0800c219
 800a48c:	0800c223 	.word	0x0800c223
 800a490:	08006da5 	.word	0x08006da5
 800a494:	0800a1ed 	.word	0x0800a1ed
 800a498:	0800c21f 	.word	0x0800c21f

0800a49c <__sfputc_r>:
 800a49c:	6893      	ldr	r3, [r2, #8]
 800a49e:	3b01      	subs	r3, #1
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	b410      	push	{r4}
 800a4a4:	6093      	str	r3, [r2, #8]
 800a4a6:	da08      	bge.n	800a4ba <__sfputc_r+0x1e>
 800a4a8:	6994      	ldr	r4, [r2, #24]
 800a4aa:	42a3      	cmp	r3, r4
 800a4ac:	db01      	blt.n	800a4b2 <__sfputc_r+0x16>
 800a4ae:	290a      	cmp	r1, #10
 800a4b0:	d103      	bne.n	800a4ba <__sfputc_r+0x1e>
 800a4b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4b6:	f000 ba13 	b.w	800a8e0 <__swbuf_r>
 800a4ba:	6813      	ldr	r3, [r2, #0]
 800a4bc:	1c58      	adds	r0, r3, #1
 800a4be:	6010      	str	r0, [r2, #0]
 800a4c0:	7019      	strb	r1, [r3, #0]
 800a4c2:	4608      	mov	r0, r1
 800a4c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4c8:	4770      	bx	lr

0800a4ca <__sfputs_r>:
 800a4ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4cc:	4606      	mov	r6, r0
 800a4ce:	460f      	mov	r7, r1
 800a4d0:	4614      	mov	r4, r2
 800a4d2:	18d5      	adds	r5, r2, r3
 800a4d4:	42ac      	cmp	r4, r5
 800a4d6:	d101      	bne.n	800a4dc <__sfputs_r+0x12>
 800a4d8:	2000      	movs	r0, #0
 800a4da:	e007      	b.n	800a4ec <__sfputs_r+0x22>
 800a4dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4e0:	463a      	mov	r2, r7
 800a4e2:	4630      	mov	r0, r6
 800a4e4:	f7ff ffda 	bl	800a49c <__sfputc_r>
 800a4e8:	1c43      	adds	r3, r0, #1
 800a4ea:	d1f3      	bne.n	800a4d4 <__sfputs_r+0xa>
 800a4ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a4f0 <_vfiprintf_r>:
 800a4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4f4:	460d      	mov	r5, r1
 800a4f6:	b09d      	sub	sp, #116	@ 0x74
 800a4f8:	4614      	mov	r4, r2
 800a4fa:	4698      	mov	r8, r3
 800a4fc:	4606      	mov	r6, r0
 800a4fe:	b118      	cbz	r0, 800a508 <_vfiprintf_r+0x18>
 800a500:	6a03      	ldr	r3, [r0, #32]
 800a502:	b90b      	cbnz	r3, 800a508 <_vfiprintf_r+0x18>
 800a504:	f7fd faa6 	bl	8007a54 <__sinit>
 800a508:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a50a:	07d9      	lsls	r1, r3, #31
 800a50c:	d405      	bmi.n	800a51a <_vfiprintf_r+0x2a>
 800a50e:	89ab      	ldrh	r3, [r5, #12]
 800a510:	059a      	lsls	r2, r3, #22
 800a512:	d402      	bmi.n	800a51a <_vfiprintf_r+0x2a>
 800a514:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a516:	f7fd fbce 	bl	8007cb6 <__retarget_lock_acquire_recursive>
 800a51a:	89ab      	ldrh	r3, [r5, #12]
 800a51c:	071b      	lsls	r3, r3, #28
 800a51e:	d501      	bpl.n	800a524 <_vfiprintf_r+0x34>
 800a520:	692b      	ldr	r3, [r5, #16]
 800a522:	b99b      	cbnz	r3, 800a54c <_vfiprintf_r+0x5c>
 800a524:	4629      	mov	r1, r5
 800a526:	4630      	mov	r0, r6
 800a528:	f000 fa18 	bl	800a95c <__swsetup_r>
 800a52c:	b170      	cbz	r0, 800a54c <_vfiprintf_r+0x5c>
 800a52e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a530:	07dc      	lsls	r4, r3, #31
 800a532:	d504      	bpl.n	800a53e <_vfiprintf_r+0x4e>
 800a534:	f04f 30ff 	mov.w	r0, #4294967295
 800a538:	b01d      	add	sp, #116	@ 0x74
 800a53a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a53e:	89ab      	ldrh	r3, [r5, #12]
 800a540:	0598      	lsls	r0, r3, #22
 800a542:	d4f7      	bmi.n	800a534 <_vfiprintf_r+0x44>
 800a544:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a546:	f7fd fbb7 	bl	8007cb8 <__retarget_lock_release_recursive>
 800a54a:	e7f3      	b.n	800a534 <_vfiprintf_r+0x44>
 800a54c:	2300      	movs	r3, #0
 800a54e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a550:	2320      	movs	r3, #32
 800a552:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a556:	f8cd 800c 	str.w	r8, [sp, #12]
 800a55a:	2330      	movs	r3, #48	@ 0x30
 800a55c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a70c <_vfiprintf_r+0x21c>
 800a560:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a564:	f04f 0901 	mov.w	r9, #1
 800a568:	4623      	mov	r3, r4
 800a56a:	469a      	mov	sl, r3
 800a56c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a570:	b10a      	cbz	r2, 800a576 <_vfiprintf_r+0x86>
 800a572:	2a25      	cmp	r2, #37	@ 0x25
 800a574:	d1f9      	bne.n	800a56a <_vfiprintf_r+0x7a>
 800a576:	ebba 0b04 	subs.w	fp, sl, r4
 800a57a:	d00b      	beq.n	800a594 <_vfiprintf_r+0xa4>
 800a57c:	465b      	mov	r3, fp
 800a57e:	4622      	mov	r2, r4
 800a580:	4629      	mov	r1, r5
 800a582:	4630      	mov	r0, r6
 800a584:	f7ff ffa1 	bl	800a4ca <__sfputs_r>
 800a588:	3001      	adds	r0, #1
 800a58a:	f000 80a7 	beq.w	800a6dc <_vfiprintf_r+0x1ec>
 800a58e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a590:	445a      	add	r2, fp
 800a592:	9209      	str	r2, [sp, #36]	@ 0x24
 800a594:	f89a 3000 	ldrb.w	r3, [sl]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	f000 809f 	beq.w	800a6dc <_vfiprintf_r+0x1ec>
 800a59e:	2300      	movs	r3, #0
 800a5a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a5a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5a8:	f10a 0a01 	add.w	sl, sl, #1
 800a5ac:	9304      	str	r3, [sp, #16]
 800a5ae:	9307      	str	r3, [sp, #28]
 800a5b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a5b4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a5b6:	4654      	mov	r4, sl
 800a5b8:	2205      	movs	r2, #5
 800a5ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5be:	4853      	ldr	r0, [pc, #332]	@ (800a70c <_vfiprintf_r+0x21c>)
 800a5c0:	f7f5 fe1e 	bl	8000200 <memchr>
 800a5c4:	9a04      	ldr	r2, [sp, #16]
 800a5c6:	b9d8      	cbnz	r0, 800a600 <_vfiprintf_r+0x110>
 800a5c8:	06d1      	lsls	r1, r2, #27
 800a5ca:	bf44      	itt	mi
 800a5cc:	2320      	movmi	r3, #32
 800a5ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5d2:	0713      	lsls	r3, r2, #28
 800a5d4:	bf44      	itt	mi
 800a5d6:	232b      	movmi	r3, #43	@ 0x2b
 800a5d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5dc:	f89a 3000 	ldrb.w	r3, [sl]
 800a5e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5e2:	d015      	beq.n	800a610 <_vfiprintf_r+0x120>
 800a5e4:	9a07      	ldr	r2, [sp, #28]
 800a5e6:	4654      	mov	r4, sl
 800a5e8:	2000      	movs	r0, #0
 800a5ea:	f04f 0c0a 	mov.w	ip, #10
 800a5ee:	4621      	mov	r1, r4
 800a5f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5f4:	3b30      	subs	r3, #48	@ 0x30
 800a5f6:	2b09      	cmp	r3, #9
 800a5f8:	d94b      	bls.n	800a692 <_vfiprintf_r+0x1a2>
 800a5fa:	b1b0      	cbz	r0, 800a62a <_vfiprintf_r+0x13a>
 800a5fc:	9207      	str	r2, [sp, #28]
 800a5fe:	e014      	b.n	800a62a <_vfiprintf_r+0x13a>
 800a600:	eba0 0308 	sub.w	r3, r0, r8
 800a604:	fa09 f303 	lsl.w	r3, r9, r3
 800a608:	4313      	orrs	r3, r2
 800a60a:	9304      	str	r3, [sp, #16]
 800a60c:	46a2      	mov	sl, r4
 800a60e:	e7d2      	b.n	800a5b6 <_vfiprintf_r+0xc6>
 800a610:	9b03      	ldr	r3, [sp, #12]
 800a612:	1d19      	adds	r1, r3, #4
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	9103      	str	r1, [sp, #12]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	bfbb      	ittet	lt
 800a61c:	425b      	neglt	r3, r3
 800a61e:	f042 0202 	orrlt.w	r2, r2, #2
 800a622:	9307      	strge	r3, [sp, #28]
 800a624:	9307      	strlt	r3, [sp, #28]
 800a626:	bfb8      	it	lt
 800a628:	9204      	strlt	r2, [sp, #16]
 800a62a:	7823      	ldrb	r3, [r4, #0]
 800a62c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a62e:	d10a      	bne.n	800a646 <_vfiprintf_r+0x156>
 800a630:	7863      	ldrb	r3, [r4, #1]
 800a632:	2b2a      	cmp	r3, #42	@ 0x2a
 800a634:	d132      	bne.n	800a69c <_vfiprintf_r+0x1ac>
 800a636:	9b03      	ldr	r3, [sp, #12]
 800a638:	1d1a      	adds	r2, r3, #4
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	9203      	str	r2, [sp, #12]
 800a63e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a642:	3402      	adds	r4, #2
 800a644:	9305      	str	r3, [sp, #20]
 800a646:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a71c <_vfiprintf_r+0x22c>
 800a64a:	7821      	ldrb	r1, [r4, #0]
 800a64c:	2203      	movs	r2, #3
 800a64e:	4650      	mov	r0, sl
 800a650:	f7f5 fdd6 	bl	8000200 <memchr>
 800a654:	b138      	cbz	r0, 800a666 <_vfiprintf_r+0x176>
 800a656:	9b04      	ldr	r3, [sp, #16]
 800a658:	eba0 000a 	sub.w	r0, r0, sl
 800a65c:	2240      	movs	r2, #64	@ 0x40
 800a65e:	4082      	lsls	r2, r0
 800a660:	4313      	orrs	r3, r2
 800a662:	3401      	adds	r4, #1
 800a664:	9304      	str	r3, [sp, #16]
 800a666:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a66a:	4829      	ldr	r0, [pc, #164]	@ (800a710 <_vfiprintf_r+0x220>)
 800a66c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a670:	2206      	movs	r2, #6
 800a672:	f7f5 fdc5 	bl	8000200 <memchr>
 800a676:	2800      	cmp	r0, #0
 800a678:	d03f      	beq.n	800a6fa <_vfiprintf_r+0x20a>
 800a67a:	4b26      	ldr	r3, [pc, #152]	@ (800a714 <_vfiprintf_r+0x224>)
 800a67c:	bb1b      	cbnz	r3, 800a6c6 <_vfiprintf_r+0x1d6>
 800a67e:	9b03      	ldr	r3, [sp, #12]
 800a680:	3307      	adds	r3, #7
 800a682:	f023 0307 	bic.w	r3, r3, #7
 800a686:	3308      	adds	r3, #8
 800a688:	9303      	str	r3, [sp, #12]
 800a68a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a68c:	443b      	add	r3, r7
 800a68e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a690:	e76a      	b.n	800a568 <_vfiprintf_r+0x78>
 800a692:	fb0c 3202 	mla	r2, ip, r2, r3
 800a696:	460c      	mov	r4, r1
 800a698:	2001      	movs	r0, #1
 800a69a:	e7a8      	b.n	800a5ee <_vfiprintf_r+0xfe>
 800a69c:	2300      	movs	r3, #0
 800a69e:	3401      	adds	r4, #1
 800a6a0:	9305      	str	r3, [sp, #20]
 800a6a2:	4619      	mov	r1, r3
 800a6a4:	f04f 0c0a 	mov.w	ip, #10
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6ae:	3a30      	subs	r2, #48	@ 0x30
 800a6b0:	2a09      	cmp	r2, #9
 800a6b2:	d903      	bls.n	800a6bc <_vfiprintf_r+0x1cc>
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d0c6      	beq.n	800a646 <_vfiprintf_r+0x156>
 800a6b8:	9105      	str	r1, [sp, #20]
 800a6ba:	e7c4      	b.n	800a646 <_vfiprintf_r+0x156>
 800a6bc:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6c0:	4604      	mov	r4, r0
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	e7f0      	b.n	800a6a8 <_vfiprintf_r+0x1b8>
 800a6c6:	ab03      	add	r3, sp, #12
 800a6c8:	9300      	str	r3, [sp, #0]
 800a6ca:	462a      	mov	r2, r5
 800a6cc:	4b12      	ldr	r3, [pc, #72]	@ (800a718 <_vfiprintf_r+0x228>)
 800a6ce:	a904      	add	r1, sp, #16
 800a6d0:	4630      	mov	r0, r6
 800a6d2:	f7fc fb67 	bl	8006da4 <_printf_float>
 800a6d6:	4607      	mov	r7, r0
 800a6d8:	1c78      	adds	r0, r7, #1
 800a6da:	d1d6      	bne.n	800a68a <_vfiprintf_r+0x19a>
 800a6dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a6de:	07d9      	lsls	r1, r3, #31
 800a6e0:	d405      	bmi.n	800a6ee <_vfiprintf_r+0x1fe>
 800a6e2:	89ab      	ldrh	r3, [r5, #12]
 800a6e4:	059a      	lsls	r2, r3, #22
 800a6e6:	d402      	bmi.n	800a6ee <_vfiprintf_r+0x1fe>
 800a6e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a6ea:	f7fd fae5 	bl	8007cb8 <__retarget_lock_release_recursive>
 800a6ee:	89ab      	ldrh	r3, [r5, #12]
 800a6f0:	065b      	lsls	r3, r3, #25
 800a6f2:	f53f af1f 	bmi.w	800a534 <_vfiprintf_r+0x44>
 800a6f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6f8:	e71e      	b.n	800a538 <_vfiprintf_r+0x48>
 800a6fa:	ab03      	add	r3, sp, #12
 800a6fc:	9300      	str	r3, [sp, #0]
 800a6fe:	462a      	mov	r2, r5
 800a700:	4b05      	ldr	r3, [pc, #20]	@ (800a718 <_vfiprintf_r+0x228>)
 800a702:	a904      	add	r1, sp, #16
 800a704:	4630      	mov	r0, r6
 800a706:	f7fc fde5 	bl	80072d4 <_printf_i>
 800a70a:	e7e4      	b.n	800a6d6 <_vfiprintf_r+0x1e6>
 800a70c:	0800c219 	.word	0x0800c219
 800a710:	0800c223 	.word	0x0800c223
 800a714:	08006da5 	.word	0x08006da5
 800a718:	0800a4cb 	.word	0x0800a4cb
 800a71c:	0800c21f 	.word	0x0800c21f

0800a720 <__sflush_r>:
 800a720:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a728:	0716      	lsls	r6, r2, #28
 800a72a:	4605      	mov	r5, r0
 800a72c:	460c      	mov	r4, r1
 800a72e:	d454      	bmi.n	800a7da <__sflush_r+0xba>
 800a730:	684b      	ldr	r3, [r1, #4]
 800a732:	2b00      	cmp	r3, #0
 800a734:	dc02      	bgt.n	800a73c <__sflush_r+0x1c>
 800a736:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a738:	2b00      	cmp	r3, #0
 800a73a:	dd48      	ble.n	800a7ce <__sflush_r+0xae>
 800a73c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a73e:	2e00      	cmp	r6, #0
 800a740:	d045      	beq.n	800a7ce <__sflush_r+0xae>
 800a742:	2300      	movs	r3, #0
 800a744:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a748:	682f      	ldr	r7, [r5, #0]
 800a74a:	6a21      	ldr	r1, [r4, #32]
 800a74c:	602b      	str	r3, [r5, #0]
 800a74e:	d030      	beq.n	800a7b2 <__sflush_r+0x92>
 800a750:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a752:	89a3      	ldrh	r3, [r4, #12]
 800a754:	0759      	lsls	r1, r3, #29
 800a756:	d505      	bpl.n	800a764 <__sflush_r+0x44>
 800a758:	6863      	ldr	r3, [r4, #4]
 800a75a:	1ad2      	subs	r2, r2, r3
 800a75c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a75e:	b10b      	cbz	r3, 800a764 <__sflush_r+0x44>
 800a760:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a762:	1ad2      	subs	r2, r2, r3
 800a764:	2300      	movs	r3, #0
 800a766:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a768:	6a21      	ldr	r1, [r4, #32]
 800a76a:	4628      	mov	r0, r5
 800a76c:	47b0      	blx	r6
 800a76e:	1c43      	adds	r3, r0, #1
 800a770:	89a3      	ldrh	r3, [r4, #12]
 800a772:	d106      	bne.n	800a782 <__sflush_r+0x62>
 800a774:	6829      	ldr	r1, [r5, #0]
 800a776:	291d      	cmp	r1, #29
 800a778:	d82b      	bhi.n	800a7d2 <__sflush_r+0xb2>
 800a77a:	4a2a      	ldr	r2, [pc, #168]	@ (800a824 <__sflush_r+0x104>)
 800a77c:	410a      	asrs	r2, r1
 800a77e:	07d6      	lsls	r6, r2, #31
 800a780:	d427      	bmi.n	800a7d2 <__sflush_r+0xb2>
 800a782:	2200      	movs	r2, #0
 800a784:	6062      	str	r2, [r4, #4]
 800a786:	04d9      	lsls	r1, r3, #19
 800a788:	6922      	ldr	r2, [r4, #16]
 800a78a:	6022      	str	r2, [r4, #0]
 800a78c:	d504      	bpl.n	800a798 <__sflush_r+0x78>
 800a78e:	1c42      	adds	r2, r0, #1
 800a790:	d101      	bne.n	800a796 <__sflush_r+0x76>
 800a792:	682b      	ldr	r3, [r5, #0]
 800a794:	b903      	cbnz	r3, 800a798 <__sflush_r+0x78>
 800a796:	6560      	str	r0, [r4, #84]	@ 0x54
 800a798:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a79a:	602f      	str	r7, [r5, #0]
 800a79c:	b1b9      	cbz	r1, 800a7ce <__sflush_r+0xae>
 800a79e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a7a2:	4299      	cmp	r1, r3
 800a7a4:	d002      	beq.n	800a7ac <__sflush_r+0x8c>
 800a7a6:	4628      	mov	r0, r5
 800a7a8:	f7fe f8ea 	bl	8008980 <_free_r>
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	6363      	str	r3, [r4, #52]	@ 0x34
 800a7b0:	e00d      	b.n	800a7ce <__sflush_r+0xae>
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	4628      	mov	r0, r5
 800a7b6:	47b0      	blx	r6
 800a7b8:	4602      	mov	r2, r0
 800a7ba:	1c50      	adds	r0, r2, #1
 800a7bc:	d1c9      	bne.n	800a752 <__sflush_r+0x32>
 800a7be:	682b      	ldr	r3, [r5, #0]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d0c6      	beq.n	800a752 <__sflush_r+0x32>
 800a7c4:	2b1d      	cmp	r3, #29
 800a7c6:	d001      	beq.n	800a7cc <__sflush_r+0xac>
 800a7c8:	2b16      	cmp	r3, #22
 800a7ca:	d11e      	bne.n	800a80a <__sflush_r+0xea>
 800a7cc:	602f      	str	r7, [r5, #0]
 800a7ce:	2000      	movs	r0, #0
 800a7d0:	e022      	b.n	800a818 <__sflush_r+0xf8>
 800a7d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7d6:	b21b      	sxth	r3, r3
 800a7d8:	e01b      	b.n	800a812 <__sflush_r+0xf2>
 800a7da:	690f      	ldr	r7, [r1, #16]
 800a7dc:	2f00      	cmp	r7, #0
 800a7de:	d0f6      	beq.n	800a7ce <__sflush_r+0xae>
 800a7e0:	0793      	lsls	r3, r2, #30
 800a7e2:	680e      	ldr	r6, [r1, #0]
 800a7e4:	bf08      	it	eq
 800a7e6:	694b      	ldreq	r3, [r1, #20]
 800a7e8:	600f      	str	r7, [r1, #0]
 800a7ea:	bf18      	it	ne
 800a7ec:	2300      	movne	r3, #0
 800a7ee:	eba6 0807 	sub.w	r8, r6, r7
 800a7f2:	608b      	str	r3, [r1, #8]
 800a7f4:	f1b8 0f00 	cmp.w	r8, #0
 800a7f8:	dde9      	ble.n	800a7ce <__sflush_r+0xae>
 800a7fa:	6a21      	ldr	r1, [r4, #32]
 800a7fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a7fe:	4643      	mov	r3, r8
 800a800:	463a      	mov	r2, r7
 800a802:	4628      	mov	r0, r5
 800a804:	47b0      	blx	r6
 800a806:	2800      	cmp	r0, #0
 800a808:	dc08      	bgt.n	800a81c <__sflush_r+0xfc>
 800a80a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a80e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a812:	81a3      	strh	r3, [r4, #12]
 800a814:	f04f 30ff 	mov.w	r0, #4294967295
 800a818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a81c:	4407      	add	r7, r0
 800a81e:	eba8 0800 	sub.w	r8, r8, r0
 800a822:	e7e7      	b.n	800a7f4 <__sflush_r+0xd4>
 800a824:	dfbffffe 	.word	0xdfbffffe

0800a828 <_fflush_r>:
 800a828:	b538      	push	{r3, r4, r5, lr}
 800a82a:	690b      	ldr	r3, [r1, #16]
 800a82c:	4605      	mov	r5, r0
 800a82e:	460c      	mov	r4, r1
 800a830:	b913      	cbnz	r3, 800a838 <_fflush_r+0x10>
 800a832:	2500      	movs	r5, #0
 800a834:	4628      	mov	r0, r5
 800a836:	bd38      	pop	{r3, r4, r5, pc}
 800a838:	b118      	cbz	r0, 800a842 <_fflush_r+0x1a>
 800a83a:	6a03      	ldr	r3, [r0, #32]
 800a83c:	b90b      	cbnz	r3, 800a842 <_fflush_r+0x1a>
 800a83e:	f7fd f909 	bl	8007a54 <__sinit>
 800a842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d0f3      	beq.n	800a832 <_fflush_r+0xa>
 800a84a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a84c:	07d0      	lsls	r0, r2, #31
 800a84e:	d404      	bmi.n	800a85a <_fflush_r+0x32>
 800a850:	0599      	lsls	r1, r3, #22
 800a852:	d402      	bmi.n	800a85a <_fflush_r+0x32>
 800a854:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a856:	f7fd fa2e 	bl	8007cb6 <__retarget_lock_acquire_recursive>
 800a85a:	4628      	mov	r0, r5
 800a85c:	4621      	mov	r1, r4
 800a85e:	f7ff ff5f 	bl	800a720 <__sflush_r>
 800a862:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a864:	07da      	lsls	r2, r3, #31
 800a866:	4605      	mov	r5, r0
 800a868:	d4e4      	bmi.n	800a834 <_fflush_r+0xc>
 800a86a:	89a3      	ldrh	r3, [r4, #12]
 800a86c:	059b      	lsls	r3, r3, #22
 800a86e:	d4e1      	bmi.n	800a834 <_fflush_r+0xc>
 800a870:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a872:	f7fd fa21 	bl	8007cb8 <__retarget_lock_release_recursive>
 800a876:	e7dd      	b.n	800a834 <_fflush_r+0xc>

0800a878 <_putc_r>:
 800a878:	b570      	push	{r4, r5, r6, lr}
 800a87a:	460d      	mov	r5, r1
 800a87c:	4614      	mov	r4, r2
 800a87e:	4606      	mov	r6, r0
 800a880:	b118      	cbz	r0, 800a88a <_putc_r+0x12>
 800a882:	6a03      	ldr	r3, [r0, #32]
 800a884:	b90b      	cbnz	r3, 800a88a <_putc_r+0x12>
 800a886:	f7fd f8e5 	bl	8007a54 <__sinit>
 800a88a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a88c:	07d8      	lsls	r0, r3, #31
 800a88e:	d405      	bmi.n	800a89c <_putc_r+0x24>
 800a890:	89a3      	ldrh	r3, [r4, #12]
 800a892:	0599      	lsls	r1, r3, #22
 800a894:	d402      	bmi.n	800a89c <_putc_r+0x24>
 800a896:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a898:	f7fd fa0d 	bl	8007cb6 <__retarget_lock_acquire_recursive>
 800a89c:	68a3      	ldr	r3, [r4, #8]
 800a89e:	3b01      	subs	r3, #1
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	60a3      	str	r3, [r4, #8]
 800a8a4:	da05      	bge.n	800a8b2 <_putc_r+0x3a>
 800a8a6:	69a2      	ldr	r2, [r4, #24]
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	db12      	blt.n	800a8d2 <_putc_r+0x5a>
 800a8ac:	b2eb      	uxtb	r3, r5
 800a8ae:	2b0a      	cmp	r3, #10
 800a8b0:	d00f      	beq.n	800a8d2 <_putc_r+0x5a>
 800a8b2:	6823      	ldr	r3, [r4, #0]
 800a8b4:	1c5a      	adds	r2, r3, #1
 800a8b6:	6022      	str	r2, [r4, #0]
 800a8b8:	701d      	strb	r5, [r3, #0]
 800a8ba:	b2ed      	uxtb	r5, r5
 800a8bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8be:	07da      	lsls	r2, r3, #31
 800a8c0:	d405      	bmi.n	800a8ce <_putc_r+0x56>
 800a8c2:	89a3      	ldrh	r3, [r4, #12]
 800a8c4:	059b      	lsls	r3, r3, #22
 800a8c6:	d402      	bmi.n	800a8ce <_putc_r+0x56>
 800a8c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8ca:	f7fd f9f5 	bl	8007cb8 <__retarget_lock_release_recursive>
 800a8ce:	4628      	mov	r0, r5
 800a8d0:	bd70      	pop	{r4, r5, r6, pc}
 800a8d2:	4629      	mov	r1, r5
 800a8d4:	4622      	mov	r2, r4
 800a8d6:	4630      	mov	r0, r6
 800a8d8:	f000 f802 	bl	800a8e0 <__swbuf_r>
 800a8dc:	4605      	mov	r5, r0
 800a8de:	e7ed      	b.n	800a8bc <_putc_r+0x44>

0800a8e0 <__swbuf_r>:
 800a8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8e2:	460e      	mov	r6, r1
 800a8e4:	4614      	mov	r4, r2
 800a8e6:	4605      	mov	r5, r0
 800a8e8:	b118      	cbz	r0, 800a8f2 <__swbuf_r+0x12>
 800a8ea:	6a03      	ldr	r3, [r0, #32]
 800a8ec:	b90b      	cbnz	r3, 800a8f2 <__swbuf_r+0x12>
 800a8ee:	f7fd f8b1 	bl	8007a54 <__sinit>
 800a8f2:	69a3      	ldr	r3, [r4, #24]
 800a8f4:	60a3      	str	r3, [r4, #8]
 800a8f6:	89a3      	ldrh	r3, [r4, #12]
 800a8f8:	071a      	lsls	r2, r3, #28
 800a8fa:	d501      	bpl.n	800a900 <__swbuf_r+0x20>
 800a8fc:	6923      	ldr	r3, [r4, #16]
 800a8fe:	b943      	cbnz	r3, 800a912 <__swbuf_r+0x32>
 800a900:	4621      	mov	r1, r4
 800a902:	4628      	mov	r0, r5
 800a904:	f000 f82a 	bl	800a95c <__swsetup_r>
 800a908:	b118      	cbz	r0, 800a912 <__swbuf_r+0x32>
 800a90a:	f04f 37ff 	mov.w	r7, #4294967295
 800a90e:	4638      	mov	r0, r7
 800a910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a912:	6823      	ldr	r3, [r4, #0]
 800a914:	6922      	ldr	r2, [r4, #16]
 800a916:	1a98      	subs	r0, r3, r2
 800a918:	6963      	ldr	r3, [r4, #20]
 800a91a:	b2f6      	uxtb	r6, r6
 800a91c:	4283      	cmp	r3, r0
 800a91e:	4637      	mov	r7, r6
 800a920:	dc05      	bgt.n	800a92e <__swbuf_r+0x4e>
 800a922:	4621      	mov	r1, r4
 800a924:	4628      	mov	r0, r5
 800a926:	f7ff ff7f 	bl	800a828 <_fflush_r>
 800a92a:	2800      	cmp	r0, #0
 800a92c:	d1ed      	bne.n	800a90a <__swbuf_r+0x2a>
 800a92e:	68a3      	ldr	r3, [r4, #8]
 800a930:	3b01      	subs	r3, #1
 800a932:	60a3      	str	r3, [r4, #8]
 800a934:	6823      	ldr	r3, [r4, #0]
 800a936:	1c5a      	adds	r2, r3, #1
 800a938:	6022      	str	r2, [r4, #0]
 800a93a:	701e      	strb	r6, [r3, #0]
 800a93c:	6962      	ldr	r2, [r4, #20]
 800a93e:	1c43      	adds	r3, r0, #1
 800a940:	429a      	cmp	r2, r3
 800a942:	d004      	beq.n	800a94e <__swbuf_r+0x6e>
 800a944:	89a3      	ldrh	r3, [r4, #12]
 800a946:	07db      	lsls	r3, r3, #31
 800a948:	d5e1      	bpl.n	800a90e <__swbuf_r+0x2e>
 800a94a:	2e0a      	cmp	r6, #10
 800a94c:	d1df      	bne.n	800a90e <__swbuf_r+0x2e>
 800a94e:	4621      	mov	r1, r4
 800a950:	4628      	mov	r0, r5
 800a952:	f7ff ff69 	bl	800a828 <_fflush_r>
 800a956:	2800      	cmp	r0, #0
 800a958:	d0d9      	beq.n	800a90e <__swbuf_r+0x2e>
 800a95a:	e7d6      	b.n	800a90a <__swbuf_r+0x2a>

0800a95c <__swsetup_r>:
 800a95c:	b538      	push	{r3, r4, r5, lr}
 800a95e:	4b29      	ldr	r3, [pc, #164]	@ (800aa04 <__swsetup_r+0xa8>)
 800a960:	4605      	mov	r5, r0
 800a962:	6818      	ldr	r0, [r3, #0]
 800a964:	460c      	mov	r4, r1
 800a966:	b118      	cbz	r0, 800a970 <__swsetup_r+0x14>
 800a968:	6a03      	ldr	r3, [r0, #32]
 800a96a:	b90b      	cbnz	r3, 800a970 <__swsetup_r+0x14>
 800a96c:	f7fd f872 	bl	8007a54 <__sinit>
 800a970:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a974:	0719      	lsls	r1, r3, #28
 800a976:	d422      	bmi.n	800a9be <__swsetup_r+0x62>
 800a978:	06da      	lsls	r2, r3, #27
 800a97a:	d407      	bmi.n	800a98c <__swsetup_r+0x30>
 800a97c:	2209      	movs	r2, #9
 800a97e:	602a      	str	r2, [r5, #0]
 800a980:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a984:	81a3      	strh	r3, [r4, #12]
 800a986:	f04f 30ff 	mov.w	r0, #4294967295
 800a98a:	e033      	b.n	800a9f4 <__swsetup_r+0x98>
 800a98c:	0758      	lsls	r0, r3, #29
 800a98e:	d512      	bpl.n	800a9b6 <__swsetup_r+0x5a>
 800a990:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a992:	b141      	cbz	r1, 800a9a6 <__swsetup_r+0x4a>
 800a994:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a998:	4299      	cmp	r1, r3
 800a99a:	d002      	beq.n	800a9a2 <__swsetup_r+0x46>
 800a99c:	4628      	mov	r0, r5
 800a99e:	f7fd ffef 	bl	8008980 <_free_r>
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a9a6:	89a3      	ldrh	r3, [r4, #12]
 800a9a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a9ac:	81a3      	strh	r3, [r4, #12]
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	6063      	str	r3, [r4, #4]
 800a9b2:	6923      	ldr	r3, [r4, #16]
 800a9b4:	6023      	str	r3, [r4, #0]
 800a9b6:	89a3      	ldrh	r3, [r4, #12]
 800a9b8:	f043 0308 	orr.w	r3, r3, #8
 800a9bc:	81a3      	strh	r3, [r4, #12]
 800a9be:	6923      	ldr	r3, [r4, #16]
 800a9c0:	b94b      	cbnz	r3, 800a9d6 <__swsetup_r+0x7a>
 800a9c2:	89a3      	ldrh	r3, [r4, #12]
 800a9c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a9c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9cc:	d003      	beq.n	800a9d6 <__swsetup_r+0x7a>
 800a9ce:	4621      	mov	r1, r4
 800a9d0:	4628      	mov	r0, r5
 800a9d2:	f000 fc4d 	bl	800b270 <__smakebuf_r>
 800a9d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9da:	f013 0201 	ands.w	r2, r3, #1
 800a9de:	d00a      	beq.n	800a9f6 <__swsetup_r+0x9a>
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	60a2      	str	r2, [r4, #8]
 800a9e4:	6962      	ldr	r2, [r4, #20]
 800a9e6:	4252      	negs	r2, r2
 800a9e8:	61a2      	str	r2, [r4, #24]
 800a9ea:	6922      	ldr	r2, [r4, #16]
 800a9ec:	b942      	cbnz	r2, 800aa00 <__swsetup_r+0xa4>
 800a9ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a9f2:	d1c5      	bne.n	800a980 <__swsetup_r+0x24>
 800a9f4:	bd38      	pop	{r3, r4, r5, pc}
 800a9f6:	0799      	lsls	r1, r3, #30
 800a9f8:	bf58      	it	pl
 800a9fa:	6962      	ldrpl	r2, [r4, #20]
 800a9fc:	60a2      	str	r2, [r4, #8]
 800a9fe:	e7f4      	b.n	800a9ea <__swsetup_r+0x8e>
 800aa00:	2000      	movs	r0, #0
 800aa02:	e7f7      	b.n	800a9f4 <__swsetup_r+0x98>
 800aa04:	200000d8 	.word	0x200000d8

0800aa08 <memmove>:
 800aa08:	4288      	cmp	r0, r1
 800aa0a:	b510      	push	{r4, lr}
 800aa0c:	eb01 0402 	add.w	r4, r1, r2
 800aa10:	d902      	bls.n	800aa18 <memmove+0x10>
 800aa12:	4284      	cmp	r4, r0
 800aa14:	4623      	mov	r3, r4
 800aa16:	d807      	bhi.n	800aa28 <memmove+0x20>
 800aa18:	1e43      	subs	r3, r0, #1
 800aa1a:	42a1      	cmp	r1, r4
 800aa1c:	d008      	beq.n	800aa30 <memmove+0x28>
 800aa1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa22:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa26:	e7f8      	b.n	800aa1a <memmove+0x12>
 800aa28:	4402      	add	r2, r0
 800aa2a:	4601      	mov	r1, r0
 800aa2c:	428a      	cmp	r2, r1
 800aa2e:	d100      	bne.n	800aa32 <memmove+0x2a>
 800aa30:	bd10      	pop	{r4, pc}
 800aa32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aa36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aa3a:	e7f7      	b.n	800aa2c <memmove+0x24>

0800aa3c <strncmp>:
 800aa3c:	b510      	push	{r4, lr}
 800aa3e:	b16a      	cbz	r2, 800aa5c <strncmp+0x20>
 800aa40:	3901      	subs	r1, #1
 800aa42:	1884      	adds	r4, r0, r2
 800aa44:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa48:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800aa4c:	429a      	cmp	r2, r3
 800aa4e:	d103      	bne.n	800aa58 <strncmp+0x1c>
 800aa50:	42a0      	cmp	r0, r4
 800aa52:	d001      	beq.n	800aa58 <strncmp+0x1c>
 800aa54:	2a00      	cmp	r2, #0
 800aa56:	d1f5      	bne.n	800aa44 <strncmp+0x8>
 800aa58:	1ad0      	subs	r0, r2, r3
 800aa5a:	bd10      	pop	{r4, pc}
 800aa5c:	4610      	mov	r0, r2
 800aa5e:	e7fc      	b.n	800aa5a <strncmp+0x1e>

0800aa60 <_sbrk_r>:
 800aa60:	b538      	push	{r3, r4, r5, lr}
 800aa62:	4d06      	ldr	r5, [pc, #24]	@ (800aa7c <_sbrk_r+0x1c>)
 800aa64:	2300      	movs	r3, #0
 800aa66:	4604      	mov	r4, r0
 800aa68:	4608      	mov	r0, r1
 800aa6a:	602b      	str	r3, [r5, #0]
 800aa6c:	f7f7 fa4a 	bl	8001f04 <_sbrk>
 800aa70:	1c43      	adds	r3, r0, #1
 800aa72:	d102      	bne.n	800aa7a <_sbrk_r+0x1a>
 800aa74:	682b      	ldr	r3, [r5, #0]
 800aa76:	b103      	cbz	r3, 800aa7a <_sbrk_r+0x1a>
 800aa78:	6023      	str	r3, [r4, #0]
 800aa7a:	bd38      	pop	{r3, r4, r5, pc}
 800aa7c:	20001728 	.word	0x20001728

0800aa80 <nan>:
 800aa80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800aa88 <nan+0x8>
 800aa84:	4770      	bx	lr
 800aa86:	bf00      	nop
 800aa88:	00000000 	.word	0x00000000
 800aa8c:	7ff80000 	.word	0x7ff80000

0800aa90 <__assert_func>:
 800aa90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa92:	4614      	mov	r4, r2
 800aa94:	461a      	mov	r2, r3
 800aa96:	4b09      	ldr	r3, [pc, #36]	@ (800aabc <__assert_func+0x2c>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	4605      	mov	r5, r0
 800aa9c:	68d8      	ldr	r0, [r3, #12]
 800aa9e:	b954      	cbnz	r4, 800aab6 <__assert_func+0x26>
 800aaa0:	4b07      	ldr	r3, [pc, #28]	@ (800aac0 <__assert_func+0x30>)
 800aaa2:	461c      	mov	r4, r3
 800aaa4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aaa8:	9100      	str	r1, [sp, #0]
 800aaaa:	462b      	mov	r3, r5
 800aaac:	4905      	ldr	r1, [pc, #20]	@ (800aac4 <__assert_func+0x34>)
 800aaae:	f000 fba7 	bl	800b200 <fiprintf>
 800aab2:	f000 fc3b 	bl	800b32c <abort>
 800aab6:	4b04      	ldr	r3, [pc, #16]	@ (800aac8 <__assert_func+0x38>)
 800aab8:	e7f4      	b.n	800aaa4 <__assert_func+0x14>
 800aaba:	bf00      	nop
 800aabc:	200000d8 	.word	0x200000d8
 800aac0:	0800c26d 	.word	0x0800c26d
 800aac4:	0800c23f 	.word	0x0800c23f
 800aac8:	0800c232 	.word	0x0800c232

0800aacc <_calloc_r>:
 800aacc:	b570      	push	{r4, r5, r6, lr}
 800aace:	fba1 5402 	umull	r5, r4, r1, r2
 800aad2:	b93c      	cbnz	r4, 800aae4 <_calloc_r+0x18>
 800aad4:	4629      	mov	r1, r5
 800aad6:	f7fd ffc7 	bl	8008a68 <_malloc_r>
 800aada:	4606      	mov	r6, r0
 800aadc:	b928      	cbnz	r0, 800aaea <_calloc_r+0x1e>
 800aade:	2600      	movs	r6, #0
 800aae0:	4630      	mov	r0, r6
 800aae2:	bd70      	pop	{r4, r5, r6, pc}
 800aae4:	220c      	movs	r2, #12
 800aae6:	6002      	str	r2, [r0, #0]
 800aae8:	e7f9      	b.n	800aade <_calloc_r+0x12>
 800aaea:	462a      	mov	r2, r5
 800aaec:	4621      	mov	r1, r4
 800aaee:	f7fd f864 	bl	8007bba <memset>
 800aaf2:	e7f5      	b.n	800aae0 <_calloc_r+0x14>

0800aaf4 <rshift>:
 800aaf4:	6903      	ldr	r3, [r0, #16]
 800aaf6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800aafa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aafe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ab02:	f100 0414 	add.w	r4, r0, #20
 800ab06:	dd45      	ble.n	800ab94 <rshift+0xa0>
 800ab08:	f011 011f 	ands.w	r1, r1, #31
 800ab0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ab10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ab14:	d10c      	bne.n	800ab30 <rshift+0x3c>
 800ab16:	f100 0710 	add.w	r7, r0, #16
 800ab1a:	4629      	mov	r1, r5
 800ab1c:	42b1      	cmp	r1, r6
 800ab1e:	d334      	bcc.n	800ab8a <rshift+0x96>
 800ab20:	1a9b      	subs	r3, r3, r2
 800ab22:	009b      	lsls	r3, r3, #2
 800ab24:	1eea      	subs	r2, r5, #3
 800ab26:	4296      	cmp	r6, r2
 800ab28:	bf38      	it	cc
 800ab2a:	2300      	movcc	r3, #0
 800ab2c:	4423      	add	r3, r4
 800ab2e:	e015      	b.n	800ab5c <rshift+0x68>
 800ab30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ab34:	f1c1 0820 	rsb	r8, r1, #32
 800ab38:	40cf      	lsrs	r7, r1
 800ab3a:	f105 0e04 	add.w	lr, r5, #4
 800ab3e:	46a1      	mov	r9, r4
 800ab40:	4576      	cmp	r6, lr
 800ab42:	46f4      	mov	ip, lr
 800ab44:	d815      	bhi.n	800ab72 <rshift+0x7e>
 800ab46:	1a9a      	subs	r2, r3, r2
 800ab48:	0092      	lsls	r2, r2, #2
 800ab4a:	3a04      	subs	r2, #4
 800ab4c:	3501      	adds	r5, #1
 800ab4e:	42ae      	cmp	r6, r5
 800ab50:	bf38      	it	cc
 800ab52:	2200      	movcc	r2, #0
 800ab54:	18a3      	adds	r3, r4, r2
 800ab56:	50a7      	str	r7, [r4, r2]
 800ab58:	b107      	cbz	r7, 800ab5c <rshift+0x68>
 800ab5a:	3304      	adds	r3, #4
 800ab5c:	1b1a      	subs	r2, r3, r4
 800ab5e:	42a3      	cmp	r3, r4
 800ab60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ab64:	bf08      	it	eq
 800ab66:	2300      	moveq	r3, #0
 800ab68:	6102      	str	r2, [r0, #16]
 800ab6a:	bf08      	it	eq
 800ab6c:	6143      	streq	r3, [r0, #20]
 800ab6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab72:	f8dc c000 	ldr.w	ip, [ip]
 800ab76:	fa0c fc08 	lsl.w	ip, ip, r8
 800ab7a:	ea4c 0707 	orr.w	r7, ip, r7
 800ab7e:	f849 7b04 	str.w	r7, [r9], #4
 800ab82:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ab86:	40cf      	lsrs	r7, r1
 800ab88:	e7da      	b.n	800ab40 <rshift+0x4c>
 800ab8a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ab8e:	f847 cf04 	str.w	ip, [r7, #4]!
 800ab92:	e7c3      	b.n	800ab1c <rshift+0x28>
 800ab94:	4623      	mov	r3, r4
 800ab96:	e7e1      	b.n	800ab5c <rshift+0x68>

0800ab98 <__hexdig_fun>:
 800ab98:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ab9c:	2b09      	cmp	r3, #9
 800ab9e:	d802      	bhi.n	800aba6 <__hexdig_fun+0xe>
 800aba0:	3820      	subs	r0, #32
 800aba2:	b2c0      	uxtb	r0, r0
 800aba4:	4770      	bx	lr
 800aba6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800abaa:	2b05      	cmp	r3, #5
 800abac:	d801      	bhi.n	800abb2 <__hexdig_fun+0x1a>
 800abae:	3847      	subs	r0, #71	@ 0x47
 800abb0:	e7f7      	b.n	800aba2 <__hexdig_fun+0xa>
 800abb2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800abb6:	2b05      	cmp	r3, #5
 800abb8:	d801      	bhi.n	800abbe <__hexdig_fun+0x26>
 800abba:	3827      	subs	r0, #39	@ 0x27
 800abbc:	e7f1      	b.n	800aba2 <__hexdig_fun+0xa>
 800abbe:	2000      	movs	r0, #0
 800abc0:	4770      	bx	lr
	...

0800abc4 <__gethex>:
 800abc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abc8:	b085      	sub	sp, #20
 800abca:	468a      	mov	sl, r1
 800abcc:	9302      	str	r3, [sp, #8]
 800abce:	680b      	ldr	r3, [r1, #0]
 800abd0:	9001      	str	r0, [sp, #4]
 800abd2:	4690      	mov	r8, r2
 800abd4:	1c9c      	adds	r4, r3, #2
 800abd6:	46a1      	mov	r9, r4
 800abd8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800abdc:	2830      	cmp	r0, #48	@ 0x30
 800abde:	d0fa      	beq.n	800abd6 <__gethex+0x12>
 800abe0:	eba9 0303 	sub.w	r3, r9, r3
 800abe4:	f1a3 0b02 	sub.w	fp, r3, #2
 800abe8:	f7ff ffd6 	bl	800ab98 <__hexdig_fun>
 800abec:	4605      	mov	r5, r0
 800abee:	2800      	cmp	r0, #0
 800abf0:	d168      	bne.n	800acc4 <__gethex+0x100>
 800abf2:	49a0      	ldr	r1, [pc, #640]	@ (800ae74 <__gethex+0x2b0>)
 800abf4:	2201      	movs	r2, #1
 800abf6:	4648      	mov	r0, r9
 800abf8:	f7ff ff20 	bl	800aa3c <strncmp>
 800abfc:	4607      	mov	r7, r0
 800abfe:	2800      	cmp	r0, #0
 800ac00:	d167      	bne.n	800acd2 <__gethex+0x10e>
 800ac02:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ac06:	4626      	mov	r6, r4
 800ac08:	f7ff ffc6 	bl	800ab98 <__hexdig_fun>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	d062      	beq.n	800acd6 <__gethex+0x112>
 800ac10:	4623      	mov	r3, r4
 800ac12:	7818      	ldrb	r0, [r3, #0]
 800ac14:	2830      	cmp	r0, #48	@ 0x30
 800ac16:	4699      	mov	r9, r3
 800ac18:	f103 0301 	add.w	r3, r3, #1
 800ac1c:	d0f9      	beq.n	800ac12 <__gethex+0x4e>
 800ac1e:	f7ff ffbb 	bl	800ab98 <__hexdig_fun>
 800ac22:	fab0 f580 	clz	r5, r0
 800ac26:	096d      	lsrs	r5, r5, #5
 800ac28:	f04f 0b01 	mov.w	fp, #1
 800ac2c:	464a      	mov	r2, r9
 800ac2e:	4616      	mov	r6, r2
 800ac30:	3201      	adds	r2, #1
 800ac32:	7830      	ldrb	r0, [r6, #0]
 800ac34:	f7ff ffb0 	bl	800ab98 <__hexdig_fun>
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	d1f8      	bne.n	800ac2e <__gethex+0x6a>
 800ac3c:	498d      	ldr	r1, [pc, #564]	@ (800ae74 <__gethex+0x2b0>)
 800ac3e:	2201      	movs	r2, #1
 800ac40:	4630      	mov	r0, r6
 800ac42:	f7ff fefb 	bl	800aa3c <strncmp>
 800ac46:	2800      	cmp	r0, #0
 800ac48:	d13f      	bne.n	800acca <__gethex+0x106>
 800ac4a:	b944      	cbnz	r4, 800ac5e <__gethex+0x9a>
 800ac4c:	1c74      	adds	r4, r6, #1
 800ac4e:	4622      	mov	r2, r4
 800ac50:	4616      	mov	r6, r2
 800ac52:	3201      	adds	r2, #1
 800ac54:	7830      	ldrb	r0, [r6, #0]
 800ac56:	f7ff ff9f 	bl	800ab98 <__hexdig_fun>
 800ac5a:	2800      	cmp	r0, #0
 800ac5c:	d1f8      	bne.n	800ac50 <__gethex+0x8c>
 800ac5e:	1ba4      	subs	r4, r4, r6
 800ac60:	00a7      	lsls	r7, r4, #2
 800ac62:	7833      	ldrb	r3, [r6, #0]
 800ac64:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ac68:	2b50      	cmp	r3, #80	@ 0x50
 800ac6a:	d13e      	bne.n	800acea <__gethex+0x126>
 800ac6c:	7873      	ldrb	r3, [r6, #1]
 800ac6e:	2b2b      	cmp	r3, #43	@ 0x2b
 800ac70:	d033      	beq.n	800acda <__gethex+0x116>
 800ac72:	2b2d      	cmp	r3, #45	@ 0x2d
 800ac74:	d034      	beq.n	800ace0 <__gethex+0x11c>
 800ac76:	1c71      	adds	r1, r6, #1
 800ac78:	2400      	movs	r4, #0
 800ac7a:	7808      	ldrb	r0, [r1, #0]
 800ac7c:	f7ff ff8c 	bl	800ab98 <__hexdig_fun>
 800ac80:	1e43      	subs	r3, r0, #1
 800ac82:	b2db      	uxtb	r3, r3
 800ac84:	2b18      	cmp	r3, #24
 800ac86:	d830      	bhi.n	800acea <__gethex+0x126>
 800ac88:	f1a0 0210 	sub.w	r2, r0, #16
 800ac8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ac90:	f7ff ff82 	bl	800ab98 <__hexdig_fun>
 800ac94:	f100 3cff 	add.w	ip, r0, #4294967295
 800ac98:	fa5f fc8c 	uxtb.w	ip, ip
 800ac9c:	f1bc 0f18 	cmp.w	ip, #24
 800aca0:	f04f 030a 	mov.w	r3, #10
 800aca4:	d91e      	bls.n	800ace4 <__gethex+0x120>
 800aca6:	b104      	cbz	r4, 800acaa <__gethex+0xe6>
 800aca8:	4252      	negs	r2, r2
 800acaa:	4417      	add	r7, r2
 800acac:	f8ca 1000 	str.w	r1, [sl]
 800acb0:	b1ed      	cbz	r5, 800acee <__gethex+0x12a>
 800acb2:	f1bb 0f00 	cmp.w	fp, #0
 800acb6:	bf0c      	ite	eq
 800acb8:	2506      	moveq	r5, #6
 800acba:	2500      	movne	r5, #0
 800acbc:	4628      	mov	r0, r5
 800acbe:	b005      	add	sp, #20
 800acc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acc4:	2500      	movs	r5, #0
 800acc6:	462c      	mov	r4, r5
 800acc8:	e7b0      	b.n	800ac2c <__gethex+0x68>
 800acca:	2c00      	cmp	r4, #0
 800accc:	d1c7      	bne.n	800ac5e <__gethex+0x9a>
 800acce:	4627      	mov	r7, r4
 800acd0:	e7c7      	b.n	800ac62 <__gethex+0x9e>
 800acd2:	464e      	mov	r6, r9
 800acd4:	462f      	mov	r7, r5
 800acd6:	2501      	movs	r5, #1
 800acd8:	e7c3      	b.n	800ac62 <__gethex+0x9e>
 800acda:	2400      	movs	r4, #0
 800acdc:	1cb1      	adds	r1, r6, #2
 800acde:	e7cc      	b.n	800ac7a <__gethex+0xb6>
 800ace0:	2401      	movs	r4, #1
 800ace2:	e7fb      	b.n	800acdc <__gethex+0x118>
 800ace4:	fb03 0002 	mla	r0, r3, r2, r0
 800ace8:	e7ce      	b.n	800ac88 <__gethex+0xc4>
 800acea:	4631      	mov	r1, r6
 800acec:	e7de      	b.n	800acac <__gethex+0xe8>
 800acee:	eba6 0309 	sub.w	r3, r6, r9
 800acf2:	3b01      	subs	r3, #1
 800acf4:	4629      	mov	r1, r5
 800acf6:	2b07      	cmp	r3, #7
 800acf8:	dc0a      	bgt.n	800ad10 <__gethex+0x14c>
 800acfa:	9801      	ldr	r0, [sp, #4]
 800acfc:	f7fd ff40 	bl	8008b80 <_Balloc>
 800ad00:	4604      	mov	r4, r0
 800ad02:	b940      	cbnz	r0, 800ad16 <__gethex+0x152>
 800ad04:	4b5c      	ldr	r3, [pc, #368]	@ (800ae78 <__gethex+0x2b4>)
 800ad06:	4602      	mov	r2, r0
 800ad08:	21e4      	movs	r1, #228	@ 0xe4
 800ad0a:	485c      	ldr	r0, [pc, #368]	@ (800ae7c <__gethex+0x2b8>)
 800ad0c:	f7ff fec0 	bl	800aa90 <__assert_func>
 800ad10:	3101      	adds	r1, #1
 800ad12:	105b      	asrs	r3, r3, #1
 800ad14:	e7ef      	b.n	800acf6 <__gethex+0x132>
 800ad16:	f100 0a14 	add.w	sl, r0, #20
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	4655      	mov	r5, sl
 800ad1e:	469b      	mov	fp, r3
 800ad20:	45b1      	cmp	r9, r6
 800ad22:	d337      	bcc.n	800ad94 <__gethex+0x1d0>
 800ad24:	f845 bb04 	str.w	fp, [r5], #4
 800ad28:	eba5 050a 	sub.w	r5, r5, sl
 800ad2c:	10ad      	asrs	r5, r5, #2
 800ad2e:	6125      	str	r5, [r4, #16]
 800ad30:	4658      	mov	r0, fp
 800ad32:	f7fe f817 	bl	8008d64 <__hi0bits>
 800ad36:	016d      	lsls	r5, r5, #5
 800ad38:	f8d8 6000 	ldr.w	r6, [r8]
 800ad3c:	1a2d      	subs	r5, r5, r0
 800ad3e:	42b5      	cmp	r5, r6
 800ad40:	dd54      	ble.n	800adec <__gethex+0x228>
 800ad42:	1bad      	subs	r5, r5, r6
 800ad44:	4629      	mov	r1, r5
 800ad46:	4620      	mov	r0, r4
 800ad48:	f7fe fbab 	bl	80094a2 <__any_on>
 800ad4c:	4681      	mov	r9, r0
 800ad4e:	b178      	cbz	r0, 800ad70 <__gethex+0x1ac>
 800ad50:	1e6b      	subs	r3, r5, #1
 800ad52:	1159      	asrs	r1, r3, #5
 800ad54:	f003 021f 	and.w	r2, r3, #31
 800ad58:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ad5c:	f04f 0901 	mov.w	r9, #1
 800ad60:	fa09 f202 	lsl.w	r2, r9, r2
 800ad64:	420a      	tst	r2, r1
 800ad66:	d003      	beq.n	800ad70 <__gethex+0x1ac>
 800ad68:	454b      	cmp	r3, r9
 800ad6a:	dc36      	bgt.n	800adda <__gethex+0x216>
 800ad6c:	f04f 0902 	mov.w	r9, #2
 800ad70:	4629      	mov	r1, r5
 800ad72:	4620      	mov	r0, r4
 800ad74:	f7ff febe 	bl	800aaf4 <rshift>
 800ad78:	442f      	add	r7, r5
 800ad7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ad7e:	42bb      	cmp	r3, r7
 800ad80:	da42      	bge.n	800ae08 <__gethex+0x244>
 800ad82:	9801      	ldr	r0, [sp, #4]
 800ad84:	4621      	mov	r1, r4
 800ad86:	f7fd ff3b 	bl	8008c00 <_Bfree>
 800ad8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	6013      	str	r3, [r2, #0]
 800ad90:	25a3      	movs	r5, #163	@ 0xa3
 800ad92:	e793      	b.n	800acbc <__gethex+0xf8>
 800ad94:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ad98:	2a2e      	cmp	r2, #46	@ 0x2e
 800ad9a:	d012      	beq.n	800adc2 <__gethex+0x1fe>
 800ad9c:	2b20      	cmp	r3, #32
 800ad9e:	d104      	bne.n	800adaa <__gethex+0x1e6>
 800ada0:	f845 bb04 	str.w	fp, [r5], #4
 800ada4:	f04f 0b00 	mov.w	fp, #0
 800ada8:	465b      	mov	r3, fp
 800adaa:	7830      	ldrb	r0, [r6, #0]
 800adac:	9303      	str	r3, [sp, #12]
 800adae:	f7ff fef3 	bl	800ab98 <__hexdig_fun>
 800adb2:	9b03      	ldr	r3, [sp, #12]
 800adb4:	f000 000f 	and.w	r0, r0, #15
 800adb8:	4098      	lsls	r0, r3
 800adba:	ea4b 0b00 	orr.w	fp, fp, r0
 800adbe:	3304      	adds	r3, #4
 800adc0:	e7ae      	b.n	800ad20 <__gethex+0x15c>
 800adc2:	45b1      	cmp	r9, r6
 800adc4:	d8ea      	bhi.n	800ad9c <__gethex+0x1d8>
 800adc6:	492b      	ldr	r1, [pc, #172]	@ (800ae74 <__gethex+0x2b0>)
 800adc8:	9303      	str	r3, [sp, #12]
 800adca:	2201      	movs	r2, #1
 800adcc:	4630      	mov	r0, r6
 800adce:	f7ff fe35 	bl	800aa3c <strncmp>
 800add2:	9b03      	ldr	r3, [sp, #12]
 800add4:	2800      	cmp	r0, #0
 800add6:	d1e1      	bne.n	800ad9c <__gethex+0x1d8>
 800add8:	e7a2      	b.n	800ad20 <__gethex+0x15c>
 800adda:	1ea9      	subs	r1, r5, #2
 800addc:	4620      	mov	r0, r4
 800adde:	f7fe fb60 	bl	80094a2 <__any_on>
 800ade2:	2800      	cmp	r0, #0
 800ade4:	d0c2      	beq.n	800ad6c <__gethex+0x1a8>
 800ade6:	f04f 0903 	mov.w	r9, #3
 800adea:	e7c1      	b.n	800ad70 <__gethex+0x1ac>
 800adec:	da09      	bge.n	800ae02 <__gethex+0x23e>
 800adee:	1b75      	subs	r5, r6, r5
 800adf0:	4621      	mov	r1, r4
 800adf2:	9801      	ldr	r0, [sp, #4]
 800adf4:	462a      	mov	r2, r5
 800adf6:	f7fe f91b 	bl	8009030 <__lshift>
 800adfa:	1b7f      	subs	r7, r7, r5
 800adfc:	4604      	mov	r4, r0
 800adfe:	f100 0a14 	add.w	sl, r0, #20
 800ae02:	f04f 0900 	mov.w	r9, #0
 800ae06:	e7b8      	b.n	800ad7a <__gethex+0x1b6>
 800ae08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ae0c:	42bd      	cmp	r5, r7
 800ae0e:	dd6f      	ble.n	800aef0 <__gethex+0x32c>
 800ae10:	1bed      	subs	r5, r5, r7
 800ae12:	42ae      	cmp	r6, r5
 800ae14:	dc34      	bgt.n	800ae80 <__gethex+0x2bc>
 800ae16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ae1a:	2b02      	cmp	r3, #2
 800ae1c:	d022      	beq.n	800ae64 <__gethex+0x2a0>
 800ae1e:	2b03      	cmp	r3, #3
 800ae20:	d024      	beq.n	800ae6c <__gethex+0x2a8>
 800ae22:	2b01      	cmp	r3, #1
 800ae24:	d115      	bne.n	800ae52 <__gethex+0x28e>
 800ae26:	42ae      	cmp	r6, r5
 800ae28:	d113      	bne.n	800ae52 <__gethex+0x28e>
 800ae2a:	2e01      	cmp	r6, #1
 800ae2c:	d10b      	bne.n	800ae46 <__gethex+0x282>
 800ae2e:	9a02      	ldr	r2, [sp, #8]
 800ae30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ae34:	6013      	str	r3, [r2, #0]
 800ae36:	2301      	movs	r3, #1
 800ae38:	6123      	str	r3, [r4, #16]
 800ae3a:	f8ca 3000 	str.w	r3, [sl]
 800ae3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae40:	2562      	movs	r5, #98	@ 0x62
 800ae42:	601c      	str	r4, [r3, #0]
 800ae44:	e73a      	b.n	800acbc <__gethex+0xf8>
 800ae46:	1e71      	subs	r1, r6, #1
 800ae48:	4620      	mov	r0, r4
 800ae4a:	f7fe fb2a 	bl	80094a2 <__any_on>
 800ae4e:	2800      	cmp	r0, #0
 800ae50:	d1ed      	bne.n	800ae2e <__gethex+0x26a>
 800ae52:	9801      	ldr	r0, [sp, #4]
 800ae54:	4621      	mov	r1, r4
 800ae56:	f7fd fed3 	bl	8008c00 <_Bfree>
 800ae5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	6013      	str	r3, [r2, #0]
 800ae60:	2550      	movs	r5, #80	@ 0x50
 800ae62:	e72b      	b.n	800acbc <__gethex+0xf8>
 800ae64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d1f3      	bne.n	800ae52 <__gethex+0x28e>
 800ae6a:	e7e0      	b.n	800ae2e <__gethex+0x26a>
 800ae6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d1dd      	bne.n	800ae2e <__gethex+0x26a>
 800ae72:	e7ee      	b.n	800ae52 <__gethex+0x28e>
 800ae74:	0800c0c0 	.word	0x0800c0c0
 800ae78:	0800bf56 	.word	0x0800bf56
 800ae7c:	0800c26e 	.word	0x0800c26e
 800ae80:	1e6f      	subs	r7, r5, #1
 800ae82:	f1b9 0f00 	cmp.w	r9, #0
 800ae86:	d130      	bne.n	800aeea <__gethex+0x326>
 800ae88:	b127      	cbz	r7, 800ae94 <__gethex+0x2d0>
 800ae8a:	4639      	mov	r1, r7
 800ae8c:	4620      	mov	r0, r4
 800ae8e:	f7fe fb08 	bl	80094a2 <__any_on>
 800ae92:	4681      	mov	r9, r0
 800ae94:	117a      	asrs	r2, r7, #5
 800ae96:	2301      	movs	r3, #1
 800ae98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ae9c:	f007 071f 	and.w	r7, r7, #31
 800aea0:	40bb      	lsls	r3, r7
 800aea2:	4213      	tst	r3, r2
 800aea4:	4629      	mov	r1, r5
 800aea6:	4620      	mov	r0, r4
 800aea8:	bf18      	it	ne
 800aeaa:	f049 0902 	orrne.w	r9, r9, #2
 800aeae:	f7ff fe21 	bl	800aaf4 <rshift>
 800aeb2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800aeb6:	1b76      	subs	r6, r6, r5
 800aeb8:	2502      	movs	r5, #2
 800aeba:	f1b9 0f00 	cmp.w	r9, #0
 800aebe:	d047      	beq.n	800af50 <__gethex+0x38c>
 800aec0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aec4:	2b02      	cmp	r3, #2
 800aec6:	d015      	beq.n	800aef4 <__gethex+0x330>
 800aec8:	2b03      	cmp	r3, #3
 800aeca:	d017      	beq.n	800aefc <__gethex+0x338>
 800aecc:	2b01      	cmp	r3, #1
 800aece:	d109      	bne.n	800aee4 <__gethex+0x320>
 800aed0:	f019 0f02 	tst.w	r9, #2
 800aed4:	d006      	beq.n	800aee4 <__gethex+0x320>
 800aed6:	f8da 3000 	ldr.w	r3, [sl]
 800aeda:	ea49 0903 	orr.w	r9, r9, r3
 800aede:	f019 0f01 	tst.w	r9, #1
 800aee2:	d10e      	bne.n	800af02 <__gethex+0x33e>
 800aee4:	f045 0510 	orr.w	r5, r5, #16
 800aee8:	e032      	b.n	800af50 <__gethex+0x38c>
 800aeea:	f04f 0901 	mov.w	r9, #1
 800aeee:	e7d1      	b.n	800ae94 <__gethex+0x2d0>
 800aef0:	2501      	movs	r5, #1
 800aef2:	e7e2      	b.n	800aeba <__gethex+0x2f6>
 800aef4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aef6:	f1c3 0301 	rsb	r3, r3, #1
 800aefa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aefc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d0f0      	beq.n	800aee4 <__gethex+0x320>
 800af02:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800af06:	f104 0314 	add.w	r3, r4, #20
 800af0a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800af0e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800af12:	f04f 0c00 	mov.w	ip, #0
 800af16:	4618      	mov	r0, r3
 800af18:	f853 2b04 	ldr.w	r2, [r3], #4
 800af1c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800af20:	d01b      	beq.n	800af5a <__gethex+0x396>
 800af22:	3201      	adds	r2, #1
 800af24:	6002      	str	r2, [r0, #0]
 800af26:	2d02      	cmp	r5, #2
 800af28:	f104 0314 	add.w	r3, r4, #20
 800af2c:	d13c      	bne.n	800afa8 <__gethex+0x3e4>
 800af2e:	f8d8 2000 	ldr.w	r2, [r8]
 800af32:	3a01      	subs	r2, #1
 800af34:	42b2      	cmp	r2, r6
 800af36:	d109      	bne.n	800af4c <__gethex+0x388>
 800af38:	1171      	asrs	r1, r6, #5
 800af3a:	2201      	movs	r2, #1
 800af3c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800af40:	f006 061f 	and.w	r6, r6, #31
 800af44:	fa02 f606 	lsl.w	r6, r2, r6
 800af48:	421e      	tst	r6, r3
 800af4a:	d13a      	bne.n	800afc2 <__gethex+0x3fe>
 800af4c:	f045 0520 	orr.w	r5, r5, #32
 800af50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af52:	601c      	str	r4, [r3, #0]
 800af54:	9b02      	ldr	r3, [sp, #8]
 800af56:	601f      	str	r7, [r3, #0]
 800af58:	e6b0      	b.n	800acbc <__gethex+0xf8>
 800af5a:	4299      	cmp	r1, r3
 800af5c:	f843 cc04 	str.w	ip, [r3, #-4]
 800af60:	d8d9      	bhi.n	800af16 <__gethex+0x352>
 800af62:	68a3      	ldr	r3, [r4, #8]
 800af64:	459b      	cmp	fp, r3
 800af66:	db17      	blt.n	800af98 <__gethex+0x3d4>
 800af68:	6861      	ldr	r1, [r4, #4]
 800af6a:	9801      	ldr	r0, [sp, #4]
 800af6c:	3101      	adds	r1, #1
 800af6e:	f7fd fe07 	bl	8008b80 <_Balloc>
 800af72:	4681      	mov	r9, r0
 800af74:	b918      	cbnz	r0, 800af7e <__gethex+0x3ba>
 800af76:	4b1a      	ldr	r3, [pc, #104]	@ (800afe0 <__gethex+0x41c>)
 800af78:	4602      	mov	r2, r0
 800af7a:	2184      	movs	r1, #132	@ 0x84
 800af7c:	e6c5      	b.n	800ad0a <__gethex+0x146>
 800af7e:	6922      	ldr	r2, [r4, #16]
 800af80:	3202      	adds	r2, #2
 800af82:	f104 010c 	add.w	r1, r4, #12
 800af86:	0092      	lsls	r2, r2, #2
 800af88:	300c      	adds	r0, #12
 800af8a:	f7fc fe96 	bl	8007cba <memcpy>
 800af8e:	4621      	mov	r1, r4
 800af90:	9801      	ldr	r0, [sp, #4]
 800af92:	f7fd fe35 	bl	8008c00 <_Bfree>
 800af96:	464c      	mov	r4, r9
 800af98:	6923      	ldr	r3, [r4, #16]
 800af9a:	1c5a      	adds	r2, r3, #1
 800af9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800afa0:	6122      	str	r2, [r4, #16]
 800afa2:	2201      	movs	r2, #1
 800afa4:	615a      	str	r2, [r3, #20]
 800afa6:	e7be      	b.n	800af26 <__gethex+0x362>
 800afa8:	6922      	ldr	r2, [r4, #16]
 800afaa:	455a      	cmp	r2, fp
 800afac:	dd0b      	ble.n	800afc6 <__gethex+0x402>
 800afae:	2101      	movs	r1, #1
 800afb0:	4620      	mov	r0, r4
 800afb2:	f7ff fd9f 	bl	800aaf4 <rshift>
 800afb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800afba:	3701      	adds	r7, #1
 800afbc:	42bb      	cmp	r3, r7
 800afbe:	f6ff aee0 	blt.w	800ad82 <__gethex+0x1be>
 800afc2:	2501      	movs	r5, #1
 800afc4:	e7c2      	b.n	800af4c <__gethex+0x388>
 800afc6:	f016 061f 	ands.w	r6, r6, #31
 800afca:	d0fa      	beq.n	800afc2 <__gethex+0x3fe>
 800afcc:	4453      	add	r3, sl
 800afce:	f1c6 0620 	rsb	r6, r6, #32
 800afd2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800afd6:	f7fd fec5 	bl	8008d64 <__hi0bits>
 800afda:	42b0      	cmp	r0, r6
 800afdc:	dbe7      	blt.n	800afae <__gethex+0x3ea>
 800afde:	e7f0      	b.n	800afc2 <__gethex+0x3fe>
 800afe0:	0800bf56 	.word	0x0800bf56

0800afe4 <L_shift>:
 800afe4:	f1c2 0208 	rsb	r2, r2, #8
 800afe8:	0092      	lsls	r2, r2, #2
 800afea:	b570      	push	{r4, r5, r6, lr}
 800afec:	f1c2 0620 	rsb	r6, r2, #32
 800aff0:	6843      	ldr	r3, [r0, #4]
 800aff2:	6804      	ldr	r4, [r0, #0]
 800aff4:	fa03 f506 	lsl.w	r5, r3, r6
 800aff8:	432c      	orrs	r4, r5
 800affa:	40d3      	lsrs	r3, r2
 800affc:	6004      	str	r4, [r0, #0]
 800affe:	f840 3f04 	str.w	r3, [r0, #4]!
 800b002:	4288      	cmp	r0, r1
 800b004:	d3f4      	bcc.n	800aff0 <L_shift+0xc>
 800b006:	bd70      	pop	{r4, r5, r6, pc}

0800b008 <__match>:
 800b008:	b530      	push	{r4, r5, lr}
 800b00a:	6803      	ldr	r3, [r0, #0]
 800b00c:	3301      	adds	r3, #1
 800b00e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b012:	b914      	cbnz	r4, 800b01a <__match+0x12>
 800b014:	6003      	str	r3, [r0, #0]
 800b016:	2001      	movs	r0, #1
 800b018:	bd30      	pop	{r4, r5, pc}
 800b01a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b01e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b022:	2d19      	cmp	r5, #25
 800b024:	bf98      	it	ls
 800b026:	3220      	addls	r2, #32
 800b028:	42a2      	cmp	r2, r4
 800b02a:	d0f0      	beq.n	800b00e <__match+0x6>
 800b02c:	2000      	movs	r0, #0
 800b02e:	e7f3      	b.n	800b018 <__match+0x10>

0800b030 <__hexnan>:
 800b030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b034:	680b      	ldr	r3, [r1, #0]
 800b036:	6801      	ldr	r1, [r0, #0]
 800b038:	115e      	asrs	r6, r3, #5
 800b03a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b03e:	f013 031f 	ands.w	r3, r3, #31
 800b042:	b087      	sub	sp, #28
 800b044:	bf18      	it	ne
 800b046:	3604      	addne	r6, #4
 800b048:	2500      	movs	r5, #0
 800b04a:	1f37      	subs	r7, r6, #4
 800b04c:	4682      	mov	sl, r0
 800b04e:	4690      	mov	r8, r2
 800b050:	9301      	str	r3, [sp, #4]
 800b052:	f846 5c04 	str.w	r5, [r6, #-4]
 800b056:	46b9      	mov	r9, r7
 800b058:	463c      	mov	r4, r7
 800b05a:	9502      	str	r5, [sp, #8]
 800b05c:	46ab      	mov	fp, r5
 800b05e:	784a      	ldrb	r2, [r1, #1]
 800b060:	1c4b      	adds	r3, r1, #1
 800b062:	9303      	str	r3, [sp, #12]
 800b064:	b342      	cbz	r2, 800b0b8 <__hexnan+0x88>
 800b066:	4610      	mov	r0, r2
 800b068:	9105      	str	r1, [sp, #20]
 800b06a:	9204      	str	r2, [sp, #16]
 800b06c:	f7ff fd94 	bl	800ab98 <__hexdig_fun>
 800b070:	2800      	cmp	r0, #0
 800b072:	d151      	bne.n	800b118 <__hexnan+0xe8>
 800b074:	9a04      	ldr	r2, [sp, #16]
 800b076:	9905      	ldr	r1, [sp, #20]
 800b078:	2a20      	cmp	r2, #32
 800b07a:	d818      	bhi.n	800b0ae <__hexnan+0x7e>
 800b07c:	9b02      	ldr	r3, [sp, #8]
 800b07e:	459b      	cmp	fp, r3
 800b080:	dd13      	ble.n	800b0aa <__hexnan+0x7a>
 800b082:	454c      	cmp	r4, r9
 800b084:	d206      	bcs.n	800b094 <__hexnan+0x64>
 800b086:	2d07      	cmp	r5, #7
 800b088:	dc04      	bgt.n	800b094 <__hexnan+0x64>
 800b08a:	462a      	mov	r2, r5
 800b08c:	4649      	mov	r1, r9
 800b08e:	4620      	mov	r0, r4
 800b090:	f7ff ffa8 	bl	800afe4 <L_shift>
 800b094:	4544      	cmp	r4, r8
 800b096:	d952      	bls.n	800b13e <__hexnan+0x10e>
 800b098:	2300      	movs	r3, #0
 800b09a:	f1a4 0904 	sub.w	r9, r4, #4
 800b09e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b0a2:	f8cd b008 	str.w	fp, [sp, #8]
 800b0a6:	464c      	mov	r4, r9
 800b0a8:	461d      	mov	r5, r3
 800b0aa:	9903      	ldr	r1, [sp, #12]
 800b0ac:	e7d7      	b.n	800b05e <__hexnan+0x2e>
 800b0ae:	2a29      	cmp	r2, #41	@ 0x29
 800b0b0:	d157      	bne.n	800b162 <__hexnan+0x132>
 800b0b2:	3102      	adds	r1, #2
 800b0b4:	f8ca 1000 	str.w	r1, [sl]
 800b0b8:	f1bb 0f00 	cmp.w	fp, #0
 800b0bc:	d051      	beq.n	800b162 <__hexnan+0x132>
 800b0be:	454c      	cmp	r4, r9
 800b0c0:	d206      	bcs.n	800b0d0 <__hexnan+0xa0>
 800b0c2:	2d07      	cmp	r5, #7
 800b0c4:	dc04      	bgt.n	800b0d0 <__hexnan+0xa0>
 800b0c6:	462a      	mov	r2, r5
 800b0c8:	4649      	mov	r1, r9
 800b0ca:	4620      	mov	r0, r4
 800b0cc:	f7ff ff8a 	bl	800afe4 <L_shift>
 800b0d0:	4544      	cmp	r4, r8
 800b0d2:	d936      	bls.n	800b142 <__hexnan+0x112>
 800b0d4:	f1a8 0204 	sub.w	r2, r8, #4
 800b0d8:	4623      	mov	r3, r4
 800b0da:	f853 1b04 	ldr.w	r1, [r3], #4
 800b0de:	f842 1f04 	str.w	r1, [r2, #4]!
 800b0e2:	429f      	cmp	r7, r3
 800b0e4:	d2f9      	bcs.n	800b0da <__hexnan+0xaa>
 800b0e6:	1b3b      	subs	r3, r7, r4
 800b0e8:	f023 0303 	bic.w	r3, r3, #3
 800b0ec:	3304      	adds	r3, #4
 800b0ee:	3401      	adds	r4, #1
 800b0f0:	3e03      	subs	r6, #3
 800b0f2:	42b4      	cmp	r4, r6
 800b0f4:	bf88      	it	hi
 800b0f6:	2304      	movhi	r3, #4
 800b0f8:	4443      	add	r3, r8
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	f843 2b04 	str.w	r2, [r3], #4
 800b100:	429f      	cmp	r7, r3
 800b102:	d2fb      	bcs.n	800b0fc <__hexnan+0xcc>
 800b104:	683b      	ldr	r3, [r7, #0]
 800b106:	b91b      	cbnz	r3, 800b110 <__hexnan+0xe0>
 800b108:	4547      	cmp	r7, r8
 800b10a:	d128      	bne.n	800b15e <__hexnan+0x12e>
 800b10c:	2301      	movs	r3, #1
 800b10e:	603b      	str	r3, [r7, #0]
 800b110:	2005      	movs	r0, #5
 800b112:	b007      	add	sp, #28
 800b114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b118:	3501      	adds	r5, #1
 800b11a:	2d08      	cmp	r5, #8
 800b11c:	f10b 0b01 	add.w	fp, fp, #1
 800b120:	dd06      	ble.n	800b130 <__hexnan+0x100>
 800b122:	4544      	cmp	r4, r8
 800b124:	d9c1      	bls.n	800b0aa <__hexnan+0x7a>
 800b126:	2300      	movs	r3, #0
 800b128:	f844 3c04 	str.w	r3, [r4, #-4]
 800b12c:	2501      	movs	r5, #1
 800b12e:	3c04      	subs	r4, #4
 800b130:	6822      	ldr	r2, [r4, #0]
 800b132:	f000 000f 	and.w	r0, r0, #15
 800b136:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b13a:	6020      	str	r0, [r4, #0]
 800b13c:	e7b5      	b.n	800b0aa <__hexnan+0x7a>
 800b13e:	2508      	movs	r5, #8
 800b140:	e7b3      	b.n	800b0aa <__hexnan+0x7a>
 800b142:	9b01      	ldr	r3, [sp, #4]
 800b144:	2b00      	cmp	r3, #0
 800b146:	d0dd      	beq.n	800b104 <__hexnan+0xd4>
 800b148:	f1c3 0320 	rsb	r3, r3, #32
 800b14c:	f04f 32ff 	mov.w	r2, #4294967295
 800b150:	40da      	lsrs	r2, r3
 800b152:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b156:	4013      	ands	r3, r2
 800b158:	f846 3c04 	str.w	r3, [r6, #-4]
 800b15c:	e7d2      	b.n	800b104 <__hexnan+0xd4>
 800b15e:	3f04      	subs	r7, #4
 800b160:	e7d0      	b.n	800b104 <__hexnan+0xd4>
 800b162:	2004      	movs	r0, #4
 800b164:	e7d5      	b.n	800b112 <__hexnan+0xe2>

0800b166 <__ascii_mbtowc>:
 800b166:	b082      	sub	sp, #8
 800b168:	b901      	cbnz	r1, 800b16c <__ascii_mbtowc+0x6>
 800b16a:	a901      	add	r1, sp, #4
 800b16c:	b142      	cbz	r2, 800b180 <__ascii_mbtowc+0x1a>
 800b16e:	b14b      	cbz	r3, 800b184 <__ascii_mbtowc+0x1e>
 800b170:	7813      	ldrb	r3, [r2, #0]
 800b172:	600b      	str	r3, [r1, #0]
 800b174:	7812      	ldrb	r2, [r2, #0]
 800b176:	1e10      	subs	r0, r2, #0
 800b178:	bf18      	it	ne
 800b17a:	2001      	movne	r0, #1
 800b17c:	b002      	add	sp, #8
 800b17e:	4770      	bx	lr
 800b180:	4610      	mov	r0, r2
 800b182:	e7fb      	b.n	800b17c <__ascii_mbtowc+0x16>
 800b184:	f06f 0001 	mvn.w	r0, #1
 800b188:	e7f8      	b.n	800b17c <__ascii_mbtowc+0x16>

0800b18a <_realloc_r>:
 800b18a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b18e:	4680      	mov	r8, r0
 800b190:	4615      	mov	r5, r2
 800b192:	460c      	mov	r4, r1
 800b194:	b921      	cbnz	r1, 800b1a0 <_realloc_r+0x16>
 800b196:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b19a:	4611      	mov	r1, r2
 800b19c:	f7fd bc64 	b.w	8008a68 <_malloc_r>
 800b1a0:	b92a      	cbnz	r2, 800b1ae <_realloc_r+0x24>
 800b1a2:	f7fd fbed 	bl	8008980 <_free_r>
 800b1a6:	2400      	movs	r4, #0
 800b1a8:	4620      	mov	r0, r4
 800b1aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1ae:	f000 f8c4 	bl	800b33a <_malloc_usable_size_r>
 800b1b2:	4285      	cmp	r5, r0
 800b1b4:	4606      	mov	r6, r0
 800b1b6:	d802      	bhi.n	800b1be <_realloc_r+0x34>
 800b1b8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b1bc:	d8f4      	bhi.n	800b1a8 <_realloc_r+0x1e>
 800b1be:	4629      	mov	r1, r5
 800b1c0:	4640      	mov	r0, r8
 800b1c2:	f7fd fc51 	bl	8008a68 <_malloc_r>
 800b1c6:	4607      	mov	r7, r0
 800b1c8:	2800      	cmp	r0, #0
 800b1ca:	d0ec      	beq.n	800b1a6 <_realloc_r+0x1c>
 800b1cc:	42b5      	cmp	r5, r6
 800b1ce:	462a      	mov	r2, r5
 800b1d0:	4621      	mov	r1, r4
 800b1d2:	bf28      	it	cs
 800b1d4:	4632      	movcs	r2, r6
 800b1d6:	f7fc fd70 	bl	8007cba <memcpy>
 800b1da:	4621      	mov	r1, r4
 800b1dc:	4640      	mov	r0, r8
 800b1de:	f7fd fbcf 	bl	8008980 <_free_r>
 800b1e2:	463c      	mov	r4, r7
 800b1e4:	e7e0      	b.n	800b1a8 <_realloc_r+0x1e>

0800b1e6 <__ascii_wctomb>:
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	4608      	mov	r0, r1
 800b1ea:	b141      	cbz	r1, 800b1fe <__ascii_wctomb+0x18>
 800b1ec:	2aff      	cmp	r2, #255	@ 0xff
 800b1ee:	d904      	bls.n	800b1fa <__ascii_wctomb+0x14>
 800b1f0:	228a      	movs	r2, #138	@ 0x8a
 800b1f2:	601a      	str	r2, [r3, #0]
 800b1f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b1f8:	4770      	bx	lr
 800b1fa:	700a      	strb	r2, [r1, #0]
 800b1fc:	2001      	movs	r0, #1
 800b1fe:	4770      	bx	lr

0800b200 <fiprintf>:
 800b200:	b40e      	push	{r1, r2, r3}
 800b202:	b503      	push	{r0, r1, lr}
 800b204:	4601      	mov	r1, r0
 800b206:	ab03      	add	r3, sp, #12
 800b208:	4805      	ldr	r0, [pc, #20]	@ (800b220 <fiprintf+0x20>)
 800b20a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b20e:	6800      	ldr	r0, [r0, #0]
 800b210:	9301      	str	r3, [sp, #4]
 800b212:	f7ff f96d 	bl	800a4f0 <_vfiprintf_r>
 800b216:	b002      	add	sp, #8
 800b218:	f85d eb04 	ldr.w	lr, [sp], #4
 800b21c:	b003      	add	sp, #12
 800b21e:	4770      	bx	lr
 800b220:	200000d8 	.word	0x200000d8

0800b224 <__swhatbuf_r>:
 800b224:	b570      	push	{r4, r5, r6, lr}
 800b226:	460c      	mov	r4, r1
 800b228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b22c:	2900      	cmp	r1, #0
 800b22e:	b096      	sub	sp, #88	@ 0x58
 800b230:	4615      	mov	r5, r2
 800b232:	461e      	mov	r6, r3
 800b234:	da0d      	bge.n	800b252 <__swhatbuf_r+0x2e>
 800b236:	89a3      	ldrh	r3, [r4, #12]
 800b238:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b23c:	f04f 0100 	mov.w	r1, #0
 800b240:	bf14      	ite	ne
 800b242:	2340      	movne	r3, #64	@ 0x40
 800b244:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b248:	2000      	movs	r0, #0
 800b24a:	6031      	str	r1, [r6, #0]
 800b24c:	602b      	str	r3, [r5, #0]
 800b24e:	b016      	add	sp, #88	@ 0x58
 800b250:	bd70      	pop	{r4, r5, r6, pc}
 800b252:	466a      	mov	r2, sp
 800b254:	f000 f848 	bl	800b2e8 <_fstat_r>
 800b258:	2800      	cmp	r0, #0
 800b25a:	dbec      	blt.n	800b236 <__swhatbuf_r+0x12>
 800b25c:	9901      	ldr	r1, [sp, #4]
 800b25e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b262:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b266:	4259      	negs	r1, r3
 800b268:	4159      	adcs	r1, r3
 800b26a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b26e:	e7eb      	b.n	800b248 <__swhatbuf_r+0x24>

0800b270 <__smakebuf_r>:
 800b270:	898b      	ldrh	r3, [r1, #12]
 800b272:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b274:	079d      	lsls	r5, r3, #30
 800b276:	4606      	mov	r6, r0
 800b278:	460c      	mov	r4, r1
 800b27a:	d507      	bpl.n	800b28c <__smakebuf_r+0x1c>
 800b27c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b280:	6023      	str	r3, [r4, #0]
 800b282:	6123      	str	r3, [r4, #16]
 800b284:	2301      	movs	r3, #1
 800b286:	6163      	str	r3, [r4, #20]
 800b288:	b003      	add	sp, #12
 800b28a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b28c:	ab01      	add	r3, sp, #4
 800b28e:	466a      	mov	r2, sp
 800b290:	f7ff ffc8 	bl	800b224 <__swhatbuf_r>
 800b294:	9f00      	ldr	r7, [sp, #0]
 800b296:	4605      	mov	r5, r0
 800b298:	4639      	mov	r1, r7
 800b29a:	4630      	mov	r0, r6
 800b29c:	f7fd fbe4 	bl	8008a68 <_malloc_r>
 800b2a0:	b948      	cbnz	r0, 800b2b6 <__smakebuf_r+0x46>
 800b2a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2a6:	059a      	lsls	r2, r3, #22
 800b2a8:	d4ee      	bmi.n	800b288 <__smakebuf_r+0x18>
 800b2aa:	f023 0303 	bic.w	r3, r3, #3
 800b2ae:	f043 0302 	orr.w	r3, r3, #2
 800b2b2:	81a3      	strh	r3, [r4, #12]
 800b2b4:	e7e2      	b.n	800b27c <__smakebuf_r+0xc>
 800b2b6:	89a3      	ldrh	r3, [r4, #12]
 800b2b8:	6020      	str	r0, [r4, #0]
 800b2ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2be:	81a3      	strh	r3, [r4, #12]
 800b2c0:	9b01      	ldr	r3, [sp, #4]
 800b2c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b2c6:	b15b      	cbz	r3, 800b2e0 <__smakebuf_r+0x70>
 800b2c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2cc:	4630      	mov	r0, r6
 800b2ce:	f000 f81d 	bl	800b30c <_isatty_r>
 800b2d2:	b128      	cbz	r0, 800b2e0 <__smakebuf_r+0x70>
 800b2d4:	89a3      	ldrh	r3, [r4, #12]
 800b2d6:	f023 0303 	bic.w	r3, r3, #3
 800b2da:	f043 0301 	orr.w	r3, r3, #1
 800b2de:	81a3      	strh	r3, [r4, #12]
 800b2e0:	89a3      	ldrh	r3, [r4, #12]
 800b2e2:	431d      	orrs	r5, r3
 800b2e4:	81a5      	strh	r5, [r4, #12]
 800b2e6:	e7cf      	b.n	800b288 <__smakebuf_r+0x18>

0800b2e8 <_fstat_r>:
 800b2e8:	b538      	push	{r3, r4, r5, lr}
 800b2ea:	4d07      	ldr	r5, [pc, #28]	@ (800b308 <_fstat_r+0x20>)
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	4604      	mov	r4, r0
 800b2f0:	4608      	mov	r0, r1
 800b2f2:	4611      	mov	r1, r2
 800b2f4:	602b      	str	r3, [r5, #0]
 800b2f6:	f7f6 fdfc 	bl	8001ef2 <_fstat>
 800b2fa:	1c43      	adds	r3, r0, #1
 800b2fc:	d102      	bne.n	800b304 <_fstat_r+0x1c>
 800b2fe:	682b      	ldr	r3, [r5, #0]
 800b300:	b103      	cbz	r3, 800b304 <_fstat_r+0x1c>
 800b302:	6023      	str	r3, [r4, #0]
 800b304:	bd38      	pop	{r3, r4, r5, pc}
 800b306:	bf00      	nop
 800b308:	20001728 	.word	0x20001728

0800b30c <_isatty_r>:
 800b30c:	b538      	push	{r3, r4, r5, lr}
 800b30e:	4d06      	ldr	r5, [pc, #24]	@ (800b328 <_isatty_r+0x1c>)
 800b310:	2300      	movs	r3, #0
 800b312:	4604      	mov	r4, r0
 800b314:	4608      	mov	r0, r1
 800b316:	602b      	str	r3, [r5, #0]
 800b318:	f7f6 fdf0 	bl	8001efc <_isatty>
 800b31c:	1c43      	adds	r3, r0, #1
 800b31e:	d102      	bne.n	800b326 <_isatty_r+0x1a>
 800b320:	682b      	ldr	r3, [r5, #0]
 800b322:	b103      	cbz	r3, 800b326 <_isatty_r+0x1a>
 800b324:	6023      	str	r3, [r4, #0]
 800b326:	bd38      	pop	{r3, r4, r5, pc}
 800b328:	20001728 	.word	0x20001728

0800b32c <abort>:
 800b32c:	b508      	push	{r3, lr}
 800b32e:	2006      	movs	r0, #6
 800b330:	f000 f834 	bl	800b39c <raise>
 800b334:	2001      	movs	r0, #1
 800b336:	f7f6 fdb9 	bl	8001eac <_exit>

0800b33a <_malloc_usable_size_r>:
 800b33a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b33e:	1f18      	subs	r0, r3, #4
 800b340:	2b00      	cmp	r3, #0
 800b342:	bfbc      	itt	lt
 800b344:	580b      	ldrlt	r3, [r1, r0]
 800b346:	18c0      	addlt	r0, r0, r3
 800b348:	4770      	bx	lr

0800b34a <_raise_r>:
 800b34a:	291f      	cmp	r1, #31
 800b34c:	b538      	push	{r3, r4, r5, lr}
 800b34e:	4605      	mov	r5, r0
 800b350:	460c      	mov	r4, r1
 800b352:	d904      	bls.n	800b35e <_raise_r+0x14>
 800b354:	2316      	movs	r3, #22
 800b356:	6003      	str	r3, [r0, #0]
 800b358:	f04f 30ff 	mov.w	r0, #4294967295
 800b35c:	bd38      	pop	{r3, r4, r5, pc}
 800b35e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b360:	b112      	cbz	r2, 800b368 <_raise_r+0x1e>
 800b362:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b366:	b94b      	cbnz	r3, 800b37c <_raise_r+0x32>
 800b368:	4628      	mov	r0, r5
 800b36a:	f000 f831 	bl	800b3d0 <_getpid_r>
 800b36e:	4622      	mov	r2, r4
 800b370:	4601      	mov	r1, r0
 800b372:	4628      	mov	r0, r5
 800b374:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b378:	f000 b818 	b.w	800b3ac <_kill_r>
 800b37c:	2b01      	cmp	r3, #1
 800b37e:	d00a      	beq.n	800b396 <_raise_r+0x4c>
 800b380:	1c59      	adds	r1, r3, #1
 800b382:	d103      	bne.n	800b38c <_raise_r+0x42>
 800b384:	2316      	movs	r3, #22
 800b386:	6003      	str	r3, [r0, #0]
 800b388:	2001      	movs	r0, #1
 800b38a:	e7e7      	b.n	800b35c <_raise_r+0x12>
 800b38c:	2100      	movs	r1, #0
 800b38e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b392:	4620      	mov	r0, r4
 800b394:	4798      	blx	r3
 800b396:	2000      	movs	r0, #0
 800b398:	e7e0      	b.n	800b35c <_raise_r+0x12>
	...

0800b39c <raise>:
 800b39c:	4b02      	ldr	r3, [pc, #8]	@ (800b3a8 <raise+0xc>)
 800b39e:	4601      	mov	r1, r0
 800b3a0:	6818      	ldr	r0, [r3, #0]
 800b3a2:	f7ff bfd2 	b.w	800b34a <_raise_r>
 800b3a6:	bf00      	nop
 800b3a8:	200000d8 	.word	0x200000d8

0800b3ac <_kill_r>:
 800b3ac:	b538      	push	{r3, r4, r5, lr}
 800b3ae:	4d07      	ldr	r5, [pc, #28]	@ (800b3cc <_kill_r+0x20>)
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	4604      	mov	r4, r0
 800b3b4:	4608      	mov	r0, r1
 800b3b6:	4611      	mov	r1, r2
 800b3b8:	602b      	str	r3, [r5, #0]
 800b3ba:	f7f6 fd6f 	bl	8001e9c <_kill>
 800b3be:	1c43      	adds	r3, r0, #1
 800b3c0:	d102      	bne.n	800b3c8 <_kill_r+0x1c>
 800b3c2:	682b      	ldr	r3, [r5, #0]
 800b3c4:	b103      	cbz	r3, 800b3c8 <_kill_r+0x1c>
 800b3c6:	6023      	str	r3, [r4, #0]
 800b3c8:	bd38      	pop	{r3, r4, r5, pc}
 800b3ca:	bf00      	nop
 800b3cc:	20001728 	.word	0x20001728

0800b3d0 <_getpid_r>:
 800b3d0:	f7f6 bd62 	b.w	8001e98 <_getpid>

0800b3d4 <atan2>:
 800b3d4:	f000 b824 	b.w	800b420 <__ieee754_atan2>

0800b3d8 <sqrtf>:
 800b3d8:	b508      	push	{r3, lr}
 800b3da:	ed2d 8b02 	vpush	{d8}
 800b3de:	eeb0 8a40 	vmov.f32	s16, s0
 800b3e2:	f000 f817 	bl	800b414 <__ieee754_sqrtf>
 800b3e6:	eeb4 8a48 	vcmp.f32	s16, s16
 800b3ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3ee:	d60c      	bvs.n	800b40a <sqrtf+0x32>
 800b3f0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b410 <sqrtf+0x38>
 800b3f4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3fc:	d505      	bpl.n	800b40a <sqrtf+0x32>
 800b3fe:	f7fc fc2f 	bl	8007c60 <__errno>
 800b402:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b406:	2321      	movs	r3, #33	@ 0x21
 800b408:	6003      	str	r3, [r0, #0]
 800b40a:	ecbd 8b02 	vpop	{d8}
 800b40e:	bd08      	pop	{r3, pc}
 800b410:	00000000 	.word	0x00000000

0800b414 <__ieee754_sqrtf>:
 800b414:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b418:	4770      	bx	lr
 800b41a:	0000      	movs	r0, r0
 800b41c:	0000      	movs	r0, r0
	...

0800b420 <__ieee754_atan2>:
 800b420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b424:	ec57 6b11 	vmov	r6, r7, d1
 800b428:	4273      	negs	r3, r6
 800b42a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800b5a8 <__ieee754_atan2+0x188>
 800b42e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800b432:	4333      	orrs	r3, r6
 800b434:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b438:	4543      	cmp	r3, r8
 800b43a:	ec51 0b10 	vmov	r0, r1, d0
 800b43e:	4635      	mov	r5, r6
 800b440:	d809      	bhi.n	800b456 <__ieee754_atan2+0x36>
 800b442:	4244      	negs	r4, r0
 800b444:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b448:	4304      	orrs	r4, r0
 800b44a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b44e:	4544      	cmp	r4, r8
 800b450:	468e      	mov	lr, r1
 800b452:	4681      	mov	r9, r0
 800b454:	d907      	bls.n	800b466 <__ieee754_atan2+0x46>
 800b456:	4632      	mov	r2, r6
 800b458:	463b      	mov	r3, r7
 800b45a:	f7f4 ff2f 	bl	80002bc <__adddf3>
 800b45e:	ec41 0b10 	vmov	d0, r0, r1
 800b462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b466:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800b46a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800b46e:	4334      	orrs	r4, r6
 800b470:	d103      	bne.n	800b47a <__ieee754_atan2+0x5a>
 800b472:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b476:	f000 b89b 	b.w	800b5b0 <atan>
 800b47a:	17bc      	asrs	r4, r7, #30
 800b47c:	f004 0402 	and.w	r4, r4, #2
 800b480:	ea53 0909 	orrs.w	r9, r3, r9
 800b484:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b488:	d107      	bne.n	800b49a <__ieee754_atan2+0x7a>
 800b48a:	2c02      	cmp	r4, #2
 800b48c:	d05f      	beq.n	800b54e <__ieee754_atan2+0x12e>
 800b48e:	2c03      	cmp	r4, #3
 800b490:	d1e5      	bne.n	800b45e <__ieee754_atan2+0x3e>
 800b492:	a141      	add	r1, pc, #260	@ (adr r1, 800b598 <__ieee754_atan2+0x178>)
 800b494:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b498:	e7e1      	b.n	800b45e <__ieee754_atan2+0x3e>
 800b49a:	4315      	orrs	r5, r2
 800b49c:	d106      	bne.n	800b4ac <__ieee754_atan2+0x8c>
 800b49e:	f1be 0f00 	cmp.w	lr, #0
 800b4a2:	da5f      	bge.n	800b564 <__ieee754_atan2+0x144>
 800b4a4:	a13e      	add	r1, pc, #248	@ (adr r1, 800b5a0 <__ieee754_atan2+0x180>)
 800b4a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4aa:	e7d8      	b.n	800b45e <__ieee754_atan2+0x3e>
 800b4ac:	4542      	cmp	r2, r8
 800b4ae:	d10f      	bne.n	800b4d0 <__ieee754_atan2+0xb0>
 800b4b0:	4293      	cmp	r3, r2
 800b4b2:	f104 34ff 	add.w	r4, r4, #4294967295
 800b4b6:	d107      	bne.n	800b4c8 <__ieee754_atan2+0xa8>
 800b4b8:	2c02      	cmp	r4, #2
 800b4ba:	d84c      	bhi.n	800b556 <__ieee754_atan2+0x136>
 800b4bc:	4b34      	ldr	r3, [pc, #208]	@ (800b590 <__ieee754_atan2+0x170>)
 800b4be:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b4c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b4c6:	e7ca      	b.n	800b45e <__ieee754_atan2+0x3e>
 800b4c8:	2c02      	cmp	r4, #2
 800b4ca:	d848      	bhi.n	800b55e <__ieee754_atan2+0x13e>
 800b4cc:	4b31      	ldr	r3, [pc, #196]	@ (800b594 <__ieee754_atan2+0x174>)
 800b4ce:	e7f6      	b.n	800b4be <__ieee754_atan2+0x9e>
 800b4d0:	4543      	cmp	r3, r8
 800b4d2:	d0e4      	beq.n	800b49e <__ieee754_atan2+0x7e>
 800b4d4:	1a9b      	subs	r3, r3, r2
 800b4d6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800b4da:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b4de:	da1e      	bge.n	800b51e <__ieee754_atan2+0xfe>
 800b4e0:	2f00      	cmp	r7, #0
 800b4e2:	da01      	bge.n	800b4e8 <__ieee754_atan2+0xc8>
 800b4e4:	323c      	adds	r2, #60	@ 0x3c
 800b4e6:	db1e      	blt.n	800b526 <__ieee754_atan2+0x106>
 800b4e8:	4632      	mov	r2, r6
 800b4ea:	463b      	mov	r3, r7
 800b4ec:	f7f5 f9c6 	bl	800087c <__aeabi_ddiv>
 800b4f0:	ec41 0b10 	vmov	d0, r0, r1
 800b4f4:	f000 f9f4 	bl	800b8e0 <fabs>
 800b4f8:	f000 f85a 	bl	800b5b0 <atan>
 800b4fc:	ec51 0b10 	vmov	r0, r1, d0
 800b500:	2c01      	cmp	r4, #1
 800b502:	d013      	beq.n	800b52c <__ieee754_atan2+0x10c>
 800b504:	2c02      	cmp	r4, #2
 800b506:	d015      	beq.n	800b534 <__ieee754_atan2+0x114>
 800b508:	2c00      	cmp	r4, #0
 800b50a:	d0a8      	beq.n	800b45e <__ieee754_atan2+0x3e>
 800b50c:	a318      	add	r3, pc, #96	@ (adr r3, 800b570 <__ieee754_atan2+0x150>)
 800b50e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b512:	f7f4 fed1 	bl	80002b8 <__aeabi_dsub>
 800b516:	a318      	add	r3, pc, #96	@ (adr r3, 800b578 <__ieee754_atan2+0x158>)
 800b518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b51c:	e014      	b.n	800b548 <__ieee754_atan2+0x128>
 800b51e:	a118      	add	r1, pc, #96	@ (adr r1, 800b580 <__ieee754_atan2+0x160>)
 800b520:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b524:	e7ec      	b.n	800b500 <__ieee754_atan2+0xe0>
 800b526:	2000      	movs	r0, #0
 800b528:	2100      	movs	r1, #0
 800b52a:	e7e9      	b.n	800b500 <__ieee754_atan2+0xe0>
 800b52c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b530:	4619      	mov	r1, r3
 800b532:	e794      	b.n	800b45e <__ieee754_atan2+0x3e>
 800b534:	a30e      	add	r3, pc, #56	@ (adr r3, 800b570 <__ieee754_atan2+0x150>)
 800b536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b53a:	f7f4 febd 	bl	80002b8 <__aeabi_dsub>
 800b53e:	4602      	mov	r2, r0
 800b540:	460b      	mov	r3, r1
 800b542:	a10d      	add	r1, pc, #52	@ (adr r1, 800b578 <__ieee754_atan2+0x158>)
 800b544:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b548:	f7f4 feb6 	bl	80002b8 <__aeabi_dsub>
 800b54c:	e787      	b.n	800b45e <__ieee754_atan2+0x3e>
 800b54e:	a10a      	add	r1, pc, #40	@ (adr r1, 800b578 <__ieee754_atan2+0x158>)
 800b550:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b554:	e783      	b.n	800b45e <__ieee754_atan2+0x3e>
 800b556:	a10c      	add	r1, pc, #48	@ (adr r1, 800b588 <__ieee754_atan2+0x168>)
 800b558:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b55c:	e77f      	b.n	800b45e <__ieee754_atan2+0x3e>
 800b55e:	2000      	movs	r0, #0
 800b560:	2100      	movs	r1, #0
 800b562:	e77c      	b.n	800b45e <__ieee754_atan2+0x3e>
 800b564:	a106      	add	r1, pc, #24	@ (adr r1, 800b580 <__ieee754_atan2+0x160>)
 800b566:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b56a:	e778      	b.n	800b45e <__ieee754_atan2+0x3e>
 800b56c:	f3af 8000 	nop.w
 800b570:	33145c07 	.word	0x33145c07
 800b574:	3ca1a626 	.word	0x3ca1a626
 800b578:	54442d18 	.word	0x54442d18
 800b57c:	400921fb 	.word	0x400921fb
 800b580:	54442d18 	.word	0x54442d18
 800b584:	3ff921fb 	.word	0x3ff921fb
 800b588:	54442d18 	.word	0x54442d18
 800b58c:	3fe921fb 	.word	0x3fe921fb
 800b590:	0800c2e8 	.word	0x0800c2e8
 800b594:	0800c2d0 	.word	0x0800c2d0
 800b598:	54442d18 	.word	0x54442d18
 800b59c:	c00921fb 	.word	0xc00921fb
 800b5a0:	54442d18 	.word	0x54442d18
 800b5a4:	bff921fb 	.word	0xbff921fb
 800b5a8:	7ff00000 	.word	0x7ff00000
 800b5ac:	00000000 	.word	0x00000000

0800b5b0 <atan>:
 800b5b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5b4:	ec55 4b10 	vmov	r4, r5, d0
 800b5b8:	4bbf      	ldr	r3, [pc, #764]	@ (800b8b8 <atan+0x308>)
 800b5ba:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800b5be:	429e      	cmp	r6, r3
 800b5c0:	46ab      	mov	fp, r5
 800b5c2:	d918      	bls.n	800b5f6 <atan+0x46>
 800b5c4:	4bbd      	ldr	r3, [pc, #756]	@ (800b8bc <atan+0x30c>)
 800b5c6:	429e      	cmp	r6, r3
 800b5c8:	d801      	bhi.n	800b5ce <atan+0x1e>
 800b5ca:	d109      	bne.n	800b5e0 <atan+0x30>
 800b5cc:	b144      	cbz	r4, 800b5e0 <atan+0x30>
 800b5ce:	4622      	mov	r2, r4
 800b5d0:	462b      	mov	r3, r5
 800b5d2:	4620      	mov	r0, r4
 800b5d4:	4629      	mov	r1, r5
 800b5d6:	f7f4 fe71 	bl	80002bc <__adddf3>
 800b5da:	4604      	mov	r4, r0
 800b5dc:	460d      	mov	r5, r1
 800b5de:	e006      	b.n	800b5ee <atan+0x3e>
 800b5e0:	f1bb 0f00 	cmp.w	fp, #0
 800b5e4:	f340 812b 	ble.w	800b83e <atan+0x28e>
 800b5e8:	a597      	add	r5, pc, #604	@ (adr r5, 800b848 <atan+0x298>)
 800b5ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b5ee:	ec45 4b10 	vmov	d0, r4, r5
 800b5f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5f6:	4bb2      	ldr	r3, [pc, #712]	@ (800b8c0 <atan+0x310>)
 800b5f8:	429e      	cmp	r6, r3
 800b5fa:	d813      	bhi.n	800b624 <atan+0x74>
 800b5fc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800b600:	429e      	cmp	r6, r3
 800b602:	d80c      	bhi.n	800b61e <atan+0x6e>
 800b604:	a392      	add	r3, pc, #584	@ (adr r3, 800b850 <atan+0x2a0>)
 800b606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b60a:	4620      	mov	r0, r4
 800b60c:	4629      	mov	r1, r5
 800b60e:	f7f4 fe55 	bl	80002bc <__adddf3>
 800b612:	4bac      	ldr	r3, [pc, #688]	@ (800b8c4 <atan+0x314>)
 800b614:	2200      	movs	r2, #0
 800b616:	f7f5 fa97 	bl	8000b48 <__aeabi_dcmpgt>
 800b61a:	2800      	cmp	r0, #0
 800b61c:	d1e7      	bne.n	800b5ee <atan+0x3e>
 800b61e:	f04f 3aff 	mov.w	sl, #4294967295
 800b622:	e029      	b.n	800b678 <atan+0xc8>
 800b624:	f000 f95c 	bl	800b8e0 <fabs>
 800b628:	4ba7      	ldr	r3, [pc, #668]	@ (800b8c8 <atan+0x318>)
 800b62a:	429e      	cmp	r6, r3
 800b62c:	ec55 4b10 	vmov	r4, r5, d0
 800b630:	f200 80bc 	bhi.w	800b7ac <atan+0x1fc>
 800b634:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800b638:	429e      	cmp	r6, r3
 800b63a:	f200 809e 	bhi.w	800b77a <atan+0x1ca>
 800b63e:	4622      	mov	r2, r4
 800b640:	462b      	mov	r3, r5
 800b642:	4620      	mov	r0, r4
 800b644:	4629      	mov	r1, r5
 800b646:	f7f4 fe39 	bl	80002bc <__adddf3>
 800b64a:	4b9e      	ldr	r3, [pc, #632]	@ (800b8c4 <atan+0x314>)
 800b64c:	2200      	movs	r2, #0
 800b64e:	f7f4 fe33 	bl	80002b8 <__aeabi_dsub>
 800b652:	2200      	movs	r2, #0
 800b654:	4606      	mov	r6, r0
 800b656:	460f      	mov	r7, r1
 800b658:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b65c:	4620      	mov	r0, r4
 800b65e:	4629      	mov	r1, r5
 800b660:	f7f4 fe2c 	bl	80002bc <__adddf3>
 800b664:	4602      	mov	r2, r0
 800b666:	460b      	mov	r3, r1
 800b668:	4630      	mov	r0, r6
 800b66a:	4639      	mov	r1, r7
 800b66c:	f7f5 f906 	bl	800087c <__aeabi_ddiv>
 800b670:	f04f 0a00 	mov.w	sl, #0
 800b674:	4604      	mov	r4, r0
 800b676:	460d      	mov	r5, r1
 800b678:	4622      	mov	r2, r4
 800b67a:	462b      	mov	r3, r5
 800b67c:	4620      	mov	r0, r4
 800b67e:	4629      	mov	r1, r5
 800b680:	f7f4 ffd2 	bl	8000628 <__aeabi_dmul>
 800b684:	4602      	mov	r2, r0
 800b686:	460b      	mov	r3, r1
 800b688:	4680      	mov	r8, r0
 800b68a:	4689      	mov	r9, r1
 800b68c:	f7f4 ffcc 	bl	8000628 <__aeabi_dmul>
 800b690:	a371      	add	r3, pc, #452	@ (adr r3, 800b858 <atan+0x2a8>)
 800b692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b696:	4606      	mov	r6, r0
 800b698:	460f      	mov	r7, r1
 800b69a:	f7f4 ffc5 	bl	8000628 <__aeabi_dmul>
 800b69e:	a370      	add	r3, pc, #448	@ (adr r3, 800b860 <atan+0x2b0>)
 800b6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a4:	f7f4 fe0a 	bl	80002bc <__adddf3>
 800b6a8:	4632      	mov	r2, r6
 800b6aa:	463b      	mov	r3, r7
 800b6ac:	f7f4 ffbc 	bl	8000628 <__aeabi_dmul>
 800b6b0:	a36d      	add	r3, pc, #436	@ (adr r3, 800b868 <atan+0x2b8>)
 800b6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b6:	f7f4 fe01 	bl	80002bc <__adddf3>
 800b6ba:	4632      	mov	r2, r6
 800b6bc:	463b      	mov	r3, r7
 800b6be:	f7f4 ffb3 	bl	8000628 <__aeabi_dmul>
 800b6c2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b870 <atan+0x2c0>)
 800b6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c8:	f7f4 fdf8 	bl	80002bc <__adddf3>
 800b6cc:	4632      	mov	r2, r6
 800b6ce:	463b      	mov	r3, r7
 800b6d0:	f7f4 ffaa 	bl	8000628 <__aeabi_dmul>
 800b6d4:	a368      	add	r3, pc, #416	@ (adr r3, 800b878 <atan+0x2c8>)
 800b6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6da:	f7f4 fdef 	bl	80002bc <__adddf3>
 800b6de:	4632      	mov	r2, r6
 800b6e0:	463b      	mov	r3, r7
 800b6e2:	f7f4 ffa1 	bl	8000628 <__aeabi_dmul>
 800b6e6:	a366      	add	r3, pc, #408	@ (adr r3, 800b880 <atan+0x2d0>)
 800b6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ec:	f7f4 fde6 	bl	80002bc <__adddf3>
 800b6f0:	4642      	mov	r2, r8
 800b6f2:	464b      	mov	r3, r9
 800b6f4:	f7f4 ff98 	bl	8000628 <__aeabi_dmul>
 800b6f8:	a363      	add	r3, pc, #396	@ (adr r3, 800b888 <atan+0x2d8>)
 800b6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6fe:	4680      	mov	r8, r0
 800b700:	4689      	mov	r9, r1
 800b702:	4630      	mov	r0, r6
 800b704:	4639      	mov	r1, r7
 800b706:	f7f4 ff8f 	bl	8000628 <__aeabi_dmul>
 800b70a:	a361      	add	r3, pc, #388	@ (adr r3, 800b890 <atan+0x2e0>)
 800b70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b710:	f7f4 fdd2 	bl	80002b8 <__aeabi_dsub>
 800b714:	4632      	mov	r2, r6
 800b716:	463b      	mov	r3, r7
 800b718:	f7f4 ff86 	bl	8000628 <__aeabi_dmul>
 800b71c:	a35e      	add	r3, pc, #376	@ (adr r3, 800b898 <atan+0x2e8>)
 800b71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b722:	f7f4 fdc9 	bl	80002b8 <__aeabi_dsub>
 800b726:	4632      	mov	r2, r6
 800b728:	463b      	mov	r3, r7
 800b72a:	f7f4 ff7d 	bl	8000628 <__aeabi_dmul>
 800b72e:	a35c      	add	r3, pc, #368	@ (adr r3, 800b8a0 <atan+0x2f0>)
 800b730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b734:	f7f4 fdc0 	bl	80002b8 <__aeabi_dsub>
 800b738:	4632      	mov	r2, r6
 800b73a:	463b      	mov	r3, r7
 800b73c:	f7f4 ff74 	bl	8000628 <__aeabi_dmul>
 800b740:	a359      	add	r3, pc, #356	@ (adr r3, 800b8a8 <atan+0x2f8>)
 800b742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b746:	f7f4 fdb7 	bl	80002b8 <__aeabi_dsub>
 800b74a:	4632      	mov	r2, r6
 800b74c:	463b      	mov	r3, r7
 800b74e:	f7f4 ff6b 	bl	8000628 <__aeabi_dmul>
 800b752:	4602      	mov	r2, r0
 800b754:	460b      	mov	r3, r1
 800b756:	4640      	mov	r0, r8
 800b758:	4649      	mov	r1, r9
 800b75a:	f7f4 fdaf 	bl	80002bc <__adddf3>
 800b75e:	4622      	mov	r2, r4
 800b760:	462b      	mov	r3, r5
 800b762:	f7f4 ff61 	bl	8000628 <__aeabi_dmul>
 800b766:	f1ba 3fff 	cmp.w	sl, #4294967295
 800b76a:	4602      	mov	r2, r0
 800b76c:	460b      	mov	r3, r1
 800b76e:	d148      	bne.n	800b802 <atan+0x252>
 800b770:	4620      	mov	r0, r4
 800b772:	4629      	mov	r1, r5
 800b774:	f7f4 fda0 	bl	80002b8 <__aeabi_dsub>
 800b778:	e72f      	b.n	800b5da <atan+0x2a>
 800b77a:	4b52      	ldr	r3, [pc, #328]	@ (800b8c4 <atan+0x314>)
 800b77c:	2200      	movs	r2, #0
 800b77e:	4620      	mov	r0, r4
 800b780:	4629      	mov	r1, r5
 800b782:	f7f4 fd99 	bl	80002b8 <__aeabi_dsub>
 800b786:	4b4f      	ldr	r3, [pc, #316]	@ (800b8c4 <atan+0x314>)
 800b788:	4606      	mov	r6, r0
 800b78a:	460f      	mov	r7, r1
 800b78c:	2200      	movs	r2, #0
 800b78e:	4620      	mov	r0, r4
 800b790:	4629      	mov	r1, r5
 800b792:	f7f4 fd93 	bl	80002bc <__adddf3>
 800b796:	4602      	mov	r2, r0
 800b798:	460b      	mov	r3, r1
 800b79a:	4630      	mov	r0, r6
 800b79c:	4639      	mov	r1, r7
 800b79e:	f7f5 f86d 	bl	800087c <__aeabi_ddiv>
 800b7a2:	f04f 0a01 	mov.w	sl, #1
 800b7a6:	4604      	mov	r4, r0
 800b7a8:	460d      	mov	r5, r1
 800b7aa:	e765      	b.n	800b678 <atan+0xc8>
 800b7ac:	4b47      	ldr	r3, [pc, #284]	@ (800b8cc <atan+0x31c>)
 800b7ae:	429e      	cmp	r6, r3
 800b7b0:	d21c      	bcs.n	800b7ec <atan+0x23c>
 800b7b2:	4b47      	ldr	r3, [pc, #284]	@ (800b8d0 <atan+0x320>)
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	4620      	mov	r0, r4
 800b7b8:	4629      	mov	r1, r5
 800b7ba:	f7f4 fd7d 	bl	80002b8 <__aeabi_dsub>
 800b7be:	4b44      	ldr	r3, [pc, #272]	@ (800b8d0 <atan+0x320>)
 800b7c0:	4606      	mov	r6, r0
 800b7c2:	460f      	mov	r7, r1
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	4620      	mov	r0, r4
 800b7c8:	4629      	mov	r1, r5
 800b7ca:	f7f4 ff2d 	bl	8000628 <__aeabi_dmul>
 800b7ce:	4b3d      	ldr	r3, [pc, #244]	@ (800b8c4 <atan+0x314>)
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	f7f4 fd73 	bl	80002bc <__adddf3>
 800b7d6:	4602      	mov	r2, r0
 800b7d8:	460b      	mov	r3, r1
 800b7da:	4630      	mov	r0, r6
 800b7dc:	4639      	mov	r1, r7
 800b7de:	f7f5 f84d 	bl	800087c <__aeabi_ddiv>
 800b7e2:	f04f 0a02 	mov.w	sl, #2
 800b7e6:	4604      	mov	r4, r0
 800b7e8:	460d      	mov	r5, r1
 800b7ea:	e745      	b.n	800b678 <atan+0xc8>
 800b7ec:	4622      	mov	r2, r4
 800b7ee:	462b      	mov	r3, r5
 800b7f0:	4938      	ldr	r1, [pc, #224]	@ (800b8d4 <atan+0x324>)
 800b7f2:	2000      	movs	r0, #0
 800b7f4:	f7f5 f842 	bl	800087c <__aeabi_ddiv>
 800b7f8:	f04f 0a03 	mov.w	sl, #3
 800b7fc:	4604      	mov	r4, r0
 800b7fe:	460d      	mov	r5, r1
 800b800:	e73a      	b.n	800b678 <atan+0xc8>
 800b802:	4b35      	ldr	r3, [pc, #212]	@ (800b8d8 <atan+0x328>)
 800b804:	4e35      	ldr	r6, [pc, #212]	@ (800b8dc <atan+0x32c>)
 800b806:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b80e:	f7f4 fd53 	bl	80002b8 <__aeabi_dsub>
 800b812:	4622      	mov	r2, r4
 800b814:	462b      	mov	r3, r5
 800b816:	f7f4 fd4f 	bl	80002b8 <__aeabi_dsub>
 800b81a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800b81e:	4602      	mov	r2, r0
 800b820:	460b      	mov	r3, r1
 800b822:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b826:	f7f4 fd47 	bl	80002b8 <__aeabi_dsub>
 800b82a:	f1bb 0f00 	cmp.w	fp, #0
 800b82e:	4604      	mov	r4, r0
 800b830:	460d      	mov	r5, r1
 800b832:	f6bf aedc 	bge.w	800b5ee <atan+0x3e>
 800b836:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b83a:	461d      	mov	r5, r3
 800b83c:	e6d7      	b.n	800b5ee <atan+0x3e>
 800b83e:	a51c      	add	r5, pc, #112	@ (adr r5, 800b8b0 <atan+0x300>)
 800b840:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b844:	e6d3      	b.n	800b5ee <atan+0x3e>
 800b846:	bf00      	nop
 800b848:	54442d18 	.word	0x54442d18
 800b84c:	3ff921fb 	.word	0x3ff921fb
 800b850:	8800759c 	.word	0x8800759c
 800b854:	7e37e43c 	.word	0x7e37e43c
 800b858:	e322da11 	.word	0xe322da11
 800b85c:	3f90ad3a 	.word	0x3f90ad3a
 800b860:	24760deb 	.word	0x24760deb
 800b864:	3fa97b4b 	.word	0x3fa97b4b
 800b868:	a0d03d51 	.word	0xa0d03d51
 800b86c:	3fb10d66 	.word	0x3fb10d66
 800b870:	c54c206e 	.word	0xc54c206e
 800b874:	3fb745cd 	.word	0x3fb745cd
 800b878:	920083ff 	.word	0x920083ff
 800b87c:	3fc24924 	.word	0x3fc24924
 800b880:	5555550d 	.word	0x5555550d
 800b884:	3fd55555 	.word	0x3fd55555
 800b888:	2c6a6c2f 	.word	0x2c6a6c2f
 800b88c:	bfa2b444 	.word	0xbfa2b444
 800b890:	52defd9a 	.word	0x52defd9a
 800b894:	3fadde2d 	.word	0x3fadde2d
 800b898:	af749a6d 	.word	0xaf749a6d
 800b89c:	3fb3b0f2 	.word	0x3fb3b0f2
 800b8a0:	fe231671 	.word	0xfe231671
 800b8a4:	3fbc71c6 	.word	0x3fbc71c6
 800b8a8:	9998ebc4 	.word	0x9998ebc4
 800b8ac:	3fc99999 	.word	0x3fc99999
 800b8b0:	54442d18 	.word	0x54442d18
 800b8b4:	bff921fb 	.word	0xbff921fb
 800b8b8:	440fffff 	.word	0x440fffff
 800b8bc:	7ff00000 	.word	0x7ff00000
 800b8c0:	3fdbffff 	.word	0x3fdbffff
 800b8c4:	3ff00000 	.word	0x3ff00000
 800b8c8:	3ff2ffff 	.word	0x3ff2ffff
 800b8cc:	40038000 	.word	0x40038000
 800b8d0:	3ff80000 	.word	0x3ff80000
 800b8d4:	bff00000 	.word	0xbff00000
 800b8d8:	0800c300 	.word	0x0800c300
 800b8dc:	0800c320 	.word	0x0800c320

0800b8e0 <fabs>:
 800b8e0:	ec51 0b10 	vmov	r0, r1, d0
 800b8e4:	4602      	mov	r2, r0
 800b8e6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b8ea:	ec43 2b10 	vmov	d0, r2, r3
 800b8ee:	4770      	bx	lr

0800b8f0 <_init>:
 800b8f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8f2:	bf00      	nop
 800b8f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8f6:	bc08      	pop	{r3}
 800b8f8:	469e      	mov	lr, r3
 800b8fa:	4770      	bx	lr

0800b8fc <_fini>:
 800b8fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8fe:	bf00      	nop
 800b900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b902:	bc08      	pop	{r3}
 800b904:	469e      	mov	lr, r3
 800b906:	4770      	bx	lr
