vendor_name = ModelSim
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_controller.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/flags.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage5_writeback.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/registers.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/defines.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/dram_controller_tb.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.qip
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.qip
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_controller_tb.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_fifo.qip
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_fifo.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/pll_altpll.v
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/scfifo_i761.tdf
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/a_dpfifo_vq31.tdf
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/a_fefifo_b6f.tdf
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/cntr_do7.tdf
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/altsyncram_ihm1.tdf
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/cntr_1ob.tdf
design_name = MIOSystem_tb
instance = comp, \SDRAM_CKE~output , SDRAM_CKE~output, MIOSystem_tb, 1
instance = comp, \SDRAM_CLK~output , SDRAM_CLK~output, MIOSystem_tb, 1
instance = comp, \SDRAM_CS_N~output , SDRAM_CS_N~output, MIOSystem_tb, 1
instance = comp, \SDRAM_WE_N~output , SDRAM_WE_N~output, MIOSystem_tb, 1
instance = comp, \SDRAM_CAS_N~output , SDRAM_CAS_N~output, MIOSystem_tb, 1
instance = comp, \SDRAM_RAS_N~output , SDRAM_RAS_N~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A0~output , SDRAM_A0~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A1~output , SDRAM_A1~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A2~output , SDRAM_A2~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A3~output , SDRAM_A3~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A4~output , SDRAM_A4~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A5~output , SDRAM_A5~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A6~output , SDRAM_A6~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A7~output , SDRAM_A7~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A8~output , SDRAM_A8~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A9~output , SDRAM_A9~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A10~output , SDRAM_A10~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A11~output , SDRAM_A11~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A12~output , SDRAM_A12~output, MIOSystem_tb, 1
instance = comp, \SDRAM_BA0~output , SDRAM_BA0~output, MIOSystem_tb, 1
instance = comp, \SDRAM_BA1~output , SDRAM_BA1~output, MIOSystem_tb, 1
instance = comp, \SDRAM_DQML~output , SDRAM_DQML~output, MIOSystem_tb, 1
instance = comp, \SDRAM_DQMH~output , SDRAM_DQMH~output, MIOSystem_tb, 1
instance = comp, \RXD~output , RXD~output, MIOSystem_tb, 1
instance = comp, \DS_DP~output , DS_DP~output, MIOSystem_tb, 1
instance = comp, \DS_G~output , DS_G~output, MIOSystem_tb, 1
instance = comp, \DS_C~output , DS_C~output, MIOSystem_tb, 1
instance = comp, \DS_D~output , DS_D~output, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:0:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:1:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:2:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:3:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:4:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:5:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:6:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:7:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:8:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:9:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:10:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:11:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:12:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:13:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:14:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:15:obufa, MIOSystem_tb, 1
instance = comp, \CLK~input , CLK~input, MIOSystem_tb, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, MIOSystem_tb, 1
instance = comp, \state.s_idle~feeder , state.s_idle~feeder, MIOSystem_tb, 1
instance = comp, \state.s_init_pll~feeder , state.s_init_pll~feeder, MIOSystem_tb, 1
instance = comp, \state.s_init_pll , state.s_init_pll, MIOSystem_tb, 1
instance = comp, \state.s_init~0 , state.s_init~0, MIOSystem_tb, 1
instance = comp, \state.s_init , state.s_init, MIOSystem_tb, 1
instance = comp, \Selector5~0 , Selector5~0, MIOSystem_tb, 1
instance = comp, \restart_system~feeder , restart_system~feeder, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~0 , DRAM_Controller1|Add0~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~47 , DRAM_Controller1|Add0~47, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[0] , DRAM_Controller1|startup_wait_count[0], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~2 , DRAM_Controller1|Add0~2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~45 , DRAM_Controller1|Add0~45, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[1] , DRAM_Controller1|startup_wait_count[1], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~4 , DRAM_Controller1|Add0~4, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~6 , DRAM_Controller1|Add0~6, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[2] , DRAM_Controller1|startup_wait_count[2], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~7 , DRAM_Controller1|Add0~7, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~46 , DRAM_Controller1|Add0~46, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[3] , DRAM_Controller1|startup_wait_count[3], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~9 , DRAM_Controller1|Add0~9, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~11 , DRAM_Controller1|Add0~11, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[4] , DRAM_Controller1|startup_wait_count[4], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~12 , DRAM_Controller1|Add0~12, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~14 , DRAM_Controller1|Add0~14, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[5] , DRAM_Controller1|startup_wait_count[5], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~15 , DRAM_Controller1|Add0~15, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~17 , DRAM_Controller1|Add0~17, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[6] , DRAM_Controller1|startup_wait_count[6], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~18 , DRAM_Controller1|Add0~18, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~23 , DRAM_Controller1|Add0~23, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[7] , DRAM_Controller1|startup_wait_count[7], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~20 , DRAM_Controller1|Add0~20, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~22 , DRAM_Controller1|Add0~22, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[8] , DRAM_Controller1|startup_wait_count[8], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal2~0 , DRAM_Controller1|Equal2~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~24 , DRAM_Controller1|Add0~24, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~26 , DRAM_Controller1|Add0~26, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[9] , DRAM_Controller1|startup_wait_count[9], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~27 , DRAM_Controller1|Add0~27, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~29 , DRAM_Controller1|Add0~29, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[10] , DRAM_Controller1|startup_wait_count[10], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~30 , DRAM_Controller1|Add0~30, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~32 , DRAM_Controller1|Add0~32, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[11] , DRAM_Controller1|startup_wait_count[11], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~33 , DRAM_Controller1|Add0~33, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~35 , DRAM_Controller1|Add0~35, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[12] , DRAM_Controller1|startup_wait_count[12], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~36 , DRAM_Controller1|Add0~36, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~38 , DRAM_Controller1|Add0~38, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[13] , DRAM_Controller1|startup_wait_count[13], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~39 , DRAM_Controller1|Add0~39, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~41 , DRAM_Controller1|Add0~41, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[14] , DRAM_Controller1|startup_wait_count[14], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~42 , DRAM_Controller1|Add0~42, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~44 , DRAM_Controller1|Add0~44, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[15] , DRAM_Controller1|startup_wait_count[15], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal2~2 , DRAM_Controller1|Equal2~2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal2~1 , DRAM_Controller1|Equal2~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal2~3 , DRAM_Controller1|Equal2~3, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal1~0 , DRAM_Controller1|Equal1~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal5~0 , DRAM_Controller1|Equal5~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~44 , DRAM_Controller1|state~44, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_startup , DRAM_Controller1|state.s_startup, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector40~0 , DRAM_Controller1|Selector40~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|ready_for_new , DRAM_Controller1|ready_for_new, MIOSystem_tb, 1
instance = comp, \Selector3~0 , Selector3~0, MIOSystem_tb, 1
instance = comp, \state.s_init_wait~feeder , state.s_init_wait~feeder, MIOSystem_tb, 1
instance = comp, \state.s_init_wait , state.s_init_wait, MIOSystem_tb, 1
instance = comp, \Selector4~0 , Selector4~0, MIOSystem_tb, 1
instance = comp, \state.s_idle , state.s_idle, MIOSystem_tb, 1
instance = comp, \Selector0~0 , Selector0~0, MIOSystem_tb, 1
instance = comp, \pll_inst|altpll_component|auto_generated|pll1 , pll_inst|altpll_component|auto_generated|pll1, MIOSystem_tb, 1
instance = comp, \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_cke~0 , DRAM_Controller1|iob_cke~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_cke , DRAM_Controller1|iob_cke, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal1~1 , DRAM_Controller1|Equal1~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal3~0 , DRAM_Controller1|Equal3~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal3~1 , DRAM_Controller1|Equal3~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector2~0 , DRAM_Controller1|Selector2~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal2~4 , DRAM_Controller1|Equal2~4, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal4~0 , DRAM_Controller1|Equal4~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector2~1 , DRAM_Controller1|Selector2~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_command[0] , DRAM_Controller1|iob_command[0], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~0 , DRAM_Controller1|Add1~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[0] , DRAM_Controller1|refresh_count[0], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~2 , DRAM_Controller1|Add1~2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count~1 , DRAM_Controller1|refresh_count~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[1] , DRAM_Controller1|refresh_count[1], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~4 , DRAM_Controller1|Add1~4, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count~0 , DRAM_Controller1|refresh_count~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[2] , DRAM_Controller1|refresh_count[2], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~6 , DRAM_Controller1|Add1~6, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[3] , DRAM_Controller1|refresh_count[3], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~8 , DRAM_Controller1|Add1~8, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[4] , DRAM_Controller1|refresh_count[4], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~10 , DRAM_Controller1|Add1~10, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[5] , DRAM_Controller1|refresh_count[5], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~12 , DRAM_Controller1|Add1~12, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[6] , DRAM_Controller1|refresh_count[6], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~14 , DRAM_Controller1|Add1~14, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count~2 , DRAM_Controller1|refresh_count~2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[7] , DRAM_Controller1|refresh_count[7], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal0~1 , DRAM_Controller1|Equal0~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~16 , DRAM_Controller1|Add1~16, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count~3 , DRAM_Controller1|refresh_count~3, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[8] , DRAM_Controller1|refresh_count[8], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~18 , DRAM_Controller1|Add1~18, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[9] , DRAM_Controller1|refresh_count[9], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal0~0 , DRAM_Controller1|Equal0~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal0~2 , DRAM_Controller1|Equal0~2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~50 , DRAM_Controller1|state~50, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_6 , DRAM_Controller1|state.s_idle_in_6, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~49 , DRAM_Controller1|state~49, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_5 , DRAM_Controller1|state.s_idle_in_5, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~48 , DRAM_Controller1|state~48, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_4 , DRAM_Controller1|state.s_idle_in_4, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~47 , DRAM_Controller1|state~47, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_3 , DRAM_Controller1|state.s_idle_in_3, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~46 , DRAM_Controller1|state~46, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_2 , DRAM_Controller1|state.s_idle_in_2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~45 , DRAM_Controller1|state~45, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_1 , DRAM_Controller1|state.s_idle_in_1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector29~0 , DRAM_Controller1|Selector29~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector29~1 , DRAM_Controller1|Selector29~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle , DRAM_Controller1|state.s_idle, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector18~0 , DRAM_Controller1|Selector18~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|pending_refresh , DRAM_Controller1|pending_refresh, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_command~0 , DRAM_Controller1|iob_command~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector1~3 , DRAM_Controller1|Selector1~3, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_command[1] , DRAM_Controller1|iob_command[1], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector1~2 , DRAM_Controller1|Selector1~2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector0~0 , DRAM_Controller1|Selector0~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_command[2] , DRAM_Controller1|iob_command[2], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector15~0 , DRAM_Controller1|Selector15~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_address[0]~feeder , DRAM_Controller1|iob_address[0]~feeder, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_address[0] , DRAM_Controller1|iob_address[0], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_address[5] , DRAM_Controller1|iob_address[5], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector5~0 , DRAM_Controller1|Selector5~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_address[10] , DRAM_Controller1|iob_address[10], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dqm[1]~feeder , DRAM_Controller1|iob_dqm[1]~feeder, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dqm[1] , DRAM_Controller1|iob_dqm[1], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dqm[0]~feeder , DRAM_Controller1|iob_dqm[0]~feeder, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dqm[0] , DRAM_Controller1|iob_dqm[0], MIOSystem_tb, 1
instance = comp, \UART_Link1|leds[0]~feeder , UART_Link1|leds[0]~feeder, MIOSystem_tb, 1
instance = comp, \uart_link_enable~feeder , uart_link_enable~feeder, MIOSystem_tb, 1
instance = comp, \UART_Link1|leds[0] , UART_Link1|leds[0], MIOSystem_tb, 1
instance = comp, \UART_Link1|leds[1]~feeder , UART_Link1|leds[1]~feeder, MIOSystem_tb, 1
instance = comp, \UART_Link1|leds[1] , UART_Link1|leds[1], MIOSystem_tb, 1
instance = comp, \UART_Link1|leds[3]~feeder , UART_Link1|leds[3]~feeder, MIOSystem_tb, 1
instance = comp, \UART_Link1|leds[3] , UART_Link1|leds[3], MIOSystem_tb, 1
instance = comp, \TXD~input , TXD~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ0~input , SDRAM_DQ0~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ1~input , SDRAM_DQ1~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ2~input , SDRAM_DQ2~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ3~input , SDRAM_DQ3~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ4~input , SDRAM_DQ4~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ5~input , SDRAM_DQ5~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ6~input , SDRAM_DQ6~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ7~input , SDRAM_DQ7~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ8~input , SDRAM_DQ8~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ9~input , SDRAM_DQ9~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ10~input , SDRAM_DQ10~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ11~input , SDRAM_DQ11~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ12~input , SDRAM_DQ12~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ13~input , SDRAM_DQ13~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ14~input , SDRAM_DQ14~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ15~input , SDRAM_DQ15~input, MIOSystem_tb, 1
