library verilog;
use verilog.vl_types.all;
entity multi_add is
    port(
        matrix1         : in     vl_logic_vector(399 downto 0);
        matrix2         : in     vl_logic_vector(399 downto 0);
        bias            : in     vl_logic_vector(15 downto 0);
        dout            : out    vl_logic_vector(15 downto 0)
    );
end multi_add;
