// Stub `prim_assert.sv` for sv2v + Yosys ingestion of OpenTitan RTL.
//
// All SVA macros expand to empty — synthesis-equivalent to
// OpenTitan's `prim_assert_dummy_macros.svh` (Apache 2.0). This is
// shared build infrastructure for the differential-oracle corpus:
// every DUT and every package it imports is vendored BYTE-EXACT from
// upstream; only this macro shim is local, and it is functionally
// identical to upstream's own synthesis dummy-macros header.
//
// Also defines `PRIM_FLOP_SPARSE_FSM` as a plain `always_ff` register
// (the upstream definition wraps a `prim_sparse_fsm_flop` submodule
// for FPV / runtime-encoding hardening, neither of which matters for
// the synthesised KMTS lift). The plain `always_ff` form preserves
// the FSM's functional semantics — `state_q` updates to `state_d`
// each clock unless reset is asserted, then `state_q` becomes the
// reset value.
//
// SOUNDNESS: dropping the sparse-FSM hardening removes only the
// runtime "alert if state_q is not one of the legal encodings"
// behaviour; the recoverability / completion properties the corpus
// verifies don't depend on the hardening — the FSM transitions
// remain identical. Concurrent SVA (`ASSERT*`) is not the corpus's
// verification target (mununu verifies the `@mununu_guarantee`
// liveness formula the SVA fragment cannot express); expanding the
// assertion macros to empty is sound for that target.

`define ASSERT_I(__name, __prop)
`define ASSERT_INIT(__name, __prop)
`define ASSERT_INIT_NET(__name, __prop)
`define ASSERT_FINAL(__name, __prop)
`define ASSERT_AT_RESET(__name, __prop, __rst = 0)
`define ASSERT_AT_RESET_AND_FINAL(__name, __prop, __rst = 0)
`define ASSERT(__name, __prop, __clk = 0, __rst = 0)
`define ASSERT_NEVER(__name, __prop, __clk = 0, __rst = 0)
`define ASSERT_KNOWN(__name, __sig, __clk = 0, __rst = 0)
`define COVER(__name, __prop, __clk = 0, __rst = 0)
`define ASSUME(__name, __prop, __clk = 0, __rst = 0)
`define ASSUME_I(__name, __prop)
`define ASSERT_PULSE(__name, __prop, __clk = 0, __rst = 0)
`define ASSERT_IF(__name, __prop, __enable, __clk = 0, __rst = 0)
`define ASSERT_KNOWN_IF(__name, __sig, __enable, __clk = 0, __rst = 0)
`define ASSERT_FPV_LINEAR_FSM(__name, __sig, __type, __clk = 0, __rst = 0)
`define ASSERT_STATIC_IN_PACKAGE(__name, __prop)
`define ASSERT_STATIC(__name, __prop)
`define ASSERT_STATIC_LINT_ERROR(__name, __prop)
`define CALIPTRA_ASSERT(__name, __prop, __clk = 0, __rst = 0)
`define _SEC_CM_ALERT_MAX_CYC 30
`define ASSERT_ERROR_TRIGGER_ALERT(__name, __hier, __alert, __gate = 0, __max = 0)
`define ASSERT_ERROR_TRIGGER_ALERT_IN(__name, __hier, __alert, __gate = 0, __max = 0)
`define ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT(__name, __hier, __alert, __gate = 0, __max = 0)
`define ASSERT_PRIM_FIFO_SYNC_ERROR_TRIGGERS_ALERT(__name, __hier, __alert, __gate = 0, __max = 0)
`define ASSERT_PRIM_FIFO_SYNC_ERROR_TRIGGERS_ALERT1(__name, __hier, __alert, __gate = 0, __max = 0)

`define PRIM_FLOP_SPARSE_FSM(__name, __d, __q, __type, __resval = '0, __clk = clk_i, __rst_n = rst_ni, __alert_trigger_sva_en = 1) \
  always_ff @(posedge __clk or negedge __rst_n) begin                                                                              \
    if (!__rst_n) begin                                                                                                            \
      __q <= __resval;                                                                                                             \
    end else begin                                                                                                                 \
      __q <= __d;                                                                                                                  \
    end                                                                                                                            \
  end
