
*** Running vivado
    with args -log main_ALU_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_ALU_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 14 16:01:06 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_ALU_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 491.707 ; gain = 201.262
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top main_ALU_0_0 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3608
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 963.914 ; gain = 448.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_ALU_0_0' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_ALU_0_0/synth/main_ALU_0_0.vhd:73]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd:34' bound to instance 'U0' of component 'ALU' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_ALU_0_0/synth/main_ALU_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd:52]
WARNING: [Synth 8-614] signal 'ALU_OPP' is read in the process but is not in the sensitivity list [D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd:78]
WARNING: [Synth 8-614] signal 'D2' is read in the process but is not in the sensitivity list [D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd:78]
WARNING: [Synth 8-614] signal 'D1' is read in the process but is not in the sensitivity list [D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd:78]
WARNING: [Synth 8-614] signal 'RHO_PIN' is read in the process but is not in the sensitivity list [D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'main_ALU_0_0' (0#1) [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_ALU_0_0/synth/main_ALU_0_0.vhd:73]
WARNING: [Synth 8-7129] Port ALU_OPP[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[4] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1072.898 ; gain = 557.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1072.898 ; gain = 557.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1072.898 ; gain = 557.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 1072.898 ; gain = 557.871
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ALU_OPP[15] in module main_ALU_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[14] in module main_ALU_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[13] in module main_ALU_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[12] in module main_ALU_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[11] in module main_ALU_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[10] in module main_ALU_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[9] in module main_ALU_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[8] in module main_ALU_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[7] in module main_ALU_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[6] in module main_ALU_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[5] in module main_ALU_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_OPP[4] in module main_ALU_0_0 is either unconnected or has no load
