Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  /root/intelFPGA_lite/21.1/quartus/linux64/
Quartus sim root      :  /root/intelFPGA_lite/21.1/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  Timing.vo
Sim SDF file          :  Timing__verilog.sdo
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script /root/intelFPGA_lite/21.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Timing_run_msim_gate_verilog.do already exists - backing up current file as Timing_run_msim_gate_verilog.do.bak2
Info: Spawning Questa Intel FPGA Simulation software 
Info: NativeLink simulation flow was successful
