-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--D1__clk0 is cttm_pll:I1|altpll:altpll_component|_clk0 at PLL_1
D1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(!nLBRES), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(SCLK), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--D1__extclk0 is cttm_pll:I1|altpll:altpll_component|_extclk0 at PLL_1
D1__extclk0 = PLL.EXTCLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(!nLBRES), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(SCLK), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--B1_CTTM_TEST_DATA[23] is test:I0|CTTM_TEST_DATA[23] at LC_X21_Y7_N3
--operation mode is normal

B1_CTTM_TEST_DATA[23]_lut_out = B1_STATE1.s2pdl & (B1_PDL_TEST_START_S1 & B1_CTTM_TEST_DATA[23]) # !B1_STATE1.s2pdl & (B1_STATE1.s1pdl & (B1_CTTM_TEST_DATA[23]) # !B1_STATE1.s1pdl & B1_PDL_TEST_START_S1);
B1_CTTM_TEST_DATA[23] = DFFEAS(B1_CTTM_TEST_DATA[23]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1L73 is test:I0|D_CTTM[0]~487 at LC_X7_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[0]_qfbk = B1_CTTM_DATA_REG[0];
B1L73 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[0]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[0] is test:I0|CTTM_DATA_REG[0] at LC_X7_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[0] = DFFEAS(B1L73, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L43, , , VCC);


--B1L74 is test:I0|D_CTTM[1]~488 at LC_X7_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[1]_qfbk = B1_CTTM_DATA_REG[1];
B1L74 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[1]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[1] is test:I0|CTTM_DATA_REG[1] at LC_X7_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[1] = DFFEAS(B1L74, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L45, , , VCC);


--B1L75 is test:I0|D_CTTM[2]~489 at LC_X8_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[2]_qfbk = B1_CTTM_DATA_REG[2];
B1L75 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[2]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[2] is test:I0|CTTM_DATA_REG[2] at LC_X8_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[2] = DFFEAS(B1L75, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L47, , , VCC);


--B1L76 is test:I0|D_CTTM[3]~490 at LC_X7_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[3]_qfbk = B1_CTTM_DATA_REG[3];
B1L76 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[3]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[3] is test:I0|CTTM_DATA_REG[3] at LC_X7_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[3] = DFFEAS(B1L76, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L49, , , VCC);


--B1L77 is test:I0|D_CTTM[4]~491 at LC_X7_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[4]_qfbk = B1_CTTM_DATA_REG[4];
B1L77 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[4]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[4] is test:I0|CTTM_DATA_REG[4] at LC_X7_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[4] = DFFEAS(B1L77, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L51, , , VCC);


--B1L78 is test:I0|D_CTTM[5]~492 at LC_X7_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[5]_qfbk = B1_CTTM_DATA_REG[5];
B1L78 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[5]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[5] is test:I0|CTTM_DATA_REG[5] at LC_X7_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[5] = DFFEAS(B1L78, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L53, , , VCC);


--B1L79 is test:I0|D_CTTM[6]~493 at LC_X8_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[6]_qfbk = B1_CTTM_DATA_REG[6];
B1L79 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[6]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[6] is test:I0|CTTM_DATA_REG[6] at LC_X8_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[6] = DFFEAS(B1L79, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L55, , , VCC);


--B1L80 is test:I0|D_CTTM[7]~494 at LC_X7_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[7]_qfbk = B1_CTTM_DATA_REG[7];
B1L80 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[7]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[7] is test:I0|CTTM_DATA_REG[7] at LC_X7_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[7] = DFFEAS(B1L80, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L57, , , VCC);


--B1L81 is test:I0|D_CTTM[8]~495 at LC_X7_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[8]_qfbk = B1_CTTM_DATA_REG[8];
B1L81 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[8]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[8] is test:I0|CTTM_DATA_REG[8] at LC_X7_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[8] = DFFEAS(B1L81, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L59, , , VCC);


--B1L82 is test:I0|D_CTTM[9]~496 at LC_X7_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[9]_qfbk = B1_CTTM_DATA_REG[9];
B1L82 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[9]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[9] is test:I0|CTTM_DATA_REG[9] at LC_X7_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[9] = DFFEAS(B1L82, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L61, , , VCC);


--B1L83 is test:I0|D_CTTM[10]~497 at LC_X8_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[10]_qfbk = B1_CTTM_DATA_REG[10];
B1L83 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[10]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[10] is test:I0|CTTM_DATA_REG[10] at LC_X8_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[10] = DFFEAS(B1L83, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L63, , , VCC);


--B1L84 is test:I0|D_CTTM[11]~498 at LC_X8_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[11]_qfbk = B1_CTTM_DATA_REG[11];
B1L84 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[11]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[11] is test:I0|CTTM_DATA_REG[11] at LC_X8_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[11] = DFFEAS(B1L84, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L65, , , VCC);


--B1L85 is test:I0|D_CTTM[12]~499 at LC_X8_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[12]_qfbk = B1_CTTM_DATA_REG[12];
B1L85 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[12]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[12] is test:I0|CTTM_DATA_REG[12] at LC_X8_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[12] = DFFEAS(B1L85, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L67, , , VCC);


--B1L86 is test:I0|D_CTTM[13]~500 at LC_X7_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[13]_qfbk = B1_CTTM_DATA_REG[13];
B1L86 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[13]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[13] is test:I0|CTTM_DATA_REG[13] at LC_X7_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[13] = DFFEAS(B1L86, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L69, , , VCC);


--B1L87 is test:I0|D_CTTM[14]~501 at LC_X7_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[14]_qfbk = B1_CTTM_DATA_REG[14];
B1L87 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[14]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[14] is test:I0|CTTM_DATA_REG[14] at LC_X7_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[14] = DFFEAS(B1L87, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L71, , , VCC);


--B1L88 is test:I0|D_CTTM[15]~502 at LC_X7_Y14_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[15]_qfbk = B1_CTTM_DATA_REG[15];
B1L88 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[15]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[15] is test:I0|CTTM_DATA_REG[15] at LC_X7_Y14_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[15] = DFFEAS(B1L88, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L73, , , VCC);


--B1L89 is test:I0|D_CTTM[16]~503 at LC_X7_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[16]_qfbk = B1_CTTM_DATA_REG[16];
B1L89 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[16]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[16] is test:I0|CTTM_DATA_REG[16] at LC_X7_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[16] = DFFEAS(B1L89, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L75, , , VCC);


--B1L90 is test:I0|D_CTTM[17]~504 at LC_X8_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[17]_qfbk = B1_CTTM_DATA_REG[17];
B1L90 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[17]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[17] is test:I0|CTTM_DATA_REG[17] at LC_X8_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[17] = DFFEAS(B1L90, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L77, , , VCC);


--B1L91 is test:I0|D_CTTM[18]~505 at LC_X8_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[18]_qfbk = B1_CTTM_DATA_REG[18];
B1L91 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[18]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[18] is test:I0|CTTM_DATA_REG[18] at LC_X8_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[18] = DFFEAS(B1L91, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L79, , , VCC);


--B1L92 is test:I0|D_CTTM[19]~506 at LC_X8_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[19]_qfbk = B1_CTTM_DATA_REG[19];
B1L92 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[19]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[19] is test:I0|CTTM_DATA_REG[19] at LC_X8_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[19] = DFFEAS(B1L92, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L81, , , VCC);


--B1L93 is test:I0|D_CTTM[20]~507 at LC_X7_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[20]_qfbk = B1_CTTM_DATA_REG[20];
B1L93 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[20]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[20] is test:I0|CTTM_DATA_REG[20] at LC_X7_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[20] = DFFEAS(B1L93, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L83, , , VCC);


--B1L94 is test:I0|D_CTTM[21]~508 at LC_X7_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[21]_qfbk = B1_CTTM_DATA_REG[21];
B1L94 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[21]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[21] is test:I0|CTTM_DATA_REG[21] at LC_X7_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[21] = DFFEAS(B1L94, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L85, , , VCC);


--B1L95 is test:I0|D_CTTM[22]~509 at LC_X7_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[22]_qfbk = B1_CTTM_DATA_REG[22];
B1L95 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[22]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[22] is test:I0|CTTM_DATA_REG[22] at LC_X7_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[22] = DFFEAS(B1L95, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L87, , , VCC);


--B1L96 is test:I0|D_CTTM[23]~510 at LC_X7_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[23]_qfbk = B1_CTTM_DATA_REG[23];
B1L96 = B1_MODE_REG[0] & (B1_CTTM_DATA_REG[23]_qfbk) # !B1_MODE_REG[0] & B1_CTTM_TEST_DATA[23];

--B1_CTTM_DATA_REG[23] is test:I0|CTTM_DATA_REG[23] at LC_X7_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_CTTM_DATA_REG[23] = DFFEAS(B1L96, GLOBAL(DPCLK[0]), nLBRES, , B1L46, A1L89, , , VCC);


--B1_LTM_LOCAL_TRG is test:I0|LTM_LOCAL_TRG at LC_X11_Y11_N4
--operation mode is normal

B1_LTM_LOCAL_TRG_lut_out = B1L913 & (B1L914 & A1L43 # !B1L914 & (B1_LTM_LOCAL_TRG)) # !B1L913 & (B1_LTM_LOCAL_TRG);
B1_LTM_LOCAL_TRG = DFFEAS(B1_LTM_LOCAL_TRG_lut_out, GLOBAL(DPCLK[0]), nLBRES, , , , , , );


--B1_RAM_ADDR_REG[0] is test:I0|RAM_ADDR_REG[0] at LC_X24_Y4_N9
--operation mode is normal

B1_RAM_ADDR_REG[0]_lut_out = A1L43;
B1_RAM_ADDR_REG[0] = DFFEAS(B1_RAM_ADDR_REG[0]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, , , , );


--B1_RAM_ADDR_REG[1] is test:I0|RAM_ADDR_REG[1] at LC_X23_Y4_N9
--operation mode is normal

B1_RAM_ADDR_REG[1]_lut_out = A1L45;
B1_RAM_ADDR_REG[1] = DFFEAS(B1_RAM_ADDR_REG[1]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, , , , );


--B1_RAM_ADDR_REG[2] is test:I0|RAM_ADDR_REG[2] at LC_X24_Y4_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_ADDR_REG[2]_lut_out = GND;
B1_RAM_ADDR_REG[2] = DFFEAS(B1_RAM_ADDR_REG[2]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, A1L47, , , VCC);


--B1_RAM_ADDR_REG[3] is test:I0|RAM_ADDR_REG[3] at LC_X23_Y4_N7
--operation mode is normal

B1_RAM_ADDR_REG[3]_lut_out = A1L49;
B1_RAM_ADDR_REG[3] = DFFEAS(B1_RAM_ADDR_REG[3]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, , , , );


--B1_RAM_ADDR_REG[4] is test:I0|RAM_ADDR_REG[4] at LC_X24_Y4_N2
--operation mode is normal

B1_RAM_ADDR_REG[4]_lut_out = A1L51;
B1_RAM_ADDR_REG[4] = DFFEAS(B1_RAM_ADDR_REG[4]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, , , , );


--B1_RAM_ADDR_REG[5] is test:I0|RAM_ADDR_REG[5] at LC_X24_Y4_N6
--operation mode is normal

B1_RAM_ADDR_REG[5]_lut_out = A1L53;
B1_RAM_ADDR_REG[5] = DFFEAS(B1_RAM_ADDR_REG[5]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, , , , );


--B1_RAM_ADDR_REG[6] is test:I0|RAM_ADDR_REG[6] at LC_X23_Y4_N2
--operation mode is normal

B1_RAM_ADDR_REG[6]_lut_out = A1L55;
B1_RAM_ADDR_REG[6] = DFFEAS(B1_RAM_ADDR_REG[6]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, , , , );


--B1_RAM_ADDR_REG[7] is test:I0|RAM_ADDR_REG[7] at LC_X23_Y4_N6
--operation mode is normal

B1_RAM_ADDR_REG[7]_lut_out = A1L57;
B1_RAM_ADDR_REG[7] = DFFEAS(B1_RAM_ADDR_REG[7]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, , , , );


--B1_RAM_ADDR_REG[8] is test:I0|RAM_ADDR_REG[8] at LC_X23_Y4_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_ADDR_REG[8]_lut_out = GND;
B1_RAM_ADDR_REG[8] = DFFEAS(B1_RAM_ADDR_REG[8]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, A1L59, , , VCC);


--B1_RAM_ADDR_REG[9] is test:I0|RAM_ADDR_REG[9] at LC_X24_Y4_N8
--operation mode is normal

B1_RAM_ADDR_REG[9]_lut_out = A1L61;
B1_RAM_ADDR_REG[9] = DFFEAS(B1_RAM_ADDR_REG[9]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, , , , );


--B1_RAM_ADDR_REG[10] is test:I0|RAM_ADDR_REG[10] at LC_X23_Y4_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_ADDR_REG[10]_lut_out = GND;
B1_RAM_ADDR_REG[10] = DFFEAS(B1_RAM_ADDR_REG[10]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, A1L63, , , VCC);


--B1_RAM_ADDR_REG[11] is test:I0|RAM_ADDR_REG[11] at LC_X23_Y4_N3
--operation mode is normal

B1_RAM_ADDR_REG[11]_lut_out = A1L65;
B1_RAM_ADDR_REG[11] = DFFEAS(B1_RAM_ADDR_REG[11]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, , , , );


--B1_RAM_ADDR_REG[12] is test:I0|RAM_ADDR_REG[12] at LC_X24_Y5_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_ADDR_REG[12]_lut_out = GND;
B1_RAM_ADDR_REG[12] = DFFEAS(B1_RAM_ADDR_REG[12]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, A1L67, , , VCC);


--B1_RAM_ADDR_REG[13] is test:I0|RAM_ADDR_REG[13] at LC_X24_Y5_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_ADDR_REG[13]_lut_out = GND;
B1_RAM_ADDR_REG[13] = DFFEAS(B1_RAM_ADDR_REG[13]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, A1L69, , , VCC);


--B1_RAM_ADDR_REG[14] is test:I0|RAM_ADDR_REG[14] at LC_X24_Y5_N2
--operation mode is normal

B1_RAM_ADDR_REG[14]_lut_out = A1L71;
B1_RAM_ADDR_REG[14] = DFFEAS(B1_RAM_ADDR_REG[14]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, , , , );


--B1_RAM_ADDR_REG[15] is test:I0|RAM_ADDR_REG[15] at LC_X24_Y5_N5
--operation mode is normal

B1_RAM_ADDR_REG[15]_lut_out = A1L73;
B1_RAM_ADDR_REG[15] = DFFEAS(B1_RAM_ADDR_REG[15]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, , , , );


--B1_RAM_ADDR_REG[16] is test:I0|RAM_ADDR_REG[16] at LC_X23_Y4_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_ADDR_REG[16]_lut_out = GND;
B1_RAM_ADDR_REG[16] = DFFEAS(B1_RAM_ADDR_REG[16]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, A1L75, , , VCC);


--B1_RAM_ADDR_REG[17] is test:I0|RAM_ADDR_REG[17] at LC_X23_Y4_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_ADDR_REG[17]_lut_out = GND;
B1_RAM_ADDR_REG[17] = DFFEAS(B1_RAM_ADDR_REG[17]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1281, A1L77, , , VCC);


--B1L1559 is test:I0|TST[0]~310 at LC_X5_Y4_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_PDL_SEL_REG[2]_qfbk = B1_PDL_SEL_REG[2];
B1L1559 = B1_PDL_SEL_REG[3] & (B1_PDL_SEL_REG[2]_qfbk # OR_DEL[26]) # !B1_PDL_SEL_REG[3] & OR_DEL[18] & !B1_PDL_SEL_REG[2]_qfbk;

--B1_PDL_SEL_REG[2] is test:I0|PDL_SEL_REG[2] at LC_X5_Y4_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_PDL_SEL_REG[2] = DFFEAS(B1L1559, GLOBAL(DPCLK[0]), nLBRES, , B1L1275, A1L47, , , VCC);


--B1L1560 is test:I0|TST[0]~311 at LC_X5_Y4_N5
--operation mode is normal

B1L1560 = B1_PDL_SEL_REG[2] & (B1L1559 & OR_DEL[30] # !B1L1559 & (OR_DEL[22])) # !B1_PDL_SEL_REG[2] & (B1L1559);


--B1L1561 is test:I0|TST[0]~312 at LC_X5_Y5_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_PDL_SEL_REG[3]_qfbk = B1_PDL_SEL_REG[3];
B1L1561 = B1_PDL_SEL_REG[2] & (B1_PDL_SEL_REG[3]_qfbk # OR_DEL[21]) # !B1_PDL_SEL_REG[2] & OR_DEL[17] & !B1_PDL_SEL_REG[3]_qfbk;

--B1_PDL_SEL_REG[3] is test:I0|PDL_SEL_REG[3] at LC_X5_Y5_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_PDL_SEL_REG[3] = DFFEAS(B1L1561, GLOBAL(DPCLK[0]), nLBRES, , B1L1275, A1L49, , , VCC);


--B1L1562 is test:I0|TST[0]~313 at LC_X5_Y5_N5
--operation mode is normal

B1L1562 = B1_PDL_SEL_REG[3] & (B1L1561 & (OR_DEL[29]) # !B1L1561 & OR_DEL[25]) # !B1_PDL_SEL_REG[3] & (B1L1561);


--B1L1563 is test:I0|TST[0]~314 at LC_X4_Y4_N3
--operation mode is normal

B1L1563 = B1_PDL_SEL_REG[3] & (B1_PDL_SEL_REG[2] # OR_DEL[24]) # !B1_PDL_SEL_REG[3] & !B1_PDL_SEL_REG[2] & (OR_DEL[16]);


--B1L1564 is test:I0|TST[0]~315 at LC_X4_Y4_N4
--operation mode is normal

B1L1564 = B1L1563 & (OR_DEL[28] # !B1_PDL_SEL_REG[2]) # !B1L1563 & OR_DEL[20] & (B1_PDL_SEL_REG[2]);


--B1L1565 is test:I0|TST[0]~316 at LC_X6_Y4_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_PDL_SEL_REG[1]_qfbk = B1_PDL_SEL_REG[1];
B1L1565 = B1_PDL_SEL_REG[0] & (B1_PDL_SEL_REG[1]_qfbk # B1L1562) # !B1_PDL_SEL_REG[0] & B1L1564 & !B1_PDL_SEL_REG[1]_qfbk;

--B1_PDL_SEL_REG[1] is test:I0|PDL_SEL_REG[1] at LC_X6_Y4_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_PDL_SEL_REG[1] = DFFEAS(B1L1565, GLOBAL(DPCLK[0]), nLBRES, , B1L1275, A1L45, , , VCC);


--B1L1566 is test:I0|TST[0]~317 at LC_X5_Y4_N8
--operation mode is normal

B1L1566 = B1_PDL_SEL_REG[3] & (B1_PDL_SEL_REG[2]) # !B1_PDL_SEL_REG[3] & (B1_PDL_SEL_REG[2] & OR_DEL[23] # !B1_PDL_SEL_REG[2] & (OR_DEL[19]));


--B1L1567 is test:I0|TST[0]~318 at LC_X5_Y4_N2
--operation mode is normal

B1L1567 = B1_PDL_SEL_REG[3] & (B1L1566 & OR_DEL[31] # !B1L1566 & (OR_DEL[27])) # !B1_PDL_SEL_REG[3] & (B1L1566);


--B1L1568 is test:I0|TST[0]~319 at LC_X6_Y4_N9
--operation mode is normal

B1L1568 = B1_PDL_SEL_REG[1] & (B1L1565 & B1L1567 # !B1L1565 & (B1L1560)) # !B1_PDL_SEL_REG[1] & (B1L1565);


--B1L1569 is test:I0|TST[0]~320 at LC_X6_Y4_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_PDL_SEL_REG[0]_qfbk = B1_PDL_SEL_REG[0];
B1L1569 = B1_PDL_SEL_REG[1] & (B1_PDL_SEL_REG[0]_qfbk) # !B1_PDL_SEL_REG[1] & (B1_PDL_SEL_REG[0]_qfbk & OR_DEL[9] # !B1_PDL_SEL_REG[0]_qfbk & (OR_DEL[8]));

--B1_PDL_SEL_REG[0] is test:I0|PDL_SEL_REG[0] at LC_X6_Y4_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_PDL_SEL_REG[0] = DFFEAS(B1L1569, GLOBAL(DPCLK[0]), nLBRES, , B1L1275, A1L43, , , VCC);


--B1L1570 is test:I0|TST[0]~321 at LC_X5_Y6_N5
--operation mode is normal

B1L1570 = B1L1569 & (OR_DEL[11] # !B1_PDL_SEL_REG[1]) # !B1L1569 & (B1_PDL_SEL_REG[1] & OR_DEL[10]);


--B1L1571 is test:I0|TST[0]~322 at LC_X5_Y7_N4
--operation mode is normal

B1L1571 = B1_PDL_SEL_REG[0] & (B1_PDL_SEL_REG[1]) # !B1_PDL_SEL_REG[0] & (B1_PDL_SEL_REG[1] & OR_DEL[6] # !B1_PDL_SEL_REG[1] & (OR_DEL[4]));


--B1L1572 is test:I0|TST[0]~323 at LC_X5_Y7_N2
--operation mode is normal

B1L1572 = B1_PDL_SEL_REG[0] & (B1L1571 & (OR_DEL[7]) # !B1L1571 & OR_DEL[5]) # !B1_PDL_SEL_REG[0] & (B1L1571);


--B1L1573 is test:I0|TST[0]~324 at LC_X4_Y7_N4
--operation mode is normal

B1L1573 = B1_PDL_SEL_REG[0] & (OR_DEL[1] # B1_PDL_SEL_REG[1]) # !B1_PDL_SEL_REG[0] & OR_DEL[0] & (!B1_PDL_SEL_REG[1]);


--B1L1574 is test:I0|TST[0]~325 at LC_X4_Y7_N2
--operation mode is normal

B1L1574 = B1L1573 & (OR_DEL[3] # !B1_PDL_SEL_REG[1]) # !B1L1573 & (OR_DEL[2] & B1_PDL_SEL_REG[1]);


--B1L1575 is test:I0|TST[0]~326 at LC_X5_Y6_N4
--operation mode is normal

B1L1575 = B1_PDL_SEL_REG[3] & (B1_PDL_SEL_REG[2]) # !B1_PDL_SEL_REG[3] & (B1_PDL_SEL_REG[2] & (B1L1572) # !B1_PDL_SEL_REG[2] & B1L1574);


--B1L1576 is test:I0|TST[0]~327 at LC_X4_Y5_N3
--operation mode is normal

B1L1576 = B1_PDL_SEL_REG[0] & B1_PDL_SEL_REG[1] # !B1_PDL_SEL_REG[0] & (B1_PDL_SEL_REG[1] & (OR_DEL[14]) # !B1_PDL_SEL_REG[1] & OR_DEL[12]);


--B1L1577 is test:I0|TST[0]~328 at LC_X4_Y5_N6
--operation mode is normal

B1L1577 = B1_PDL_SEL_REG[0] & (B1L1576 & OR_DEL[15] # !B1L1576 & (OR_DEL[13])) # !B1_PDL_SEL_REG[0] & B1L1576;


--B1L1578 is test:I0|TST[0]~329 at LC_X5_Y6_N2
--operation mode is normal

B1L1578 = B1L1575 & (B1L1577 # !B1_PDL_SEL_REG[3]) # !B1L1575 & (B1L1570 & B1_PDL_SEL_REG[3]);


--B1L1579 is test:I0|TST[0]~330 at LC_X6_Y5_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_PDL_SEL_REG[4]_qfbk = B1_PDL_SEL_REG[4];
B1L1579 = B1_PDL_SEL_REG[4]_qfbk & (B1L1568) # !B1_PDL_SEL_REG[4]_qfbk & B1L1578;

--B1_PDL_SEL_REG[4] is test:I0|PDL_SEL_REG[4] at LC_X6_Y5_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_PDL_SEL_REG[4] = DFFEAS(B1L1579, GLOBAL(DPCLK[0]), nLBRES, , B1L1275, A1L51, , , VCC);


--B1L1580 is test:I0|TST[0]~331 at LC_X4_Y5_N4
--operation mode is normal

B1L1580 = B1_PDL_SEL_REG[0] & (B1_PDL_SEL_REG[1] # OR_DEL[37]) # !B1_PDL_SEL_REG[0] & !B1_PDL_SEL_REG[1] & (OR_DEL[36]);


--B1L1581 is test:I0|TST[0]~332 at LC_X4_Y5_N7
--operation mode is normal

B1L1581 = B1_PDL_SEL_REG[1] & (B1L1580 & (OR_DEL[39]) # !B1L1580 & OR_DEL[38]) # !B1_PDL_SEL_REG[1] & (B1L1580);


--B1L1582 is test:I0|TST[0]~333 at LC_X4_Y3_N5
--operation mode is normal

B1L1582 = B1_PDL_SEL_REG[0] & B1_PDL_SEL_REG[1] # !B1_PDL_SEL_REG[0] & (B1_PDL_SEL_REG[1] & OR_DEL[42] # !B1_PDL_SEL_REG[1] & (OR_DEL[40]));


--B1L1583 is test:I0|TST[0]~334 at LC_X4_Y3_N4
--operation mode is normal

B1L1583 = B1_PDL_SEL_REG[0] & (B1L1582 & OR_DEL[43] # !B1L1582 & (OR_DEL[41])) # !B1_PDL_SEL_REG[0] & B1L1582;


--B1L1584 is test:I0|TST[0]~335 at LC_X4_Y3_N9
--operation mode is normal

B1L1584 = B1_PDL_SEL_REG[0] & (B1_PDL_SEL_REG[1]) # !B1_PDL_SEL_REG[0] & (B1_PDL_SEL_REG[1] & (OR_DEL[34]) # !B1_PDL_SEL_REG[1] & OR_DEL[32]);


--B1L1585 is test:I0|TST[0]~336 at LC_X4_Y5_N8
--operation mode is normal

B1L1585 = B1_PDL_SEL_REG[0] & (B1L1584 & OR_DEL[35] # !B1L1584 & (OR_DEL[33])) # !B1_PDL_SEL_REG[0] & (B1L1584);


--B1L1586 is test:I0|TST[0]~337 at LC_X5_Y5_N3
--operation mode is normal

B1L1586 = B1_PDL_SEL_REG[3] & (B1L1583 # B1_PDL_SEL_REG[2]) # !B1_PDL_SEL_REG[3] & (B1L1585 & !B1_PDL_SEL_REG[2]);


--B1L1587 is test:I0|TST[0]~338 at LC_X6_Y3_N5
--operation mode is normal

B1L1587 = B1_PDL_SEL_REG[1] & (B1_PDL_SEL_REG[0]) # !B1_PDL_SEL_REG[1] & (B1_PDL_SEL_REG[0] & OR_DEL[45] # !B1_PDL_SEL_REG[0] & (OR_DEL[44]));


--B1L1588 is test:I0|TST[0]~339 at LC_X6_Y3_N7
--operation mode is normal

B1L1588 = B1_PDL_SEL_REG[1] & (B1L1587 & (OR_DEL[47]) # !B1L1587 & OR_DEL[46]) # !B1_PDL_SEL_REG[1] & (B1L1587);


--B1L1589 is test:I0|TST[0]~340 at LC_X5_Y5_N2
--operation mode is normal

B1L1589 = B1_PDL_SEL_REG[2] & (B1L1586 & B1L1588 # !B1L1586 & (B1L1581)) # !B1_PDL_SEL_REG[2] & B1L1586;


--B1L1590 is test:I0|TST[0]~341 at LC_X6_Y5_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_PDL_SEL_REG[5]_qfbk = B1_PDL_SEL_REG[5];
B1L1590 = B1_PDL_SEL_REG[5]_qfbk & (B1L1589 & !B1_PDL_SEL_REG[4]) # !B1_PDL_SEL_REG[5]_qfbk & B1L1579;

--B1_PDL_SEL_REG[5] is test:I0|PDL_SEL_REG[5] at LC_X6_Y5_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_PDL_SEL_REG[5] = DFFEAS(B1L1590, GLOBAL(DPCLK[0]), nLBRES, , B1L1275, A1L53, , , VCC);


--B1_TST[3] is test:I0|TST[3] at LC_X12_Y1_N4
--operation mode is normal

B1_TST[3] = B1_WREN_r & nLBWAIT;


--B1L19 is test:I0|ADDRESS~0 at LC_X11_Y1_N1
--operation mode is normal

B1L19 = nLBCS # nLBAS;


--B1L1592 is test:I0|TST[4]~342 at LC_X12_Y1_N2
--operation mode is normal

B1L1592 = nLBWAIT & (B1_RDEN_r # !nLBRD & !B1L19);


--B1_nLBRDY_s is test:I0|nLBRDY_s at LC_X10_Y1_N7
--operation mode is normal

B1_nLBRDY_s_lut_out = !B1L1253 & nLBCLR & (B1L1278 # !B1L1254);
B1_nLBRDY_s = DFFEAS(B1_nLBRDY_s_lut_out, GLOBAL(DPCLK[0]), nLBRES, , , , , , );


--B1_ADDR_s[0] is test:I0|ADDR_s[0] at LC_X11_Y1_N4
--operation mode is normal

B1_ADDR_s[0]_lut_out = nLBCLR & (B1L11);
B1_ADDR_s[0] = DFFEAS(B1_ADDR_s[0]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L3, , , , );


--B1L11 is test:I0|ADDRESS[0]~671 at LC_X11_Y1_N9
--operation mode is normal

B1L11 = nLBCS & B1_ADDR_s[0] # !nLBCS & (nLBAS & B1_ADDR_s[0] # !nLBAS & (A1L43));


--B1_ADDR_s[7] is test:I0|ADDR_s[7] at LC_X11_Y1_N0
--operation mode is normal

B1_ADDR_s[7]_lut_out = nLBCLR & (B1L18);
B1_ADDR_s[7] = DFFEAS(B1_ADDR_s[7]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L3, , , , );


--B1L18 is test:I0|ADDRESS[7]~672 at LC_X11_Y1_N5
--operation mode is normal

B1L18 = nLBCS & (B1_ADDR_s[7]) # !nLBCS & (nLBAS & (B1_ADDR_s[7]) # !nLBAS & A1L57);


--B1_ADDR_s[1] is test:I0|ADDR_s[1] at LC_X10_Y11_N5
--operation mode is normal

B1_ADDR_s[1]_lut_out = B1L12 & nLBCLR;
B1_ADDR_s[1] = DFFEAS(B1_ADDR_s[1]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L3, , , , );


--B1L12 is test:I0|ADDRESS[1]~673 at LC_X10_Y11_N4
--operation mode is normal

B1L12 = nLBAS & (B1_ADDR_s[1]) # !nLBAS & (nLBCS & (B1_ADDR_s[1]) # !nLBCS & A1L45);


--B1L913 is test:I0|LTM_LOCAL_TRG~151 at LC_X11_Y9_N3
--operation mode is normal

B1L913 = !B1L11 & !B1L18 & !B1L12 & B1_TST[3];


--B1_ADDR_s[4] is test:I0|ADDR_s[4] at LC_X11_Y10_N8
--operation mode is normal

B1_ADDR_s[4]_lut_out = nLBCLR & B1L15;
B1_ADDR_s[4] = DFFEAS(B1_ADDR_s[4]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L3, , , , );


--B1L15 is test:I0|ADDRESS[4]~674 at LC_X11_Y10_N1
--operation mode is normal

B1L15 = nLBCS & (B1_ADDR_s[4]) # !nLBCS & (nLBAS & (B1_ADDR_s[4]) # !nLBAS & A1L51);


--B1_ADDR_s[6] is test:I0|ADDR_s[6] at LC_X10_Y12_N4
--operation mode is normal

B1_ADDR_s[6]_lut_out = nLBCLR & (B1L17);
B1_ADDR_s[6] = DFFEAS(B1_ADDR_s[6]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L3, , , , );


--B1L17 is test:I0|ADDRESS[6]~675 at LC_X10_Y12_N2
--operation mode is normal

B1L17 = nLBAS & B1_ADDR_s[6] # !nLBAS & (nLBCS & B1_ADDR_s[6] # !nLBCS & (A1L55));


--B1_ADDR_s[2] is test:I0|ADDR_s[2] at LC_X11_Y10_N3
--operation mode is normal

B1_ADDR_s[2]_lut_out = B1L13 & nLBCLR;
B1_ADDR_s[2] = DFFEAS(B1_ADDR_s[2]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L3, , , , );


--B1L13 is test:I0|ADDRESS[2]~676 at LC_X11_Y10_N4
--operation mode is normal

B1L13 = nLBAS & B1_ADDR_s[2] # !nLBAS & (nLBCS & B1_ADDR_s[2] # !nLBCS & (A1L47));


--B1L45 is test:I0|CTTM_DATA_REG[0]~143 at LC_X11_Y9_N4
--operation mode is normal

B1L45 = !B1L13 & !B1L17 & B1L15 & B1L913;


--B1_ADDR_s[3] is test:I0|ADDR_s[3] at LC_X10_Y8_N5
--operation mode is normal

B1_ADDR_s[3]_lut_out = B1L14 & (nLBCLR);
B1_ADDR_s[3] = DFFEAS(B1_ADDR_s[3]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L3, , , , );


--B1L14 is test:I0|ADDRESS[3]~677 at LC_X10_Y8_N6
--operation mode is normal

B1L14 = nLBCS & B1_ADDR_s[3] # !nLBCS & (nLBAS & B1_ADDR_s[3] # !nLBAS & (A1L49));


--B1_ADDR_s[5] is test:I0|ADDR_s[5] at LC_X10_Y8_N8
--operation mode is normal

B1_ADDR_s[5]_lut_out = B1L16 & (nLBCLR);
B1_ADDR_s[5] = DFFEAS(B1_ADDR_s[5]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L3, , , , );


--B1L16 is test:I0|ADDRESS[5]~678 at LC_X10_Y8_N3
--operation mode is normal

B1L16 = nLBAS & (B1_ADDR_s[5]) # !nLBAS & (nLBCS & (B1_ADDR_s[5]) # !nLBCS & A1L53);


--B1L46 is test:I0|CTTM_DATA_REG[0]~144 at LC_X10_Y9_N9
--operation mode is normal

B1L46 = B1L14 & (!B1L16 & B1L45);


--B1_PDL_TEST_START_S1 is test:I0|PDL_TEST_START_S1 at LC_X21_Y7_N8
--operation mode is normal

B1_PDL_TEST_START_S1_lut_out = B1_PDL_TEST_START_S;
B1_PDL_TEST_START_S1 = DFFEAS(B1_PDL_TEST_START_S1_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1_STATE1.s1pdl is test:I0|STATE1.s1pdl at LC_X21_Y7_N5
--operation mode is normal

B1_STATE1.s1pdl_lut_out = !B1_STATE1.s0pdl & (B1_PDL_TEST_START_S1);
B1_STATE1.s1pdl = DFFEAS(B1_STATE1.s1pdl_lut_out, GLOBAL(D1__clk0), nLBRES, , , B1L1257, , , B1_STATE1.s1pdl);


--B1_STATE1.s2pdl is test:I0|STATE1.s2pdl at LC_X22_Y7_N6
--operation mode is normal

B1_STATE1.s2pdl_lut_out = B1_STATE1.s1pdl & B1_OR_UNDER_TEST_S & (B1_PDL_TEST_START_S1 # !B1_STATE1.s2pdl) # !B1_STATE1.s1pdl & B1_PDL_TEST_START_S1 & (B1_STATE1.s2pdl);
B1_STATE1.s2pdl = DFFEAS(B1_STATE1.s2pdl_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1L1348 is test:I0|RAM_DATA_REG[47]~2764 at LC_X11_Y10_N5
--operation mode is normal

B1L1348 = !B1L15 & !B1L13 & !B1L14;


--B1L917 is test:I0|MODE_REG[0]~161 at LC_X11_Y9_N6
--operation mode is normal

B1L917 = B1L1348 & !B1L17 & !B1L16 & B1L913;


--B1L914 is test:I0|LTM_LOCAL_TRG~152 at LC_X11_Y11_N3
--operation mode is normal

B1L914 = B1L1348 & B1L17 & B1L16;


--B1L47 is test:I0|CTTM_DATA_REG[0]~145 at LC_X11_Y9_N0
--operation mode is normal

B1L47 = !B1L17 & (B1L913);


--B1L949 is test:I0|Mux~69515 at LC_X11_Y10_N9
--operation mode is normal

B1L949 = !B1L15 & B1L13;


--B1L1281 is test:I0|RAM_ADDR_REG[0]~106 at LC_X18_Y7_N9
--operation mode is normal

B1L1281 = B1L47 & B1L949 & !B1L16 & B1L14;


--B1_TRD_DATA_REG[0] is test:I0|TRD_DATA_REG[0] at LC_X11_Y11_N5
--operation mode is normal

B1_TRD_DATA_REG[0]_lut_out = A1L43;
B1_TRD_DATA_REG[0] = DFFEAS(B1_TRD_DATA_REG[0]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1351, , , , );


--B1_TRD_DATA_REG[1] is test:I0|TRD_DATA_REG[1] at LC_X10_Y11_N6
--operation mode is normal

B1_TRD_DATA_REG[1]_lut_out = A1L45;
B1_TRD_DATA_REG[1] = DFFEAS(B1_TRD_DATA_REG[1]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1351, , , , );


--B1_TRD_DATA_REG[2] is test:I0|TRD_DATA_REG[2] at LC_X14_Y15_N2
--operation mode is normal

B1_TRD_DATA_REG[2]_lut_out = A1L47;
B1_TRD_DATA_REG[2] = DFFEAS(B1_TRD_DATA_REG[2]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1351, , , , );


--B1_TRD_DATA_REG[3] is test:I0|TRD_DATA_REG[3] at LC_X12_Y14_N4
--operation mode is normal

B1_TRD_DATA_REG[3]_lut_out = A1L49;
B1_TRD_DATA_REG[3] = DFFEAS(B1_TRD_DATA_REG[3]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1351, , , , );


--B1_TRD_DATA_REG[4] is test:I0|TRD_DATA_REG[4] at LC_X12_Y14_N2
--operation mode is normal

B1_TRD_DATA_REG[4]_lut_out = A1L51;
B1_TRD_DATA_REG[4] = DFFEAS(B1_TRD_DATA_REG[4]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1351, , , , );


--B1_TRD_DATA_REG[5] is test:I0|TRD_DATA_REG[5] at LC_X8_Y15_N2
--operation mode is normal

B1_TRD_DATA_REG[5]_lut_out = A1L53;
B1_TRD_DATA_REG[5] = DFFEAS(B1_TRD_DATA_REG[5]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1351, , , , );


--B1_TRD_DATA_REG[6] is test:I0|TRD_DATA_REG[6] at LC_X8_Y15_N9
--operation mode is normal

B1_TRD_DATA_REG[6]_lut_out = A1L55;
B1_TRD_DATA_REG[6] = DFFEAS(B1_TRD_DATA_REG[6]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1351, , , , );


--B1_TRD_DATA_REG[7] is test:I0|TRD_DATA_REG[7] at LC_X10_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TRD_DATA_REG[7]_lut_out = GND;
B1_TRD_DATA_REG[7] = DFFEAS(B1_TRD_DATA_REG[7]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1351, A1L57, , , VCC);


--B1_TRM_DATA_REG[0] is test:I0|TRM_DATA_REG[0] at LC_X7_Y13_N6
--operation mode is normal

B1_TRM_DATA_REG[0]_lut_out = A1L43;
B1_TRM_DATA_REG[0] = DFFEAS(B1_TRM_DATA_REG[0]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1_TRM_DATA_REG[1] is test:I0|TRM_DATA_REG[1] at LC_X8_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TRM_DATA_REG[1]_lut_out = GND;
B1_TRM_DATA_REG[1] = DFFEAS(B1_TRM_DATA_REG[1]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, A1L45, , , VCC);


--B1_TRM_DATA_REG[2] is test:I0|TRM_DATA_REG[2] at LC_X7_Y15_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TRM_DATA_REG[2]_lut_out = GND;
B1_TRM_DATA_REG[2] = DFFEAS(B1_TRM_DATA_REG[2]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, A1L47, , , VCC);


--B1_TRM_DATA_REG[3] is test:I0|TRM_DATA_REG[3] at LC_X8_Y15_N8
--operation mode is normal

B1_TRM_DATA_REG[3]_lut_out = A1L49;
B1_TRM_DATA_REG[3] = DFFEAS(B1_TRM_DATA_REG[3]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1_TRM_DATA_REG[4] is test:I0|TRM_DATA_REG[4] at LC_X8_Y15_N0
--operation mode is normal

B1_TRM_DATA_REG[4]_lut_out = A1L51;
B1_TRM_DATA_REG[4] = DFFEAS(B1_TRM_DATA_REG[4]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1_TRM_DATA_REG[5] is test:I0|TRM_DATA_REG[5] at LC_X8_Y15_N3
--operation mode is normal

B1_TRM_DATA_REG[5]_lut_out = A1L53;
B1_TRM_DATA_REG[5] = DFFEAS(B1_TRM_DATA_REG[5]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1_TRM_DATA_REG[6] is test:I0|TRM_DATA_REG[6] at LC_X8_Y15_N4
--operation mode is normal

B1_TRM_DATA_REG[6]_lut_out = A1L55;
B1_TRM_DATA_REG[6] = DFFEAS(B1_TRM_DATA_REG[6]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1_TRM_DATA_REG[7] is test:I0|TRM_DATA_REG[7] at LC_X7_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TRM_DATA_REG[7]_lut_out = GND;
B1_TRM_DATA_REG[7] = DFFEAS(B1_TRM_DATA_REG[7]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, A1L57, , , VCC);


--B1_TRM_DATA_REG[8] is test:I0|TRM_DATA_REG[8] at LC_X7_Y15_N5
--operation mode is normal

B1_TRM_DATA_REG[8]_lut_out = A1L59;
B1_TRM_DATA_REG[8] = DFFEAS(B1_TRM_DATA_REG[8]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1_TRM_DATA_REG[9] is test:I0|TRM_DATA_REG[9] at LC_X10_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TRM_DATA_REG[9]_lut_out = GND;
B1_TRM_DATA_REG[9] = DFFEAS(B1_TRM_DATA_REG[9]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, A1L61, , , VCC);


--B1_TRM_DATA_REG[10] is test:I0|TRM_DATA_REG[10] at LC_X8_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TRM_DATA_REG[10]_lut_out = GND;
B1_TRM_DATA_REG[10] = DFFEAS(B1_TRM_DATA_REG[10]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, A1L63, , , VCC);


--B1_TRM_DATA_REG[11] is test:I0|TRM_DATA_REG[11] at LC_X8_Y15_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TRM_DATA_REG[11]_lut_out = GND;
B1_TRM_DATA_REG[11] = DFFEAS(B1_TRM_DATA_REG[11]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, A1L65, , , VCC);


--B1_TRM_DATA_REG[12] is test:I0|TRM_DATA_REG[12] at LC_X8_Y15_N1
--operation mode is normal

B1_TRM_DATA_REG[12]_lut_out = A1L67;
B1_TRM_DATA_REG[12] = DFFEAS(B1_TRM_DATA_REG[12]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1_TRM_DATA_REG[13] is test:I0|TRM_DATA_REG[13] at LC_X7_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TRM_DATA_REG[13]_lut_out = GND;
B1_TRM_DATA_REG[13] = DFFEAS(B1_TRM_DATA_REG[13]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, A1L69, , , VCC);


--B1_TRM_DATA_REG[14] is test:I0|TRM_DATA_REG[14] at LC_X7_Y15_N9
--operation mode is normal

B1_TRM_DATA_REG[14]_lut_out = A1L71;
B1_TRM_DATA_REG[14] = DFFEAS(B1_TRM_DATA_REG[14]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1_TRM_DATA_REG[15] is test:I0|TRM_DATA_REG[15] at LC_X7_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TRM_DATA_REG[15]_lut_out = GND;
B1_TRM_DATA_REG[15] = DFFEAS(B1_TRM_DATA_REG[15]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, A1L73, , , VCC);


--B1_TRM_DATA_REG[16] is test:I0|TRM_DATA_REG[16] at LC_X7_Y14_N1
--operation mode is normal

B1_TRM_DATA_REG[16]_lut_out = A1L75;
B1_TRM_DATA_REG[16] = DFFEAS(B1_TRM_DATA_REG[16]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1_TRM_DATA_REG[17] is test:I0|TRM_DATA_REG[17] at LC_X8_Y13_N5
--operation mode is normal

B1_TRM_DATA_REG[17]_lut_out = A1L77;
B1_TRM_DATA_REG[17] = DFFEAS(B1_TRM_DATA_REG[17]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1_TRM_DATA_REG[18] is test:I0|TRM_DATA_REG[18] at LC_X10_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TRM_DATA_REG[18]_lut_out = GND;
B1_TRM_DATA_REG[18] = DFFEAS(B1_TRM_DATA_REG[18]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, A1L79, , , VCC);


--B1_TRM_DATA_REG[19] is test:I0|TRM_DATA_REG[19] at LC_X8_Y13_N8
--operation mode is normal

B1_TRM_DATA_REG[19]_lut_out = A1L81;
B1_TRM_DATA_REG[19] = DFFEAS(B1_TRM_DATA_REG[19]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1_TRM_DATA_REG[20] is test:I0|TRM_DATA_REG[20] at LC_X10_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TRM_DATA_REG[20]_lut_out = GND;
B1_TRM_DATA_REG[20] = DFFEAS(B1_TRM_DATA_REG[20]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, A1L83, , , VCC);


--B1_TRM_DATA_REG[21] is test:I0|TRM_DATA_REG[21] at LC_X7_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TRM_DATA_REG[21]_lut_out = GND;
B1_TRM_DATA_REG[21] = DFFEAS(B1_TRM_DATA_REG[21]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, A1L85, , , VCC);


--B1_TRM_DATA_REG[22] is test:I0|TRM_DATA_REG[22] at LC_X7_Y15_N8
--operation mode is normal

B1_TRM_DATA_REG[22]_lut_out = A1L87;
B1_TRM_DATA_REG[22] = DFFEAS(B1_TRM_DATA_REG[22]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1_TRM_DATA_REG[23] is test:I0|TRM_DATA_REG[23] at LC_X7_Y14_N0
--operation mode is normal

B1_TRM_DATA_REG[23]_lut_out = A1L89;
B1_TRM_DATA_REG[23] = DFFEAS(B1_TRM_DATA_REG[23]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1352, , , , );


--B1L1274 is test:I0|PDL_SEL_REG[5]~66 at LC_X10_Y8_N7
--operation mode is normal

B1L1274 = B1L16 & !B1L15 & B1L13;


--B1L1275 is test:I0|PDL_SEL_REG[5]~67 at LC_X10_Y10_N2
--operation mode is normal

B1L1275 = B1L913 & B1L14 & !B1L17 & B1L1274;


--B1_LBSTATE.s_lbidle is test:I0|LBSTATE.s_lbidle at LC_X11_Y1_N3
--operation mode is normal

B1_LBSTATE.s_lbidle_lut_out = nLBCLR & !B1_LBSTATE.s_lbdone & (B1_LBSTATE.s_lbidle # !B1L19);
B1_LBSTATE.s_lbidle = DFFEAS(B1_LBSTATE.s_lbidle_lut_out, GLOBAL(DPCLK[0]), nLBRES, , , , , , );


--B1L909 is test:I0|LBSTATE~447 at LC_X11_Y1_N8
--operation mode is normal

B1L909 = !B1_LBSTATE.s_lbidle & !nLBCS & !nLBAS;


--B1_LBSTATE.s_lbwrite is test:I0|LBSTATE.s_lbwrite at LC_X10_Y1_N8
--operation mode is normal

B1_LBSTATE.s_lbwrite_lut_out = B1L911 & (B1_LBSTATE.s_lbidle & B1_LBSTATE.s_lbwrite # !B1_LBSTATE.s_lbidle & (nLBRD));
B1_LBSTATE.s_lbwrite = DFFEAS(B1_LBSTATE.s_lbwrite_lut_out, GLOBAL(DPCLK[0]), nLBRES, , , , , , );


--B1L1446 is test:I0|Select~811 at LC_X10_Y1_N9
--operation mode is normal

B1L1446 = nLBLAST # !B1_nLBRDY_s # !B1_LBSTATE.s_lbwrite # !B1_LBSTATE.s_lbidle;


--B1_WREN_r is test:I0|WREN_r at LC_X12_Y1_N8
--operation mode is normal

B1_WREN_r_qfbk = B1_WREN_r;
B1_WREN_r_lut_out = B1L909 & (nLBRD # B1L1446 & B1_WREN_r_qfbk) # !B1L909 & B1L1446 & B1_WREN_r_qfbk;
B1_WREN_r = DFFEAS(B1_WREN_r_lut_out, GLOBAL(DPCLK[0]), nLBRES, , , , , !nLBCLR, );


--B1L1278 is test:I0|process0~0 at LC_X10_Y1_N4
--operation mode is normal

B1L1278 = nLBLAST # !B1_nLBRDY_s;


--B1_LBSTATE.s_lbread is test:I0|LBSTATE.s_lbread at LC_X10_Y1_N0
--operation mode is normal

B1_LBSTATE.s_lbread_lut_out = B1L911 & (B1_LBSTATE.s_lbidle & B1_LBSTATE.s_lbread # !B1_LBSTATE.s_lbidle & (!nLBRD));
B1_LBSTATE.s_lbread = DFFEAS(B1_LBSTATE.s_lbread_lut_out, GLOBAL(DPCLK[0]), nLBRES, , , , , , );


--B1L1448 is test:I0|Select~813 at LC_X10_Y1_N1
--operation mode is normal

B1L1448 = B1L1278 # !nLBWAIT # !B1_LBSTATE.s_lbread # !B1_LBSTATE.s_lbidle;


--B1_RDEN_r is test:I0|RDEN_r at LC_X12_Y1_N5
--operation mode is normal

B1_RDEN_r_qfbk = B1_RDEN_r;
B1_RDEN_r_lut_out = B1L909 & (B1L1448 & B1_RDEN_r_qfbk # !nLBRD) # !B1L909 & B1L1448 & B1_RDEN_r_qfbk;
B1_RDEN_r = DFFEAS(B1_RDEN_r_lut_out, GLOBAL(DPCLK[0]), nLBRES, , , , , !nLBCLR, );


--B1L1349 is test:I0|RAM_DATA_REG[47]~2765 at LC_X11_Y9_N8
--operation mode is normal

B1L1349 = B1L13 & !B1L16 & !B1L14;


--B1L1488 is test:I0|TEST_CTRL_REG[0]~162 at LC_X11_Y9_N2
--operation mode is normal

B1L1488 = !B1L15 & B1L913 & B1L1349 & !B1L17;


--B1_LBSTATE.s_lbdone is test:I0|LBSTATE.s_lbdone at LC_X10_Y1_N5
--operation mode is normal

B1_LBSTATE.s_lbdone_lut_out = !B1L1278 & (B1_LBSTATE.s_lbwrite # nLBWAIT & B1_LBSTATE.s_lbread);
B1_LBSTATE.s_lbdone = DFFEAS(B1_LBSTATE.s_lbdone_lut_out, GLOBAL(DPCLK[0]), nLBRES, , , , , !nLBCLR, );


--B1L1253 is test:I0|nLBRDY_s~150 at LC_X11_Y1_N2
--operation mode is normal

B1L1253 = !B1_nLBRDY_s & (B1_LBSTATE.s_lbdone # !B1_LBSTATE.s_lbidle & B1L19);


--B1L1254 is test:I0|nLBRDY_s~151 at LC_X10_Y1_N6
--operation mode is normal

B1L1254 = B1_LBSTATE.s_lbwrite # nLBWAIT & (B1_LBSTATE.s_lbread);


--B1L3 is test:I0|ADDR_s[0]~567 at LC_X11_Y1_N6
--operation mode is normal

B1L3 = !B1_LBSTATE.s_lbidle # !nLBCLR;


--B1_PDL_TEST_START_S is test:I0|PDL_TEST_START_S at LC_X12_Y8_N2
--operation mode is normal

B1_PDL_TEST_START_S_lut_out = B1_TEST_CTRL_REG[0];
B1_PDL_TEST_START_S = DFFEAS(B1_PDL_TEST_START_S_lut_out, GLOBAL(DPCLK[0]), nLBRES, , nLBCLR, , , , );


--B1_STATE1.s0pdl is test:I0|STATE1.s0pdl at LC_X21_Y7_N4
--operation mode is normal

B1_STATE1.s0pdl_lut_out = B1_PDL_TEST_START_S1 # B1_STATE1.s0pdl & !B1_STATE1.s2pdl;
B1_STATE1.s0pdl = DFFEAS(B1_STATE1.s0pdl_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1L1350 is test:I0|RAM_DATA_REG[47]~2766 at LC_X10_Y9_N8
--operation mode is normal

B1L1350 = B1L14 & (B1L16 & B1L45);


--B1L1351 is test:I0|RAM_DATA_REG[47]~2767 at LC_X11_Y11_N6
--operation mode is normal

B1L1351 = B1L1348 & B1L913 & B1L16 & !B1L17;


--B1L950 is test:I0|Mux~69516 at LC_X10_Y8_N4
--operation mode is normal

B1L950 = B1L15 & B1L13;


--B1L1352 is test:I0|RAM_DATA_REG[47]~2768 at LC_X11_Y9_N1
--operation mode is normal

B1L1352 = B1L950 & B1L47 & !B1L16 & B1L14;


--B1L910 is test:I0|LBSTATE~449 at LC_X10_Y1_N2
--operation mode is normal

B1L910 = B1_LBSTATE.s_lbidle & (B1L1278 # B1_LBSTATE.s_lbread & !nLBWAIT);


--B1L911 is test:I0|LBSTATE~450 at LC_X12_Y1_N6
--operation mode is normal

B1L911 = !B1_LBSTATE.s_lbdone & nLBCLR & (B1L909 # B1L910);


--B1_DATAOUT[0] is test:I0|DATAOUT[0] at LC_X13_Y9_N3
--operation mode is normal

B1_DATAOUT[0]_lut_out = B1L100 & B1L99 # !B1L100 & (B1_DATAOUT[0]);
B1_DATAOUT[0] = DFFEAS(B1_DATAOUT[0]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , , , , , );


--B1_DATAOUT[1] is test:I0|DATAOUT[1] at LC_X18_Y6_N8
--operation mode is normal

B1_DATAOUT[1]_lut_out = B1L100 & B1L102 # !B1L100 & (B1_DATAOUT[1]);
B1_DATAOUT[1] = DFFEAS(B1_DATAOUT[1]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , , , , , );


--B1_DATAOUT[2] is test:I0|DATAOUT[2] at LC_X9_Y9_N4
--operation mode is normal

B1_DATAOUT[2]_lut_out = !B1L112 & (B1L1349 & B1L984 # !B1L1349 & (B1L165));
B1_DATAOUT[2] = DFFEAS(B1_DATAOUT[2]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L166, , , , );


--B1_DATAOUT[3] is test:I0|DATAOUT[3] at LC_X9_Y9_N2
--operation mode is normal

B1_DATAOUT[3]_lut_out = !B1L112 & (B1L1349 & B1L994 # !B1L1349 & (B1L167));
B1_DATAOUT[3] = DFFEAS(B1_DATAOUT[3]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L166, , , , );


--B1_DATAOUT[4] is test:I0|DATAOUT[4] at LC_X19_Y8_N4
--operation mode is normal

B1_DATAOUT[4]_lut_out = B1L1349 & (B1L1012 # B1L168 & B1L1010) # !B1L1349 & B1L168 & B1L1010;
B1_DATAOUT[4] = DFFEAS(B1_DATAOUT[4]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L172, , , , );


--B1_DATAOUT[5] is test:I0|DATAOUT[5] at LC_X19_Y8_N2
--operation mode is normal

B1_DATAOUT[5]_lut_out = B1L1349 & (B1L1022 # B1L168 & B1L1020) # !B1L1349 & B1L168 & (B1L1020);
B1_DATAOUT[5] = DFFEAS(B1_DATAOUT[5]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L172, , , , );


--B1_DATAOUT[6] is test:I0|DATAOUT[6] at LC_X19_Y7_N4
--operation mode is normal

B1_DATAOUT[6]_lut_out = B1L1032 & (B1L1349 # B1L168 & B1L1030) # !B1L1032 & B1L168 & (B1L1030);
B1_DATAOUT[6] = DFFEAS(B1_DATAOUT[6]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L172, , , , );


--B1_DATAOUT[7] is test:I0|DATAOUT[7] at LC_X19_Y7_N2
--operation mode is normal

B1_DATAOUT[7]_lut_out = B1L1349 & (B1L1042 # B1L168 & B1L1040) # !B1L1349 & B1L168 & (B1L1040);
B1_DATAOUT[7] = DFFEAS(B1_DATAOUT[7]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L172, , , , );


--B1_DATAOUT[8] is test:I0|DATAOUT[8] at LC_X13_Y2_N2
--operation mode is normal

B1_DATAOUT[8]_lut_out = !B1L138 & B1L1052 & !B1L140;
B1_DATAOUT[8] = DFFEAS(B1_DATAOUT[8]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[9] is test:I0|DATAOUT[9] at LC_X13_Y4_N2
--operation mode is normal

B1_DATAOUT[9]_lut_out = !B1L138 & B1L1062 & !B1L140;
B1_DATAOUT[9] = DFFEAS(B1_DATAOUT[9]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[10] is test:I0|DATAOUT[10] at LC_X13_Y5_N2
--operation mode is normal

B1_DATAOUT[10]_lut_out = !B1L138 & B1L1072 & !B1L140;
B1_DATAOUT[10] = DFFEAS(B1_DATAOUT[10]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[11] is test:I0|DATAOUT[11] at LC_X13_Y4_N5
--operation mode is normal

B1_DATAOUT[11]_lut_out = B1L1082 & !B1L138 & !B1L140;
B1_DATAOUT[11] = DFFEAS(B1_DATAOUT[11]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[12] is test:I0|DATAOUT[12] at LC_X13_Y2_N6
--operation mode is normal

B1_DATAOUT[12]_lut_out = !B1L138 & B1L1092 & !B1L140;
B1_DATAOUT[12] = DFFEAS(B1_DATAOUT[12]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[13] is test:I0|DATAOUT[13] at LC_X13_Y4_N6
--operation mode is normal

B1_DATAOUT[13]_lut_out = !B1L138 & B1L1102 & !B1L140;
B1_DATAOUT[13] = DFFEAS(B1_DATAOUT[13]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[14] is test:I0|DATAOUT[14] at LC_X13_Y5_N4
--operation mode is normal

B1_DATAOUT[14]_lut_out = !B1L140 & !B1L138 & B1L1112;
B1_DATAOUT[14] = DFFEAS(B1_DATAOUT[14]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[15] is test:I0|DATAOUT[15] at LC_X13_Y4_N9
--operation mode is normal

B1_DATAOUT[15]_lut_out = !B1L138 & B1L1122 & !B1L140;
B1_DATAOUT[15] = DFFEAS(B1_DATAOUT[15]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[16] is test:I0|DATAOUT[16] at LC_X11_Y2_N6
--operation mode is normal

B1_DATAOUT[16]_lut_out = B1L174 & (B1L1274 & OR_DEL[16] # !B1L1274 & (B1L175));
B1_DATAOUT[16] = DFFEAS(B1_DATAOUT[16]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L166, , , , );


--B1_DATAOUT[17] is test:I0|DATAOUT[17] at LC_X11_Y5_N2
--operation mode is normal

B1_DATAOUT[17]_lut_out = B1L174 & (B1L1274 & OR_DEL[17] # !B1L1274 & (B1L176));
B1_DATAOUT[17] = DFFEAS(B1_DATAOUT[17]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L166, , , , );


--B1_DATAOUT[18] is test:I0|DATAOUT[18] at LC_X11_Y2_N2
--operation mode is normal

B1_DATAOUT[18]_lut_out = B1L174 & (B1L1274 & OR_DEL[18] # !B1L1274 & (B1L177));
B1_DATAOUT[18] = DFFEAS(B1_DATAOUT[18]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L166, , , , );


--B1_DATAOUT[19] is test:I0|DATAOUT[19] at LC_X11_Y3_N6
--operation mode is normal

B1_DATAOUT[19]_lut_out = B1L174 & (B1L1274 & (OR_DEL[19]) # !B1L1274 & B1L178);
B1_DATAOUT[19] = DFFEAS(B1_DATAOUT[19]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L166, , , , );


--B1_DATAOUT[20] is test:I0|DATAOUT[20] at LC_X11_Y4_N6
--operation mode is normal

B1_DATAOUT[20]_lut_out = B1L174 & (B1L1274 & OR_DEL[20] # !B1L1274 & (B1L179));
B1_DATAOUT[20] = DFFEAS(B1_DATAOUT[20]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L166, , , , );


--B1_DATAOUT[21] is test:I0|DATAOUT[21] at LC_X10_Y4_N2
--operation mode is normal

B1_DATAOUT[21]_lut_out = B1L174 & (B1L1274 & OR_DEL[21] # !B1L1274 & (B1L180));
B1_DATAOUT[21] = DFFEAS(B1_DATAOUT[21]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L166, , , , );


--B1_DATAOUT[22] is test:I0|DATAOUT[22] at LC_X11_Y4_N2
--operation mode is normal

B1_DATAOUT[22]_lut_out = B1L174 & (B1L1274 & OR_DEL[22] # !B1L1274 & (B1L181));
B1_DATAOUT[22] = DFFEAS(B1_DATAOUT[22]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L166, , , , );


--B1_DATAOUT[23] is test:I0|DATAOUT[23] at LC_X11_Y3_N4
--operation mode is normal

B1_DATAOUT[23]_lut_out = B1L174 & (B1L1274 & (OR_DEL[23]) # !B1L1274 & B1L182);
B1_DATAOUT[23] = DFFEAS(B1_DATAOUT[23]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L166, , , , );


--B1_DATAOUT[24] is test:I0|DATAOUT[24] at LC_X10_Y3_N2
--operation mode is normal

B1_DATAOUT[24]_lut_out = !B1L159 & B1L1194;
B1_DATAOUT[24] = DFFEAS(B1_DATAOUT[24]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[25] is test:I0|DATAOUT[25] at LC_X10_Y3_N6
--operation mode is normal

B1_DATAOUT[25]_lut_out = !B1L159 & B1L1202;
B1_DATAOUT[25] = DFFEAS(B1_DATAOUT[25]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[26] is test:I0|DATAOUT[26] at LC_X9_Y2_N2
--operation mode is normal

B1_DATAOUT[26]_lut_out = !B1L159 & B1L1210;
B1_DATAOUT[26] = DFFEAS(B1_DATAOUT[26]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[27] is test:I0|DATAOUT[27] at LC_X9_Y2_N4
--operation mode is normal

B1_DATAOUT[27]_lut_out = !B1L159 & B1L1218;
B1_DATAOUT[27] = DFFEAS(B1_DATAOUT[27]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[28] is test:I0|DATAOUT[28] at LC_X9_Y2_N6
--operation mode is normal

B1_DATAOUT[28]_lut_out = !B1L159 & B1L1226;
B1_DATAOUT[28] = DFFEAS(B1_DATAOUT[28]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[29] is test:I0|DATAOUT[29] at LC_X9_Y1_N2
--operation mode is normal

B1_DATAOUT[29]_lut_out = B1L1234 & !B1L159;
B1_DATAOUT[29] = DFFEAS(B1_DATAOUT[29]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[30] is test:I0|DATAOUT[30] at LC_X8_Y1_N2
--operation mode is normal

B1_DATAOUT[30]_lut_out = !B1L159 & (B1L1242);
B1_DATAOUT[30] = DFFEAS(B1_DATAOUT[30]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_DATAOUT[31] is test:I0|DATAOUT[31] at LC_X8_Y2_N2
--operation mode is normal

B1_DATAOUT[31]_lut_out = !B1L159 & B1L1250;
B1_DATAOUT[31] = DFFEAS(B1_DATAOUT[31]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L173, , , , );


--B1_RAM_DATA_REG[0] is test:I0|RAM_DATA_REG[0] at LC_X24_Y11_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[0]_lut_out = GND;
B1_RAM_DATA_REG[0] = DFFEAS(B1_RAM_DATA_REG[0]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L43, , , VCC);


--B1_RAM_DATA_REG[1] is test:I0|RAM_DATA_REG[1] at LC_X21_Y9_N1
--operation mode is normal

B1_RAM_DATA_REG[1]_lut_out = A1L45;
B1_RAM_DATA_REG[1] = DFFEAS(B1_RAM_DATA_REG[1]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[2] is test:I0|RAM_DATA_REG[2] at LC_X24_Y11_N7
--operation mode is normal

B1_RAM_DATA_REG[2]_lut_out = A1L47;
B1_RAM_DATA_REG[2] = DFFEAS(B1_RAM_DATA_REG[2]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[3] is test:I0|RAM_DATA_REG[3] at LC_X21_Y9_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[3]_lut_out = GND;
B1_RAM_DATA_REG[3] = DFFEAS(B1_RAM_DATA_REG[3]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L49, , , VCC);


--B1_RAM_DATA_REG[4] is test:I0|RAM_DATA_REG[4] at LC_X24_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[4]_lut_out = GND;
B1_RAM_DATA_REG[4] = DFFEAS(B1_RAM_DATA_REG[4]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L51, , , VCC);


--B1_RAM_DATA_REG[5] is test:I0|RAM_DATA_REG[5] at LC_X24_Y11_N9
--operation mode is normal

B1_RAM_DATA_REG[5]_lut_out = A1L53;
B1_RAM_DATA_REG[5] = DFFEAS(B1_RAM_DATA_REG[5]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[6] is test:I0|RAM_DATA_REG[6] at LC_X23_Y11_N4
--operation mode is normal

B1_RAM_DATA_REG[6]_lut_out = A1L55;
B1_RAM_DATA_REG[6] = DFFEAS(B1_RAM_DATA_REG[6]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[7] is test:I0|RAM_DATA_REG[7] at LC_X23_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[7]_lut_out = GND;
B1_RAM_DATA_REG[7] = DFFEAS(B1_RAM_DATA_REG[7]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L57, , , VCC);


--B1_RAM_DATA_REG[8] is test:I0|RAM_DATA_REG[8] at LC_X20_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[8]_lut_out = GND;
B1_RAM_DATA_REG[8] = DFFEAS(B1_RAM_DATA_REG[8]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L59, , , VCC);


--B1_RAM_DATA_REG[9] is test:I0|RAM_DATA_REG[9] at LC_X24_Y11_N2
--operation mode is normal

B1_RAM_DATA_REG[9]_lut_out = A1L61;
B1_RAM_DATA_REG[9] = DFFEAS(B1_RAM_DATA_REG[9]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[10] is test:I0|RAM_DATA_REG[10] at LC_X23_Y12_N2
--operation mode is normal

B1_RAM_DATA_REG[10]_lut_out = A1L63;
B1_RAM_DATA_REG[10] = DFFEAS(B1_RAM_DATA_REG[10]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[11] is test:I0|RAM_DATA_REG[11] at LC_X23_Y12_N4
--operation mode is normal

B1_RAM_DATA_REG[11]_lut_out = A1L65;
B1_RAM_DATA_REG[11] = DFFEAS(B1_RAM_DATA_REG[11]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[12] is test:I0|RAM_DATA_REG[12] at LC_X24_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[12]_lut_out = GND;
B1_RAM_DATA_REG[12] = DFFEAS(B1_RAM_DATA_REG[12]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L67, , , VCC);


--B1_RAM_DATA_REG[13] is test:I0|RAM_DATA_REG[13] at LC_X24_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[13]_lut_out = GND;
B1_RAM_DATA_REG[13] = DFFEAS(B1_RAM_DATA_REG[13]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L69, , , VCC);


--B1_RAM_DATA_REG[14] is test:I0|RAM_DATA_REG[14] at LC_X24_Y12_N4
--operation mode is normal

B1_RAM_DATA_REG[14]_lut_out = A1L71;
B1_RAM_DATA_REG[14] = DFFEAS(B1_RAM_DATA_REG[14]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[15] is test:I0|RAM_DATA_REG[15] at LC_X24_Y12_N6
--operation mode is normal

B1_RAM_DATA_REG[15]_lut_out = A1L73;
B1_RAM_DATA_REG[15] = DFFEAS(B1_RAM_DATA_REG[15]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[16] is test:I0|RAM_DATA_REG[16] at LC_X23_Y12_N6
--operation mode is normal

B1_RAM_DATA_REG[16]_lut_out = A1L75;
B1_RAM_DATA_REG[16] = DFFEAS(B1_RAM_DATA_REG[16]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[17] is test:I0|RAM_DATA_REG[17] at LC_X23_Y12_N5
--operation mode is normal

B1_RAM_DATA_REG[17]_lut_out = A1L77;
B1_RAM_DATA_REG[17] = DFFEAS(B1_RAM_DATA_REG[17]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[18] is test:I0|RAM_DATA_REG[18] at LC_X12_Y11_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[18]_lut_out = GND;
B1_RAM_DATA_REG[18] = DFFEAS(B1_RAM_DATA_REG[18]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L79, , , VCC);


--B1_RAM_DATA_REG[19] is test:I0|RAM_DATA_REG[19] at LC_X19_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[19]_lut_out = GND;
B1_RAM_DATA_REG[19] = DFFEAS(B1_RAM_DATA_REG[19]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L81, , , VCC);


--B1_RAM_DATA_REG[20] is test:I0|RAM_DATA_REG[20] at LC_X12_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[20]_lut_out = GND;
B1_RAM_DATA_REG[20] = DFFEAS(B1_RAM_DATA_REG[20]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L83, , , VCC);


--B1_RAM_DATA_REG[21] is test:I0|RAM_DATA_REG[21] at LC_X11_Y14_N6
--operation mode is normal

B1_RAM_DATA_REG[21]_lut_out = A1L85;
B1_RAM_DATA_REG[21] = DFFEAS(B1_RAM_DATA_REG[21]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[22] is test:I0|RAM_DATA_REG[22] at LC_X14_Y13_N2
--operation mode is normal

B1_RAM_DATA_REG[22]_lut_out = A1L87;
B1_RAM_DATA_REG[22] = DFFEAS(B1_RAM_DATA_REG[22]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[23] is test:I0|RAM_DATA_REG[23] at LC_X11_Y14_N8
--operation mode is normal

B1_RAM_DATA_REG[23]_lut_out = A1L89;
B1_RAM_DATA_REG[23] = DFFEAS(B1_RAM_DATA_REG[23]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, , , , );


--B1_RAM_DATA_REG[24] is test:I0|RAM_DATA_REG[24] at LC_X20_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[24]_lut_out = GND;
B1_RAM_DATA_REG[24] = DFFEAS(B1_RAM_DATA_REG[24]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L91, , , VCC);


--B1_RAM_DATA_REG[25] is test:I0|RAM_DATA_REG[25] at LC_X12_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[25]_lut_out = GND;
B1_RAM_DATA_REG[25] = DFFEAS(B1_RAM_DATA_REG[25]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L93, , , VCC);


--B1_RAM_DATA_REG[26] is test:I0|RAM_DATA_REG[26] at LC_X12_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[26]_lut_out = GND;
B1_RAM_DATA_REG[26] = DFFEAS(B1_RAM_DATA_REG[26]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L95, , , VCC);


--B1_RAM_DATA_REG[27] is test:I0|RAM_DATA_REG[27] at LC_X19_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[27]_lut_out = GND;
B1_RAM_DATA_REG[27] = DFFEAS(B1_RAM_DATA_REG[27]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L97, , , VCC);


--B1_RAM_DATA_REG[28] is test:I0|RAM_DATA_REG[28] at LC_X14_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[28]_lut_out = GND;
B1_RAM_DATA_REG[28] = DFFEAS(B1_RAM_DATA_REG[28]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L99, , , VCC);


--B1_RAM_DATA_REG[29] is test:I0|RAM_DATA_REG[29] at LC_X19_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[29]_lut_out = GND;
B1_RAM_DATA_REG[29] = DFFEAS(B1_RAM_DATA_REG[29]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L101, , , VCC);


--B1_RAM_DATA_REG[30] is test:I0|RAM_DATA_REG[30] at LC_X19_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[30]_lut_out = GND;
B1_RAM_DATA_REG[30] = DFFEAS(B1_RAM_DATA_REG[30]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L103, , , VCC);


--B1_RAM_DATA_REG[31] is test:I0|RAM_DATA_REG[31] at LC_X18_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[31]_lut_out = GND;
B1_RAM_DATA_REG[31] = DFFEAS(B1_RAM_DATA_REG[31]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1355, A1L105, , , VCC);


--B1_RAM_DATA_REG[32] is test:I0|RAM_DATA_REG[32] at LC_X24_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[32]_lut_out = GND;
B1_RAM_DATA_REG[32] = DFFEAS(B1_RAM_DATA_REG[32]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, A1L43, , , VCC);


--B1_RAM_DATA_REG[33] is test:I0|RAM_DATA_REG[33] at LC_X23_Y15_N9
--operation mode is normal

B1_RAM_DATA_REG[33]_lut_out = A1L45;
B1_RAM_DATA_REG[33] = DFFEAS(B1_RAM_DATA_REG[33]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, , , , );


--B1_RAM_DATA_REG[34] is test:I0|RAM_DATA_REG[34] at LC_X24_Y15_N0
--operation mode is normal

B1_RAM_DATA_REG[34]_lut_out = A1L47;
B1_RAM_DATA_REG[34] = DFFEAS(B1_RAM_DATA_REG[34]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, , , , );


--B1_RAM_DATA_REG[35] is test:I0|RAM_DATA_REG[35] at LC_X23_Y15_N4
--operation mode is normal

B1_RAM_DATA_REG[35]_lut_out = A1L49;
B1_RAM_DATA_REG[35] = DFFEAS(B1_RAM_DATA_REG[35]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, , , , );


--B1_RAM_DATA_REG[36] is test:I0|RAM_DATA_REG[36] at LC_X24_Y15_N8
--operation mode is normal

B1_RAM_DATA_REG[36]_lut_out = A1L51;
B1_RAM_DATA_REG[36] = DFFEAS(B1_RAM_DATA_REG[36]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, , , , );


--B1_RAM_DATA_REG[37] is test:I0|RAM_DATA_REG[37] at LC_X24_Y15_N9
--operation mode is normal

B1_RAM_DATA_REG[37]_lut_out = A1L53;
B1_RAM_DATA_REG[37] = DFFEAS(B1_RAM_DATA_REG[37]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, , , , );


--B1_RAM_DATA_REG[38] is test:I0|RAM_DATA_REG[38] at LC_X23_Y15_N2
--operation mode is normal

B1_RAM_DATA_REG[38]_lut_out = A1L55;
B1_RAM_DATA_REG[38] = DFFEAS(B1_RAM_DATA_REG[38]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, , , , );


--B1_RAM_DATA_REG[39] is test:I0|RAM_DATA_REG[39] at LC_X23_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[39]_lut_out = GND;
B1_RAM_DATA_REG[39] = DFFEAS(B1_RAM_DATA_REG[39]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, A1L57, , , VCC);


--B1_RAM_DATA_REG[40] is test:I0|RAM_DATA_REG[40] at LC_X23_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[40]_lut_out = GND;
B1_RAM_DATA_REG[40] = DFFEAS(B1_RAM_DATA_REG[40]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, A1L59, , , VCC);


--B1_RAM_DATA_REG[41] is test:I0|RAM_DATA_REG[41] at LC_X24_Y15_N4
--operation mode is normal

B1_RAM_DATA_REG[41]_lut_out = A1L61;
B1_RAM_DATA_REG[41] = DFFEAS(B1_RAM_DATA_REG[41]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, , , , );


--B1_RAM_DATA_REG[42] is test:I0|RAM_DATA_REG[42] at LC_X23_Y15_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[42]_lut_out = GND;
B1_RAM_DATA_REG[42] = DFFEAS(B1_RAM_DATA_REG[42]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, A1L63, , , VCC);


--B1_RAM_DATA_REG[43] is test:I0|RAM_DATA_REG[43] at LC_X23_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[43]_lut_out = GND;
B1_RAM_DATA_REG[43] = DFFEAS(B1_RAM_DATA_REG[43]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, A1L65, , , VCC);


--B1_RAM_DATA_REG[44] is test:I0|RAM_DATA_REG[44] at LC_X24_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[44]_lut_out = GND;
B1_RAM_DATA_REG[44] = DFFEAS(B1_RAM_DATA_REG[44]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, A1L67, , , VCC);


--B1_RAM_DATA_REG[45] is test:I0|RAM_DATA_REG[45] at LC_X24_Y15_N7
--operation mode is normal

B1_RAM_DATA_REG[45]_lut_out = A1L69;
B1_RAM_DATA_REG[45] = DFFEAS(B1_RAM_DATA_REG[45]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, , , , );


--B1_RAM_DATA_REG[46] is test:I0|RAM_DATA_REG[46] at LC_X24_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_RAM_DATA_REG[46]_lut_out = GND;
B1_RAM_DATA_REG[46] = DFFEAS(B1_RAM_DATA_REG[46]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, A1L71, , , VCC);


--B1_RAM_DATA_REG[47] is test:I0|RAM_DATA_REG[47] at LC_X24_Y15_N3
--operation mode is normal

B1_RAM_DATA_REG[47]_lut_out = A1L73;
B1_RAM_DATA_REG[47] = DFFEAS(B1_RAM_DATA_REG[47]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1L1354, , , , );


--B1_SCLK_CNT_REG[0] is test:I0|SCLK_CNT_REG[0] at LC_X9_Y8_N4
--operation mode is arithmetic

B1_SCLK_CNT_REG[0]_lut_out = !B1_SCLK_CNT_REG[0];
B1_SCLK_CNT_REG[0] = DFFEAS(B1_SCLK_CNT_REG[0]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1359 is test:I0|SCLK_CNT_REG[0]~6355 at LC_X9_Y8_N4
--operation mode is arithmetic

B1L1359 = CARRY(B1_SCLK_CNT_REG[0]);


--B1L951 is test:I0|Mux~69517 at LC_X8_Y6_N3
--operation mode is normal

B1L951 = B1L14 & (B1L15) # !B1L14 & (B1L15 & (B1_SCLK_CNT_REG[0]) # !B1L15 & OR_DEL[0]);


--B1_DPCLK_CNT_REG[0][0] is test:I0|DPCLK_CNT_REG[0][0] at LC_X8_Y6_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][0]_lut_out = !B1_DPCLK_CNT_REG[0][0];
B1_DPCLK_CNT_REG[0][0] = DFFEAS(B1_DPCLK_CNT_REG[0][0]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L194 is test:I0|DPCLK_CNT_REG[0][0]~3089 at LC_X8_Y6_N4
--operation mode is arithmetic

B1L194 = CARRY(B1_DPCLK_CNT_REG[0][0]);


--B1L952 is test:I0|Mux~69518 at LC_X13_Y6_N6
--operation mode is normal

B1L952 = B1L951 & (B1_DPCLK_CNT_REG[0][0] # !B1L14) # !B1L951 & B1L14 & (B1_DATAOUT[0]);


--B1L953 is test:I0|Mux~69519 at LC_X13_Y9_N0
--operation mode is normal

B1L953 = B1L14 & B1_DATAOUT[0] # !B1L14 & (B1L15 & B1_DATAOUT[0] # !B1L15 & (PULSE_TOGGLE));


--B1_PDL_DELAY_REG[0] is test:I0|PDL_DELAY_REG[0] at LC_X24_Y7_N8
--operation mode is normal

B1_PDL_DELAY_REG[0]_lut_out = B1_PDL_DELAY_REG[0] & (B1_STATE1.s1pdl # B1_STATE1.s2pdl & B1_DELAY_CNT[0]) # !B1_PDL_DELAY_REG[0] & B1_STATE1.s2pdl & B1_DELAY_CNT[0];
B1_PDL_DELAY_REG[0] = DFFEAS(B1_PDL_DELAY_REG[0]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1L954 is test:I0|Mux~69520 at LC_X13_Y9_N4
--operation mode is normal

B1L954 = B1L15 & (B1_PDL_DELAY_REG[0] # B1L14) # !B1L15 & (!B1L14 & B1_DATAOUT[0]);


--B1L955 is test:I0|Mux~69521 at LC_X10_Y9_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[0]_qfbk = B1_SPARE_CTTM_REG[0];
B1L955 = B1L14 & (B1L954 & B1_SPARE_CTTM_REG[0]_qfbk # !B1L954 & (OR_DEL[24])) # !B1L14 & B1L954;

--B1_SPARE_CTTM_REG[0] is test:I0|SPARE_CTTM_REG[0] at LC_X10_Y9_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[0] = DFFEAS(B1L955, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L43, , , VCC);


--B1L956 is test:I0|Mux~69522 at LC_X13_Y9_N8
--operation mode is normal

B1L956 = B1L17 & (B1L13 # B1L953) # !B1L17 & !B1L13 & B1L955;


--B1L957 is test:I0|Mux~69523 at LC_X13_Y9_N5
--operation mode is normal

B1L957 = B1L13 & (B1L956 & (B1_DATAOUT[0]) # !B1L956 & B1L952) # !B1L13 & (B1L956);


--B1_TEST_STAT_REG[0] is test:I0|TEST_STAT_REG[0] at LC_X22_Y7_N4
--operation mode is normal

B1_TEST_STAT_REG[0]_lut_out = B1L1522 # B1_PDL_TEST_START_S1 & !B1_STATE1.s1pdl & !B1_STATE1.s2pdl;
B1_TEST_STAT_REG[0] = DFFEAS(B1_TEST_STAT_REG[0]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1L958 is test:I0|Mux~69524 at LC_X13_Y9_N7
--operation mode is normal

B1L958 = B1L13 & B1_DATAOUT[0] # !B1L13 & (B1L15 & B1_DATAOUT[0] # !B1L15 & (B1_TEST_STAT_REG[0]));


--B1_DPCLK_CNT_REG[2][0] is test:I0|DPCLK_CNT_REG[2][0] at LC_X5_Y17_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][0]_lut_out = !B1_DPCLK_CNT_REG[2][0];
B1_DPCLK_CNT_REG[2][0] = DFFEAS(B1_DPCLK_CNT_REG[2][0]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L370 is test:I0|DPCLK_CNT_REG[2][0]~3093 at LC_X5_Y17_N4
--operation mode is arithmetic

B1L370 = CARRY(B1_DPCLK_CNT_REG[2][0]);


--B1_DPCLK_CNT_REG[5][0] is test:I0|DPCLK_CNT_REG[5][0] at LC_X18_Y14_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][0]_lut_out = !B1_DPCLK_CNT_REG[5][0];
B1_DPCLK_CNT_REG[5][0] = DFFEAS(B1_DPCLK_CNT_REG[5][0]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L634 is test:I0|DPCLK_CNT_REG[5][0]~3097 at LC_X18_Y14_N4
--operation mode is arithmetic

B1L634 = CARRY(B1_DPCLK_CNT_REG[5][0]);


--B1_DPCLK_CNT_REG[1][0] is test:I0|DPCLK_CNT_REG[1][0] at LC_X1_Y17_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][0]_lut_out = !B1_DPCLK_CNT_REG[1][0];
B1_DPCLK_CNT_REG[1][0] = DFFEAS(B1_DPCLK_CNT_REG[1][0]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L282 is test:I0|DPCLK_CNT_REG[1][0]~3101 at LC_X1_Y17_N4
--operation mode is arithmetic

B1L282 = CARRY(B1_DPCLK_CNT_REG[1][0]);


--B1L959 is test:I0|Mux~69525 at LC_X17_Y15_N2
--operation mode is normal

B1L959 = B1L15 & (B1L13 # B1_DPCLK_CNT_REG[5][0]) # !B1L15 & B1_DPCLK_CNT_REG[1][0] & !B1L13;


--B1_DPCLK_CNT_REG[6][0] is test:I0|DPCLK_CNT_REG[6][0] at LC_X17_Y15_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][0]_lut_out = !B1_DPCLK_CNT_REG[6][0];
B1_DPCLK_CNT_REG[6][0] = DFFEAS(B1_DPCLK_CNT_REG[6][0]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L722 is test:I0|DPCLK_CNT_REG[6][0]~3105 at LC_X17_Y15_N4
--operation mode is arithmetic

B1L722 = CARRY(B1_DPCLK_CNT_REG[6][0]);


--B1L960 is test:I0|Mux~69526 at LC_X17_Y15_N3
--operation mode is normal

B1L960 = B1L13 & (B1L959 & (B1_DPCLK_CNT_REG[6][0]) # !B1L959 & B1_DPCLK_CNT_REG[2][0]) # !B1L13 & (B1L959);


--B1L961 is test:I0|Mux~69527 at LC_X20_Y9_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[0]_qfbk = B1_MODE_REG[0];
B1L961 = B1L15 & (A1L225 # B1L13) # !B1L15 & (B1_MODE_REG[0]_qfbk & !B1L13);

--B1_MODE_REG[0] is test:I0|MODE_REG[0] at LC_X20_Y9_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[0] = DFFEAS(B1L961, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L43, , , VCC);


--B1L962 is test:I0|Mux~69528 at LC_X20_Y9_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[0]_qfbk = B1_TEST_CTRL_REG[0];
B1L962 = B1L961 & (A1L289 # !B1L13) # !B1L961 & (B1_TEST_CTRL_REG[0]_qfbk & B1L13);

--B1_TEST_CTRL_REG[0] is test:I0|TEST_CTRL_REG[0] at LC_X20_Y9_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[0] = DFFEAS(B1L962, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L43, , , VCC);


--B1L963 is test:I0|Mux~69529 at LC_X18_Y9_N9
--operation mode is normal

B1L963 = B1L17 & (B1L960 # B1L14) # !B1L17 & (B1L962 & !B1L14);


--B1_DPCLK_CNT_REG[7][0] is test:I0|DPCLK_CNT_REG[7][0] at LC_X17_Y7_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][0]_lut_out = !B1_DPCLK_CNT_REG[7][0];
B1_DPCLK_CNT_REG[7][0] = DFFEAS(B1_DPCLK_CNT_REG[7][0]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L810 is test:I0|DPCLK_CNT_REG[7][0]~3109 at LC_X17_Y7_N4
--operation mode is arithmetic

B1L810 = CARRY(B1_DPCLK_CNT_REG[7][0]);


--B1_DPCLK_CNT_REG[3][0] is test:I0|DPCLK_CNT_REG[3][0] at LC_X14_Y8_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][0]_lut_out = !B1_DPCLK_CNT_REG[3][0];
B1_DPCLK_CNT_REG[3][0] = DFFEAS(B1_DPCLK_CNT_REG[3][0]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L458 is test:I0|DPCLK_CNT_REG[3][0]~3113 at LC_X14_Y8_N4
--operation mode is arithmetic

B1L458 = CARRY(B1_DPCLK_CNT_REG[3][0]);


--B1L964 is test:I0|Mux~69530 at LC_X14_Y8_N3
--operation mode is normal

B1L964 = B1L15 & (B1_DPCLK_CNT_REG[7][0]) # !B1L15 & B1_DPCLK_CNT_REG[3][0];


--B1_DPCLK_CNT_REG[4][0] is test:I0|DPCLK_CNT_REG[4][0] at LC_X12_Y8_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][0]_lut_out = !B1_DPCLK_CNT_REG[4][0];
B1_DPCLK_CNT_REG[4][0] = DFFEAS(B1_DPCLK_CNT_REG[4][0]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L546 is test:I0|DPCLK_CNT_REG[4][0]~3117 at LC_X12_Y8_N4
--operation mode is arithmetic

B1L546 = CARRY(B1_DPCLK_CNT_REG[4][0]);


--B1L965 is test:I0|Mux~69531 at LC_X14_Y8_N2
--operation mode is normal

B1L965 = B1L13 & (B1_DPCLK_CNT_REG[4][0] # B1L15) # !B1L13 & (B1L964);


--B1L966 is test:I0|Mux~69532 at LC_X14_Y9_N3
--operation mode is normal

B1L966 = B1L14 & (B1L963 & B1L965 # !B1L963 & (B1L958)) # !B1L14 & (B1L963);


--B1L99 is test:I0|DATAOUT[0]~11464 at LC_X14_Y9_N4
--operation mode is normal

B1L99 = B1L16 & (B1L957) # !B1L16 & B1L966;


--B1L100 is test:I0|DATAOUT[0]~11465 at LC_X11_Y8_N0
--operation mode is normal

B1L100 = !B1L18 & B1L1592 & !B1L11 & !B1L12;


--B1_SCLK_CNT_REG[1] is test:I0|SCLK_CNT_REG[1] at LC_X9_Y8_N5
--operation mode is arithmetic

B1_SCLK_CNT_REG[1]_carry_eqn = B1L1359;
B1_SCLK_CNT_REG[1]_lut_out = B1_SCLK_CNT_REG[1] $ B1_SCLK_CNT_REG[1]_carry_eqn;
B1_SCLK_CNT_REG[1] = DFFEAS(B1_SCLK_CNT_REG[1]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1361 is test:I0|SCLK_CNT_REG[1]~6359 at LC_X9_Y8_N5
--operation mode is arithmetic

B1L1361_cout_0 = !B1L1359 # !B1_SCLK_CNT_REG[1];
B1L1361 = CARRY(B1L1361_cout_0);

--B1L1362 is test:I0|SCLK_CNT_REG[1]~6359COUT1_6508 at LC_X9_Y8_N5
--operation mode is arithmetic

B1L1362_cout_1 = !B1L1359 # !B1_SCLK_CNT_REG[1];
B1L1362 = CARRY(B1L1362_cout_1);


--B1L967 is test:I0|Mux~69533 at LC_X8_Y6_N2
--operation mode is normal

B1L967 = B1L15 & (B1_SCLK_CNT_REG[1] # B1L14) # !B1L15 & OR_DEL[1] & (!B1L14);


--B1_DPCLK_CNT_REG[0][1] is test:I0|DPCLK_CNT_REG[0][1] at LC_X8_Y6_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][1]_carry_eqn = B1L194;
B1_DPCLK_CNT_REG[0][1]_lut_out = B1_DPCLK_CNT_REG[0][1] $ B1_DPCLK_CNT_REG[0][1]_carry_eqn;
B1_DPCLK_CNT_REG[0][1] = DFFEAS(B1_DPCLK_CNT_REG[0][1]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L196 is test:I0|DPCLK_CNT_REG[0][1]~3121 at LC_X8_Y6_N5
--operation mode is arithmetic

B1L196_cout_0 = !B1L194 # !B1_DPCLK_CNT_REG[0][1];
B1L196 = CARRY(B1L196_cout_0);

--B1L197 is test:I0|DPCLK_CNT_REG[0][1]~3121COUT1_4306 at LC_X8_Y6_N5
--operation mode is arithmetic

B1L197_cout_1 = !B1L194 # !B1_DPCLK_CNT_REG[0][1];
B1L197 = CARRY(B1L197_cout_1);


--B1L968 is test:I0|Mux~69534 at LC_X18_Y6_N3
--operation mode is normal

B1L968 = B1L967 & (B1_DPCLK_CNT_REG[0][1] # !B1L14) # !B1L967 & (B1_DATAOUT[1] & B1L14);


--B1L969 is test:I0|Mux~69535 at LC_X19_Y6_N8
--operation mode is normal

B1L969 = B1_DATAOUT[1] & (B1L14 # B1L15);


--B1_PDL_DELAY_REG[1] is test:I0|PDL_DELAY_REG[1] at LC_X24_Y7_N0
--operation mode is normal

B1_PDL_DELAY_REG[1]_lut_out = B1_DELAY_CNT[1] & (B1_STATE1.s2pdl # B1_STATE1.s1pdl & B1_PDL_DELAY_REG[1]) # !B1_DELAY_CNT[1] & (B1_STATE1.s1pdl & B1_PDL_DELAY_REG[1]);
B1_PDL_DELAY_REG[1] = DFFEAS(B1_PDL_DELAY_REG[1]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1L970 is test:I0|Mux~69536 at LC_X19_Y6_N5
--operation mode is normal

B1L970 = B1L14 & (B1L15) # !B1L14 & (B1L15 & B1_PDL_DELAY_REG[1] # !B1L15 & (B1_DATAOUT[1]));


--B1L971 is test:I0|Mux~69537 at LC_X19_Y6_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[1]_qfbk = B1_SPARE_CTTM_REG[1];
B1L971 = B1L14 & (B1L970 & (B1_SPARE_CTTM_REG[1]_qfbk) # !B1L970 & OR_DEL[25]) # !B1L14 & (B1L970);

--B1_SPARE_CTTM_REG[1] is test:I0|SPARE_CTTM_REG[1] at LC_X19_Y6_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[1] = DFFEAS(B1L971, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L45, , , VCC);


--B1L972 is test:I0|Mux~69538 at LC_X19_Y6_N4
--operation mode is normal

B1L972 = B1L13 & (B1L17) # !B1L13 & (B1L17 & B1L969 # !B1L17 & (B1L971));


--B1L973 is test:I0|Mux~69539 at LC_X18_Y6_N4
--operation mode is normal

B1L973 = B1L13 & (B1L972 & B1_DATAOUT[1] # !B1L972 & (B1L968)) # !B1L13 & B1L972;


--B1L974 is test:I0|Mux~69540 at LC_X19_Y6_N2
--operation mode is normal

B1L974 = B1_DATAOUT[1] & (B1L13 # B1L15);


--B1_DPCLK_CNT_REG[2][1] is test:I0|DPCLK_CNT_REG[2][1] at LC_X5_Y17_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][1]_carry_eqn = B1L370;
B1_DPCLK_CNT_REG[2][1]_lut_out = B1_DPCLK_CNT_REG[2][1] $ B1_DPCLK_CNT_REG[2][1]_carry_eqn;
B1_DPCLK_CNT_REG[2][1] = DFFEAS(B1_DPCLK_CNT_REG[2][1]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L372 is test:I0|DPCLK_CNT_REG[2][1]~3125 at LC_X5_Y17_N5
--operation mode is arithmetic

B1L372_cout_0 = !B1L370 # !B1_DPCLK_CNT_REG[2][1];
B1L372 = CARRY(B1L372_cout_0);

--B1L373 is test:I0|DPCLK_CNT_REG[2][1]~3125COUT1_4354 at LC_X5_Y17_N5
--operation mode is arithmetic

B1L373_cout_1 = !B1L370 # !B1_DPCLK_CNT_REG[2][1];
B1L373 = CARRY(B1L373_cout_1);


--B1_DPCLK_CNT_REG[5][1] is test:I0|DPCLK_CNT_REG[5][1] at LC_X18_Y14_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][1]_carry_eqn = B1L634;
B1_DPCLK_CNT_REG[5][1]_lut_out = B1_DPCLK_CNT_REG[5][1] $ B1_DPCLK_CNT_REG[5][1]_carry_eqn;
B1_DPCLK_CNT_REG[5][1] = DFFEAS(B1_DPCLK_CNT_REG[5][1]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L636 is test:I0|DPCLK_CNT_REG[5][1]~3129 at LC_X18_Y14_N5
--operation mode is arithmetic

B1L636_cout_0 = !B1L634 # !B1_DPCLK_CNT_REG[5][1];
B1L636 = CARRY(B1L636_cout_0);

--B1L637 is test:I0|DPCLK_CNT_REG[5][1]~3129COUT1_4402 at LC_X18_Y14_N5
--operation mode is arithmetic

B1L637_cout_1 = !B1L634 # !B1_DPCLK_CNT_REG[5][1];
B1L637 = CARRY(B1L637_cout_1);


--B1_DPCLK_CNT_REG[1][1] is test:I0|DPCLK_CNT_REG[1][1] at LC_X1_Y17_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][1]_carry_eqn = B1L282;
B1_DPCLK_CNT_REG[1][1]_lut_out = B1_DPCLK_CNT_REG[1][1] $ B1_DPCLK_CNT_REG[1][1]_carry_eqn;
B1_DPCLK_CNT_REG[1][1] = DFFEAS(B1_DPCLK_CNT_REG[1][1]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L284 is test:I0|DPCLK_CNT_REG[1][1]~3133 at LC_X1_Y17_N5
--operation mode is arithmetic

B1L284_cout_0 = !B1L282 # !B1_DPCLK_CNT_REG[1][1];
B1L284 = CARRY(B1L284_cout_0);

--B1L285 is test:I0|DPCLK_CNT_REG[1][1]~3133COUT1_4450 at LC_X1_Y17_N5
--operation mode is arithmetic

B1L285_cout_1 = !B1L282 # !B1_DPCLK_CNT_REG[1][1];
B1L285 = CARRY(B1L285_cout_1);


--B1L975 is test:I0|Mux~69541 at LC_X18_Y14_N0
--operation mode is normal

B1L975 = B1L13 & B1L15 # !B1L13 & (B1L15 & (B1_DPCLK_CNT_REG[5][1]) # !B1L15 & B1_DPCLK_CNT_REG[1][1]);


--B1_DPCLK_CNT_REG[6][1] is test:I0|DPCLK_CNT_REG[6][1] at LC_X17_Y15_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][1]_carry_eqn = B1L722;
B1_DPCLK_CNT_REG[6][1]_lut_out = B1_DPCLK_CNT_REG[6][1] $ B1_DPCLK_CNT_REG[6][1]_carry_eqn;
B1_DPCLK_CNT_REG[6][1] = DFFEAS(B1_DPCLK_CNT_REG[6][1]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L724 is test:I0|DPCLK_CNT_REG[6][1]~3137 at LC_X17_Y15_N5
--operation mode is arithmetic

B1L724_cout_0 = !B1L722 # !B1_DPCLK_CNT_REG[6][1];
B1L724 = CARRY(B1L724_cout_0);

--B1L725 is test:I0|DPCLK_CNT_REG[6][1]~3137COUT1_4498 at LC_X17_Y15_N5
--operation mode is arithmetic

B1L725_cout_1 = !B1L722 # !B1_DPCLK_CNT_REG[6][1];
B1L725 = CARRY(B1L725_cout_1);


--B1L976 is test:I0|Mux~69542 at LC_X18_Y14_N3
--operation mode is normal

B1L976 = B1L13 & (B1L975 & (B1_DPCLK_CNT_REG[6][1]) # !B1L975 & B1_DPCLK_CNT_REG[2][1]) # !B1L13 & B1L975;


--B1L977 is test:I0|Mux~69543 at LC_X20_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[1]_qfbk = B1_MODE_REG[1];
B1L977 = B1L15 & (A1L227 # B1L13) # !B1L15 & (B1_MODE_REG[1]_qfbk & !B1L13);

--B1_MODE_REG[1] is test:I0|MODE_REG[1] at LC_X20_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[1] = DFFEAS(B1L977, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L45, , , VCC);


--B1L978 is test:I0|Mux~69544 at LC_X20_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[1]_qfbk = B1_TEST_CTRL_REG[1];
B1L978 = B1L977 & (A1L291 # !B1L13) # !B1L977 & (B1_TEST_CTRL_REG[1]_qfbk & B1L13);

--B1_TEST_CTRL_REG[1] is test:I0|TEST_CTRL_REG[1] at LC_X20_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[1] = DFFEAS(B1L978, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L45, , , VCC);


--B1L979 is test:I0|Mux~69545 at LC_X18_Y7_N4
--operation mode is normal

B1L979 = B1L17 & (B1L976 # B1L14) # !B1L17 & (B1L978 & !B1L14);


--B1_DPCLK_CNT_REG[7][1] is test:I0|DPCLK_CNT_REG[7][1] at LC_X17_Y7_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][1]_carry_eqn = B1L810;
B1_DPCLK_CNT_REG[7][1]_lut_out = B1_DPCLK_CNT_REG[7][1] $ B1_DPCLK_CNT_REG[7][1]_carry_eqn;
B1_DPCLK_CNT_REG[7][1] = DFFEAS(B1_DPCLK_CNT_REG[7][1]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L812 is test:I0|DPCLK_CNT_REG[7][1]~3141 at LC_X17_Y7_N5
--operation mode is arithmetic

B1L812_cout_0 = !B1L810 # !B1_DPCLK_CNT_REG[7][1];
B1L812 = CARRY(B1L812_cout_0);

--B1L813 is test:I0|DPCLK_CNT_REG[7][1]~3141COUT1_4546 at LC_X17_Y7_N5
--operation mode is arithmetic

B1L813_cout_1 = !B1L810 # !B1_DPCLK_CNT_REG[7][1];
B1L813 = CARRY(B1L813_cout_1);


--B1_DPCLK_CNT_REG[3][1] is test:I0|DPCLK_CNT_REG[3][1] at LC_X14_Y8_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][1]_carry_eqn = B1L458;
B1_DPCLK_CNT_REG[3][1]_lut_out = B1_DPCLK_CNT_REG[3][1] $ B1_DPCLK_CNT_REG[3][1]_carry_eqn;
B1_DPCLK_CNT_REG[3][1] = DFFEAS(B1_DPCLK_CNT_REG[3][1]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L460 is test:I0|DPCLK_CNT_REG[3][1]~3145 at LC_X14_Y8_N5
--operation mode is arithmetic

B1L460_cout_0 = !B1L458 # !B1_DPCLK_CNT_REG[3][1];
B1L460 = CARRY(B1L460_cout_0);

--B1L461 is test:I0|DPCLK_CNT_REG[3][1]~3145COUT1_4594 at LC_X14_Y8_N5
--operation mode is arithmetic

B1L461_cout_1 = !B1L458 # !B1_DPCLK_CNT_REG[3][1];
B1L461 = CARRY(B1L461_cout_1);


--B1L980 is test:I0|Mux~69546 at LC_X17_Y8_N7
--operation mode is normal

B1L980 = B1L15 & B1_DPCLK_CNT_REG[7][1] # !B1L15 & (B1_DPCLK_CNT_REG[3][1]);


--B1_DPCLK_CNT_REG[4][1] is test:I0|DPCLK_CNT_REG[4][1] at LC_X12_Y8_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][1]_carry_eqn = B1L546;
B1_DPCLK_CNT_REG[4][1]_lut_out = B1_DPCLK_CNT_REG[4][1] $ B1_DPCLK_CNT_REG[4][1]_carry_eqn;
B1_DPCLK_CNT_REG[4][1] = DFFEAS(B1_DPCLK_CNT_REG[4][1]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L548 is test:I0|DPCLK_CNT_REG[4][1]~3149 at LC_X12_Y8_N5
--operation mode is arithmetic

B1L548_cout_0 = !B1L546 # !B1_DPCLK_CNT_REG[4][1];
B1L548 = CARRY(B1L548_cout_0);

--B1L549 is test:I0|DPCLK_CNT_REG[4][1]~3149COUT1_4642 at LC_X12_Y8_N5
--operation mode is arithmetic

B1L549_cout_1 = !B1L546 # !B1_DPCLK_CNT_REG[4][1];
B1L549 = CARRY(B1L549_cout_1);


--B1L981 is test:I0|Mux~69547 at LC_X18_Y8_N2
--operation mode is normal

B1L981 = B1L13 & (B1_DPCLK_CNT_REG[4][1] & !B1L15) # !B1L13 & B1L980;


--B1L982 is test:I0|Mux~69548 at LC_X18_Y7_N2
--operation mode is normal

B1L982 = B1L14 & (B1L979 & (B1L981) # !B1L979 & B1L974) # !B1L14 & (B1L979);


--B1L102 is test:I0|DATAOUT[1]~11467 at LC_X18_Y6_N5
--operation mode is normal

B1L102 = B1L16 & (B1L973) # !B1L16 & B1L982;


--B1_DPCLK_CNT_REG[2][2] is test:I0|DPCLK_CNT_REG[2][2] at LC_X5_Y17_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][2]_carry_eqn = (!B1L370 & B1L372) # (B1L370 & B1L373);
B1_DPCLK_CNT_REG[2][2]_lut_out = B1_DPCLK_CNT_REG[2][2] $ (!B1_DPCLK_CNT_REG[2][2]_carry_eqn);
B1_DPCLK_CNT_REG[2][2] = DFFEAS(B1_DPCLK_CNT_REG[2][2]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L375 is test:I0|DPCLK_CNT_REG[2][2]~3153 at LC_X5_Y17_N6
--operation mode is arithmetic

B1L375_cout_0 = B1_DPCLK_CNT_REG[2][2] & (!B1L372);
B1L375 = CARRY(B1L375_cout_0);

--B1L376 is test:I0|DPCLK_CNT_REG[2][2]~3153COUT1_4356 at LC_X5_Y17_N6
--operation mode is arithmetic

B1L376_cout_1 = B1_DPCLK_CNT_REG[2][2] & (!B1L373);
B1L376 = CARRY(B1L376_cout_1);


--B1L983 is test:I0|Mux~69549 at LC_X14_Y15_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[2]_qfbk = B1_TEST_CTRL_REG[2];
B1L983 = B1L15 & (A1L293 # B1L17) # !B1L15 & (B1_TEST_CTRL_REG[2]_qfbk & !B1L17);

--B1_TEST_CTRL_REG[2] is test:I0|TEST_CTRL_REG[2] at LC_X14_Y15_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[2] = DFFEAS(B1L983, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L47, , , VCC);


--B1_DPCLK_CNT_REG[6][2] is test:I0|DPCLK_CNT_REG[6][2] at LC_X17_Y15_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][2]_carry_eqn = (!B1L722 & B1L724) # (B1L722 & B1L725);
B1_DPCLK_CNT_REG[6][2]_lut_out = B1_DPCLK_CNT_REG[6][2] $ (!B1_DPCLK_CNT_REG[6][2]_carry_eqn);
B1_DPCLK_CNT_REG[6][2] = DFFEAS(B1_DPCLK_CNT_REG[6][2]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L727 is test:I0|DPCLK_CNT_REG[6][2]~3157 at LC_X17_Y15_N6
--operation mode is arithmetic

B1L727_cout_0 = B1_DPCLK_CNT_REG[6][2] & (!B1L724);
B1L727 = CARRY(B1L727_cout_0);

--B1L728 is test:I0|DPCLK_CNT_REG[6][2]~3157COUT1_4500 at LC_X17_Y15_N6
--operation mode is arithmetic

B1L728_cout_1 = B1_DPCLK_CNT_REG[6][2] & (!B1L725);
B1L728 = CARRY(B1L728_cout_1);


--B1L984 is test:I0|Mux~69550 at LC_X11_Y15_N2
--operation mode is normal

B1L984 = B1L983 & (B1_DPCLK_CNT_REG[6][2] # !B1L17) # !B1L983 & B1L17 & (B1_DPCLK_CNT_REG[2][2]);


--B1_DPCLK_CNT_REG[1][2] is test:I0|DPCLK_CNT_REG[1][2] at LC_X1_Y17_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][2]_carry_eqn = (!B1L282 & B1L284) # (B1L282 & B1L285);
B1_DPCLK_CNT_REG[1][2]_lut_out = B1_DPCLK_CNT_REG[1][2] $ (!B1_DPCLK_CNT_REG[1][2]_carry_eqn);
B1_DPCLK_CNT_REG[1][2] = DFFEAS(B1_DPCLK_CNT_REG[1][2]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L287 is test:I0|DPCLK_CNT_REG[1][2]~3161 at LC_X1_Y17_N6
--operation mode is arithmetic

B1L287_cout_0 = B1_DPCLK_CNT_REG[1][2] & (!B1L284);
B1L287 = CARRY(B1L287_cout_0);

--B1L288 is test:I0|DPCLK_CNT_REG[1][2]~3161COUT1_4452 at LC_X1_Y17_N6
--operation mode is arithmetic

B1L288_cout_1 = B1_DPCLK_CNT_REG[1][2] & (!B1L285);
B1L288 = CARRY(B1L288_cout_1);


--B1L985 is test:I0|Mux~69551 at LC_X11_Y10_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[2]_qfbk = B1_MODE_REG[2];
B1L985 = B1L17 & B1L15 # !B1L17 & (B1L15 & (A1L229) # !B1L15 & B1_MODE_REG[2]_qfbk);

--B1_MODE_REG[2] is test:I0|MODE_REG[2] at LC_X11_Y10_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[2] = DFFEAS(B1L985, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L47, , , VCC);


--B1_DPCLK_CNT_REG[5][2] is test:I0|DPCLK_CNT_REG[5][2] at LC_X18_Y14_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][2]_carry_eqn = (!B1L634 & B1L636) # (B1L634 & B1L637);
B1_DPCLK_CNT_REG[5][2]_lut_out = B1_DPCLK_CNT_REG[5][2] $ !B1_DPCLK_CNT_REG[5][2]_carry_eqn;
B1_DPCLK_CNT_REG[5][2] = DFFEAS(B1_DPCLK_CNT_REG[5][2]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L639 is test:I0|DPCLK_CNT_REG[5][2]~3165 at LC_X18_Y14_N6
--operation mode is arithmetic

B1L639_cout_0 = B1_DPCLK_CNT_REG[5][2] & !B1L636;
B1L639 = CARRY(B1L639_cout_0);

--B1L640 is test:I0|DPCLK_CNT_REG[5][2]~3165COUT1_4404 at LC_X18_Y14_N6
--operation mode is arithmetic

B1L640_cout_1 = B1_DPCLK_CNT_REG[5][2] & !B1L637;
B1L640 = CARRY(B1L640_cout_1);


--B1L986 is test:I0|Mux~69552 at LC_X11_Y11_N9
--operation mode is normal

B1L986 = B1L985 & (B1_DPCLK_CNT_REG[5][2] # !B1L17) # !B1L985 & B1_DPCLK_CNT_REG[1][2] & (B1L17);


--B1L105 is test:I0|DATAOUT[3]~11469 at LC_X8_Y8_N9
--operation mode is normal

B1L105 = B1L16 & (B1L13 # B1L15 # B1L17);


--B1_DPCLK_CNT_REG[7][2] is test:I0|DPCLK_CNT_REG[7][2] at LC_X17_Y7_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][2]_carry_eqn = (!B1L810 & B1L812) # (B1L810 & B1L813);
B1_DPCLK_CNT_REG[7][2]_lut_out = B1_DPCLK_CNT_REG[7][2] $ !B1_DPCLK_CNT_REG[7][2]_carry_eqn;
B1_DPCLK_CNT_REG[7][2] = DFFEAS(B1_DPCLK_CNT_REG[7][2]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L815 is test:I0|DPCLK_CNT_REG[7][2]~3169 at LC_X17_Y7_N6
--operation mode is arithmetic

B1L815_cout_0 = B1_DPCLK_CNT_REG[7][2] & !B1L812;
B1L815 = CARRY(B1L815_cout_0);

--B1L816 is test:I0|DPCLK_CNT_REG[7][2]~3169COUT1_4548 at LC_X17_Y7_N6
--operation mode is arithmetic

B1L816_cout_1 = B1_DPCLK_CNT_REG[7][2] & !B1L813;
B1L816 = CARRY(B1L816_cout_1);


--B1L106 is test:I0|DATAOUT[3]~11470 at LC_X13_Y9_N2
--operation mode is normal

B1L106 = B1L17 & (B1L15 # B1L13);


--B1L164 is test:I0|DATAOUT[31]~11471 at LC_X11_Y9_N5
--operation mode is normal

B1L164 = B1L17 & (!B1L13);


--B1_DPCLK_CNT_REG[3][2] is test:I0|DPCLK_CNT_REG[3][2] at LC_X14_Y8_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][2]_carry_eqn = (!B1L458 & B1L460) # (B1L458 & B1L461);
B1_DPCLK_CNT_REG[3][2]_lut_out = B1_DPCLK_CNT_REG[3][2] $ !B1_DPCLK_CNT_REG[3][2]_carry_eqn;
B1_DPCLK_CNT_REG[3][2] = DFFEAS(B1_DPCLK_CNT_REG[3][2]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L463 is test:I0|DPCLK_CNT_REG[3][2]~3173 at LC_X14_Y8_N6
--operation mode is arithmetic

B1L463_cout_0 = B1_DPCLK_CNT_REG[3][2] & !B1L460;
B1L463 = CARRY(B1L463_cout_0);

--B1L464 is test:I0|DPCLK_CNT_REG[3][2]~3173COUT1_4596 at LC_X14_Y8_N6
--operation mode is arithmetic

B1L464_cout_1 = B1_DPCLK_CNT_REG[3][2] & !B1L461;
B1L464 = CARRY(B1L464_cout_1);


--B1L987 is test:I0|Mux~69553 at LC_X12_Y9_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_STAT_REG[2]_qfbk = B1_TEST_STAT_REG[2];
B1L987 = B1L106 & !B1L164 # !B1L106 & (B1L164 & (B1_DPCLK_CNT_REG[3][2]) # !B1L164 & B1_TEST_STAT_REG[2]_qfbk);

--B1_TEST_STAT_REG[2] is test:I0|TEST_STAT_REG[2] at LC_X12_Y9_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_STAT_REG[2] = DFFEAS(B1L987, GLOBAL(SCLK), nLBRES, , , B1_TEST_CTRL_REG[2], , , VCC);


--B1_DPCLK_CNT_REG[4][2] is test:I0|DPCLK_CNT_REG[4][2] at LC_X12_Y8_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][2]_carry_eqn = (!B1L546 & B1L548) # (B1L546 & B1L549);
B1_DPCLK_CNT_REG[4][2]_lut_out = B1_DPCLK_CNT_REG[4][2] $ !B1_DPCLK_CNT_REG[4][2]_carry_eqn;
B1_DPCLK_CNT_REG[4][2] = DFFEAS(B1_DPCLK_CNT_REG[4][2]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L551 is test:I0|DPCLK_CNT_REG[4][2]~3177 at LC_X12_Y8_N6
--operation mode is arithmetic

B1L551_cout_0 = B1_DPCLK_CNT_REG[4][2] & !B1L548;
B1L551 = CARRY(B1L551_cout_0);

--B1L552 is test:I0|DPCLK_CNT_REG[4][2]~3177COUT1_4644 at LC_X12_Y8_N6
--operation mode is arithmetic

B1L552_cout_1 = B1_DPCLK_CNT_REG[4][2] & !B1L549;
B1L552 = CARRY(B1L552_cout_1);


--B1L988 is test:I0|Mux~69554 at LC_X12_Y9_N4
--operation mode is normal

B1L988 = B1L106 & (B1L987 & (B1_DPCLK_CNT_REG[4][2]) # !B1L987 & B1_DPCLK_CNT_REG[7][2]) # !B1L106 & B1L987;


--B1L107 is test:I0|DATAOUT[3]~11472 at LC_X8_Y8_N4
--operation mode is normal

B1L107 = B1L17 # B1L15 # !B1L16;


--B1L989 is test:I0|Mux~69555 at LC_X8_Y9_N4
--operation mode is normal

B1L989 = B1L105 & B1L107 # !B1L105 & (B1L107 & B1L988 # !B1L107 & (OR_DEL[26]));


--B1_SCLK_CNT_REG[2] is test:I0|SCLK_CNT_REG[2] at LC_X9_Y8_N6
--operation mode is arithmetic

B1_SCLK_CNT_REG[2]_carry_eqn = (!B1L1359 & B1L1361) # (B1L1359 & B1L1362);
B1_SCLK_CNT_REG[2]_lut_out = B1_SCLK_CNT_REG[2] $ (!B1_SCLK_CNT_REG[2]_carry_eqn);
B1_SCLK_CNT_REG[2] = DFFEAS(B1_SCLK_CNT_REG[2]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1364 is test:I0|SCLK_CNT_REG[2]~6363 at LC_X9_Y8_N6
--operation mode is arithmetic

B1L1364_cout_0 = B1_SCLK_CNT_REG[2] & (!B1L1361);
B1L1364 = CARRY(B1L1364_cout_0);

--B1L1365 is test:I0|SCLK_CNT_REG[2]~6363COUT1_6510 at LC_X9_Y8_N6
--operation mode is arithmetic

B1L1365_cout_1 = B1_SCLK_CNT_REG[2] & (!B1L1362);
B1L1365 = CARRY(B1L1365_cout_1);


--B1_PDL_DELAY_REG[2] is test:I0|PDL_DELAY_REG[2] at LC_X24_Y7_N9
--operation mode is normal

B1_PDL_DELAY_REG[2]_lut_out = B1_DELAY_CNT[2] & (B1_STATE1.s2pdl # B1_STATE1.s1pdl & B1_PDL_DELAY_REG[2]) # !B1_DELAY_CNT[2] & (B1_STATE1.s1pdl & B1_PDL_DELAY_REG[2]);
B1_PDL_DELAY_REG[2] = DFFEAS(B1_PDL_DELAY_REG[2]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1L990 is test:I0|Mux~69556 at LC_X9_Y10_N0
--operation mode is normal

B1L990 = B1L13 & (B1_SCLK_CNT_REG[2] # B1L14) # !B1L13 & B1_PDL_DELAY_REG[2] & (!B1L14);


--B1_DPCLK_CNT_REG[0][2] is test:I0|DPCLK_CNT_REG[0][2] at LC_X8_Y6_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][2]_carry_eqn = (!B1L194 & B1L196) # (B1L194 & B1L197);
B1_DPCLK_CNT_REG[0][2]_lut_out = B1_DPCLK_CNT_REG[0][2] $ (!B1_DPCLK_CNT_REG[0][2]_carry_eqn);
B1_DPCLK_CNT_REG[0][2] = DFFEAS(B1_DPCLK_CNT_REG[0][2]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L199 is test:I0|DPCLK_CNT_REG[0][2]~3181 at LC_X8_Y6_N6
--operation mode is arithmetic

B1L199_cout_0 = B1_DPCLK_CNT_REG[0][2] & (!B1L196);
B1L199 = CARRY(B1L199_cout_0);

--B1L200 is test:I0|DPCLK_CNT_REG[0][2]~3181COUT1_4308 at LC_X8_Y6_N6
--operation mode is arithmetic

B1L200_cout_1 = B1_DPCLK_CNT_REG[0][2] & (!B1L197);
B1L200 = CARRY(B1L200_cout_1);


--B1L991 is test:I0|Mux~69557 at LC_X9_Y10_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[2]_qfbk = B1_SPARE_CTTM_REG[2];
B1L991 = B1L14 & (B1L990 & B1_DPCLK_CNT_REG[0][2] # !B1L990 & (B1_SPARE_CTTM_REG[2]_qfbk)) # !B1L14 & (B1L990);

--B1_SPARE_CTTM_REG[2] is test:I0|SPARE_CTTM_REG[2] at LC_X9_Y10_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[2] = DFFEAS(B1L991, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L47, , , VCC);


--B1L992 is test:I0|Mux~69558 at LC_X8_Y9_N6
--operation mode is normal

B1L992 = B1L105 & (B1L989 & B1L991 # !B1L989 & (OR_DEL[2])) # !B1L105 & (B1L989);


--B1L1353 is test:I0|RAM_DATA_REG[47]~2769 at LC_X10_Y9_N5
--operation mode is normal

B1L1353 = !B1L16 & !B1L14;


--B1L108 is test:I0|DATAOUT[3]~11473 at LC_X11_Y8_N8
--operation mode is normal

B1L108 = B1L16 & !B1L15 & (B1L14 $ !B1L13) # !B1L16 & B1L14 & (B1L15 # B1L13);


--B1L109 is test:I0|DATAOUT[3]~11474 at LC_X11_Y8_N3
--operation mode is normal

B1L109 = B1L17 & (!B1L1348 & B1L16) # !B1L17 & B1L108;


--B1L110 is test:I0|DATAOUT[3]~11475 at LC_X11_Y8_N9
--operation mode is normal

B1L110 = !B1L18 & !B1L109 & !B1L11 & !B1L12;


--B1L165 is test:I0|DATAOUT[31]~11476 at LC_X10_Y9_N4
--operation mode is normal

B1L165 = B1L110 & (B1L1353 & B1L986 # !B1L1353 & (B1L992)) # !B1L110 & (B1L992);


--B1L111 is test:I0|DATAOUT[3]~11477 at LC_X11_Y8_N5
--operation mode is normal

B1L111 = B1L17 & (B1L16 # B1L15 & B1L13);


--B1L166 is test:I0|DATAOUT[31]~11479 at LC_X11_Y4_N4
--operation mode is normal

B1L166 = B1L1592 & B1L110;


--B1_DPCLK_CNT_REG[2][3] is test:I0|DPCLK_CNT_REG[2][3] at LC_X5_Y17_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][3]_carry_eqn = (!B1L370 & B1L375) # (B1L370 & B1L376);
B1_DPCLK_CNT_REG[2][3]_lut_out = B1_DPCLK_CNT_REG[2][3] $ B1_DPCLK_CNT_REG[2][3]_carry_eqn;
B1_DPCLK_CNT_REG[2][3] = DFFEAS(B1_DPCLK_CNT_REG[2][3]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L378 is test:I0|DPCLK_CNT_REG[2][3]~3185 at LC_X5_Y17_N7
--operation mode is arithmetic

B1L378_cout_0 = !B1L375 # !B1_DPCLK_CNT_REG[2][3];
B1L378 = CARRY(B1L378_cout_0);

--B1L379 is test:I0|DPCLK_CNT_REG[2][3]~3185COUT1_4358 at LC_X5_Y17_N7
--operation mode is arithmetic

B1L379_cout_1 = !B1L376 # !B1_DPCLK_CNT_REG[2][3];
B1L379 = CARRY(B1L379_cout_1);


--B1L993 is test:I0|Mux~69559 at LC_X13_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[3]_qfbk = B1_TEST_CTRL_REG[3];
B1L993 = B1L17 & B1L15 # !B1L17 & (B1L15 & (A1L295) # !B1L15 & B1_TEST_CTRL_REG[3]_qfbk);

--B1_TEST_CTRL_REG[3] is test:I0|TEST_CTRL_REG[3] at LC_X13_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[3] = DFFEAS(B1L993, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L49, , , VCC);


--B1_DPCLK_CNT_REG[6][3] is test:I0|DPCLK_CNT_REG[6][3] at LC_X17_Y15_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][3]_carry_eqn = (!B1L722 & B1L727) # (B1L722 & B1L728);
B1_DPCLK_CNT_REG[6][3]_lut_out = B1_DPCLK_CNT_REG[6][3] $ (B1_DPCLK_CNT_REG[6][3]_carry_eqn);
B1_DPCLK_CNT_REG[6][3] = DFFEAS(B1_DPCLK_CNT_REG[6][3]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L730 is test:I0|DPCLK_CNT_REG[6][3]~3189 at LC_X17_Y15_N7
--operation mode is arithmetic

B1L730_cout_0 = !B1L727 # !B1_DPCLK_CNT_REG[6][3];
B1L730 = CARRY(B1L730_cout_0);

--B1L731 is test:I0|DPCLK_CNT_REG[6][3]~3189COUT1_4502 at LC_X17_Y15_N7
--operation mode is arithmetic

B1L731_cout_1 = !B1L728 # !B1_DPCLK_CNT_REG[6][3];
B1L731 = CARRY(B1L731_cout_1);


--B1L994 is test:I0|Mux~69560 at LC_X13_Y15_N6
--operation mode is normal

B1L994 = B1L17 & (B1L993 & B1_DPCLK_CNT_REG[6][3] # !B1L993 & (B1_DPCLK_CNT_REG[2][3])) # !B1L17 & B1L993;


--B1_DPCLK_CNT_REG[1][3] is test:I0|DPCLK_CNT_REG[1][3] at LC_X1_Y17_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][3]_carry_eqn = (!B1L282 & B1L287) # (B1L282 & B1L288);
B1_DPCLK_CNT_REG[1][3]_lut_out = B1_DPCLK_CNT_REG[1][3] $ (B1_DPCLK_CNT_REG[1][3]_carry_eqn);
B1_DPCLK_CNT_REG[1][3] = DFFEAS(B1_DPCLK_CNT_REG[1][3]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L290 is test:I0|DPCLK_CNT_REG[1][3]~3193 at LC_X1_Y17_N7
--operation mode is arithmetic

B1L290_cout_0 = !B1L287 # !B1_DPCLK_CNT_REG[1][3];
B1L290 = CARRY(B1L290_cout_0);

--B1L291 is test:I0|DPCLK_CNT_REG[1][3]~3193COUT1_4454 at LC_X1_Y17_N7
--operation mode is arithmetic

B1L291_cout_1 = !B1L288 # !B1_DPCLK_CNT_REG[1][3];
B1L291 = CARRY(B1L291_cout_1);


--B1L995 is test:I0|Mux~69561 at LC_X11_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[3]_qfbk = B1_MODE_REG[3];
B1L995 = B1L17 & B1L15 # !B1L17 & (B1L15 & (A1L231) # !B1L15 & B1_MODE_REG[3]_qfbk);

--B1_MODE_REG[3] is test:I0|MODE_REG[3] at LC_X11_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[3] = DFFEAS(B1L995, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L49, , , VCC);


--B1_DPCLK_CNT_REG[5][3] is test:I0|DPCLK_CNT_REG[5][3] at LC_X18_Y14_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][3]_carry_eqn = (!B1L634 & B1L639) # (B1L634 & B1L640);
B1_DPCLK_CNT_REG[5][3]_lut_out = B1_DPCLK_CNT_REG[5][3] $ (B1_DPCLK_CNT_REG[5][3]_carry_eqn);
B1_DPCLK_CNT_REG[5][3] = DFFEAS(B1_DPCLK_CNT_REG[5][3]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L642 is test:I0|DPCLK_CNT_REG[5][3]~3197 at LC_X18_Y14_N7
--operation mode is arithmetic

B1L642_cout_0 = !B1L639 # !B1_DPCLK_CNT_REG[5][3];
B1L642 = CARRY(B1L642_cout_0);

--B1L643 is test:I0|DPCLK_CNT_REG[5][3]~3197COUT1_4406 at LC_X18_Y14_N7
--operation mode is arithmetic

B1L643_cout_1 = !B1L640 # !B1_DPCLK_CNT_REG[5][3];
B1L643 = CARRY(B1L643_cout_1);


--B1L996 is test:I0|Mux~69562 at LC_X10_Y14_N9
--operation mode is normal

B1L996 = B1L17 & (B1L995 & (B1_DPCLK_CNT_REG[5][3]) # !B1L995 & B1_DPCLK_CNT_REG[1][3]) # !B1L17 & B1L995;


--B1_DPCLK_CNT_REG[7][3] is test:I0|DPCLK_CNT_REG[7][3] at LC_X17_Y7_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][3]_carry_eqn = (!B1L810 & B1L815) # (B1L810 & B1L816);
B1_DPCLK_CNT_REG[7][3]_lut_out = B1_DPCLK_CNT_REG[7][3] $ (B1_DPCLK_CNT_REG[7][3]_carry_eqn);
B1_DPCLK_CNT_REG[7][3] = DFFEAS(B1_DPCLK_CNT_REG[7][3]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L818 is test:I0|DPCLK_CNT_REG[7][3]~3201 at LC_X17_Y7_N7
--operation mode is arithmetic

B1L818_cout_0 = !B1L815 # !B1_DPCLK_CNT_REG[7][3];
B1L818 = CARRY(B1L818_cout_0);

--B1L819 is test:I0|DPCLK_CNT_REG[7][3]~3201COUT1_4550 at LC_X17_Y7_N7
--operation mode is arithmetic

B1L819_cout_1 = !B1L816 # !B1_DPCLK_CNT_REG[7][3];
B1L819 = CARRY(B1L819_cout_1);


--B1_DPCLK_CNT_REG[3][3] is test:I0|DPCLK_CNT_REG[3][3] at LC_X14_Y8_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][3]_carry_eqn = (!B1L458 & B1L463) # (B1L458 & B1L464);
B1_DPCLK_CNT_REG[3][3]_lut_out = B1_DPCLK_CNT_REG[3][3] $ B1_DPCLK_CNT_REG[3][3]_carry_eqn;
B1_DPCLK_CNT_REG[3][3] = DFFEAS(B1_DPCLK_CNT_REG[3][3]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L466 is test:I0|DPCLK_CNT_REG[3][3]~3205 at LC_X14_Y8_N7
--operation mode is arithmetic

B1L466_cout_0 = !B1L463 # !B1_DPCLK_CNT_REG[3][3];
B1L466 = CARRY(B1L466_cout_0);

--B1L467 is test:I0|DPCLK_CNT_REG[3][3]~3205COUT1_4598 at LC_X14_Y8_N7
--operation mode is arithmetic

B1L467_cout_1 = !B1L464 # !B1_DPCLK_CNT_REG[3][3];
B1L467 = CARRY(B1L467_cout_1);


--B1L997 is test:I0|Mux~69563 at LC_X12_Y9_N5
--operation mode is normal

B1L997 = B1L164 & (B1L106 & B1_DPCLK_CNT_REG[7][3] # !B1L106 & (B1_DPCLK_CNT_REG[3][3])) # !B1L164 & (B1L106);


--B1_DPCLK_CNT_REG[4][3] is test:I0|DPCLK_CNT_REG[4][3] at LC_X12_Y8_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][3]_carry_eqn = (!B1L546 & B1L551) # (B1L546 & B1L552);
B1_DPCLK_CNT_REG[4][3]_lut_out = B1_DPCLK_CNT_REG[4][3] $ B1_DPCLK_CNT_REG[4][3]_carry_eqn;
B1_DPCLK_CNT_REG[4][3] = DFFEAS(B1_DPCLK_CNT_REG[4][3]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L554 is test:I0|DPCLK_CNT_REG[4][3]~3209 at LC_X12_Y8_N7
--operation mode is arithmetic

B1L554_cout_0 = !B1L551 # !B1_DPCLK_CNT_REG[4][3];
B1L554 = CARRY(B1L554_cout_0);

--B1L555 is test:I0|DPCLK_CNT_REG[4][3]~3209COUT1_4646 at LC_X12_Y8_N7
--operation mode is arithmetic

B1L555_cout_1 = !B1L552 # !B1_DPCLK_CNT_REG[4][3];
B1L555 = CARRY(B1L555_cout_1);


--B1L998 is test:I0|Mux~69564 at LC_X12_Y9_N6
--operation mode is normal

B1L998 = B1L997 & (B1L164 # B1_DPCLK_CNT_REG[4][3]) # !B1L997 & A1L110 & !B1L164;


--B1L999 is test:I0|Mux~69565 at LC_X8_Y9_N5
--operation mode is normal

B1L999 = B1L105 & (B1L107 # OR_DEL[3]) # !B1L105 & !B1L107 & (OR_DEL[27]);


--B1_SCLK_CNT_REG[3] is test:I0|SCLK_CNT_REG[3] at LC_X9_Y8_N7
--operation mode is arithmetic

B1_SCLK_CNT_REG[3]_carry_eqn = (!B1L1359 & B1L1364) # (B1L1359 & B1L1365);
B1_SCLK_CNT_REG[3]_lut_out = B1_SCLK_CNT_REG[3] $ (B1_SCLK_CNT_REG[3]_carry_eqn);
B1_SCLK_CNT_REG[3] = DFFEAS(B1_SCLK_CNT_REG[3]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1367 is test:I0|SCLK_CNT_REG[3]~6367 at LC_X9_Y8_N7
--operation mode is arithmetic

B1L1367_cout_0 = !B1L1364 # !B1_SCLK_CNT_REG[3];
B1L1367 = CARRY(B1L1367_cout_0);

--B1L1368 is test:I0|SCLK_CNT_REG[3]~6367COUT1_6512 at LC_X9_Y8_N7
--operation mode is arithmetic

B1L1368_cout_1 = !B1L1365 # !B1_SCLK_CNT_REG[3];
B1L1368 = CARRY(B1L1368_cout_1);


--B1_PDL_DELAY_REG[3] is test:I0|PDL_DELAY_REG[3] at LC_X22_Y7_N2
--operation mode is normal

B1_PDL_DELAY_REG[3]_lut_out = B1_DELAY_CNT[3] & (B1_STATE1.s2pdl # B1_STATE1.s1pdl & B1_PDL_DELAY_REG[3]) # !B1_DELAY_CNT[3] & (B1_STATE1.s1pdl & B1_PDL_DELAY_REG[3]);
B1_PDL_DELAY_REG[3] = DFFEAS(B1_PDL_DELAY_REG[3]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1L1000 is test:I0|Mux~69566 at LC_X9_Y10_N5
--operation mode is normal

B1L1000 = B1L14 & (B1L13) # !B1L14 & (B1L13 & B1_SCLK_CNT_REG[3] # !B1L13 & (B1_PDL_DELAY_REG[3]));


--B1_DPCLK_CNT_REG[0][3] is test:I0|DPCLK_CNT_REG[0][3] at LC_X8_Y6_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][3]_carry_eqn = (!B1L194 & B1L199) # (B1L194 & B1L200);
B1_DPCLK_CNT_REG[0][3]_lut_out = B1_DPCLK_CNT_REG[0][3] $ B1_DPCLK_CNT_REG[0][3]_carry_eqn;
B1_DPCLK_CNT_REG[0][3] = DFFEAS(B1_DPCLK_CNT_REG[0][3]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L202 is test:I0|DPCLK_CNT_REG[0][3]~3213 at LC_X8_Y6_N7
--operation mode is arithmetic

B1L202_cout_0 = !B1L199 # !B1_DPCLK_CNT_REG[0][3];
B1L202 = CARRY(B1L202_cout_0);

--B1L203 is test:I0|DPCLK_CNT_REG[0][3]~3213COUT1_4310 at LC_X8_Y6_N7
--operation mode is arithmetic

B1L203_cout_1 = !B1L200 # !B1_DPCLK_CNT_REG[0][3];
B1L203 = CARRY(B1L203_cout_1);


--B1L1001 is test:I0|Mux~69567 at LC_X9_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[3]_qfbk = B1_SPARE_CTTM_REG[3];
B1L1001 = B1L1000 & (B1_DPCLK_CNT_REG[0][3] # !B1L14) # !B1L1000 & (B1_SPARE_CTTM_REG[3]_qfbk & B1L14);

--B1_SPARE_CTTM_REG[3] is test:I0|SPARE_CTTM_REG[3] at LC_X9_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[3] = DFFEAS(B1L1001, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L49, , , VCC);


--B1L1002 is test:I0|Mux~69568 at LC_X8_Y9_N2
--operation mode is normal

B1L1002 = B1L999 & (B1L1001 # !B1L107) # !B1L999 & (B1L998 & B1L107);


--B1L167 is test:I0|DATAOUT[31]~11480 at LC_X10_Y9_N6
--operation mode is normal

B1L167 = B1L110 & (B1L1353 & B1L996 # !B1L1353 & (B1L1002)) # !B1L110 & (B1L1002);


--B1_DPCLK_CNT_REG[7][4] is test:I0|DPCLK_CNT_REG[7][4] at LC_X17_Y7_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][4]_carry_eqn = (!B1L810 & B1L818) # (B1L810 & B1L819);
B1_DPCLK_CNT_REG[7][4]_lut_out = B1_DPCLK_CNT_REG[7][4] $ !B1_DPCLK_CNT_REG[7][4]_carry_eqn;
B1_DPCLK_CNT_REG[7][4] = DFFEAS(B1_DPCLK_CNT_REG[7][4]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L821 is test:I0|DPCLK_CNT_REG[7][4]~3217 at LC_X17_Y7_N8
--operation mode is arithmetic

B1L821_cout_0 = B1_DPCLK_CNT_REG[7][4] & !B1L818;
B1L821 = CARRY(B1L821_cout_0);

--B1L822 is test:I0|DPCLK_CNT_REG[7][4]~3217COUT1_4552 at LC_X17_Y7_N8
--operation mode is arithmetic

B1L822_cout_1 = B1_DPCLK_CNT_REG[7][4] & !B1L819;
B1L822 = CARRY(B1L822_cout_1);


--B1L117 is test:I0|DATAOUT[7]~11482 at LC_X18_Y8_N4
--operation mode is normal

B1L117 = B1L13 # B1L16 # !B1L17 # !B1L14;


--B1L118 is test:I0|DATAOUT[7]~11483 at LC_X18_Y8_N3
--operation mode is normal

B1L118 = B1L117 & B1L14 # !B1L117 & (B1L15);


--B1L119 is test:I0|DATAOUT[7]~11484 at LC_X18_Y9_N4
--operation mode is normal

B1L119 = B1L13 & B1L16 & !B1L17;


--B1_PDL_DELAY_REG[4] is test:I0|PDL_DELAY_REG[4] at LC_X22_Y7_N9
--operation mode is normal

B1_PDL_DELAY_REG[4]_lut_out = B1_PDL_DELAY_REG[4] & (B1_STATE1.s1pdl # B1_STATE1.s2pdl & B1_DELAY_CNT[4]) # !B1_PDL_DELAY_REG[4] & B1_STATE1.s2pdl & (B1_DELAY_CNT[4]);
B1_PDL_DELAY_REG[4] = DFFEAS(B1_PDL_DELAY_REG[4]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1L120 is test:I0|DATAOUT[7]~11485 at LC_X18_Y9_N5
--operation mode is normal

B1L120 = B1L16 & (B1L15 # B1L17 # !B1L13);


--B1_DPCLK_CNT_REG[1][4] is test:I0|DPCLK_CNT_REG[1][4] at LC_X1_Y17_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][4]_carry_eqn = (!B1L282 & B1L290) # (B1L282 & B1L291);
B1_DPCLK_CNT_REG[1][4]_lut_out = B1_DPCLK_CNT_REG[1][4] $ !B1_DPCLK_CNT_REG[1][4]_carry_eqn;
B1_DPCLK_CNT_REG[1][4] = DFFEAS(B1_DPCLK_CNT_REG[1][4]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L293 is test:I0|DPCLK_CNT_REG[1][4]~3221 at LC_X1_Y17_N8
--operation mode is arithmetic

B1L293_cout_0 = B1_DPCLK_CNT_REG[1][4] & !B1L290;
B1L293 = CARRY(B1L293_cout_0);

--B1L294 is test:I0|DPCLK_CNT_REG[1][4]~3221COUT1_4456 at LC_X1_Y17_N8
--operation mode is arithmetic

B1L294_cout_1 = B1_DPCLK_CNT_REG[1][4] & !B1L291;
B1L294 = CARRY(B1L294_cout_1);


--B1L1003 is test:I0|Mux~69569 at LC_X18_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[4]_qfbk = B1_MODE_REG[4];
B1L1003 = B1L15 & (A1L233 # B1L17) # !B1L15 & (B1_MODE_REG[4]_qfbk & !B1L17);

--B1_MODE_REG[4] is test:I0|MODE_REG[4] at LC_X18_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[4] = DFFEAS(B1L1003, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L51, , , VCC);


--B1_DPCLK_CNT_REG[5][4] is test:I0|DPCLK_CNT_REG[5][4] at LC_X18_Y14_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][4]_carry_eqn = (!B1L634 & B1L642) # (B1L634 & B1L643);
B1_DPCLK_CNT_REG[5][4]_lut_out = B1_DPCLK_CNT_REG[5][4] $ !B1_DPCLK_CNT_REG[5][4]_carry_eqn;
B1_DPCLK_CNT_REG[5][4] = DFFEAS(B1_DPCLK_CNT_REG[5][4]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L645 is test:I0|DPCLK_CNT_REG[5][4]~3225 at LC_X18_Y14_N8
--operation mode is arithmetic

B1L645_cout_0 = B1_DPCLK_CNT_REG[5][4] & !B1L642;
B1L645 = CARRY(B1L645_cout_0);

--B1L646 is test:I0|DPCLK_CNT_REG[5][4]~3225COUT1_4408 at LC_X18_Y14_N8
--operation mode is arithmetic

B1L646_cout_1 = B1_DPCLK_CNT_REG[5][4] & !B1L643;
B1L646 = CARRY(B1L646_cout_1);


--B1L1004 is test:I0|Mux~69570 at LC_X18_Y10_N6
--operation mode is normal

B1L1004 = B1L17 & (B1L1003 & B1_DPCLK_CNT_REG[5][4] # !B1L1003 & (B1_DPCLK_CNT_REG[1][4])) # !B1L17 & (B1L1003);


--B1L1005 is test:I0|Mux~69571 at LC_X17_Y8_N4
--operation mode is normal

B1L1005 = B1L120 & (B1L119 # B1_PDL_DELAY_REG[4]) # !B1L120 & !B1L119 & (B1L1004);


--B1_SCLK_CNT_REG[4] is test:I0|SCLK_CNT_REG[4] at LC_X9_Y8_N8
--operation mode is arithmetic

B1_SCLK_CNT_REG[4]_carry_eqn = (!B1L1359 & B1L1367) # (B1L1359 & B1L1368);
B1_SCLK_CNT_REG[4]_lut_out = B1_SCLK_CNT_REG[4] $ !B1_SCLK_CNT_REG[4]_carry_eqn;
B1_SCLK_CNT_REG[4] = DFFEAS(B1_SCLK_CNT_REG[4]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1370 is test:I0|SCLK_CNT_REG[4]~6371 at LC_X9_Y8_N8
--operation mode is arithmetic

B1L1370_cout_0 = B1_SCLK_CNT_REG[4] & !B1L1367;
B1L1370 = CARRY(B1L1370_cout_0);

--B1L1371 is test:I0|SCLK_CNT_REG[4]~6371COUT1_6514 at LC_X9_Y8_N8
--operation mode is arithmetic

B1L1371_cout_1 = B1_SCLK_CNT_REG[4] & !B1L1368;
B1L1371 = CARRY(B1L1371_cout_1);


--B1L1006 is test:I0|Mux~69572 at LC_X17_Y8_N6
--operation mode is normal

B1L1006 = B1L1005 & (B1_SCLK_CNT_REG[4] # !B1L119) # !B1L1005 & (B1L119 & OR_DEL[4]);


--B1_DPCLK_CNT_REG[3][4] is test:I0|DPCLK_CNT_REG[3][4] at LC_X14_Y8_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][4]_carry_eqn = (!B1L458 & B1L466) # (B1L458 & B1L467);
B1_DPCLK_CNT_REG[3][4]_lut_out = B1_DPCLK_CNT_REG[3][4] $ !B1_DPCLK_CNT_REG[3][4]_carry_eqn;
B1_DPCLK_CNT_REG[3][4] = DFFEAS(B1_DPCLK_CNT_REG[3][4]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L469 is test:I0|DPCLK_CNT_REG[3][4]~3229 at LC_X14_Y8_N8
--operation mode is arithmetic

B1L469_cout_0 = B1_DPCLK_CNT_REG[3][4] & !B1L466;
B1L469 = CARRY(B1L469_cout_0);

--B1L470 is test:I0|DPCLK_CNT_REG[3][4]~3229COUT1_4600 at LC_X14_Y8_N8
--operation mode is arithmetic

B1L470_cout_1 = B1_DPCLK_CNT_REG[3][4] & !B1L467;
B1L470 = CARRY(B1L470_cout_1);


--B1L1007 is test:I0|Mux~69573 at LC_X19_Y8_N5
--operation mode is normal

B1L1007 = B1L117 & (B1L118 # B1L1006) # !B1L117 & !B1L118 & (B1_DPCLK_CNT_REG[3][4]);


--B1L121 is test:I0|DATAOUT[7]~11486 at LC_X8_Y8_N6
--operation mode is normal

B1L121 = B1L16 & (B1L13 # B1L15);


--B1_DPCLK_CNT_REG[4][4] is test:I0|DPCLK_CNT_REG[4][4] at LC_X12_Y8_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][4]_carry_eqn = (!B1L546 & B1L554) # (B1L546 & B1L555);
B1_DPCLK_CNT_REG[4][4]_lut_out = B1_DPCLK_CNT_REG[4][4] $ !B1_DPCLK_CNT_REG[4][4]_carry_eqn;
B1_DPCLK_CNT_REG[4][4] = DFFEAS(B1_DPCLK_CNT_REG[4][4]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L557 is test:I0|DPCLK_CNT_REG[4][4]~3233 at LC_X12_Y8_N8
--operation mode is arithmetic

B1L557_cout_0 = B1_DPCLK_CNT_REG[4][4] & !B1L554;
B1L557 = CARRY(B1L557_cout_0);

--B1L558 is test:I0|DPCLK_CNT_REG[4][4]~3233COUT1_4648 at LC_X12_Y8_N8
--operation mode is arithmetic

B1L558_cout_1 = B1_DPCLK_CNT_REG[4][4] & !B1L555;
B1L558 = CARRY(B1L558_cout_1);


--B1L122 is test:I0|DATAOUT[7]~11487 at LC_X8_Y8_N2
--operation mode is normal

B1L122 = B1L13 # !B1L16;


--B1L1008 is test:I0|Mux~69574 at LC_X8_Y8_N7
--operation mode is normal

B1L1008 = B1L122 & (B1_DPCLK_CNT_REG[4][4] # B1L121) # !B1L122 & (!B1L121 & OR_DEL[28]);


--B1_DPCLK_CNT_REG[0][4] is test:I0|DPCLK_CNT_REG[0][4] at LC_X8_Y6_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][4]_carry_eqn = (!B1L194 & B1L202) # (B1L194 & B1L203);
B1_DPCLK_CNT_REG[0][4]_lut_out = B1_DPCLK_CNT_REG[0][4] $ !B1_DPCLK_CNT_REG[0][4]_carry_eqn;
B1_DPCLK_CNT_REG[0][4] = DFFEAS(B1_DPCLK_CNT_REG[0][4]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L205 is test:I0|DPCLK_CNT_REG[0][4]~3237 at LC_X8_Y6_N8
--operation mode is arithmetic

B1L205_cout_0 = B1_DPCLK_CNT_REG[0][4] & !B1L202;
B1L205 = CARRY(B1L205_cout_0);

--B1L206 is test:I0|DPCLK_CNT_REG[0][4]~3237COUT1_4312 at LC_X8_Y6_N8
--operation mode is arithmetic

B1L206_cout_1 = B1_DPCLK_CNT_REG[0][4] & !B1L203;
B1L206 = CARRY(B1L206_cout_1);


--B1L1009 is test:I0|Mux~69575 at LC_X8_Y8_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[4]_qfbk = B1_SPARE_CTTM_REG[4];
B1L1009 = B1L121 & (B1L1008 & B1_DPCLK_CNT_REG[0][4] # !B1L1008 & (B1_SPARE_CTTM_REG[4]_qfbk)) # !B1L121 & (B1L1008);

--B1_SPARE_CTTM_REG[4] is test:I0|SPARE_CTTM_REG[4] at LC_X8_Y8_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[4] = DFFEAS(B1L1009, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L51, , , VCC);


--B1L1010 is test:I0|Mux~69576 at LC_X19_Y8_N8
--operation mode is normal

B1L1010 = B1L118 & (B1L1007 & (B1L1009) # !B1L1007 & B1_DPCLK_CNT_REG[7][4]) # !B1L118 & (B1L1007);


--B1L123 is test:I0|DATAOUT[7]~11488 at LC_X18_Y8_N7
--operation mode is normal

B1L123 = !B1L16 & (B1L15 # !B1L17);


--B1L124 is test:I0|DATAOUT[7]~11489 at LC_X18_Y8_N8
--operation mode is normal

B1L124 = B1L118 & (B1L123) # !B1L118 & B1L17 & B1L120;


--B1L168 is test:I0|DATAOUT[31]~11490 at LC_X18_Y8_N6
--operation mode is normal

B1L168 = B1L1353 & !B1L13 & (!B1L117 # !B1L124) # !B1L1353 & (!B1L117 # !B1L124);


--B1_DPCLK_CNT_REG[2][4] is test:I0|DPCLK_CNT_REG[2][4] at LC_X5_Y17_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][4]_carry_eqn = (!B1L370 & B1L378) # (B1L370 & B1L379);
B1_DPCLK_CNT_REG[2][4]_lut_out = B1_DPCLK_CNT_REG[2][4] $ !B1_DPCLK_CNT_REG[2][4]_carry_eqn;
B1_DPCLK_CNT_REG[2][4] = DFFEAS(B1_DPCLK_CNT_REG[2][4]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L381 is test:I0|DPCLK_CNT_REG[2][4]~3241 at LC_X5_Y17_N8
--operation mode is arithmetic

B1L381_cout_0 = B1_DPCLK_CNT_REG[2][4] & !B1L378;
B1L381 = CARRY(B1L381_cout_0);

--B1L382 is test:I0|DPCLK_CNT_REG[2][4]~3241COUT1_4360 at LC_X5_Y17_N8
--operation mode is arithmetic

B1L382_cout_1 = B1_DPCLK_CNT_REG[2][4] & !B1L379;
B1L382 = CARRY(B1L382_cout_1);


--B1L1011 is test:I0|Mux~69577 at LC_X20_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[4]_qfbk = B1_TEST_CTRL_REG[4];
B1L1011 = B1L17 & B1L15 # !B1L17 & (B1L15 & (A1L297) # !B1L15 & B1_TEST_CTRL_REG[4]_qfbk);

--B1_TEST_CTRL_REG[4] is test:I0|TEST_CTRL_REG[4] at LC_X20_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[4] = DFFEAS(B1L1011, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L51, , , VCC);


--B1_DPCLK_CNT_REG[6][4] is test:I0|DPCLK_CNT_REG[6][4] at LC_X17_Y15_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][4]_carry_eqn = (!B1L722 & B1L730) # (B1L722 & B1L731);
B1_DPCLK_CNT_REG[6][4]_lut_out = B1_DPCLK_CNT_REG[6][4] $ !B1_DPCLK_CNT_REG[6][4]_carry_eqn;
B1_DPCLK_CNT_REG[6][4] = DFFEAS(B1_DPCLK_CNT_REG[6][4]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L733 is test:I0|DPCLK_CNT_REG[6][4]~3245 at LC_X17_Y15_N8
--operation mode is arithmetic

B1L733_cout_0 = B1_DPCLK_CNT_REG[6][4] & !B1L730;
B1L733 = CARRY(B1L733_cout_0);

--B1L734 is test:I0|DPCLK_CNT_REG[6][4]~3245COUT1_4504 at LC_X17_Y15_N8
--operation mode is arithmetic

B1L734_cout_1 = B1_DPCLK_CNT_REG[6][4] & !B1L731;
B1L734 = CARRY(B1L734_cout_1);


--B1L1012 is test:I0|Mux~69578 at LC_X19_Y15_N5
--operation mode is normal

B1L1012 = B1L1011 & (B1_DPCLK_CNT_REG[6][4] # !B1L17) # !B1L1011 & (B1_DPCLK_CNT_REG[2][4] & B1L17);


--B1L169 is test:I0|DATAOUT[31]~11492 at LC_X18_Y8_N9
--operation mode is normal

B1L169 = B1L13 # B1L15;


--B1L170 is test:I0|DATAOUT[31]~11493 at LC_X18_Y7_N8
--operation mode is normal

B1L170 = B1L16 & (B1L17 $ (!B1L169 & !B1L14)) # !B1L16 & !B1L17 & B1L169 & B1L14;


--B1L171 is test:I0|DATAOUT[31]~11494 at LC_X18_Y7_N5
--operation mode is normal

B1L171 = B1L14 & B1L16 & !B1L17;


--B1L172 is test:I0|DATAOUT[31]~11495 at LC_X18_Y7_N0
--operation mode is normal

B1L172 = B1L100 & (B1L170 & (B1L171) # !B1L170 & (!B1L171 # !B1L949));


--B1_PDL_DELAY_REG[5] is test:I0|PDL_DELAY_REG[5] at LC_X21_Y7_N6
--operation mode is normal

B1_PDL_DELAY_REG[5]_lut_out = B1_PDL_DELAY_REG[5] & (B1_STATE1.s1pdl # B1_DELAY_CNT[5] & B1_STATE1.s2pdl) # !B1_PDL_DELAY_REG[5] & B1_DELAY_CNT[5] & (B1_STATE1.s2pdl);
B1_PDL_DELAY_REG[5] = DFFEAS(B1_PDL_DELAY_REG[5]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1_DPCLK_CNT_REG[1][5] is test:I0|DPCLK_CNT_REG[1][5] at LC_X1_Y17_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][5]_carry_eqn = (!B1L282 & B1L293) # (B1L282 & B1L294);
B1_DPCLK_CNT_REG[1][5]_lut_out = B1_DPCLK_CNT_REG[1][5] $ B1_DPCLK_CNT_REG[1][5]_carry_eqn;
B1_DPCLK_CNT_REG[1][5] = DFFEAS(B1_DPCLK_CNT_REG[1][5]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L296 is test:I0|DPCLK_CNT_REG[1][5]~3249 at LC_X1_Y17_N9
--operation mode is arithmetic

B1L296 = CARRY(!B1L294 # !B1_DPCLK_CNT_REG[1][5]);


--B1L1013 is test:I0|Mux~69579 at LC_X20_Y9_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[5]_qfbk = B1_MODE_REG[5];
B1L1013 = B1L15 & (B1L17 # A1L235) # !B1L15 & !B1L17 & B1_MODE_REG[5]_qfbk;

--B1_MODE_REG[5] is test:I0|MODE_REG[5] at LC_X20_Y9_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[5] = DFFEAS(B1L1013, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L53, , , VCC);


--B1_DPCLK_CNT_REG[5][5] is test:I0|DPCLK_CNT_REG[5][5] at LC_X18_Y14_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][5]_carry_eqn = (!B1L634 & B1L645) # (B1L634 & B1L646);
B1_DPCLK_CNT_REG[5][5]_lut_out = B1_DPCLK_CNT_REG[5][5] $ B1_DPCLK_CNT_REG[5][5]_carry_eqn;
B1_DPCLK_CNT_REG[5][5] = DFFEAS(B1_DPCLK_CNT_REG[5][5]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L648 is test:I0|DPCLK_CNT_REG[5][5]~3253 at LC_X18_Y14_N9
--operation mode is arithmetic

B1L648 = CARRY(!B1L646 # !B1_DPCLK_CNT_REG[5][5]);


--B1L1014 is test:I0|Mux~69580 at LC_X18_Y9_N8
--operation mode is normal

B1L1014 = B1L1013 & (B1_DPCLK_CNT_REG[5][5] # !B1L17) # !B1L1013 & (B1_DPCLK_CNT_REG[1][5] & B1L17);


--B1L1015 is test:I0|Mux~69581 at LC_X18_Y9_N6
--operation mode is normal

B1L1015 = B1L119 & (OR_DEL[5] # B1L120) # !B1L119 & (B1L1014 & !B1L120);


--B1_SCLK_CNT_REG[5] is test:I0|SCLK_CNT_REG[5] at LC_X9_Y8_N9
--operation mode is arithmetic

B1_SCLK_CNT_REG[5]_carry_eqn = (!B1L1359 & B1L1370) # (B1L1359 & B1L1371);
B1_SCLK_CNT_REG[5]_lut_out = B1_SCLK_CNT_REG[5] $ B1_SCLK_CNT_REG[5]_carry_eqn;
B1_SCLK_CNT_REG[5] = DFFEAS(B1_SCLK_CNT_REG[5]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1373 is test:I0|SCLK_CNT_REG[5]~6375 at LC_X9_Y8_N9
--operation mode is arithmetic

B1L1373 = CARRY(!B1L1371 # !B1_SCLK_CNT_REG[5]);


--B1L1016 is test:I0|Mux~69582 at LC_X20_Y8_N4
--operation mode is normal

B1L1016 = B1L1015 & (B1_SCLK_CNT_REG[5] # !B1L120) # !B1L1015 & B1_PDL_DELAY_REG[5] & B1L120;


--B1_DPCLK_CNT_REG[7][5] is test:I0|DPCLK_CNT_REG[7][5] at LC_X17_Y7_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][5]_carry_eqn = (!B1L810 & B1L821) # (B1L810 & B1L822);
B1_DPCLK_CNT_REG[7][5]_lut_out = B1_DPCLK_CNT_REG[7][5] $ B1_DPCLK_CNT_REG[7][5]_carry_eqn;
B1_DPCLK_CNT_REG[7][5] = DFFEAS(B1_DPCLK_CNT_REG[7][5]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L824 is test:I0|DPCLK_CNT_REG[7][5]~3257 at LC_X17_Y7_N9
--operation mode is arithmetic

B1L824 = CARRY(!B1L822 # !B1_DPCLK_CNT_REG[7][5]);


--B1_DPCLK_CNT_REG[3][5] is test:I0|DPCLK_CNT_REG[3][5] at LC_X14_Y8_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][5]_carry_eqn = (!B1L458 & B1L469) # (B1L458 & B1L470);
B1_DPCLK_CNT_REG[3][5]_lut_out = B1_DPCLK_CNT_REG[3][5] $ (B1_DPCLK_CNT_REG[3][5]_carry_eqn);
B1_DPCLK_CNT_REG[3][5] = DFFEAS(B1_DPCLK_CNT_REG[3][5]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L472 is test:I0|DPCLK_CNT_REG[3][5]~3261 at LC_X14_Y8_N9
--operation mode is arithmetic

B1L472 = CARRY(!B1L470 # !B1_DPCLK_CNT_REG[3][5]);


--B1L1017 is test:I0|Mux~69583 at LC_X18_Y8_N5
--operation mode is normal

B1L1017 = B1L117 & (B1L118) # !B1L117 & (B1L118 & (B1_DPCLK_CNT_REG[7][5]) # !B1L118 & B1_DPCLK_CNT_REG[3][5]);


--B1_DPCLK_CNT_REG[4][5] is test:I0|DPCLK_CNT_REG[4][5] at LC_X12_Y8_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][5]_carry_eqn = (!B1L546 & B1L557) # (B1L546 & B1L558);
B1_DPCLK_CNT_REG[4][5]_lut_out = B1_DPCLK_CNT_REG[4][5] $ (B1_DPCLK_CNT_REG[4][5]_carry_eqn);
B1_DPCLK_CNT_REG[4][5] = DFFEAS(B1_DPCLK_CNT_REG[4][5]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L560 is test:I0|DPCLK_CNT_REG[4][5]~3265 at LC_X12_Y8_N9
--operation mode is arithmetic

B1L560 = CARRY(!B1L558 # !B1_DPCLK_CNT_REG[4][5]);


--B1L1018 is test:I0|Mux~69584 at LC_X8_Y8_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[5]_qfbk = B1_SPARE_CTTM_REG[5];
B1L1018 = B1L121 & (B1L122 # B1_SPARE_CTTM_REG[5]_qfbk) # !B1L121 & !B1L122 & (OR_DEL[29]);

--B1_SPARE_CTTM_REG[5] is test:I0|SPARE_CTTM_REG[5] at LC_X8_Y8_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[5] = DFFEAS(B1L1018, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L53, , , VCC);


--B1_DPCLK_CNT_REG[0][5] is test:I0|DPCLK_CNT_REG[0][5] at LC_X8_Y6_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][5]_carry_eqn = (!B1L194 & B1L205) # (B1L194 & B1L206);
B1_DPCLK_CNT_REG[0][5]_lut_out = B1_DPCLK_CNT_REG[0][5] $ (B1_DPCLK_CNT_REG[0][5]_carry_eqn);
B1_DPCLK_CNT_REG[0][5] = DFFEAS(B1_DPCLK_CNT_REG[0][5]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L208 is test:I0|DPCLK_CNT_REG[0][5]~3269 at LC_X8_Y6_N9
--operation mode is arithmetic

B1L208 = CARRY(!B1L206 # !B1_DPCLK_CNT_REG[0][5]);


--B1L1019 is test:I0|Mux~69585 at LC_X9_Y8_N2
--operation mode is normal

B1L1019 = B1L122 & (B1L1018 & B1_DPCLK_CNT_REG[0][5] # !B1L1018 & (B1_DPCLK_CNT_REG[4][5])) # !B1L122 & (B1L1018);


--B1L1020 is test:I0|Mux~69586 at LC_X20_Y8_N6
--operation mode is normal

B1L1020 = B1L117 & (B1L1017 & B1L1019 # !B1L1017 & (B1L1016)) # !B1L117 & (B1L1017);


--B1_DPCLK_CNT_REG[2][5] is test:I0|DPCLK_CNT_REG[2][5] at LC_X5_Y17_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][5]_carry_eqn = (!B1L370 & B1L381) # (B1L370 & B1L382);
B1_DPCLK_CNT_REG[2][5]_lut_out = B1_DPCLK_CNT_REG[2][5] $ B1_DPCLK_CNT_REG[2][5]_carry_eqn;
B1_DPCLK_CNT_REG[2][5] = DFFEAS(B1_DPCLK_CNT_REG[2][5]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L384 is test:I0|DPCLK_CNT_REG[2][5]~3273 at LC_X5_Y17_N9
--operation mode is arithmetic

B1L384 = CARRY(!B1L382 # !B1_DPCLK_CNT_REG[2][5]);


--B1L1021 is test:I0|Mux~69587 at LC_X20_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[5]_qfbk = B1_TEST_CTRL_REG[5];
B1L1021 = B1L17 & B1L15 # !B1L17 & (B1L15 & (A1L299) # !B1L15 & B1_TEST_CTRL_REG[5]_qfbk);

--B1_TEST_CTRL_REG[5] is test:I0|TEST_CTRL_REG[5] at LC_X20_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[5] = DFFEAS(B1L1021, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L53, , , VCC);


--B1_DPCLK_CNT_REG[6][5] is test:I0|DPCLK_CNT_REG[6][5] at LC_X17_Y15_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][5]_carry_eqn = (!B1L722 & B1L733) # (B1L722 & B1L734);
B1_DPCLK_CNT_REG[6][5]_lut_out = B1_DPCLK_CNT_REG[6][5] $ B1_DPCLK_CNT_REG[6][5]_carry_eqn;
B1_DPCLK_CNT_REG[6][5] = DFFEAS(B1_DPCLK_CNT_REG[6][5]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L736 is test:I0|DPCLK_CNT_REG[6][5]~3277 at LC_X17_Y15_N9
--operation mode is arithmetic

B1L736 = CARRY(!B1L734 # !B1_DPCLK_CNT_REG[6][5]);


--B1L1022 is test:I0|Mux~69588 at LC_X19_Y15_N2
--operation mode is normal

B1L1022 = B1L1021 & (B1_DPCLK_CNT_REG[6][5] # !B1L17) # !B1L1021 & B1_DPCLK_CNT_REG[2][5] & (B1L17);


--B1_DPCLK_CNT_REG[7][6] is test:I0|DPCLK_CNT_REG[7][6] at LC_X17_Y6_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][6]_carry_eqn = B1L824;
B1_DPCLK_CNT_REG[7][6]_lut_out = B1_DPCLK_CNT_REG[7][6] $ !B1_DPCLK_CNT_REG[7][6]_carry_eqn;
B1_DPCLK_CNT_REG[7][6] = DFFEAS(B1_DPCLK_CNT_REG[7][6]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L826 is test:I0|DPCLK_CNT_REG[7][6]~3281 at LC_X17_Y6_N0
--operation mode is arithmetic

B1L826_cout_0 = B1_DPCLK_CNT_REG[7][6] & !B1L824;
B1L826 = CARRY(B1L826_cout_0);

--B1L827 is test:I0|DPCLK_CNT_REG[7][6]~3281COUT1_4554 at LC_X17_Y6_N0
--operation mode is arithmetic

B1L827_cout_1 = B1_DPCLK_CNT_REG[7][6] & !B1L824;
B1L827 = CARRY(B1L827_cout_1);


--B1_PDL_DELAY_REG[6] is test:I0|PDL_DELAY_REG[6] at LC_X24_Y7_N5
--operation mode is normal

B1_PDL_DELAY_REG[6]_lut_out = B1_PDL_DELAY_REG[6] & (B1_STATE1.s1pdl # B1_STATE1.s2pdl & B1_DELAY_CNT[6]) # !B1_PDL_DELAY_REG[6] & B1_STATE1.s2pdl & (B1_DELAY_CNT[6]);
B1_PDL_DELAY_REG[6] = DFFEAS(B1_PDL_DELAY_REG[6]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1_DPCLK_CNT_REG[1][6] is test:I0|DPCLK_CNT_REG[1][6] at LC_X1_Y16_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][6]_carry_eqn = B1L296;
B1_DPCLK_CNT_REG[1][6]_lut_out = B1_DPCLK_CNT_REG[1][6] $ !B1_DPCLK_CNT_REG[1][6]_carry_eqn;
B1_DPCLK_CNT_REG[1][6] = DFFEAS(B1_DPCLK_CNT_REG[1][6]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L298 is test:I0|DPCLK_CNT_REG[1][6]~3285 at LC_X1_Y16_N0
--operation mode is arithmetic

B1L298_cout_0 = B1_DPCLK_CNT_REG[1][6] & !B1L296;
B1L298 = CARRY(B1L298_cout_0);

--B1L299 is test:I0|DPCLK_CNT_REG[1][6]~3285COUT1_4458 at LC_X1_Y16_N0
--operation mode is arithmetic

B1L299_cout_1 = B1_DPCLK_CNT_REG[1][6] & !B1L296;
B1L299 = CARRY(B1L299_cout_1);


--B1L1023 is test:I0|Mux~69589 at LC_X19_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[6]_qfbk = B1_MODE_REG[6];
B1L1023 = B1L17 & (B1L15) # !B1L17 & (B1L15 & A1L237 # !B1L15 & (B1_MODE_REG[6]_qfbk));

--B1_MODE_REG[6] is test:I0|MODE_REG[6] at LC_X19_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[6] = DFFEAS(B1L1023, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L55, , , VCC);


--B1_DPCLK_CNT_REG[5][6] is test:I0|DPCLK_CNT_REG[5][6] at LC_X18_Y13_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][6]_carry_eqn = B1L648;
B1_DPCLK_CNT_REG[5][6]_lut_out = B1_DPCLK_CNT_REG[5][6] $ !B1_DPCLK_CNT_REG[5][6]_carry_eqn;
B1_DPCLK_CNT_REG[5][6] = DFFEAS(B1_DPCLK_CNT_REG[5][6]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L650 is test:I0|DPCLK_CNT_REG[5][6]~3289 at LC_X18_Y13_N0
--operation mode is arithmetic

B1L650_cout_0 = B1_DPCLK_CNT_REG[5][6] & !B1L648;
B1L650 = CARRY(B1L650_cout_0);

--B1L651 is test:I0|DPCLK_CNT_REG[5][6]~3289COUT1_4410 at LC_X18_Y13_N0
--operation mode is arithmetic

B1L651_cout_1 = B1_DPCLK_CNT_REG[5][6] & !B1L648;
B1L651 = CARRY(B1L651_cout_1);


--B1L1024 is test:I0|Mux~69590 at LC_X19_Y11_N4
--operation mode is normal

B1L1024 = B1L17 & (B1L1023 & B1_DPCLK_CNT_REG[5][6] # !B1L1023 & (B1_DPCLK_CNT_REG[1][6])) # !B1L17 & B1L1023;


--B1L1025 is test:I0|Mux~69591 at LC_X19_Y9_N8
--operation mode is normal

B1L1025 = B1L120 & (B1_PDL_DELAY_REG[6] # B1L119) # !B1L120 & B1L1024 & (!B1L119);


--B1_SCLK_CNT_REG[6] is test:I0|SCLK_CNT_REG[6] at LC_X9_Y7_N0
--operation mode is arithmetic

B1_SCLK_CNT_REG[6]_carry_eqn = B1L1373;
B1_SCLK_CNT_REG[6]_lut_out = B1_SCLK_CNT_REG[6] $ !B1_SCLK_CNT_REG[6]_carry_eqn;
B1_SCLK_CNT_REG[6] = DFFEAS(B1_SCLK_CNT_REG[6]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1375 is test:I0|SCLK_CNT_REG[6]~6379 at LC_X9_Y7_N0
--operation mode is arithmetic

B1L1375_cout_0 = B1_SCLK_CNT_REG[6] & !B1L1373;
B1L1375 = CARRY(B1L1375_cout_0);

--B1L1376 is test:I0|SCLK_CNT_REG[6]~6379COUT1_6516 at LC_X9_Y7_N0
--operation mode is arithmetic

B1L1376_cout_1 = B1_SCLK_CNT_REG[6] & !B1L1373;
B1L1376 = CARRY(B1L1376_cout_1);


--B1L1026 is test:I0|Mux~69592 at LC_X19_Y9_N4
--operation mode is normal

B1L1026 = B1L119 & (B1L1025 & B1_SCLK_CNT_REG[6] # !B1L1025 & (OR_DEL[6])) # !B1L119 & (B1L1025);


--B1_DPCLK_CNT_REG[3][6] is test:I0|DPCLK_CNT_REG[3][6] at LC_X14_Y7_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][6]_carry_eqn = B1L472;
B1_DPCLK_CNT_REG[3][6]_lut_out = B1_DPCLK_CNT_REG[3][6] $ !B1_DPCLK_CNT_REG[3][6]_carry_eqn;
B1_DPCLK_CNT_REG[3][6] = DFFEAS(B1_DPCLK_CNT_REG[3][6]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L474 is test:I0|DPCLK_CNT_REG[3][6]~3293 at LC_X14_Y7_N0
--operation mode is arithmetic

B1L474_cout_0 = B1_DPCLK_CNT_REG[3][6] & !B1L472;
B1L474 = CARRY(B1L474_cout_0);

--B1L475 is test:I0|DPCLK_CNT_REG[3][6]~3293COUT1_4602 at LC_X14_Y7_N0
--operation mode is arithmetic

B1L475_cout_1 = B1_DPCLK_CNT_REG[3][6] & !B1L472;
B1L475 = CARRY(B1L475_cout_1);


--B1L1027 is test:I0|Mux~69593 at LC_X19_Y7_N5
--operation mode is normal

B1L1027 = B1L117 & (B1L118 # B1L1026) # !B1L117 & !B1L118 & (B1_DPCLK_CNT_REG[3][6]);


--B1_DPCLK_CNT_REG[4][6] is test:I0|DPCLK_CNT_REG[4][6] at LC_X12_Y7_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][6]_carry_eqn = B1L560;
B1_DPCLK_CNT_REG[4][6]_lut_out = B1_DPCLK_CNT_REG[4][6] $ !B1_DPCLK_CNT_REG[4][6]_carry_eqn;
B1_DPCLK_CNT_REG[4][6] = DFFEAS(B1_DPCLK_CNT_REG[4][6]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L562 is test:I0|DPCLK_CNT_REG[4][6]~3297 at LC_X12_Y7_N0
--operation mode is arithmetic

B1L562_cout_0 = B1_DPCLK_CNT_REG[4][6] & !B1L560;
B1L562 = CARRY(B1L562_cout_0);

--B1L563 is test:I0|DPCLK_CNT_REG[4][6]~3297COUT1_4650 at LC_X12_Y7_N0
--operation mode is arithmetic

B1L563_cout_1 = B1_DPCLK_CNT_REG[4][6] & !B1L560;
B1L563 = CARRY(B1L563_cout_1);


--B1L1028 is test:I0|Mux~69594 at LC_X7_Y7_N5
--operation mode is normal

B1L1028 = B1L121 & (B1L122) # !B1L121 & (B1L122 & (B1_DPCLK_CNT_REG[4][6]) # !B1L122 & OR_DEL[30]);


--B1_DPCLK_CNT_REG[0][6] is test:I0|DPCLK_CNT_REG[0][6] at LC_X8_Y5_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][6]_carry_eqn = B1L208;
B1_DPCLK_CNT_REG[0][6]_lut_out = B1_DPCLK_CNT_REG[0][6] $ !B1_DPCLK_CNT_REG[0][6]_carry_eqn;
B1_DPCLK_CNT_REG[0][6] = DFFEAS(B1_DPCLK_CNT_REG[0][6]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L210 is test:I0|DPCLK_CNT_REG[0][6]~3301 at LC_X8_Y5_N0
--operation mode is arithmetic

B1L210_cout_0 = B1_DPCLK_CNT_REG[0][6] & !B1L208;
B1L210 = CARRY(B1L210_cout_0);

--B1L211 is test:I0|DPCLK_CNT_REG[0][6]~3301COUT1_4314 at LC_X8_Y5_N0
--operation mode is arithmetic

B1L211_cout_1 = B1_DPCLK_CNT_REG[0][6] & !B1L208;
B1L211 = CARRY(B1L211_cout_1);


--B1L1029 is test:I0|Mux~69595 at LC_X7_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[6]_qfbk = B1_SPARE_CTTM_REG[6];
B1L1029 = B1L121 & (B1L1028 & B1_DPCLK_CNT_REG[0][6] # !B1L1028 & (B1_SPARE_CTTM_REG[6]_qfbk)) # !B1L121 & (B1L1028);

--B1_SPARE_CTTM_REG[6] is test:I0|SPARE_CTTM_REG[6] at LC_X7_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[6] = DFFEAS(B1L1029, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L55, , , VCC);


--B1L1030 is test:I0|Mux~69596 at LC_X19_Y7_N3
--operation mode is normal

B1L1030 = B1L1027 & (B1L1029 # !B1L118) # !B1L1027 & B1_DPCLK_CNT_REG[7][6] & B1L118;


--B1_DPCLK_CNT_REG[2][6] is test:I0|DPCLK_CNT_REG[2][6] at LC_X5_Y16_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][6]_carry_eqn = B1L384;
B1_DPCLK_CNT_REG[2][6]_lut_out = B1_DPCLK_CNT_REG[2][6] $ !B1_DPCLK_CNT_REG[2][6]_carry_eqn;
B1_DPCLK_CNT_REG[2][6] = DFFEAS(B1_DPCLK_CNT_REG[2][6]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L386 is test:I0|DPCLK_CNT_REG[2][6]~3305 at LC_X5_Y16_N0
--operation mode is arithmetic

B1L386_cout_0 = B1_DPCLK_CNT_REG[2][6] & !B1L384;
B1L386 = CARRY(B1L386_cout_0);

--B1L387 is test:I0|DPCLK_CNT_REG[2][6]~3305COUT1_4362 at LC_X5_Y16_N0
--operation mode is arithmetic

B1L387_cout_1 = B1_DPCLK_CNT_REG[2][6] & !B1L384;
B1L387 = CARRY(B1L387_cout_1);


--B1L1031 is test:I0|Mux~69597 at LC_X18_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[6]_qfbk = B1_TEST_CTRL_REG[6];
B1L1031 = B1L17 & (B1L15) # !B1L17 & (B1L15 & A1L301 # !B1L15 & (B1_TEST_CTRL_REG[6]_qfbk));

--B1_TEST_CTRL_REG[6] is test:I0|TEST_CTRL_REG[6] at LC_X18_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[6] = DFFEAS(B1L1031, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L55, , , VCC);


--B1_DPCLK_CNT_REG[6][6] is test:I0|DPCLK_CNT_REG[6][6] at LC_X17_Y14_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][6]_carry_eqn = B1L736;
B1_DPCLK_CNT_REG[6][6]_lut_out = B1_DPCLK_CNT_REG[6][6] $ !B1_DPCLK_CNT_REG[6][6]_carry_eqn;
B1_DPCLK_CNT_REG[6][6] = DFFEAS(B1_DPCLK_CNT_REG[6][6]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L738 is test:I0|DPCLK_CNT_REG[6][6]~3309 at LC_X17_Y14_N0
--operation mode is arithmetic

B1L738_cout_0 = B1_DPCLK_CNT_REG[6][6] & !B1L736;
B1L738 = CARRY(B1L738_cout_0);

--B1L739 is test:I0|DPCLK_CNT_REG[6][6]~3309COUT1_4506 at LC_X17_Y14_N0
--operation mode is arithmetic

B1L739_cout_1 = B1_DPCLK_CNT_REG[6][6] & !B1L736;
B1L739 = CARRY(B1L739_cout_1);


--B1L1032 is test:I0|Mux~69598 at LC_X18_Y15_N6
--operation mode is normal

B1L1032 = B1L17 & (B1L1031 & (B1_DPCLK_CNT_REG[6][6]) # !B1L1031 & B1_DPCLK_CNT_REG[2][6]) # !B1L17 & B1L1031;


--B1_PDL_DELAY_REG[7] is test:I0|PDL_DELAY_REG[7] at LC_X21_Y7_N9
--operation mode is normal

B1_PDL_DELAY_REG[7]_lut_out = B1_DELAY_CNT[7] & (B1_STATE1.s2pdl # B1_STATE1.s1pdl & B1_PDL_DELAY_REG[7]) # !B1_DELAY_CNT[7] & (B1_STATE1.s1pdl & B1_PDL_DELAY_REG[7]);
B1_PDL_DELAY_REG[7] = DFFEAS(B1_PDL_DELAY_REG[7]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1_DPCLK_CNT_REG[1][7] is test:I0|DPCLK_CNT_REG[1][7] at LC_X1_Y16_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][7]_carry_eqn = (!B1L296 & B1L298) # (B1L296 & B1L299);
B1_DPCLK_CNT_REG[1][7]_lut_out = B1_DPCLK_CNT_REG[1][7] $ B1_DPCLK_CNT_REG[1][7]_carry_eqn;
B1_DPCLK_CNT_REG[1][7] = DFFEAS(B1_DPCLK_CNT_REG[1][7]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L301 is test:I0|DPCLK_CNT_REG[1][7]~3313 at LC_X1_Y16_N1
--operation mode is arithmetic

B1L301_cout_0 = !B1L298 # !B1_DPCLK_CNT_REG[1][7];
B1L301 = CARRY(B1L301_cout_0);

--B1L302 is test:I0|DPCLK_CNT_REG[1][7]~3313COUT1_4460 at LC_X1_Y16_N1
--operation mode is arithmetic

B1L302_cout_1 = !B1L299 # !B1_DPCLK_CNT_REG[1][7];
B1L302 = CARRY(B1L302_cout_1);


--B1L1033 is test:I0|Mux~69599 at LC_X12_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[7]_qfbk = B1_MODE_REG[7];
B1L1033 = B1L15 & B1L17 # !B1L15 & (B1L17 & (B1_DPCLK_CNT_REG[1][7]) # !B1L17 & B1_MODE_REG[7]_qfbk);

--B1_MODE_REG[7] is test:I0|MODE_REG[7] at LC_X12_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[7] = DFFEAS(B1L1033, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L57, , , VCC);


--B1_DPCLK_CNT_REG[5][7] is test:I0|DPCLK_CNT_REG[5][7] at LC_X18_Y13_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][7]_carry_eqn = (!B1L648 & B1L650) # (B1L648 & B1L651);
B1_DPCLK_CNT_REG[5][7]_lut_out = B1_DPCLK_CNT_REG[5][7] $ B1_DPCLK_CNT_REG[5][7]_carry_eqn;
B1_DPCLK_CNT_REG[5][7] = DFFEAS(B1_DPCLK_CNT_REG[5][7]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L653 is test:I0|DPCLK_CNT_REG[5][7]~3317 at LC_X18_Y13_N1
--operation mode is arithmetic

B1L653_cout_0 = !B1L650 # !B1_DPCLK_CNT_REG[5][7];
B1L653 = CARRY(B1L653_cout_0);

--B1L654 is test:I0|DPCLK_CNT_REG[5][7]~3317COUT1_4412 at LC_X18_Y13_N1
--operation mode is arithmetic

B1L654_cout_1 = !B1L651 # !B1_DPCLK_CNT_REG[5][7];
B1L654 = CARRY(B1L654_cout_1);


--B1L1034 is test:I0|Mux~69600 at LC_X18_Y11_N6
--operation mode is normal

B1L1034 = B1L1033 & (B1_DPCLK_CNT_REG[5][7] # !B1L15) # !B1L1033 & (A1L239 & B1L15);


--B1L1035 is test:I0|Mux~69601 at LC_X17_Y8_N5
--operation mode is normal

B1L1035 = B1L120 & (B1L119) # !B1L120 & (B1L119 & (OR_DEL[7]) # !B1L119 & B1L1034);


--B1_SCLK_CNT_REG[7] is test:I0|SCLK_CNT_REG[7] at LC_X9_Y7_N1
--operation mode is arithmetic

B1_SCLK_CNT_REG[7]_carry_eqn = (!B1L1373 & B1L1375) # (B1L1373 & B1L1376);
B1_SCLK_CNT_REG[7]_lut_out = B1_SCLK_CNT_REG[7] $ B1_SCLK_CNT_REG[7]_carry_eqn;
B1_SCLK_CNT_REG[7] = DFFEAS(B1_SCLK_CNT_REG[7]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1378 is test:I0|SCLK_CNT_REG[7]~6383 at LC_X9_Y7_N1
--operation mode is arithmetic

B1L1378_cout_0 = !B1L1375 # !B1_SCLK_CNT_REG[7];
B1L1378 = CARRY(B1L1378_cout_0);

--B1L1379 is test:I0|SCLK_CNT_REG[7]~6383COUT1_6518 at LC_X9_Y7_N1
--operation mode is arithmetic

B1L1379_cout_1 = !B1L1376 # !B1_SCLK_CNT_REG[7];
B1L1379 = CARRY(B1L1379_cout_1);


--B1L1036 is test:I0|Mux~69602 at LC_X17_Y8_N8
--operation mode is normal

B1L1036 = B1L120 & (B1L1035 & B1_SCLK_CNT_REG[7] # !B1L1035 & (B1_PDL_DELAY_REG[7])) # !B1L120 & B1L1035;


--B1_DPCLK_CNT_REG[7][7] is test:I0|DPCLK_CNT_REG[7][7] at LC_X17_Y6_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][7]_carry_eqn = (!B1L824 & B1L826) # (B1L824 & B1L827);
B1_DPCLK_CNT_REG[7][7]_lut_out = B1_DPCLK_CNT_REG[7][7] $ B1_DPCLK_CNT_REG[7][7]_carry_eqn;
B1_DPCLK_CNT_REG[7][7] = DFFEAS(B1_DPCLK_CNT_REG[7][7]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L829 is test:I0|DPCLK_CNT_REG[7][7]~3321 at LC_X17_Y6_N1
--operation mode is arithmetic

B1L829_cout_0 = !B1L826 # !B1_DPCLK_CNT_REG[7][7];
B1L829 = CARRY(B1L829_cout_0);

--B1L830 is test:I0|DPCLK_CNT_REG[7][7]~3321COUT1_4556 at LC_X17_Y6_N1
--operation mode is arithmetic

B1L830_cout_1 = !B1L827 # !B1_DPCLK_CNT_REG[7][7];
B1L830 = CARRY(B1L830_cout_1);


--B1_DPCLK_CNT_REG[3][7] is test:I0|DPCLK_CNT_REG[3][7] at LC_X14_Y7_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][7]_carry_eqn = (!B1L472 & B1L474) # (B1L472 & B1L475);
B1_DPCLK_CNT_REG[3][7]_lut_out = B1_DPCLK_CNT_REG[3][7] $ B1_DPCLK_CNT_REG[3][7]_carry_eqn;
B1_DPCLK_CNT_REG[3][7] = DFFEAS(B1_DPCLK_CNT_REG[3][7]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L477 is test:I0|DPCLK_CNT_REG[3][7]~3325 at LC_X14_Y7_N1
--operation mode is arithmetic

B1L477_cout_0 = !B1L474 # !B1_DPCLK_CNT_REG[3][7];
B1L477 = CARRY(B1L477_cout_0);

--B1L478 is test:I0|DPCLK_CNT_REG[3][7]~3325COUT1_4604 at LC_X14_Y7_N1
--operation mode is arithmetic

B1L478_cout_1 = !B1L475 # !B1_DPCLK_CNT_REG[3][7];
B1L478 = CARRY(B1L478_cout_1);


--B1L1037 is test:I0|Mux~69603 at LC_X20_Y7_N8
--operation mode is normal

B1L1037 = B1L117 & B1L118 # !B1L117 & (B1L118 & (B1_DPCLK_CNT_REG[7][7]) # !B1L118 & B1_DPCLK_CNT_REG[3][7]);


--B1_DPCLK_CNT_REG[4][7] is test:I0|DPCLK_CNT_REG[4][7] at LC_X12_Y7_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][7]_carry_eqn = (!B1L560 & B1L562) # (B1L560 & B1L563);
B1_DPCLK_CNT_REG[4][7]_lut_out = B1_DPCLK_CNT_REG[4][7] $ B1_DPCLK_CNT_REG[4][7]_carry_eqn;
B1_DPCLK_CNT_REG[4][7] = DFFEAS(B1_DPCLK_CNT_REG[4][7]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L565 is test:I0|DPCLK_CNT_REG[4][7]~3329 at LC_X12_Y7_N1
--operation mode is arithmetic

B1L565_cout_0 = !B1L562 # !B1_DPCLK_CNT_REG[4][7];
B1L565 = CARRY(B1L565_cout_0);

--B1L566 is test:I0|DPCLK_CNT_REG[4][7]~3329COUT1_4652 at LC_X12_Y7_N1
--operation mode is arithmetic

B1L566_cout_1 = !B1L563 # !B1_DPCLK_CNT_REG[4][7];
B1L566 = CARRY(B1L566_cout_1);


--B1L1038 is test:I0|Mux~69604 at LC_X7_Y7_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[7]_qfbk = B1_SPARE_CTTM_REG[7];
B1L1038 = B1L121 & (B1_SPARE_CTTM_REG[7]_qfbk # B1L122) # !B1L121 & OR_DEL[31] & (!B1L122);

--B1_SPARE_CTTM_REG[7] is test:I0|SPARE_CTTM_REG[7] at LC_X7_Y7_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[7] = DFFEAS(B1L1038, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L57, , , VCC);


--B1_DPCLK_CNT_REG[0][7] is test:I0|DPCLK_CNT_REG[0][7] at LC_X8_Y5_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][7]_carry_eqn = (!B1L208 & B1L210) # (B1L208 & B1L211);
B1_DPCLK_CNT_REG[0][7]_lut_out = B1_DPCLK_CNT_REG[0][7] $ B1_DPCLK_CNT_REG[0][7]_carry_eqn;
B1_DPCLK_CNT_REG[0][7] = DFFEAS(B1_DPCLK_CNT_REG[0][7]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L213 is test:I0|DPCLK_CNT_REG[0][7]~3333 at LC_X8_Y5_N1
--operation mode is arithmetic

B1L213_cout_0 = !B1L210 # !B1_DPCLK_CNT_REG[0][7];
B1L213 = CARRY(B1L213_cout_0);

--B1L214 is test:I0|DPCLK_CNT_REG[0][7]~3333COUT1_4316 at LC_X8_Y5_N1
--operation mode is arithmetic

B1L214_cout_1 = !B1L211 # !B1_DPCLK_CNT_REG[0][7];
B1L214 = CARRY(B1L214_cout_1);


--B1L1039 is test:I0|Mux~69605 at LC_X7_Y7_N6
--operation mode is normal

B1L1039 = B1L1038 & (B1_DPCLK_CNT_REG[0][7] # !B1L122) # !B1L1038 & B1_DPCLK_CNT_REG[4][7] & (B1L122);


--B1L1040 is test:I0|Mux~69606 at LC_X20_Y7_N6
--operation mode is normal

B1L1040 = B1L1037 & (B1L1039 # !B1L117) # !B1L1037 & (B1L1036 & B1L117);


--B1_DPCLK_CNT_REG[2][7] is test:I0|DPCLK_CNT_REG[2][7] at LC_X5_Y16_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][7]_carry_eqn = (!B1L384 & B1L386) # (B1L384 & B1L387);
B1_DPCLK_CNT_REG[2][7]_lut_out = B1_DPCLK_CNT_REG[2][7] $ B1_DPCLK_CNT_REG[2][7]_carry_eqn;
B1_DPCLK_CNT_REG[2][7] = DFFEAS(B1_DPCLK_CNT_REG[2][7]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L389 is test:I0|DPCLK_CNT_REG[2][7]~3337 at LC_X5_Y16_N1
--operation mode is arithmetic

B1L389_cout_0 = !B1L386 # !B1_DPCLK_CNT_REG[2][7];
B1L389 = CARRY(B1L389_cout_0);

--B1L390 is test:I0|DPCLK_CNT_REG[2][7]~3337COUT1_4364 at LC_X5_Y16_N1
--operation mode is arithmetic

B1L390_cout_1 = !B1L387 # !B1_DPCLK_CNT_REG[2][7];
B1L390 = CARRY(B1L390_cout_1);


--B1L1041 is test:I0|Mux~69607 at LC_X20_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[7]_qfbk = B1_TEST_CTRL_REG[7];
B1L1041 = B1L17 & B1L15 # !B1L17 & (B1L15 & (A1L303) # !B1L15 & B1_TEST_CTRL_REG[7]_qfbk);

--B1_TEST_CTRL_REG[7] is test:I0|TEST_CTRL_REG[7] at LC_X20_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[7] = DFFEAS(B1L1041, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L57, , , VCC);


--B1_DPCLK_CNT_REG[6][7] is test:I0|DPCLK_CNT_REG[6][7] at LC_X17_Y14_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][7]_carry_eqn = (!B1L736 & B1L738) # (B1L736 & B1L739);
B1_DPCLK_CNT_REG[6][7]_lut_out = B1_DPCLK_CNT_REG[6][7] $ B1_DPCLK_CNT_REG[6][7]_carry_eqn;
B1_DPCLK_CNT_REG[6][7] = DFFEAS(B1_DPCLK_CNT_REG[6][7]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L741 is test:I0|DPCLK_CNT_REG[6][7]~3341 at LC_X17_Y14_N1
--operation mode is arithmetic

B1L741_cout_0 = !B1L738 # !B1_DPCLK_CNT_REG[6][7];
B1L741 = CARRY(B1L741_cout_0);

--B1L742 is test:I0|DPCLK_CNT_REG[6][7]~3341COUT1_4508 at LC_X17_Y14_N1
--operation mode is arithmetic

B1L742_cout_1 = !B1L739 # !B1_DPCLK_CNT_REG[6][7];
B1L742 = CARRY(B1L742_cout_1);


--B1L1042 is test:I0|Mux~69608 at LC_X19_Y15_N9
--operation mode is normal

B1L1042 = B1L1041 & (B1_DPCLK_CNT_REG[6][7] # !B1L17) # !B1L1041 & B1L17 & B1_DPCLK_CNT_REG[2][7];


--B1_DPCLK_CNT_REG[2][8] is test:I0|DPCLK_CNT_REG[2][8] at LC_X5_Y16_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][8]_carry_eqn = (!B1L384 & B1L389) # (B1L384 & B1L390);
B1_DPCLK_CNT_REG[2][8]_lut_out = B1_DPCLK_CNT_REG[2][8] $ !B1_DPCLK_CNT_REG[2][8]_carry_eqn;
B1_DPCLK_CNT_REG[2][8] = DFFEAS(B1_DPCLK_CNT_REG[2][8]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L392 is test:I0|DPCLK_CNT_REG[2][8]~3345 at LC_X5_Y16_N2
--operation mode is arithmetic

B1L392_cout_0 = B1_DPCLK_CNT_REG[2][8] & !B1L389;
B1L392 = CARRY(B1L392_cout_0);

--B1L393 is test:I0|DPCLK_CNT_REG[2][8]~3345COUT1_4366 at LC_X5_Y16_N2
--operation mode is arithmetic

B1L393_cout_1 = B1_DPCLK_CNT_REG[2][8] & !B1L390;
B1L393 = CARRY(B1L393_cout_1);


--B1L1043 is test:I0|Mux~69609 at LC_X19_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[8]_qfbk = B1_TEST_CTRL_REG[8];
B1L1043 = B1L15 & (A1L305 # B1L17) # !B1L15 & (B1_TEST_CTRL_REG[8]_qfbk & !B1L17);

--B1_TEST_CTRL_REG[8] is test:I0|TEST_CTRL_REG[8] at LC_X19_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[8] = DFFEAS(B1L1043, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L59, , , VCC);


--B1_DPCLK_CNT_REG[6][8] is test:I0|DPCLK_CNT_REG[6][8] at LC_X17_Y14_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][8]_carry_eqn = (!B1L736 & B1L741) # (B1L736 & B1L742);
B1_DPCLK_CNT_REG[6][8]_lut_out = B1_DPCLK_CNT_REG[6][8] $ !B1_DPCLK_CNT_REG[6][8]_carry_eqn;
B1_DPCLK_CNT_REG[6][8] = DFFEAS(B1_DPCLK_CNT_REG[6][8]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L744 is test:I0|DPCLK_CNT_REG[6][8]~3349 at LC_X17_Y14_N2
--operation mode is arithmetic

B1L744_cout_0 = B1_DPCLK_CNT_REG[6][8] & !B1L741;
B1L744 = CARRY(B1L744_cout_0);

--B1L745 is test:I0|DPCLK_CNT_REG[6][8]~3349COUT1_4510 at LC_X17_Y14_N2
--operation mode is arithmetic

B1L745_cout_1 = B1_DPCLK_CNT_REG[6][8] & !B1L742;
B1L745 = CARRY(B1L745_cout_1);


--B1L1044 is test:I0|Mux~69610 at LC_X13_Y14_N2
--operation mode is normal

B1L1044 = B1L1043 & (B1_DPCLK_CNT_REG[6][8] # !B1L17) # !B1L1043 & B1_DPCLK_CNT_REG[2][8] & (B1L17);


--B1L133 is test:I0|DATAOUT[15]~11499 at LC_X13_Y6_N5
--operation mode is normal

B1L133 = B1L13 & (B1L16 & !B1L15 # !B1L16 & (!B1L14));


--B1L134 is test:I0|DATAOUT[15]~11500 at LC_X10_Y8_N2
--operation mode is normal

B1L134 = B1L15 & (B1L14 # !B1L13);


--B1_SCLK_CNT_REG[8] is test:I0|SCLK_CNT_REG[8] at LC_X9_Y7_N2
--operation mode is arithmetic

B1_SCLK_CNT_REG[8]_carry_eqn = (!B1L1373 & B1L1378) # (B1L1373 & B1L1379);
B1_SCLK_CNT_REG[8]_lut_out = B1_SCLK_CNT_REG[8] $ (!B1_SCLK_CNT_REG[8]_carry_eqn);
B1_SCLK_CNT_REG[8] = DFFEAS(B1_SCLK_CNT_REG[8]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1381 is test:I0|SCLK_CNT_REG[8]~6387 at LC_X9_Y7_N2
--operation mode is arithmetic

B1L1381_cout_0 = B1_SCLK_CNT_REG[8] & (!B1L1378);
B1L1381 = CARRY(B1L1381_cout_0);

--B1L1382 is test:I0|SCLK_CNT_REG[8]~6387COUT1_6520 at LC_X9_Y7_N2
--operation mode is arithmetic

B1L1382_cout_1 = B1_SCLK_CNT_REG[8] & (!B1L1379);
B1L1382 = CARRY(B1L1382_cout_1);


--B1L1045 is test:I0|Mux~69611 at LC_X7_Y6_N3
--operation mode is normal

B1L1045 = B1L950 & (B1_SCLK_CNT_REG[8] # B1L134) # !B1L950 & (OR_DEL[32] & !B1L134);


--B1_DPCLK_CNT_REG[0][8] is test:I0|DPCLK_CNT_REG[0][8] at LC_X8_Y5_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][8]_carry_eqn = (!B1L208 & B1L213) # (B1L208 & B1L214);
B1_DPCLK_CNT_REG[0][8]_lut_out = B1_DPCLK_CNT_REG[0][8] $ !B1_DPCLK_CNT_REG[0][8]_carry_eqn;
B1_DPCLK_CNT_REG[0][8] = DFFEAS(B1_DPCLK_CNT_REG[0][8]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L216 is test:I0|DPCLK_CNT_REG[0][8]~3353 at LC_X8_Y5_N2
--operation mode is arithmetic

B1L216_cout_0 = B1_DPCLK_CNT_REG[0][8] & !B1L213;
B1L216 = CARRY(B1L216_cout_0);

--B1L217 is test:I0|DPCLK_CNT_REG[0][8]~3353COUT1_4318 at LC_X8_Y5_N2
--operation mode is arithmetic

B1L217_cout_1 = B1_DPCLK_CNT_REG[0][8] & !B1L214;
B1L217 = CARRY(B1L217_cout_1);


--B1L1046 is test:I0|Mux~69612 at LC_X7_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[8]_qfbk = B1_SPARE_CTTM_REG[8];
B1L1046 = B1L1045 & (B1_DPCLK_CNT_REG[0][8] # !B1L134) # !B1L1045 & (B1_SPARE_CTTM_REG[8]_qfbk & B1L134);

--B1_SPARE_CTTM_REG[8] is test:I0|SPARE_CTTM_REG[8] at LC_X7_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[8] = DFFEAS(B1L1046, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L59, , , VCC);


--B1_DPCLK_CNT_REG[7][8] is test:I0|DPCLK_CNT_REG[7][8] at LC_X17_Y6_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][8]_carry_eqn = (!B1L824 & B1L829) # (B1L824 & B1L830);
B1_DPCLK_CNT_REG[7][8]_lut_out = B1_DPCLK_CNT_REG[7][8] $ !B1_DPCLK_CNT_REG[7][8]_carry_eqn;
B1_DPCLK_CNT_REG[7][8] = DFFEAS(B1_DPCLK_CNT_REG[7][8]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L832 is test:I0|DPCLK_CNT_REG[7][8]~3357 at LC_X17_Y6_N2
--operation mode is arithmetic

B1L832_cout_0 = B1_DPCLK_CNT_REG[7][8] & !B1L829;
B1L832 = CARRY(B1L832_cout_0);

--B1L833 is test:I0|DPCLK_CNT_REG[7][8]~3357COUT1_4558 at LC_X17_Y6_N2
--operation mode is arithmetic

B1L833_cout_1 = B1_DPCLK_CNT_REG[7][8] & !B1L830;
B1L833 = CARRY(B1L833_cout_1);


--B1L135 is test:I0|DATAOUT[15]~11501 at LC_X11_Y10_N2
--operation mode is normal

B1L135 = B1L14 & (B1L15 # B1L13 # !B1L17);


--B1_DPCLK_CNT_REG[1][8] is test:I0|DPCLK_CNT_REG[1][8] at LC_X1_Y16_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][8]_carry_eqn = (!B1L296 & B1L301) # (B1L296 & B1L302);
B1_DPCLK_CNT_REG[1][8]_lut_out = B1_DPCLK_CNT_REG[1][8] $ !B1_DPCLK_CNT_REG[1][8]_carry_eqn;
B1_DPCLK_CNT_REG[1][8] = DFFEAS(B1_DPCLK_CNT_REG[1][8]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L304 is test:I0|DPCLK_CNT_REG[1][8]~3361 at LC_X1_Y16_N2
--operation mode is arithmetic

B1L304_cout_0 = B1_DPCLK_CNT_REG[1][8] & !B1L301;
B1L304 = CARRY(B1L304_cout_0);

--B1L305 is test:I0|DPCLK_CNT_REG[1][8]~3361COUT1_4462 at LC_X1_Y16_N2
--operation mode is arithmetic

B1L305_cout_1 = B1_DPCLK_CNT_REG[1][8] & !B1L302;
B1L305 = CARRY(B1L305_cout_1);


--B1L1047 is test:I0|Mux~69613 at LC_X20_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[8]_qfbk = B1_MODE_REG[8];
B1L1047 = B1L17 & (B1L15 # B1_DPCLK_CNT_REG[1][8]) # !B1L17 & !B1L15 & B1_MODE_REG[8]_qfbk;

--B1_MODE_REG[8] is test:I0|MODE_REG[8] at LC_X20_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[8] = DFFEAS(B1L1047, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L59, , , VCC);


--B1_DPCLK_CNT_REG[5][8] is test:I0|DPCLK_CNT_REG[5][8] at LC_X18_Y13_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][8]_carry_eqn = (!B1L648 & B1L653) # (B1L648 & B1L654);
B1_DPCLK_CNT_REG[5][8]_lut_out = B1_DPCLK_CNT_REG[5][8] $ !B1_DPCLK_CNT_REG[5][8]_carry_eqn;
B1_DPCLK_CNT_REG[5][8] = DFFEAS(B1_DPCLK_CNT_REG[5][8]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L656 is test:I0|DPCLK_CNT_REG[5][8]~3365 at LC_X18_Y13_N2
--operation mode is arithmetic

B1L656_cout_0 = B1_DPCLK_CNT_REG[5][8] & !B1L653;
B1L656 = CARRY(B1L656_cout_0);

--B1L657 is test:I0|DPCLK_CNT_REG[5][8]~3365COUT1_4414 at LC_X18_Y13_N2
--operation mode is arithmetic

B1L657_cout_1 = B1_DPCLK_CNT_REG[5][8] & !B1L654;
B1L657 = CARRY(B1L657_cout_1);


--B1L1048 is test:I0|Mux~69614 at LC_X20_Y11_N2
--operation mode is normal

B1L1048 = B1L1047 & (B1_DPCLK_CNT_REG[5][8] # !B1L15) # !B1L1047 & A1L241 & (B1L15);


--B1L136 is test:I0|DATAOUT[15]~11502 at LC_X11_Y8_N7
--operation mode is normal

B1L136 = B1L13 # !B1L14 # !B1L17;


--B1_DPCLK_CNT_REG[3][8] is test:I0|DPCLK_CNT_REG[3][8] at LC_X14_Y7_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][8]_carry_eqn = (!B1L472 & B1L477) # (B1L472 & B1L478);
B1_DPCLK_CNT_REG[3][8]_lut_out = B1_DPCLK_CNT_REG[3][8] $ !B1_DPCLK_CNT_REG[3][8]_carry_eqn;
B1_DPCLK_CNT_REG[3][8] = DFFEAS(B1_DPCLK_CNT_REG[3][8]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L480 is test:I0|DPCLK_CNT_REG[3][8]~3369 at LC_X14_Y7_N2
--operation mode is arithmetic

B1L480_cout_0 = B1_DPCLK_CNT_REG[3][8] & !B1L477;
B1L480 = CARRY(B1L480_cout_0);

--B1L481 is test:I0|DPCLK_CNT_REG[3][8]~3369COUT1_4606 at LC_X14_Y7_N2
--operation mode is arithmetic

B1L481_cout_1 = B1_DPCLK_CNT_REG[3][8] & !B1L478;
B1L481 = CARRY(B1L481_cout_1);


--B1L1049 is test:I0|Mux~69615 at LC_X13_Y8_N5
--operation mode is normal

B1L1049 = B1L135 & (B1L136) # !B1L135 & (B1L136 & (B1L1048) # !B1L136 & B1_DPCLK_CNT_REG[3][8]);


--B1_DPCLK_CNT_REG[4][8] is test:I0|DPCLK_CNT_REG[4][8] at LC_X12_Y7_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][8]_carry_eqn = (!B1L560 & B1L565) # (B1L560 & B1L566);
B1_DPCLK_CNT_REG[4][8]_lut_out = B1_DPCLK_CNT_REG[4][8] $ !B1_DPCLK_CNT_REG[4][8]_carry_eqn;
B1_DPCLK_CNT_REG[4][8] = DFFEAS(B1_DPCLK_CNT_REG[4][8]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L568 is test:I0|DPCLK_CNT_REG[4][8]~3373 at LC_X12_Y7_N2
--operation mode is arithmetic

B1L568_cout_0 = B1_DPCLK_CNT_REG[4][8] & !B1L565;
B1L568 = CARRY(B1L568_cout_0);

--B1L569 is test:I0|DPCLK_CNT_REG[4][8]~3373COUT1_4654 at LC_X12_Y7_N2
--operation mode is arithmetic

B1L569_cout_1 = B1_DPCLK_CNT_REG[4][8] & !B1L566;
B1L569 = CARRY(B1L569_cout_1);


--B1L1050 is test:I0|Mux~69616 at LC_X13_Y8_N8
--operation mode is normal

B1L1050 = B1L1049 & (B1_DPCLK_CNT_REG[4][8] # !B1L135) # !B1L1049 & (B1L135 & B1_DPCLK_CNT_REG[7][8]);


--B1L1051 is test:I0|Mux~69617 at LC_X13_Y2_N4
--operation mode is normal

B1L1051 = B1L133 & (B1L16) # !B1L133 & (B1L16 & (B1L1046) # !B1L16 & B1L1050);


--B1L1052 is test:I0|Mux~69618 at LC_X13_Y2_N8
--operation mode is normal

B1L1052 = B1L1051 & (OR_DEL[8] # !B1L133) # !B1L1051 & (B1L1044 & B1L133);


--B1L137 is test:I0|DATAOUT[15]~11503 at LC_X13_Y6_N7
--operation mode is normal

B1L137 = B1L14 & (B1L13 & B1L15 # !B1L17);


--B1L138 is test:I0|DATAOUT[15]~11504 at LC_X13_Y2_N5
--operation mode is normal

B1L138 = !B1L16 & (B1L137 & !B1L133);


--B1L139 is test:I0|DATAOUT[15]~11505 at LC_X13_Y6_N2
--operation mode is normal

B1L139 = !B1L13 & !B1L14 & (B1L15);


--B1L140 is test:I0|DATAOUT[15]~11506 at LC_X13_Y5_N8
--operation mode is normal

B1L140 = B1L16 & (B1L17 # !B1L133 & B1L139);


--B1L173 is test:I0|DATAOUT[31]~11508 at LC_X11_Y8_N1
--operation mode is normal

B1L173 = !B1L109 & (B1L100);


--B1_DPCLK_CNT_REG[2][9] is test:I0|DPCLK_CNT_REG[2][9] at LC_X5_Y16_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][9]_carry_eqn = (!B1L384 & B1L392) # (B1L384 & B1L393);
B1_DPCLK_CNT_REG[2][9]_lut_out = B1_DPCLK_CNT_REG[2][9] $ B1_DPCLK_CNT_REG[2][9]_carry_eqn;
B1_DPCLK_CNT_REG[2][9] = DFFEAS(B1_DPCLK_CNT_REG[2][9]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L395 is test:I0|DPCLK_CNT_REG[2][9]~3377 at LC_X5_Y16_N3
--operation mode is arithmetic

B1L395_cout_0 = !B1L392 # !B1_DPCLK_CNT_REG[2][9];
B1L395 = CARRY(B1L395_cout_0);

--B1L396 is test:I0|DPCLK_CNT_REG[2][9]~3377COUT1_4368 at LC_X5_Y16_N3
--operation mode is arithmetic

B1L396_cout_1 = !B1L393 # !B1_DPCLK_CNT_REG[2][9];
B1L396 = CARRY(B1L396_cout_1);


--B1L1053 is test:I0|Mux~69619 at LC_X14_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[9]_qfbk = B1_TEST_CTRL_REG[9];
B1L1053 = B1L15 & (A1L307 # B1L17) # !B1L15 & (B1_TEST_CTRL_REG[9]_qfbk & !B1L17);

--B1_TEST_CTRL_REG[9] is test:I0|TEST_CTRL_REG[9] at LC_X14_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[9] = DFFEAS(B1L1053, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L61, , , VCC);


--B1_DPCLK_CNT_REG[6][9] is test:I0|DPCLK_CNT_REG[6][9] at LC_X17_Y14_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][9]_carry_eqn = (!B1L736 & B1L744) # (B1L736 & B1L745);
B1_DPCLK_CNT_REG[6][9]_lut_out = B1_DPCLK_CNT_REG[6][9] $ B1_DPCLK_CNT_REG[6][9]_carry_eqn;
B1_DPCLK_CNT_REG[6][9] = DFFEAS(B1_DPCLK_CNT_REG[6][9]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L747 is test:I0|DPCLK_CNT_REG[6][9]~3381 at LC_X17_Y14_N3
--operation mode is arithmetic

B1L747_cout_0 = !B1L744 # !B1_DPCLK_CNT_REG[6][9];
B1L747 = CARRY(B1L747_cout_0);

--B1L748 is test:I0|DPCLK_CNT_REG[6][9]~3381COUT1_4512 at LC_X17_Y14_N3
--operation mode is arithmetic

B1L748_cout_1 = !B1L745 # !B1_DPCLK_CNT_REG[6][9];
B1L748 = CARRY(B1L748_cout_1);


--B1L1054 is test:I0|Mux~69620 at LC_X14_Y15_N5
--operation mode is normal

B1L1054 = B1L1053 & (B1_DPCLK_CNT_REG[6][9] # !B1L17) # !B1L1053 & (B1_DPCLK_CNT_REG[2][9] & B1L17);


--B1_SCLK_CNT_REG[9] is test:I0|SCLK_CNT_REG[9] at LC_X9_Y7_N3
--operation mode is arithmetic

B1_SCLK_CNT_REG[9]_carry_eqn = (!B1L1373 & B1L1381) # (B1L1373 & B1L1382);
B1_SCLK_CNT_REG[9]_lut_out = B1_SCLK_CNT_REG[9] $ B1_SCLK_CNT_REG[9]_carry_eqn;
B1_SCLK_CNT_REG[9] = DFFEAS(B1_SCLK_CNT_REG[9]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1384 is test:I0|SCLK_CNT_REG[9]~6391 at LC_X9_Y7_N3
--operation mode is arithmetic

B1L1384_cout_0 = !B1L1381 # !B1_SCLK_CNT_REG[9];
B1L1384 = CARRY(B1L1384_cout_0);

--B1L1385 is test:I0|SCLK_CNT_REG[9]~6391COUT1_6522 at LC_X9_Y7_N3
--operation mode is arithmetic

B1L1385_cout_1 = !B1L1382 # !B1_SCLK_CNT_REG[9];
B1L1385 = CARRY(B1L1385_cout_1);


--B1L1055 is test:I0|Mux~69621 at LC_X7_Y6_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[9]_qfbk = B1_SPARE_CTTM_REG[9];
B1L1055 = B1L950 & (B1L134) # !B1L950 & (B1L134 & (B1_SPARE_CTTM_REG[9]_qfbk) # !B1L134 & OR_DEL[33]);

--B1_SPARE_CTTM_REG[9] is test:I0|SPARE_CTTM_REG[9] at LC_X7_Y6_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[9] = DFFEAS(B1L1055, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L61, , , VCC);


--B1_DPCLK_CNT_REG[0][9] is test:I0|DPCLK_CNT_REG[0][9] at LC_X8_Y5_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][9]_carry_eqn = (!B1L208 & B1L216) # (B1L208 & B1L217);
B1_DPCLK_CNT_REG[0][9]_lut_out = B1_DPCLK_CNT_REG[0][9] $ B1_DPCLK_CNT_REG[0][9]_carry_eqn;
B1_DPCLK_CNT_REG[0][9] = DFFEAS(B1_DPCLK_CNT_REG[0][9]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L219 is test:I0|DPCLK_CNT_REG[0][9]~3385 at LC_X8_Y5_N3
--operation mode is arithmetic

B1L219_cout_0 = !B1L216 # !B1_DPCLK_CNT_REG[0][9];
B1L219 = CARRY(B1L219_cout_0);

--B1L220 is test:I0|DPCLK_CNT_REG[0][9]~3385COUT1_4320 at LC_X8_Y5_N3
--operation mode is arithmetic

B1L220_cout_1 = !B1L217 # !B1_DPCLK_CNT_REG[0][9];
B1L220 = CARRY(B1L220_cout_1);


--B1L1056 is test:I0|Mux~69622 at LC_X7_Y6_N6
--operation mode is normal

B1L1056 = B1L950 & (B1L1055 & (B1_DPCLK_CNT_REG[0][9]) # !B1L1055 & B1_SCLK_CNT_REG[9]) # !B1L950 & (B1L1055);


--B1_DPCLK_CNT_REG[1][9] is test:I0|DPCLK_CNT_REG[1][9] at LC_X1_Y16_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][9]_carry_eqn = (!B1L296 & B1L304) # (B1L296 & B1L305);
B1_DPCLK_CNT_REG[1][9]_lut_out = B1_DPCLK_CNT_REG[1][9] $ B1_DPCLK_CNT_REG[1][9]_carry_eqn;
B1_DPCLK_CNT_REG[1][9] = DFFEAS(B1_DPCLK_CNT_REG[1][9]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L307 is test:I0|DPCLK_CNT_REG[1][9]~3389 at LC_X1_Y16_N3
--operation mode is arithmetic

B1L307_cout_0 = !B1L304 # !B1_DPCLK_CNT_REG[1][9];
B1L307 = CARRY(B1L307_cout_0);

--B1L308 is test:I0|DPCLK_CNT_REG[1][9]~3389COUT1_4464 at LC_X1_Y16_N3
--operation mode is arithmetic

B1L308_cout_1 = !B1L305 # !B1_DPCLK_CNT_REG[1][9];
B1L308 = CARRY(B1L308_cout_1);


--B1L1057 is test:I0|Mux~69623 at LC_X10_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[9]_qfbk = B1_MODE_REG[9];
B1L1057 = B1L15 & (B1L17) # !B1L15 & (B1L17 & B1_DPCLK_CNT_REG[1][9] # !B1L17 & (B1_MODE_REG[9]_qfbk));

--B1_MODE_REG[9] is test:I0|MODE_REG[9] at LC_X10_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[9] = DFFEAS(B1L1057, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L61, , , VCC);


--B1_DPCLK_CNT_REG[5][9] is test:I0|DPCLK_CNT_REG[5][9] at LC_X18_Y13_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][9]_carry_eqn = (!B1L648 & B1L656) # (B1L648 & B1L657);
B1_DPCLK_CNT_REG[5][9]_lut_out = B1_DPCLK_CNT_REG[5][9] $ B1_DPCLK_CNT_REG[5][9]_carry_eqn;
B1_DPCLK_CNT_REG[5][9] = DFFEAS(B1_DPCLK_CNT_REG[5][9]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L659 is test:I0|DPCLK_CNT_REG[5][9]~3393 at LC_X18_Y13_N3
--operation mode is arithmetic

B1L659_cout_0 = !B1L656 # !B1_DPCLK_CNT_REG[5][9];
B1L659 = CARRY(B1L659_cout_0);

--B1L660 is test:I0|DPCLK_CNT_REG[5][9]~3393COUT1_4416 at LC_X18_Y13_N3
--operation mode is arithmetic

B1L660_cout_1 = !B1L657 # !B1_DPCLK_CNT_REG[5][9];
B1L660 = CARRY(B1L660_cout_1);


--B1L1058 is test:I0|Mux~69624 at LC_X17_Y11_N2
--operation mode is normal

B1L1058 = B1L1057 & (B1_DPCLK_CNT_REG[5][9] # !B1L15) # !B1L1057 & A1L243 & B1L15;


--B1_DPCLK_CNT_REG[7][9] is test:I0|DPCLK_CNT_REG[7][9] at LC_X17_Y6_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][9]_carry_eqn = (!B1L824 & B1L832) # (B1L824 & B1L833);
B1_DPCLK_CNT_REG[7][9]_lut_out = B1_DPCLK_CNT_REG[7][9] $ B1_DPCLK_CNT_REG[7][9]_carry_eqn;
B1_DPCLK_CNT_REG[7][9] = DFFEAS(B1_DPCLK_CNT_REG[7][9]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L835 is test:I0|DPCLK_CNT_REG[7][9]~3397 at LC_X17_Y6_N3
--operation mode is arithmetic

B1L835_cout_0 = !B1L832 # !B1_DPCLK_CNT_REG[7][9];
B1L835 = CARRY(B1L835_cout_0);

--B1L836 is test:I0|DPCLK_CNT_REG[7][9]~3397COUT1_4560 at LC_X17_Y6_N3
--operation mode is arithmetic

B1L836_cout_1 = !B1L833 # !B1_DPCLK_CNT_REG[7][9];
B1L836 = CARRY(B1L836_cout_1);


--B1_DPCLK_CNT_REG[3][9] is test:I0|DPCLK_CNT_REG[3][9] at LC_X14_Y7_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][9]_carry_eqn = (!B1L472 & B1L480) # (B1L472 & B1L481);
B1_DPCLK_CNT_REG[3][9]_lut_out = B1_DPCLK_CNT_REG[3][9] $ B1_DPCLK_CNT_REG[3][9]_carry_eqn;
B1_DPCLK_CNT_REG[3][9] = DFFEAS(B1_DPCLK_CNT_REG[3][9]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L483 is test:I0|DPCLK_CNT_REG[3][9]~3401 at LC_X14_Y7_N3
--operation mode is arithmetic

B1L483_cout_0 = !B1L480 # !B1_DPCLK_CNT_REG[3][9];
B1L483 = CARRY(B1L483_cout_0);

--B1L484 is test:I0|DPCLK_CNT_REG[3][9]~3401COUT1_4608 at LC_X14_Y7_N3
--operation mode is arithmetic

B1L484_cout_1 = !B1L481 # !B1_DPCLK_CNT_REG[3][9];
B1L484 = CARRY(B1L484_cout_1);


--B1L1059 is test:I0|Mux~69625 at LC_X13_Y8_N4
--operation mode is normal

B1L1059 = B1L135 & (B1_DPCLK_CNT_REG[7][9] # B1L136) # !B1L135 & (!B1L136 & B1_DPCLK_CNT_REG[3][9]);


--B1_DPCLK_CNT_REG[4][9] is test:I0|DPCLK_CNT_REG[4][9] at LC_X12_Y7_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][9]_carry_eqn = (!B1L560 & B1L568) # (B1L560 & B1L569);
B1_DPCLK_CNT_REG[4][9]_lut_out = B1_DPCLK_CNT_REG[4][9] $ B1_DPCLK_CNT_REG[4][9]_carry_eqn;
B1_DPCLK_CNT_REG[4][9] = DFFEAS(B1_DPCLK_CNT_REG[4][9]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L571 is test:I0|DPCLK_CNT_REG[4][9]~3405 at LC_X12_Y7_N3
--operation mode is arithmetic

B1L571_cout_0 = !B1L568 # !B1_DPCLK_CNT_REG[4][9];
B1L571 = CARRY(B1L571_cout_0);

--B1L572 is test:I0|DPCLK_CNT_REG[4][9]~3405COUT1_4656 at LC_X12_Y7_N3
--operation mode is arithmetic

B1L572_cout_1 = !B1L569 # !B1_DPCLK_CNT_REG[4][9];
B1L572 = CARRY(B1L572_cout_1);


--B1L1060 is test:I0|Mux~69626 at LC_X13_Y8_N6
--operation mode is normal

B1L1060 = B1L1059 & (B1_DPCLK_CNT_REG[4][9] # !B1L136) # !B1L1059 & B1L1058 & B1L136;


--B1L1061 is test:I0|Mux~69627 at LC_X13_Y6_N4
--operation mode is normal

B1L1061 = B1L16 & (B1L1056 # B1L133) # !B1L16 & B1L1060 & (!B1L133);


--B1L1062 is test:I0|Mux~69628 at LC_X13_Y4_N4
--operation mode is normal

B1L1062 = B1L1061 & (OR_DEL[9] # !B1L133) # !B1L1061 & B1L1054 & (B1L133);


--B1_DPCLK_CNT_REG[2][10] is test:I0|DPCLK_CNT_REG[2][10] at LC_X5_Y16_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][10]_carry_eqn = (!B1L384 & B1L395) # (B1L384 & B1L396);
B1_DPCLK_CNT_REG[2][10]_lut_out = B1_DPCLK_CNT_REG[2][10] $ !B1_DPCLK_CNT_REG[2][10]_carry_eqn;
B1_DPCLK_CNT_REG[2][10] = DFFEAS(B1_DPCLK_CNT_REG[2][10]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L398 is test:I0|DPCLK_CNT_REG[2][10]~3409 at LC_X5_Y16_N4
--operation mode is arithmetic

B1L398 = CARRY(B1_DPCLK_CNT_REG[2][10] & !B1L396);


--B1L1063 is test:I0|Mux~69629 at LC_X19_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[10]_qfbk = B1_TEST_CTRL_REG[10];
B1L1063 = B1L15 & (A1L309 # B1L17) # !B1L15 & (B1_TEST_CTRL_REG[10]_qfbk & !B1L17);

--B1_TEST_CTRL_REG[10] is test:I0|TEST_CTRL_REG[10] at LC_X19_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[10] = DFFEAS(B1L1063, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L63, , , VCC);


--B1_DPCLK_CNT_REG[6][10] is test:I0|DPCLK_CNT_REG[6][10] at LC_X17_Y14_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][10]_carry_eqn = (!B1L736 & B1L747) # (B1L736 & B1L748);
B1_DPCLK_CNT_REG[6][10]_lut_out = B1_DPCLK_CNT_REG[6][10] $ !B1_DPCLK_CNT_REG[6][10]_carry_eqn;
B1_DPCLK_CNT_REG[6][10] = DFFEAS(B1_DPCLK_CNT_REG[6][10]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L750 is test:I0|DPCLK_CNT_REG[6][10]~3413 at LC_X17_Y14_N4
--operation mode is arithmetic

B1L750 = CARRY(B1_DPCLK_CNT_REG[6][10] & !B1L748);


--B1L1064 is test:I0|Mux~69630 at LC_X13_Y14_N4
--operation mode is normal

B1L1064 = B1L1063 & (B1_DPCLK_CNT_REG[6][10] # !B1L17) # !B1L1063 & B1_DPCLK_CNT_REG[2][10] & (B1L17);


--B1_SCLK_CNT_REG[10] is test:I0|SCLK_CNT_REG[10] at LC_X9_Y7_N4
--operation mode is arithmetic

B1_SCLK_CNT_REG[10]_carry_eqn = (!B1L1373 & B1L1384) # (B1L1373 & B1L1385);
B1_SCLK_CNT_REG[10]_lut_out = B1_SCLK_CNT_REG[10] $ !B1_SCLK_CNT_REG[10]_carry_eqn;
B1_SCLK_CNT_REG[10] = DFFEAS(B1_SCLK_CNT_REG[10]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1387 is test:I0|SCLK_CNT_REG[10]~6395 at LC_X9_Y7_N4
--operation mode is arithmetic

B1L1387 = CARRY(B1_SCLK_CNT_REG[10] & !B1L1385);


--B1L1065 is test:I0|Mux~69631 at LC_X8_Y7_N3
--operation mode is normal

B1L1065 = B1L950 & (B1_SCLK_CNT_REG[10] # B1L134) # !B1L950 & (OR_DEL[34] & !B1L134);


--B1_DPCLK_CNT_REG[0][10] is test:I0|DPCLK_CNT_REG[0][10] at LC_X8_Y5_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][10]_carry_eqn = (!B1L208 & B1L219) # (B1L208 & B1L220);
B1_DPCLK_CNT_REG[0][10]_lut_out = B1_DPCLK_CNT_REG[0][10] $ !B1_DPCLK_CNT_REG[0][10]_carry_eqn;
B1_DPCLK_CNT_REG[0][10] = DFFEAS(B1_DPCLK_CNT_REG[0][10]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L222 is test:I0|DPCLK_CNT_REG[0][10]~3417 at LC_X8_Y5_N4
--operation mode is arithmetic

B1L222 = CARRY(B1_DPCLK_CNT_REG[0][10] & !B1L220);


--B1L1066 is test:I0|Mux~69632 at LC_X8_Y7_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[10]_qfbk = B1_SPARE_CTTM_REG[10];
B1L1066 = B1L134 & (B1L1065 & B1_DPCLK_CNT_REG[0][10] # !B1L1065 & (B1_SPARE_CTTM_REG[10]_qfbk)) # !B1L134 & (B1L1065);

--B1_SPARE_CTTM_REG[10] is test:I0|SPARE_CTTM_REG[10] at LC_X8_Y7_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[10] = DFFEAS(B1L1066, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L63, , , VCC);


--B1_DPCLK_CNT_REG[7][10] is test:I0|DPCLK_CNT_REG[7][10] at LC_X17_Y6_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][10]_carry_eqn = (!B1L824 & B1L835) # (B1L824 & B1L836);
B1_DPCLK_CNT_REG[7][10]_lut_out = B1_DPCLK_CNT_REG[7][10] $ !B1_DPCLK_CNT_REG[7][10]_carry_eqn;
B1_DPCLK_CNT_REG[7][10] = DFFEAS(B1_DPCLK_CNT_REG[7][10]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L838 is test:I0|DPCLK_CNT_REG[7][10]~3421 at LC_X17_Y6_N4
--operation mode is arithmetic

B1L838 = CARRY(B1_DPCLK_CNT_REG[7][10] & !B1L836);


--B1_DPCLK_CNT_REG[1][10] is test:I0|DPCLK_CNT_REG[1][10] at LC_X1_Y16_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][10]_carry_eqn = (!B1L296 & B1L307) # (B1L296 & B1L308);
B1_DPCLK_CNT_REG[1][10]_lut_out = B1_DPCLK_CNT_REG[1][10] $ !B1_DPCLK_CNT_REG[1][10]_carry_eqn;
B1_DPCLK_CNT_REG[1][10] = DFFEAS(B1_DPCLK_CNT_REG[1][10]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L310 is test:I0|DPCLK_CNT_REG[1][10]~3425 at LC_X1_Y16_N4
--operation mode is arithmetic

B1L310 = CARRY(B1_DPCLK_CNT_REG[1][10] & !B1L308);


--B1L1067 is test:I0|Mux~69633 at LC_X19_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[10]_qfbk = B1_MODE_REG[10];
B1L1067 = B1L15 & (B1L17) # !B1L15 & (B1L17 & B1_DPCLK_CNT_REG[1][10] # !B1L17 & (B1_MODE_REG[10]_qfbk));

--B1_MODE_REG[10] is test:I0|MODE_REG[10] at LC_X19_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[10] = DFFEAS(B1L1067, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L63, , , VCC);


--B1_DPCLK_CNT_REG[5][10] is test:I0|DPCLK_CNT_REG[5][10] at LC_X18_Y13_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][10]_carry_eqn = (!B1L648 & B1L659) # (B1L648 & B1L660);
B1_DPCLK_CNT_REG[5][10]_lut_out = B1_DPCLK_CNT_REG[5][10] $ !B1_DPCLK_CNT_REG[5][10]_carry_eqn;
B1_DPCLK_CNT_REG[5][10] = DFFEAS(B1_DPCLK_CNT_REG[5][10]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L662 is test:I0|DPCLK_CNT_REG[5][10]~3429 at LC_X18_Y13_N4
--operation mode is arithmetic

B1L662 = CARRY(B1_DPCLK_CNT_REG[5][10] & !B1L660);


--B1L1068 is test:I0|Mux~69634 at LC_X19_Y13_N2
--operation mode is normal

B1L1068 = B1L1067 & (B1_DPCLK_CNT_REG[5][10] # !B1L15) # !B1L1067 & (A1L245 & B1L15);


--B1_DPCLK_CNT_REG[3][10] is test:I0|DPCLK_CNT_REG[3][10] at LC_X14_Y7_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][10]_carry_eqn = (!B1L472 & B1L483) # (B1L472 & B1L484);
B1_DPCLK_CNT_REG[3][10]_lut_out = B1_DPCLK_CNT_REG[3][10] $ !B1_DPCLK_CNT_REG[3][10]_carry_eqn;
B1_DPCLK_CNT_REG[3][10] = DFFEAS(B1_DPCLK_CNT_REG[3][10]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L486 is test:I0|DPCLK_CNT_REG[3][10]~3433 at LC_X14_Y7_N4
--operation mode is arithmetic

B1L486 = CARRY(B1_DPCLK_CNT_REG[3][10] & !B1L484);


--B1L1069 is test:I0|Mux~69635 at LC_X14_Y10_N2
--operation mode is normal

B1L1069 = B1L136 & (B1L1068 # B1L135) # !B1L136 & B1_DPCLK_CNT_REG[3][10] & (!B1L135);


--B1_DPCLK_CNT_REG[4][10] is test:I0|DPCLK_CNT_REG[4][10] at LC_X12_Y7_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][10]_carry_eqn = (!B1L560 & B1L571) # (B1L560 & B1L572);
B1_DPCLK_CNT_REG[4][10]_lut_out = B1_DPCLK_CNT_REG[4][10] $ !B1_DPCLK_CNT_REG[4][10]_carry_eqn;
B1_DPCLK_CNT_REG[4][10] = DFFEAS(B1_DPCLK_CNT_REG[4][10]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L574 is test:I0|DPCLK_CNT_REG[4][10]~3437 at LC_X12_Y7_N4
--operation mode is arithmetic

B1L574 = CARRY(B1_DPCLK_CNT_REG[4][10] & !B1L572);


--B1L1070 is test:I0|Mux~69636 at LC_X13_Y7_N4
--operation mode is normal

B1L1070 = B1L135 & (B1L1069 & B1_DPCLK_CNT_REG[4][10] # !B1L1069 & (B1_DPCLK_CNT_REG[7][10])) # !B1L135 & (B1L1069);


--B1L1071 is test:I0|Mux~69637 at LC_X13_Y7_N5
--operation mode is normal

B1L1071 = B1L133 & B1L16 # !B1L133 & (B1L16 & B1L1066 # !B1L16 & (B1L1070));


--B1L1072 is test:I0|Mux~69638 at LC_X13_Y7_N6
--operation mode is normal

B1L1072 = B1L133 & (B1L1071 & OR_DEL[10] # !B1L1071 & (B1L1064)) # !B1L133 & B1L1071;


--B1_DPCLK_CNT_REG[2][11] is test:I0|DPCLK_CNT_REG[2][11] at LC_X5_Y16_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][11]_carry_eqn = B1L398;
B1_DPCLK_CNT_REG[2][11]_lut_out = B1_DPCLK_CNT_REG[2][11] $ B1_DPCLK_CNT_REG[2][11]_carry_eqn;
B1_DPCLK_CNT_REG[2][11] = DFFEAS(B1_DPCLK_CNT_REG[2][11]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L400 is test:I0|DPCLK_CNT_REG[2][11]~3441 at LC_X5_Y16_N5
--operation mode is arithmetic

B1L400_cout_0 = !B1L398 # !B1_DPCLK_CNT_REG[2][11];
B1L400 = CARRY(B1L400_cout_0);

--B1L401 is test:I0|DPCLK_CNT_REG[2][11]~3441COUT1_4370 at LC_X5_Y16_N5
--operation mode is arithmetic

B1L401_cout_1 = !B1L398 # !B1_DPCLK_CNT_REG[2][11];
B1L401 = CARRY(B1L401_cout_1);


--B1L1073 is test:I0|Mux~69639 at LC_X14_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[11]_qfbk = B1_TEST_CTRL_REG[11];
B1L1073 = B1L15 & (A1L311 # B1L17) # !B1L15 & (B1_TEST_CTRL_REG[11]_qfbk & !B1L17);

--B1_TEST_CTRL_REG[11] is test:I0|TEST_CTRL_REG[11] at LC_X14_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[11] = DFFEAS(B1L1073, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L65, , , VCC);


--B1_DPCLK_CNT_REG[6][11] is test:I0|DPCLK_CNT_REG[6][11] at LC_X17_Y14_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][11]_carry_eqn = B1L750;
B1_DPCLK_CNT_REG[6][11]_lut_out = B1_DPCLK_CNT_REG[6][11] $ B1_DPCLK_CNT_REG[6][11]_carry_eqn;
B1_DPCLK_CNT_REG[6][11] = DFFEAS(B1_DPCLK_CNT_REG[6][11]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L752 is test:I0|DPCLK_CNT_REG[6][11]~3445 at LC_X17_Y14_N5
--operation mode is arithmetic

B1L752_cout_0 = !B1L750 # !B1_DPCLK_CNT_REG[6][11];
B1L752 = CARRY(B1L752_cout_0);

--B1L753 is test:I0|DPCLK_CNT_REG[6][11]~3445COUT1_4514 at LC_X17_Y14_N5
--operation mode is arithmetic

B1L753_cout_1 = !B1L750 # !B1_DPCLK_CNT_REG[6][11];
B1L753 = CARRY(B1L753_cout_1);


--B1L1074 is test:I0|Mux~69640 at LC_X11_Y15_N4
--operation mode is normal

B1L1074 = B1L1073 & (B1_DPCLK_CNT_REG[6][11] # !B1L17) # !B1L1073 & B1_DPCLK_CNT_REG[2][11] & (B1L17);


--B1_SCLK_CNT_REG[11] is test:I0|SCLK_CNT_REG[11] at LC_X9_Y7_N5
--operation mode is arithmetic

B1_SCLK_CNT_REG[11]_carry_eqn = B1L1387;
B1_SCLK_CNT_REG[11]_lut_out = B1_SCLK_CNT_REG[11] $ B1_SCLK_CNT_REG[11]_carry_eqn;
B1_SCLK_CNT_REG[11] = DFFEAS(B1_SCLK_CNT_REG[11]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1389 is test:I0|SCLK_CNT_REG[11]~6399 at LC_X9_Y7_N5
--operation mode is arithmetic

B1L1389_cout_0 = !B1L1387 # !B1_SCLK_CNT_REG[11];
B1L1389 = CARRY(B1L1389_cout_0);

--B1L1390 is test:I0|SCLK_CNT_REG[11]~6399COUT1_6524 at LC_X9_Y7_N5
--operation mode is arithmetic

B1L1390_cout_1 = !B1L1387 # !B1_SCLK_CNT_REG[11];
B1L1390 = CARRY(B1L1390_cout_1);


--B1L1075 is test:I0|Mux~69641 at LC_X8_Y7_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[11]_qfbk = B1_SPARE_CTTM_REG[11];
B1L1075 = B1L950 & (B1L134) # !B1L950 & (B1L134 & (B1_SPARE_CTTM_REG[11]_qfbk) # !B1L134 & OR_DEL[35]);

--B1_SPARE_CTTM_REG[11] is test:I0|SPARE_CTTM_REG[11] at LC_X8_Y7_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[11] = DFFEAS(B1L1075, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L65, , , VCC);


--B1_DPCLK_CNT_REG[0][11] is test:I0|DPCLK_CNT_REG[0][11] at LC_X8_Y5_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][11]_carry_eqn = B1L222;
B1_DPCLK_CNT_REG[0][11]_lut_out = B1_DPCLK_CNT_REG[0][11] $ B1_DPCLK_CNT_REG[0][11]_carry_eqn;
B1_DPCLK_CNT_REG[0][11] = DFFEAS(B1_DPCLK_CNT_REG[0][11]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L224 is test:I0|DPCLK_CNT_REG[0][11]~3449 at LC_X8_Y5_N5
--operation mode is arithmetic

B1L224_cout_0 = !B1L222 # !B1_DPCLK_CNT_REG[0][11];
B1L224 = CARRY(B1L224_cout_0);

--B1L225 is test:I0|DPCLK_CNT_REG[0][11]~3449COUT1_4322 at LC_X8_Y5_N5
--operation mode is arithmetic

B1L225_cout_1 = !B1L222 # !B1_DPCLK_CNT_REG[0][11];
B1L225 = CARRY(B1L225_cout_1);


--B1L1076 is test:I0|Mux~69642 at LC_X10_Y7_N8
--operation mode is normal

B1L1076 = B1L950 & (B1L1075 & B1_DPCLK_CNT_REG[0][11] # !B1L1075 & (B1_SCLK_CNT_REG[11])) # !B1L950 & (B1L1075);


--B1_DPCLK_CNT_REG[1][11] is test:I0|DPCLK_CNT_REG[1][11] at LC_X1_Y16_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][11]_carry_eqn = B1L310;
B1_DPCLK_CNT_REG[1][11]_lut_out = B1_DPCLK_CNT_REG[1][11] $ B1_DPCLK_CNT_REG[1][11]_carry_eqn;
B1_DPCLK_CNT_REG[1][11] = DFFEAS(B1_DPCLK_CNT_REG[1][11]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L312 is test:I0|DPCLK_CNT_REG[1][11]~3453 at LC_X1_Y16_N5
--operation mode is arithmetic

B1L312_cout_0 = !B1L310 # !B1_DPCLK_CNT_REG[1][11];
B1L312 = CARRY(B1L312_cout_0);

--B1L313 is test:I0|DPCLK_CNT_REG[1][11]~3453COUT1_4466 at LC_X1_Y16_N5
--operation mode is arithmetic

B1L313_cout_1 = !B1L310 # !B1_DPCLK_CNT_REG[1][11];
B1L313 = CARRY(B1L313_cout_1);


--B1L1077 is test:I0|Mux~69643 at LC_X19_Y12_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[11]_qfbk = B1_MODE_REG[11];
B1L1077 = B1L15 & (B1L17) # !B1L15 & (B1L17 & B1_DPCLK_CNT_REG[1][11] # !B1L17 & (B1_MODE_REG[11]_qfbk));

--B1_MODE_REG[11] is test:I0|MODE_REG[11] at LC_X19_Y12_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[11] = DFFEAS(B1L1077, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L65, , , VCC);


--B1_DPCLK_CNT_REG[5][11] is test:I0|DPCLK_CNT_REG[5][11] at LC_X18_Y13_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][11]_carry_eqn = B1L662;
B1_DPCLK_CNT_REG[5][11]_lut_out = B1_DPCLK_CNT_REG[5][11] $ B1_DPCLK_CNT_REG[5][11]_carry_eqn;
B1_DPCLK_CNT_REG[5][11] = DFFEAS(B1_DPCLK_CNT_REG[5][11]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L664 is test:I0|DPCLK_CNT_REG[5][11]~3457 at LC_X18_Y13_N5
--operation mode is arithmetic

B1L664_cout_0 = !B1L662 # !B1_DPCLK_CNT_REG[5][11];
B1L664 = CARRY(B1L664_cout_0);

--B1L665 is test:I0|DPCLK_CNT_REG[5][11]~3457COUT1_4418 at LC_X18_Y13_N5
--operation mode is arithmetic

B1L665_cout_1 = !B1L662 # !B1_DPCLK_CNT_REG[5][11];
B1L665 = CARRY(B1L665_cout_1);


--B1L1078 is test:I0|Mux~69644 at LC_X20_Y12_N2
--operation mode is normal

B1L1078 = B1L1077 & (B1_DPCLK_CNT_REG[5][11] # !B1L15) # !B1L1077 & (B1L15 & A1L247);


--B1_DPCLK_CNT_REG[7][11] is test:I0|DPCLK_CNT_REG[7][11] at LC_X17_Y6_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][11]_carry_eqn = B1L838;
B1_DPCLK_CNT_REG[7][11]_lut_out = B1_DPCLK_CNT_REG[7][11] $ B1_DPCLK_CNT_REG[7][11]_carry_eqn;
B1_DPCLK_CNT_REG[7][11] = DFFEAS(B1_DPCLK_CNT_REG[7][11]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L840 is test:I0|DPCLK_CNT_REG[7][11]~3461 at LC_X17_Y6_N5
--operation mode is arithmetic

B1L840_cout_0 = !B1L838 # !B1_DPCLK_CNT_REG[7][11];
B1L840 = CARRY(B1L840_cout_0);

--B1L841 is test:I0|DPCLK_CNT_REG[7][11]~3461COUT1_4562 at LC_X17_Y6_N5
--operation mode is arithmetic

B1L841_cout_1 = !B1L838 # !B1_DPCLK_CNT_REG[7][11];
B1L841 = CARRY(B1L841_cout_1);


--B1_DPCLK_CNT_REG[3][11] is test:I0|DPCLK_CNT_REG[3][11] at LC_X14_Y7_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][11]_carry_eqn = B1L486;
B1_DPCLK_CNT_REG[3][11]_lut_out = B1_DPCLK_CNT_REG[3][11] $ B1_DPCLK_CNT_REG[3][11]_carry_eqn;
B1_DPCLK_CNT_REG[3][11] = DFFEAS(B1_DPCLK_CNT_REG[3][11]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L488 is test:I0|DPCLK_CNT_REG[3][11]~3465 at LC_X14_Y7_N5
--operation mode is arithmetic

B1L488_cout_0 = !B1L486 # !B1_DPCLK_CNT_REG[3][11];
B1L488 = CARRY(B1L488_cout_0);

--B1L489 is test:I0|DPCLK_CNT_REG[3][11]~3465COUT1_4610 at LC_X14_Y7_N5
--operation mode is arithmetic

B1L489_cout_1 = !B1L486 # !B1_DPCLK_CNT_REG[3][11];
B1L489 = CARRY(B1L489_cout_1);


--B1L1079 is test:I0|Mux~69645 at LC_X14_Y10_N4
--operation mode is normal

B1L1079 = B1L135 & (B1L136 # B1_DPCLK_CNT_REG[7][11]) # !B1L135 & B1_DPCLK_CNT_REG[3][11] & !B1L136;


--B1_DPCLK_CNT_REG[4][11] is test:I0|DPCLK_CNT_REG[4][11] at LC_X12_Y7_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][11]_carry_eqn = B1L574;
B1_DPCLK_CNT_REG[4][11]_lut_out = B1_DPCLK_CNT_REG[4][11] $ B1_DPCLK_CNT_REG[4][11]_carry_eqn;
B1_DPCLK_CNT_REG[4][11] = DFFEAS(B1_DPCLK_CNT_REG[4][11]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L576 is test:I0|DPCLK_CNT_REG[4][11]~3469 at LC_X12_Y7_N5
--operation mode is arithmetic

B1L576_cout_0 = !B1L574 # !B1_DPCLK_CNT_REG[4][11];
B1L576 = CARRY(B1L576_cout_0);

--B1L577 is test:I0|DPCLK_CNT_REG[4][11]~3469COUT1_4658 at LC_X12_Y7_N5
--operation mode is arithmetic

B1L577_cout_1 = !B1L574 # !B1_DPCLK_CNT_REG[4][11];
B1L577 = CARRY(B1L577_cout_1);


--B1L1080 is test:I0|Mux~69646 at LC_X14_Y10_N6
--operation mode is normal

B1L1080 = B1L136 & (B1L1079 & (B1_DPCLK_CNT_REG[4][11]) # !B1L1079 & B1L1078) # !B1L136 & (B1L1079);


--B1L1081 is test:I0|Mux~69647 at LC_X11_Y7_N8
--operation mode is normal

B1L1081 = B1L16 & (B1L1076 # B1L133) # !B1L16 & (B1L1080 & !B1L133);


--B1L1082 is test:I0|Mux~69648 at LC_X11_Y7_N2
--operation mode is normal

B1L1082 = B1L1081 & (OR_DEL[11] # !B1L133) # !B1L1081 & (B1L1074 & B1L133);


--B1_DPCLK_CNT_REG[2][12] is test:I0|DPCLK_CNT_REG[2][12] at LC_X5_Y16_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][12]_carry_eqn = (!B1L398 & B1L400) # (B1L398 & B1L401);
B1_DPCLK_CNT_REG[2][12]_lut_out = B1_DPCLK_CNT_REG[2][12] $ !B1_DPCLK_CNT_REG[2][12]_carry_eqn;
B1_DPCLK_CNT_REG[2][12] = DFFEAS(B1_DPCLK_CNT_REG[2][12]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L403 is test:I0|DPCLK_CNT_REG[2][12]~3473 at LC_X5_Y16_N6
--operation mode is arithmetic

B1L403_cout_0 = B1_DPCLK_CNT_REG[2][12] & !B1L400;
B1L403 = CARRY(B1L403_cout_0);

--B1L404 is test:I0|DPCLK_CNT_REG[2][12]~3473COUT1_4372 at LC_X5_Y16_N6
--operation mode is arithmetic

B1L404_cout_1 = B1_DPCLK_CNT_REG[2][12] & !B1L401;
B1L404 = CARRY(B1L404_cout_1);


--B1L1083 is test:I0|Mux~69649 at LC_X13_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[12]_qfbk = B1_TEST_CTRL_REG[12];
B1L1083 = B1L15 & (A1L313 # B1L17) # !B1L15 & (B1_TEST_CTRL_REG[12]_qfbk & !B1L17);

--B1_TEST_CTRL_REG[12] is test:I0|TEST_CTRL_REG[12] at LC_X13_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[12] = DFFEAS(B1L1083, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L67, , , VCC);


--B1_DPCLK_CNT_REG[6][12] is test:I0|DPCLK_CNT_REG[6][12] at LC_X17_Y14_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][12]_carry_eqn = (!B1L750 & B1L752) # (B1L750 & B1L753);
B1_DPCLK_CNT_REG[6][12]_lut_out = B1_DPCLK_CNT_REG[6][12] $ (!B1_DPCLK_CNT_REG[6][12]_carry_eqn);
B1_DPCLK_CNT_REG[6][12] = DFFEAS(B1_DPCLK_CNT_REG[6][12]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L755 is test:I0|DPCLK_CNT_REG[6][12]~3477 at LC_X17_Y14_N6
--operation mode is arithmetic

B1L755_cout_0 = B1_DPCLK_CNT_REG[6][12] & (!B1L752);
B1L755 = CARRY(B1L755_cout_0);

--B1L756 is test:I0|DPCLK_CNT_REG[6][12]~3477COUT1_4516 at LC_X17_Y14_N6
--operation mode is arithmetic

B1L756_cout_1 = B1_DPCLK_CNT_REG[6][12] & (!B1L753);
B1L756 = CARRY(B1L756_cout_1);


--B1L1084 is test:I0|Mux~69650 at LC_X13_Y15_N2
--operation mode is normal

B1L1084 = B1L17 & (B1L1083 & B1_DPCLK_CNT_REG[6][12] # !B1L1083 & (B1_DPCLK_CNT_REG[2][12])) # !B1L17 & B1L1083;


--B1_SCLK_CNT_REG[12] is test:I0|SCLK_CNT_REG[12] at LC_X9_Y7_N6
--operation mode is arithmetic

B1_SCLK_CNT_REG[12]_carry_eqn = (!B1L1387 & B1L1389) # (B1L1387 & B1L1390);
B1_SCLK_CNT_REG[12]_lut_out = B1_SCLK_CNT_REG[12] $ !B1_SCLK_CNT_REG[12]_carry_eqn;
B1_SCLK_CNT_REG[12] = DFFEAS(B1_SCLK_CNT_REG[12]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1392 is test:I0|SCLK_CNT_REG[12]~6403 at LC_X9_Y7_N6
--operation mode is arithmetic

B1L1392_cout_0 = B1_SCLK_CNT_REG[12] & !B1L1389;
B1L1392 = CARRY(B1L1392_cout_0);

--B1L1393 is test:I0|SCLK_CNT_REG[12]~6403COUT1_6526 at LC_X9_Y7_N6
--operation mode is arithmetic

B1L1393_cout_1 = B1_SCLK_CNT_REG[12] & !B1L1390;
B1L1393 = CARRY(B1L1393_cout_1);


--B1L1085 is test:I0|Mux~69651 at LC_X9_Y3_N3
--operation mode is normal

B1L1085 = B1L134 & B1L950 # !B1L134 & (B1L950 & (B1_SCLK_CNT_REG[12]) # !B1L950 & OR_DEL[36]);


--B1_DPCLK_CNT_REG[0][12] is test:I0|DPCLK_CNT_REG[0][12] at LC_X8_Y5_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][12]_carry_eqn = (!B1L222 & B1L224) # (B1L222 & B1L225);
B1_DPCLK_CNT_REG[0][12]_lut_out = B1_DPCLK_CNT_REG[0][12] $ (!B1_DPCLK_CNT_REG[0][12]_carry_eqn);
B1_DPCLK_CNT_REG[0][12] = DFFEAS(B1_DPCLK_CNT_REG[0][12]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L227 is test:I0|DPCLK_CNT_REG[0][12]~3481 at LC_X8_Y5_N6
--operation mode is arithmetic

B1L227_cout_0 = B1_DPCLK_CNT_REG[0][12] & (!B1L224);
B1L227 = CARRY(B1L227_cout_0);

--B1L228 is test:I0|DPCLK_CNT_REG[0][12]~3481COUT1_4324 at LC_X8_Y5_N6
--operation mode is arithmetic

B1L228_cout_1 = B1_DPCLK_CNT_REG[0][12] & (!B1L225);
B1L228 = CARRY(B1L228_cout_1);


--B1L1086 is test:I0|Mux~69652 at LC_X9_Y3_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[12]_qfbk = B1_SPARE_CTTM_REG[12];
B1L1086 = B1L134 & (B1L1085 & (B1_DPCLK_CNT_REG[0][12]) # !B1L1085 & B1_SPARE_CTTM_REG[12]_qfbk) # !B1L134 & B1L1085;

--B1_SPARE_CTTM_REG[12] is test:I0|SPARE_CTTM_REG[12] at LC_X9_Y3_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[12] = DFFEAS(B1L1086, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L67, , , VCC);


--B1_DPCLK_CNT_REG[7][12] is test:I0|DPCLK_CNT_REG[7][12] at LC_X17_Y6_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][12]_carry_eqn = (!B1L838 & B1L840) # (B1L838 & B1L841);
B1_DPCLK_CNT_REG[7][12]_lut_out = B1_DPCLK_CNT_REG[7][12] $ (!B1_DPCLK_CNT_REG[7][12]_carry_eqn);
B1_DPCLK_CNT_REG[7][12] = DFFEAS(B1_DPCLK_CNT_REG[7][12]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L843 is test:I0|DPCLK_CNT_REG[7][12]~3485 at LC_X17_Y6_N6
--operation mode is arithmetic

B1L843_cout_0 = B1_DPCLK_CNT_REG[7][12] & (!B1L840);
B1L843 = CARRY(B1L843_cout_0);

--B1L844 is test:I0|DPCLK_CNT_REG[7][12]~3485COUT1_4564 at LC_X17_Y6_N6
--operation mode is arithmetic

B1L844_cout_1 = B1_DPCLK_CNT_REG[7][12] & (!B1L841);
B1L844 = CARRY(B1L844_cout_1);


--B1_DPCLK_CNT_REG[1][12] is test:I0|DPCLK_CNT_REG[1][12] at LC_X1_Y16_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][12]_carry_eqn = (!B1L310 & B1L312) # (B1L310 & B1L313);
B1_DPCLK_CNT_REG[1][12]_lut_out = B1_DPCLK_CNT_REG[1][12] $ (!B1_DPCLK_CNT_REG[1][12]_carry_eqn);
B1_DPCLK_CNT_REG[1][12] = DFFEAS(B1_DPCLK_CNT_REG[1][12]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L315 is test:I0|DPCLK_CNT_REG[1][12]~3489 at LC_X1_Y16_N6
--operation mode is arithmetic

B1L315_cout_0 = B1_DPCLK_CNT_REG[1][12] & (!B1L312);
B1L315 = CARRY(B1L315_cout_0);

--B1L316 is test:I0|DPCLK_CNT_REG[1][12]~3489COUT1_4468 at LC_X1_Y16_N6
--operation mode is arithmetic

B1L316_cout_1 = B1_DPCLK_CNT_REG[1][12] & (!B1L313);
B1L316 = CARRY(B1L316_cout_1);


--B1L1087 is test:I0|Mux~69653 at LC_X14_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[12]_qfbk = B1_MODE_REG[12];
B1L1087 = B1L15 & (B1L17) # !B1L15 & (B1L17 & B1_DPCLK_CNT_REG[1][12] # !B1L17 & (B1_MODE_REG[12]_qfbk));

--B1_MODE_REG[12] is test:I0|MODE_REG[12] at LC_X14_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[12] = DFFEAS(B1L1087, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L67, , , VCC);


--B1_DPCLK_CNT_REG[5][12] is test:I0|DPCLK_CNT_REG[5][12] at LC_X18_Y13_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][12]_carry_eqn = (!B1L662 & B1L664) # (B1L662 & B1L665);
B1_DPCLK_CNT_REG[5][12]_lut_out = B1_DPCLK_CNT_REG[5][12] $ (!B1_DPCLK_CNT_REG[5][12]_carry_eqn);
B1_DPCLK_CNT_REG[5][12] = DFFEAS(B1_DPCLK_CNT_REG[5][12]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L667 is test:I0|DPCLK_CNT_REG[5][12]~3493 at LC_X18_Y13_N6
--operation mode is arithmetic

B1L667_cout_0 = B1_DPCLK_CNT_REG[5][12] & (!B1L664);
B1L667 = CARRY(B1L667_cout_0);

--B1L668 is test:I0|DPCLK_CNT_REG[5][12]~3493COUT1_4420 at LC_X18_Y13_N6
--operation mode is arithmetic

B1L668_cout_1 = B1_DPCLK_CNT_REG[5][12] & (!B1L665);
B1L668 = CARRY(B1L668_cout_1);


--B1L1088 is test:I0|Mux~69654 at LC_X19_Y13_N9
--operation mode is normal

B1L1088 = B1L15 & (B1L1087 & (B1_DPCLK_CNT_REG[5][12]) # !B1L1087 & A1L249) # !B1L15 & B1L1087;


--B1_DPCLK_CNT_REG[3][12] is test:I0|DPCLK_CNT_REG[3][12] at LC_X14_Y7_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][12]_carry_eqn = (!B1L486 & B1L488) # (B1L486 & B1L489);
B1_DPCLK_CNT_REG[3][12]_lut_out = B1_DPCLK_CNT_REG[3][12] $ !B1_DPCLK_CNT_REG[3][12]_carry_eqn;
B1_DPCLK_CNT_REG[3][12] = DFFEAS(B1_DPCLK_CNT_REG[3][12]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L491 is test:I0|DPCLK_CNT_REG[3][12]~3497 at LC_X14_Y7_N6
--operation mode is arithmetic

B1L491_cout_0 = B1_DPCLK_CNT_REG[3][12] & !B1L488;
B1L491 = CARRY(B1L491_cout_0);

--B1L492 is test:I0|DPCLK_CNT_REG[3][12]~3497COUT1_4612 at LC_X14_Y7_N6
--operation mode is arithmetic

B1L492_cout_1 = B1_DPCLK_CNT_REG[3][12] & !B1L489;
B1L492 = CARRY(B1L492_cout_1);


--B1L1089 is test:I0|Mux~69655 at LC_X13_Y10_N2
--operation mode is normal

B1L1089 = B1L136 & (B1L1088 # B1L135) # !B1L136 & (B1_DPCLK_CNT_REG[3][12] & !B1L135);


--B1_DPCLK_CNT_REG[4][12] is test:I0|DPCLK_CNT_REG[4][12] at LC_X12_Y7_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][12]_carry_eqn = (!B1L574 & B1L576) # (B1L574 & B1L577);
B1_DPCLK_CNT_REG[4][12]_lut_out = B1_DPCLK_CNT_REG[4][12] $ !B1_DPCLK_CNT_REG[4][12]_carry_eqn;
B1_DPCLK_CNT_REG[4][12] = DFFEAS(B1_DPCLK_CNT_REG[4][12]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L579 is test:I0|DPCLK_CNT_REG[4][12]~3501 at LC_X12_Y7_N6
--operation mode is arithmetic

B1L579_cout_0 = B1_DPCLK_CNT_REG[4][12] & !B1L576;
B1L579 = CARRY(B1L579_cout_0);

--B1L580 is test:I0|DPCLK_CNT_REG[4][12]~3501COUT1_4660 at LC_X12_Y7_N6
--operation mode is arithmetic

B1L580_cout_1 = B1_DPCLK_CNT_REG[4][12] & !B1L577;
B1L580 = CARRY(B1L580_cout_1);


--B1L1090 is test:I0|Mux~69656 at LC_X13_Y7_N9
--operation mode is normal

B1L1090 = B1L1089 & (B1_DPCLK_CNT_REG[4][12] # !B1L135) # !B1L1089 & (B1_DPCLK_CNT_REG[7][12] & B1L135);


--B1L1091 is test:I0|Mux~69657 at LC_X13_Y3_N4
--operation mode is normal

B1L1091 = B1L16 & (B1L1086 # B1L133) # !B1L16 & B1L1090 & (!B1L133);


--B1L1092 is test:I0|Mux~69658 at LC_X13_Y3_N2
--operation mode is normal

B1L1092 = B1L1091 & (OR_DEL[12] # !B1L133) # !B1L1091 & (B1L1084 & B1L133);


--B1_DPCLK_CNT_REG[2][13] is test:I0|DPCLK_CNT_REG[2][13] at LC_X5_Y16_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][13]_carry_eqn = (!B1L398 & B1L403) # (B1L398 & B1L404);
B1_DPCLK_CNT_REG[2][13]_lut_out = B1_DPCLK_CNT_REG[2][13] $ B1_DPCLK_CNT_REG[2][13]_carry_eqn;
B1_DPCLK_CNT_REG[2][13] = DFFEAS(B1_DPCLK_CNT_REG[2][13]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L406 is test:I0|DPCLK_CNT_REG[2][13]~3505 at LC_X5_Y16_N7
--operation mode is arithmetic

B1L406_cout_0 = !B1L403 # !B1_DPCLK_CNT_REG[2][13];
B1L406 = CARRY(B1L406_cout_0);

--B1L407 is test:I0|DPCLK_CNT_REG[2][13]~3505COUT1_4374 at LC_X5_Y16_N7
--operation mode is arithmetic

B1L407_cout_1 = !B1L404 # !B1_DPCLK_CNT_REG[2][13];
B1L407 = CARRY(B1L407_cout_1);


--B1L1093 is test:I0|Mux~69659 at LC_X18_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[13]_qfbk = B1_TEST_CTRL_REG[13];
B1L1093 = B1L17 & (B1L15) # !B1L17 & (B1L15 & A1L315 # !B1L15 & (B1_TEST_CTRL_REG[13]_qfbk));

--B1_TEST_CTRL_REG[13] is test:I0|TEST_CTRL_REG[13] at LC_X18_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[13] = DFFEAS(B1L1093, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L69, , , VCC);


--B1_DPCLK_CNT_REG[6][13] is test:I0|DPCLK_CNT_REG[6][13] at LC_X17_Y14_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][13]_carry_eqn = (!B1L750 & B1L755) # (B1L750 & B1L756);
B1_DPCLK_CNT_REG[6][13]_lut_out = B1_DPCLK_CNT_REG[6][13] $ (B1_DPCLK_CNT_REG[6][13]_carry_eqn);
B1_DPCLK_CNT_REG[6][13] = DFFEAS(B1_DPCLK_CNT_REG[6][13]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L758 is test:I0|DPCLK_CNT_REG[6][13]~3509 at LC_X17_Y14_N7
--operation mode is arithmetic

B1L758_cout_0 = !B1L755 # !B1_DPCLK_CNT_REG[6][13];
B1L758 = CARRY(B1L758_cout_0);

--B1L759 is test:I0|DPCLK_CNT_REG[6][13]~3509COUT1_4518 at LC_X17_Y14_N7
--operation mode is arithmetic

B1L759_cout_1 = !B1L756 # !B1_DPCLK_CNT_REG[6][13];
B1L759 = CARRY(B1L759_cout_1);


--B1L1094 is test:I0|Mux~69660 at LC_X11_Y15_N8
--operation mode is normal

B1L1094 = B1L1093 & (B1_DPCLK_CNT_REG[6][13] # !B1L17) # !B1L1093 & (B1_DPCLK_CNT_REG[2][13] & B1L17);


--B1_SCLK_CNT_REG[13] is test:I0|SCLK_CNT_REG[13] at LC_X9_Y7_N7
--operation mode is arithmetic

B1_SCLK_CNT_REG[13]_carry_eqn = (!B1L1387 & B1L1392) # (B1L1387 & B1L1393);
B1_SCLK_CNT_REG[13]_lut_out = B1_SCLK_CNT_REG[13] $ (B1_SCLK_CNT_REG[13]_carry_eqn);
B1_SCLK_CNT_REG[13] = DFFEAS(B1_SCLK_CNT_REG[13]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1395 is test:I0|SCLK_CNT_REG[13]~6407 at LC_X9_Y7_N7
--operation mode is arithmetic

B1L1395_cout_0 = !B1L1392 # !B1_SCLK_CNT_REG[13];
B1L1395 = CARRY(B1L1395_cout_0);

--B1L1396 is test:I0|SCLK_CNT_REG[13]~6407COUT1_6528 at LC_X9_Y7_N7
--operation mode is arithmetic

B1L1396_cout_1 = !B1L1393 # !B1_SCLK_CNT_REG[13];
B1L1396 = CARRY(B1L1396_cout_1);


--B1L1095 is test:I0|Mux~69661 at LC_X8_Y7_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[13]_qfbk = B1_SPARE_CTTM_REG[13];
B1L1095 = B1L950 & (B1L134) # !B1L950 & (B1L134 & (B1_SPARE_CTTM_REG[13]_qfbk) # !B1L134 & OR_DEL[37]);

--B1_SPARE_CTTM_REG[13] is test:I0|SPARE_CTTM_REG[13] at LC_X8_Y7_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[13] = DFFEAS(B1L1095, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L69, , , VCC);


--B1_DPCLK_CNT_REG[0][13] is test:I0|DPCLK_CNT_REG[0][13] at LC_X8_Y5_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][13]_carry_eqn = (!B1L222 & B1L227) # (B1L222 & B1L228);
B1_DPCLK_CNT_REG[0][13]_lut_out = B1_DPCLK_CNT_REG[0][13] $ B1_DPCLK_CNT_REG[0][13]_carry_eqn;
B1_DPCLK_CNT_REG[0][13] = DFFEAS(B1_DPCLK_CNT_REG[0][13]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L230 is test:I0|DPCLK_CNT_REG[0][13]~3513 at LC_X8_Y5_N7
--operation mode is arithmetic

B1L230_cout_0 = !B1L227 # !B1_DPCLK_CNT_REG[0][13];
B1L230 = CARRY(B1L230_cout_0);

--B1L231 is test:I0|DPCLK_CNT_REG[0][13]~3513COUT1_4326 at LC_X8_Y5_N7
--operation mode is arithmetic

B1L231_cout_1 = !B1L228 # !B1_DPCLK_CNT_REG[0][13];
B1L231 = CARRY(B1L231_cout_1);


--B1L1096 is test:I0|Mux~69662 at LC_X10_Y7_N3
--operation mode is normal

B1L1096 = B1L1095 & (B1_DPCLK_CNT_REG[0][13] # !B1L950) # !B1L1095 & (B1L950 & B1_SCLK_CNT_REG[13]);


--B1_DPCLK_CNT_REG[1][13] is test:I0|DPCLK_CNT_REG[1][13] at LC_X1_Y16_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][13]_carry_eqn = (!B1L310 & B1L315) # (B1L310 & B1L316);
B1_DPCLK_CNT_REG[1][13]_lut_out = B1_DPCLK_CNT_REG[1][13] $ (B1_DPCLK_CNT_REG[1][13]_carry_eqn);
B1_DPCLK_CNT_REG[1][13] = DFFEAS(B1_DPCLK_CNT_REG[1][13]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L318 is test:I0|DPCLK_CNT_REG[1][13]~3517 at LC_X1_Y16_N7
--operation mode is arithmetic

B1L318_cout_0 = !B1L315 # !B1_DPCLK_CNT_REG[1][13];
B1L318 = CARRY(B1L318_cout_0);

--B1L319 is test:I0|DPCLK_CNT_REG[1][13]~3517COUT1_4470 at LC_X1_Y16_N7
--operation mode is arithmetic

B1L319_cout_1 = !B1L316 # !B1_DPCLK_CNT_REG[1][13];
B1L319 = CARRY(B1L319_cout_1);


--B1L1097 is test:I0|Mux~69663 at LC_X12_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[13]_qfbk = B1_MODE_REG[13];
B1L1097 = B1L17 & (B1_DPCLK_CNT_REG[1][13] # B1L15) # !B1L17 & (B1_MODE_REG[13]_qfbk & !B1L15);

--B1_MODE_REG[13] is test:I0|MODE_REG[13] at LC_X12_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[13] = DFFEAS(B1L1097, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L69, , , VCC);


--B1_DPCLK_CNT_REG[5][13] is test:I0|DPCLK_CNT_REG[5][13] at LC_X18_Y13_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][13]_carry_eqn = (!B1L662 & B1L667) # (B1L662 & B1L668);
B1_DPCLK_CNT_REG[5][13]_lut_out = B1_DPCLK_CNT_REG[5][13] $ B1_DPCLK_CNT_REG[5][13]_carry_eqn;
B1_DPCLK_CNT_REG[5][13] = DFFEAS(B1_DPCLK_CNT_REG[5][13]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L670 is test:I0|DPCLK_CNT_REG[5][13]~3521 at LC_X18_Y13_N7
--operation mode is arithmetic

B1L670_cout_0 = !B1L667 # !B1_DPCLK_CNT_REG[5][13];
B1L670 = CARRY(B1L670_cout_0);

--B1L671 is test:I0|DPCLK_CNT_REG[5][13]~3521COUT1_4422 at LC_X18_Y13_N7
--operation mode is arithmetic

B1L671_cout_1 = !B1L668 # !B1_DPCLK_CNT_REG[5][13];
B1L671 = CARRY(B1L671_cout_1);


--B1L1098 is test:I0|Mux~69664 at LC_X12_Y13_N4
--operation mode is normal

B1L1098 = B1L1097 & (B1_DPCLK_CNT_REG[5][13] # !B1L15) # !B1L1097 & (A1L251 & B1L15);


--B1_DPCLK_CNT_REG[7][13] is test:I0|DPCLK_CNT_REG[7][13] at LC_X17_Y6_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][13]_carry_eqn = (!B1L838 & B1L843) # (B1L838 & B1L844);
B1_DPCLK_CNT_REG[7][13]_lut_out = B1_DPCLK_CNT_REG[7][13] $ (B1_DPCLK_CNT_REG[7][13]_carry_eqn);
B1_DPCLK_CNT_REG[7][13] = DFFEAS(B1_DPCLK_CNT_REG[7][13]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L846 is test:I0|DPCLK_CNT_REG[7][13]~3525 at LC_X17_Y6_N7
--operation mode is arithmetic

B1L846_cout_0 = !B1L843 # !B1_DPCLK_CNT_REG[7][13];
B1L846 = CARRY(B1L846_cout_0);

--B1L847 is test:I0|DPCLK_CNT_REG[7][13]~3525COUT1_4566 at LC_X17_Y6_N7
--operation mode is arithmetic

B1L847_cout_1 = !B1L844 # !B1_DPCLK_CNT_REG[7][13];
B1L847 = CARRY(B1L847_cout_1);


--B1_DPCLK_CNT_REG[3][13] is test:I0|DPCLK_CNT_REG[3][13] at LC_X14_Y7_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][13]_carry_eqn = (!B1L486 & B1L491) # (B1L486 & B1L492);
B1_DPCLK_CNT_REG[3][13]_lut_out = B1_DPCLK_CNT_REG[3][13] $ B1_DPCLK_CNT_REG[3][13]_carry_eqn;
B1_DPCLK_CNT_REG[3][13] = DFFEAS(B1_DPCLK_CNT_REG[3][13]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L494 is test:I0|DPCLK_CNT_REG[3][13]~3529 at LC_X14_Y7_N7
--operation mode is arithmetic

B1L494_cout_0 = !B1L491 # !B1_DPCLK_CNT_REG[3][13];
B1L494 = CARRY(B1L494_cout_0);

--B1L495 is test:I0|DPCLK_CNT_REG[3][13]~3529COUT1_4614 at LC_X14_Y7_N7
--operation mode is arithmetic

B1L495_cout_1 = !B1L492 # !B1_DPCLK_CNT_REG[3][13];
B1L495 = CARRY(B1L495_cout_1);


--B1L1099 is test:I0|Mux~69665 at LC_X17_Y7_N2
--operation mode is normal

B1L1099 = B1L135 & (B1_DPCLK_CNT_REG[7][13] # B1L136) # !B1L135 & B1_DPCLK_CNT_REG[3][13] & (!B1L136);


--B1_DPCLK_CNT_REG[4][13] is test:I0|DPCLK_CNT_REG[4][13] at LC_X12_Y7_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][13]_carry_eqn = (!B1L574 & B1L579) # (B1L574 & B1L580);
B1_DPCLK_CNT_REG[4][13]_lut_out = B1_DPCLK_CNT_REG[4][13] $ B1_DPCLK_CNT_REG[4][13]_carry_eqn;
B1_DPCLK_CNT_REG[4][13] = DFFEAS(B1_DPCLK_CNT_REG[4][13]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L582 is test:I0|DPCLK_CNT_REG[4][13]~3533 at LC_X12_Y7_N7
--operation mode is arithmetic

B1L582_cout_0 = !B1L579 # !B1_DPCLK_CNT_REG[4][13];
B1L582 = CARRY(B1L582_cout_0);

--B1L583 is test:I0|DPCLK_CNT_REG[4][13]~3533COUT1_4662 at LC_X12_Y7_N7
--operation mode is arithmetic

B1L583_cout_1 = !B1L580 # !B1_DPCLK_CNT_REG[4][13];
B1L583 = CARRY(B1L583_cout_1);


--B1L1100 is test:I0|Mux~69666 at LC_X11_Y7_N6
--operation mode is normal

B1L1100 = B1L136 & (B1L1099 & B1_DPCLK_CNT_REG[4][13] # !B1L1099 & (B1L1098)) # !B1L136 & (B1L1099);


--B1L1101 is test:I0|Mux~69667 at LC_X10_Y7_N4
--operation mode is normal

B1L1101 = B1L16 & (B1L1096 # B1L133) # !B1L16 & B1L1100 & (!B1L133);


--B1L1102 is test:I0|Mux~69668 at LC_X10_Y7_N5
--operation mode is normal

B1L1102 = B1L133 & (B1L1101 & OR_DEL[13] # !B1L1101 & (B1L1094)) # !B1L133 & (B1L1101);


--B1_DPCLK_CNT_REG[2][14] is test:I0|DPCLK_CNT_REG[2][14] at LC_X5_Y16_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][14]_carry_eqn = (!B1L398 & B1L406) # (B1L398 & B1L407);
B1_DPCLK_CNT_REG[2][14]_lut_out = B1_DPCLK_CNT_REG[2][14] $ !B1_DPCLK_CNT_REG[2][14]_carry_eqn;
B1_DPCLK_CNT_REG[2][14] = DFFEAS(B1_DPCLK_CNT_REG[2][14]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L409 is test:I0|DPCLK_CNT_REG[2][14]~3537 at LC_X5_Y16_N8
--operation mode is arithmetic

B1L409_cout_0 = B1_DPCLK_CNT_REG[2][14] & !B1L406;
B1L409 = CARRY(B1L409_cout_0);

--B1L410 is test:I0|DPCLK_CNT_REG[2][14]~3537COUT1_4376 at LC_X5_Y16_N8
--operation mode is arithmetic

B1L410_cout_1 = B1_DPCLK_CNT_REG[2][14] & !B1L407;
B1L410 = CARRY(B1L410_cout_1);


--B1L1103 is test:I0|Mux~69669 at LC_X19_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[14]_qfbk = B1_TEST_CTRL_REG[14];
B1L1103 = B1L17 & (B1L15) # !B1L17 & (B1L15 & A1L317 # !B1L15 & (B1_TEST_CTRL_REG[14]_qfbk));

--B1_TEST_CTRL_REG[14] is test:I0|TEST_CTRL_REG[14] at LC_X19_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[14] = DFFEAS(B1L1103, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L71, , , VCC);


--B1_DPCLK_CNT_REG[6][14] is test:I0|DPCLK_CNT_REG[6][14] at LC_X17_Y14_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][14]_carry_eqn = (!B1L750 & B1L758) # (B1L750 & B1L759);
B1_DPCLK_CNT_REG[6][14]_lut_out = B1_DPCLK_CNT_REG[6][14] $ !B1_DPCLK_CNT_REG[6][14]_carry_eqn;
B1_DPCLK_CNT_REG[6][14] = DFFEAS(B1_DPCLK_CNT_REG[6][14]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L761 is test:I0|DPCLK_CNT_REG[6][14]~3541 at LC_X17_Y14_N8
--operation mode is arithmetic

B1L761_cout_0 = B1_DPCLK_CNT_REG[6][14] & !B1L758;
B1L761 = CARRY(B1L761_cout_0);

--B1L762 is test:I0|DPCLK_CNT_REG[6][14]~3541COUT1_4520 at LC_X17_Y14_N8
--operation mode is arithmetic

B1L762_cout_1 = B1_DPCLK_CNT_REG[6][14] & !B1L759;
B1L762 = CARRY(B1L762_cout_1);


--B1L1104 is test:I0|Mux~69670 at LC_X14_Y14_N9
--operation mode is normal

B1L1104 = B1L1103 & (B1_DPCLK_CNT_REG[6][14] # !B1L17) # !B1L1103 & B1L17 & B1_DPCLK_CNT_REG[2][14];


--B1_SCLK_CNT_REG[14] is test:I0|SCLK_CNT_REG[14] at LC_X9_Y7_N8
--operation mode is arithmetic

B1_SCLK_CNT_REG[14]_carry_eqn = (!B1L1387 & B1L1395) # (B1L1387 & B1L1396);
B1_SCLK_CNT_REG[14]_lut_out = B1_SCLK_CNT_REG[14] $ !B1_SCLK_CNT_REG[14]_carry_eqn;
B1_SCLK_CNT_REG[14] = DFFEAS(B1_SCLK_CNT_REG[14]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1398 is test:I0|SCLK_CNT_REG[14]~6411 at LC_X9_Y7_N8
--operation mode is arithmetic

B1L1398_cout_0 = B1_SCLK_CNT_REG[14] & !B1L1395;
B1L1398 = CARRY(B1L1398_cout_0);

--B1L1399 is test:I0|SCLK_CNT_REG[14]~6411COUT1_6530 at LC_X9_Y7_N8
--operation mode is arithmetic

B1L1399_cout_1 = B1_SCLK_CNT_REG[14] & !B1L1396;
B1L1399 = CARRY(B1L1399_cout_1);


--B1L1105 is test:I0|Mux~69671 at LC_X7_Y5_N3
--operation mode is normal

B1L1105 = B1L950 & (B1L134 # B1_SCLK_CNT_REG[14]) # !B1L950 & !B1L134 & (OR_DEL[38]);


--B1_DPCLK_CNT_REG[0][14] is test:I0|DPCLK_CNT_REG[0][14] at LC_X8_Y5_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][14]_carry_eqn = (!B1L222 & B1L230) # (B1L222 & B1L231);
B1_DPCLK_CNT_REG[0][14]_lut_out = B1_DPCLK_CNT_REG[0][14] $ !B1_DPCLK_CNT_REG[0][14]_carry_eqn;
B1_DPCLK_CNT_REG[0][14] = DFFEAS(B1_DPCLK_CNT_REG[0][14]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L233 is test:I0|DPCLK_CNT_REG[0][14]~3545 at LC_X8_Y5_N8
--operation mode is arithmetic

B1L233_cout_0 = B1_DPCLK_CNT_REG[0][14] & !B1L230;
B1L233 = CARRY(B1L233_cout_0);

--B1L234 is test:I0|DPCLK_CNT_REG[0][14]~3545COUT1_4328 at LC_X8_Y5_N8
--operation mode is arithmetic

B1L234_cout_1 = B1_DPCLK_CNT_REG[0][14] & !B1L231;
B1L234 = CARRY(B1L234_cout_1);


--B1L1106 is test:I0|Mux~69672 at LC_X7_Y5_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[14]_qfbk = B1_SPARE_CTTM_REG[14];
B1L1106 = B1L134 & (B1L1105 & B1_DPCLK_CNT_REG[0][14] # !B1L1105 & (B1_SPARE_CTTM_REG[14]_qfbk)) # !B1L134 & (B1L1105);

--B1_SPARE_CTTM_REG[14] is test:I0|SPARE_CTTM_REG[14] at LC_X7_Y5_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[14] = DFFEAS(B1L1106, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L71, , , VCC);


--B1_DPCLK_CNT_REG[7][14] is test:I0|DPCLK_CNT_REG[7][14] at LC_X17_Y6_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][14]_carry_eqn = (!B1L838 & B1L846) # (B1L838 & B1L847);
B1_DPCLK_CNT_REG[7][14]_lut_out = B1_DPCLK_CNT_REG[7][14] $ !B1_DPCLK_CNT_REG[7][14]_carry_eqn;
B1_DPCLK_CNT_REG[7][14] = DFFEAS(B1_DPCLK_CNT_REG[7][14]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L849 is test:I0|DPCLK_CNT_REG[7][14]~3549 at LC_X17_Y6_N8
--operation mode is arithmetic

B1L849_cout_0 = B1_DPCLK_CNT_REG[7][14] & !B1L846;
B1L849 = CARRY(B1L849_cout_0);

--B1L850 is test:I0|DPCLK_CNT_REG[7][14]~3549COUT1_4568 at LC_X17_Y6_N8
--operation mode is arithmetic

B1L850_cout_1 = B1_DPCLK_CNT_REG[7][14] & !B1L847;
B1L850 = CARRY(B1L850_cout_1);


--B1_DPCLK_CNT_REG[1][14] is test:I0|DPCLK_CNT_REG[1][14] at LC_X1_Y16_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][14]_carry_eqn = (!B1L310 & B1L318) # (B1L310 & B1L319);
B1_DPCLK_CNT_REG[1][14]_lut_out = B1_DPCLK_CNT_REG[1][14] $ !B1_DPCLK_CNT_REG[1][14]_carry_eqn;
B1_DPCLK_CNT_REG[1][14] = DFFEAS(B1_DPCLK_CNT_REG[1][14]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L321 is test:I0|DPCLK_CNT_REG[1][14]~3553 at LC_X1_Y16_N8
--operation mode is arithmetic

B1L321_cout_0 = B1_DPCLK_CNT_REG[1][14] & !B1L318;
B1L321 = CARRY(B1L321_cout_0);

--B1L322 is test:I0|DPCLK_CNT_REG[1][14]~3553COUT1_4472 at LC_X1_Y16_N8
--operation mode is arithmetic

B1L322_cout_1 = B1_DPCLK_CNT_REG[1][14] & !B1L319;
B1L322 = CARRY(B1L322_cout_1);


--B1L1107 is test:I0|Mux~69673 at LC_X19_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[14]_qfbk = B1_MODE_REG[14];
B1L1107 = B1L15 & (B1L17) # !B1L15 & (B1L17 & B1_DPCLK_CNT_REG[1][14] # !B1L17 & (B1_MODE_REG[14]_qfbk));

--B1_MODE_REG[14] is test:I0|MODE_REG[14] at LC_X19_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[14] = DFFEAS(B1L1107, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L71, , , VCC);


--B1_DPCLK_CNT_REG[5][14] is test:I0|DPCLK_CNT_REG[5][14] at LC_X18_Y13_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][14]_carry_eqn = (!B1L662 & B1L670) # (B1L662 & B1L671);
B1_DPCLK_CNT_REG[5][14]_lut_out = B1_DPCLK_CNT_REG[5][14] $ !B1_DPCLK_CNT_REG[5][14]_carry_eqn;
B1_DPCLK_CNT_REG[5][14] = DFFEAS(B1_DPCLK_CNT_REG[5][14]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L673 is test:I0|DPCLK_CNT_REG[5][14]~3557 at LC_X18_Y13_N8
--operation mode is arithmetic

B1L673_cout_0 = B1_DPCLK_CNT_REG[5][14] & !B1L670;
B1L673 = CARRY(B1L673_cout_0);

--B1L674 is test:I0|DPCLK_CNT_REG[5][14]~3557COUT1_4424 at LC_X18_Y13_N8
--operation mode is arithmetic

B1L674_cout_1 = B1_DPCLK_CNT_REG[5][14] & !B1L671;
B1L674 = CARRY(B1L674_cout_1);


--B1L1108 is test:I0|Mux~69674 at LC_X20_Y12_N4
--operation mode is normal

B1L1108 = B1L15 & (B1L1107 & B1_DPCLK_CNT_REG[5][14] # !B1L1107 & (A1L253)) # !B1L15 & B1L1107;


--B1_DPCLK_CNT_REG[3][14] is test:I0|DPCLK_CNT_REG[3][14] at LC_X14_Y7_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][14]_carry_eqn = (!B1L486 & B1L494) # (B1L486 & B1L495);
B1_DPCLK_CNT_REG[3][14]_lut_out = B1_DPCLK_CNT_REG[3][14] $ !B1_DPCLK_CNT_REG[3][14]_carry_eqn;
B1_DPCLK_CNT_REG[3][14] = DFFEAS(B1_DPCLK_CNT_REG[3][14]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L497 is test:I0|DPCLK_CNT_REG[3][14]~3561 at LC_X14_Y7_N8
--operation mode is arithmetic

B1L497_cout_0 = B1_DPCLK_CNT_REG[3][14] & !B1L494;
B1L497 = CARRY(B1L497_cout_0);

--B1L498 is test:I0|DPCLK_CNT_REG[3][14]~3561COUT1_4616 at LC_X14_Y7_N8
--operation mode is arithmetic

B1L498_cout_1 = B1_DPCLK_CNT_REG[3][14] & !B1L495;
B1L498 = CARRY(B1L498_cout_1);


--B1L1109 is test:I0|Mux~69675 at LC_X14_Y10_N5
--operation mode is normal

B1L1109 = B1L136 & (B1L1108 # B1L135) # !B1L136 & B1_DPCLK_CNT_REG[3][14] & (!B1L135);


--B1_DPCLK_CNT_REG[4][14] is test:I0|DPCLK_CNT_REG[4][14] at LC_X12_Y7_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][14]_carry_eqn = (!B1L574 & B1L582) # (B1L574 & B1L583);
B1_DPCLK_CNT_REG[4][14]_lut_out = B1_DPCLK_CNT_REG[4][14] $ !B1_DPCLK_CNT_REG[4][14]_carry_eqn;
B1_DPCLK_CNT_REG[4][14] = DFFEAS(B1_DPCLK_CNT_REG[4][14]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L585 is test:I0|DPCLK_CNT_REG[4][14]~3565 at LC_X12_Y7_N8
--operation mode is arithmetic

B1L585_cout_0 = B1_DPCLK_CNT_REG[4][14] & !B1L582;
B1L585 = CARRY(B1L585_cout_0);

--B1L586 is test:I0|DPCLK_CNT_REG[4][14]~3565COUT1_4664 at LC_X12_Y7_N8
--operation mode is arithmetic

B1L586_cout_1 = B1_DPCLK_CNT_REG[4][14] & !B1L583;
B1L586 = CARRY(B1L586_cout_1);


--B1L1110 is test:I0|Mux~69676 at LC_X13_Y6_N9
--operation mode is normal

B1L1110 = B1L135 & (B1L1109 & (B1_DPCLK_CNT_REG[4][14]) # !B1L1109 & B1_DPCLK_CNT_REG[7][14]) # !B1L135 & (B1L1109);


--B1L1111 is test:I0|Mux~69677 at LC_X13_Y5_N5
--operation mode is normal

B1L1111 = B1L16 & (B1L1106 # B1L133) # !B1L16 & B1L1110 & (!B1L133);


--B1L1112 is test:I0|Mux~69678 at LC_X13_Y5_N3
--operation mode is normal

B1L1112 = B1L133 & (B1L1111 & OR_DEL[14] # !B1L1111 & (B1L1104)) # !B1L133 & (B1L1111);


--B1_DPCLK_CNT_REG[2][15] is test:I0|DPCLK_CNT_REG[2][15] at LC_X5_Y16_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][15]_carry_eqn = (!B1L398 & B1L409) # (B1L398 & B1L410);
B1_DPCLK_CNT_REG[2][15]_lut_out = B1_DPCLK_CNT_REG[2][15] $ B1_DPCLK_CNT_REG[2][15]_carry_eqn;
B1_DPCLK_CNT_REG[2][15] = DFFEAS(B1_DPCLK_CNT_REG[2][15]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L412 is test:I0|DPCLK_CNT_REG[2][15]~3569 at LC_X5_Y16_N9
--operation mode is arithmetic

B1L412 = CARRY(!B1L410 # !B1_DPCLK_CNT_REG[2][15]);


--B1L1113 is test:I0|Mux~69679 at LC_X20_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[15]_qfbk = B1_TEST_CTRL_REG[15];
B1L1113 = B1L15 & (A1L319 # B1L17) # !B1L15 & (B1_TEST_CTRL_REG[15]_qfbk & !B1L17);

--B1_TEST_CTRL_REG[15] is test:I0|TEST_CTRL_REG[15] at LC_X20_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[15] = DFFEAS(B1L1113, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L73, , , VCC);


--B1_DPCLK_CNT_REG[6][15] is test:I0|DPCLK_CNT_REG[6][15] at LC_X17_Y14_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][15]_carry_eqn = (!B1L750 & B1L761) # (B1L750 & B1L762);
B1_DPCLK_CNT_REG[6][15]_lut_out = B1_DPCLK_CNT_REG[6][15] $ B1_DPCLK_CNT_REG[6][15]_carry_eqn;
B1_DPCLK_CNT_REG[6][15] = DFFEAS(B1_DPCLK_CNT_REG[6][15]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L764 is test:I0|DPCLK_CNT_REG[6][15]~3573 at LC_X17_Y14_N9
--operation mode is arithmetic

B1L764 = CARRY(!B1L762 # !B1_DPCLK_CNT_REG[6][15]);


--B1L1114 is test:I0|Mux~69680 at LC_X13_Y14_N5
--operation mode is normal

B1L1114 = B1L1113 & (B1_DPCLK_CNT_REG[6][15] # !B1L17) # !B1L1113 & B1_DPCLK_CNT_REG[2][15] & (B1L17);


--B1_SCLK_CNT_REG[15] is test:I0|SCLK_CNT_REG[15] at LC_X9_Y7_N9
--operation mode is arithmetic

B1_SCLK_CNT_REG[15]_carry_eqn = (!B1L1387 & B1L1398) # (B1L1387 & B1L1399);
B1_SCLK_CNT_REG[15]_lut_out = B1_SCLK_CNT_REG[15] $ B1_SCLK_CNT_REG[15]_carry_eqn;
B1_SCLK_CNT_REG[15] = DFFEAS(B1_SCLK_CNT_REG[15]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1401 is test:I0|SCLK_CNT_REG[15]~6415 at LC_X9_Y7_N9
--operation mode is arithmetic

B1L1401 = CARRY(!B1L1399 # !B1_SCLK_CNT_REG[15]);


--B1L1115 is test:I0|Mux~69681 at LC_X8_Y7_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[15]_qfbk = B1_SPARE_CTTM_REG[15];
B1L1115 = B1L950 & (B1L134) # !B1L950 & (B1L134 & (B1_SPARE_CTTM_REG[15]_qfbk) # !B1L134 & OR_DEL[39]);

--B1_SPARE_CTTM_REG[15] is test:I0|SPARE_CTTM_REG[15] at LC_X8_Y7_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[15] = DFFEAS(B1L1115, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L73, , , VCC);


--B1_DPCLK_CNT_REG[0][15] is test:I0|DPCLK_CNT_REG[0][15] at LC_X8_Y5_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][15]_carry_eqn = (!B1L222 & B1L233) # (B1L222 & B1L234);
B1_DPCLK_CNT_REG[0][15]_lut_out = B1_DPCLK_CNT_REG[0][15] $ B1_DPCLK_CNT_REG[0][15]_carry_eqn;
B1_DPCLK_CNT_REG[0][15] = DFFEAS(B1_DPCLK_CNT_REG[0][15]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L236 is test:I0|DPCLK_CNT_REG[0][15]~3577 at LC_X8_Y5_N9
--operation mode is arithmetic

B1L236 = CARRY(!B1L234 # !B1_DPCLK_CNT_REG[0][15]);


--B1L1116 is test:I0|Mux~69682 at LC_X10_Y6_N8
--operation mode is normal

B1L1116 = B1L950 & (B1L1115 & B1_DPCLK_CNT_REG[0][15] # !B1L1115 & (B1_SCLK_CNT_REG[15])) # !B1L950 & (B1L1115);


--B1_DPCLK_CNT_REG[1][15] is test:I0|DPCLK_CNT_REG[1][15] at LC_X1_Y16_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][15]_carry_eqn = (!B1L310 & B1L321) # (B1L310 & B1L322);
B1_DPCLK_CNT_REG[1][15]_lut_out = B1_DPCLK_CNT_REG[1][15] $ B1_DPCLK_CNT_REG[1][15]_carry_eqn;
B1_DPCLK_CNT_REG[1][15] = DFFEAS(B1_DPCLK_CNT_REG[1][15]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L324 is test:I0|DPCLK_CNT_REG[1][15]~3581 at LC_X1_Y16_N9
--operation mode is arithmetic

B1L324 = CARRY(!B1L322 # !B1_DPCLK_CNT_REG[1][15]);


--B1L1117 is test:I0|Mux~69683 at LC_X20_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[15]_qfbk = B1_MODE_REG[15];
B1L1117 = B1L15 & (B1L17) # !B1L15 & (B1L17 & B1_DPCLK_CNT_REG[1][15] # !B1L17 & (B1_MODE_REG[15]_qfbk));

--B1_MODE_REG[15] is test:I0|MODE_REG[15] at LC_X20_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[15] = DFFEAS(B1L1117, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L73, , , VCC);


--B1_DPCLK_CNT_REG[5][15] is test:I0|DPCLK_CNT_REG[5][15] at LC_X18_Y13_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][15]_carry_eqn = (!B1L662 & B1L673) # (B1L662 & B1L674);
B1_DPCLK_CNT_REG[5][15]_lut_out = B1_DPCLK_CNT_REG[5][15] $ B1_DPCLK_CNT_REG[5][15]_carry_eqn;
B1_DPCLK_CNT_REG[5][15] = DFFEAS(B1_DPCLK_CNT_REG[5][15]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L676 is test:I0|DPCLK_CNT_REG[5][15]~3585 at LC_X18_Y13_N9
--operation mode is arithmetic

B1L676 = CARRY(!B1L674 # !B1_DPCLK_CNT_REG[5][15]);


--B1L1118 is test:I0|Mux~69684 at LC_X20_Y13_N6
--operation mode is normal

B1L1118 = B1L15 & (B1L1117 & B1_DPCLK_CNT_REG[5][15] # !B1L1117 & (A1L255)) # !B1L15 & (B1L1117);


--B1_DPCLK_CNT_REG[7][15] is test:I0|DPCLK_CNT_REG[7][15] at LC_X17_Y6_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][15]_carry_eqn = (!B1L838 & B1L849) # (B1L838 & B1L850);
B1_DPCLK_CNT_REG[7][15]_lut_out = B1_DPCLK_CNT_REG[7][15] $ B1_DPCLK_CNT_REG[7][15]_carry_eqn;
B1_DPCLK_CNT_REG[7][15] = DFFEAS(B1_DPCLK_CNT_REG[7][15]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L852 is test:I0|DPCLK_CNT_REG[7][15]~3589 at LC_X17_Y6_N9
--operation mode is arithmetic

B1L852 = CARRY(!B1L850 # !B1_DPCLK_CNT_REG[7][15]);


--B1_DPCLK_CNT_REG[3][15] is test:I0|DPCLK_CNT_REG[3][15] at LC_X14_Y7_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][15]_carry_eqn = (!B1L486 & B1L497) # (B1L486 & B1L498);
B1_DPCLK_CNT_REG[3][15]_lut_out = B1_DPCLK_CNT_REG[3][15] $ (B1_DPCLK_CNT_REG[3][15]_carry_eqn);
B1_DPCLK_CNT_REG[3][15] = DFFEAS(B1_DPCLK_CNT_REG[3][15]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L500 is test:I0|DPCLK_CNT_REG[3][15]~3593 at LC_X14_Y7_N9
--operation mode is arithmetic

B1L500 = CARRY(!B1L498 # !B1_DPCLK_CNT_REG[3][15]);


--B1L1119 is test:I0|Mux~69685 at LC_X12_Y8_N3
--operation mode is normal

B1L1119 = B1L135 & (B1_DPCLK_CNT_REG[7][15] # B1L136) # !B1L135 & (B1_DPCLK_CNT_REG[3][15] & !B1L136);


--B1_DPCLK_CNT_REG[4][15] is test:I0|DPCLK_CNT_REG[4][15] at LC_X12_Y7_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][15]_carry_eqn = (!B1L574 & B1L585) # (B1L574 & B1L586);
B1_DPCLK_CNT_REG[4][15]_lut_out = B1_DPCLK_CNT_REG[4][15] $ B1_DPCLK_CNT_REG[4][15]_carry_eqn;
B1_DPCLK_CNT_REG[4][15] = DFFEAS(B1_DPCLK_CNT_REG[4][15]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L588 is test:I0|DPCLK_CNT_REG[4][15]~3597 at LC_X12_Y7_N9
--operation mode is arithmetic

B1L588 = CARRY(!B1L586 # !B1_DPCLK_CNT_REG[4][15]);


--B1L1120 is test:I0|Mux~69686 at LC_X11_Y6_N4
--operation mode is normal

B1L1120 = B1L136 & (B1L1119 & (B1_DPCLK_CNT_REG[4][15]) # !B1L1119 & B1L1118) # !B1L136 & (B1L1119);


--B1L1121 is test:I0|Mux~69687 at LC_X11_Y6_N2
--operation mode is normal

B1L1121 = B1L133 & (B1L16) # !B1L133 & (B1L16 & (B1L1116) # !B1L16 & B1L1120);


--B1L1122 is test:I0|Mux~69688 at LC_X13_Y4_N8
--operation mode is normal

B1L1122 = B1L1121 & (OR_DEL[15] # !B1L133) # !B1L1121 & B1L1114 & (B1L133);


--B1L149 is test:I0|DATAOUT[23]~11516 at LC_X10_Y8_N1
--operation mode is normal

B1L149 = B1L17 & B1L14 & B1L15 & B1L13 # !B1L17 & (B1L14 # B1L15 & B1L13);


--B1L150 is test:I0|DATAOUT[23]~11517 at LC_X11_Y5_N4
--operation mode is normal

B1L150 = B1L17 # !B1L949 & B1L110 & B1L139;


--B1L174 is test:I0|DATAOUT[31]~11518 at LC_X11_Y5_N5
--operation mode is normal

B1L174 = B1L110 & (B1L16 & (!B1L150) # !B1L16 & !B1L149);


--B1_SCLK_CNT_REG[16] is test:I0|SCLK_CNT_REG[16] at LC_X9_Y6_N0
--operation mode is arithmetic

B1_SCLK_CNT_REG[16]_carry_eqn = B1L1401;
B1_SCLK_CNT_REG[16]_lut_out = B1_SCLK_CNT_REG[16] $ !B1_SCLK_CNT_REG[16]_carry_eqn;
B1_SCLK_CNT_REG[16] = DFFEAS(B1_SCLK_CNT_REG[16]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1403 is test:I0|SCLK_CNT_REG[16]~6419 at LC_X9_Y6_N0
--operation mode is arithmetic

B1L1403_cout_0 = B1_SCLK_CNT_REG[16] & !B1L1401;
B1L1403 = CARRY(B1L1403_cout_0);

--B1L1404 is test:I0|SCLK_CNT_REG[16]~6419COUT1_6532 at LC_X9_Y6_N0
--operation mode is arithmetic

B1L1404_cout_1 = B1_SCLK_CNT_REG[16] & !B1L1401;
B1L1404 = CARRY(B1L1404_cout_1);


--B1L1123 is test:I0|Mux~69689 at LC_X7_Y3_N5
--operation mode is normal

B1L1123 = B1L134 & (B1L950) # !B1L134 & (B1L950 & (B1_SCLK_CNT_REG[16]) # !B1L950 & OR_DEL[40]);


--B1_DPCLK_CNT_REG[0][16] is test:I0|DPCLK_CNT_REG[0][16] at LC_X8_Y4_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][16]_carry_eqn = B1L236;
B1_DPCLK_CNT_REG[0][16]_lut_out = B1_DPCLK_CNT_REG[0][16] $ !B1_DPCLK_CNT_REG[0][16]_carry_eqn;
B1_DPCLK_CNT_REG[0][16] = DFFEAS(B1_DPCLK_CNT_REG[0][16]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L238 is test:I0|DPCLK_CNT_REG[0][16]~3601 at LC_X8_Y4_N0
--operation mode is arithmetic

B1L238_cout_0 = B1_DPCLK_CNT_REG[0][16] & !B1L236;
B1L238 = CARRY(B1L238_cout_0);

--B1L239 is test:I0|DPCLK_CNT_REG[0][16]~3601COUT1_4330 at LC_X8_Y4_N0
--operation mode is arithmetic

B1L239_cout_1 = B1_DPCLK_CNT_REG[0][16] & !B1L236;
B1L239 = CARRY(B1L239_cout_1);


--B1L1124 is test:I0|Mux~69690 at LC_X7_Y3_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[16]_qfbk = B1_SPARE_CTTM_REG[16];
B1L1124 = B1L134 & (B1L1123 & (B1_DPCLK_CNT_REG[0][16]) # !B1L1123 & B1_SPARE_CTTM_REG[16]_qfbk) # !B1L134 & B1L1123;

--B1_SPARE_CTTM_REG[16] is test:I0|SPARE_CTTM_REG[16] at LC_X7_Y3_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[16] = DFFEAS(B1L1124, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L75, , , VCC);


--B1_DPCLK_CNT_REG[7][16] is test:I0|DPCLK_CNT_REG[7][16] at LC_X17_Y5_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][16]_carry_eqn = B1L852;
B1_DPCLK_CNT_REG[7][16]_lut_out = B1_DPCLK_CNT_REG[7][16] $ !B1_DPCLK_CNT_REG[7][16]_carry_eqn;
B1_DPCLK_CNT_REG[7][16] = DFFEAS(B1_DPCLK_CNT_REG[7][16]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L854 is test:I0|DPCLK_CNT_REG[7][16]~3605 at LC_X17_Y5_N0
--operation mode is arithmetic

B1L854_cout_0 = B1_DPCLK_CNT_REG[7][16] & !B1L852;
B1L854 = CARRY(B1L854_cout_0);

--B1L855 is test:I0|DPCLK_CNT_REG[7][16]~3605COUT1_4570 at LC_X17_Y5_N0
--operation mode is arithmetic

B1L855_cout_1 = B1_DPCLK_CNT_REG[7][16] & !B1L852;
B1L855 = CARRY(B1L855_cout_1);


--B1_DPCLK_CNT_REG[2][16] is test:I0|DPCLK_CNT_REG[2][16] at LC_X5_Y15_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][16]_carry_eqn = B1L412;
B1_DPCLK_CNT_REG[2][16]_lut_out = B1_DPCLK_CNT_REG[2][16] $ !B1_DPCLK_CNT_REG[2][16]_carry_eqn;
B1_DPCLK_CNT_REG[2][16] = DFFEAS(B1_DPCLK_CNT_REG[2][16]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L414 is test:I0|DPCLK_CNT_REG[2][16]~3609 at LC_X5_Y15_N0
--operation mode is arithmetic

B1L414_cout_0 = B1_DPCLK_CNT_REG[2][16] & !B1L412;
B1L414 = CARRY(B1L414_cout_0);

--B1L415 is test:I0|DPCLK_CNT_REG[2][16]~3609COUT1_4378 at LC_X5_Y15_N0
--operation mode is arithmetic

B1L415_cout_1 = B1_DPCLK_CNT_REG[2][16] & !B1L412;
B1L415 = CARRY(B1L415_cout_1);


--B1L151 is test:I0|DATAOUT[23]~11519 at LC_X11_Y10_N6
--operation mode is normal

B1L151 = B1L13 & (B1L15 # B1L17);


--B1_DPCLK_CNT_REG[1][16] is test:I0|DPCLK_CNT_REG[1][16] at LC_X1_Y15_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][16]_carry_eqn = B1L324;
B1_DPCLK_CNT_REG[1][16]_lut_out = B1_DPCLK_CNT_REG[1][16] $ !B1_DPCLK_CNT_REG[1][16]_carry_eqn;
B1_DPCLK_CNT_REG[1][16] = DFFEAS(B1_DPCLK_CNT_REG[1][16]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L326 is test:I0|DPCLK_CNT_REG[1][16]~3613 at LC_X1_Y15_N0
--operation mode is arithmetic

B1L326_cout_0 = B1_DPCLK_CNT_REG[1][16] & !B1L324;
B1L326 = CARRY(B1L326_cout_0);

--B1L327 is test:I0|DPCLK_CNT_REG[1][16]~3613COUT1_4474 at LC_X1_Y15_N0
--operation mode is arithmetic

B1L327_cout_1 = B1_DPCLK_CNT_REG[1][16] & !B1L324;
B1L327 = CARRY(B1L327_cout_1);


--B1L1125 is test:I0|Mux~69691 at LC_X14_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[16]_qfbk = B1_MODE_REG[16];
B1L1125 = B1L17 & (B1_DPCLK_CNT_REG[1][16] # B1L15) # !B1L17 & (B1_MODE_REG[16]_qfbk & !B1L15);

--B1_MODE_REG[16] is test:I0|MODE_REG[16] at LC_X14_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[16] = DFFEAS(B1L1125, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L75, , , VCC);


--B1_DPCLK_CNT_REG[5][16] is test:I0|DPCLK_CNT_REG[5][16] at LC_X18_Y12_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][16]_carry_eqn = B1L676;
B1_DPCLK_CNT_REG[5][16]_lut_out = B1_DPCLK_CNT_REG[5][16] $ !B1_DPCLK_CNT_REG[5][16]_carry_eqn;
B1_DPCLK_CNT_REG[5][16] = DFFEAS(B1_DPCLK_CNT_REG[5][16]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L678 is test:I0|DPCLK_CNT_REG[5][16]~3617 at LC_X18_Y12_N0
--operation mode is arithmetic

B1L678_cout_0 = B1_DPCLK_CNT_REG[5][16] & !B1L676;
B1L678 = CARRY(B1L678_cout_0);

--B1L679 is test:I0|DPCLK_CNT_REG[5][16]~3617COUT1_4426 at LC_X18_Y12_N0
--operation mode is arithmetic

B1L679_cout_1 = B1_DPCLK_CNT_REG[5][16] & !B1L676;
B1L679 = CARRY(B1L679_cout_1);


--B1L1126 is test:I0|Mux~69692 at LC_X14_Y14_N2
--operation mode is normal

B1L1126 = B1L1125 & (B1_DPCLK_CNT_REG[5][16] # !B1L15) # !B1L1125 & A1L257 & (B1L15);


--B1L1127 is test:I0|Mux~69693 at LC_X14_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[16]_qfbk = B1_TEST_CTRL_REG[16];
B1L1127 = B1L151 & !B1L949 # !B1L151 & (B1L949 & B1_TEST_CTRL_REG[16]_qfbk # !B1L949 & (B1L1126));

--B1_TEST_CTRL_REG[16] is test:I0|TEST_CTRL_REG[16] at LC_X14_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[16] = DFFEAS(B1L1127, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L75, , , VCC);


--B1_DPCLK_CNT_REG[6][16] is test:I0|DPCLK_CNT_REG[6][16] at LC_X17_Y13_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][16]_carry_eqn = B1L764;
B1_DPCLK_CNT_REG[6][16]_lut_out = B1_DPCLK_CNT_REG[6][16] $ !B1_DPCLK_CNT_REG[6][16]_carry_eqn;
B1_DPCLK_CNT_REG[6][16] = DFFEAS(B1_DPCLK_CNT_REG[6][16]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L766 is test:I0|DPCLK_CNT_REG[6][16]~3621 at LC_X17_Y13_N0
--operation mode is arithmetic

B1L766_cout_0 = B1_DPCLK_CNT_REG[6][16] & !B1L764;
B1L766 = CARRY(B1L766_cout_0);

--B1L767 is test:I0|DPCLK_CNT_REG[6][16]~3621COUT1_4522 at LC_X17_Y13_N0
--operation mode is arithmetic

B1L767_cout_1 = B1_DPCLK_CNT_REG[6][16] & !B1L764;
B1L767 = CARRY(B1L767_cout_1);


--B1L1128 is test:I0|Mux~69694 at LC_X13_Y11_N4
--operation mode is normal

B1L1128 = B1L1127 & (B1_DPCLK_CNT_REG[6][16] # !B1L151) # !B1L1127 & B1_DPCLK_CNT_REG[2][16] & B1L151;


--B1_DPCLK_CNT_REG[3][16] is test:I0|DPCLK_CNT_REG[3][16] at LC_X14_Y6_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][16]_carry_eqn = B1L500;
B1_DPCLK_CNT_REG[3][16]_lut_out = B1_DPCLK_CNT_REG[3][16] $ !B1_DPCLK_CNT_REG[3][16]_carry_eqn;
B1_DPCLK_CNT_REG[3][16] = DFFEAS(B1_DPCLK_CNT_REG[3][16]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L502 is test:I0|DPCLK_CNT_REG[3][16]~3625 at LC_X14_Y6_N0
--operation mode is arithmetic

B1L502_cout_0 = B1_DPCLK_CNT_REG[3][16] & !B1L500;
B1L502 = CARRY(B1L502_cout_0);

--B1L503 is test:I0|DPCLK_CNT_REG[3][16]~3625COUT1_4618 at LC_X14_Y6_N0
--operation mode is arithmetic

B1L503_cout_1 = B1_DPCLK_CNT_REG[3][16] & !B1L500;
B1L503 = CARRY(B1L503_cout_1);


--B1L1129 is test:I0|Mux~69695 at LC_X13_Y8_N2
--operation mode is normal

B1L1129 = B1L135 & (B1L136) # !B1L135 & (B1L136 & (B1L1128) # !B1L136 & B1_DPCLK_CNT_REG[3][16]);


--B1_DPCLK_CNT_REG[4][16] is test:I0|DPCLK_CNT_REG[4][16] at LC_X12_Y6_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][16]_carry_eqn = B1L588;
B1_DPCLK_CNT_REG[4][16]_lut_out = B1_DPCLK_CNT_REG[4][16] $ !B1_DPCLK_CNT_REG[4][16]_carry_eqn;
B1_DPCLK_CNT_REG[4][16] = DFFEAS(B1_DPCLK_CNT_REG[4][16]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L590 is test:I0|DPCLK_CNT_REG[4][16]~3629 at LC_X12_Y6_N0
--operation mode is arithmetic

B1L590_cout_0 = B1_DPCLK_CNT_REG[4][16] & !B1L588;
B1L590 = CARRY(B1L590_cout_0);

--B1L591 is test:I0|DPCLK_CNT_REG[4][16]~3629COUT1_4666 at LC_X12_Y6_N0
--operation mode is arithmetic

B1L591_cout_1 = B1_DPCLK_CNT_REG[4][16] & !B1L588;
B1L591 = CARRY(B1L591_cout_1);


--B1L1130 is test:I0|Mux~69696 at LC_X12_Y5_N6
--operation mode is normal

B1L1130 = B1L135 & (B1L1129 & B1_DPCLK_CNT_REG[4][16] # !B1L1129 & (B1_DPCLK_CNT_REG[7][16])) # !B1L135 & B1L1129;


--B1L175 is test:I0|DATAOUT[31]~11520 at LC_X11_Y2_N8
--operation mode is normal

B1L175 = B1L110 & (B1L16 & (B1L1124) # !B1L16 & B1L1130) # !B1L110 & B1L1130;


--B1_SCLK_CNT_REG[17] is test:I0|SCLK_CNT_REG[17] at LC_X9_Y6_N1
--operation mode is arithmetic

B1_SCLK_CNT_REG[17]_carry_eqn = (!B1L1401 & B1L1403) # (B1L1401 & B1L1404);
B1_SCLK_CNT_REG[17]_lut_out = B1_SCLK_CNT_REG[17] $ B1_SCLK_CNT_REG[17]_carry_eqn;
B1_SCLK_CNT_REG[17] = DFFEAS(B1_SCLK_CNT_REG[17]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1406 is test:I0|SCLK_CNT_REG[17]~6423 at LC_X9_Y6_N1
--operation mode is arithmetic

B1L1406_cout_0 = !B1L1403 # !B1_SCLK_CNT_REG[17];
B1L1406 = CARRY(B1L1406_cout_0);

--B1L1407 is test:I0|SCLK_CNT_REG[17]~6423COUT1_6534 at LC_X9_Y6_N1
--operation mode is arithmetic

B1L1407_cout_1 = !B1L1404 # !B1_SCLK_CNT_REG[17];
B1L1407 = CARRY(B1L1407_cout_1);


--B1L1131 is test:I0|Mux~69697 at LC_X9_Y3_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[17]_qfbk = B1_SPARE_CTTM_REG[17];
B1L1131 = B1L134 & (B1L950 # B1_SPARE_CTTM_REG[17]_qfbk) # !B1L134 & !B1L950 & (OR_DEL[41]);

--B1_SPARE_CTTM_REG[17] is test:I0|SPARE_CTTM_REG[17] at LC_X9_Y3_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[17] = DFFEAS(B1L1131, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L77, , , VCC);


--B1_DPCLK_CNT_REG[0][17] is test:I0|DPCLK_CNT_REG[0][17] at LC_X8_Y4_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][17]_carry_eqn = (!B1L236 & B1L238) # (B1L236 & B1L239);
B1_DPCLK_CNT_REG[0][17]_lut_out = B1_DPCLK_CNT_REG[0][17] $ B1_DPCLK_CNT_REG[0][17]_carry_eqn;
B1_DPCLK_CNT_REG[0][17] = DFFEAS(B1_DPCLK_CNT_REG[0][17]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L241 is test:I0|DPCLK_CNT_REG[0][17]~3633 at LC_X8_Y4_N1
--operation mode is arithmetic

B1L241_cout_0 = !B1L238 # !B1_DPCLK_CNT_REG[0][17];
B1L241 = CARRY(B1L241_cout_0);

--B1L242 is test:I0|DPCLK_CNT_REG[0][17]~3633COUT1_4332 at LC_X8_Y4_N1
--operation mode is arithmetic

B1L242_cout_1 = !B1L239 # !B1_DPCLK_CNT_REG[0][17];
B1L242 = CARRY(B1L242_cout_1);


--B1L1132 is test:I0|Mux~69698 at LC_X9_Y3_N5
--operation mode is normal

B1L1132 = B1L950 & (B1L1131 & (B1_DPCLK_CNT_REG[0][17]) # !B1L1131 & B1_SCLK_CNT_REG[17]) # !B1L950 & (B1L1131);


--B1_DPCLK_CNT_REG[2][17] is test:I0|DPCLK_CNT_REG[2][17] at LC_X5_Y15_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][17]_carry_eqn = (!B1L412 & B1L414) # (B1L412 & B1L415);
B1_DPCLK_CNT_REG[2][17]_lut_out = B1_DPCLK_CNT_REG[2][17] $ B1_DPCLK_CNT_REG[2][17]_carry_eqn;
B1_DPCLK_CNT_REG[2][17] = DFFEAS(B1_DPCLK_CNT_REG[2][17]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L417 is test:I0|DPCLK_CNT_REG[2][17]~3637 at LC_X5_Y15_N1
--operation mode is arithmetic

B1L417_cout_0 = !B1L414 # !B1_DPCLK_CNT_REG[2][17];
B1L417 = CARRY(B1L417_cout_0);

--B1L418 is test:I0|DPCLK_CNT_REG[2][17]~3637COUT1_4380 at LC_X5_Y15_N1
--operation mode is arithmetic

B1L418_cout_1 = !B1L415 # !B1_DPCLK_CNT_REG[2][17];
B1L418 = CARRY(B1L418_cout_1);


--B1_DPCLK_CNT_REG[1][17] is test:I0|DPCLK_CNT_REG[1][17] at LC_X1_Y15_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][17]_carry_eqn = (!B1L324 & B1L326) # (B1L324 & B1L327);
B1_DPCLK_CNT_REG[1][17]_lut_out = B1_DPCLK_CNT_REG[1][17] $ B1_DPCLK_CNT_REG[1][17]_carry_eqn;
B1_DPCLK_CNT_REG[1][17] = DFFEAS(B1_DPCLK_CNT_REG[1][17]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L329 is test:I0|DPCLK_CNT_REG[1][17]~3641 at LC_X1_Y15_N1
--operation mode is arithmetic

B1L329_cout_0 = !B1L326 # !B1_DPCLK_CNT_REG[1][17];
B1L329 = CARRY(B1L329_cout_0);

--B1L330 is test:I0|DPCLK_CNT_REG[1][17]~3641COUT1_4476 at LC_X1_Y15_N1
--operation mode is arithmetic

B1L330_cout_1 = !B1L327 # !B1_DPCLK_CNT_REG[1][17];
B1L330 = CARRY(B1L330_cout_1);


--B1L1133 is test:I0|Mux~69699 at LC_X20_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[17]_qfbk = B1_MODE_REG[17];
B1L1133 = B1L15 & (A1L259 # B1L17) # !B1L15 & (B1_MODE_REG[17]_qfbk & !B1L17);

--B1_MODE_REG[17] is test:I0|MODE_REG[17] at LC_X20_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[17] = DFFEAS(B1L1133, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L77, , , VCC);


--B1_DPCLK_CNT_REG[5][17] is test:I0|DPCLK_CNT_REG[5][17] at LC_X18_Y12_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][17]_carry_eqn = (!B1L676 & B1L678) # (B1L676 & B1L679);
B1_DPCLK_CNT_REG[5][17]_lut_out = B1_DPCLK_CNT_REG[5][17] $ B1_DPCLK_CNT_REG[5][17]_carry_eqn;
B1_DPCLK_CNT_REG[5][17] = DFFEAS(B1_DPCLK_CNT_REG[5][17]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L681 is test:I0|DPCLK_CNT_REG[5][17]~3645 at LC_X18_Y12_N1
--operation mode is arithmetic

B1L681_cout_0 = !B1L678 # !B1_DPCLK_CNT_REG[5][17];
B1L681 = CARRY(B1L681_cout_0);

--B1L682 is test:I0|DPCLK_CNT_REG[5][17]~3645COUT1_4428 at LC_X18_Y12_N1
--operation mode is arithmetic

B1L682_cout_1 = !B1L679 # !B1_DPCLK_CNT_REG[5][17];
B1L682 = CARRY(B1L682_cout_1);


--B1L1134 is test:I0|Mux~69700 at LC_X19_Y13_N4
--operation mode is normal

B1L1134 = B1L1133 & (B1_DPCLK_CNT_REG[5][17] # !B1L17) # !B1L1133 & (B1L17 & B1_DPCLK_CNT_REG[1][17]);


--B1L1135 is test:I0|Mux~69701 at LC_X17_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[17]_qfbk = B1_TEST_CTRL_REG[17];
B1L1135 = B1L151 & !B1L949 # !B1L151 & (B1L949 & B1_TEST_CTRL_REG[17]_qfbk # !B1L949 & (B1L1134));

--B1_TEST_CTRL_REG[17] is test:I0|TEST_CTRL_REG[17] at LC_X17_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[17] = DFFEAS(B1L1135, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L77, , , VCC);


--B1_DPCLK_CNT_REG[6][17] is test:I0|DPCLK_CNT_REG[6][17] at LC_X17_Y13_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][17]_carry_eqn = (!B1L764 & B1L766) # (B1L764 & B1L767);
B1_DPCLK_CNT_REG[6][17]_lut_out = B1_DPCLK_CNT_REG[6][17] $ B1_DPCLK_CNT_REG[6][17]_carry_eqn;
B1_DPCLK_CNT_REG[6][17] = DFFEAS(B1_DPCLK_CNT_REG[6][17]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L769 is test:I0|DPCLK_CNT_REG[6][17]~3649 at LC_X17_Y13_N1
--operation mode is arithmetic

B1L769_cout_0 = !B1L766 # !B1_DPCLK_CNT_REG[6][17];
B1L769 = CARRY(B1L769_cout_0);

--B1L770 is test:I0|DPCLK_CNT_REG[6][17]~3649COUT1_4524 at LC_X17_Y13_N1
--operation mode is arithmetic

B1L770_cout_1 = !B1L767 # !B1_DPCLK_CNT_REG[6][17];
B1L770 = CARRY(B1L770_cout_1);


--B1L1136 is test:I0|Mux~69702 at LC_X17_Y10_N4
--operation mode is normal

B1L1136 = B1L151 & (B1L1135 & (B1_DPCLK_CNT_REG[6][17]) # !B1L1135 & B1_DPCLK_CNT_REG[2][17]) # !B1L151 & (B1L1135);


--B1_DPCLK_CNT_REG[7][17] is test:I0|DPCLK_CNT_REG[7][17] at LC_X17_Y5_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][17]_carry_eqn = (!B1L852 & B1L854) # (B1L852 & B1L855);
B1_DPCLK_CNT_REG[7][17]_lut_out = B1_DPCLK_CNT_REG[7][17] $ B1_DPCLK_CNT_REG[7][17]_carry_eqn;
B1_DPCLK_CNT_REG[7][17] = DFFEAS(B1_DPCLK_CNT_REG[7][17]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L857 is test:I0|DPCLK_CNT_REG[7][17]~3653 at LC_X17_Y5_N1
--operation mode is arithmetic

B1L857_cout_0 = !B1L854 # !B1_DPCLK_CNT_REG[7][17];
B1L857 = CARRY(B1L857_cout_0);

--B1L858 is test:I0|DPCLK_CNT_REG[7][17]~3653COUT1_4572 at LC_X17_Y5_N1
--operation mode is arithmetic

B1L858_cout_1 = !B1L855 # !B1_DPCLK_CNT_REG[7][17];
B1L858 = CARRY(B1L858_cout_1);


--B1_DPCLK_CNT_REG[3][17] is test:I0|DPCLK_CNT_REG[3][17] at LC_X14_Y6_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][17]_carry_eqn = (!B1L500 & B1L502) # (B1L500 & B1L503);
B1_DPCLK_CNT_REG[3][17]_lut_out = B1_DPCLK_CNT_REG[3][17] $ B1_DPCLK_CNT_REG[3][17]_carry_eqn;
B1_DPCLK_CNT_REG[3][17] = DFFEAS(B1_DPCLK_CNT_REG[3][17]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L505 is test:I0|DPCLK_CNT_REG[3][17]~3657 at LC_X14_Y6_N1
--operation mode is arithmetic

B1L505_cout_0 = !B1L502 # !B1_DPCLK_CNT_REG[3][17];
B1L505 = CARRY(B1L505_cout_0);

--B1L506 is test:I0|DPCLK_CNT_REG[3][17]~3657COUT1_4620 at LC_X14_Y6_N1
--operation mode is arithmetic

B1L506_cout_1 = !B1L503 # !B1_DPCLK_CNT_REG[3][17];
B1L506 = CARRY(B1L506_cout_1);


--B1L1137 is test:I0|Mux~69703 at LC_X14_Y4_N8
--operation mode is normal

B1L1137 = B1L135 & (B1_DPCLK_CNT_REG[7][17] # B1L136) # !B1L135 & (B1_DPCLK_CNT_REG[3][17] & !B1L136);


--B1_DPCLK_CNT_REG[4][17] is test:I0|DPCLK_CNT_REG[4][17] at LC_X12_Y6_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][17]_carry_eqn = (!B1L588 & B1L590) # (B1L588 & B1L591);
B1_DPCLK_CNT_REG[4][17]_lut_out = B1_DPCLK_CNT_REG[4][17] $ B1_DPCLK_CNT_REG[4][17]_carry_eqn;
B1_DPCLK_CNT_REG[4][17] = DFFEAS(B1_DPCLK_CNT_REG[4][17]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L593 is test:I0|DPCLK_CNT_REG[4][17]~3661 at LC_X12_Y6_N1
--operation mode is arithmetic

B1L593_cout_0 = !B1L590 # !B1_DPCLK_CNT_REG[4][17];
B1L593 = CARRY(B1L593_cout_0);

--B1L594 is test:I0|DPCLK_CNT_REG[4][17]~3661COUT1_4668 at LC_X12_Y6_N1
--operation mode is arithmetic

B1L594_cout_1 = !B1L591 # !B1_DPCLK_CNT_REG[4][17];
B1L594 = CARRY(B1L594_cout_1);


--B1L1138 is test:I0|Mux~69704 at LC_X11_Y6_N5
--operation mode is normal

B1L1138 = B1L1137 & (B1_DPCLK_CNT_REG[4][17] # !B1L136) # !B1L1137 & (B1L1136 & B1L136);


--B1L176 is test:I0|DATAOUT[31]~11522 at LC_X11_Y5_N8
--operation mode is normal

B1L176 = B1L16 & (B1L110 & B1L1132 # !B1L110 & (B1L1138)) # !B1L16 & (B1L1138);


--B1_SCLK_CNT_REG[18] is test:I0|SCLK_CNT_REG[18] at LC_X9_Y6_N2
--operation mode is arithmetic

B1_SCLK_CNT_REG[18]_carry_eqn = (!B1L1401 & B1L1406) # (B1L1401 & B1L1407);
B1_SCLK_CNT_REG[18]_lut_out = B1_SCLK_CNT_REG[18] $ !B1_SCLK_CNT_REG[18]_carry_eqn;
B1_SCLK_CNT_REG[18] = DFFEAS(B1_SCLK_CNT_REG[18]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1409 is test:I0|SCLK_CNT_REG[18]~6427 at LC_X9_Y6_N2
--operation mode is arithmetic

B1L1409_cout_0 = B1_SCLK_CNT_REG[18] & !B1L1406;
B1L1409 = CARRY(B1L1409_cout_0);

--B1L1410 is test:I0|SCLK_CNT_REG[18]~6427COUT1_6536 at LC_X9_Y6_N2
--operation mode is arithmetic

B1L1410_cout_1 = B1_SCLK_CNT_REG[18] & !B1L1407;
B1L1410 = CARRY(B1L1410_cout_1);


--B1L1139 is test:I0|Mux~69705 at LC_X9_Y4_N3
--operation mode is normal

B1L1139 = B1L134 & (B1L950) # !B1L134 & (B1L950 & (B1_SCLK_CNT_REG[18]) # !B1L950 & OR_DEL[42]);


--B1_DPCLK_CNT_REG[0][18] is test:I0|DPCLK_CNT_REG[0][18] at LC_X8_Y4_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][18]_carry_eqn = (!B1L236 & B1L241) # (B1L236 & B1L242);
B1_DPCLK_CNT_REG[0][18]_lut_out = B1_DPCLK_CNT_REG[0][18] $ !B1_DPCLK_CNT_REG[0][18]_carry_eqn;
B1_DPCLK_CNT_REG[0][18] = DFFEAS(B1_DPCLK_CNT_REG[0][18]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L244 is test:I0|DPCLK_CNT_REG[0][18]~3665 at LC_X8_Y4_N2
--operation mode is arithmetic

B1L244_cout_0 = B1_DPCLK_CNT_REG[0][18] & !B1L241;
B1L244 = CARRY(B1L244_cout_0);

--B1L245 is test:I0|DPCLK_CNT_REG[0][18]~3665COUT1_4334 at LC_X8_Y4_N2
--operation mode is arithmetic

B1L245_cout_1 = B1_DPCLK_CNT_REG[0][18] & !B1L242;
B1L245 = CARRY(B1L245_cout_1);


--B1L1140 is test:I0|Mux~69706 at LC_X9_Y4_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[18]_qfbk = B1_SPARE_CTTM_REG[18];
B1L1140 = B1L134 & (B1L1139 & B1_DPCLK_CNT_REG[0][18] # !B1L1139 & (B1_SPARE_CTTM_REG[18]_qfbk)) # !B1L134 & (B1L1139);

--B1_SPARE_CTTM_REG[18] is test:I0|SPARE_CTTM_REG[18] at LC_X9_Y4_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[18] = DFFEAS(B1L1140, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L79, , , VCC);


--B1_DPCLK_CNT_REG[7][18] is test:I0|DPCLK_CNT_REG[7][18] at LC_X17_Y5_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][18]_carry_eqn = (!B1L852 & B1L857) # (B1L852 & B1L858);
B1_DPCLK_CNT_REG[7][18]_lut_out = B1_DPCLK_CNT_REG[7][18] $ !B1_DPCLK_CNT_REG[7][18]_carry_eqn;
B1_DPCLK_CNT_REG[7][18] = DFFEAS(B1_DPCLK_CNT_REG[7][18]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L860 is test:I0|DPCLK_CNT_REG[7][18]~3669 at LC_X17_Y5_N2
--operation mode is arithmetic

B1L860_cout_0 = B1_DPCLK_CNT_REG[7][18] & !B1L857;
B1L860 = CARRY(B1L860_cout_0);

--B1L861 is test:I0|DPCLK_CNT_REG[7][18]~3669COUT1_4574 at LC_X17_Y5_N2
--operation mode is arithmetic

B1L861_cout_1 = B1_DPCLK_CNT_REG[7][18] & !B1L858;
B1L861 = CARRY(B1L861_cout_1);


--B1_DPCLK_CNT_REG[1][18] is test:I0|DPCLK_CNT_REG[1][18] at LC_X1_Y15_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][18]_carry_eqn = (!B1L324 & B1L329) # (B1L324 & B1L330);
B1_DPCLK_CNT_REG[1][18]_lut_out = B1_DPCLK_CNT_REG[1][18] $ (!B1_DPCLK_CNT_REG[1][18]_carry_eqn);
B1_DPCLK_CNT_REG[1][18] = DFFEAS(B1_DPCLK_CNT_REG[1][18]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L332 is test:I0|DPCLK_CNT_REG[1][18]~3673 at LC_X1_Y15_N2
--operation mode is arithmetic

B1L332_cout_0 = B1_DPCLK_CNT_REG[1][18] & (!B1L329);
B1L332 = CARRY(B1L332_cout_0);

--B1L333 is test:I0|DPCLK_CNT_REG[1][18]~3673COUT1_4478 at LC_X1_Y15_N2
--operation mode is arithmetic

B1L333_cout_1 = B1_DPCLK_CNT_REG[1][18] & (!B1L330);
B1L333 = CARRY(B1L333_cout_1);


--B1L1141 is test:I0|Mux~69707 at LC_X10_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[18]_qfbk = B1_MODE_REG[18];
B1L1141 = B1L15 & (B1L17) # !B1L15 & (B1L17 & B1_DPCLK_CNT_REG[1][18] # !B1L17 & (B1_MODE_REG[18]_qfbk));

--B1_MODE_REG[18] is test:I0|MODE_REG[18] at LC_X10_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[18] = DFFEAS(B1L1141, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L79, , , VCC);


--B1_DPCLK_CNT_REG[5][18] is test:I0|DPCLK_CNT_REG[5][18] at LC_X18_Y12_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][18]_carry_eqn = (!B1L676 & B1L681) # (B1L676 & B1L682);
B1_DPCLK_CNT_REG[5][18]_lut_out = B1_DPCLK_CNT_REG[5][18] $ !B1_DPCLK_CNT_REG[5][18]_carry_eqn;
B1_DPCLK_CNT_REG[5][18] = DFFEAS(B1_DPCLK_CNT_REG[5][18]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L684 is test:I0|DPCLK_CNT_REG[5][18]~3677 at LC_X18_Y12_N2
--operation mode is arithmetic

B1L684_cout_0 = B1_DPCLK_CNT_REG[5][18] & !B1L681;
B1L684 = CARRY(B1L684_cout_0);

--B1L685 is test:I0|DPCLK_CNT_REG[5][18]~3677COUT1_4430 at LC_X18_Y12_N2
--operation mode is arithmetic

B1L685_cout_1 = B1_DPCLK_CNT_REG[5][18] & !B1L682;
B1L685 = CARRY(B1L685_cout_1);


--B1L1142 is test:I0|Mux~69708 at LC_X14_Y11_N4
--operation mode is normal

B1L1142 = B1L1141 & (B1_DPCLK_CNT_REG[5][18] # !B1L15) # !B1L1141 & (A1L261 & B1L15);


--B1_DPCLK_CNT_REG[2][18] is test:I0|DPCLK_CNT_REG[2][18] at LC_X5_Y15_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][18]_carry_eqn = (!B1L412 & B1L417) # (B1L412 & B1L418);
B1_DPCLK_CNT_REG[2][18]_lut_out = B1_DPCLK_CNT_REG[2][18] $ (!B1_DPCLK_CNT_REG[2][18]_carry_eqn);
B1_DPCLK_CNT_REG[2][18] = DFFEAS(B1_DPCLK_CNT_REG[2][18]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L420 is test:I0|DPCLK_CNT_REG[2][18]~3681 at LC_X5_Y15_N2
--operation mode is arithmetic

B1L420_cout_0 = B1_DPCLK_CNT_REG[2][18] & (!B1L417);
B1L420 = CARRY(B1L420_cout_0);

--B1L421 is test:I0|DPCLK_CNT_REG[2][18]~3681COUT1_4382 at LC_X5_Y15_N2
--operation mode is arithmetic

B1L421_cout_1 = B1_DPCLK_CNT_REG[2][18] & (!B1L418);
B1L421 = CARRY(B1L421_cout_1);


--B1L1143 is test:I0|Mux~69709 at LC_X12_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[18]_qfbk = B1_TEST_CTRL_REG[18];
B1L1143 = B1L949 & (B1L151 & B1_DPCLK_CNT_REG[2][18] # !B1L151 & (B1_TEST_CTRL_REG[18]_qfbk)) # !B1L949 & (B1L151);

--B1_TEST_CTRL_REG[18] is test:I0|TEST_CTRL_REG[18] at LC_X12_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[18] = DFFEAS(B1L1143, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L79, , , VCC);


--B1_DPCLK_CNT_REG[6][18] is test:I0|DPCLK_CNT_REG[6][18] at LC_X17_Y13_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][18]_carry_eqn = (!B1L764 & B1L769) # (B1L764 & B1L770);
B1_DPCLK_CNT_REG[6][18]_lut_out = B1_DPCLK_CNT_REG[6][18] $ !B1_DPCLK_CNT_REG[6][18]_carry_eqn;
B1_DPCLK_CNT_REG[6][18] = DFFEAS(B1_DPCLK_CNT_REG[6][18]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L772 is test:I0|DPCLK_CNT_REG[6][18]~3685 at LC_X17_Y13_N2
--operation mode is arithmetic

B1L772_cout_0 = B1_DPCLK_CNT_REG[6][18] & !B1L769;
B1L772 = CARRY(B1L772_cout_0);

--B1L773 is test:I0|DPCLK_CNT_REG[6][18]~3685COUT1_4526 at LC_X17_Y13_N2
--operation mode is arithmetic

B1L773_cout_1 = B1_DPCLK_CNT_REG[6][18] & !B1L770;
B1L773 = CARRY(B1L773_cout_1);


--B1L1144 is test:I0|Mux~69710 at LC_X13_Y11_N2
--operation mode is normal

B1L1144 = B1L949 & (B1L1143) # !B1L949 & (B1L1143 & (B1_DPCLK_CNT_REG[6][18]) # !B1L1143 & B1L1142);


--B1_DPCLK_CNT_REG[3][18] is test:I0|DPCLK_CNT_REG[3][18] at LC_X14_Y6_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][18]_carry_eqn = (!B1L500 & B1L505) # (B1L500 & B1L506);
B1_DPCLK_CNT_REG[3][18]_lut_out = B1_DPCLK_CNT_REG[3][18] $ !B1_DPCLK_CNT_REG[3][18]_carry_eqn;
B1_DPCLK_CNT_REG[3][18] = DFFEAS(B1_DPCLK_CNT_REG[3][18]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L508 is test:I0|DPCLK_CNT_REG[3][18]~3689 at LC_X14_Y6_N2
--operation mode is arithmetic

B1L508_cout_0 = B1_DPCLK_CNT_REG[3][18] & !B1L505;
B1L508 = CARRY(B1L508_cout_0);

--B1L509 is test:I0|DPCLK_CNT_REG[3][18]~3689COUT1_4622 at LC_X14_Y6_N2
--operation mode is arithmetic

B1L509_cout_1 = B1_DPCLK_CNT_REG[3][18] & !B1L506;
B1L509 = CARRY(B1L509_cout_1);


--B1L1145 is test:I0|Mux~69711 at LC_X12_Y4_N8
--operation mode is normal

B1L1145 = B1L135 & (B1L136) # !B1L135 & (B1L136 & (B1L1144) # !B1L136 & B1_DPCLK_CNT_REG[3][18]);


--B1_DPCLK_CNT_REG[4][18] is test:I0|DPCLK_CNT_REG[4][18] at LC_X12_Y6_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][18]_carry_eqn = (!B1L588 & B1L593) # (B1L588 & B1L594);
B1_DPCLK_CNT_REG[4][18]_lut_out = B1_DPCLK_CNT_REG[4][18] $ !B1_DPCLK_CNT_REG[4][18]_carry_eqn;
B1_DPCLK_CNT_REG[4][18] = DFFEAS(B1_DPCLK_CNT_REG[4][18]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L596 is test:I0|DPCLK_CNT_REG[4][18]~3693 at LC_X12_Y6_N2
--operation mode is arithmetic

B1L596_cout_0 = B1_DPCLK_CNT_REG[4][18] & !B1L593;
B1L596 = CARRY(B1L596_cout_0);

--B1L597 is test:I0|DPCLK_CNT_REG[4][18]~3693COUT1_4670 at LC_X12_Y6_N2
--operation mode is arithmetic

B1L597_cout_1 = B1_DPCLK_CNT_REG[4][18] & !B1L594;
B1L597 = CARRY(B1L597_cout_1);


--B1L1146 is test:I0|Mux~69712 at LC_X12_Y4_N6
--operation mode is normal

B1L1146 = B1L135 & (B1L1145 & (B1_DPCLK_CNT_REG[4][18]) # !B1L1145 & B1_DPCLK_CNT_REG[7][18]) # !B1L135 & (B1L1145);


--B1L177 is test:I0|DATAOUT[31]~11524 at LC_X11_Y2_N4
--operation mode is normal

B1L177 = B1L16 & (B1L110 & (B1L1140) # !B1L110 & B1L1146) # !B1L16 & B1L1146;


--B1_SCLK_CNT_REG[19] is test:I0|SCLK_CNT_REG[19] at LC_X9_Y6_N3
--operation mode is arithmetic

B1_SCLK_CNT_REG[19]_carry_eqn = (!B1L1401 & B1L1409) # (B1L1401 & B1L1410);
B1_SCLK_CNT_REG[19]_lut_out = B1_SCLK_CNT_REG[19] $ B1_SCLK_CNT_REG[19]_carry_eqn;
B1_SCLK_CNT_REG[19] = DFFEAS(B1_SCLK_CNT_REG[19]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1412 is test:I0|SCLK_CNT_REG[19]~6431 at LC_X9_Y6_N3
--operation mode is arithmetic

B1L1412_cout_0 = !B1L1409 # !B1_SCLK_CNT_REG[19];
B1L1412 = CARRY(B1L1412_cout_0);

--B1L1413 is test:I0|SCLK_CNT_REG[19]~6431COUT1_6538 at LC_X9_Y6_N3
--operation mode is arithmetic

B1L1413_cout_1 = !B1L1410 # !B1_SCLK_CNT_REG[19];
B1L1413 = CARRY(B1L1413_cout_1);


--B1L1147 is test:I0|Mux~69713 at LC_X7_Y5_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[19]_qfbk = B1_SPARE_CTTM_REG[19];
B1L1147 = B1L950 & B1L134 # !B1L950 & (B1L134 & B1_SPARE_CTTM_REG[19]_qfbk # !B1L134 & (OR_DEL[43]));

--B1_SPARE_CTTM_REG[19] is test:I0|SPARE_CTTM_REG[19] at LC_X7_Y5_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[19] = DFFEAS(B1L1147, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L81, , , VCC);


--B1_DPCLK_CNT_REG[0][19] is test:I0|DPCLK_CNT_REG[0][19] at LC_X8_Y4_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][19]_carry_eqn = (!B1L236 & B1L244) # (B1L236 & B1L245);
B1_DPCLK_CNT_REG[0][19]_lut_out = B1_DPCLK_CNT_REG[0][19] $ B1_DPCLK_CNT_REG[0][19]_carry_eqn;
B1_DPCLK_CNT_REG[0][19] = DFFEAS(B1_DPCLK_CNT_REG[0][19]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L247 is test:I0|DPCLK_CNT_REG[0][19]~3697 at LC_X8_Y4_N3
--operation mode is arithmetic

B1L247_cout_0 = !B1L244 # !B1_DPCLK_CNT_REG[0][19];
B1L247 = CARRY(B1L247_cout_0);

--B1L248 is test:I0|DPCLK_CNT_REG[0][19]~3697COUT1_4336 at LC_X8_Y4_N3
--operation mode is arithmetic

B1L248_cout_1 = !B1L245 # !B1_DPCLK_CNT_REG[0][19];
B1L248 = CARRY(B1L248_cout_1);


--B1L1148 is test:I0|Mux~69714 at LC_X7_Y5_N2
--operation mode is normal

B1L1148 = B1L950 & (B1L1147 & B1_DPCLK_CNT_REG[0][19] # !B1L1147 & (B1_SCLK_CNT_REG[19])) # !B1L950 & B1L1147;


--B1_DPCLK_CNT_REG[2][19] is test:I0|DPCLK_CNT_REG[2][19] at LC_X5_Y15_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][19]_carry_eqn = (!B1L412 & B1L420) # (B1L412 & B1L421);
B1_DPCLK_CNT_REG[2][19]_lut_out = B1_DPCLK_CNT_REG[2][19] $ B1_DPCLK_CNT_REG[2][19]_carry_eqn;
B1_DPCLK_CNT_REG[2][19] = DFFEAS(B1_DPCLK_CNT_REG[2][19]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L423 is test:I0|DPCLK_CNT_REG[2][19]~3701 at LC_X5_Y15_N3
--operation mode is arithmetic

B1L423_cout_0 = !B1L420 # !B1_DPCLK_CNT_REG[2][19];
B1L423 = CARRY(B1L423_cout_0);

--B1L424 is test:I0|DPCLK_CNT_REG[2][19]~3701COUT1_4384 at LC_X5_Y15_N3
--operation mode is arithmetic

B1L424_cout_1 = !B1L421 # !B1_DPCLK_CNT_REG[2][19];
B1L424 = CARRY(B1L424_cout_1);


--B1_DPCLK_CNT_REG[1][19] is test:I0|DPCLK_CNT_REG[1][19] at LC_X1_Y15_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][19]_carry_eqn = (!B1L324 & B1L332) # (B1L324 & B1L333);
B1_DPCLK_CNT_REG[1][19]_lut_out = B1_DPCLK_CNT_REG[1][19] $ B1_DPCLK_CNT_REG[1][19]_carry_eqn;
B1_DPCLK_CNT_REG[1][19] = DFFEAS(B1_DPCLK_CNT_REG[1][19]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L335 is test:I0|DPCLK_CNT_REG[1][19]~3705 at LC_X1_Y15_N3
--operation mode is arithmetic

B1L335_cout_0 = !B1L332 # !B1_DPCLK_CNT_REG[1][19];
B1L335 = CARRY(B1L335_cout_0);

--B1L336 is test:I0|DPCLK_CNT_REG[1][19]~3705COUT1_4480 at LC_X1_Y15_N3
--operation mode is arithmetic

B1L336_cout_1 = !B1L333 # !B1_DPCLK_CNT_REG[1][19];
B1L336 = CARRY(B1L336_cout_1);


--B1L1149 is test:I0|Mux~69715 at LC_X19_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[19]_qfbk = B1_MODE_REG[19];
B1L1149 = B1L15 & (A1L263 # B1L17) # !B1L15 & (B1_MODE_REG[19]_qfbk & !B1L17);

--B1_MODE_REG[19] is test:I0|MODE_REG[19] at LC_X19_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[19] = DFFEAS(B1L1149, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L81, , , VCC);


--B1_DPCLK_CNT_REG[5][19] is test:I0|DPCLK_CNT_REG[5][19] at LC_X18_Y12_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][19]_carry_eqn = (!B1L676 & B1L684) # (B1L676 & B1L685);
B1_DPCLK_CNT_REG[5][19]_lut_out = B1_DPCLK_CNT_REG[5][19] $ B1_DPCLK_CNT_REG[5][19]_carry_eqn;
B1_DPCLK_CNT_REG[5][19] = DFFEAS(B1_DPCLK_CNT_REG[5][19]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L687 is test:I0|DPCLK_CNT_REG[5][19]~3709 at LC_X18_Y12_N3
--operation mode is arithmetic

B1L687_cout_0 = !B1L684 # !B1_DPCLK_CNT_REG[5][19];
B1L687 = CARRY(B1L687_cout_0);

--B1L688 is test:I0|DPCLK_CNT_REG[5][19]~3709COUT1_4432 at LC_X18_Y12_N3
--operation mode is arithmetic

B1L688_cout_1 = !B1L685 # !B1_DPCLK_CNT_REG[5][19];
B1L688 = CARRY(B1L688_cout_1);


--B1L1150 is test:I0|Mux~69716 at LC_X13_Y13_N5
--operation mode is normal

B1L1150 = B1L17 & (B1L1149 & (B1_DPCLK_CNT_REG[5][19]) # !B1L1149 & B1_DPCLK_CNT_REG[1][19]) # !B1L17 & (B1L1149);


--B1L1151 is test:I0|Mux~69717 at LC_X13_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[19]_qfbk = B1_TEST_CTRL_REG[19];
B1L1151 = B1L151 & (!B1L949) # !B1L151 & (B1L949 & (B1_TEST_CTRL_REG[19]_qfbk) # !B1L949 & B1L1150);

--B1_TEST_CTRL_REG[19] is test:I0|TEST_CTRL_REG[19] at LC_X13_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[19] = DFFEAS(B1L1151, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L81, , , VCC);


--B1_DPCLK_CNT_REG[6][19] is test:I0|DPCLK_CNT_REG[6][19] at LC_X17_Y13_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][19]_carry_eqn = (!B1L764 & B1L772) # (B1L764 & B1L773);
B1_DPCLK_CNT_REG[6][19]_lut_out = B1_DPCLK_CNT_REG[6][19] $ B1_DPCLK_CNT_REG[6][19]_carry_eqn;
B1_DPCLK_CNT_REG[6][19] = DFFEAS(B1_DPCLK_CNT_REG[6][19]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L775 is test:I0|DPCLK_CNT_REG[6][19]~3713 at LC_X17_Y13_N3
--operation mode is arithmetic

B1L775_cout_0 = !B1L772 # !B1_DPCLK_CNT_REG[6][19];
B1L775 = CARRY(B1L775_cout_0);

--B1L776 is test:I0|DPCLK_CNT_REG[6][19]~3713COUT1_4528 at LC_X17_Y13_N3
--operation mode is arithmetic

B1L776_cout_1 = !B1L773 # !B1_DPCLK_CNT_REG[6][19];
B1L776 = CARRY(B1L776_cout_1);


--B1L1152 is test:I0|Mux~69718 at LC_X13_Y13_N2
--operation mode is normal

B1L1152 = B1L1151 & (B1_DPCLK_CNT_REG[6][19] # !B1L151) # !B1L1151 & (B1L151 & B1_DPCLK_CNT_REG[2][19]);


--B1_DPCLK_CNT_REG[7][19] is test:I0|DPCLK_CNT_REG[7][19] at LC_X17_Y5_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][19]_carry_eqn = (!B1L852 & B1L860) # (B1L852 & B1L861);
B1_DPCLK_CNT_REG[7][19]_lut_out = B1_DPCLK_CNT_REG[7][19] $ B1_DPCLK_CNT_REG[7][19]_carry_eqn;
B1_DPCLK_CNT_REG[7][19] = DFFEAS(B1_DPCLK_CNT_REG[7][19]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L863 is test:I0|DPCLK_CNT_REG[7][19]~3717 at LC_X17_Y5_N3
--operation mode is arithmetic

B1L863_cout_0 = !B1L860 # !B1_DPCLK_CNT_REG[7][19];
B1L863 = CARRY(B1L863_cout_0);

--B1L864 is test:I0|DPCLK_CNT_REG[7][19]~3717COUT1_4576 at LC_X17_Y5_N3
--operation mode is arithmetic

B1L864_cout_1 = !B1L861 # !B1_DPCLK_CNT_REG[7][19];
B1L864 = CARRY(B1L864_cout_1);


--B1_DPCLK_CNT_REG[3][19] is test:I0|DPCLK_CNT_REG[3][19] at LC_X14_Y6_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][19]_carry_eqn = (!B1L500 & B1L508) # (B1L500 & B1L509);
B1_DPCLK_CNT_REG[3][19]_lut_out = B1_DPCLK_CNT_REG[3][19] $ B1_DPCLK_CNT_REG[3][19]_carry_eqn;
B1_DPCLK_CNT_REG[3][19] = DFFEAS(B1_DPCLK_CNT_REG[3][19]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L511 is test:I0|DPCLK_CNT_REG[3][19]~3721 at LC_X14_Y6_N3
--operation mode is arithmetic

B1L511_cout_0 = !B1L508 # !B1_DPCLK_CNT_REG[3][19];
B1L511 = CARRY(B1L511_cout_0);

--B1L512 is test:I0|DPCLK_CNT_REG[3][19]~3721COUT1_4624 at LC_X14_Y6_N3
--operation mode is arithmetic

B1L512_cout_1 = !B1L509 # !B1_DPCLK_CNT_REG[3][19];
B1L512 = CARRY(B1L512_cout_1);


--B1L1153 is test:I0|Mux~69719 at LC_X14_Y4_N9
--operation mode is normal

B1L1153 = B1L135 & (B1_DPCLK_CNT_REG[7][19] # B1L136) # !B1L135 & (B1_DPCLK_CNT_REG[3][19] & !B1L136);


--B1_DPCLK_CNT_REG[4][19] is test:I0|DPCLK_CNT_REG[4][19] at LC_X12_Y6_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][19]_carry_eqn = (!B1L588 & B1L596) # (B1L588 & B1L597);
B1_DPCLK_CNT_REG[4][19]_lut_out = B1_DPCLK_CNT_REG[4][19] $ B1_DPCLK_CNT_REG[4][19]_carry_eqn;
B1_DPCLK_CNT_REG[4][19] = DFFEAS(B1_DPCLK_CNT_REG[4][19]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L599 is test:I0|DPCLK_CNT_REG[4][19]~3725 at LC_X12_Y6_N3
--operation mode is arithmetic

B1L599_cout_0 = !B1L596 # !B1_DPCLK_CNT_REG[4][19];
B1L599 = CARRY(B1L599_cout_0);

--B1L600 is test:I0|DPCLK_CNT_REG[4][19]~3725COUT1_4672 at LC_X12_Y6_N3
--operation mode is arithmetic

B1L600_cout_1 = !B1L597 # !B1_DPCLK_CNT_REG[4][19];
B1L600 = CARRY(B1L600_cout_1);


--B1L1154 is test:I0|Mux~69720 at LC_X12_Y3_N2
--operation mode is normal

B1L1154 = B1L1153 & (B1_DPCLK_CNT_REG[4][19] # !B1L136) # !B1L1153 & B1L1152 & B1L136;


--B1L178 is test:I0|DATAOUT[31]~11526 at LC_X11_Y3_N5
--operation mode is normal

B1L178 = B1L16 & (B1L110 & (B1L1148) # !B1L110 & B1L1154) # !B1L16 & (B1L1154);


--B1_SCLK_CNT_REG[20] is test:I0|SCLK_CNT_REG[20] at LC_X9_Y6_N4
--operation mode is arithmetic

B1_SCLK_CNT_REG[20]_carry_eqn = (!B1L1401 & B1L1412) # (B1L1401 & B1L1413);
B1_SCLK_CNT_REG[20]_lut_out = B1_SCLK_CNT_REG[20] $ !B1_SCLK_CNT_REG[20]_carry_eqn;
B1_SCLK_CNT_REG[20] = DFFEAS(B1_SCLK_CNT_REG[20]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1415 is test:I0|SCLK_CNT_REG[20]~6435 at LC_X9_Y6_N4
--operation mode is arithmetic

B1L1415 = CARRY(B1_SCLK_CNT_REG[20] & !B1L1413);


--B1L1155 is test:I0|Mux~69721 at LC_X7_Y4_N4
--operation mode is normal

B1L1155 = B1L950 & (B1_SCLK_CNT_REG[20] # B1L134) # !B1L950 & (!B1L134 & OR_DEL[44]);


--B1_DPCLK_CNT_REG[0][20] is test:I0|DPCLK_CNT_REG[0][20] at LC_X8_Y4_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][20]_carry_eqn = (!B1L236 & B1L247) # (B1L236 & B1L248);
B1_DPCLK_CNT_REG[0][20]_lut_out = B1_DPCLK_CNT_REG[0][20] $ !B1_DPCLK_CNT_REG[0][20]_carry_eqn;
B1_DPCLK_CNT_REG[0][20] = DFFEAS(B1_DPCLK_CNT_REG[0][20]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L250 is test:I0|DPCLK_CNT_REG[0][20]~3729 at LC_X8_Y4_N4
--operation mode is arithmetic

B1L250 = CARRY(B1_DPCLK_CNT_REG[0][20] & !B1L248);


--B1L1156 is test:I0|Mux~69722 at LC_X7_Y4_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[20]_qfbk = B1_SPARE_CTTM_REG[20];
B1L1156 = B1L134 & (B1L1155 & (B1_DPCLK_CNT_REG[0][20]) # !B1L1155 & B1_SPARE_CTTM_REG[20]_qfbk) # !B1L134 & B1L1155;

--B1_SPARE_CTTM_REG[20] is test:I0|SPARE_CTTM_REG[20] at LC_X7_Y4_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[20] = DFFEAS(B1L1156, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L83, , , VCC);


--B1_DPCLK_CNT_REG[7][20] is test:I0|DPCLK_CNT_REG[7][20] at LC_X17_Y5_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][20]_carry_eqn = (!B1L852 & B1L863) # (B1L852 & B1L864);
B1_DPCLK_CNT_REG[7][20]_lut_out = B1_DPCLK_CNT_REG[7][20] $ !B1_DPCLK_CNT_REG[7][20]_carry_eqn;
B1_DPCLK_CNT_REG[7][20] = DFFEAS(B1_DPCLK_CNT_REG[7][20]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L866 is test:I0|DPCLK_CNT_REG[7][20]~3733 at LC_X17_Y5_N4
--operation mode is arithmetic

B1L866 = CARRY(B1_DPCLK_CNT_REG[7][20] & !B1L864);


--B1_DPCLK_CNT_REG[1][20] is test:I0|DPCLK_CNT_REG[1][20] at LC_X1_Y15_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][20]_carry_eqn = (!B1L324 & B1L335) # (B1L324 & B1L336);
B1_DPCLK_CNT_REG[1][20]_lut_out = B1_DPCLK_CNT_REG[1][20] $ !B1_DPCLK_CNT_REG[1][20]_carry_eqn;
B1_DPCLK_CNT_REG[1][20] = DFFEAS(B1_DPCLK_CNT_REG[1][20]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L338 is test:I0|DPCLK_CNT_REG[1][20]~3737 at LC_X1_Y15_N4
--operation mode is arithmetic

B1L338 = CARRY(B1_DPCLK_CNT_REG[1][20] & !B1L336);


--B1L1157 is test:I0|Mux~69723 at LC_X10_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[20]_qfbk = B1_MODE_REG[20];
B1L1157 = B1L15 & (B1L17) # !B1L15 & (B1L17 & B1_DPCLK_CNT_REG[1][20] # !B1L17 & (B1_MODE_REG[20]_qfbk));

--B1_MODE_REG[20] is test:I0|MODE_REG[20] at LC_X10_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[20] = DFFEAS(B1L1157, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L83, , , VCC);


--B1_DPCLK_CNT_REG[5][20] is test:I0|DPCLK_CNT_REG[5][20] at LC_X18_Y12_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][20]_carry_eqn = (!B1L676 & B1L687) # (B1L676 & B1L688);
B1_DPCLK_CNT_REG[5][20]_lut_out = B1_DPCLK_CNT_REG[5][20] $ !B1_DPCLK_CNT_REG[5][20]_carry_eqn;
B1_DPCLK_CNT_REG[5][20] = DFFEAS(B1_DPCLK_CNT_REG[5][20]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L690 is test:I0|DPCLK_CNT_REG[5][20]~3741 at LC_X18_Y12_N4
--operation mode is arithmetic

B1L690 = CARRY(B1_DPCLK_CNT_REG[5][20] & !B1L688);


--B1L1158 is test:I0|Mux~69724 at LC_X12_Y13_N2
--operation mode is normal

B1L1158 = B1L15 & (B1L1157 & B1_DPCLK_CNT_REG[5][20] # !B1L1157 & (A1L265)) # !B1L15 & (B1L1157);


--B1_DPCLK_CNT_REG[2][20] is test:I0|DPCLK_CNT_REG[2][20] at LC_X5_Y15_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][20]_carry_eqn = (!B1L412 & B1L423) # (B1L412 & B1L424);
B1_DPCLK_CNT_REG[2][20]_lut_out = B1_DPCLK_CNT_REG[2][20] $ !B1_DPCLK_CNT_REG[2][20]_carry_eqn;
B1_DPCLK_CNT_REG[2][20] = DFFEAS(B1_DPCLK_CNT_REG[2][20]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L426 is test:I0|DPCLK_CNT_REG[2][20]~3745 at LC_X5_Y15_N4
--operation mode is arithmetic

B1L426 = CARRY(B1_DPCLK_CNT_REG[2][20] & !B1L424);


--B1L1159 is test:I0|Mux~69725 at LC_X12_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[20]_qfbk = B1_TEST_CTRL_REG[20];
B1L1159 = B1L151 & (B1_DPCLK_CNT_REG[2][20] # !B1L949) # !B1L151 & (B1_TEST_CTRL_REG[20]_qfbk & B1L949);

--B1_TEST_CTRL_REG[20] is test:I0|TEST_CTRL_REG[20] at LC_X12_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[20] = DFFEAS(B1L1159, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L83, , , VCC);


--B1_DPCLK_CNT_REG[6][20] is test:I0|DPCLK_CNT_REG[6][20] at LC_X17_Y13_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][20]_carry_eqn = (!B1L764 & B1L775) # (B1L764 & B1L776);
B1_DPCLK_CNT_REG[6][20]_lut_out = B1_DPCLK_CNT_REG[6][20] $ !B1_DPCLK_CNT_REG[6][20]_carry_eqn;
B1_DPCLK_CNT_REG[6][20] = DFFEAS(B1_DPCLK_CNT_REG[6][20]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L778 is test:I0|DPCLK_CNT_REG[6][20]~3749 at LC_X17_Y13_N4
--operation mode is arithmetic

B1L778 = CARRY(B1_DPCLK_CNT_REG[6][20] & !B1L776);


--B1L1160 is test:I0|Mux~69726 at LC_X12_Y12_N5
--operation mode is normal

B1L1160 = B1L949 & (B1L1159) # !B1L949 & (B1L1159 & (B1_DPCLK_CNT_REG[6][20]) # !B1L1159 & B1L1158);


--B1_DPCLK_CNT_REG[3][20] is test:I0|DPCLK_CNT_REG[3][20] at LC_X14_Y6_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][20]_carry_eqn = (!B1L500 & B1L511) # (B1L500 & B1L512);
B1_DPCLK_CNT_REG[3][20]_lut_out = B1_DPCLK_CNT_REG[3][20] $ !B1_DPCLK_CNT_REG[3][20]_carry_eqn;
B1_DPCLK_CNT_REG[3][20] = DFFEAS(B1_DPCLK_CNT_REG[3][20]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L514 is test:I0|DPCLK_CNT_REG[3][20]~3753 at LC_X14_Y6_N4
--operation mode is arithmetic

B1L514 = CARRY(B1_DPCLK_CNT_REG[3][20] & !B1L512);


--B1L1161 is test:I0|Mux~69727 at LC_X14_Y4_N2
--operation mode is normal

B1L1161 = B1L135 & (B1L136) # !B1L135 & (B1L136 & (B1L1160) # !B1L136 & B1_DPCLK_CNT_REG[3][20]);


--B1_DPCLK_CNT_REG[4][20] is test:I0|DPCLK_CNT_REG[4][20] at LC_X12_Y6_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][20]_carry_eqn = (!B1L588 & B1L599) # (B1L588 & B1L600);
B1_DPCLK_CNT_REG[4][20]_lut_out = B1_DPCLK_CNT_REG[4][20] $ !B1_DPCLK_CNT_REG[4][20]_carry_eqn;
B1_DPCLK_CNT_REG[4][20] = DFFEAS(B1_DPCLK_CNT_REG[4][20]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L602 is test:I0|DPCLK_CNT_REG[4][20]~3757 at LC_X12_Y6_N4
--operation mode is arithmetic

B1L602 = CARRY(B1_DPCLK_CNT_REG[4][20] & !B1L600);


--B1L1162 is test:I0|Mux~69728 at LC_X12_Y4_N2
--operation mode is normal

B1L1162 = B1L1161 & (B1_DPCLK_CNT_REG[4][20] # !B1L135) # !B1L1161 & B1L135 & B1_DPCLK_CNT_REG[7][20];


--B1L179 is test:I0|DATAOUT[31]~11528 at LC_X11_Y4_N5
--operation mode is normal

B1L179 = B1L110 & (B1L16 & (B1L1156) # !B1L16 & B1L1162) # !B1L110 & (B1L1162);


--B1_SCLK_CNT_REG[21] is test:I0|SCLK_CNT_REG[21] at LC_X9_Y6_N5
--operation mode is arithmetic

B1_SCLK_CNT_REG[21]_carry_eqn = B1L1415;
B1_SCLK_CNT_REG[21]_lut_out = B1_SCLK_CNT_REG[21] $ B1_SCLK_CNT_REG[21]_carry_eqn;
B1_SCLK_CNT_REG[21] = DFFEAS(B1_SCLK_CNT_REG[21]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1417 is test:I0|SCLK_CNT_REG[21]~6439 at LC_X9_Y6_N5
--operation mode is arithmetic

B1L1417_cout_0 = !B1L1415 # !B1_SCLK_CNT_REG[21];
B1L1417 = CARRY(B1L1417_cout_0);

--B1L1418 is test:I0|SCLK_CNT_REG[21]~6439COUT1_6540 at LC_X9_Y6_N5
--operation mode is arithmetic

B1L1418_cout_1 = !B1L1415 # !B1_SCLK_CNT_REG[21];
B1L1418 = CARRY(B1L1418_cout_1);


--B1L1163 is test:I0|Mux~69729 at LC_X7_Y3_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[21]_qfbk = B1_SPARE_CTTM_REG[21];
B1L1163 = B1L134 & (B1_SPARE_CTTM_REG[21]_qfbk # B1L950) # !B1L134 & OR_DEL[45] & (!B1L950);

--B1_SPARE_CTTM_REG[21] is test:I0|SPARE_CTTM_REG[21] at LC_X7_Y3_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[21] = DFFEAS(B1L1163, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L85, , , VCC);


--B1_DPCLK_CNT_REG[0][21] is test:I0|DPCLK_CNT_REG[0][21] at LC_X8_Y4_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][21]_carry_eqn = B1L250;
B1_DPCLK_CNT_REG[0][21]_lut_out = B1_DPCLK_CNT_REG[0][21] $ B1_DPCLK_CNT_REG[0][21]_carry_eqn;
B1_DPCLK_CNT_REG[0][21] = DFFEAS(B1_DPCLK_CNT_REG[0][21]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L252 is test:I0|DPCLK_CNT_REG[0][21]~3761 at LC_X8_Y4_N5
--operation mode is arithmetic

B1L252_cout_0 = !B1L250 # !B1_DPCLK_CNT_REG[0][21];
B1L252 = CARRY(B1L252_cout_0);

--B1L253 is test:I0|DPCLK_CNT_REG[0][21]~3761COUT1_4338 at LC_X8_Y4_N5
--operation mode is arithmetic

B1L253_cout_1 = !B1L250 # !B1_DPCLK_CNT_REG[0][21];
B1L253 = CARRY(B1L253_cout_1);


--B1L1164 is test:I0|Mux~69730 at LC_X10_Y4_N5
--operation mode is normal

B1L1164 = B1L950 & (B1L1163 & B1_DPCLK_CNT_REG[0][21] # !B1L1163 & (B1_SCLK_CNT_REG[21])) # !B1L950 & (B1L1163);


--B1_DPCLK_CNT_REG[2][21] is test:I0|DPCLK_CNT_REG[2][21] at LC_X5_Y15_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][21]_carry_eqn = B1L426;
B1_DPCLK_CNT_REG[2][21]_lut_out = B1_DPCLK_CNT_REG[2][21] $ B1_DPCLK_CNT_REG[2][21]_carry_eqn;
B1_DPCLK_CNT_REG[2][21] = DFFEAS(B1_DPCLK_CNT_REG[2][21]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L428 is test:I0|DPCLK_CNT_REG[2][21]~3765 at LC_X5_Y15_N5
--operation mode is arithmetic

B1L428_cout_0 = !B1L426 # !B1_DPCLK_CNT_REG[2][21];
B1L428 = CARRY(B1L428_cout_0);

--B1L429 is test:I0|DPCLK_CNT_REG[2][21]~3765COUT1_4386 at LC_X5_Y15_N5
--operation mode is arithmetic

B1L429_cout_1 = !B1L426 # !B1_DPCLK_CNT_REG[2][21];
B1L429 = CARRY(B1L429_cout_1);


--B1_DPCLK_CNT_REG[1][21] is test:I0|DPCLK_CNT_REG[1][21] at LC_X1_Y15_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][21]_carry_eqn = B1L338;
B1_DPCLK_CNT_REG[1][21]_lut_out = B1_DPCLK_CNT_REG[1][21] $ B1_DPCLK_CNT_REG[1][21]_carry_eqn;
B1_DPCLK_CNT_REG[1][21] = DFFEAS(B1_DPCLK_CNT_REG[1][21]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L340 is test:I0|DPCLK_CNT_REG[1][21]~3769 at LC_X1_Y15_N5
--operation mode is arithmetic

B1L340_cout_0 = !B1L338 # !B1_DPCLK_CNT_REG[1][21];
B1L340 = CARRY(B1L340_cout_0);

--B1L341 is test:I0|DPCLK_CNT_REG[1][21]~3769COUT1_4482 at LC_X1_Y15_N5
--operation mode is arithmetic

B1L341_cout_1 = !B1L338 # !B1_DPCLK_CNT_REG[1][21];
B1L341 = CARRY(B1L341_cout_1);


--B1L1165 is test:I0|Mux~69731 at LC_X11_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[21]_qfbk = B1_MODE_REG[21];
B1L1165 = B1L15 & (A1L267 # B1L17) # !B1L15 & (B1_MODE_REG[21]_qfbk & !B1L17);

--B1_MODE_REG[21] is test:I0|MODE_REG[21] at LC_X11_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[21] = DFFEAS(B1L1165, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L85, , , VCC);


--B1_DPCLK_CNT_REG[5][21] is test:I0|DPCLK_CNT_REG[5][21] at LC_X18_Y12_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][21]_carry_eqn = B1L690;
B1_DPCLK_CNT_REG[5][21]_lut_out = B1_DPCLK_CNT_REG[5][21] $ B1_DPCLK_CNT_REG[5][21]_carry_eqn;
B1_DPCLK_CNT_REG[5][21] = DFFEAS(B1_DPCLK_CNT_REG[5][21]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L692 is test:I0|DPCLK_CNT_REG[5][21]~3773 at LC_X18_Y12_N5
--operation mode is arithmetic

B1L692_cout_0 = !B1L690 # !B1_DPCLK_CNT_REG[5][21];
B1L692 = CARRY(B1L692_cout_0);

--B1L693 is test:I0|DPCLK_CNT_REG[5][21]~3773COUT1_4434 at LC_X18_Y12_N5
--operation mode is arithmetic

B1L693_cout_1 = !B1L690 # !B1_DPCLK_CNT_REG[5][21];
B1L693 = CARRY(B1L693_cout_1);


--B1L1166 is test:I0|Mux~69732 at LC_X10_Y13_N7
--operation mode is normal

B1L1166 = B1L17 & (B1L1165 & (B1_DPCLK_CNT_REG[5][21]) # !B1L1165 & B1_DPCLK_CNT_REG[1][21]) # !B1L17 & (B1L1165);


--B1L1167 is test:I0|Mux~69733 at LC_X11_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[21]_qfbk = B1_TEST_CTRL_REG[21];
B1L1167 = B1L151 & !B1L949 # !B1L151 & (B1L949 & B1_TEST_CTRL_REG[21]_qfbk # !B1L949 & (B1L1166));

--B1_TEST_CTRL_REG[21] is test:I0|TEST_CTRL_REG[21] at LC_X11_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[21] = DFFEAS(B1L1167, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L85, , , VCC);


--B1_DPCLK_CNT_REG[6][21] is test:I0|DPCLK_CNT_REG[6][21] at LC_X17_Y13_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][21]_carry_eqn = B1L778;
B1_DPCLK_CNT_REG[6][21]_lut_out = B1_DPCLK_CNT_REG[6][21] $ B1_DPCLK_CNT_REG[6][21]_carry_eqn;
B1_DPCLK_CNT_REG[6][21] = DFFEAS(B1_DPCLK_CNT_REG[6][21]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L780 is test:I0|DPCLK_CNT_REG[6][21]~3777 at LC_X17_Y13_N5
--operation mode is arithmetic

B1L780_cout_0 = !B1L778 # !B1_DPCLK_CNT_REG[6][21];
B1L780 = CARRY(B1L780_cout_0);

--B1L781 is test:I0|DPCLK_CNT_REG[6][21]~3777COUT1_4530 at LC_X17_Y13_N5
--operation mode is arithmetic

B1L781_cout_1 = !B1L778 # !B1_DPCLK_CNT_REG[6][21];
B1L781 = CARRY(B1L781_cout_1);


--B1L1168 is test:I0|Mux~69734 at LC_X11_Y13_N2
--operation mode is normal

B1L1168 = B1L151 & (B1L1167 & (B1_DPCLK_CNT_REG[6][21]) # !B1L1167 & B1_DPCLK_CNT_REG[2][21]) # !B1L151 & (B1L1167);


--B1_DPCLK_CNT_REG[7][21] is test:I0|DPCLK_CNT_REG[7][21] at LC_X17_Y5_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][21]_carry_eqn = B1L866;
B1_DPCLK_CNT_REG[7][21]_lut_out = B1_DPCLK_CNT_REG[7][21] $ B1_DPCLK_CNT_REG[7][21]_carry_eqn;
B1_DPCLK_CNT_REG[7][21] = DFFEAS(B1_DPCLK_CNT_REG[7][21]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L868 is test:I0|DPCLK_CNT_REG[7][21]~3781 at LC_X17_Y5_N5
--operation mode is arithmetic

B1L868_cout_0 = !B1L866 # !B1_DPCLK_CNT_REG[7][21];
B1L868 = CARRY(B1L868_cout_0);

--B1L869 is test:I0|DPCLK_CNT_REG[7][21]~3781COUT1_4578 at LC_X17_Y5_N5
--operation mode is arithmetic

B1L869_cout_1 = !B1L866 # !B1_DPCLK_CNT_REG[7][21];
B1L869 = CARRY(B1L869_cout_1);


--B1_DPCLK_CNT_REG[3][21] is test:I0|DPCLK_CNT_REG[3][21] at LC_X14_Y6_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][21]_carry_eqn = B1L514;
B1_DPCLK_CNT_REG[3][21]_lut_out = B1_DPCLK_CNT_REG[3][21] $ B1_DPCLK_CNT_REG[3][21]_carry_eqn;
B1_DPCLK_CNT_REG[3][21] = DFFEAS(B1_DPCLK_CNT_REG[3][21]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L516 is test:I0|DPCLK_CNT_REG[3][21]~3785 at LC_X14_Y6_N5
--operation mode is arithmetic

B1L516_cout_0 = !B1L514 # !B1_DPCLK_CNT_REG[3][21];
B1L516 = CARRY(B1L516_cout_0);

--B1L517 is test:I0|DPCLK_CNT_REG[3][21]~3785COUT1_4626 at LC_X14_Y6_N5
--operation mode is arithmetic

B1L517_cout_1 = !B1L514 # !B1_DPCLK_CNT_REG[3][21];
B1L517 = CARRY(B1L517_cout_1);


--B1L1169 is test:I0|Mux~69735 at LC_X10_Y6_N5
--operation mode is normal

B1L1169 = B1L135 & (B1L136 # B1_DPCLK_CNT_REG[7][21]) # !B1L135 & !B1L136 & (B1_DPCLK_CNT_REG[3][21]);


--B1_DPCLK_CNT_REG[4][21] is test:I0|DPCLK_CNT_REG[4][21] at LC_X12_Y6_N5
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][21]_carry_eqn = B1L602;
B1_DPCLK_CNT_REG[4][21]_lut_out = B1_DPCLK_CNT_REG[4][21] $ B1_DPCLK_CNT_REG[4][21]_carry_eqn;
B1_DPCLK_CNT_REG[4][21] = DFFEAS(B1_DPCLK_CNT_REG[4][21]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L604 is test:I0|DPCLK_CNT_REG[4][21]~3789 at LC_X12_Y6_N5
--operation mode is arithmetic

B1L604_cout_0 = !B1L602 # !B1_DPCLK_CNT_REG[4][21];
B1L604 = CARRY(B1L604_cout_0);

--B1L605 is test:I0|DPCLK_CNT_REG[4][21]~3789COUT1_4674 at LC_X12_Y6_N5
--operation mode is arithmetic

B1L605_cout_1 = !B1L602 # !B1_DPCLK_CNT_REG[4][21];
B1L605 = CARRY(B1L605_cout_1);


--B1L1170 is test:I0|Mux~69736 at LC_X10_Y6_N6
--operation mode is normal

B1L1170 = B1L136 & (B1L1169 & B1_DPCLK_CNT_REG[4][21] # !B1L1169 & (B1L1168)) # !B1L136 & (B1L1169);


--B1L180 is test:I0|DATAOUT[31]~11530 at LC_X10_Y4_N4
--operation mode is normal

B1L180 = B1L16 & (B1L110 & (B1L1164) # !B1L110 & B1L1170) # !B1L16 & (B1L1170);


--B1_SCLK_CNT_REG[22] is test:I0|SCLK_CNT_REG[22] at LC_X9_Y6_N6
--operation mode is arithmetic

B1_SCLK_CNT_REG[22]_carry_eqn = (!B1L1415 & B1L1417) # (B1L1415 & B1L1418);
B1_SCLK_CNT_REG[22]_lut_out = B1_SCLK_CNT_REG[22] $ !B1_SCLK_CNT_REG[22]_carry_eqn;
B1_SCLK_CNT_REG[22] = DFFEAS(B1_SCLK_CNT_REG[22]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1420 is test:I0|SCLK_CNT_REG[22]~6443 at LC_X9_Y6_N6
--operation mode is arithmetic

B1L1420_cout_0 = B1_SCLK_CNT_REG[22] & !B1L1417;
B1L1420 = CARRY(B1L1420_cout_0);

--B1L1421 is test:I0|SCLK_CNT_REG[22]~6443COUT1_6542 at LC_X9_Y6_N6
--operation mode is arithmetic

B1L1421_cout_1 = B1_SCLK_CNT_REG[22] & !B1L1418;
B1L1421 = CARRY(B1L1421_cout_1);


--B1L1171 is test:I0|Mux~69737 at LC_X7_Y4_N5
--operation mode is normal

B1L1171 = B1L134 & (B1L950) # !B1L134 & (B1L950 & (B1_SCLK_CNT_REG[22]) # !B1L950 & OR_DEL[46]);


--B1_DPCLK_CNT_REG[0][22] is test:I0|DPCLK_CNT_REG[0][22] at LC_X8_Y4_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][22]_carry_eqn = (!B1L250 & B1L252) # (B1L250 & B1L253);
B1_DPCLK_CNT_REG[0][22]_lut_out = B1_DPCLK_CNT_REG[0][22] $ !B1_DPCLK_CNT_REG[0][22]_carry_eqn;
B1_DPCLK_CNT_REG[0][22] = DFFEAS(B1_DPCLK_CNT_REG[0][22]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L255 is test:I0|DPCLK_CNT_REG[0][22]~3793 at LC_X8_Y4_N6
--operation mode is arithmetic

B1L255_cout_0 = B1_DPCLK_CNT_REG[0][22] & !B1L252;
B1L255 = CARRY(B1L255_cout_0);

--B1L256 is test:I0|DPCLK_CNT_REG[0][22]~3793COUT1_4340 at LC_X8_Y4_N6
--operation mode is arithmetic

B1L256_cout_1 = B1_DPCLK_CNT_REG[0][22] & !B1L253;
B1L256 = CARRY(B1L256_cout_1);


--B1L1172 is test:I0|Mux~69738 at LC_X7_Y4_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[22]_qfbk = B1_SPARE_CTTM_REG[22];
B1L1172 = B1L134 & (B1L1171 & (B1_DPCLK_CNT_REG[0][22]) # !B1L1171 & B1_SPARE_CTTM_REG[22]_qfbk) # !B1L134 & B1L1171;

--B1_SPARE_CTTM_REG[22] is test:I0|SPARE_CTTM_REG[22] at LC_X7_Y4_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[22] = DFFEAS(B1L1172, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L87, , , VCC);


--B1_DPCLK_CNT_REG[7][22] is test:I0|DPCLK_CNT_REG[7][22] at LC_X17_Y5_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][22]_carry_eqn = (!B1L866 & B1L868) # (B1L866 & B1L869);
B1_DPCLK_CNT_REG[7][22]_lut_out = B1_DPCLK_CNT_REG[7][22] $ !B1_DPCLK_CNT_REG[7][22]_carry_eqn;
B1_DPCLK_CNT_REG[7][22] = DFFEAS(B1_DPCLK_CNT_REG[7][22]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L871 is test:I0|DPCLK_CNT_REG[7][22]~3797 at LC_X17_Y5_N6
--operation mode is arithmetic

B1L871_cout_0 = B1_DPCLK_CNT_REG[7][22] & !B1L868;
B1L871 = CARRY(B1L871_cout_0);

--B1L872 is test:I0|DPCLK_CNT_REG[7][22]~3797COUT1_4580 at LC_X17_Y5_N6
--operation mode is arithmetic

B1L872_cout_1 = B1_DPCLK_CNT_REG[7][22] & !B1L869;
B1L872 = CARRY(B1L872_cout_1);


--B1_DPCLK_CNT_REG[1][22] is test:I0|DPCLK_CNT_REG[1][22] at LC_X1_Y15_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][22]_carry_eqn = (!B1L338 & B1L340) # (B1L338 & B1L341);
B1_DPCLK_CNT_REG[1][22]_lut_out = B1_DPCLK_CNT_REG[1][22] $ !B1_DPCLK_CNT_REG[1][22]_carry_eqn;
B1_DPCLK_CNT_REG[1][22] = DFFEAS(B1_DPCLK_CNT_REG[1][22]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L343 is test:I0|DPCLK_CNT_REG[1][22]~3801 at LC_X1_Y15_N6
--operation mode is arithmetic

B1L343_cout_0 = B1_DPCLK_CNT_REG[1][22] & !B1L340;
B1L343 = CARRY(B1L343_cout_0);

--B1L344 is test:I0|DPCLK_CNT_REG[1][22]~3801COUT1_4484 at LC_X1_Y15_N6
--operation mode is arithmetic

B1L344_cout_1 = B1_DPCLK_CNT_REG[1][22] & !B1L341;
B1L344 = CARRY(B1L344_cout_1);


--B1L1173 is test:I0|Mux~69739 at LC_X13_Y12_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[22]_qfbk = B1_MODE_REG[22];
B1L1173 = B1L17 & (B1_DPCLK_CNT_REG[1][22] # B1L15) # !B1L17 & (B1_MODE_REG[22]_qfbk & !B1L15);

--B1_MODE_REG[22] is test:I0|MODE_REG[22] at LC_X13_Y12_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[22] = DFFEAS(B1L1173, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L87, , , VCC);


--B1_DPCLK_CNT_REG[5][22] is test:I0|DPCLK_CNT_REG[5][22] at LC_X18_Y12_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][22]_carry_eqn = (!B1L690 & B1L692) # (B1L690 & B1L693);
B1_DPCLK_CNT_REG[5][22]_lut_out = B1_DPCLK_CNT_REG[5][22] $ (!B1_DPCLK_CNT_REG[5][22]_carry_eqn);
B1_DPCLK_CNT_REG[5][22] = DFFEAS(B1_DPCLK_CNT_REG[5][22]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L695 is test:I0|DPCLK_CNT_REG[5][22]~3805 at LC_X18_Y12_N6
--operation mode is arithmetic

B1L695_cout_0 = B1_DPCLK_CNT_REG[5][22] & (!B1L692);
B1L695 = CARRY(B1L695_cout_0);

--B1L696 is test:I0|DPCLK_CNT_REG[5][22]~3805COUT1_4436 at LC_X18_Y12_N6
--operation mode is arithmetic

B1L696_cout_1 = B1_DPCLK_CNT_REG[5][22] & (!B1L693);
B1L696 = CARRY(B1L696_cout_1);


--B1L1174 is test:I0|Mux~69740 at LC_X14_Y12_N4
--operation mode is normal

B1L1174 = B1L15 & (B1L1173 & (B1_DPCLK_CNT_REG[5][22]) # !B1L1173 & A1L269) # !B1L15 & B1L1173;


--B1_DPCLK_CNT_REG[2][22] is test:I0|DPCLK_CNT_REG[2][22] at LC_X5_Y15_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][22]_carry_eqn = (!B1L426 & B1L428) # (B1L426 & B1L429);
B1_DPCLK_CNT_REG[2][22]_lut_out = B1_DPCLK_CNT_REG[2][22] $ !B1_DPCLK_CNT_REG[2][22]_carry_eqn;
B1_DPCLK_CNT_REG[2][22] = DFFEAS(B1_DPCLK_CNT_REG[2][22]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L431 is test:I0|DPCLK_CNT_REG[2][22]~3809 at LC_X5_Y15_N6
--operation mode is arithmetic

B1L431_cout_0 = B1_DPCLK_CNT_REG[2][22] & !B1L428;
B1L431 = CARRY(B1L431_cout_0);

--B1L432 is test:I0|DPCLK_CNT_REG[2][22]~3809COUT1_4388 at LC_X5_Y15_N6
--operation mode is arithmetic

B1L432_cout_1 = B1_DPCLK_CNT_REG[2][22] & !B1L429;
B1L432 = CARRY(B1L432_cout_1);


--B1L1175 is test:I0|Mux~69741 at LC_X13_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[22]_qfbk = B1_TEST_CTRL_REG[22];
B1L1175 = B1L151 & (B1_DPCLK_CNT_REG[2][22] # !B1L949) # !B1L151 & (B1_TEST_CTRL_REG[22]_qfbk & B1L949);

--B1_TEST_CTRL_REG[22] is test:I0|TEST_CTRL_REG[22] at LC_X13_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[22] = DFFEAS(B1L1175, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L87, , , VCC);


--B1_DPCLK_CNT_REG[6][22] is test:I0|DPCLK_CNT_REG[6][22] at LC_X17_Y13_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][22]_carry_eqn = (!B1L778 & B1L780) # (B1L778 & B1L781);
B1_DPCLK_CNT_REG[6][22]_lut_out = B1_DPCLK_CNT_REG[6][22] $ (!B1_DPCLK_CNT_REG[6][22]_carry_eqn);
B1_DPCLK_CNT_REG[6][22] = DFFEAS(B1_DPCLK_CNT_REG[6][22]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L783 is test:I0|DPCLK_CNT_REG[6][22]~3813 at LC_X17_Y13_N6
--operation mode is arithmetic

B1L783_cout_0 = B1_DPCLK_CNT_REG[6][22] & (!B1L780);
B1L783 = CARRY(B1L783_cout_0);

--B1L784 is test:I0|DPCLK_CNT_REG[6][22]~3813COUT1_4532 at LC_X17_Y13_N6
--operation mode is arithmetic

B1L784_cout_1 = B1_DPCLK_CNT_REG[6][22] & (!B1L781);
B1L784 = CARRY(B1L784_cout_1);


--B1L1176 is test:I0|Mux~69742 at LC_X14_Y12_N2
--operation mode is normal

B1L1176 = B1L949 & B1L1175 # !B1L949 & (B1L1175 & (B1_DPCLK_CNT_REG[6][22]) # !B1L1175 & B1L1174);


--B1_DPCLK_CNT_REG[3][22] is test:I0|DPCLK_CNT_REG[3][22] at LC_X14_Y6_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][22]_carry_eqn = (!B1L514 & B1L516) # (B1L514 & B1L517);
B1_DPCLK_CNT_REG[3][22]_lut_out = B1_DPCLK_CNT_REG[3][22] $ !B1_DPCLK_CNT_REG[3][22]_carry_eqn;
B1_DPCLK_CNT_REG[3][22] = DFFEAS(B1_DPCLK_CNT_REG[3][22]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L519 is test:I0|DPCLK_CNT_REG[3][22]~3817 at LC_X14_Y6_N6
--operation mode is arithmetic

B1L519_cout_0 = B1_DPCLK_CNT_REG[3][22] & !B1L516;
B1L519 = CARRY(B1L519_cout_0);

--B1L520 is test:I0|DPCLK_CNT_REG[3][22]~3817COUT1_4628 at LC_X14_Y6_N6
--operation mode is arithmetic

B1L520_cout_1 = B1_DPCLK_CNT_REG[3][22] & !B1L517;
B1L520 = CARRY(B1L520_cout_1);


--B1L1177 is test:I0|Mux~69743 at LC_X14_Y4_N4
--operation mode is normal

B1L1177 = B1L135 & (B1L136) # !B1L135 & (B1L136 & (B1L1176) # !B1L136 & B1_DPCLK_CNT_REG[3][22]);


--B1_DPCLK_CNT_REG[4][22] is test:I0|DPCLK_CNT_REG[4][22] at LC_X12_Y6_N6
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][22]_carry_eqn = (!B1L602 & B1L604) # (B1L602 & B1L605);
B1_DPCLK_CNT_REG[4][22]_lut_out = B1_DPCLK_CNT_REG[4][22] $ (!B1_DPCLK_CNT_REG[4][22]_carry_eqn);
B1_DPCLK_CNT_REG[4][22] = DFFEAS(B1_DPCLK_CNT_REG[4][22]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L607 is test:I0|DPCLK_CNT_REG[4][22]~3821 at LC_X12_Y6_N6
--operation mode is arithmetic

B1L607_cout_0 = B1_DPCLK_CNT_REG[4][22] & (!B1L604);
B1L607 = CARRY(B1L607_cout_0);

--B1L608 is test:I0|DPCLK_CNT_REG[4][22]~3821COUT1_4676 at LC_X12_Y6_N6
--operation mode is arithmetic

B1L608_cout_1 = B1_DPCLK_CNT_REG[4][22] & (!B1L605);
B1L608 = CARRY(B1L608_cout_1);


--B1L1178 is test:I0|Mux~69744 at LC_X14_Y4_N5
--operation mode is normal

B1L1178 = B1L135 & (B1L1177 & (B1_DPCLK_CNT_REG[4][22]) # !B1L1177 & B1_DPCLK_CNT_REG[7][22]) # !B1L135 & (B1L1177);


--B1L181 is test:I0|DATAOUT[31]~11532 at LC_X11_Y4_N3
--operation mode is normal

B1L181 = B1L110 & (B1L16 & B1L1172 # !B1L16 & (B1L1178)) # !B1L110 & (B1L1178);


--B1_SCLK_CNT_REG[23] is test:I0|SCLK_CNT_REG[23] at LC_X9_Y6_N7
--operation mode is arithmetic

B1_SCLK_CNT_REG[23]_carry_eqn = (!B1L1415 & B1L1420) # (B1L1415 & B1L1421);
B1_SCLK_CNT_REG[23]_lut_out = B1_SCLK_CNT_REG[23] $ (B1_SCLK_CNT_REG[23]_carry_eqn);
B1_SCLK_CNT_REG[23] = DFFEAS(B1_SCLK_CNT_REG[23]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1423 is test:I0|SCLK_CNT_REG[23]~6447 at LC_X9_Y6_N7
--operation mode is arithmetic

B1L1423_cout_0 = !B1L1420 # !B1_SCLK_CNT_REG[23];
B1L1423 = CARRY(B1L1423_cout_0);

--B1L1424 is test:I0|SCLK_CNT_REG[23]~6447COUT1_6544 at LC_X9_Y6_N7
--operation mode is arithmetic

B1L1424_cout_1 = !B1L1421 # !B1_SCLK_CNT_REG[23];
B1L1424 = CARRY(B1L1424_cout_1);


--B1L1179 is test:I0|Mux~69745 at LC_X9_Y4_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[23]_qfbk = B1_SPARE_CTTM_REG[23];
B1L1179 = B1L134 & (B1_SPARE_CTTM_REG[23]_qfbk # B1L950) # !B1L134 & OR_DEL[47] & (!B1L950);

--B1_SPARE_CTTM_REG[23] is test:I0|SPARE_CTTM_REG[23] at LC_X9_Y4_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[23] = DFFEAS(B1L1179, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L89, , , VCC);


--B1_DPCLK_CNT_REG[0][23] is test:I0|DPCLK_CNT_REG[0][23] at LC_X8_Y4_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][23]_carry_eqn = (!B1L250 & B1L255) # (B1L250 & B1L256);
B1_DPCLK_CNT_REG[0][23]_lut_out = B1_DPCLK_CNT_REG[0][23] $ B1_DPCLK_CNT_REG[0][23]_carry_eqn;
B1_DPCLK_CNT_REG[0][23] = DFFEAS(B1_DPCLK_CNT_REG[0][23]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L258 is test:I0|DPCLK_CNT_REG[0][23]~3825 at LC_X8_Y4_N7
--operation mode is arithmetic

B1L258_cout_0 = !B1L255 # !B1_DPCLK_CNT_REG[0][23];
B1L258 = CARRY(B1L258_cout_0);

--B1L259 is test:I0|DPCLK_CNT_REG[0][23]~3825COUT1_4342 at LC_X8_Y4_N7
--operation mode is arithmetic

B1L259_cout_1 = !B1L256 # !B1_DPCLK_CNT_REG[0][23];
B1L259 = CARRY(B1L259_cout_1);


--B1L1180 is test:I0|Mux~69746 at LC_X9_Y4_N6
--operation mode is normal

B1L1180 = B1L950 & (B1L1179 & (B1_DPCLK_CNT_REG[0][23]) # !B1L1179 & B1_SCLK_CNT_REG[23]) # !B1L950 & (B1L1179);


--B1_DPCLK_CNT_REG[2][23] is test:I0|DPCLK_CNT_REG[2][23] at LC_X5_Y15_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][23]_carry_eqn = (!B1L426 & B1L431) # (B1L426 & B1L432);
B1_DPCLK_CNT_REG[2][23]_lut_out = B1_DPCLK_CNT_REG[2][23] $ B1_DPCLK_CNT_REG[2][23]_carry_eqn;
B1_DPCLK_CNT_REG[2][23] = DFFEAS(B1_DPCLK_CNT_REG[2][23]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L434 is test:I0|DPCLK_CNT_REG[2][23]~3829 at LC_X5_Y15_N7
--operation mode is arithmetic

B1L434_cout_0 = !B1L431 # !B1_DPCLK_CNT_REG[2][23];
B1L434 = CARRY(B1L434_cout_0);

--B1L435 is test:I0|DPCLK_CNT_REG[2][23]~3829COUT1_4390 at LC_X5_Y15_N7
--operation mode is arithmetic

B1L435_cout_1 = !B1L432 # !B1_DPCLK_CNT_REG[2][23];
B1L435 = CARRY(B1L435_cout_1);


--B1_DPCLK_CNT_REG[1][23] is test:I0|DPCLK_CNT_REG[1][23] at LC_X1_Y15_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][23]_carry_eqn = (!B1L338 & B1L343) # (B1L338 & B1L344);
B1_DPCLK_CNT_REG[1][23]_lut_out = B1_DPCLK_CNT_REG[1][23] $ B1_DPCLK_CNT_REG[1][23]_carry_eqn;
B1_DPCLK_CNT_REG[1][23] = DFFEAS(B1_DPCLK_CNT_REG[1][23]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L346 is test:I0|DPCLK_CNT_REG[1][23]~3833 at LC_X1_Y15_N7
--operation mode is arithmetic

B1L346_cout_0 = !B1L343 # !B1_DPCLK_CNT_REG[1][23];
B1L346 = CARRY(B1L346_cout_0);

--B1L347 is test:I0|DPCLK_CNT_REG[1][23]~3833COUT1_4486 at LC_X1_Y15_N7
--operation mode is arithmetic

B1L347_cout_1 = !B1L344 # !B1_DPCLK_CNT_REG[1][23];
B1L347 = CARRY(B1L347_cout_1);


--B1L1181 is test:I0|Mux~69747 at LC_X11_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[23]_qfbk = B1_MODE_REG[23];
B1L1181 = B1L15 & (A1L271 # B1L17) # !B1L15 & (B1_MODE_REG[23]_qfbk & !B1L17);

--B1_MODE_REG[23] is test:I0|MODE_REG[23] at LC_X11_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[23] = DFFEAS(B1L1181, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L89, , , VCC);


--B1_DPCLK_CNT_REG[5][23] is test:I0|DPCLK_CNT_REG[5][23] at LC_X18_Y12_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][23]_carry_eqn = (!B1L690 & B1L695) # (B1L690 & B1L696);
B1_DPCLK_CNT_REG[5][23]_lut_out = B1_DPCLK_CNT_REG[5][23] $ B1_DPCLK_CNT_REG[5][23]_carry_eqn;
B1_DPCLK_CNT_REG[5][23] = DFFEAS(B1_DPCLK_CNT_REG[5][23]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L698 is test:I0|DPCLK_CNT_REG[5][23]~3837 at LC_X18_Y12_N7
--operation mode is arithmetic

B1L698_cout_0 = !B1L695 # !B1_DPCLK_CNT_REG[5][23];
B1L698 = CARRY(B1L698_cout_0);

--B1L699 is test:I0|DPCLK_CNT_REG[5][23]~3837COUT1_4438 at LC_X18_Y12_N7
--operation mode is arithmetic

B1L699_cout_1 = !B1L696 # !B1_DPCLK_CNT_REG[5][23];
B1L699 = CARRY(B1L699_cout_1);


--B1L1182 is test:I0|Mux~69748 at LC_X11_Y14_N9
--operation mode is normal

B1L1182 = B1L17 & (B1L1181 & B1_DPCLK_CNT_REG[5][23] # !B1L1181 & (B1_DPCLK_CNT_REG[1][23])) # !B1L17 & B1L1181;


--B1L1183 is test:I0|Mux~69749 at LC_X11_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[23]_qfbk = B1_TEST_CTRL_REG[23];
B1L1183 = B1L151 & !B1L949 # !B1L151 & (B1L949 & B1_TEST_CTRL_REG[23]_qfbk # !B1L949 & (B1L1182));

--B1_TEST_CTRL_REG[23] is test:I0|TEST_CTRL_REG[23] at LC_X11_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[23] = DFFEAS(B1L1183, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L89, , , VCC);


--B1_DPCLK_CNT_REG[6][23] is test:I0|DPCLK_CNT_REG[6][23] at LC_X17_Y13_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][23]_carry_eqn = (!B1L778 & B1L783) # (B1L778 & B1L784);
B1_DPCLK_CNT_REG[6][23]_lut_out = B1_DPCLK_CNT_REG[6][23] $ (B1_DPCLK_CNT_REG[6][23]_carry_eqn);
B1_DPCLK_CNT_REG[6][23] = DFFEAS(B1_DPCLK_CNT_REG[6][23]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L786 is test:I0|DPCLK_CNT_REG[6][23]~3841 at LC_X17_Y13_N7
--operation mode is arithmetic

B1L786_cout_0 = !B1L783 # !B1_DPCLK_CNT_REG[6][23];
B1L786 = CARRY(B1L786_cout_0);

--B1L787 is test:I0|DPCLK_CNT_REG[6][23]~3841COUT1_4534 at LC_X17_Y13_N7
--operation mode is arithmetic

B1L787_cout_1 = !B1L784 # !B1_DPCLK_CNT_REG[6][23];
B1L787 = CARRY(B1L787_cout_1);


--B1L1184 is test:I0|Mux~69750 at LC_X11_Y13_N3
--operation mode is normal

B1L1184 = B1L1183 & (B1_DPCLK_CNT_REG[6][23] # !B1L151) # !B1L1183 & (B1_DPCLK_CNT_REG[2][23] & B1L151);


--B1_DPCLK_CNT_REG[7][23] is test:I0|DPCLK_CNT_REG[7][23] at LC_X17_Y5_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][23]_carry_eqn = (!B1L866 & B1L871) # (B1L866 & B1L872);
B1_DPCLK_CNT_REG[7][23]_lut_out = B1_DPCLK_CNT_REG[7][23] $ B1_DPCLK_CNT_REG[7][23]_carry_eqn;
B1_DPCLK_CNT_REG[7][23] = DFFEAS(B1_DPCLK_CNT_REG[7][23]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L874 is test:I0|DPCLK_CNT_REG[7][23]~3845 at LC_X17_Y5_N7
--operation mode is arithmetic

B1L874_cout_0 = !B1L871 # !B1_DPCLK_CNT_REG[7][23];
B1L874 = CARRY(B1L874_cout_0);

--B1L875 is test:I0|DPCLK_CNT_REG[7][23]~3845COUT1_4582 at LC_X17_Y5_N7
--operation mode is arithmetic

B1L875_cout_1 = !B1L872 # !B1_DPCLK_CNT_REG[7][23];
B1L875 = CARRY(B1L875_cout_1);


--B1_DPCLK_CNT_REG[3][23] is test:I0|DPCLK_CNT_REG[3][23] at LC_X14_Y6_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][23]_carry_eqn = (!B1L514 & B1L519) # (B1L514 & B1L520);
B1_DPCLK_CNT_REG[3][23]_lut_out = B1_DPCLK_CNT_REG[3][23] $ B1_DPCLK_CNT_REG[3][23]_carry_eqn;
B1_DPCLK_CNT_REG[3][23] = DFFEAS(B1_DPCLK_CNT_REG[3][23]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L522 is test:I0|DPCLK_CNT_REG[3][23]~3849 at LC_X14_Y6_N7
--operation mode is arithmetic

B1L522_cout_0 = !B1L519 # !B1_DPCLK_CNT_REG[3][23];
B1L522 = CARRY(B1L522_cout_0);

--B1L523 is test:I0|DPCLK_CNT_REG[3][23]~3849COUT1_4630 at LC_X14_Y6_N7
--operation mode is arithmetic

B1L523_cout_1 = !B1L520 # !B1_DPCLK_CNT_REG[3][23];
B1L523 = CARRY(B1L523_cout_1);


--B1L1185 is test:I0|Mux~69751 at LC_X14_Y4_N6
--operation mode is normal

B1L1185 = B1L136 & (B1L135) # !B1L136 & (B1L135 & (B1_DPCLK_CNT_REG[7][23]) # !B1L135 & B1_DPCLK_CNT_REG[3][23]);


--B1_DPCLK_CNT_REG[4][23] is test:I0|DPCLK_CNT_REG[4][23] at LC_X12_Y6_N7
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][23]_carry_eqn = (!B1L602 & B1L607) # (B1L602 & B1L608);
B1_DPCLK_CNT_REG[4][23]_lut_out = B1_DPCLK_CNT_REG[4][23] $ B1_DPCLK_CNT_REG[4][23]_carry_eqn;
B1_DPCLK_CNT_REG[4][23] = DFFEAS(B1_DPCLK_CNT_REG[4][23]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L610 is test:I0|DPCLK_CNT_REG[4][23]~3853 at LC_X12_Y6_N7
--operation mode is arithmetic

B1L610_cout_0 = !B1L607 # !B1_DPCLK_CNT_REG[4][23];
B1L610 = CARRY(B1L610_cout_0);

--B1L611 is test:I0|DPCLK_CNT_REG[4][23]~3853COUT1_4678 at LC_X12_Y6_N7
--operation mode is arithmetic

B1L611_cout_1 = !B1L608 # !B1_DPCLK_CNT_REG[4][23];
B1L611 = CARRY(B1L611_cout_1);


--B1L1186 is test:I0|Mux~69752 at LC_X12_Y3_N6
--operation mode is normal

B1L1186 = B1L1185 & (B1_DPCLK_CNT_REG[4][23] # !B1L136) # !B1L1185 & B1L1184 & B1L136;


--B1L182 is test:I0|DATAOUT[31]~11534 at LC_X11_Y3_N0
--operation mode is normal

B1L182 = B1L16 & (B1L110 & B1L1180 # !B1L110 & (B1L1186)) # !B1L16 & (B1L1186);


--B1L156 is test:I0|DATAOUT[27]~11536 at LC_X10_Y8_N0
--operation mode is normal

B1L156 = !B1L17 & B1L13 & B1L15 & B1L16;


--B1L157 is test:I0|DATAOUT[27]~11537 at LC_X9_Y5_N7
--operation mode is normal

B1L157 = B1L156 & B1L14 # !B1L156 & (B1L16);


--B1_SCLK_CNT_REG[24] is test:I0|SCLK_CNT_REG[24] at LC_X9_Y6_N8
--operation mode is arithmetic

B1_SCLK_CNT_REG[24]_carry_eqn = (!B1L1415 & B1L1423) # (B1L1415 & B1L1424);
B1_SCLK_CNT_REG[24]_lut_out = B1_SCLK_CNT_REG[24] $ !B1_SCLK_CNT_REG[24]_carry_eqn;
B1_SCLK_CNT_REG[24] = DFFEAS(B1_SCLK_CNT_REG[24]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1426 is test:I0|SCLK_CNT_REG[24]~6451 at LC_X9_Y6_N8
--operation mode is arithmetic

B1L1426_cout_0 = B1_SCLK_CNT_REG[24] & !B1L1423;
B1L1426 = CARRY(B1L1426_cout_0);

--B1L1427 is test:I0|SCLK_CNT_REG[24]~6451COUT1_6546 at LC_X9_Y6_N8
--operation mode is arithmetic

B1L1427_cout_1 = B1_SCLK_CNT_REG[24] & !B1L1424;
B1L1427 = CARRY(B1L1427_cout_1);


--B1_DPCLK_CNT_REG[7][24] is test:I0|DPCLK_CNT_REG[7][24] at LC_X17_Y5_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][24]_carry_eqn = (!B1L866 & B1L874) # (B1L866 & B1L875);
B1_DPCLK_CNT_REG[7][24]_lut_out = B1_DPCLK_CNT_REG[7][24] $ !B1_DPCLK_CNT_REG[7][24]_carry_eqn;
B1_DPCLK_CNT_REG[7][24] = DFFEAS(B1_DPCLK_CNT_REG[7][24]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L877 is test:I0|DPCLK_CNT_REG[7][24]~3857 at LC_X17_Y5_N8
--operation mode is arithmetic

B1L877_cout_0 = B1_DPCLK_CNT_REG[7][24] & !B1L874;
B1L877 = CARRY(B1L877_cout_0);

--B1L878 is test:I0|DPCLK_CNT_REG[7][24]~3857COUT1_4584 at LC_X17_Y5_N8
--operation mode is arithmetic

B1L878_cout_1 = B1_DPCLK_CNT_REG[7][24] & !B1L875;
B1L878 = CARRY(B1L878_cout_1);


--B1_DPCLK_CNT_REG[1][24] is test:I0|DPCLK_CNT_REG[1][24] at LC_X1_Y15_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][24]_carry_eqn = (!B1L338 & B1L346) # (B1L338 & B1L347);
B1_DPCLK_CNT_REG[1][24]_lut_out = B1_DPCLK_CNT_REG[1][24] $ !B1_DPCLK_CNT_REG[1][24]_carry_eqn;
B1_DPCLK_CNT_REG[1][24] = DFFEAS(B1_DPCLK_CNT_REG[1][24]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L349 is test:I0|DPCLK_CNT_REG[1][24]~3861 at LC_X1_Y15_N8
--operation mode is arithmetic

B1L349_cout_0 = B1_DPCLK_CNT_REG[1][24] & !B1L346;
B1L349 = CARRY(B1L349_cout_0);

--B1L350 is test:I0|DPCLK_CNT_REG[1][24]~3861COUT1_4488 at LC_X1_Y15_N8
--operation mode is arithmetic

B1L350_cout_1 = B1_DPCLK_CNT_REG[1][24] & !B1L347;
B1L350 = CARRY(B1L350_cout_1);


--B1L1187 is test:I0|Mux~69753 at LC_X20_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[24]_qfbk = B1_MODE_REG[24];
B1L1187 = B1L15 & (B1L17) # !B1L15 & (B1L17 & B1_DPCLK_CNT_REG[1][24] # !B1L17 & (B1_MODE_REG[24]_qfbk));

--B1_MODE_REG[24] is test:I0|MODE_REG[24] at LC_X20_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[24] = DFFEAS(B1L1187, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L91, , , VCC);


--B1_DPCLK_CNT_REG[5][24] is test:I0|DPCLK_CNT_REG[5][24] at LC_X18_Y12_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][24]_carry_eqn = (!B1L690 & B1L698) # (B1L690 & B1L699);
B1_DPCLK_CNT_REG[5][24]_lut_out = B1_DPCLK_CNT_REG[5][24] $ !B1_DPCLK_CNT_REG[5][24]_carry_eqn;
B1_DPCLK_CNT_REG[5][24] = DFFEAS(B1_DPCLK_CNT_REG[5][24]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L701 is test:I0|DPCLK_CNT_REG[5][24]~3865 at LC_X18_Y12_N8
--operation mode is arithmetic

B1L701_cout_0 = B1_DPCLK_CNT_REG[5][24] & !B1L698;
B1L701 = CARRY(B1L701_cout_0);

--B1L702 is test:I0|DPCLK_CNT_REG[5][24]~3865COUT1_4440 at LC_X18_Y12_N8
--operation mode is arithmetic

B1L702_cout_1 = B1_DPCLK_CNT_REG[5][24] & !B1L699;
B1L702 = CARRY(B1L702_cout_1);


--B1L1188 is test:I0|Mux~69754 at LC_X20_Y11_N9
--operation mode is normal

B1L1188 = B1L15 & (B1L1187 & B1_DPCLK_CNT_REG[5][24] # !B1L1187 & (A1L273)) # !B1L15 & (B1L1187);


--B1_DPCLK_CNT_REG[2][24] is test:I0|DPCLK_CNT_REG[2][24] at LC_X5_Y15_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][24]_carry_eqn = (!B1L426 & B1L434) # (B1L426 & B1L435);
B1_DPCLK_CNT_REG[2][24]_lut_out = B1_DPCLK_CNT_REG[2][24] $ !B1_DPCLK_CNT_REG[2][24]_carry_eqn;
B1_DPCLK_CNT_REG[2][24] = DFFEAS(B1_DPCLK_CNT_REG[2][24]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L437 is test:I0|DPCLK_CNT_REG[2][24]~3869 at LC_X5_Y15_N8
--operation mode is arithmetic

B1L437_cout_0 = B1_DPCLK_CNT_REG[2][24] & !B1L434;
B1L437 = CARRY(B1L437_cout_0);

--B1L438 is test:I0|DPCLK_CNT_REG[2][24]~3869COUT1_4392 at LC_X5_Y15_N8
--operation mode is arithmetic

B1L438_cout_1 = B1_DPCLK_CNT_REG[2][24] & !B1L435;
B1L438 = CARRY(B1L438_cout_1);


--B1L1189 is test:I0|Mux~69755 at LC_X12_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[24]_qfbk = B1_TEST_CTRL_REG[24];
B1L1189 = B1L949 & (B1L151 & B1_DPCLK_CNT_REG[2][24] # !B1L151 & (B1_TEST_CTRL_REG[24]_qfbk)) # !B1L949 & (B1L151);

--B1_TEST_CTRL_REG[24] is test:I0|TEST_CTRL_REG[24] at LC_X12_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[24] = DFFEAS(B1L1189, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L91, , , VCC);


--B1_DPCLK_CNT_REG[6][24] is test:I0|DPCLK_CNT_REG[6][24] at LC_X17_Y13_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][24]_carry_eqn = (!B1L778 & B1L786) # (B1L778 & B1L787);
B1_DPCLK_CNT_REG[6][24]_lut_out = B1_DPCLK_CNT_REG[6][24] $ !B1_DPCLK_CNT_REG[6][24]_carry_eqn;
B1_DPCLK_CNT_REG[6][24] = DFFEAS(B1_DPCLK_CNT_REG[6][24]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L789 is test:I0|DPCLK_CNT_REG[6][24]~3873 at LC_X17_Y13_N8
--operation mode is arithmetic

B1L789_cout_0 = B1_DPCLK_CNT_REG[6][24] & !B1L786;
B1L789 = CARRY(B1L789_cout_0);

--B1L790 is test:I0|DPCLK_CNT_REG[6][24]~3873COUT1_4536 at LC_X17_Y13_N8
--operation mode is arithmetic

B1L790_cout_1 = B1_DPCLK_CNT_REG[6][24] & !B1L787;
B1L790 = CARRY(B1L790_cout_1);


--B1L1190 is test:I0|Mux~69756 at LC_X13_Y11_N7
--operation mode is normal

B1L1190 = B1L1189 & (B1L949 # B1_DPCLK_CNT_REG[6][24]) # !B1L1189 & B1L1188 & !B1L949;


--B1_DPCLK_CNT_REG[3][24] is test:I0|DPCLK_CNT_REG[3][24] at LC_X14_Y6_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][24]_carry_eqn = (!B1L514 & B1L522) # (B1L514 & B1L523);
B1_DPCLK_CNT_REG[3][24]_lut_out = B1_DPCLK_CNT_REG[3][24] $ !B1_DPCLK_CNT_REG[3][24]_carry_eqn;
B1_DPCLK_CNT_REG[3][24] = DFFEAS(B1_DPCLK_CNT_REG[3][24]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L525 is test:I0|DPCLK_CNT_REG[3][24]~3877 at LC_X14_Y6_N8
--operation mode is arithmetic

B1L525_cout_0 = B1_DPCLK_CNT_REG[3][24] & !B1L522;
B1L525 = CARRY(B1L525_cout_0);

--B1L526 is test:I0|DPCLK_CNT_REG[3][24]~3877COUT1_4632 at LC_X14_Y6_N8
--operation mode is arithmetic

B1L526_cout_1 = B1_DPCLK_CNT_REG[3][24] & !B1L523;
B1L526 = CARRY(B1L526_cout_1);


--B1L1191 is test:I0|Mux~69757 at LC_X10_Y6_N0
--operation mode is normal

B1L1191 = B1L136 & (B1L1190 # B1L135) # !B1L136 & (!B1L135 & B1_DPCLK_CNT_REG[3][24]);


--B1_DPCLK_CNT_REG[4][24] is test:I0|DPCLK_CNT_REG[4][24] at LC_X12_Y6_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][24]_carry_eqn = (!B1L602 & B1L610) # (B1L602 & B1L611);
B1_DPCLK_CNT_REG[4][24]_lut_out = B1_DPCLK_CNT_REG[4][24] $ !B1_DPCLK_CNT_REG[4][24]_carry_eqn;
B1_DPCLK_CNT_REG[4][24] = DFFEAS(B1_DPCLK_CNT_REG[4][24]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L613 is test:I0|DPCLK_CNT_REG[4][24]~3881 at LC_X12_Y6_N8
--operation mode is arithmetic

B1L613_cout_0 = B1_DPCLK_CNT_REG[4][24] & !B1L610;
B1L613 = CARRY(B1L613_cout_0);

--B1L614 is test:I0|DPCLK_CNT_REG[4][24]~3881COUT1_4680 at LC_X12_Y6_N8
--operation mode is arithmetic

B1L614_cout_1 = B1_DPCLK_CNT_REG[4][24] & !B1L611;
B1L614 = CARRY(B1L614_cout_1);


--B1L1192 is test:I0|Mux~69758 at LC_X10_Y5_N4
--operation mode is normal

B1L1192 = B1L135 & (B1L1191 & (B1_DPCLK_CNT_REG[4][24]) # !B1L1191 & B1_DPCLK_CNT_REG[7][24]) # !B1L135 & (B1L1191);


--B1L1193 is test:I0|Mux~69759 at LC_X10_Y5_N5
--operation mode is normal

B1L1193 = B1L156 & (B1L157 # B1_SCLK_CNT_REG[24]) # !B1L156 & !B1L157 & B1L1192;


--B1_DPCLK_CNT_REG[0][24] is test:I0|DPCLK_CNT_REG[0][24] at LC_X8_Y4_N8
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][24]_carry_eqn = (!B1L250 & B1L258) # (B1L250 & B1L259);
B1_DPCLK_CNT_REG[0][24]_lut_out = B1_DPCLK_CNT_REG[0][24] $ !B1_DPCLK_CNT_REG[0][24]_carry_eqn;
B1_DPCLK_CNT_REG[0][24] = DFFEAS(B1_DPCLK_CNT_REG[0][24]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L261 is test:I0|DPCLK_CNT_REG[0][24]~3885 at LC_X8_Y4_N8
--operation mode is arithmetic

B1L261_cout_0 = B1_DPCLK_CNT_REG[0][24] & !B1L258;
B1L261 = CARRY(B1L261_cout_0);

--B1L262 is test:I0|DPCLK_CNT_REG[0][24]~3885COUT1_4344 at LC_X8_Y4_N8
--operation mode is arithmetic

B1L262_cout_1 = B1_DPCLK_CNT_REG[0][24] & !B1L259;
B1L262 = CARRY(B1L262_cout_1);


--B1L1194 is test:I0|Mux~69760 at LC_X10_Y5_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[24]_qfbk = B1_SPARE_CTTM_REG[24];
B1L1194 = B1L157 & (B1L1193 & B1_DPCLK_CNT_REG[0][24] # !B1L1193 & (B1_SPARE_CTTM_REG[24]_qfbk)) # !B1L157 & (B1L1193);

--B1_SPARE_CTTM_REG[24] is test:I0|SPARE_CTTM_REG[24] at LC_X10_Y5_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[24] = DFFEAS(B1L1194, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L91, , , VCC);


--B1L158 is test:I0|DATAOUT[27]~11538 at LC_X11_Y8_N4
--operation mode is normal

B1L158 = B1L17 # !B1L14 # !B1L15;


--B1L159 is test:I0|DATAOUT[27]~11539 at LC_X10_Y3_N8
--operation mode is normal

B1L159 = !B1L156 & (B1L157 & B1L158 # !B1L157 & (B1L149));


--B1_SCLK_CNT_REG[25] is test:I0|SCLK_CNT_REG[25] at LC_X9_Y6_N9
--operation mode is arithmetic

B1_SCLK_CNT_REG[25]_carry_eqn = (!B1L1415 & B1L1426) # (B1L1415 & B1L1427);
B1_SCLK_CNT_REG[25]_lut_out = B1_SCLK_CNT_REG[25] $ B1_SCLK_CNT_REG[25]_carry_eqn;
B1_SCLK_CNT_REG[25] = DFFEAS(B1_SCLK_CNT_REG[25]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1429 is test:I0|SCLK_CNT_REG[25]~6455 at LC_X9_Y6_N9
--operation mode is arithmetic

B1L1429 = CARRY(!B1L1427 # !B1_SCLK_CNT_REG[25]);


--B1_DPCLK_CNT_REG[2][25] is test:I0|DPCLK_CNT_REG[2][25] at LC_X5_Y15_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][25]_carry_eqn = (!B1L426 & B1L437) # (B1L426 & B1L438);
B1_DPCLK_CNT_REG[2][25]_lut_out = B1_DPCLK_CNT_REG[2][25] $ B1_DPCLK_CNT_REG[2][25]_carry_eqn;
B1_DPCLK_CNT_REG[2][25] = DFFEAS(B1_DPCLK_CNT_REG[2][25]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L440 is test:I0|DPCLK_CNT_REG[2][25]~3889 at LC_X5_Y15_N9
--operation mode is arithmetic

B1L440 = CARRY(!B1L438 # !B1_DPCLK_CNT_REG[2][25]);


--B1_DPCLK_CNT_REG[1][25] is test:I0|DPCLK_CNT_REG[1][25] at LC_X1_Y15_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][25]_carry_eqn = (!B1L338 & B1L349) # (B1L338 & B1L350);
B1_DPCLK_CNT_REG[1][25]_lut_out = B1_DPCLK_CNT_REG[1][25] $ B1_DPCLK_CNT_REG[1][25]_carry_eqn;
B1_DPCLK_CNT_REG[1][25] = DFFEAS(B1_DPCLK_CNT_REG[1][25]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L352 is test:I0|DPCLK_CNT_REG[1][25]~3893 at LC_X1_Y15_N9
--operation mode is arithmetic

B1L352 = CARRY(!B1L350 # !B1_DPCLK_CNT_REG[1][25]);


--B1L1195 is test:I0|Mux~69761 at LC_X13_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[25]_qfbk = B1_MODE_REG[25];
B1L1195 = B1L17 & (B1L15) # !B1L17 & (B1L15 & A1L275 # !B1L15 & (B1_MODE_REG[25]_qfbk));

--B1_MODE_REG[25] is test:I0|MODE_REG[25] at LC_X13_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[25] = DFFEAS(B1L1195, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L93, , , VCC);


--B1_DPCLK_CNT_REG[5][25] is test:I0|DPCLK_CNT_REG[5][25] at LC_X18_Y12_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][25]_carry_eqn = (!B1L690 & B1L701) # (B1L690 & B1L702);
B1_DPCLK_CNT_REG[5][25]_lut_out = B1_DPCLK_CNT_REG[5][25] $ (B1_DPCLK_CNT_REG[5][25]_carry_eqn);
B1_DPCLK_CNT_REG[5][25] = DFFEAS(B1_DPCLK_CNT_REG[5][25]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L704 is test:I0|DPCLK_CNT_REG[5][25]~3897 at LC_X18_Y12_N9
--operation mode is arithmetic

B1L704 = CARRY(!B1L702 # !B1_DPCLK_CNT_REG[5][25]);


--B1L1196 is test:I0|Mux~69762 at LC_X13_Y12_N4
--operation mode is normal

B1L1196 = B1L1195 & (B1_DPCLK_CNT_REG[5][25] # !B1L17) # !B1L1195 & (B1L17 & B1_DPCLK_CNT_REG[1][25]);


--B1L1197 is test:I0|Mux~69763 at LC_X12_Y11_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[25]_qfbk = B1_TEST_CTRL_REG[25];
B1L1197 = B1L151 & !B1L949 # !B1L151 & (B1L949 & B1_TEST_CTRL_REG[25]_qfbk # !B1L949 & (B1L1196));

--B1_TEST_CTRL_REG[25] is test:I0|TEST_CTRL_REG[25] at LC_X12_Y11_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[25] = DFFEAS(B1L1197, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L93, , , VCC);


--B1_DPCLK_CNT_REG[6][25] is test:I0|DPCLK_CNT_REG[6][25] at LC_X17_Y13_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][25]_carry_eqn = (!B1L778 & B1L789) # (B1L778 & B1L790);
B1_DPCLK_CNT_REG[6][25]_lut_out = B1_DPCLK_CNT_REG[6][25] $ B1_DPCLK_CNT_REG[6][25]_carry_eqn;
B1_DPCLK_CNT_REG[6][25] = DFFEAS(B1_DPCLK_CNT_REG[6][25]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L792 is test:I0|DPCLK_CNT_REG[6][25]~3901 at LC_X17_Y13_N9
--operation mode is arithmetic

B1L792 = CARRY(!B1L790 # !B1_DPCLK_CNT_REG[6][25]);


--B1L1198 is test:I0|Mux~69764 at LC_X12_Y11_N9
--operation mode is normal

B1L1198 = B1L1197 & (B1_DPCLK_CNT_REG[6][25] # !B1L151) # !B1L1197 & (B1_DPCLK_CNT_REG[2][25] & B1L151);


--B1_DPCLK_CNT_REG[7][25] is test:I0|DPCLK_CNT_REG[7][25] at LC_X17_Y5_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][25]_carry_eqn = (!B1L866 & B1L877) # (B1L866 & B1L878);
B1_DPCLK_CNT_REG[7][25]_lut_out = B1_DPCLK_CNT_REG[7][25] $ (B1_DPCLK_CNT_REG[7][25]_carry_eqn);
B1_DPCLK_CNT_REG[7][25] = DFFEAS(B1_DPCLK_CNT_REG[7][25]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L880 is test:I0|DPCLK_CNT_REG[7][25]~3905 at LC_X17_Y5_N9
--operation mode is arithmetic

B1L880 = CARRY(!B1L878 # !B1_DPCLK_CNT_REG[7][25]);


--B1_DPCLK_CNT_REG[3][25] is test:I0|DPCLK_CNT_REG[3][25] at LC_X14_Y6_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][25]_carry_eqn = (!B1L514 & B1L525) # (B1L514 & B1L526);
B1_DPCLK_CNT_REG[3][25]_lut_out = B1_DPCLK_CNT_REG[3][25] $ (B1_DPCLK_CNT_REG[3][25]_carry_eqn);
B1_DPCLK_CNT_REG[3][25] = DFFEAS(B1_DPCLK_CNT_REG[3][25]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L528 is test:I0|DPCLK_CNT_REG[3][25]~3909 at LC_X14_Y6_N9
--operation mode is arithmetic

B1L528 = CARRY(!B1L526 # !B1_DPCLK_CNT_REG[3][25]);


--B1L1199 is test:I0|Mux~69765 at LC_X11_Y6_N6
--operation mode is normal

B1L1199 = B1L135 & (B1_DPCLK_CNT_REG[7][25] # B1L136) # !B1L135 & (B1_DPCLK_CNT_REG[3][25] & !B1L136);


--B1_DPCLK_CNT_REG[4][25] is test:I0|DPCLK_CNT_REG[4][25] at LC_X12_Y6_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][25]_carry_eqn = (!B1L602 & B1L613) # (B1L602 & B1L614);
B1_DPCLK_CNT_REG[4][25]_lut_out = B1_DPCLK_CNT_REG[4][25] $ B1_DPCLK_CNT_REG[4][25]_carry_eqn;
B1_DPCLK_CNT_REG[4][25] = DFFEAS(B1_DPCLK_CNT_REG[4][25]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L616 is test:I0|DPCLK_CNT_REG[4][25]~3913 at LC_X12_Y6_N9
--operation mode is arithmetic

B1L616 = CARRY(!B1L614 # !B1_DPCLK_CNT_REG[4][25]);


--B1L1200 is test:I0|Mux~69766 at LC_X11_Y7_N3
--operation mode is normal

B1L1200 = B1L1199 & (B1_DPCLK_CNT_REG[4][25] # !B1L136) # !B1L1199 & (B1L136 & B1L1198);


--B1L1201 is test:I0|Mux~69767 at LC_X10_Y3_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[25]_qfbk = B1_SPARE_CTTM_REG[25];
B1L1201 = B1L157 & (B1_SPARE_CTTM_REG[25]_qfbk # B1L156) # !B1L157 & B1L1200 & (!B1L156);

--B1_SPARE_CTTM_REG[25] is test:I0|SPARE_CTTM_REG[25] at LC_X10_Y3_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[25] = DFFEAS(B1L1201, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L93, , , VCC);


--B1_DPCLK_CNT_REG[0][25] is test:I0|DPCLK_CNT_REG[0][25] at LC_X8_Y4_N9
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][25]_carry_eqn = (!B1L250 & B1L261) # (B1L250 & B1L262);
B1_DPCLK_CNT_REG[0][25]_lut_out = B1_DPCLK_CNT_REG[0][25] $ (B1_DPCLK_CNT_REG[0][25]_carry_eqn);
B1_DPCLK_CNT_REG[0][25] = DFFEAS(B1_DPCLK_CNT_REG[0][25]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L264 is test:I0|DPCLK_CNT_REG[0][25]~3917 at LC_X8_Y4_N9
--operation mode is arithmetic

B1L264 = CARRY(!B1L262 # !B1_DPCLK_CNT_REG[0][25]);


--B1L1202 is test:I0|Mux~69768 at LC_X10_Y3_N5
--operation mode is normal

B1L1202 = B1L156 & (B1L1201 & (B1_DPCLK_CNT_REG[0][25]) # !B1L1201 & B1_SCLK_CNT_REG[25]) # !B1L156 & (B1L1201);


--B1_SCLK_CNT_REG[26] is test:I0|SCLK_CNT_REG[26] at LC_X9_Y5_N0
--operation mode is arithmetic

B1_SCLK_CNT_REG[26]_carry_eqn = B1L1429;
B1_SCLK_CNT_REG[26]_lut_out = B1_SCLK_CNT_REG[26] $ !B1_SCLK_CNT_REG[26]_carry_eqn;
B1_SCLK_CNT_REG[26] = DFFEAS(B1_SCLK_CNT_REG[26]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1431 is test:I0|SCLK_CNT_REG[26]~6459 at LC_X9_Y5_N0
--operation mode is arithmetic

B1L1431_cout_0 = B1_SCLK_CNT_REG[26] & !B1L1429;
B1L1431 = CARRY(B1L1431_cout_0);

--B1L1432 is test:I0|SCLK_CNT_REG[26]~6459COUT1_6548 at LC_X9_Y5_N0
--operation mode is arithmetic

B1L1432_cout_1 = B1_SCLK_CNT_REG[26] & !B1L1429;
B1L1432 = CARRY(B1L1432_cout_1);


--B1_DPCLK_CNT_REG[7][26] is test:I0|DPCLK_CNT_REG[7][26] at LC_X17_Y4_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][26]_carry_eqn = B1L880;
B1_DPCLK_CNT_REG[7][26]_lut_out = B1_DPCLK_CNT_REG[7][26] $ !B1_DPCLK_CNT_REG[7][26]_carry_eqn;
B1_DPCLK_CNT_REG[7][26] = DFFEAS(B1_DPCLK_CNT_REG[7][26]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L882 is test:I0|DPCLK_CNT_REG[7][26]~3921 at LC_X17_Y4_N0
--operation mode is arithmetic

B1L882_cout_0 = B1_DPCLK_CNT_REG[7][26] & !B1L880;
B1L882 = CARRY(B1L882_cout_0);

--B1L883 is test:I0|DPCLK_CNT_REG[7][26]~3921COUT1_4586 at LC_X17_Y4_N0
--operation mode is arithmetic

B1L883_cout_1 = B1_DPCLK_CNT_REG[7][26] & !B1L880;
B1L883 = CARRY(B1L883_cout_1);


--B1_DPCLK_CNT_REG[1][26] is test:I0|DPCLK_CNT_REG[1][26] at LC_X1_Y14_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][26]_carry_eqn = B1L352;
B1_DPCLK_CNT_REG[1][26]_lut_out = B1_DPCLK_CNT_REG[1][26] $ !B1_DPCLK_CNT_REG[1][26]_carry_eqn;
B1_DPCLK_CNT_REG[1][26] = DFFEAS(B1_DPCLK_CNT_REG[1][26]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L354 is test:I0|DPCLK_CNT_REG[1][26]~3925 at LC_X1_Y14_N0
--operation mode is arithmetic

B1L354_cout_0 = B1_DPCLK_CNT_REG[1][26] & !B1L352;
B1L354 = CARRY(B1L354_cout_0);

--B1L355 is test:I0|DPCLK_CNT_REG[1][26]~3925COUT1_4490 at LC_X1_Y14_N0
--operation mode is arithmetic

B1L355_cout_1 = B1_DPCLK_CNT_REG[1][26] & !B1L352;
B1L355 = CARRY(B1L355_cout_1);


--B1L1203 is test:I0|Mux~69769 at LC_X13_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[26]_qfbk = B1_MODE_REG[26];
B1L1203 = B1L17 & (B1_DPCLK_CNT_REG[1][26] # B1L15) # !B1L17 & (B1_MODE_REG[26]_qfbk & !B1L15);

--B1_MODE_REG[26] is test:I0|MODE_REG[26] at LC_X13_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[26] = DFFEAS(B1L1203, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L95, , , VCC);


--B1_DPCLK_CNT_REG[5][26] is test:I0|DPCLK_CNT_REG[5][26] at LC_X18_Y11_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][26]_carry_eqn = B1L704;
B1_DPCLK_CNT_REG[5][26]_lut_out = B1_DPCLK_CNT_REG[5][26] $ !B1_DPCLK_CNT_REG[5][26]_carry_eqn;
B1_DPCLK_CNT_REG[5][26] = DFFEAS(B1_DPCLK_CNT_REG[5][26]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L706 is test:I0|DPCLK_CNT_REG[5][26]~3929 at LC_X18_Y11_N0
--operation mode is arithmetic

B1L706_cout_0 = B1_DPCLK_CNT_REG[5][26] & !B1L704;
B1L706 = CARRY(B1L706_cout_0);

--B1L707 is test:I0|DPCLK_CNT_REG[5][26]~3929COUT1_4442 at LC_X18_Y11_N0
--operation mode is arithmetic

B1L707_cout_1 = B1_DPCLK_CNT_REG[5][26] & !B1L704;
B1L707 = CARRY(B1L707_cout_1);


--B1L1204 is test:I0|Mux~69770 at LC_X14_Y11_N7
--operation mode is normal

B1L1204 = B1L1203 & (B1_DPCLK_CNT_REG[5][26] # !B1L15) # !B1L1203 & A1L277 & (B1L15);


--B1_DPCLK_CNT_REG[2][26] is test:I0|DPCLK_CNT_REG[2][26] at LC_X5_Y14_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][26]_carry_eqn = B1L440;
B1_DPCLK_CNT_REG[2][26]_lut_out = B1_DPCLK_CNT_REG[2][26] $ !B1_DPCLK_CNT_REG[2][26]_carry_eqn;
B1_DPCLK_CNT_REG[2][26] = DFFEAS(B1_DPCLK_CNT_REG[2][26]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L442 is test:I0|DPCLK_CNT_REG[2][26]~3933 at LC_X5_Y14_N0
--operation mode is arithmetic

B1L442_cout_0 = B1_DPCLK_CNT_REG[2][26] & !B1L440;
B1L442 = CARRY(B1L442_cout_0);

--B1L443 is test:I0|DPCLK_CNT_REG[2][26]~3933COUT1_4394 at LC_X5_Y14_N0
--operation mode is arithmetic

B1L443_cout_1 = B1_DPCLK_CNT_REG[2][26] & !B1L440;
B1L443 = CARRY(B1L443_cout_1);


--B1L1205 is test:I0|Mux~69771 at LC_X12_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[26]_qfbk = B1_TEST_CTRL_REG[26];
B1L1205 = B1L949 & (B1L151 & (B1_DPCLK_CNT_REG[2][26]) # !B1L151 & B1_TEST_CTRL_REG[26]_qfbk) # !B1L949 & B1L151;

--B1_TEST_CTRL_REG[26] is test:I0|TEST_CTRL_REG[26] at LC_X12_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[26] = DFFEAS(B1L1205, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L95, , , VCC);


--B1_DPCLK_CNT_REG[6][26] is test:I0|DPCLK_CNT_REG[6][26] at LC_X17_Y12_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][26]_carry_eqn = B1L792;
B1_DPCLK_CNT_REG[6][26]_lut_out = B1_DPCLK_CNT_REG[6][26] $ !B1_DPCLK_CNT_REG[6][26]_carry_eqn;
B1_DPCLK_CNT_REG[6][26] = DFFEAS(B1_DPCLK_CNT_REG[6][26]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L794 is test:I0|DPCLK_CNT_REG[6][26]~3937 at LC_X17_Y12_N0
--operation mode is arithmetic

B1L794_cout_0 = B1_DPCLK_CNT_REG[6][26] & !B1L792;
B1L794 = CARRY(B1L794_cout_0);

--B1L795 is test:I0|DPCLK_CNT_REG[6][26]~3937COUT1_4538 at LC_X17_Y12_N0
--operation mode is arithmetic

B1L795_cout_1 = B1_DPCLK_CNT_REG[6][26] & !B1L792;
B1L795 = CARRY(B1L795_cout_1);


--B1L1206 is test:I0|Mux~69772 at LC_X13_Y10_N5
--operation mode is normal

B1L1206 = B1L1205 & (B1L949 # B1_DPCLK_CNT_REG[6][26]) # !B1L1205 & B1L1204 & !B1L949;


--B1_DPCLK_CNT_REG[3][26] is test:I0|DPCLK_CNT_REG[3][26] at LC_X14_Y5_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][26]_carry_eqn = B1L528;
B1_DPCLK_CNT_REG[3][26]_lut_out = B1_DPCLK_CNT_REG[3][26] $ !B1_DPCLK_CNT_REG[3][26]_carry_eqn;
B1_DPCLK_CNT_REG[3][26] = DFFEAS(B1_DPCLK_CNT_REG[3][26]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L530 is test:I0|DPCLK_CNT_REG[3][26]~3941 at LC_X14_Y5_N0
--operation mode is arithmetic

B1L530_cout_0 = B1_DPCLK_CNT_REG[3][26] & !B1L528;
B1L530 = CARRY(B1L530_cout_0);

--B1L531 is test:I0|DPCLK_CNT_REG[3][26]~3941COUT1_4634 at LC_X14_Y5_N0
--operation mode is arithmetic

B1L531_cout_1 = B1_DPCLK_CNT_REG[3][26] & !B1L528;
B1L531 = CARRY(B1L531_cout_1);


--B1L1207 is test:I0|Mux~69773 at LC_X13_Y10_N4
--operation mode is normal

B1L1207 = B1L136 & (B1L135 # B1L1206) # !B1L136 & !B1L135 & B1_DPCLK_CNT_REG[3][26];


--B1_DPCLK_CNT_REG[4][26] is test:I0|DPCLK_CNT_REG[4][26] at LC_X12_Y5_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][26]_carry_eqn = B1L616;
B1_DPCLK_CNT_REG[4][26]_lut_out = B1_DPCLK_CNT_REG[4][26] $ !B1_DPCLK_CNT_REG[4][26]_carry_eqn;
B1_DPCLK_CNT_REG[4][26] = DFFEAS(B1_DPCLK_CNT_REG[4][26]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L618 is test:I0|DPCLK_CNT_REG[4][26]~3945 at LC_X12_Y5_N0
--operation mode is arithmetic

B1L618_cout_0 = B1_DPCLK_CNT_REG[4][26] & !B1L616;
B1L618 = CARRY(B1L618_cout_0);

--B1L619 is test:I0|DPCLK_CNT_REG[4][26]~3945COUT1_4682 at LC_X12_Y5_N0
--operation mode is arithmetic

B1L619_cout_1 = B1_DPCLK_CNT_REG[4][26] & !B1L616;
B1L619 = CARRY(B1L619_cout_1);


--B1L1208 is test:I0|Mux~69774 at LC_X12_Y5_N7
--operation mode is normal

B1L1208 = B1L1207 & (B1_DPCLK_CNT_REG[4][26] # !B1L135) # !B1L1207 & (B1L135 & B1_DPCLK_CNT_REG[7][26]);


--B1L1209 is test:I0|Mux~69775 at LC_X9_Y5_N9
--operation mode is normal

B1L1209 = B1L157 & B1L156 # !B1L157 & (B1L156 & (B1_SCLK_CNT_REG[26]) # !B1L156 & B1L1208);


--B1_DPCLK_CNT_REG[0][26] is test:I0|DPCLK_CNT_REG[0][26] at LC_X8_Y3_N0
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][26]_carry_eqn = B1L264;
B1_DPCLK_CNT_REG[0][26]_lut_out = B1_DPCLK_CNT_REG[0][26] $ !B1_DPCLK_CNT_REG[0][26]_carry_eqn;
B1_DPCLK_CNT_REG[0][26] = DFFEAS(B1_DPCLK_CNT_REG[0][26]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L266 is test:I0|DPCLK_CNT_REG[0][26]~3949 at LC_X8_Y3_N0
--operation mode is arithmetic

B1L266_cout_0 = B1_DPCLK_CNT_REG[0][26] & !B1L264;
B1L266 = CARRY(B1L266_cout_0);

--B1L267 is test:I0|DPCLK_CNT_REG[0][26]~3949COUT1_4346 at LC_X8_Y3_N0
--operation mode is arithmetic

B1L267_cout_1 = B1_DPCLK_CNT_REG[0][26] & !B1L264;
B1L267 = CARRY(B1L267_cout_1);


--B1L1210 is test:I0|Mux~69776 at LC_X9_Y2_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[26]_qfbk = B1_SPARE_CTTM_REG[26];
B1L1210 = B1L1209 & (B1_DPCLK_CNT_REG[0][26] # !B1L157) # !B1L1209 & (B1_SPARE_CTTM_REG[26]_qfbk & B1L157);

--B1_SPARE_CTTM_REG[26] is test:I0|SPARE_CTTM_REG[26] at LC_X9_Y2_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[26] = DFFEAS(B1L1210, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L95, , , VCC);


--B1_SCLK_CNT_REG[27] is test:I0|SCLK_CNT_REG[27] at LC_X9_Y5_N1
--operation mode is arithmetic

B1_SCLK_CNT_REG[27]_carry_eqn = (!B1L1429 & B1L1431) # (B1L1429 & B1L1432);
B1_SCLK_CNT_REG[27]_lut_out = B1_SCLK_CNT_REG[27] $ B1_SCLK_CNT_REG[27]_carry_eqn;
B1_SCLK_CNT_REG[27] = DFFEAS(B1_SCLK_CNT_REG[27]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1434 is test:I0|SCLK_CNT_REG[27]~6463 at LC_X9_Y5_N1
--operation mode is arithmetic

B1L1434_cout_0 = !B1L1431 # !B1_SCLK_CNT_REG[27];
B1L1434 = CARRY(B1L1434_cout_0);

--B1L1435 is test:I0|SCLK_CNT_REG[27]~6463COUT1_6550 at LC_X9_Y5_N1
--operation mode is arithmetic

B1L1435_cout_1 = !B1L1432 # !B1_SCLK_CNT_REG[27];
B1L1435 = CARRY(B1L1435_cout_1);


--B1_DPCLK_CNT_REG[2][27] is test:I0|DPCLK_CNT_REG[2][27] at LC_X5_Y14_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][27]_carry_eqn = (!B1L440 & B1L442) # (B1L440 & B1L443);
B1_DPCLK_CNT_REG[2][27]_lut_out = B1_DPCLK_CNT_REG[2][27] $ B1_DPCLK_CNT_REG[2][27]_carry_eqn;
B1_DPCLK_CNT_REG[2][27] = DFFEAS(B1_DPCLK_CNT_REG[2][27]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L445 is test:I0|DPCLK_CNT_REG[2][27]~3953 at LC_X5_Y14_N1
--operation mode is arithmetic

B1L445_cout_0 = !B1L442 # !B1_DPCLK_CNT_REG[2][27];
B1L445 = CARRY(B1L445_cout_0);

--B1L446 is test:I0|DPCLK_CNT_REG[2][27]~3953COUT1_4396 at LC_X5_Y14_N1
--operation mode is arithmetic

B1L446_cout_1 = !B1L443 # !B1_DPCLK_CNT_REG[2][27];
B1L446 = CARRY(B1L446_cout_1);


--B1_DPCLK_CNT_REG[1][27] is test:I0|DPCLK_CNT_REG[1][27] at LC_X1_Y14_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][27]_carry_eqn = (!B1L352 & B1L354) # (B1L352 & B1L355);
B1_DPCLK_CNT_REG[1][27]_lut_out = B1_DPCLK_CNT_REG[1][27] $ B1_DPCLK_CNT_REG[1][27]_carry_eqn;
B1_DPCLK_CNT_REG[1][27] = DFFEAS(B1_DPCLK_CNT_REG[1][27]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L357 is test:I0|DPCLK_CNT_REG[1][27]~3957 at LC_X1_Y14_N1
--operation mode is arithmetic

B1L357_cout_0 = !B1L354 # !B1_DPCLK_CNT_REG[1][27];
B1L357 = CARRY(B1L357_cout_0);

--B1L358 is test:I0|DPCLK_CNT_REG[1][27]~3957COUT1_4492 at LC_X1_Y14_N1
--operation mode is arithmetic

B1L358_cout_1 = !B1L355 # !B1_DPCLK_CNT_REG[1][27];
B1L358 = CARRY(B1L358_cout_1);


--B1L1211 is test:I0|Mux~69777 at LC_X19_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[27]_qfbk = B1_MODE_REG[27];
B1L1211 = B1L15 & (A1L279 # B1L17) # !B1L15 & (B1_MODE_REG[27]_qfbk & !B1L17);

--B1_MODE_REG[27] is test:I0|MODE_REG[27] at LC_X19_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[27] = DFFEAS(B1L1211, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L97, , , VCC);


--B1_DPCLK_CNT_REG[5][27] is test:I0|DPCLK_CNT_REG[5][27] at LC_X18_Y11_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][27]_carry_eqn = (!B1L704 & B1L706) # (B1L704 & B1L707);
B1_DPCLK_CNT_REG[5][27]_lut_out = B1_DPCLK_CNT_REG[5][27] $ B1_DPCLK_CNT_REG[5][27]_carry_eqn;
B1_DPCLK_CNT_REG[5][27] = DFFEAS(B1_DPCLK_CNT_REG[5][27]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L709 is test:I0|DPCLK_CNT_REG[5][27]~3961 at LC_X18_Y11_N1
--operation mode is arithmetic

B1L709_cout_0 = !B1L706 # !B1_DPCLK_CNT_REG[5][27];
B1L709 = CARRY(B1L709_cout_0);

--B1L710 is test:I0|DPCLK_CNT_REG[5][27]~3961COUT1_4444 at LC_X18_Y11_N1
--operation mode is arithmetic

B1L710_cout_1 = !B1L707 # !B1_DPCLK_CNT_REG[5][27];
B1L710 = CARRY(B1L710_cout_1);


--B1L1212 is test:I0|Mux~69778 at LC_X17_Y12_N9
--operation mode is normal

B1L1212 = B1L1211 & (B1_DPCLK_CNT_REG[5][27] # !B1L17) # !B1L1211 & B1L17 & B1_DPCLK_CNT_REG[1][27];


--B1L1213 is test:I0|Mux~69779 at LC_X12_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[27]_qfbk = B1_TEST_CTRL_REG[27];
B1L1213 = B1L151 & (!B1L949) # !B1L151 & (B1L949 & (B1_TEST_CTRL_REG[27]_qfbk) # !B1L949 & B1L1212);

--B1_TEST_CTRL_REG[27] is test:I0|TEST_CTRL_REG[27] at LC_X12_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[27] = DFFEAS(B1L1213, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L97, , , VCC);


--B1_DPCLK_CNT_REG[6][27] is test:I0|DPCLK_CNT_REG[6][27] at LC_X17_Y12_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][27]_carry_eqn = (!B1L792 & B1L794) # (B1L792 & B1L795);
B1_DPCLK_CNT_REG[6][27]_lut_out = B1_DPCLK_CNT_REG[6][27] $ B1_DPCLK_CNT_REG[6][27]_carry_eqn;
B1_DPCLK_CNT_REG[6][27] = DFFEAS(B1_DPCLK_CNT_REG[6][27]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L797 is test:I0|DPCLK_CNT_REG[6][27]~3965 at LC_X17_Y12_N1
--operation mode is arithmetic

B1L797_cout_0 = !B1L794 # !B1_DPCLK_CNT_REG[6][27];
B1L797 = CARRY(B1L797_cout_0);

--B1L798 is test:I0|DPCLK_CNT_REG[6][27]~3965COUT1_4540 at LC_X17_Y12_N1
--operation mode is arithmetic

B1L798_cout_1 = !B1L795 # !B1_DPCLK_CNT_REG[6][27];
B1L798 = CARRY(B1L798_cout_1);


--B1L1214 is test:I0|Mux~69780 at LC_X11_Y12_N4
--operation mode is normal

B1L1214 = B1L151 & (B1L1213 & (B1_DPCLK_CNT_REG[6][27]) # !B1L1213 & B1_DPCLK_CNT_REG[2][27]) # !B1L151 & (B1L1213);


--B1_DPCLK_CNT_REG[7][27] is test:I0|DPCLK_CNT_REG[7][27] at LC_X17_Y4_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][27]_carry_eqn = (!B1L880 & B1L882) # (B1L880 & B1L883);
B1_DPCLK_CNT_REG[7][27]_lut_out = B1_DPCLK_CNT_REG[7][27] $ B1_DPCLK_CNT_REG[7][27]_carry_eqn;
B1_DPCLK_CNT_REG[7][27] = DFFEAS(B1_DPCLK_CNT_REG[7][27]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L885 is test:I0|DPCLK_CNT_REG[7][27]~3969 at LC_X17_Y4_N1
--operation mode is arithmetic

B1L885_cout_0 = !B1L882 # !B1_DPCLK_CNT_REG[7][27];
B1L885 = CARRY(B1L885_cout_0);

--B1L886 is test:I0|DPCLK_CNT_REG[7][27]~3969COUT1_4588 at LC_X17_Y4_N1
--operation mode is arithmetic

B1L886_cout_1 = !B1L883 # !B1_DPCLK_CNT_REG[7][27];
B1L886 = CARRY(B1L886_cout_1);


--B1_DPCLK_CNT_REG[3][27] is test:I0|DPCLK_CNT_REG[3][27] at LC_X14_Y5_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][27]_carry_eqn = (!B1L528 & B1L530) # (B1L528 & B1L531);
B1_DPCLK_CNT_REG[3][27]_lut_out = B1_DPCLK_CNT_REG[3][27] $ (B1_DPCLK_CNT_REG[3][27]_carry_eqn);
B1_DPCLK_CNT_REG[3][27] = DFFEAS(B1_DPCLK_CNT_REG[3][27]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L533 is test:I0|DPCLK_CNT_REG[3][27]~3973 at LC_X14_Y5_N1
--operation mode is arithmetic

B1L533_cout_0 = !B1L530 # !B1_DPCLK_CNT_REG[3][27];
B1L533 = CARRY(B1L533_cout_0);

--B1L534 is test:I0|DPCLK_CNT_REG[3][27]~3973COUT1_4636 at LC_X14_Y5_N1
--operation mode is arithmetic

B1L534_cout_1 = !B1L531 # !B1_DPCLK_CNT_REG[3][27];
B1L534 = CARRY(B1L534_cout_1);


--B1L1215 is test:I0|Mux~69781 at LC_X12_Y4_N4
--operation mode is normal

B1L1215 = B1L135 & (B1_DPCLK_CNT_REG[7][27] # B1L136) # !B1L135 & B1_DPCLK_CNT_REG[3][27] & (!B1L136);


--B1_DPCLK_CNT_REG[4][27] is test:I0|DPCLK_CNT_REG[4][27] at LC_X12_Y5_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][27]_carry_eqn = (!B1L616 & B1L618) # (B1L616 & B1L619);
B1_DPCLK_CNT_REG[4][27]_lut_out = B1_DPCLK_CNT_REG[4][27] $ B1_DPCLK_CNT_REG[4][27]_carry_eqn;
B1_DPCLK_CNT_REG[4][27] = DFFEAS(B1_DPCLK_CNT_REG[4][27]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L621 is test:I0|DPCLK_CNT_REG[4][27]~3977 at LC_X12_Y5_N1
--operation mode is arithmetic

B1L621_cout_0 = !B1L618 # !B1_DPCLK_CNT_REG[4][27];
B1L621 = CARRY(B1L621_cout_0);

--B1L622 is test:I0|DPCLK_CNT_REG[4][27]~3977COUT1_4684 at LC_X12_Y5_N1
--operation mode is arithmetic

B1L622_cout_1 = !B1L619 # !B1_DPCLK_CNT_REG[4][27];
B1L622 = CARRY(B1L622_cout_1);


--B1L1216 is test:I0|Mux~69782 at LC_X10_Y2_N5
--operation mode is normal

B1L1216 = B1L136 & (B1L1215 & (B1_DPCLK_CNT_REG[4][27]) # !B1L1215 & B1L1214) # !B1L136 & (B1L1215);


--B1L1217 is test:I0|Mux~69783 at LC_X10_Y2_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[27]_qfbk = B1_SPARE_CTTM_REG[27];
B1L1217 = B1L157 & (B1L156 # B1_SPARE_CTTM_REG[27]_qfbk) # !B1L157 & !B1L156 & (B1L1216);

--B1_SPARE_CTTM_REG[27] is test:I0|SPARE_CTTM_REG[27] at LC_X10_Y2_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[27] = DFFEAS(B1L1217, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L97, , , VCC);


--B1_DPCLK_CNT_REG[0][27] is test:I0|DPCLK_CNT_REG[0][27] at LC_X8_Y3_N1
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][27]_carry_eqn = (!B1L264 & B1L266) # (B1L264 & B1L267);
B1_DPCLK_CNT_REG[0][27]_lut_out = B1_DPCLK_CNT_REG[0][27] $ B1_DPCLK_CNT_REG[0][27]_carry_eqn;
B1_DPCLK_CNT_REG[0][27] = DFFEAS(B1_DPCLK_CNT_REG[0][27]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L269 is test:I0|DPCLK_CNT_REG[0][27]~3981 at LC_X8_Y3_N1
--operation mode is arithmetic

B1L269_cout_0 = !B1L266 # !B1_DPCLK_CNT_REG[0][27];
B1L269 = CARRY(B1L269_cout_0);

--B1L270 is test:I0|DPCLK_CNT_REG[0][27]~3981COUT1_4348 at LC_X8_Y3_N1
--operation mode is arithmetic

B1L270_cout_1 = !B1L267 # !B1_DPCLK_CNT_REG[0][27];
B1L270 = CARRY(B1L270_cout_1);


--B1L1218 is test:I0|Mux~69784 at LC_X10_Y2_N2
--operation mode is normal

B1L1218 = B1L156 & (B1L1217 & B1_DPCLK_CNT_REG[0][27] # !B1L1217 & (B1_SCLK_CNT_REG[27])) # !B1L156 & (B1L1217);


--B1_SCLK_CNT_REG[28] is test:I0|SCLK_CNT_REG[28] at LC_X9_Y5_N2
--operation mode is arithmetic

B1_SCLK_CNT_REG[28]_carry_eqn = (!B1L1429 & B1L1434) # (B1L1429 & B1L1435);
B1_SCLK_CNT_REG[28]_lut_out = B1_SCLK_CNT_REG[28] $ !B1_SCLK_CNT_REG[28]_carry_eqn;
B1_SCLK_CNT_REG[28] = DFFEAS(B1_SCLK_CNT_REG[28]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1437 is test:I0|SCLK_CNT_REG[28]~6467 at LC_X9_Y5_N2
--operation mode is arithmetic

B1L1437_cout_0 = B1_SCLK_CNT_REG[28] & !B1L1434;
B1L1437 = CARRY(B1L1437_cout_0);

--B1L1438 is test:I0|SCLK_CNT_REG[28]~6467COUT1_6552 at LC_X9_Y5_N2
--operation mode is arithmetic

B1L1438_cout_1 = B1_SCLK_CNT_REG[28] & !B1L1435;
B1L1438 = CARRY(B1L1438_cout_1);


--B1_DPCLK_CNT_REG[7][28] is test:I0|DPCLK_CNT_REG[7][28] at LC_X17_Y4_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][28]_carry_eqn = (!B1L880 & B1L885) # (B1L880 & B1L886);
B1_DPCLK_CNT_REG[7][28]_lut_out = B1_DPCLK_CNT_REG[7][28] $ !B1_DPCLK_CNT_REG[7][28]_carry_eqn;
B1_DPCLK_CNT_REG[7][28] = DFFEAS(B1_DPCLK_CNT_REG[7][28]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L888 is test:I0|DPCLK_CNT_REG[7][28]~3985 at LC_X17_Y4_N2
--operation mode is arithmetic

B1L888_cout_0 = B1_DPCLK_CNT_REG[7][28] & !B1L885;
B1L888 = CARRY(B1L888_cout_0);

--B1L889 is test:I0|DPCLK_CNT_REG[7][28]~3985COUT1_4590 at LC_X17_Y4_N2
--operation mode is arithmetic

B1L889_cout_1 = B1_DPCLK_CNT_REG[7][28] & !B1L886;
B1L889 = CARRY(B1L889_cout_1);


--B1_DPCLK_CNT_REG[1][28] is test:I0|DPCLK_CNT_REG[1][28] at LC_X1_Y14_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][28]_carry_eqn = (!B1L352 & B1L357) # (B1L352 & B1L358);
B1_DPCLK_CNT_REG[1][28]_lut_out = B1_DPCLK_CNT_REG[1][28] $ (!B1_DPCLK_CNT_REG[1][28]_carry_eqn);
B1_DPCLK_CNT_REG[1][28] = DFFEAS(B1_DPCLK_CNT_REG[1][28]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L360 is test:I0|DPCLK_CNT_REG[1][28]~3989 at LC_X1_Y14_N2
--operation mode is arithmetic

B1L360_cout_0 = B1_DPCLK_CNT_REG[1][28] & (!B1L357);
B1L360 = CARRY(B1L360_cout_0);

--B1L361 is test:I0|DPCLK_CNT_REG[1][28]~3989COUT1_4494 at LC_X1_Y14_N2
--operation mode is arithmetic

B1L361_cout_1 = B1_DPCLK_CNT_REG[1][28] & (!B1L358);
B1L361 = CARRY(B1L361_cout_1);


--B1L1219 is test:I0|Mux~69785 at LC_X13_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[28]_qfbk = B1_MODE_REG[28];
B1L1219 = B1L17 & (B1_DPCLK_CNT_REG[1][28] # B1L15) # !B1L17 & (B1_MODE_REG[28]_qfbk & !B1L15);

--B1_MODE_REG[28] is test:I0|MODE_REG[28] at LC_X13_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[28] = DFFEAS(B1L1219, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L99, , , VCC);


--B1_DPCLK_CNT_REG[5][28] is test:I0|DPCLK_CNT_REG[5][28] at LC_X18_Y11_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][28]_carry_eqn = (!B1L704 & B1L709) # (B1L704 & B1L710);
B1_DPCLK_CNT_REG[5][28]_lut_out = B1_DPCLK_CNT_REG[5][28] $ !B1_DPCLK_CNT_REG[5][28]_carry_eqn;
B1_DPCLK_CNT_REG[5][28] = DFFEAS(B1_DPCLK_CNT_REG[5][28]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L712 is test:I0|DPCLK_CNT_REG[5][28]~3993 at LC_X18_Y11_N2
--operation mode is arithmetic

B1L712_cout_0 = B1_DPCLK_CNT_REG[5][28] & !B1L709;
B1L712 = CARRY(B1L712_cout_0);

--B1L713 is test:I0|DPCLK_CNT_REG[5][28]~3993COUT1_4446 at LC_X18_Y11_N2
--operation mode is arithmetic

B1L713_cout_1 = B1_DPCLK_CNT_REG[5][28] & !B1L710;
B1L713 = CARRY(B1L713_cout_1);


--B1L1220 is test:I0|Mux~69786 at LC_X14_Y12_N5
--operation mode is normal

B1L1220 = B1L15 & (B1L1219 & (B1_DPCLK_CNT_REG[5][28]) # !B1L1219 & A1L281) # !B1L15 & (B1L1219);


--B1_DPCLK_CNT_REG[2][28] is test:I0|DPCLK_CNT_REG[2][28] at LC_X5_Y14_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][28]_carry_eqn = (!B1L440 & B1L445) # (B1L440 & B1L446);
B1_DPCLK_CNT_REG[2][28]_lut_out = B1_DPCLK_CNT_REG[2][28] $ (!B1_DPCLK_CNT_REG[2][28]_carry_eqn);
B1_DPCLK_CNT_REG[2][28] = DFFEAS(B1_DPCLK_CNT_REG[2][28]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L448 is test:I0|DPCLK_CNT_REG[2][28]~3997 at LC_X5_Y14_N2
--operation mode is arithmetic

B1L448_cout_0 = B1_DPCLK_CNT_REG[2][28] & (!B1L445);
B1L448 = CARRY(B1L448_cout_0);

--B1L449 is test:I0|DPCLK_CNT_REG[2][28]~3997COUT1_4398 at LC_X5_Y14_N2
--operation mode is arithmetic

B1L449_cout_1 = B1_DPCLK_CNT_REG[2][28] & (!B1L446);
B1L449 = CARRY(B1L449_cout_1);


--B1L1221 is test:I0|Mux~69787 at LC_X14_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[28]_qfbk = B1_TEST_CTRL_REG[28];
B1L1221 = B1L151 & (B1_DPCLK_CNT_REG[2][28] # !B1L949) # !B1L151 & (B1_TEST_CTRL_REG[28]_qfbk & B1L949);

--B1_TEST_CTRL_REG[28] is test:I0|TEST_CTRL_REG[28] at LC_X14_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[28] = DFFEAS(B1L1221, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L99, , , VCC);


--B1_DPCLK_CNT_REG[6][28] is test:I0|DPCLK_CNT_REG[6][28] at LC_X17_Y12_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][28]_carry_eqn = (!B1L792 & B1L797) # (B1L792 & B1L798);
B1_DPCLK_CNT_REG[6][28]_lut_out = B1_DPCLK_CNT_REG[6][28] $ (!B1_DPCLK_CNT_REG[6][28]_carry_eqn);
B1_DPCLK_CNT_REG[6][28] = DFFEAS(B1_DPCLK_CNT_REG[6][28]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L800 is test:I0|DPCLK_CNT_REG[6][28]~4001 at LC_X17_Y12_N2
--operation mode is arithmetic

B1L800_cout_0 = B1_DPCLK_CNT_REG[6][28] & (!B1L797);
B1L800 = CARRY(B1L800_cout_0);

--B1L801 is test:I0|DPCLK_CNT_REG[6][28]~4001COUT1_4542 at LC_X17_Y12_N2
--operation mode is arithmetic

B1L801_cout_1 = B1_DPCLK_CNT_REG[6][28] & (!B1L798);
B1L801 = CARRY(B1L801_cout_1);


--B1L1222 is test:I0|Mux~69788 at LC_X14_Y12_N6
--operation mode is normal

B1L1222 = B1L1221 & (B1_DPCLK_CNT_REG[6][28] # B1L949) # !B1L1221 & (!B1L949 & B1L1220);


--B1_DPCLK_CNT_REG[3][28] is test:I0|DPCLK_CNT_REG[3][28] at LC_X14_Y5_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][28]_carry_eqn = (!B1L528 & B1L533) # (B1L528 & B1L534);
B1_DPCLK_CNT_REG[3][28]_lut_out = B1_DPCLK_CNT_REG[3][28] $ !B1_DPCLK_CNT_REG[3][28]_carry_eqn;
B1_DPCLK_CNT_REG[3][28] = DFFEAS(B1_DPCLK_CNT_REG[3][28]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L536 is test:I0|DPCLK_CNT_REG[3][28]~4005 at LC_X14_Y5_N2
--operation mode is arithmetic

B1L536_cout_0 = B1_DPCLK_CNT_REG[3][28] & !B1L533;
B1L536 = CARRY(B1L536_cout_0);

--B1L537 is test:I0|DPCLK_CNT_REG[3][28]~4005COUT1_4638 at LC_X14_Y5_N2
--operation mode is arithmetic

B1L537_cout_1 = B1_DPCLK_CNT_REG[3][28] & !B1L534;
B1L537 = CARRY(B1L537_cout_1);


--B1L1223 is test:I0|Mux~69789 at LC_X18_Y5_N4
--operation mode is normal

B1L1223 = B1L135 & (B1L136) # !B1L135 & (B1L136 & (B1L1222) # !B1L136 & B1_DPCLK_CNT_REG[3][28]);


--B1_DPCLK_CNT_REG[4][28] is test:I0|DPCLK_CNT_REG[4][28] at LC_X12_Y5_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][28]_carry_eqn = (!B1L616 & B1L621) # (B1L616 & B1L622);
B1_DPCLK_CNT_REG[4][28]_lut_out = B1_DPCLK_CNT_REG[4][28] $ !B1_DPCLK_CNT_REG[4][28]_carry_eqn;
B1_DPCLK_CNT_REG[4][28] = DFFEAS(B1_DPCLK_CNT_REG[4][28]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L624 is test:I0|DPCLK_CNT_REG[4][28]~4009 at LC_X12_Y5_N2
--operation mode is arithmetic

B1L624_cout_0 = B1_DPCLK_CNT_REG[4][28] & !B1L621;
B1L624 = CARRY(B1L624_cout_0);

--B1L625 is test:I0|DPCLK_CNT_REG[4][28]~4009COUT1_4686 at LC_X12_Y5_N2
--operation mode is arithmetic

B1L625_cout_1 = B1_DPCLK_CNT_REG[4][28] & !B1L622;
B1L625 = CARRY(B1L625_cout_1);


--B1L1224 is test:I0|Mux~69790 at LC_X18_Y5_N2
--operation mode is normal

B1L1224 = B1L135 & (B1L1223 & (B1_DPCLK_CNT_REG[4][28]) # !B1L1223 & B1_DPCLK_CNT_REG[7][28]) # !B1L135 & B1L1223;


--B1L1225 is test:I0|Mux~69791 at LC_X10_Y5_N2
--operation mode is normal

B1L1225 = B1L156 & (B1L157 # B1_SCLK_CNT_REG[28]) # !B1L156 & !B1L157 & B1L1224;


--B1_DPCLK_CNT_REG[0][28] is test:I0|DPCLK_CNT_REG[0][28] at LC_X8_Y3_N2
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][28]_carry_eqn = (!B1L264 & B1L269) # (B1L264 & B1L270);
B1_DPCLK_CNT_REG[0][28]_lut_out = B1_DPCLK_CNT_REG[0][28] $ !B1_DPCLK_CNT_REG[0][28]_carry_eqn;
B1_DPCLK_CNT_REG[0][28] = DFFEAS(B1_DPCLK_CNT_REG[0][28]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L272 is test:I0|DPCLK_CNT_REG[0][28]~4013 at LC_X8_Y3_N2
--operation mode is arithmetic

B1L272_cout_0 = B1_DPCLK_CNT_REG[0][28] & !B1L269;
B1L272 = CARRY(B1L272_cout_0);

--B1L273 is test:I0|DPCLK_CNT_REG[0][28]~4013COUT1_4350 at LC_X8_Y3_N2
--operation mode is arithmetic

B1L273_cout_1 = B1_DPCLK_CNT_REG[0][28] & !B1L270;
B1L273 = CARRY(B1L273_cout_1);


--B1L1226 is test:I0|Mux~69792 at LC_X9_Y2_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[28]_qfbk = B1_SPARE_CTTM_REG[28];
B1L1226 = B1L1225 & (B1_DPCLK_CNT_REG[0][28] # !B1L157) # !B1L1225 & (B1_SPARE_CTTM_REG[28]_qfbk & B1L157);

--B1_SPARE_CTTM_REG[28] is test:I0|SPARE_CTTM_REG[28] at LC_X9_Y2_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[28] = DFFEAS(B1L1226, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L99, , , VCC);


--B1_SCLK_CNT_REG[29] is test:I0|SCLK_CNT_REG[29] at LC_X9_Y5_N3
--operation mode is arithmetic

B1_SCLK_CNT_REG[29]_carry_eqn = (!B1L1429 & B1L1437) # (B1L1429 & B1L1438);
B1_SCLK_CNT_REG[29]_lut_out = B1_SCLK_CNT_REG[29] $ B1_SCLK_CNT_REG[29]_carry_eqn;
B1_SCLK_CNT_REG[29] = DFFEAS(B1_SCLK_CNT_REG[29]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1440 is test:I0|SCLK_CNT_REG[29]~6471 at LC_X9_Y5_N3
--operation mode is arithmetic

B1L1440_cout_0 = !B1L1437 # !B1_SCLK_CNT_REG[29];
B1L1440 = CARRY(B1L1440_cout_0);

--B1L1441 is test:I0|SCLK_CNT_REG[29]~6471COUT1_6554 at LC_X9_Y5_N3
--operation mode is arithmetic

B1L1441_cout_1 = !B1L1438 # !B1_SCLK_CNT_REG[29];
B1L1441 = CARRY(B1L1441_cout_1);


--B1_DPCLK_CNT_REG[2][29] is test:I0|DPCLK_CNT_REG[2][29] at LC_X5_Y14_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][29]_carry_eqn = (!B1L440 & B1L448) # (B1L440 & B1L449);
B1_DPCLK_CNT_REG[2][29]_lut_out = B1_DPCLK_CNT_REG[2][29] $ B1_DPCLK_CNT_REG[2][29]_carry_eqn;
B1_DPCLK_CNT_REG[2][29] = DFFEAS(B1_DPCLK_CNT_REG[2][29]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L451 is test:I0|DPCLK_CNT_REG[2][29]~4017 at LC_X5_Y14_N3
--operation mode is arithmetic

B1L451_cout_0 = !B1L448 # !B1_DPCLK_CNT_REG[2][29];
B1L451 = CARRY(B1L451_cout_0);

--B1L452 is test:I0|DPCLK_CNT_REG[2][29]~4017COUT1_4400 at LC_X5_Y14_N3
--operation mode is arithmetic

B1L452_cout_1 = !B1L449 # !B1_DPCLK_CNT_REG[2][29];
B1L452 = CARRY(B1L452_cout_1);


--B1_DPCLK_CNT_REG[1][29] is test:I0|DPCLK_CNT_REG[1][29] at LC_X1_Y14_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][29]_carry_eqn = (!B1L352 & B1L360) # (B1L352 & B1L361);
B1_DPCLK_CNT_REG[1][29]_lut_out = B1_DPCLK_CNT_REG[1][29] $ B1_DPCLK_CNT_REG[1][29]_carry_eqn;
B1_DPCLK_CNT_REG[1][29] = DFFEAS(B1_DPCLK_CNT_REG[1][29]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L363 is test:I0|DPCLK_CNT_REG[1][29]~4021 at LC_X1_Y14_N3
--operation mode is arithmetic

B1L363_cout_0 = !B1L360 # !B1_DPCLK_CNT_REG[1][29];
B1L363 = CARRY(B1L363_cout_0);

--B1L364 is test:I0|DPCLK_CNT_REG[1][29]~4021COUT1_4496 at LC_X1_Y14_N3
--operation mode is arithmetic

B1L364_cout_1 = !B1L361 # !B1_DPCLK_CNT_REG[1][29];
B1L364 = CARRY(B1L364_cout_1);


--B1L1227 is test:I0|Mux~69793 at LC_X19_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[29]_qfbk = B1_MODE_REG[29];
B1L1227 = B1L17 & B1L15 # !B1L17 & (B1L15 & (A1L283) # !B1L15 & B1_MODE_REG[29]_qfbk);

--B1_MODE_REG[29] is test:I0|MODE_REG[29] at LC_X19_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[29] = DFFEAS(B1L1227, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L101, , , VCC);


--B1_DPCLK_CNT_REG[5][29] is test:I0|DPCLK_CNT_REG[5][29] at LC_X18_Y11_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][29]_carry_eqn = (!B1L704 & B1L712) # (B1L704 & B1L713);
B1_DPCLK_CNT_REG[5][29]_lut_out = B1_DPCLK_CNT_REG[5][29] $ B1_DPCLK_CNT_REG[5][29]_carry_eqn;
B1_DPCLK_CNT_REG[5][29] = DFFEAS(B1_DPCLK_CNT_REG[5][29]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L715 is test:I0|DPCLK_CNT_REG[5][29]~4025 at LC_X18_Y11_N3
--operation mode is arithmetic

B1L715_cout_0 = !B1L712 # !B1_DPCLK_CNT_REG[5][29];
B1L715 = CARRY(B1L715_cout_0);

--B1L716 is test:I0|DPCLK_CNT_REG[5][29]~4025COUT1_4448 at LC_X18_Y11_N3
--operation mode is arithmetic

B1L716_cout_1 = !B1L713 # !B1_DPCLK_CNT_REG[5][29];
B1L716 = CARRY(B1L716_cout_1);


--B1L1228 is test:I0|Mux~69794 at LC_X19_Y11_N3
--operation mode is normal

B1L1228 = B1L17 & (B1L1227 & B1_DPCLK_CNT_REG[5][29] # !B1L1227 & (B1_DPCLK_CNT_REG[1][29])) # !B1L17 & B1L1227;


--B1L1229 is test:I0|Mux~69795 at LC_X14_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[29]_qfbk = B1_TEST_CTRL_REG[29];
B1L1229 = B1L151 & !B1L949 # !B1L151 & (B1L949 & B1_TEST_CTRL_REG[29]_qfbk # !B1L949 & (B1L1228));

--B1_TEST_CTRL_REG[29] is test:I0|TEST_CTRL_REG[29] at LC_X14_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[29] = DFFEAS(B1L1229, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L101, , , VCC);


--B1_DPCLK_CNT_REG[6][29] is test:I0|DPCLK_CNT_REG[6][29] at LC_X17_Y12_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][29]_carry_eqn = (!B1L792 & B1L800) # (B1L792 & B1L801);
B1_DPCLK_CNT_REG[6][29]_lut_out = B1_DPCLK_CNT_REG[6][29] $ B1_DPCLK_CNT_REG[6][29]_carry_eqn;
B1_DPCLK_CNT_REG[6][29] = DFFEAS(B1_DPCLK_CNT_REG[6][29]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L803 is test:I0|DPCLK_CNT_REG[6][29]~4029 at LC_X17_Y12_N3
--operation mode is arithmetic

B1L803_cout_0 = !B1L800 # !B1_DPCLK_CNT_REG[6][29];
B1L803 = CARRY(B1L803_cout_0);

--B1L804 is test:I0|DPCLK_CNT_REG[6][29]~4029COUT1_4544 at LC_X17_Y12_N3
--operation mode is arithmetic

B1L804_cout_1 = !B1L801 # !B1_DPCLK_CNT_REG[6][29];
B1L804 = CARRY(B1L804_cout_1);


--B1L1230 is test:I0|Mux~69796 at LC_X14_Y13_N5
--operation mode is normal

B1L1230 = B1L1229 & (B1_DPCLK_CNT_REG[6][29] # !B1L151) # !B1L1229 & B1_DPCLK_CNT_REG[2][29] & B1L151;


--B1_DPCLK_CNT_REG[7][29] is test:I0|DPCLK_CNT_REG[7][29] at LC_X17_Y4_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][29]_carry_eqn = (!B1L880 & B1L888) # (B1L880 & B1L889);
B1_DPCLK_CNT_REG[7][29]_lut_out = B1_DPCLK_CNT_REG[7][29] $ B1_DPCLK_CNT_REG[7][29]_carry_eqn;
B1_DPCLK_CNT_REG[7][29] = DFFEAS(B1_DPCLK_CNT_REG[7][29]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L891 is test:I0|DPCLK_CNT_REG[7][29]~4033 at LC_X17_Y4_N3
--operation mode is arithmetic

B1L891_cout_0 = !B1L888 # !B1_DPCLK_CNT_REG[7][29];
B1L891 = CARRY(B1L891_cout_0);

--B1L892 is test:I0|DPCLK_CNT_REG[7][29]~4033COUT1_4592 at LC_X17_Y4_N3
--operation mode is arithmetic

B1L892_cout_1 = !B1L889 # !B1_DPCLK_CNT_REG[7][29];
B1L892 = CARRY(B1L892_cout_1);


--B1_DPCLK_CNT_REG[3][29] is test:I0|DPCLK_CNT_REG[3][29] at LC_X14_Y5_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][29]_carry_eqn = (!B1L528 & B1L536) # (B1L528 & B1L537);
B1_DPCLK_CNT_REG[3][29]_lut_out = B1_DPCLK_CNT_REG[3][29] $ B1_DPCLK_CNT_REG[3][29]_carry_eqn;
B1_DPCLK_CNT_REG[3][29] = DFFEAS(B1_DPCLK_CNT_REG[3][29]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L539 is test:I0|DPCLK_CNT_REG[3][29]~4037 at LC_X14_Y5_N3
--operation mode is arithmetic

B1L539_cout_0 = !B1L536 # !B1_DPCLK_CNT_REG[3][29];
B1L539 = CARRY(B1L539_cout_0);

--B1L540 is test:I0|DPCLK_CNT_REG[3][29]~4037COUT1_4640 at LC_X14_Y5_N3
--operation mode is arithmetic

B1L540_cout_1 = !B1L537 # !B1_DPCLK_CNT_REG[3][29];
B1L540 = CARRY(B1L540_cout_1);


--B1L1231 is test:I0|Mux~69797 at LC_X14_Y5_N6
--operation mode is normal

B1L1231 = B1L135 & (B1_DPCLK_CNT_REG[7][29] # B1L136) # !B1L135 & B1_DPCLK_CNT_REG[3][29] & (!B1L136);


--B1_DPCLK_CNT_REG[4][29] is test:I0|DPCLK_CNT_REG[4][29] at LC_X12_Y5_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][29]_carry_eqn = (!B1L616 & B1L624) # (B1L616 & B1L625);
B1_DPCLK_CNT_REG[4][29]_lut_out = B1_DPCLK_CNT_REG[4][29] $ B1_DPCLK_CNT_REG[4][29]_carry_eqn;
B1_DPCLK_CNT_REG[4][29] = DFFEAS(B1_DPCLK_CNT_REG[4][29]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L627 is test:I0|DPCLK_CNT_REG[4][29]~4041 at LC_X12_Y5_N3
--operation mode is arithmetic

B1L627_cout_0 = !B1L624 # !B1_DPCLK_CNT_REG[4][29];
B1L627 = CARRY(B1L627_cout_0);

--B1L628 is test:I0|DPCLK_CNT_REG[4][29]~4041COUT1_4688 at LC_X12_Y5_N3
--operation mode is arithmetic

B1L628_cout_1 = !B1L625 # !B1_DPCLK_CNT_REG[4][29];
B1L628 = CARRY(B1L628_cout_1);


--B1L1232 is test:I0|Mux~69798 at LC_X14_Y5_N7
--operation mode is normal

B1L1232 = B1L136 & (B1L1231 & B1_DPCLK_CNT_REG[4][29] # !B1L1231 & (B1L1230)) # !B1L136 & (B1L1231);


--B1L1233 is test:I0|Mux~69799 at LC_X9_Y1_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[29]_qfbk = B1_SPARE_CTTM_REG[29];
B1L1233 = B1L156 & (B1L157) # !B1L156 & (B1L157 & (B1_SPARE_CTTM_REG[29]_qfbk) # !B1L157 & B1L1232);

--B1_SPARE_CTTM_REG[29] is test:I0|SPARE_CTTM_REG[29] at LC_X9_Y1_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[29] = DFFEAS(B1L1233, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L101, , , VCC);


--B1_DPCLK_CNT_REG[0][29] is test:I0|DPCLK_CNT_REG[0][29] at LC_X8_Y3_N3
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][29]_carry_eqn = (!B1L264 & B1L272) # (B1L264 & B1L273);
B1_DPCLK_CNT_REG[0][29]_lut_out = B1_DPCLK_CNT_REG[0][29] $ B1_DPCLK_CNT_REG[0][29]_carry_eqn;
B1_DPCLK_CNT_REG[0][29] = DFFEAS(B1_DPCLK_CNT_REG[0][29]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L275 is test:I0|DPCLK_CNT_REG[0][29]~4045 at LC_X8_Y3_N3
--operation mode is arithmetic

B1L275_cout_0 = !B1L272 # !B1_DPCLK_CNT_REG[0][29];
B1L275 = CARRY(B1L275_cout_0);

--B1L276 is test:I0|DPCLK_CNT_REG[0][29]~4045COUT1_4352 at LC_X8_Y3_N3
--operation mode is arithmetic

B1L276_cout_1 = !B1L273 # !B1_DPCLK_CNT_REG[0][29];
B1L276 = CARRY(B1L276_cout_1);


--B1L1234 is test:I0|Mux~69800 at LC_X9_Y1_N4
--operation mode is normal

B1L1234 = B1L1233 & (B1_DPCLK_CNT_REG[0][29] # !B1L156) # !B1L1233 & B1_SCLK_CNT_REG[29] & B1L156;


--B1_SCLK_CNT_REG[30] is test:I0|SCLK_CNT_REG[30] at LC_X9_Y5_N4
--operation mode is arithmetic

B1_SCLK_CNT_REG[30]_carry_eqn = (!B1L1429 & B1L1440) # (B1L1429 & B1L1441);
B1_SCLK_CNT_REG[30]_lut_out = B1_SCLK_CNT_REG[30] $ !B1_SCLK_CNT_REG[30]_carry_eqn;
B1_SCLK_CNT_REG[30] = DFFEAS(B1_SCLK_CNT_REG[30]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );

--B1L1443 is test:I0|SCLK_CNT_REG[30]~6475 at LC_X9_Y5_N4
--operation mode is arithmetic

B1L1443 = CARRY(B1_SCLK_CNT_REG[30] & !B1L1441);


--B1_DPCLK_CNT_REG[7][30] is test:I0|DPCLK_CNT_REG[7][30] at LC_X17_Y4_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[7][30]_carry_eqn = (!B1L880 & B1L891) # (B1L880 & B1L892);
B1_DPCLK_CNT_REG[7][30]_lut_out = B1_DPCLK_CNT_REG[7][30] $ !B1_DPCLK_CNT_REG[7][30]_carry_eqn;
B1_DPCLK_CNT_REG[7][30] = DFFEAS(B1_DPCLK_CNT_REG[7][30]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );

--B1L894 is test:I0|DPCLK_CNT_REG[7][30]~4049 at LC_X17_Y4_N4
--operation mode is arithmetic

B1L894 = CARRY(B1_DPCLK_CNT_REG[7][30] & !B1L892);


--B1_DPCLK_CNT_REG[1][30] is test:I0|DPCLK_CNT_REG[1][30] at LC_X1_Y14_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[1][30]_carry_eqn = (!B1L352 & B1L363) # (B1L352 & B1L364);
B1_DPCLK_CNT_REG[1][30]_lut_out = B1_DPCLK_CNT_REG[1][30] $ !B1_DPCLK_CNT_REG[1][30]_carry_eqn;
B1_DPCLK_CNT_REG[1][30] = DFFEAS(B1_DPCLK_CNT_REG[1][30]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );

--B1L366 is test:I0|DPCLK_CNT_REG[1][30]~4053 at LC_X1_Y14_N4
--operation mode is arithmetic

B1L366 = CARRY(B1_DPCLK_CNT_REG[1][30] & !B1L364);


--B1L1235 is test:I0|Mux~69801 at LC_X19_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[30]_qfbk = B1_MODE_REG[30];
B1L1235 = B1L15 & (B1L17) # !B1L15 & (B1L17 & B1_DPCLK_CNT_REG[1][30] # !B1L17 & (B1_MODE_REG[30]_qfbk));

--B1_MODE_REG[30] is test:I0|MODE_REG[30] at LC_X19_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[30] = DFFEAS(B1L1235, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L103, , , VCC);


--B1_DPCLK_CNT_REG[5][30] is test:I0|DPCLK_CNT_REG[5][30] at LC_X18_Y11_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[5][30]_carry_eqn = (!B1L704 & B1L715) # (B1L704 & B1L716);
B1_DPCLK_CNT_REG[5][30]_lut_out = B1_DPCLK_CNT_REG[5][30] $ !B1_DPCLK_CNT_REG[5][30]_carry_eqn;
B1_DPCLK_CNT_REG[5][30] = DFFEAS(B1_DPCLK_CNT_REG[5][30]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );

--B1L718 is test:I0|DPCLK_CNT_REG[5][30]~4057 at LC_X18_Y11_N4
--operation mode is arithmetic

B1L718 = CARRY(B1_DPCLK_CNT_REG[5][30] & !B1L716);


--B1L1236 is test:I0|Mux~69802 at LC_X18_Y11_N8
--operation mode is normal

B1L1236 = B1L1235 & (B1_DPCLK_CNT_REG[5][30] # !B1L15) # !B1L1235 & (A1L285 & B1L15);


--B1_DPCLK_CNT_REG[2][30] is test:I0|DPCLK_CNT_REG[2][30] at LC_X5_Y14_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[2][30]_carry_eqn = (!B1L440 & B1L451) # (B1L440 & B1L452);
B1_DPCLK_CNT_REG[2][30]_lut_out = B1_DPCLK_CNT_REG[2][30] $ !B1_DPCLK_CNT_REG[2][30]_carry_eqn;
B1_DPCLK_CNT_REG[2][30] = DFFEAS(B1_DPCLK_CNT_REG[2][30]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );

--B1L454 is test:I0|DPCLK_CNT_REG[2][30]~4061 at LC_X5_Y14_N4
--operation mode is arithmetic

B1L454 = CARRY(B1_DPCLK_CNT_REG[2][30] & !B1L452);


--B1L1237 is test:I0|Mux~69803 at LC_X12_Y10_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[30]_qfbk = B1_TEST_CTRL_REG[30];
B1L1237 = B1L949 & (B1L151 & (B1_DPCLK_CNT_REG[2][30]) # !B1L151 & B1_TEST_CTRL_REG[30]_qfbk) # !B1L949 & B1L151;

--B1_TEST_CTRL_REG[30] is test:I0|TEST_CTRL_REG[30] at LC_X12_Y10_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[30] = DFFEAS(B1L1237, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L103, , , VCC);


--B1_DPCLK_CNT_REG[6][30] is test:I0|DPCLK_CNT_REG[6][30] at LC_X17_Y12_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[6][30]_carry_eqn = (!B1L792 & B1L803) # (B1L792 & B1L804);
B1_DPCLK_CNT_REG[6][30]_lut_out = B1_DPCLK_CNT_REG[6][30] $ !B1_DPCLK_CNT_REG[6][30]_carry_eqn;
B1_DPCLK_CNT_REG[6][30] = DFFEAS(B1_DPCLK_CNT_REG[6][30]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );

--B1L806 is test:I0|DPCLK_CNT_REG[6][30]~4065 at LC_X17_Y12_N4
--operation mode is arithmetic

B1L806 = CARRY(B1_DPCLK_CNT_REG[6][30] & !B1L804);


--B1L1238 is test:I0|Mux~69804 at LC_X17_Y9_N4
--operation mode is normal

B1L1238 = B1L949 & (B1L1237) # !B1L949 & (B1L1237 & (B1_DPCLK_CNT_REG[6][30]) # !B1L1237 & B1L1236);


--B1_DPCLK_CNT_REG[3][30] is test:I0|DPCLK_CNT_REG[3][30] at LC_X14_Y5_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[3][30]_carry_eqn = (!B1L528 & B1L539) # (B1L528 & B1L540);
B1_DPCLK_CNT_REG[3][30]_lut_out = B1_DPCLK_CNT_REG[3][30] $ !B1_DPCLK_CNT_REG[3][30]_carry_eqn;
B1_DPCLK_CNT_REG[3][30] = DFFEAS(B1_DPCLK_CNT_REG[3][30]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );

--B1L542 is test:I0|DPCLK_CNT_REG[3][30]~4069 at LC_X14_Y5_N4
--operation mode is arithmetic

B1L542 = CARRY(B1_DPCLK_CNT_REG[3][30] & !B1L540);


--B1L1239 is test:I0|Mux~69805 at LC_X17_Y9_N5
--operation mode is normal

B1L1239 = B1L135 & (B1L136) # !B1L135 & (B1L136 & B1L1238 # !B1L136 & (B1_DPCLK_CNT_REG[3][30]));


--B1_DPCLK_CNT_REG[4][30] is test:I0|DPCLK_CNT_REG[4][30] at LC_X12_Y5_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[4][30]_carry_eqn = (!B1L616 & B1L627) # (B1L616 & B1L628);
B1_DPCLK_CNT_REG[4][30]_lut_out = B1_DPCLK_CNT_REG[4][30] $ !B1_DPCLK_CNT_REG[4][30]_carry_eqn;
B1_DPCLK_CNT_REG[4][30] = DFFEAS(B1_DPCLK_CNT_REG[4][30]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );

--B1L630 is test:I0|DPCLK_CNT_REG[4][30]~4073 at LC_X12_Y5_N4
--operation mode is arithmetic

B1L630 = CARRY(B1_DPCLK_CNT_REG[4][30] & !B1L628);


--B1L1240 is test:I0|Mux~69806 at LC_X17_Y9_N2
--operation mode is normal

B1L1240 = B1L135 & (B1L1239 & (B1_DPCLK_CNT_REG[4][30]) # !B1L1239 & B1_DPCLK_CNT_REG[7][30]) # !B1L135 & B1L1239;


--B1L1241 is test:I0|Mux~69807 at LC_X9_Y5_N8
--operation mode is normal

B1L1241 = B1L156 & (B1_SCLK_CNT_REG[30] # B1L157) # !B1L156 & B1L1240 & (!B1L157);


--B1_DPCLK_CNT_REG[0][30] is test:I0|DPCLK_CNT_REG[0][30] at LC_X8_Y3_N4
--operation mode is arithmetic

B1_DPCLK_CNT_REG[0][30]_carry_eqn = (!B1L264 & B1L275) # (B1L264 & B1L276);
B1_DPCLK_CNT_REG[0][30]_lut_out = B1_DPCLK_CNT_REG[0][30] $ !B1_DPCLK_CNT_REG[0][30]_carry_eqn;
B1_DPCLK_CNT_REG[0][30] = DFFEAS(B1_DPCLK_CNT_REG[0][30]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );

--B1L278 is test:I0|DPCLK_CNT_REG[0][30]~4077 at LC_X8_Y3_N4
--operation mode is arithmetic

B1L278 = CARRY(B1_DPCLK_CNT_REG[0][30] & !B1L276);


--B1L1242 is test:I0|Mux~69808 at LC_X8_Y1_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[30]_qfbk = B1_SPARE_CTTM_REG[30];
B1L1242 = B1L157 & (B1L1241 & (B1_DPCLK_CNT_REG[0][30]) # !B1L1241 & B1_SPARE_CTTM_REG[30]_qfbk) # !B1L157 & B1L1241;

--B1_SPARE_CTTM_REG[30] is test:I0|SPARE_CTTM_REG[30] at LC_X8_Y1_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[30] = DFFEAS(B1L1242, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L103, , , VCC);


--B1_SCLK_CNT_REG[31] is test:I0|SCLK_CNT_REG[31] at LC_X9_Y5_N5
--operation mode is normal

B1_SCLK_CNT_REG[31]_carry_eqn = B1L1443;
B1_SCLK_CNT_REG[31]_lut_out = B1_SCLK_CNT_REG[31]_carry_eqn $ B1_SCLK_CNT_REG[31];
B1_SCLK_CNT_REG[31] = DFFEAS(B1_SCLK_CNT_REG[31]_lut_out, GLOBAL(SCLK), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_SCLK_ON, );


--B1_DPCLK_CNT_REG[2][31] is test:I0|DPCLK_CNT_REG[2][31] at LC_X5_Y14_N5
--operation mode is normal

B1_DPCLK_CNT_REG[2][31]_carry_eqn = B1L454;
B1_DPCLK_CNT_REG[2][31]_lut_out = B1_DPCLK_CNT_REG[2][31]_carry_eqn $ B1_DPCLK_CNT_REG[2][31];
B1_DPCLK_CNT_REG[2][31] = DFFEAS(B1_DPCLK_CNT_REG[2][31]_lut_out, DPCLK[2], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[2], );


--B1_DPCLK_CNT_REG[1][31] is test:I0|DPCLK_CNT_REG[1][31] at LC_X1_Y14_N5
--operation mode is normal

B1_DPCLK_CNT_REG[1][31]_carry_eqn = B1L366;
B1_DPCLK_CNT_REG[1][31]_lut_out = B1_DPCLK_CNT_REG[1][31]_carry_eqn $ B1_DPCLK_CNT_REG[1][31];
B1_DPCLK_CNT_REG[1][31] = DFFEAS(B1_DPCLK_CNT_REG[1][31]_lut_out, DPCLK[1], nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[1], );


--B1L1243 is test:I0|Mux~69809 at LC_X18_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[31]_qfbk = B1_MODE_REG[31];
B1L1243 = B1L15 & (A1L287 # B1L17) # !B1L15 & (B1_MODE_REG[31]_qfbk & !B1L17);

--B1_MODE_REG[31] is test:I0|MODE_REG[31] at LC_X18_Y10_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_MODE_REG[31] = DFFEAS(B1L1243, GLOBAL(DPCLK[0]), nLBRES, , B1L917, A1L105, , , VCC);


--B1_DPCLK_CNT_REG[5][31] is test:I0|DPCLK_CNT_REG[5][31] at LC_X18_Y11_N5
--operation mode is normal

B1_DPCLK_CNT_REG[5][31]_carry_eqn = B1L718;
B1_DPCLK_CNT_REG[5][31]_lut_out = B1_DPCLK_CNT_REG[5][31]_carry_eqn $ B1_DPCLK_CNT_REG[5][31];
B1_DPCLK_CNT_REG[5][31] = DFFEAS(B1_DPCLK_CNT_REG[5][31]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[5], );


--B1L1244 is test:I0|Mux~69810 at LC_X18_Y10_N5
--operation mode is normal

B1L1244 = B1L1243 & (B1_DPCLK_CNT_REG[5][31] # !B1L17) # !B1L1243 & B1_DPCLK_CNT_REG[1][31] & (B1L17);


--B1L1245 is test:I0|Mux~69811 at LC_X12_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[31]_qfbk = B1_TEST_CTRL_REG[31];
B1L1245 = B1L151 & (!B1L949) # !B1L151 & (B1L949 & (B1_TEST_CTRL_REG[31]_qfbk) # !B1L949 & B1L1244);

--B1_TEST_CTRL_REG[31] is test:I0|TEST_CTRL_REG[31] at LC_X12_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_TEST_CTRL_REG[31] = DFFEAS(B1L1245, GLOBAL(DPCLK[0]), nLBRES, , B1L1488, A1L105, , , VCC);


--B1_DPCLK_CNT_REG[6][31] is test:I0|DPCLK_CNT_REG[6][31] at LC_X17_Y12_N5
--operation mode is normal

B1_DPCLK_CNT_REG[6][31]_carry_eqn = B1L806;
B1_DPCLK_CNT_REG[6][31]_lut_out = B1_DPCLK_CNT_REG[6][31]_carry_eqn $ B1_DPCLK_CNT_REG[6][31];
B1_DPCLK_CNT_REG[6][31] = DFFEAS(B1_DPCLK_CNT_REG[6][31]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[6], );


--B1L1246 is test:I0|Mux~69812 at LC_X12_Y10_N9
--operation mode is normal

B1L1246 = B1L1245 & (B1_DPCLK_CNT_REG[6][31] # !B1L151) # !B1L1245 & B1_DPCLK_CNT_REG[2][31] & (B1L151);


--B1_DPCLK_CNT_REG[7][31] is test:I0|DPCLK_CNT_REG[7][31] at LC_X17_Y4_N5
--operation mode is normal

B1_DPCLK_CNT_REG[7][31]_carry_eqn = B1L894;
B1_DPCLK_CNT_REG[7][31]_lut_out = B1_DPCLK_CNT_REG[7][31]_carry_eqn $ B1_DPCLK_CNT_REG[7][31];
B1_DPCLK_CNT_REG[7][31] = DFFEAS(B1_DPCLK_CNT_REG[7][31]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[7], );


--B1_DPCLK_CNT_REG[3][31] is test:I0|DPCLK_CNT_REG[3][31] at LC_X14_Y5_N5
--operation mode is normal

B1_DPCLK_CNT_REG[3][31]_carry_eqn = B1L542;
B1_DPCLK_CNT_REG[3][31]_lut_out = B1_DPCLK_CNT_REG[3][31]_carry_eqn $ B1_DPCLK_CNT_REG[3][31];
B1_DPCLK_CNT_REG[3][31] = DFFEAS(B1_DPCLK_CNT_REG[3][31]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[3], );


--B1L1247 is test:I0|Mux~69813 at LC_X17_Y4_N9
--operation mode is normal

B1L1247 = B1L136 & B1L135 # !B1L136 & (B1L135 & (B1_DPCLK_CNT_REG[7][31]) # !B1L135 & B1_DPCLK_CNT_REG[3][31]);


--B1_DPCLK_CNT_REG[4][31] is test:I0|DPCLK_CNT_REG[4][31] at LC_X12_Y5_N5
--operation mode is normal

B1_DPCLK_CNT_REG[4][31]_carry_eqn = B1L630;
B1_DPCLK_CNT_REG[4][31]_lut_out = B1_DPCLK_CNT_REG[4][31]_carry_eqn $ B1_DPCLK_CNT_REG[4][31];
B1_DPCLK_CNT_REG[4][31] = DFFEAS(B1_DPCLK_CNT_REG[4][31]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[4], );


--B1L1248 is test:I0|Mux~69814 at LC_X12_Y4_N5
--operation mode is normal

B1L1248 = B1L1247 & (B1_DPCLK_CNT_REG[4][31] # !B1L136) # !B1L1247 & B1L1246 & (B1L136);


--B1L1249 is test:I0|Mux~69815 at LC_X8_Y2_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[31]_qfbk = B1_SPARE_CTTM_REG[31];
B1L1249 = B1L156 & (B1L157) # !B1L156 & (B1L157 & (B1_SPARE_CTTM_REG[31]_qfbk) # !B1L157 & B1L1248);

--B1_SPARE_CTTM_REG[31] is test:I0|SPARE_CTTM_REG[31] at LC_X8_Y2_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_SPARE_CTTM_REG[31] = DFFEAS(B1L1249, GLOBAL(DPCLK[0]), nLBRES, , B1L1350, A1L105, , , VCC);


--B1_DPCLK_CNT_REG[0][31] is test:I0|DPCLK_CNT_REG[0][31] at LC_X8_Y3_N5
--operation mode is normal

B1_DPCLK_CNT_REG[0][31]_carry_eqn = B1L278;
B1_DPCLK_CNT_REG[0][31]_lut_out = B1_DPCLK_CNT_REG[0][31]_carry_eqn $ B1_DPCLK_CNT_REG[0][31];
B1_DPCLK_CNT_REG[0][31] = DFFEAS(B1_DPCLK_CNT_REG[0][31]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , B1_TEST_CTRL_REG[2], , , !B1_DPCLK_ON[0], );


--B1L1250 is test:I0|Mux~69816 at LC_X8_Y2_N4
--operation mode is normal

B1L1250 = B1L156 & (B1L1249 & B1_DPCLK_CNT_REG[0][31] # !B1L1249 & (B1_SCLK_CNT_REG[31])) # !B1L156 & (B1L1249);


--B1L1354 is test:I0|RAM_DATA_REG[47]~2770 at LC_X11_Y9_N9
--operation mode is normal

B1L1354 = B1L15 & B1L913 & B1L1349 & !B1L17;


--B1_SCLK_ON is test:I0|SCLK_ON at LC_X10_Y6_N2
--operation mode is normal

B1_SCLK_ON_lut_out = VCC;
B1_SCLK_ON = DFFEAS(B1_SCLK_ON_lut_out, GLOBAL(SCLK), nLBRES, , , , , !B1_TEST_CTRL_REG[2], );


--B1_DPCLK_ON[0] is test:I0|DPCLK_ON[0] at LC_X6_Y3_N2
--operation mode is normal

B1_DPCLK_ON[0]_lut_out = VCC;
B1_DPCLK_ON[0] = DFFEAS(B1_DPCLK_ON[0]_lut_out, GLOBAL(DPCLK[0]), nLBRES, , , , , !B1_TEST_CTRL_REG[2], );


--B1_DELAY_CNT[0] is test:I0|DELAY_CNT[0] at LC_X24_Y7_N2
--operation mode is normal

B1_DELAY_CNT[0]_lut_out = B1_DELAY_CNT[0] & (B1_STATE1.s2pdl # B1_STATE1.s1pdl & B1L20) # !B1_DELAY_CNT[0] & (B1_STATE1.s1pdl & B1L20);
B1_DELAY_CNT[0] = DFFEAS(B1_DELAY_CNT[0]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1L1522 is test:I0|TEST_STAT_REG[0]~58 at LC_X22_Y7_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_OR_UNDER_TEST_S_qfbk = B1_OR_UNDER_TEST_S;
B1L1522 = B1_TEST_STAT_REG[0] & (B1_STATE1.s2pdl # B1_STATE1.s1pdl & !B1_OR_UNDER_TEST_S_qfbk);

--B1_OR_UNDER_TEST_S is test:I0|OR_UNDER_TEST_S at LC_X22_Y7_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_OR_UNDER_TEST_S = DFFEAS(B1L1522, GLOBAL(D1__clk0), VCC, , nLBRES, B1L1590, , , VCC);


--B1_DPCLK_ON[2] is test:I0|DPCLK_ON[2] at LC_X4_Y17_N2
--operation mode is normal

B1_DPCLK_ON[2]_lut_out = VCC;
B1_DPCLK_ON[2] = DFFEAS(B1_DPCLK_ON[2]_lut_out, DPCLK[2], nLBRES, , , , , !B1_TEST_CTRL_REG[2], );


--B1_DPCLK_ON[5] is test:I0|DPCLK_ON[5] at LC_X18_Y16_N2
--operation mode is normal

B1_DPCLK_ON[5]_lut_out = VCC;
B1_DPCLK_ON[5] = DFFEAS(B1_DPCLK_ON[5]_lut_out, GLOBAL(DPCLK[5]), nLBRES, , , , , !B1_TEST_CTRL_REG[2], );


--B1_DPCLK_ON[1] is test:I0|DPCLK_ON[1] at LC_X2_Y16_N2
--operation mode is normal

B1_DPCLK_ON[1]_lut_out = VCC;
B1_DPCLK_ON[1] = DFFEAS(B1_DPCLK_ON[1]_lut_out, DPCLK[1], nLBRES, , , , , !B1_TEST_CTRL_REG[2], );


--B1_DPCLK_ON[6] is test:I0|DPCLK_ON[6] at LC_X17_Y11_N4
--operation mode is normal

B1_DPCLK_ON[6]_lut_out = VCC;
B1_DPCLK_ON[6] = DFFEAS(B1_DPCLK_ON[6]_lut_out, GLOBAL(DPCLK[6]), nLBRES, , , , , !B1_TEST_CTRL_REG[2], );


--B1_DPCLK_ON[7] is test:I0|DPCLK_ON[7] at LC_X18_Y6_N2
--operation mode is normal

B1_DPCLK_ON[7]_lut_out = VCC;
B1_DPCLK_ON[7] = DFFEAS(B1_DPCLK_ON[7]_lut_out, GLOBAL(DPCLK[7]), nLBRES, , , , , !B1_TEST_CTRL_REG[2], );


--B1_DPCLK_ON[3] is test:I0|DPCLK_ON[3] at LC_X10_Y6_N4
--operation mode is normal

B1_DPCLK_ON[3]_lut_out = VCC;
B1_DPCLK_ON[3] = DFFEAS(B1_DPCLK_ON[3]_lut_out, GLOBAL(DPCLK[3]), nLBRES, , , , , !B1_TEST_CTRL_REG[2], );


--B1_DPCLK_ON[4] is test:I0|DPCLK_ON[4] at LC_X10_Y8_N9
--operation mode is normal

B1_DPCLK_ON[4]_lut_out = VCC;
B1_DPCLK_ON[4] = DFFEAS(B1_DPCLK_ON[4]_lut_out, GLOBAL(DPCLK[4]), nLBRES, , , , , !B1_TEST_CTRL_REG[2], );


--B1_DELAY_CNT[1] is test:I0|DELAY_CNT[1] at LC_X24_Y7_N4
--operation mode is normal

B1_DELAY_CNT[1]_lut_out = B1_DELAY_CNT[1] & (B1_STATE1.s2pdl # B1_STATE1.s1pdl & B1L23) # !B1_DELAY_CNT[1] & (B1_STATE1.s1pdl & B1L23);
B1_DELAY_CNT[1] = DFFEAS(B1_DELAY_CNT[1]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1_DELAY_CNT[2] is test:I0|DELAY_CNT[2] at LC_X24_Y7_N6
--operation mode is normal

B1_DELAY_CNT[2]_lut_out = B1_DELAY_CNT[2] & (B1_STATE1.s2pdl # B1_STATE1.s1pdl & B1L26) # !B1_DELAY_CNT[2] & (B1_STATE1.s1pdl & B1L26);
B1_DELAY_CNT[2] = DFFEAS(B1_DELAY_CNT[2]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1_DELAY_CNT[3] is test:I0|DELAY_CNT[3] at LC_X22_Y7_N8
--operation mode is normal

B1_DELAY_CNT[3]_lut_out = B1_DELAY_CNT[3] & (B1_STATE1.s2pdl # B1_STATE1.s1pdl & B1L29) # !B1_DELAY_CNT[3] & (B1_STATE1.s1pdl & B1L29);
B1_DELAY_CNT[3] = DFFEAS(B1_DELAY_CNT[3]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1_DELAY_CNT[4] is test:I0|DELAY_CNT[4] at LC_X22_Y7_N5
--operation mode is normal

B1_DELAY_CNT[4]_lut_out = B1_STATE1.s2pdl & (B1_DELAY_CNT[4] # B1_STATE1.s1pdl & B1L32) # !B1_STATE1.s2pdl & (B1_STATE1.s1pdl & B1L32);
B1_DELAY_CNT[4] = DFFEAS(B1_DELAY_CNT[4]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1_DELAY_CNT[5] is test:I0|DELAY_CNT[5] at LC_X23_Y7_N8
--operation mode is normal

B1_DELAY_CNT[5]_lut_out = B1_STATE1.s1pdl & (B1L36 # B1_DELAY_CNT[5] & B1_STATE1.s2pdl) # !B1_STATE1.s1pdl & B1_DELAY_CNT[5] & B1_STATE1.s2pdl;
B1_DELAY_CNT[5] = DFFEAS(B1_DELAY_CNT[5]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1_DELAY_CNT[6] is test:I0|DELAY_CNT[6] at LC_X24_Y7_N3
--operation mode is normal

B1_DELAY_CNT[6]_lut_out = B1_STATE1.s2pdl & (B1_DELAY_CNT[6] # B1_STATE1.s1pdl & B1L39) # !B1_STATE1.s2pdl & (B1_STATE1.s1pdl & B1L39);
B1_DELAY_CNT[6] = DFFEAS(B1_DELAY_CNT[6]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1_DELAY_CNT[7] is test:I0|DELAY_CNT[7] at LC_X23_Y7_N9
--operation mode is normal

B1_DELAY_CNT[7]_lut_out = B1_STATE1.s1pdl & (B1L42 # B1_DELAY_CNT[7] & B1_STATE1.s2pdl) # !B1_STATE1.s1pdl & B1_DELAY_CNT[7] & B1_STATE1.s2pdl;
B1_DELAY_CNT[7] = DFFEAS(B1_DELAY_CNT[7]_lut_out, GLOBAL(D1__clk0), nLBRES, , , , , , );


--B1L20 is test:I0|add~8102 at LC_X23_Y7_N0
--operation mode is arithmetic

B1L20 = B1_DELAY_CNT[0] $ !B1_OR_UNDER_TEST_S;

--B1L21 is test:I0|add~8104 at LC_X23_Y7_N0
--operation mode is arithmetic

B1L21_cout_0 = B1_DELAY_CNT[0] & !B1_OR_UNDER_TEST_S;
B1L21 = CARRY(B1L21_cout_0);

--B1L22 is test:I0|add~8104COUT1_8149 at LC_X23_Y7_N0
--operation mode is arithmetic

B1L22_cout_1 = B1_DELAY_CNT[0] & !B1_OR_UNDER_TEST_S;
B1L22 = CARRY(B1L22_cout_1);


--B1L23 is test:I0|add~8107 at LC_X23_Y7_N1
--operation mode is arithmetic

B1L23 = B1_DELAY_CNT[1] $ B1L21;

--B1L24 is test:I0|add~8109 at LC_X23_Y7_N1
--operation mode is arithmetic

B1L24_cout_0 = !B1L21 # !B1_DELAY_CNT[1];
B1L24 = CARRY(B1L24_cout_0);

--B1L25 is test:I0|add~8109COUT1_8151 at LC_X23_Y7_N1
--operation mode is arithmetic

B1L25_cout_1 = !B1L22 # !B1_DELAY_CNT[1];
B1L25 = CARRY(B1L25_cout_1);


--B1L26 is test:I0|add~8112 at LC_X23_Y7_N2
--operation mode is arithmetic

B1L26 = B1_DELAY_CNT[2] $ (!B1L24);

--B1L27 is test:I0|add~8114 at LC_X23_Y7_N2
--operation mode is arithmetic

B1L27_cout_0 = B1_DELAY_CNT[2] & (!B1L24);
B1L27 = CARRY(B1L27_cout_0);

--B1L28 is test:I0|add~8114COUT1_8153 at LC_X23_Y7_N2
--operation mode is arithmetic

B1L28_cout_1 = B1_DELAY_CNT[2] & (!B1L25);
B1L28 = CARRY(B1L28_cout_1);


--B1L29 is test:I0|add~8117 at LC_X23_Y7_N3
--operation mode is arithmetic

B1L29 = B1_DELAY_CNT[3] $ (B1L27);

--B1L30 is test:I0|add~8119 at LC_X23_Y7_N3
--operation mode is arithmetic

B1L30_cout_0 = !B1L27 # !B1_DELAY_CNT[3];
B1L30 = CARRY(B1L30_cout_0);

--B1L31 is test:I0|add~8119COUT1_8154 at LC_X23_Y7_N3
--operation mode is arithmetic

B1L31_cout_1 = !B1L28 # !B1_DELAY_CNT[3];
B1L31 = CARRY(B1L31_cout_1);


--B1L32 is test:I0|add~8122 at LC_X23_Y7_N4
--operation mode is arithmetic

B1L32 = B1_DELAY_CNT[4] $ !B1L30;

--B1L33 is test:I0|add~8124 at LC_X23_Y7_N4
--operation mode is arithmetic

B1L33 = B1L34;


--B1L36 is test:I0|add~8127 at LC_X23_Y7_N5
--operation mode is arithmetic

B1L36_carry_eqn = (!B1L33 & GND) # (B1L33 & VCC);
B1L36 = B1_DELAY_CNT[5] $ B1L36_carry_eqn;

--B1L37 is test:I0|add~8129 at LC_X23_Y7_N5
--operation mode is arithmetic

B1L37_cout_0 = !B1L33 # !B1_DELAY_CNT[5];
B1L37 = CARRY(B1L37_cout_0);

--B1L38 is test:I0|add~8129COUT1_8156 at LC_X23_Y7_N5
--operation mode is arithmetic

B1L38_cout_1 = !B1L33 # !B1_DELAY_CNT[5];
B1L38 = CARRY(B1L38_cout_1);


--B1L39 is test:I0|add~8132 at LC_X23_Y7_N6
--operation mode is arithmetic

B1L39_carry_eqn = (!B1L33 & B1L37) # (B1L33 & B1L38);
B1L39 = B1_DELAY_CNT[6] $ !B1L39_carry_eqn;

--B1L40 is test:I0|add~8134 at LC_X23_Y7_N6
--operation mode is arithmetic

B1L40_cout_0 = B1_DELAY_CNT[6] & !B1L37;
B1L40 = CARRY(B1L40_cout_0);

--B1L41 is test:I0|add~8134COUT1_8158 at LC_X23_Y7_N6
--operation mode is arithmetic

B1L41_cout_1 = B1_DELAY_CNT[6] & !B1L38;
B1L41 = CARRY(B1L41_cout_1);


--B1L42 is test:I0|add~8137 at LC_X23_Y7_N7
--operation mode is normal

B1L42_carry_eqn = (!B1L33 & B1L40) # (B1L33 & B1L41);
B1L42 = B1L42_carry_eqn $ B1_DELAY_CNT[7];


--B1L112 is test:I0|DATAOUT[3]~11548 at LC_X11_Y8_N6
--operation mode is normal

B1L112 = B1L110 & B1L111 & (B1L14 # B1L16);


--B1L1355 is test:I0|RAM_DATA_REG[47]~2771 at LC_X11_Y9_N7
--operation mode is normal

B1L1355 = !B1L16 & (B1L45 & !B1L14);


--F_SO is F_SO at PIN_C11
--operation mode is input

F_SO = INPUT();


--OR_DEL[22] is OR_DEL[22] at PIN_P5
--operation mode is input

OR_DEL[22] = INPUT();


--OR_DEL[26] is OR_DEL[26] at PIN_R2
--operation mode is input

OR_DEL[26] = INPUT();


--OR_DEL[18] is OR_DEL[18] at PIN_P7
--operation mode is input

OR_DEL[18] = INPUT();


--OR_DEL[30] is OR_DEL[30] at PIN_R4
--operation mode is input

OR_DEL[30] = INPUT();


--OR_DEL[25] is OR_DEL[25] at PIN_R1
--operation mode is input

OR_DEL[25] = INPUT();


--OR_DEL[21] is OR_DEL[21] at PIN_P6
--operation mode is input

OR_DEL[21] = INPUT();


--OR_DEL[17] is OR_DEL[17] at PIN_N7
--operation mode is input

OR_DEL[17] = INPUT();


--OR_DEL[29] is OR_DEL[29] at PIN_R3
--operation mode is input

OR_DEL[29] = INPUT();


--OR_DEL[20] is OR_DEL[20] at PIN_P1
--operation mode is input

OR_DEL[20] = INPUT();


--OR_DEL[24] is OR_DEL[24] at PIN_P4
--operation mode is input

OR_DEL[24] = INPUT();


--OR_DEL[16] is OR_DEL[16] at PIN_N3
--operation mode is input

OR_DEL[16] = INPUT();


--OR_DEL[28] is OR_DEL[28] at PIN_R5
--operation mode is input

OR_DEL[28] = INPUT();


--OR_DEL[27] is OR_DEL[27] at PIN_R6
--operation mode is input

OR_DEL[27] = INPUT();


--OR_DEL[23] is OR_DEL[23] at PIN_P3
--operation mode is input

OR_DEL[23] = INPUT();


--OR_DEL[19] is OR_DEL[19] at PIN_P2
--operation mode is input

OR_DEL[19] = INPUT();


--OR_DEL[31] is OR_DEL[31] at PIN_V3
--operation mode is input

OR_DEL[31] = INPUT();


--OR_DEL[10] is OR_DEL[10] at PIN_M3
--operation mode is input

OR_DEL[10] = INPUT();


--OR_DEL[9] is OR_DEL[9] at PIN_M4
--operation mode is input

OR_DEL[9] = INPUT();


--OR_DEL[8] is OR_DEL[8] at PIN_M6
--operation mode is input

OR_DEL[8] = INPUT();


--OR_DEL[11] is OR_DEL[11] at PIN_M7
--operation mode is input

OR_DEL[11] = INPUT();


--OR_DEL[5] is OR_DEL[5] at PIN_M2
--operation mode is input

OR_DEL[5] = INPUT();


--OR_DEL[6] is OR_DEL[6] at PIN_M1
--operation mode is input

OR_DEL[6] = INPUT();


--OR_DEL[4] is OR_DEL[4] at PIN_J6
--operation mode is input

OR_DEL[4] = INPUT();


--OR_DEL[7] is OR_DEL[7] at PIN_M5
--operation mode is input

OR_DEL[7] = INPUT();


--OR_DEL[2] is OR_DEL[2] at PIN_J4
--operation mode is input

OR_DEL[2] = INPUT();


--OR_DEL[1] is OR_DEL[1] at PIN_J3
--operation mode is input

OR_DEL[1] = INPUT();


--OR_DEL[0] is OR_DEL[0] at PIN_H6
--operation mode is input

OR_DEL[0] = INPUT();


--OR_DEL[3] is OR_DEL[3] at PIN_J5
--operation mode is input

OR_DEL[3] = INPUT();


--OR_DEL[13] is OR_DEL[13] at PIN_N1
--operation mode is input

OR_DEL[13] = INPUT();


--OR_DEL[14] is OR_DEL[14] at PIN_N2
--operation mode is input

OR_DEL[14] = INPUT();


--OR_DEL[12] is OR_DEL[12] at PIN_N6
--operation mode is input

OR_DEL[12] = INPUT();


--OR_DEL[15] is OR_DEL[15] at PIN_N4
--operation mode is input

OR_DEL[15] = INPUT();


--OR_DEL[38] is OR_DEL[38] at PIN_H7
--operation mode is input

OR_DEL[38] = INPUT();


--OR_DEL[37] is OR_DEL[37] at PIN_D1
--operation mode is input

OR_DEL[37] = INPUT();


--OR_DEL[36] is OR_DEL[36] at PIN_T2
--operation mode is input

OR_DEL[36] = INPUT();


--OR_DEL[39] is OR_DEL[39] at PIN_J7
--operation mode is input

OR_DEL[39] = INPUT();


--OR_DEL[41] is OR_DEL[41] at PIN_U4
--operation mode is input

OR_DEL[41] = INPUT();


--OR_DEL[42] is OR_DEL[42] at PIN_W3
--operation mode is input

OR_DEL[42] = INPUT();


--OR_DEL[40] is OR_DEL[40] at PIN_N5
--operation mode is input

OR_DEL[40] = INPUT();


--OR_DEL[43] is OR_DEL[43] at PIN_Y4
--operation mode is input

OR_DEL[43] = INPUT();


--OR_DEL[33] is OR_DEL[33] at PIN_U3
--operation mode is input

OR_DEL[33] = INPUT();


--OR_DEL[34] is OR_DEL[34] at PIN_U2
--operation mode is input

OR_DEL[34] = INPUT();


--OR_DEL[32] is OR_DEL[32] at PIN_V2
--operation mode is input

OR_DEL[32] = INPUT();


--OR_DEL[35] is OR_DEL[35] at PIN_T3
--operation mode is input

OR_DEL[35] = INPUT();


--OR_DEL[46] is OR_DEL[46] at PIN_T5
--operation mode is input

OR_DEL[46] = INPUT();


--OR_DEL[45] is OR_DEL[45] at PIN_W4
--operation mode is input

OR_DEL[45] = INPUT();


--OR_DEL[44] is OR_DEL[44] at PIN_V4
--operation mode is input

OR_DEL[44] = INPUT();


--OR_DEL[47] is OR_DEL[47] at PIN_U5
--operation mode is input

OR_DEL[47] = INPUT();


--nLBAS is nLBAS at PIN_W7
--operation mode is input

nLBAS = INPUT();


--nLBWAIT is nLBWAIT at PIN_U6
--operation mode is input

nLBWAIT = INPUT();


--nLBCS is nLBCS at PIN_V5
--operation mode is input

nLBCS = INPUT();


--nLBRD is nLBRD at PIN_V6
--operation mode is input

nLBRD = INPUT();


--DPCLK[0] is DPCLK[0] at PIN_T4
--operation mode is input

DPCLK[0] = INPUT();


--nLBRES is nLBRES at PIN_W6
--operation mode is input

nLBRES = INPUT();


--SCLK is SCLK at PIN_K5
--operation mode is input

SCLK = INPUT();


--nLBLAST is nLBLAST at PIN_Y6
--operation mode is input

nLBLAST = INPUT();


--nLBCLR is nLBCLR at PIN_W5
--operation mode is input

nLBCLR = INPUT();


--PULSE_TOGGLE is PULSE_TOGGLE at PIN_V10
--operation mode is input

PULSE_TOGGLE = INPUT();


--DPCLK[2] is DPCLK[2] at PIN_C6
--operation mode is input

DPCLK[2] = INPUT();


--DPCLK[5] is DPCLK[5] at PIN_T19
--operation mode is input

DPCLK[5] = INPUT();


--DPCLK[1] is DPCLK[1] at PIN_F3
--operation mode is input

DPCLK[1] = INPUT();


--DPCLK[6] is DPCLK[6] at PIN_W15
--operation mode is input

DPCLK[6] = INPUT();


--DPCLK[7] is DPCLK[7] at PIN_T6
--operation mode is input

DPCLK[7] = INPUT();


--DPCLK[3] is DPCLK[3] at PIN_C15
--operation mode is input

DPCLK[3] = INPUT();


--DPCLK[4] is DPCLK[4] at PIN_F18
--operation mode is input

DPCLK[4] = INPUT();


--CLK_CTTM is CLK_CTTM at PIN_L8
--operation mode is output

CLK_CTTM = OUTPUT(D1__extclk0);


--CONFIG is CONFIG at PIN_W18
--operation mode is output

CONFIG = OUTPUT(OPNDRN(VCC));


--D_CTTM[0] is D_CTTM[0] at PIN_D2
--operation mode is output

D_CTTM[0] = OUTPUT(B1L73);


--D_CTTM[1] is D_CTTM[1] at PIN_E4
--operation mode is output

D_CTTM[1] = OUTPUT(B1L74);


--D_CTTM[2] is D_CTTM[2] at PIN_E5
--operation mode is output

D_CTTM[2] = OUTPUT(B1L75);


--D_CTTM[3] is D_CTTM[3] at PIN_E3
--operation mode is output

D_CTTM[3] = OUTPUT(B1L76);


--D_CTTM[4] is D_CTTM[4] at PIN_E2
--operation mode is output

D_CTTM[4] = OUTPUT(B1L77);


--D_CTTM[5] is D_CTTM[5] at PIN_F4
--operation mode is output

D_CTTM[5] = OUTPUT(B1L78);


--D_CTTM[6] is D_CTTM[6] at PIN_F5
--operation mode is output

D_CTTM[6] = OUTPUT(B1L79);


--D_CTTM[7] is D_CTTM[7] at PIN_F2
--operation mode is output

D_CTTM[7] = OUTPUT(B1L80);


--D_CTTM[8] is D_CTTM[8] at PIN_F1
--operation mode is output

D_CTTM[8] = OUTPUT(B1L81);


--D_CTTM[9] is D_CTTM[9] at PIN_F6
--operation mode is output

D_CTTM[9] = OUTPUT(B1L82);


--D_CTTM[10] is D_CTTM[10] at PIN_G5
--operation mode is output

D_CTTM[10] = OUTPUT(B1L83);


--D_CTTM[11] is D_CTTM[11] at PIN_G1
--operation mode is output

D_CTTM[11] = OUTPUT(B1L84);


--D_CTTM[12] is D_CTTM[12] at PIN_G2
--operation mode is output

D_CTTM[12] = OUTPUT(B1L85);


--D_CTTM[13] is D_CTTM[13] at PIN_G6
--operation mode is output

D_CTTM[13] = OUTPUT(B1L86);


--D_CTTM[14] is D_CTTM[14] at PIN_G7
--operation mode is output

D_CTTM[14] = OUTPUT(B1L87);


--D_CTTM[15] is D_CTTM[15] at PIN_G3
--operation mode is output

D_CTTM[15] = OUTPUT(B1L88);


--D_CTTM[16] is D_CTTM[16] at PIN_G4
--operation mode is output

D_CTTM[16] = OUTPUT(B1L89);


--D_CTTM[17] is D_CTTM[17] at PIN_H1
--operation mode is output

D_CTTM[17] = OUTPUT(B1L90);


--D_CTTM[18] is D_CTTM[18] at PIN_H2
--operation mode is output

D_CTTM[18] = OUTPUT(B1L91);


--D_CTTM[19] is D_CTTM[19] at PIN_H3
--operation mode is output

D_CTTM[19] = OUTPUT(B1L92);


--D_CTTM[20] is D_CTTM[20] at PIN_H4
--operation mode is output

D_CTTM[20] = OUTPUT(B1L93);


--D_CTTM[21] is D_CTTM[21] at PIN_J1
--operation mode is output

D_CTTM[21] = OUTPUT(B1L94);


--D_CTTM[22] is D_CTTM[22] at PIN_J2
--operation mode is output

D_CTTM[22] = OUTPUT(B1L95);


--D_CTTM[23] is D_CTTM[23] at PIN_H5
--operation mode is output

D_CTTM[23] = OUTPUT(B1L96);


--FCS is FCS at PIN_D20
--operation mode is output

FCS = OUTPUT(OPNDRN(VCC));


--F_SCK is F_SCK at PIN_A11
--operation mode is output

F_SCK = OUTPUT(OPNDRN(VCC));


--F_SI is F_SI at PIN_V19
--operation mode is output

F_SI = OUTPUT(OPNDRN(VCC));


--LTM_LOCAL_TRG is LTM_LOCAL_TRG at PIN_Y15
--operation mode is output

LTM_LOCAL_TRG = OUTPUT(B1_LTM_LOCAL_TRG);


--RAMAD[0] is RAMAD[0] at PIN_R20
--operation mode is output

RAMAD[0] = OUTPUT(B1_RAM_ADDR_REG[0]);


--RAMAD[1] is RAMAD[1] at PIN_R19
--operation mode is output

RAMAD[1] = OUTPUT(B1_RAM_ADDR_REG[1]);


--RAMAD[2] is RAMAD[2] at PIN_R18
--operation mode is output

RAMAD[2] = OUTPUT(B1_RAM_ADDR_REG[2]);


--RAMAD[3] is RAMAD[3] at PIN_R17
--operation mode is output

RAMAD[3] = OUTPUT(B1_RAM_ADDR_REG[3]);


--RAMAD[4] is RAMAD[4] at PIN_P14
--operation mode is output

RAMAD[4] = OUTPUT(B1_RAM_ADDR_REG[4]);


--RAMAD[5] is RAMAD[5] at PIN_R15
--operation mode is output

RAMAD[5] = OUTPUT(B1_RAM_ADDR_REG[5]);


--RAMAD[6] is RAMAD[6] at PIN_P17
--operation mode is output

RAMAD[6] = OUTPUT(B1_RAM_ADDR_REG[6]);


--RAMAD[7] is RAMAD[7] at PIN_P18
--operation mode is output

RAMAD[7] = OUTPUT(B1_RAM_ADDR_REG[7]);


--RAMAD[8] is RAMAD[8] at PIN_P15
--operation mode is output

RAMAD[8] = OUTPUT(B1_RAM_ADDR_REG[8]);


--RAMAD[9] is RAMAD[9] at PIN_P16
--operation mode is output

RAMAD[9] = OUTPUT(B1_RAM_ADDR_REG[9]);


--RAMAD[10] is RAMAD[10] at PIN_P20
--operation mode is output

RAMAD[10] = OUTPUT(B1_RAM_ADDR_REG[10]);


--RAMAD[11] is RAMAD[11] at PIN_P19
--operation mode is output

RAMAD[11] = OUTPUT(B1_RAM_ADDR_REG[11]);


--RAMAD[12] is RAMAD[12] at PIN_N17
--operation mode is output

RAMAD[12] = OUTPUT(B1_RAM_ADDR_REG[12]);


--RAMAD[13] is RAMAD[13] at PIN_N18
--operation mode is output

RAMAD[13] = OUTPUT(B1_RAM_ADDR_REG[13]);


--RAMAD[14] is RAMAD[14] at PIN_N20
--operation mode is output

RAMAD[14] = OUTPUT(B1_RAM_ADDR_REG[14]);


--RAMAD[15] is RAMAD[15] at PIN_N19
--operation mode is output

RAMAD[15] = OUTPUT(B1_RAM_ADDR_REG[15]);


--RAMAD[16] is RAMAD[16] at PIN_N15
--operation mode is output

RAMAD[16] = OUTPUT(B1_RAM_ADDR_REG[16]);


--RAMAD[17] is RAMAD[17] at PIN_N16
--operation mode is output

RAMAD[17] = OUTPUT(B1_RAM_ADDR_REG[17]);


--SP_CTTM[0] is SP_CTTM[0] at PIN_D3
--operation mode is output

SP_CTTM[0]_tri_out = TRI(B1_SPARE_CTTM_REG[0], B1_MODE_REG[0]);
SP_CTTM[0] = OUTPUT(SP_CTTM[0]_tri_out);


--SP_CTTM[1] is SP_CTTM[1] at PIN_D15
--operation mode is output

SP_CTTM[1]_tri_out = TRI(B1_SPARE_CTTM_REG[1], B1_MODE_REG[0]);
SP_CTTM[1] = OUTPUT(SP_CTTM[1]_tri_out);


--SP_CTTM[2] is SP_CTTM[2] at PIN_F10
--operation mode is output

SP_CTTM[2]_tri_out = TRI(B1_SPARE_CTTM_REG[2], B1_MODE_REG[0]);
SP_CTTM[2] = OUTPUT(SP_CTTM[2]_tri_out);


--SP_CTTM[3] is SP_CTTM[3] at PIN_E6
--operation mode is output

SP_CTTM[3]_tri_out = TRI(B1_SPARE_CTTM_REG[3], B1_MODE_REG[0]);
SP_CTTM[3] = OUTPUT(SP_CTTM[3]_tri_out);


--SP_CTTM[4] is SP_CTTM[4] at PIN_D4
--operation mode is output

SP_CTTM[4]_tri_out = TRI(B1_SPARE_CTTM_REG[4], B1_MODE_REG[0]);
SP_CTTM[4] = OUTPUT(SP_CTTM[4]_tri_out);


--SP_CTTM[5] is SP_CTTM[5] at PIN_J8
--operation mode is output

SP_CTTM[5]_tri_out = TRI(B1_SPARE_CTTM_REG[5], B1_MODE_REG[0]);
SP_CTTM[5] = OUTPUT(SP_CTTM[5]_tri_out);


--SP_CTTM[6] is SP_CTTM[6] at PIN_U1
--operation mode is output

SP_CTTM[6]_tri_out = TRI(B1_SPARE_CTTM_REG[6], B1_MODE_REG[0]);
SP_CTTM[6] = OUTPUT(SP_CTTM[6]_tri_out);


--TRD[0] is TRD[0] at PIN_D11
--operation mode is output

TRD[0]_tri_out = TRI(B1_TRD_DATA_REG[0], B1_MODE_REG[0]);
TRD[0] = OUTPUT(TRD[0]_tri_out);


--TRD[1] is TRD[1] at PIN_C10
--operation mode is output

TRD[1]_tri_out = TRI(B1_TRD_DATA_REG[1], B1_MODE_REG[0]);
TRD[1] = OUTPUT(TRD[1]_tri_out);


--TRD[2] is TRD[2] at PIN_D10
--operation mode is output

TRD[2]_tri_out = TRI(B1_TRD_DATA_REG[2], B1_MODE_REG[0]);
TRD[2] = OUTPUT(TRD[2]_tri_out);


--TRD[3] is TRD[3] at PIN_B10
--operation mode is output

TRD[3]_tri_out = TRI(B1_TRD_DATA_REG[3], B1_MODE_REG[0]);
TRD[3] = OUTPUT(TRD[3]_tri_out);


--TRD[4] is TRD[4] at PIN_A10
--operation mode is output

TRD[4]_tri_out = TRI(B1_TRD_DATA_REG[4], B1_MODE_REG[0]);
TRD[4] = OUTPUT(TRD[4]_tri_out);


--TRD[5] is TRD[5] at PIN_E9
--operation mode is output

TRD[5]_tri_out = TRI(B1_TRD_DATA_REG[5], B1_MODE_REG[0]);
TRD[5] = OUTPUT(TRD[5]_tri_out);


--TRD[6] is TRD[6] at PIN_E10
--operation mode is output

TRD[6]_tri_out = TRI(B1_TRD_DATA_REG[6], B1_MODE_REG[0]);
TRD[6] = OUTPUT(TRD[6]_tri_out);


--TRD[7] is TRD[7] at PIN_D9
--operation mode is output

TRD[7]_tri_out = TRI(B1_TRD_DATA_REG[7], B1_MODE_REG[0]);
TRD[7] = OUTPUT(TRD[7]_tri_out);


--TRM[0] is TRM[0] at PIN_A9
--operation mode is output

TRM[0]_tri_out = TRI(B1_TRM_DATA_REG[0], B1_MODE_REG[0]);
TRM[0] = OUTPUT(TRM[0]_tri_out);


--TRM[1] is TRM[1] at PIN_D8
--operation mode is output

TRM[1]_tri_out = TRI(B1_TRM_DATA_REG[1], B1_MODE_REG[0]);
TRM[1] = OUTPUT(TRM[1]_tri_out);


--TRM[2] is TRM[2] at PIN_C8
--operation mode is output

TRM[2]_tri_out = TRI(B1_TRM_DATA_REG[2], B1_MODE_REG[0]);
TRM[2] = OUTPUT(TRM[2]_tri_out);


--TRM[3] is TRM[3] at PIN_B8
--operation mode is output

TRM[3]_tri_out = TRI(B1_TRM_DATA_REG[3], B1_MODE_REG[0]);
TRM[3] = OUTPUT(TRM[3]_tri_out);


--TRM[4] is TRM[4] at PIN_A8
--operation mode is output

TRM[4]_tri_out = TRI(B1_TRM_DATA_REG[4], B1_MODE_REG[0]);
TRM[4] = OUTPUT(TRM[4]_tri_out);


--TRM[5] is TRM[5] at PIN_F8
--operation mode is output

TRM[5]_tri_out = TRI(B1_TRM_DATA_REG[5], B1_MODE_REG[0]);
TRM[5] = OUTPUT(TRM[5]_tri_out);


--TRM[6] is TRM[6] at PIN_E8
--operation mode is output

TRM[6]_tri_out = TRI(B1_TRM_DATA_REG[6], B1_MODE_REG[0]);
TRM[6] = OUTPUT(TRM[6]_tri_out);


--TRM[7] is TRM[7] at PIN_D7
--operation mode is output

TRM[7]_tri_out = TRI(B1_TRM_DATA_REG[7], B1_MODE_REG[0]);
TRM[7] = OUTPUT(TRM[7]_tri_out);


--TRM[8] is TRM[8] at PIN_C7
--operation mode is output

TRM[8]_tri_out = TRI(B1_TRM_DATA_REG[8], B1_MODE_REG[0]);
TRM[8] = OUTPUT(TRM[8]_tri_out);


--TRM[9] is TRM[9] at PIN_E11
--operation mode is output

TRM[9]_tri_out = TRI(B1_TRM_DATA_REG[9], B1_MODE_REG[0]);
TRM[9] = OUTPUT(TRM[9]_tri_out);


--TRM[10] is TRM[10] at PIN_B7
--operation mode is output

TRM[10]_tri_out = TRI(B1_TRM_DATA_REG[10], B1_MODE_REG[0]);
TRM[10] = OUTPUT(TRM[10]_tri_out);


--TRM[11] is TRM[11] at PIN_A7
--operation mode is output

TRM[11]_tri_out = TRI(B1_TRM_DATA_REG[11], B1_MODE_REG[0]);
TRM[11] = OUTPUT(TRM[11]_tri_out);


--TRM[12] is TRM[12] at PIN_F7
--operation mode is output

TRM[12]_tri_out = TRI(B1_TRM_DATA_REG[12], B1_MODE_REG[0]);
TRM[12] = OUTPUT(TRM[12]_tri_out);


--TRM[13] is TRM[13] at PIN_E7
--operation mode is output

TRM[13]_tri_out = TRI(B1_TRM_DATA_REG[13], B1_MODE_REG[0]);
TRM[13] = OUTPUT(TRM[13]_tri_out);


--TRM[14] is TRM[14] at PIN_B6
--operation mode is output

TRM[14]_tri_out = TRI(B1_TRM_DATA_REG[14], B1_MODE_REG[0]);
TRM[14] = OUTPUT(TRM[14]_tri_out);


--TRM[15] is TRM[15] at PIN_A6
--operation mode is output

TRM[15]_tri_out = TRI(B1_TRM_DATA_REG[15], B1_MODE_REG[0]);
TRM[15] = OUTPUT(TRM[15]_tri_out);


--TRM[16] is TRM[16] at PIN_C5
--operation mode is output

TRM[16]_tri_out = TRI(B1_TRM_DATA_REG[16], B1_MODE_REG[0]);
TRM[16] = OUTPUT(TRM[16]_tri_out);


--TRM[17] is TRM[17] at PIN_B5
--operation mode is output

TRM[17]_tri_out = TRI(B1_TRM_DATA_REG[17], B1_MODE_REG[0]);
TRM[17] = OUTPUT(TRM[17]_tri_out);


--TRM[18] is TRM[18] at PIN_D5
--operation mode is output

TRM[18]_tri_out = TRI(B1_TRM_DATA_REG[18], B1_MODE_REG[0]);
TRM[18] = OUTPUT(TRM[18]_tri_out);


--TRM[19] is TRM[19] at PIN_D6
--operation mode is output

TRM[19]_tri_out = TRI(B1_TRM_DATA_REG[19], B1_MODE_REG[0]);
TRM[19] = OUTPUT(TRM[19]_tri_out);


--TRM[20] is TRM[20] at PIN_B4
--operation mode is output

TRM[20]_tri_out = TRI(B1_TRM_DATA_REG[20], B1_MODE_REG[0]);
TRM[20] = OUTPUT(TRM[20]_tri_out);


--TRM[21] is TRM[21] at PIN_A4
--operation mode is output

TRM[21]_tri_out = TRI(B1_TRM_DATA_REG[21], B1_MODE_REG[0]);
TRM[21] = OUTPUT(TRM[21]_tri_out);


--TRM[22] is TRM[22] at PIN_C4
--operation mode is output

TRM[22]_tri_out = TRI(B1_TRM_DATA_REG[22], B1_MODE_REG[0]);
TRM[22] = OUTPUT(TRM[22]_tri_out);


--TRM[23] is TRM[23] at PIN_B3
--operation mode is output

TRM[23]_tri_out = TRI(B1_TRM_DATA_REG[23], B1_MODE_REG[0]);
TRM[23] = OUTPUT(TRM[23]_tri_out);


--TST[0] is TST[0] at PIN_E14
--operation mode is output

TST[0] = OUTPUT(B1L1590);


--TST[1] is TST[1] at PIN_D14
--operation mode is output

TST[1] = OUTPUT(B1_MODE_REG[0]);


--TST[2] is TST[2] at PIN_C14
--operation mode is output

TST[2] = OUTPUT(nLBAS);


--TST[3] is TST[3] at PIN_B13
--operation mode is output

TST[3] = OUTPUT(B1_TST[3]);


--TST[4] is TST[4] at PIN_A13
--operation mode is output

TST[4] = OUTPUT(B1L1592);


--TST[5] is TST[5] at PIN_D13
--operation mode is output

TST[5] = OUTPUT(nLBRD);


--TST[6] is TST[6] at PIN_C13
--operation mode is output

TST[6] = OUTPUT(DPCLK[0]);


--TST[7] is TST[7] at PIN_F12
--operation mode is output

TST[7] = OUTPUT(B1_TEST_CTRL_REG[0]);


--nCSRAM is nCSRAM at PIN_U18
--operation mode is output

nCSRAM = OUTPUT(B1_nCSRAM);


--nLBPCKE is nLBPCKE at PIN_R7
--operation mode is output

nLBPCKE = OUTPUT(VCC);


--nLBPCKR is nLBPCKR at PIN_T8
--operation mode is output

nLBPCKR = OUTPUT(VCC);


--nLBRDY is nLBRDY at PIN_Y7
--operation mode is output

nLBRDY = OUTPUT(!B1_nLBRDY_s);


--nOERAM is nOERAM at PIN_T17
--operation mode is output

nOERAM = OUTPUT(B1_nOERAM);


--nWRRAM is nWRRAM at PIN_R16
--operation mode is output

nWRRAM = OUTPUT(!B1_nOERAM);


--A1L43 is LB[0]~31 at PIN_W17
--operation mode is bidir

A1L43 = LB[0];

--LB[0] is LB[0] at PIN_W17
--operation mode is bidir

LB[0]_tri_out = TRI(B1_DATAOUT[0], B1_RDEN_r);
LB[0] = BIDIR(LB[0]_tri_out);


--A1L45 is LB[1]~30 at PIN_V13
--operation mode is bidir

A1L45 = LB[1];

--LB[1] is LB[1] at PIN_V13
--operation mode is bidir

LB[1]_tri_out = TRI(B1_DATAOUT[1], B1_RDEN_r);
LB[1] = BIDIR(LB[1]_tri_out);


--A1L47 is LB[2]~29 at PIN_U13
--operation mode is bidir

A1L47 = LB[2];

--LB[2] is LB[2] at PIN_U13
--operation mode is bidir

LB[2]_tri_out = TRI(B1_DATAOUT[2], B1_RDEN_r);
LB[2] = BIDIR(LB[2]_tri_out);


--A1L49 is LB[3]~28 at PIN_W13
--operation mode is bidir

A1L49 = LB[3];

--LB[3] is LB[3] at PIN_W13
--operation mode is bidir

LB[3]_tri_out = TRI(B1_DATAOUT[3], B1_RDEN_r);
LB[3] = BIDIR(LB[3]_tri_out);


--A1L51 is LB[4]~27 at PIN_Y13
--operation mode is bidir

A1L51 = LB[4];

--LB[4] is LB[4] at PIN_Y13
--operation mode is bidir

LB[4]_tri_out = TRI(B1_DATAOUT[4], B1_RDEN_r);
LB[4] = BIDIR(LB[4]_tri_out);


--A1L53 is LB[5]~26 at PIN_R13
--operation mode is bidir

A1L53 = LB[5];

--LB[5] is LB[5] at PIN_R13
--operation mode is bidir

LB[5]_tri_out = TRI(B1_DATAOUT[5], B1_RDEN_r);
LB[5] = BIDIR(LB[5]_tri_out);


--A1L55 is LB[6]~25 at PIN_T13
--operation mode is bidir

A1L55 = LB[6];

--LB[6] is LB[6] at PIN_T13
--operation mode is bidir

LB[6]_tri_out = TRI(B1_DATAOUT[6], B1_RDEN_r);
LB[6] = BIDIR(LB[6]_tri_out);


--A1L57 is LB[7]~24 at PIN_V12
--operation mode is bidir

A1L57 = LB[7];

--LB[7] is LB[7] at PIN_V12
--operation mode is bidir

LB[7]_tri_out = TRI(B1_DATAOUT[7], B1_RDEN_r);
LB[7] = BIDIR(LB[7]_tri_out);


--A1L59 is LB[8]~23 at PIN_U12
--operation mode is bidir

A1L59 = LB[8];

--LB[8] is LB[8] at PIN_U12
--operation mode is bidir

LB[8]_tri_out = TRI(B1_DATAOUT[8], B1_RDEN_r);
LB[8] = BIDIR(LB[8]_tri_out);


--A1L61 is LB[9]~22 at PIN_T12
--operation mode is bidir

A1L61 = LB[9];

--LB[9] is LB[9] at PIN_T12
--operation mode is bidir

LB[9]_tri_out = TRI(B1_DATAOUT[9], B1_RDEN_r);
LB[9] = BIDIR(LB[9]_tri_out);


--A1L63 is LB[10]~21 at PIN_T11
--operation mode is bidir

A1L63 = LB[10];

--LB[10] is LB[10] at PIN_T11
--operation mode is bidir

LB[10]_tri_out = TRI(B1_DATAOUT[10], B1_RDEN_r);
LB[10] = BIDIR(LB[10]_tri_out);


--A1L65 is LB[11]~20 at PIN_W12
--operation mode is bidir

A1L65 = LB[11];

--LB[11] is LB[11] at PIN_W12
--operation mode is bidir

LB[11]_tri_out = TRI(B1_DATAOUT[11], B1_RDEN_r);
LB[11] = BIDIR(LB[11]_tri_out);


--A1L67 is LB[12]~19 at PIN_Y12
--operation mode is bidir

A1L67 = LB[12];

--LB[12] is LB[12] at PIN_Y12
--operation mode is bidir

LB[12]_tri_out = TRI(B1_DATAOUT[12], B1_RDEN_r);
LB[12] = BIDIR(LB[12]_tri_out);


--A1L69 is LB[13]~18 at PIN_Y11
--operation mode is bidir

A1L69 = LB[13];

--LB[13] is LB[13] at PIN_Y11
--operation mode is bidir

LB[13]_tri_out = TRI(B1_DATAOUT[13], B1_RDEN_r);
LB[13] = BIDIR(LB[13]_tri_out);


--A1L71 is LB[14]~17 at PIN_W11
--operation mode is bidir

A1L71 = LB[14];

--LB[14] is LB[14] at PIN_W11
--operation mode is bidir

LB[14]_tri_out = TRI(B1_DATAOUT[14], B1_RDEN_r);
LB[14] = BIDIR(LB[14]_tri_out);


--A1L73 is LB[15]~16 at PIN_U11
--operation mode is bidir

A1L73 = LB[15];

--LB[15] is LB[15] at PIN_U11
--operation mode is bidir

LB[15]_tri_out = TRI(B1_DATAOUT[15], B1_RDEN_r);
LB[15] = BIDIR(LB[15]_tri_out);


--A1L75 is LB[16]~15 at PIN_V11
--operation mode is bidir

A1L75 = LB[16];

--LB[16] is LB[16] at PIN_V11
--operation mode is bidir

LB[16]_tri_out = TRI(B1_DATAOUT[16], B1_RDEN_r);
LB[16] = BIDIR(LB[16]_tri_out);


--A1L77 is LB[17]~14 at PIN_Y10
--operation mode is bidir

A1L77 = LB[17];

--LB[17] is LB[17] at PIN_Y10
--operation mode is bidir

LB[17]_tri_out = TRI(B1_DATAOUT[17], B1_RDEN_r);
LB[17] = BIDIR(LB[17]_tri_out);


--A1L79 is LB[18]~13 at PIN_W10
--operation mode is bidir

A1L79 = LB[18];

--LB[18] is LB[18] at PIN_W10
--operation mode is bidir

LB[18]_tri_out = TRI(B1_DATAOUT[18], B1_RDEN_r);
LB[18] = BIDIR(LB[18]_tri_out);


--A1L81 is LB[19]~12 at PIN_U10
--operation mode is bidir

A1L81 = LB[19];

--LB[19] is LB[19] at PIN_U10
--operation mode is bidir

LB[19]_tri_out = TRI(B1_DATAOUT[19], B1_RDEN_r);
LB[19] = BIDIR(LB[19]_tri_out);


--A1L83 is LB[20]~11 at PIN_T10
--operation mode is bidir

A1L83 = LB[20];

--LB[20] is LB[20] at PIN_T10
--operation mode is bidir

LB[20]_tri_out = TRI(B1_DATAOUT[20], B1_RDEN_r);
LB[20] = BIDIR(LB[20]_tri_out);


--A1L85 is LB[21]~10 at PIN_W9
--operation mode is bidir

A1L85 = LB[21];

--LB[21] is LB[21] at PIN_W9
--operation mode is bidir

LB[21]_tri_out = TRI(B1_DATAOUT[21], B1_RDEN_r);
LB[21] = BIDIR(LB[21]_tri_out);


--A1L87 is LB[22]~9 at PIN_Y9
--operation mode is bidir

A1L87 = LB[22];

--LB[22] is LB[22] at PIN_Y9
--operation mode is bidir

LB[22]_tri_out = TRI(B1_DATAOUT[22], B1_RDEN_r);
LB[22] = BIDIR(LB[22]_tri_out);


--A1L89 is LB[23]~8 at PIN_R9
--operation mode is bidir

A1L89 = LB[23];

--LB[23] is LB[23] at PIN_R9
--operation mode is bidir

LB[23]_tri_out = TRI(B1_DATAOUT[23], B1_RDEN_r);
LB[23] = BIDIR(LB[23]_tri_out);


--A1L91 is LB[24]~7 at PIN_T9
--operation mode is bidir

A1L91 = LB[24];

--LB[24] is LB[24] at PIN_T9
--operation mode is bidir

LB[24]_tri_out = TRI(B1_DATAOUT[24], B1_RDEN_r);
LB[24] = BIDIR(LB[24]_tri_out);


--A1L93 is LB[25]~6 at PIN_V9
--operation mode is bidir

A1L93 = LB[25];

--LB[25] is LB[25] at PIN_V9
--operation mode is bidir

LB[25]_tri_out = TRI(B1_DATAOUT[25], B1_RDEN_r);
LB[25] = BIDIR(LB[25]_tri_out);


--A1L95 is LB[26]~5 at PIN_U9
--operation mode is bidir

A1L95 = LB[26];

--LB[26] is LB[26] at PIN_U9
--operation mode is bidir

LB[26]_tri_out = TRI(B1_DATAOUT[26], B1_RDEN_r);
LB[26] = BIDIR(LB[26]_tri_out);


--A1L97 is LB[27]~4 at PIN_Y8
--operation mode is bidir

A1L97 = LB[27];

--LB[27] is LB[27] at PIN_Y8
--operation mode is bidir

LB[27]_tri_out = TRI(B1_DATAOUT[27], B1_RDEN_r);
LB[27] = BIDIR(LB[27]_tri_out);


--A1L99 is LB[28]~3 at PIN_W8
--operation mode is bidir

A1L99 = LB[28];

--LB[28] is LB[28] at PIN_W8
--operation mode is bidir

LB[28]_tri_out = TRI(B1_DATAOUT[28], B1_RDEN_r);
LB[28] = BIDIR(LB[28]_tri_out);


--A1L101 is LB[29]~2 at PIN_U8
--operation mode is bidir

A1L101 = LB[29];

--LB[29] is LB[29] at PIN_U8
--operation mode is bidir

LB[29]_tri_out = TRI(B1_DATAOUT[29], B1_RDEN_r);
LB[29] = BIDIR(LB[29]_tri_out);


--A1L103 is LB[30]~1 at PIN_V8
--operation mode is bidir

A1L103 = LB[30];

--LB[30] is LB[30] at PIN_V8
--operation mode is bidir

LB[30]_tri_out = TRI(B1_DATAOUT[30], B1_RDEN_r);
LB[30] = BIDIR(LB[30]_tri_out);


--A1L105 is LB[31]~0 at PIN_U7
--operation mode is bidir

A1L105 = LB[31];

--LB[31] is LB[31] at PIN_U7
--operation mode is bidir

LB[31]_tri_out = TRI(B1_DATAOUT[31], B1_RDEN_r);
LB[31] = BIDIR(LB[31]_tri_out);


--B1_nCSRAM is test:I0|nCSRAM at PIN_V7
--operation mode is bidir

B1_nCSRAM = LBSP[0];

--LBSP[0] is LBSP[0] at PIN_V7
--operation mode is bidir

LBSP[0] = BIDIR(OPNDRN(VCC));


--B1_nOERAM is test:I0|nOERAM at PIN_H16
--operation mode is bidir

B1_nOERAM = LBSP[1];

--LBSP[1] is LBSP[1] at PIN_H16
--operation mode is bidir

LBSP[1] = BIDIR(OPNDRN(VCC));


--A1L110 is LBSP[2]~29 at PIN_C9
--operation mode is bidir

A1L110 = LBSP[2];

--LBSP[2] is LBSP[2] at PIN_C9
--operation mode is bidir

LBSP[2] = BIDIR(OPNDRN(VCC));


--LBSP[3] is LBSP[3] at PIN_B9
--operation mode is bidir

LBSP[3] = BIDIR(OPNDRN(VCC));


--LBSP[4] is LBSP[4] at PIN_M13
--operation mode is bidir

LBSP[4] = BIDIR(OPNDRN(VCC));


--LBSP[5] is LBSP[5] at PIN_L13
--operation mode is bidir

LBSP[5] = BIDIR(OPNDRN(VCC));


--LBSP[6] is LBSP[6] at PIN_K19
--operation mode is bidir

LBSP[6] = BIDIR(OPNDRN(VCC));


--LBSP[7] is LBSP[7] at PIN_D17
--operation mode is bidir

LBSP[7] = BIDIR(OPNDRN(VCC));


--LBSP[8] is LBSP[8] at PIN_E18
--operation mode is bidir

LBSP[8] = BIDIR(OPNDRN(VCC));


--LBSP[9] is LBSP[9] at PIN_E19
--operation mode is bidir

LBSP[9] = BIDIR(OPNDRN(VCC));


--LBSP[10] is LBSP[10] at PIN_E17
--operation mode is bidir

LBSP[10] = BIDIR(OPNDRN(VCC));


--LBSP[11] is LBSP[11] at PIN_F17
--operation mode is bidir

LBSP[11] = BIDIR(OPNDRN(VCC));


--LBSP[12] is LBSP[12] at PIN_D18
--operation mode is bidir

LBSP[12] = BIDIR(OPNDRN(VCC));


--LBSP[13] is LBSP[13] at PIN_D19
--operation mode is bidir

LBSP[13] = BIDIR(OPNDRN(VCC));


--LBSP[14] is LBSP[14] at PIN_C18
--operation mode is bidir

LBSP[14] = BIDIR(OPNDRN(VCC));


--LBSP[15] is LBSP[15] at PIN_C19
--operation mode is bidir

LBSP[15] = BIDIR(OPNDRN(VCC));


--LBSP[16] is LBSP[16] at PIN_R11
--operation mode is bidir

LBSP[16] = BIDIR(OPNDRN(VCC));


--LBSP[17] is LBSP[17] at PIN_R14
--operation mode is bidir

LBSP[17] = BIDIR(OPNDRN(VCC));


--LBSP[18] is LBSP[18] at PIN_T14
--operation mode is bidir

LBSP[18] = BIDIR(OPNDRN(VCC));


--LBSP[19] is LBSP[19] at PIN_W14
--operation mode is bidir

LBSP[19] = BIDIR(OPNDRN(VCC));


--LBSP[20] is LBSP[20] at PIN_Y14
--operation mode is bidir

LBSP[20] = BIDIR(OPNDRN(VCC));


--LBSP[21] is LBSP[21] at PIN_U14
--operation mode is bidir

LBSP[21] = BIDIR(OPNDRN(VCC));


--LBSP[22] is LBSP[22] at PIN_V14
--operation mode is bidir

LBSP[22] = BIDIR(OPNDRN(VCC));


--LBSP[23] is LBSP[23] at PIN_V15
--operation mode is bidir

LBSP[23] = BIDIR(OPNDRN(VCC));


--LBSP[24] is LBSP[24] at PIN_U15
--operation mode is bidir

LBSP[24] = BIDIR(OPNDRN(VCC));


--LBSP[25] is LBSP[25] at PIN_T15
--operation mode is bidir

LBSP[25] = BIDIR(OPNDRN(VCC));


--LBSP[26] is LBSP[26] at PIN_T16
--operation mode is bidir

LBSP[26] = BIDIR(OPNDRN(VCC));


--LBSP[27] is LBSP[27] at PIN_W16
--operation mode is bidir

LBSP[27] = BIDIR(OPNDRN(VCC));


--LBSP[28] is LBSP[28] at PIN_V16
--operation mode is bidir

LBSP[28] = BIDIR(OPNDRN(VCC));


--LBSP[29] is LBSP[29] at PIN_V17
--operation mode is bidir

LBSP[29] = BIDIR(OPNDRN(VCC));


--LBSP[30] is LBSP[30] at PIN_U16
--operation mode is bidir

LBSP[30] = BIDIR(OPNDRN(VCC));


--LBSP[31] is LBSP[31] at PIN_Y17
--operation mode is bidir

LBSP[31] = BIDIR(OPNDRN(VCC));


--A1L225 is RAMDT[0]~47 at PIN_M17
--operation mode is bidir

A1L225 = RAMDT[0];

--RAMDT[0] is RAMDT[0] at PIN_M17
--operation mode is bidir

RAMDT[0]_tri_out = TRI(B1_RAM_DATA_REG[0], B1_nOERAM);
RAMDT[0] = BIDIR(RAMDT[0]_tri_out);


--A1L227 is RAMDT[1]~46 at PIN_M18
--operation mode is bidir

A1L227 = RAMDT[1];

--RAMDT[1] is RAMDT[1] at PIN_M18
--operation mode is bidir

RAMDT[1]_tri_out = TRI(B1_RAM_DATA_REG[1], B1_nOERAM);
RAMDT[1] = BIDIR(RAMDT[1]_tri_out);


--A1L229 is RAMDT[2]~45 at PIN_M16
--operation mode is bidir

A1L229 = RAMDT[2];

--RAMDT[2] is RAMDT[2] at PIN_M16
--operation mode is bidir

RAMDT[2]_tri_out = TRI(B1_RAM_DATA_REG[2], B1_nOERAM);
RAMDT[2] = BIDIR(RAMDT[2]_tri_out);


--A1L231 is RAMDT[3]~44 at PIN_M15
--operation mode is bidir

A1L231 = RAMDT[3];

--RAMDT[3] is RAMDT[3] at PIN_M15
--operation mode is bidir

RAMDT[3]_tri_out = TRI(B1_RAM_DATA_REG[3], B1_nOERAM);
RAMDT[3] = BIDIR(RAMDT[3]_tri_out);


--A1L233 is RAMDT[4]~43 at PIN_M19
--operation mode is bidir

A1L233 = RAMDT[4];

--RAMDT[4] is RAMDT[4] at PIN_M19
--operation mode is bidir

RAMDT[4]_tri_out = TRI(B1_RAM_DATA_REG[4], B1_nOERAM);
RAMDT[4] = BIDIR(RAMDT[4]_tri_out);


--A1L235 is RAMDT[5]~42 at PIN_M20
--operation mode is bidir

A1L235 = RAMDT[5];

--RAMDT[5] is RAMDT[5] at PIN_M20
--operation mode is bidir

RAMDT[5]_tri_out = TRI(B1_RAM_DATA_REG[5], B1_nOERAM);
RAMDT[5] = BIDIR(RAMDT[5]_tri_out);


--A1L237 is RAMDT[6]~41 at PIN_K15
--operation mode is bidir

A1L237 = RAMDT[6];

--RAMDT[6] is RAMDT[6] at PIN_K15
--operation mode is bidir

RAMDT[6]_tri_out = TRI(B1_RAM_DATA_REG[6], B1_nOERAM);
RAMDT[6] = BIDIR(RAMDT[6]_tri_out);


--A1L239 is RAMDT[7]~40 at PIN_K16
--operation mode is bidir

A1L239 = RAMDT[7];

--RAMDT[7] is RAMDT[7] at PIN_K16
--operation mode is bidir

RAMDT[7]_tri_out = TRI(B1_RAM_DATA_REG[7], B1_nOERAM);
RAMDT[7] = BIDIR(RAMDT[7]_tri_out);


--A1L241 is RAMDT[8]~39 at PIN_J17
--operation mode is bidir

A1L241 = RAMDT[8];

--RAMDT[8] is RAMDT[8] at PIN_J17
--operation mode is bidir

RAMDT[8]_tri_out = TRI(B1_RAM_DATA_REG[8], B1_nOERAM);
RAMDT[8] = BIDIR(RAMDT[8]_tri_out);


--A1L243 is RAMDT[9]~38 at PIN_J18
--operation mode is bidir

A1L243 = RAMDT[9];

--RAMDT[9] is RAMDT[9] at PIN_J18
--operation mode is bidir

RAMDT[9]_tri_out = TRI(B1_RAM_DATA_REG[9], B1_nOERAM);
RAMDT[9] = BIDIR(RAMDT[9]_tri_out);


--A1L245 is RAMDT[10]~37 at PIN_H14
--operation mode is bidir

A1L245 = RAMDT[10];

--RAMDT[10] is RAMDT[10] at PIN_H14
--operation mode is bidir

RAMDT[10]_tri_out = TRI(B1_RAM_DATA_REG[10], B1_nOERAM);
RAMDT[10] = BIDIR(RAMDT[10]_tri_out);


--A1L247 is RAMDT[11]~36 at PIN_J14
--operation mode is bidir

A1L247 = RAMDT[11];

--RAMDT[11] is RAMDT[11] at PIN_J14
--operation mode is bidir

RAMDT[11]_tri_out = TRI(B1_RAM_DATA_REG[11], B1_nOERAM);
RAMDT[11] = BIDIR(RAMDT[11]_tri_out);


--A1L249 is RAMDT[12]~35 at PIN_J19
--operation mode is bidir

A1L249 = RAMDT[12];

--RAMDT[12] is RAMDT[12] at PIN_J19
--operation mode is bidir

RAMDT[12]_tri_out = TRI(B1_RAM_DATA_REG[12], B1_nOERAM);
RAMDT[12] = BIDIR(RAMDT[12]_tri_out);


--A1L251 is RAMDT[13]~34 at PIN_J20
--operation mode is bidir

A1L251 = RAMDT[13];

--RAMDT[13] is RAMDT[13] at PIN_J20
--operation mode is bidir

RAMDT[13]_tri_out = TRI(B1_RAM_DATA_REG[13], B1_nOERAM);
RAMDT[13] = BIDIR(RAMDT[13]_tri_out);


--A1L253 is RAMDT[14]~33 at PIN_J16
--operation mode is bidir

A1L253 = RAMDT[14];

--RAMDT[14] is RAMDT[14] at PIN_J16
--operation mode is bidir

RAMDT[14]_tri_out = TRI(B1_RAM_DATA_REG[14], B1_nOERAM);
RAMDT[14] = BIDIR(RAMDT[14]_tri_out);


--A1L255 is RAMDT[15]~32 at PIN_J15
--operation mode is bidir

A1L255 = RAMDT[15];

--RAMDT[15] is RAMDT[15] at PIN_J15
--operation mode is bidir

RAMDT[15]_tri_out = TRI(B1_RAM_DATA_REG[15], B1_nOERAM);
RAMDT[15] = BIDIR(RAMDT[15]_tri_out);


--A1L257 is RAMDT[16]~31 at PIN_H19
--operation mode is bidir

A1L257 = RAMDT[16];

--RAMDT[16] is RAMDT[16] at PIN_H19
--operation mode is bidir

RAMDT[16]_tri_out = TRI(B1_RAM_DATA_REG[16], B1_nOERAM);
RAMDT[16] = BIDIR(RAMDT[16]_tri_out);


--A1L259 is RAMDT[17]~30 at PIN_H20
--operation mode is bidir

A1L259 = RAMDT[17];

--RAMDT[17] is RAMDT[17] at PIN_H20
--operation mode is bidir

RAMDT[17]_tri_out = TRI(B1_RAM_DATA_REG[17], B1_nOERAM);
RAMDT[17] = BIDIR(RAMDT[17]_tri_out);


--A1L261 is RAMDT[18]~29 at PIN_H18
--operation mode is bidir

A1L261 = RAMDT[18];

--RAMDT[18] is RAMDT[18] at PIN_H18
--operation mode is bidir

RAMDT[18]_tri_out = TRI(B1_RAM_DATA_REG[18], B1_nOERAM);
RAMDT[18] = BIDIR(RAMDT[18]_tri_out);


--A1L263 is RAMDT[19]~28 at PIN_H17
--operation mode is bidir

A1L263 = RAMDT[19];

--RAMDT[19] is RAMDT[19] at PIN_H17
--operation mode is bidir

RAMDT[19]_tri_out = TRI(B1_RAM_DATA_REG[19], B1_nOERAM);
RAMDT[19] = BIDIR(RAMDT[19]_tri_out);


--A1L265 is RAMDT[20]~27 at PIN_G18
--operation mode is bidir

A1L265 = RAMDT[20];

--RAMDT[20] is RAMDT[20] at PIN_G18
--operation mode is bidir

RAMDT[20]_tri_out = TRI(B1_RAM_DATA_REG[20], B1_nOERAM);
RAMDT[20] = BIDIR(RAMDT[20]_tri_out);


--A1L267 is RAMDT[21]~26 at PIN_G17
--operation mode is bidir

A1L267 = RAMDT[21];

--RAMDT[21] is RAMDT[21] at PIN_G17
--operation mode is bidir

RAMDT[21]_tri_out = TRI(B1_RAM_DATA_REG[21], B1_nOERAM);
RAMDT[21] = BIDIR(RAMDT[21]_tri_out);


--A1L269 is RAMDT[22]~25 at PIN_G14
--operation mode is bidir

A1L269 = RAMDT[22];

--RAMDT[22] is RAMDT[22] at PIN_G14
--operation mode is bidir

RAMDT[22]_tri_out = TRI(B1_RAM_DATA_REG[22], B1_nOERAM);
RAMDT[22] = BIDIR(RAMDT[22]_tri_out);


--A1L271 is RAMDT[23]~24 at PIN_H15
--operation mode is bidir

A1L271 = RAMDT[23];

--RAMDT[23] is RAMDT[23] at PIN_H15
--operation mode is bidir

RAMDT[23]_tri_out = TRI(B1_RAM_DATA_REG[23], B1_nOERAM);
RAMDT[23] = BIDIR(RAMDT[23]_tri_out);


--A1L273 is RAMDT[24]~23 at PIN_G20
--operation mode is bidir

A1L273 = RAMDT[24];

--RAMDT[24] is RAMDT[24] at PIN_G20
--operation mode is bidir

RAMDT[24]_tri_out = TRI(B1_RAM_DATA_REG[24], B1_nOERAM);
RAMDT[24] = BIDIR(RAMDT[24]_tri_out);


--A1L275 is RAMDT[25]~22 at PIN_G19
--operation mode is bidir

A1L275 = RAMDT[25];

--RAMDT[25] is RAMDT[25] at PIN_G19
--operation mode is bidir

RAMDT[25]_tri_out = TRI(B1_RAM_DATA_REG[25], B1_nOERAM);
RAMDT[25] = BIDIR(RAMDT[25]_tri_out);


--A1L277 is RAMDT[26]~21 at PIN_G16
--operation mode is bidir

A1L277 = RAMDT[26];

--RAMDT[26] is RAMDT[26] at PIN_G16
--operation mode is bidir

RAMDT[26]_tri_out = TRI(B1_RAM_DATA_REG[26], B1_nOERAM);
RAMDT[26] = BIDIR(RAMDT[26]_tri_out);


--A1L279 is RAMDT[27]~20 at PIN_G15
--operation mode is bidir

A1L279 = RAMDT[27];

--RAMDT[27] is RAMDT[27] at PIN_G15
--operation mode is bidir

RAMDT[27]_tri_out = TRI(B1_RAM_DATA_REG[27], B1_nOERAM);
RAMDT[27] = BIDIR(RAMDT[27]_tri_out);


--A1L281 is RAMDT[28]~19 at PIN_F19
--operation mode is bidir

A1L281 = RAMDT[28];

--RAMDT[28] is RAMDT[28] at PIN_F19
--operation mode is bidir

RAMDT[28]_tri_out = TRI(B1_RAM_DATA_REG[28], B1_nOERAM);
RAMDT[28] = BIDIR(RAMDT[28]_tri_out);


--A1L283 is RAMDT[29]~18 at PIN_F20
--operation mode is bidir

A1L283 = RAMDT[29];

--RAMDT[29] is RAMDT[29] at PIN_F20
--operation mode is bidir

RAMDT[29]_tri_out = TRI(B1_RAM_DATA_REG[29], B1_nOERAM);
RAMDT[29] = BIDIR(RAMDT[29]_tri_out);


--A1L285 is RAMDT[30]~17 at PIN_F16
--operation mode is bidir

A1L285 = RAMDT[30];

--RAMDT[30] is RAMDT[30] at PIN_F16
--operation mode is bidir

RAMDT[30]_tri_out = TRI(B1_RAM_DATA_REG[30], B1_nOERAM);
RAMDT[30] = BIDIR(RAMDT[30]_tri_out);


--A1L287 is RAMDT[31]~16 at PIN_F15
--operation mode is bidir

A1L287 = RAMDT[31];

--RAMDT[31] is RAMDT[31] at PIN_F15
--operation mode is bidir

RAMDT[31]_tri_out = TRI(B1_RAM_DATA_REG[31], B1_nOERAM);
RAMDT[31] = BIDIR(RAMDT[31]_tri_out);


--A1L289 is RAMDT[32]~15 at PIN_U17
--operation mode is bidir

A1L289 = RAMDT[32];

--RAMDT[32] is RAMDT[32] at PIN_U17
--operation mode is bidir

RAMDT[32]_tri_out = TRI(B1_RAM_DATA_REG[32], B1_nOERAM);
RAMDT[32] = BIDIR(RAMDT[32]_tri_out);


--A1L291 is RAMDT[33]~14 at PIN_B18
--operation mode is bidir

A1L291 = RAMDT[33];

--RAMDT[33] is RAMDT[33] at PIN_B18
--operation mode is bidir

RAMDT[33]_tri_out = TRI(B1_RAM_DATA_REG[33], B1_nOERAM);
RAMDT[33] = BIDIR(RAMDT[33]_tri_out);


--A1L293 is RAMDT[34]~13 at PIN_C17
--operation mode is bidir

A1L293 = RAMDT[34];

--RAMDT[34] is RAMDT[34] at PIN_C17
--operation mode is bidir

RAMDT[34]_tri_out = TRI(B1_RAM_DATA_REG[34], B1_nOERAM);
RAMDT[34] = BIDIR(RAMDT[34]_tri_out);


--A1L295 is RAMDT[35]~12 at PIN_A17
--operation mode is bidir

A1L295 = RAMDT[35];

--RAMDT[35] is RAMDT[35] at PIN_A17
--operation mode is bidir

RAMDT[35]_tri_out = TRI(B1_RAM_DATA_REG[35], B1_nOERAM);
RAMDT[35] = BIDIR(RAMDT[35]_tri_out);


--A1L297 is RAMDT[36]~11 at PIN_B17
--operation mode is bidir

A1L297 = RAMDT[36];

--RAMDT[36] is RAMDT[36] at PIN_B17
--operation mode is bidir

RAMDT[36]_tri_out = TRI(B1_RAM_DATA_REG[36], B1_nOERAM);
RAMDT[36] = BIDIR(RAMDT[36]_tri_out);


--A1L299 is RAMDT[37]~10 at PIN_B16
--operation mode is bidir

A1L299 = RAMDT[37];

--RAMDT[37] is RAMDT[37] at PIN_B16
--operation mode is bidir

RAMDT[37]_tri_out = TRI(B1_RAM_DATA_REG[37], B1_nOERAM);
RAMDT[37] = BIDIR(RAMDT[37]_tri_out);


--A1L301 is RAMDT[38]~9 at PIN_C16
--operation mode is bidir

A1L301 = RAMDT[38];

--RAMDT[38] is RAMDT[38] at PIN_C16
--operation mode is bidir

RAMDT[38]_tri_out = TRI(B1_RAM_DATA_REG[38], B1_nOERAM);
RAMDT[38] = BIDIR(RAMDT[38]_tri_out);


--A1L303 is RAMDT[39]~8 at PIN_E16
--operation mode is bidir

A1L303 = RAMDT[39];

--RAMDT[39] is RAMDT[39] at PIN_E16
--operation mode is bidir

RAMDT[39]_tri_out = TRI(B1_RAM_DATA_REG[39], B1_nOERAM);
RAMDT[39] = BIDIR(RAMDT[39]_tri_out);


--A1L305 is RAMDT[40]~7 at PIN_D16
--operation mode is bidir

A1L305 = RAMDT[40];

--RAMDT[40] is RAMDT[40] at PIN_D16
--operation mode is bidir

RAMDT[40]_tri_out = TRI(B1_RAM_DATA_REG[40], B1_nOERAM);
RAMDT[40] = BIDIR(RAMDT[40]_tri_out);


--A1L307 is RAMDT[41]~6 at PIN_A15
--operation mode is bidir

A1L307 = RAMDT[41];

--RAMDT[41] is RAMDT[41] at PIN_A15
--operation mode is bidir

RAMDT[41]_tri_out = TRI(B1_RAM_DATA_REG[41], B1_nOERAM);
RAMDT[41] = BIDIR(RAMDT[41]_tri_out);


--A1L309 is RAMDT[42]~5 at PIN_B15
--operation mode is bidir

A1L309 = RAMDT[42];

--RAMDT[42] is RAMDT[42] at PIN_B15
--operation mode is bidir

RAMDT[42]_tri_out = TRI(B1_RAM_DATA_REG[42], B1_nOERAM);
RAMDT[42] = BIDIR(RAMDT[42]_tri_out);


--A1L311 is RAMDT[43]~4 at PIN_F14
--operation mode is bidir

A1L311 = RAMDT[43];

--RAMDT[43] is RAMDT[43] at PIN_F14
--operation mode is bidir

RAMDT[43]_tri_out = TRI(B1_RAM_DATA_REG[43], B1_nOERAM);
RAMDT[43] = BIDIR(RAMDT[43]_tri_out);


--A1L313 is RAMDT[44]~3 at PIN_E15
--operation mode is bidir

A1L313 = RAMDT[44];

--RAMDT[44] is RAMDT[44] at PIN_E15
--operation mode is bidir

RAMDT[44]_tri_out = TRI(B1_RAM_DATA_REG[44], B1_nOERAM);
RAMDT[44] = BIDIR(RAMDT[44]_tri_out);


--A1L315 is RAMDT[45]~2 at PIN_B14
--operation mode is bidir

A1L315 = RAMDT[45];

--RAMDT[45] is RAMDT[45] at PIN_B14
--operation mode is bidir

RAMDT[45]_tri_out = TRI(B1_RAM_DATA_REG[45], B1_nOERAM);
RAMDT[45] = BIDIR(RAMDT[45]_tri_out);


--A1L317 is RAMDT[46]~1 at PIN_A14
--operation mode is bidir

A1L317 = RAMDT[46];

--RAMDT[46] is RAMDT[46] at PIN_A14
--operation mode is bidir

RAMDT[46]_tri_out = TRI(B1_RAM_DATA_REG[46], B1_nOERAM);
RAMDT[46] = BIDIR(RAMDT[46]_tri_out);


--A1L319 is RAMDT[47]~0 at PIN_E13
--operation mode is bidir

A1L319 = RAMDT[47];

--RAMDT[47] is RAMDT[47] at PIN_E13
--operation mode is bidir

RAMDT[47]_tri_out = TRI(B1_RAM_DATA_REG[47], B1_nOERAM);
RAMDT[47] = BIDIR(RAMDT[47]_tri_out);


--B1L1257 is test:I0|OR_UNDER_TEST_S~6 at LC_X22_Y7_N3
--operation mode is normal

B1L1257 = !B1_OR_UNDER_TEST_S;



