// Code your testbench here
// or browse Examples
module digital_clock_tb;

reg clk;
reg rst_n;
wire [6:0] seg;
wire [3:0] an;

digital_clock uut(
    .clk(clk),
    .rst_n(rst_n),
    .seg(seg),
    .an(an)
);

initial begin
    clk = 1'b0;
    rst_n = 1'b0;
    #100 rst_n = 1'b1;
end

always #10 clk = ~clk;

initial begin
    #100
