Protel Design System Design Rule Check
PCB File : X:\projects\Inverter\Hardware\Controller\controller.PcbDoc
Date     : 05.03.2025
Time     : 08:20:57

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=1mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.075mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.075mm) Between Pad U12-1(9.738mm,-3.1mm) on Top Layer And Pad U12-2(9.738mm,-3.601mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.075mm) Between Pad U12-10(12.262mm,-3.601mm) on Top Layer And Pad U12-11(12.262mm,-3.1mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.075mm) Between Pad U12-10(12.262mm,-3.601mm) on Top Layer And Pad U12-9(12.262mm,-4.1mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.075mm) Between Pad U12-13(11mm,-2.838mm) on Top Layer And Pad U12-14(10.5mm,-2.838mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.075mm) Between Pad U12-3(9.738mm,-4.1mm) on Top Layer And Pad U12-4(9.738mm,-4.601mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.075mm) Between Pad U12-5(10.5mm,-4.863mm) on Top Layer And Pad U12-6(11mm,-4.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.075mm) Between Pad U12-6(11mm,-4.863mm) on Top Layer And Pad U12-7(11.5mm,-4.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.075mm) Between Pad U12-8(12.262mm,-4.601mm) on Top Layer And Pad U12-9(12.262mm,-4.1mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
Rule Violations :8

Processing Rule : Silk To Solder Mask (Clearance=0.15mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.15mm) Between Arc (-14.426mm,-12.661mm) on Top Overlay And Pad R38-1(-15.25mm,-12.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.15mm) Between Arc (-14.426mm,-7.839mm) on Top Overlay And Pad R35-2(-15.25mm,-7.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.15mm) Between Arc (18.857mm,-21.349mm) on Top Overlay And Pad C32-1(19.3mm,-20.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.15mm) Between Arc (-18.949mm,-10.868mm) on Top Overlay And Pad L1-2(-19.42mm,-12.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.15mm) Between Arc (-18.949mm,-10.868mm) on Top Overlay And Pad U9-1(-18.95mm,-10.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.15mm) Between Arc (-2.51mm,-4.611mm) on Top Overlay And Pad C7-2(-3.5mm,-3.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.15mm) Between Arc (-2.51mm,-4.611mm) on Top Overlay And Pad C7-2(-3.5mm,-3.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Arc (-2.51mm,-4.611mm) on Top Overlay And Pad U1-1(-2.5mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.15mm) Between Arc (-36.297mm,-21.299mm) on Top Overlay And Pad C15-1(-35.45mm,-20.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (9.095mm,-3.088mm) on Top Overlay And Pad C42-1(8.5mm,-3.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.15mm) Between Pad C14-1(-24mm,-21.3mm) on Top Layer And Text "C9" (-24.408mm,-23.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C14-2(-24mm,-22.7mm) on Top Layer And Text "C9" (-24.408mm,-23.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C15-1(-35.45mm,-20.5mm) on Top Layer And Text "U2" (-36.854mm,-20.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C15-2(-34.05mm,-20.5mm) on Top Layer And Text "U2" (-36.854mm,-20.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.15mm) Between Pad C22-1(3.5mm,-21.3mm) on Top Layer And Text "C17" (3.1mm,-23.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C23-1(-7.7mm,-20.5mm) on Top Layer And Text "U4" (-9.219mm,-20.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C23-2(-6.3mm,-20.5mm) on Top Layer And Text "U4" (-9.219mm,-20.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C3-1(34.5mm,-21.485mm) on Top Layer And Text "C30" (30.608mm,-23.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.15mm) Between Pad C31-1(31mm,-21.3mm) on Top Layer And Text "C30" (30.608mm,-23.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C31-2(31mm,-22.7mm) on Top Layer And Text "C30" (30.608mm,-23.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C3-2(34.5mm,-20.085mm) on Top Layer And Text "C" (33.9mm,-19.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C3-2(34.5mm,-20.085mm) on Top Layer And Text "C31" (30.481mm,-19.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C32-1(19.3mm,-20.5mm) on Top Layer And Text "U6" (18.289mm,-20.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C32-2(20.7mm,-20.5mm) on Top Layer And Text "U6" (18.289mm,-20.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C37-1(-13mm,-11.767mm) on Top Layer And Text "R38" (-14.29mm,-10.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C37-2(-13mm,-8.733mm) on Top Layer And Text "R35" (-14.29mm,-7.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C40-2(-14.55mm,-1.25mm) on Top Layer And Track (-14.004mm,-2.44mm)(-14.004mm,-1.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C40-2(-14.55mm,-1.25mm) on Top Layer And Track (-14.007mm,-1.009mm)(-14.007mm,0.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.15mm) Between Pad C41-1(16mm,-2.3mm) on Top Layer And Text "C43" (12.991mm,-1.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.15mm) Between Pad C5-2(-2mm,-2.95mm) on Top Layer And Text "U1" (-3.036mm,-2.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C7-1(-3.5mm,-2.55mm) on Top Layer And Text "U1" (-3.036mm,-2.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.15mm) Between Pad D1-1(-17mm,-8.5mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.15mm) Between Pad D1-1(-17mm,-8.5mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D1-1(-17mm,-8.5mm) on Top Layer And Text "100V to 12V" (-17.15mm,-13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Free-1(24.75mm,-18.25mm) on Top Layer And Text "U7" (22.353mm,-18.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Free-1(-37.75mm,-13.75mm) on Top Layer And Text "C36" (-40.25mm,-14.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.15mm) Between Pad Free-1(-37.75mm,-13.75mm) on Top Layer And Track (-38.474mm,-12.829mm)(-36.839mm,-12.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Free-10(-13mm,-6.75mm) on Top Layer And Text "C37" (-14.39mm,-6.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.15mm) Between Pad Free-10(-13mm,-6.75mm) on Top Layer And Track (-14.426mm,-7.686mm)(-11.574mm,-7.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Free-11(-13mm,-3.75mm) on Top Layer And Text "LED5" (-15.375mm,-3.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Free-2(18.25mm,-18.25mm) on Top Layer And Text "C32" (18.721mm,-18.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Free-2(18.25mm,-18.25mm) on Top Layer And Text "U6" (18.289mm,-20.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Free-3(2.5mm,-18.75mm) on Top Layer And Text "C22" (2.973mm,-19.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Free-4(-2mm,-18.75mm) on Top Layer And Text "U5" (-5.155mm,-18.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Free-4(-2mm,-18.75mm) on Top Layer And Track (-3.021mm,-19.474mm)(0.021mm,-19.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Free-6(-32mm,-18.5mm) on Top Layer And Text "C15" (-36.031mm,-18.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Free-6(-32mm,-18.5mm) on Top Layer And Text "U3" (-32.638mm,-18.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad L1-2(-19.42mm,-12.2mm) on Top Layer And Track (-20.538mm,-11.1mm)(-19.963mm,-11.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad L1-2(-19.42mm,-12.2mm) on Top Layer And Track (-20.538mm,-13.3mm)(-19.963mm,-13.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad L2-1(-30mm,-2.337mm) on Top Layer And Track (-28.16mm,-1.948mm)(-26.698mm,-1.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.15mm) Between Pad L2-1(-30mm,-2.337mm) on Top Layer And Track (-31.02mm,-1.02mm)(-23.4mm,-1.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.15mm) Between Pad L2-1(-30mm,-2.337mm) on Top Layer And Track (-31.02mm,-1.02mm)(-31.02mm,1.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad L2-1(-30mm,-2.337mm) on Top Layer And Track (-33.302mm,-1.948mm)(-31.84mm,-1.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad L2-2(-30mm,-8.163mm) on Top Layer And Track (-28.16mm,-8.552mm)(-26.698mm,-8.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad L2-2(-30mm,-8.163mm) on Top Layer And Track (-33.302mm,-8.552mm)(-31.84mm,-8.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad LED1-1(-10.497mm,-2.049mm) on Top Layer And Text "Q1" (-10.326mm,-3.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED1-2(-10.503mm,-0.451mm) on Top Layer And Track (-10.176mm,-1.04mm)(-10.176mm,-1.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad LED1-2(-10.503mm,-0.451mm) on Top Layer And Track (-10.507mm,-1.37mm)(-10.176mm,-1.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED1-2(-10.503mm,-0.451mm) on Top Layer And Track (-10.507mm,-1.37mm)(-10.507mm,-1.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED1-2(-10.503mm,-0.451mm) on Top Layer And Track (-10.847mm,-1.03mm)(-10.507mm,-1.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED1-2(-10.503mm,-0.451mm) on Top Layer And Track (-10.857mm,-1.03mm)(-10.176mm,-1.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED1-2(-10.503mm,-0.451mm) on Top Layer And Track (-10.857mm,-1.03mm)(-10.847mm,-1.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad LED1-2(-10.503mm,-0.451mm) on Top Layer And Track (-11.256mm,0.14mm)(-9.777mm,0.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad LED2-1(-7.747mm,-2.05mm) on Top Layer And Text "C1" (-9.03mm,-2.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.15mm) Between Pad LED2-2(-7.753mm,-0.45mm) on Top Layer And Text "C1" (-9.03mm,-2.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED2-2(-7.753mm,-0.45mm) on Top Layer And Track (-7.426mm,-1.039mm)(-7.426mm,-1.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad LED2-2(-7.753mm,-0.45mm) on Top Layer And Track (-7.756mm,-1.37mm)(-7.426mm,-1.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED2-2(-7.753mm,-0.45mm) on Top Layer And Track (-7.756mm,-1.37mm)(-7.756mm,-1.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED2-2(-7.753mm,-0.45mm) on Top Layer And Track (-8.096mm,-1.03mm)(-7.756mm,-1.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED2-2(-7.753mm,-0.45mm) on Top Layer And Track (-8.106mm,-1.03mm)(-7.426mm,-1.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED2-2(-7.753mm,-0.45mm) on Top Layer And Track (-8.106mm,-1.03mm)(-8.096mm,-1.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad LED2-2(-7.753mm,-0.45mm) on Top Layer And Track (-8.506mm,0.141mm)(-7.026mm,0.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad LED3-2(-19.201mm,-22.246mm) on Top Layer And Text "R27" (-20.968mm,-23.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad LED3-2(-19.201mm,-22.246mm) on Top Layer And Track (-18.609mm,-22.973mm)(-18.609mm,-21.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED3-2(-19.201mm,-22.246mm) on Top Layer And Track (-19.789mm,-22.573mm)(-19.78mm,-22.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED3-2(-19.201mm,-22.246mm) on Top Layer And Track (-19.78mm,-21.903mm)(-19.78mm,-21.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED3-2(-19.201mm,-22.246mm) on Top Layer And Track (-19.78mm,-22.573mm)(-19.78mm,-21.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad LED3-2(-19.201mm,-22.246mm) on Top Layer And Track (-20.12mm,-22.243mm)(-19.789mm,-22.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED3-2(-19.201mm,-22.246mm) on Top Layer And Track (-20.12mm,-22.243mm)(-19.78mm,-21.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED3-2(-19.201mm,-22.246mm) on Top Layer And Track (-20.12mm,-22.243mm)(-19.78mm,-22.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad LED4-1(-20.799mm,-19.754mm) on Top Layer And Text "C14" (-24.524mm,-19.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad LED4-2(-19.201mm,-19.746mm) on Top Layer And Text "A" (-19.35mm,-19.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad LED4-2(-19.201mm,-19.746mm) on Top Layer And Track (-18.609mm,-20.473mm)(-18.609mm,-18.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED4-2(-19.201mm,-19.746mm) on Top Layer And Track (-19.789mm,-20.073mm)(-19.78mm,-20.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED4-2(-19.201mm,-19.746mm) on Top Layer And Track (-19.78mm,-19.403mm)(-19.78mm,-19.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED4-2(-19.201mm,-19.746mm) on Top Layer And Track (-19.78mm,-20.073mm)(-19.78mm,-19.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad LED4-2(-19.201mm,-19.746mm) on Top Layer And Track (-20.12mm,-19.743mm)(-19.789mm,-20.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED4-2(-19.201mm,-19.746mm) on Top Layer And Track (-20.12mm,-19.743mm)(-19.78mm,-19.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED4-2(-19.201mm,-19.746mm) on Top Layer And Track (-20.12mm,-19.743mm)(-19.78mm,-19.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad LED5-1(-13.246mm,-2.049mm) on Top Layer And Text "C40" (-13.25mm,-1.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad LED5-2(-13.254mm,-0.451mm) on Top Layer And Text "C40" (-13.25mm,-1.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED5-2(-13.254mm,-0.451mm) on Top Layer And Track (-12.927mm,-1.039mm)(-12.927mm,-1.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad LED5-2(-13.254mm,-0.451mm) on Top Layer And Track (-13.257mm,-1.37mm)(-12.927mm,-1.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED5-2(-13.254mm,-0.451mm) on Top Layer And Track (-13.257mm,-1.37mm)(-13.257mm,-1.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED5-2(-13.254mm,-0.451mm) on Top Layer And Track (-13.597mm,-1.03mm)(-13.257mm,-1.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED5-2(-13.254mm,-0.451mm) on Top Layer And Track (-13.607mm,-1.03mm)(-12.927mm,-1.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad LED5-2(-13.254mm,-0.451mm) on Top Layer And Track (-13.607mm,-1.03mm)(-13.597mm,-1.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad LED5-2(-13.254mm,-0.451mm) on Top Layer And Track (-14.007mm,0.141mm)(-12.527mm,0.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad PH1-8(-33.81mm,-26.23mm) on Multi-Layer And Text "C16" (-37.769mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad PH2-8(-6.31mm,-26.23mm) on Multi-Layer And Text "C25" (-10.26mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad PH2-8(-6.31mm,-26.23mm) on Multi-Layer And Text "R14" (-10.21mm,-26.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad PH4-1(-24.67mm,0.25mm) on Multi-Layer And Text "C39" (-25.75mm,-0.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad PH5-3(36.5mm,-15.75mm) on Multi-Layer And Track (10.75mm,-15.5mm)(37.5mm,-15.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad PH5-4(36.5mm,-18.29mm) on Multi-Layer And Text "C" (33.9mm,-19.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad PH5-4(36.5mm,-18.29mm) on Multi-Layer And Text "C3" (33.972mm,-18.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q1-1(-9.35mm,-7.35mm) on Top Layer And Text "C2" (-9.767mm,-8.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q1-1(-9.35mm,-7.35mm) on Top Layer And Text "R1" (-9.665mm,-7.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q1-2(-7.15mm,-7.35mm) on Top Layer And Text "C2" (-9.767mm,-8.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q1-2(-7.15mm,-7.35mm) on Top Layer And Text "R1" (-9.665mm,-7.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q1-4(-9.35mm,-5.65mm) on Top Layer And Text "R1" (-9.665mm,-7.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R1-1(-9.3mm,-9.15mm) on Top Layer And Text "C2" (-9.767mm,-8.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R14-1(-9.85mm,-27.5mm) on Top Layer And Text "C25" (-10.26mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R14-2(-8.15mm,-27.5mm) on Top Layer And Text "C25" (-10.26mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.15mm) Between Pad R2-1(-0.6mm,-1.5mm) on Top Layer And Text "U1" (-3.036mm,-2.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R21-1(-8.15mm,-26mm) on Top Layer And Text "C25" (-10.26mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R21-1(-8.15mm,-26mm) on Top Layer And Text "R14" (-10.21mm,-26.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R21-2(-9.85mm,-26mm) on Top Layer And Text "C25" (-10.26mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R21-2(-9.85mm,-26mm) on Top Layer And Text "R14" (-10.21mm,-26.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R24-1(17.4mm,-27.5mm) on Top Layer And Text "C33" (16.968mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R24-2(19.1mm,-27.5mm) on Top Layer And Text "C33" (16.968mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R25-2(17.4mm,-26mm) on Top Layer And Text "C33" (16.968mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R25-2(17.4mm,-26mm) on Top Layer And Text "R24" (17.019mm,-26.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R27-1(-20.5mm,-24.65mm) on Top Layer And Text "R26" (-20.968mm,-26.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R27-2(-20.5mm,-26.35mm) on Top Layer And Text "R26" (-20.968mm,-26.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R28-1(11.65mm,-1.5mm) on Top Layer And Text "C42" (7.988mm,-1.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R28-1(11.65mm,-1.5mm) on Top Layer And Text "U12" (9.207mm,-1.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R28-2(13.35mm,-1.5mm) on Top Layer And Text "C43" (12.991mm,-1.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R28-2(13.35mm,-1.5mm) on Top Layer And Text "U12" (9.207mm,-1.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R29-1(10.35mm,-1.5mm) on Top Layer And Text "C42" (7.988mm,-1.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R29-1(10.35mm,-1.5mm) on Top Layer And Text "U12" (9.207mm,-1.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R29-2(8.65mm,-1.5mm) on Top Layer And Text "C42" (7.988mm,-1.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.15mm) Between Pad R29-2(8.65mm,-1.5mm) on Top Layer And Text "C8" (5.727mm,-0.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.15mm) Between Pad R29-2(8.65mm,-1.5mm) on Top Layer And Text "U12" (9.207mm,-1.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R3-1(6.6mm,-17.5mm) on Top Layer And Text "B" (6.65mm,-19.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad R3-1(6.6mm,-17.5mm) on Top Layer And Text "C22" (2.973mm,-19.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad R3-2(4.9mm,-17.5mm) on Top Layer And Text "C22" (2.973mm,-19.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.15mm) Between Pad R32-1(-9.25mm,-0.4mm) on Top Layer And Text "C1" (-9.03mm,-2.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.15mm) Between Pad R32-1(-9.25mm,-0.4mm) on Top Layer And Track (-11.256mm,0.14mm)(-9.777mm,0.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R32-1(-9.25mm,-0.4mm) on Top Layer And Track (-9.756mm,-1.01mm)(-9.756mm,0.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R32-2(-9.25mm,-2.1mm) on Top Layer And Text "C1" (-9.03mm,-2.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R32-2(-9.25mm,-2.1mm) on Top Layer And Text "Q1" (-10.326mm,-3.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R32-2(-9.25mm,-2.1mm) on Top Layer And Track (-10.054mm,-2.74mm)(-9.754mm,-2.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R32-2(-9.25mm,-2.1mm) on Top Layer And Track (-9.754mm,-2.44mm)(-9.754mm,-1.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.15mm) Between Pad R33-1(-6.5mm,-0.4mm) on Top Layer And Text "1" (-6.483mm,1.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R33-1(-6.5mm,-0.4mm) on Top Layer And Track (-7.006mm,-1.009mm)(-7.006mm,0.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.15mm) Between Pad R33-1(-6.5mm,-0.4mm) on Top Layer And Track (-8.506mm,0.141mm)(-7.026mm,0.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R33-2(-6.5mm,-2.1mm) on Top Layer And Text "C1" (-9.03mm,-2.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R33-2(-6.5mm,-2.1mm) on Top Layer And Track (-7.004mm,-2.44mm)(-7.004mm,-1.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R33-2(-6.5mm,-2.1mm) on Top Layer And Track (-7.304mm,-2.74mm)(-7.004mm,-2.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.15mm) Between Pad R35-1(-15.25mm,-9.6mm) on Top Layer And Track (-14.579mm,-9.474mm)(-14.579mm,-7.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.15mm) Between Pad R35-2(-15.25mm,-7.9mm) on Top Layer And Track (-14.579mm,-9.474mm)(-14.579mm,-7.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.15mm) Between Pad R38-1(-15.25mm,-12.6mm) on Top Layer And Track (-14.579mm,-12.661mm)(-14.579mm,-11.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.15mm) Between Pad R38-2(-15.25mm,-10.9mm) on Top Layer And Track (-14.579mm,-12.661mm)(-14.579mm,-11.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.15mm) Between Pad R39-1(-19.15mm,-21mm) on Top Layer And Track (-18.609mm,-20.473mm)(-18.609mm,-18.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.15mm) Between Pad R39-1(-19.15mm,-21mm) on Top Layer And Track (-18.609mm,-22.973mm)(-18.609mm,-21.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R39-1(-19.15mm,-21mm) on Top Layer And Track (-19.759mm,-20.493mm)(-18.609mm,-20.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R39-1(-19.15mm,-21mm) on Top Layer And Track (-19.759mm,-21.493mm)(-18.609mm,-21.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R39-2(-20.85mm,-21mm) on Top Layer And Track (-21.19mm,-20.496mm)(-20.139mm,-20.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R39-2(-20.85mm,-21mm) on Top Layer And Track (-21.19mm,-21.496mm)(-20.139mm,-21.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R39-2(-20.85mm,-21mm) on Top Layer And Track (-21.49mm,-20.196mm)(-21.19mm,-20.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R39-2(-20.85mm,-21mm) on Top Layer And Track (-21.49mm,-21.796mm)(-21.19mm,-21.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R40-1(-19.15mm,-18.5mm) on Top Layer And Text "A" (-19.35mm,-19.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.15mm) Between Pad R40-1(-19.15mm,-18.5mm) on Top Layer And Track (-18.609mm,-20.473mm)(-18.609mm,-18.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R40-1(-19.15mm,-18.5mm) on Top Layer And Track (-19.759mm,-18.993mm)(-18.609mm,-18.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R40-2(-20.85mm,-18.5mm) on Top Layer And Text "C14" (-24.524mm,-19.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R40-2(-20.85mm,-18.5mm) on Top Layer And Track (-21.19mm,-18.996mm)(-20.139mm,-18.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R40-2(-20.85mm,-18.5mm) on Top Layer And Track (-21.49mm,-19.296mm)(-21.19mm,-18.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.15mm) Between Pad R41-1(-12mm,-0.4mm) on Top Layer And Text "C40" (-13.25mm,-1.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R41-1(-12mm,-0.4mm) on Top Layer And Track (-12.507mm,-1.009mm)(-12.507mm,0.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.15mm) Between Pad R41-1(-12mm,-0.4mm) on Top Layer And Track (-14.007mm,0.141mm)(-12.527mm,0.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R5-1(-37.35mm,-27.5mm) on Top Layer And Text "C16" (-37.769mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R5-2(-35.65mm,-27.5mm) on Top Layer And Text "C16" (-37.769mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R7-1(-35.65mm,-26mm) on Top Layer And Text "C16" (-37.769mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R7-1(-35.65mm,-26mm) on Top Layer And Text "R5" (-37.718mm,-26.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R7-2(-37.35mm,-26mm) on Top Layer And Text "C16" (-37.769mm,-27.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R7-2(-37.35mm,-26mm) on Top Layer And Text "R5" (-37.718mm,-26.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U10-3(-21.42mm,-6.144mm) on Top Layer And Text "U9" (-20.875mm,-7.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U10-4(-15.75mm,-3.844mm) on Top Layer And Text "C37" (-14.39mm,-6.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U10-4(-15.75mm,-3.844mm) on Top Layer And Text "LED5" (-15.375mm,-3.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.15mm) Between Pad U1-1(-2.5mm,-5.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(-1.565mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.15mm) Between Pad U1-10(-2.5mm,-9.75mm) on Top Layer And Track (-1.565mm,-11.302mm)(-1.565mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U11-1(18.045mm,-1.095mm) on Top Layer And Text "C43" (12.991mm,-1.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.15mm) Between Pad U11-1(18.045mm,-1.095mm) on Top Layer And Track (19.25mm,-5.5mm)(19.25mm,-0.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.15mm) Between Pad U1-11(-2.5mm,-10.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(-1.565mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.15mm) Between Pad U11-3(18.045mm,-3.635mm) on Top Layer And Track (19.25mm,-5.5mm)(19.25mm,-0.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.15mm) Between Pad U1-13(-1mm,-12.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(5.09mm,-11.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.15mm) Between Pad U1-14(-0.5mm,-12.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(5.09mm,-11.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.15mm) Between Pad U11-4(18.045mm,-4.905mm) on Top Layer And Track (19.25mm,-5.5mm)(19.25mm,-0.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.15mm) Between Pad U1-15(0mm,-12.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(5.09mm,-11.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.15mm) Between Pad U11-5(23.455mm,-4.905mm) on Top Layer And Track (22.25mm,-5.5mm)(22.25mm,-0.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.15mm) Between Pad U1-16(0.5mm,-12.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(5.09mm,-11.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.15mm) Between Pad U11-6(23.455mm,-3.635mm) on Top Layer And Track (22.25mm,-5.5mm)(22.25mm,-0.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.15mm) Between Pad U1-17(1mm,-12.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(5.09mm,-11.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.15mm) Between Pad U11-7(23.455mm,-2.365mm) on Top Layer And Track (22.25mm,-5.5mm)(22.25mm,-0.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.15mm) Between Pad U1-18(1.5mm,-12.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(5.09mm,-11.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.15mm) Between Pad U11-8(23.455mm,-1.095mm) on Top Layer And Track (22.25mm,-5.5mm)(22.25mm,-0.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.15mm) Between Pad U1-19(2mm,-12.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(5.09mm,-11.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.15mm) Between Pad U1-2(-2.5mm,-5.75mm) on Top Layer And Track (-1.565mm,-11.302mm)(-1.565mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.15mm) Between Pad U1-20(2.5mm,-12.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(5.09mm,-11.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-21(3mm,-12.25mm) on Top Layer And Text "C6" (2.984mm,-12.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.15mm) Between Pad U1-21(3mm,-12.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(5.09mm,-11.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad U12-1(9.738mm,-3.1mm) on Top Layer And Track (9.424mm,-2.77mm)(9.424mm,-2.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad U12-11(12.262mm,-3.1mm) on Top Layer And Track (12.576mm,-2.77mm)(12.576mm,-2.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad U12-12(11.5mm,-2.838mm) on Top Layer And Track (11.83mm,-2.524mm)(12.576mm,-2.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-22(3.5mm,-12.25mm) on Top Layer And Text "C6" (2.984mm,-12.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.15mm) Between Pad U1-22(3.5mm,-12.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(5.09mm,-11.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-23(4mm,-12.25mm) on Top Layer And Text "C6" (2.984mm,-12.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.15mm) Between Pad U1-23(4mm,-12.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(5.09mm,-11.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad U12-4(9.738mm,-4.601mm) on Top Layer And Track (9.424mm,-5.177mm)(9.424mm,-4.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad U12-5(10.5mm,-4.863mm) on Top Layer And Track (9.424mm,-5.177mm)(10.169mm,-5.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-25(6mm,-10.75mm) on Top Layer And Text "C6" (2.984mm,-12.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad U1-25(6mm,-10.75mm) on Top Layer And Track (5.09mm,-11.302mm)(5.09mm,-5.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad U1-26(6mm,-10.25mm) on Top Layer And Track (5.09mm,-11.302mm)(5.09mm,-5.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad U12-7(11.5mm,-4.863mm) on Top Layer And Track (11.83mm,-5.177mm)(12.576mm,-5.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad U1-27(6mm,-9.75mm) on Top Layer And Track (5.09mm,-11.302mm)(5.09mm,-5.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad U1-29(6mm,-8.75mm) on Top Layer And Track (5.09mm,-11.302mm)(5.09mm,-5.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad U1-30(6mm,-8.25mm) on Top Layer And Track (5.09mm,-11.302mm)(5.09mm,-5.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad U1-31(6mm,-7.75mm) on Top Layer And Track (5.09mm,-11.302mm)(5.09mm,-5.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad U1-32(6mm,-7.25mm) on Top Layer And Track (5.09mm,-11.302mm)(5.09mm,-5.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad U1-33(6mm,-6.75mm) on Top Layer And Track (5.09mm,-11.302mm)(5.09mm,-5.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad U1-34(6mm,-6.25mm) on Top Layer And Track (5.09mm,-11.302mm)(5.09mm,-5.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad U1-35(6mm,-5.75mm) on Top Layer And Track (5.09mm,-11.302mm)(5.09mm,-5.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad U1-36(6mm,-5.25mm) on Top Layer And Track (5.09mm,-11.302mm)(5.09mm,-5.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad U1-36(6mm,-5.25mm) on Top Layer And Track (5.09mm,-5.435mm)(5.09mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.15mm) Between Pad U1-37(4.5mm,-3.75mm) on Top Layer And Track (-1.565mm,-4.673mm)(5.09mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.15mm) Between Pad U1-38(4mm,-3.75mm) on Top Layer And Track (-1.565mm,-4.673mm)(5.09mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.15mm) Between Pad U1-39(3.5mm,-3.75mm) on Top Layer And Track (-1.565mm,-4.673mm)(5.09mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.15mm) Between Pad U1-4(-2.5mm,-6.75mm) on Top Layer And Track (-1.565mm,-11.302mm)(-1.565mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.15mm) Between Pad U1-40(3mm,-3.75mm) on Top Layer And Track (-1.565mm,-4.673mm)(5.09mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.15mm) Between Pad U1-41(2.5mm,-3.75mm) on Top Layer And Track (-1.565mm,-4.673mm)(5.09mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.15mm) Between Pad U1-42(2mm,-3.75mm) on Top Layer And Track (-1.565mm,-4.673mm)(5.09mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.15mm) Between Pad U1-43(1.5mm,-3.75mm) on Top Layer And Track (-1.565mm,-4.673mm)(5.09mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.15mm) Between Pad U1-44(1mm,-3.75mm) on Top Layer And Track (-1.565mm,-4.673mm)(5.09mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.15mm) Between Pad U1-45(0.5mm,-3.75mm) on Top Layer And Track (-1.565mm,-4.673mm)(5.09mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.15mm) Between Pad U1-47(-0.5mm,-3.75mm) on Top Layer And Track (-1.565mm,-4.673mm)(5.09mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.15mm) Between Pad U1-48(-1mm,-3.75mm) on Top Layer And Track (-1.565mm,-4.673mm)(5.09mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad U1-5(-2.5mm,-7.25mm) on Top Layer And Text "C4" (-6.033mm,-7.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.15mm) Between Pad U1-5(-2.5mm,-7.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(-1.565mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.15mm) Between Pad U1-6(-2.5mm,-7.75mm) on Top Layer And Track (-1.565mm,-11.302mm)(-1.565mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.15mm) Between Pad U1-7(-2.5mm,-8.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(-1.565mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.15mm) Between Pad U1-8(-2.5mm,-8.75mm) on Top Layer And Track (-1.565mm,-11.302mm)(-1.565mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.15mm) Between Pad U1-9(-2.5mm,-9.25mm) on Top Layer And Track (-1.565mm,-11.302mm)(-1.565mm,-4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U2-3(-36.307mm,-23.9mm) on Top Layer And Text "PH1" (-36.27mm,-24.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U2-3(-36.307mm,-23.9mm) on Top Layer And Text "R7" (-37.718mm,-24.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U2-4(-34mm,-23.9mm) on Top Layer And Text "PH1" (-36.27mm,-24.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U3-8(-31.772mm,-23.905mm) on Top Layer And Text "PH1" (-36.27mm,-24.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U4-2(-8.654mm,-23mm) on Top Layer And Text "PH2" (-8.762mm,-24.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U4-2(-8.654mm,-23mm) on Top Layer And Text "R21" (-10.21mm,-24.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U4-3(-8.654mm,-23.95mm) on Top Layer And Text "PH2" (-8.762mm,-24.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U4-3(-8.654mm,-23.95mm) on Top Layer And Text "R21" (-10.21mm,-24.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U4-4(-6.346mm,-23.95mm) on Top Layer And Text "PH2" (-8.762mm,-24.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U4-4(-6.346mm,-23.95mm) on Top Layer And Text "R21" (-10.21mm,-24.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U5-7(-4.272mm,-22.635mm) on Top Layer And Text "PH2" (-8.762mm,-24.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U5-8(-4.272mm,-23.905mm) on Top Layer And Text "PH2" (-8.762mm,-24.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-2(18.846mm,-23mm) on Top Layer And Text "PH3" (18.746mm,-24.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-2(18.846mm,-23mm) on Top Layer And Text "R25" (17.019mm,-24.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-3(18.846mm,-23.95mm) on Top Layer And Text "PH3" (18.746mm,-24.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-3(18.846mm,-23.95mm) on Top Layer And Text "R25" (17.019mm,-24.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U7-7(23.228mm,-22.635mm) on Top Layer And Text "PH3" (18.746mm,-24.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U7-8(23.228mm,-23.905mm) on Top Layer And Text "PH3" (18.746mm,-24.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.15mm) Between Pad U8-1(-40.75mm,-4.844mm) on Top Layer And Track (-39.75mm,-9.249mm)(-39.75mm,-4.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.15mm) Between Pad U8-3(-40.75mm,-7.384mm) on Top Layer And Track (-39.75mm,-9.249mm)(-39.75mm,-4.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.15mm) Between Pad U8-4(-40.75mm,-8.654mm) on Top Layer And Track (-39.75mm,-9.249mm)(-39.75mm,-4.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.15mm) Between Pad U8-5(-34.75mm,-8.654mm) on Top Layer And Track (-35.75mm,-9.249mm)(-35.75mm,-4.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.15mm) Between Pad U8-6(-34.75mm,-7.384mm) on Top Layer And Track (-35.75mm,-9.249mm)(-35.75mm,-4.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.15mm) Between Pad U8-8(-34.75mm,-4.844mm) on Top Layer And Track (-35.75mm,-9.249mm)(-35.75mm,-4.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.15mm) Between Pad U9-1(-18.95mm,-10.15mm) on Top Layer And Track (-21.05mm,-10.65mm)(-19.45mm,-10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.15mm) Between Pad U9-3(-18.95mm,-8.25mm) on Top Layer And Track (-21.05mm,-7.75mm)(-19.45mm,-7.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.15mm) Between Pad U9-4(-21.55mm,-8.25mm) on Top Layer And Track (-21.05mm,-7.75mm)(-19.45mm,-7.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.15mm) Between Pad U9-6(-21.55mm,-10.15mm) on Top Layer And Track (-21.05mm,-10.65mm)(-19.45mm,-10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.15mm) Between Pad USB1-14(36.437mm,0.68mm) on Multi-Layer And Text "1" (35.517mm,1.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad USB1-14(36.437mm,0.68mm) on Multi-Layer And Track (33.465mm,0.927mm)(35.458mm,0.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad USB1-14(36.437mm,0.68mm) on Multi-Layer And Track (37.415mm,0.927mm)(38.888mm,0.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad XH1-1(35.25mm,2.5mm) on Multi-Layer And Text "USB1" (31.33mm,2.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH1-1(35.25mm,2.5mm) on Multi-Layer And Track (33.599mm,2.881mm)(34.401mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH1-1(35.25mm,2.5mm) on Multi-Layer And Track (36.099mm,2.881mm)(37.75mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad XH1-2(32.75mm,2.5mm) on Multi-Layer And Text "USB1" (31.33mm,2.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH1-2(32.75mm,2.5mm) on Multi-Layer And Track (31.099mm,2.881mm)(31.901mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH1-2(32.75mm,2.5mm) on Multi-Layer And Track (33.599mm,2.881mm)(34.401mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH1-3(30.25mm,2.5mm) on Multi-Layer And Track (27.724mm,2.881mm)(29.401mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH1-3(30.25mm,2.5mm) on Multi-Layer And Track (31.099mm,2.881mm)(31.901mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH2-1(3.75mm,2.5mm) on Multi-Layer And Track (2.099mm,2.881mm)(2.901mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH2-1(3.75mm,2.5mm) on Multi-Layer And Track (4.599mm,2.881mm)(6.25mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.15mm) Between Pad XH2-3(-1.25mm,2.5mm) on Multi-Layer And Text "C5" (-2.528mm,0.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.15mm) Between Pad XH2-3(-1.25mm,2.5mm) on Multi-Layer And Text "R2" (-0.979mm,-0.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH2-3(-1.25mm,2.5mm) on Multi-Layer And Track (-0.401mm,2.881mm)(0.401mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH2-3(-1.25mm,2.5mm) on Multi-Layer And Track (-3.776mm,2.881mm)(-2.099mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad XH3-1(-6.75mm,2.5mm) on Multi-Layer And Text "LED1" (-11.088mm,0.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad XH3-1(-6.75mm,2.5mm) on Multi-Layer And Text "LED2" (-8.319mm,0.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad XH3-1(-6.75mm,2.5mm) on Multi-Layer And Text "R32" (-9.716mm,0.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad XH3-1(-6.75mm,2.5mm) on Multi-Layer And Text "R33" (-6.973mm,0.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH3-1(-6.75mm,2.5mm) on Multi-Layer And Track (-5.901mm,2.881mm)(-4.25mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH3-1(-6.75mm,2.5mm) on Multi-Layer And Track (-8.401mm,2.881mm)(-7.599mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad XH3-2(-9.25mm,2.5mm) on Multi-Layer And Text "LED1" (-11.088mm,0.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH3-2(-9.25mm,2.5mm) on Multi-Layer And Text "LED2" (-8.319mm,0.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad XH3-2(-9.25mm,2.5mm) on Multi-Layer And Text "R32" (-9.716mm,0.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH3-2(-9.25mm,2.5mm) on Multi-Layer And Track (-10.901mm,2.881mm)(-10.099mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH3-2(-9.25mm,2.5mm) on Multi-Layer And Track (-8.401mm,2.881mm)(-7.599mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad XH3-3(-11.75mm,2.5mm) on Multi-Layer And Text "LED1" (-11.088mm,0.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH3-3(-11.75mm,2.5mm) on Multi-Layer And Track (-10.901mm,2.881mm)(-10.099mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH3-3(-11.75mm,2.5mm) on Multi-Layer And Track (-14.276mm,2.881mm)(-12.599mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH4-1(14.25mm,2.5mm) on Multi-Layer And Track (12.599mm,2.881mm)(13.401mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH4-1(14.25mm,2.5mm) on Multi-Layer And Track (15.099mm,2.881mm)(16.75mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.15mm) Between Pad XH4-3(9.25mm,2.5mm) on Multi-Layer And Text "R29" (8.267mm,-0.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH4-3(9.25mm,2.5mm) on Multi-Layer And Track (10.099mm,2.881mm)(10.901mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH4-3(9.25mm,2.5mm) on Multi-Layer And Track (6.724mm,2.881mm)(8.401mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH5-1(24.75mm,2.5mm) on Multi-Layer And Track (23.099mm,2.881mm)(23.901mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH5-1(24.75mm,2.5mm) on Multi-Layer And Track (25.599mm,2.881mm)(27.25mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH5-2(22.25mm,2.5mm) on Multi-Layer And Track (20.599mm,2.881mm)(21.401mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH5-2(22.25mm,2.5mm) on Multi-Layer And Track (23.099mm,2.881mm)(23.901mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH6-1(-17.25mm,2.5mm) on Multi-Layer And Track (-16.401mm,2.881mm)(-14.75mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH6-1(-17.25mm,2.5mm) on Multi-Layer And Track (-18.901mm,2.881mm)(-18.099mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH6-2(-19.75mm,2.5mm) on Multi-Layer And Track (-18.901mm,2.881mm)(-18.099mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH6-2(-19.75mm,2.5mm) on Multi-Layer And Track (-21.401mm,2.881mm)(-20.599mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH6-4(-24.75mm,2.5mm) on Multi-Layer And Track (-23.901mm,2.881mm)(-23.099mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH6-4(-24.75mm,2.5mm) on Multi-Layer And Track (-26.401mm,2.881mm)(-25.599mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.15mm) Between Pad XH6-4(-24.75mm,2.5mm) on Multi-Layer And Track (-31.02mm,1.52mm)(-23.4mm,1.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad XH6-5(-27.25mm,2.5mm) on Multi-Layer And Text "PH4" (-30.874mm,2.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH6-5(-27.25mm,2.5mm) on Multi-Layer And Track (-26.401mm,2.881mm)(-25.599mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH6-5(-27.25mm,2.5mm) on Multi-Layer And Track (-28.901mm,2.881mm)(-28.099mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.15mm) Between Pad XH6-5(-27.25mm,2.5mm) on Multi-Layer And Track (-31.02mm,1.52mm)(-23.4mm,1.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH7-2(-37.75mm,2.5mm) on Multi-Layer And Track (-36.901mm,2.881mm)(-36.099mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH7-2(-37.75mm,2.5mm) on Multi-Layer And Track (-39.401mm,2.881mm)(-38.599mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.15mm) Between Pad XH7-3(-40.25mm,2.5mm) on Multi-Layer And Track (-39.401mm,2.881mm)(-38.599mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.15mm) Between Pad XH7-3(-40.25mm,2.5mm) on Multi-Layer And Track (-42.776mm,2.881mm)(-41.099mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
Rule Violations :325

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (-14.426mm,-12.661mm) on Top Overlay And Text "R38" (-14.29mm,-10.907mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Arc (-14.426mm,-7.839mm) on Top Overlay And Text "R35" (-14.29mm,-7.907mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Arc (-21.574mm,-24.589mm) on Top Overlay And Text "R26" (-20.968mm,-26.116mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "1" (35.517mm,1.103mm) on Top Overlay And Track (33.465mm,0.927mm)(35.458mm,0.927mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "1" (-6.483mm,1.103mm) on Top Overlay And Text "LED1" (-11.088mm,0.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "1" (-6.483mm,1.103mm) on Top Overlay And Text "LED2" (-8.319mm,0.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "1" (-6.483mm,1.103mm) on Top Overlay And Text "R32" (-9.716mm,0.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "1" (-6.483mm,1.103mm) on Top Overlay And Text "R33" (-6.973mm,0.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "1" (-6.483mm,1.103mm) on Top Overlay And Track (-7.006mm,-1.009mm)(-7.006mm,0.141mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "1" (-6.483mm,1.103mm) on Top Overlay And Track (-8.506mm,0.141mm)(-7.026mm,0.141mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100V to 12V" (-17.15mm,-13.6mm) on Top Overlay And Text "D1" (-17.5mm,-13.481mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "A" (-19.35mm,-19.6mm) on Top Overlay And Track (-19.759mm,-18.993mm)(-18.609mm,-18.993mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "A" (-19.35mm,-19.6mm) on Top Overlay And Track (-19.78mm,-19.403mm)(-19.78mm,-19.393mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "A" (-19.35mm,-19.6mm) on Top Overlay And Track (-19.78mm,-20.073mm)(-19.78mm,-19.393mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "A" (-19.35mm,-19.6mm) on Top Overlay And Track (-20.12mm,-19.743mm)(-19.78mm,-19.403mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "A" (-19.35mm,-19.6mm) on Top Overlay And Track (-20.12mm,-19.743mm)(-19.78mm,-19.743mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "A" (-19.35mm,-19.6mm) on Top Overlay And Track (-20.1mm,-18.15mm)(-19.9mm,-18.15mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "A" (-19.35mm,-19.6mm) on Top Overlay And Track (-20.1mm,-18.85mm)(-19.9mm,-18.85mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "B" (6.65mm,-19.6mm) on Top Overlay And Text "C22" (2.973mm,-19.715mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C" (33.9mm,-19.6mm) on Top Overlay And Text "C3" (33.972mm,-18.496mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C" (33.9mm,-19.6mm) on Top Overlay And Text "C31" (30.481mm,-19.715mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C" (33.9mm,-19.6mm) on Top Overlay And Track (35.23mm,-24.64mm)(35.23mm,-9.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-6.85mm,-1.35mm)(-6.85mm,-1.15mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-7.004mm,-2.44mm)(-7.004mm,-1.389mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.045mm < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-7.006mm,-1.009mm)(-7.006mm,0.141mm) on Top Overlay Silk Text to Silk Clearance [0.045mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-7.304mm,-2.74mm)(-7.004mm,-2.44mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-7.404mm,-2.74mm)(-7.304mm,-2.74mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-7.426mm,-1.039mm)(-7.426mm,-1.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-7.756mm,-1.37mm)(-7.426mm,-1.039mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.048mm < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-7.756mm,-1.37mm)(-7.756mm,-1.03mm) on Top Overlay Silk Text to Silk Clearance [0.048mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-8.096mm,-1.03mm)(-7.756mm,-1.37mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-8.104mm,-2.74mm)(-7.404mm,-2.74mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-8.106mm,-1.03mm)(-7.426mm,-1.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-8.106mm,-1.03mm)(-8.096mm,-1.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-8.204mm,-2.74mm)(-8.104mm,-2.74mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-8.504mm,-2.44mm)(-8.204mm,-2.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-8.504mm,-2.44mm)(-8.504mm,-1.389mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-8.507mm,-1.009mm)(-8.507mm,0.141mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (-9.03mm,-2.468mm) on Top Overlay And Track (-8.9mm,-1.35mm)(-8.9mm,-1.15mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (-24.524mm,-19.715mm) on Top Overlay And Text "LED4" (-22.625mm,-17.625mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (-24.524mm,-19.715mm) on Top Overlay And Track (-21.19mm,-18.996mm)(-20.139mm,-18.996mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (-24.524mm,-19.715mm) on Top Overlay And Track (-21.49mm,-19.296mm)(-21.19mm,-18.996mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C14" (-24.524mm,-19.715mm) on Top Overlay And Track (-21.49mm,-19.396mm)(-21.49mm,-19.296mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "C14" (-24.524mm,-19.715mm) on Top Overlay And Track (-21.49mm,-20.096mm)(-21.49mm,-19.396mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (-37.769mm,-27.462mm) on Top Overlay And Text "R5" (-37.718mm,-26.014mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (-37.769mm,-27.462mm) on Top Overlay And Track (-36.6mm,-26.35mm)(-36.4mm,-26.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (-37.769mm,-27.462mm) on Top Overlay And Track (-36.6mm,-27.15mm)(-36.4mm,-27.15mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "C16" (-37.769mm,-27.462mm) on Top Overlay And Track (-36.6mm,-27.85mm)(-36.4mm,-27.85mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (-9.767mm,-8.971mm) on Top Overlay And Track (-10.279mm,-8.178mm)(-6.221mm,-8.178mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (-9.767mm,-8.971mm) on Top Overlay And Track (-10.507mm,-8.407mm)(-8.65mm,-8.407mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (-9.767mm,-8.971mm) on Top Overlay And Track (-8.55mm,-8.8mm)(-8.35mm,-8.8mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C23" (-8.268mm,-18.953mm) on Top Overlay And Text "U4" (-9.219mm,-20.299mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C23" (-8.268mm,-18.953mm) on Top Overlay And Text "U5" (-5.155mm,-18.648mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (33.972mm,-18.496mm) on Top Overlay And Text "C31" (30.481mm,-19.715mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Text "C3" (33.972mm,-18.496mm) on Top Overlay And Track (35.23mm,-24.64mm)(35.23mm,-9.4mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C32" (18.721mm,-18.953mm) on Top Overlay And Text "U6" (18.289mm,-20.299mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C32" (18.721mm,-18.953mm) on Top Overlay And Text "U7" (22.353mm,-18.648mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C33" (16.968mm,-27.462mm) on Top Overlay And Text "R24" (17.019mm,-26.014mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "C39" (-25.75mm,-0.875mm) on Top Overlay And Track (-23.4mm,-1.02mm)(-23.4mm,1.52mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.25392mm (9.9969mil) < 0.254mm (10mil)) Between Text "C39" (-25.75mm,-0.875mm) on Top Overlay And Track (-26.176mm,-1.28mm)(-23.324mm,-1.28mm) on Top Overlay Silk Text to Silk Clearance [0.254mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C39" (-25.75mm,-0.875mm) on Top Overlay And Track (-31.02mm,-1.02mm)(-23.4mm,-1.02mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (-6.033mm,-7.955mm) on Top Overlay And Track (-6.221mm,-8.178mm)(-6.221mm,-4.821mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.2538mm (9.9915mil) < 0.254mm (10mil)) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-10.847mm,-1.03mm)(-10.507mm,-1.37mm) on Top Overlay Silk Text to Silk Clearance [0.254mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-10.857mm,-1.03mm)(-10.176mm,-1.03mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-10.857mm,-1.03mm)(-10.847mm,-1.03mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-11.254mm,-2.44mm)(-11.254mm,-1.39mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-11.257mm,-1.01mm)(-11.257mm,0.14mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-11.65mm,-1.35mm)(-11.65mm,-1.15mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-12.35mm,-1.35mm)(-12.35mm,-1.15mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-12.504mm,-2.44mm)(-12.504mm,-1.389mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.025mm < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-12.507mm,-1.009mm)(-12.507mm,0.141mm) on Top Overlay Silk Text to Silk Clearance [0.025mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-12.927mm,-1.039mm)(-12.927mm,-1.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-13.257mm,-1.37mm)(-12.927mm,-1.039mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-13.257mm,-1.37mm)(-13.257mm,-1.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-13.597mm,-1.03mm)(-13.257mm,-1.37mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-13.607mm,-1.03mm)(-12.927mm,-1.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "C40" (-13.25mm,-1.625mm) on Top Overlay And Track (-13.607mm,-1.03mm)(-13.597mm,-1.03mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C43" (12.991mm,-1.554mm) on Top Overlay And Text "U12" (9.207mm,-1.63mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (-2.528mm,0.046mm) on Top Overlay And Text "C7" (-4.027mm,-0.97mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (2.984mm,-12.451mm) on Top Overlay And Track (-1.565mm,-11.302mm)(5.09mm,-11.302mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (2.984mm,-12.451mm) on Top Overlay And Track (5.09mm,-11.302mm)(5.09mm,-5.104mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "C7" (-4.027mm,-0.97mm) on Top Overlay And Text "LED2" (-8.319mm,0.986mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "C7" (-4.027mm,-0.97mm) on Top Overlay And Text "R33" (-6.973mm,0.986mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (-4.027mm,-0.97mm) on Top Overlay And Text "U1" (-3.036mm,-2.189mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (-24.408mm,-23.601mm) on Top Overlay And Text "LED3" (-22.625mm,-20.125mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "C9" (-24.408mm,-23.601mm) on Top Overlay And Track (-21.49mm,-22.596mm)(-21.49mm,-21.896mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "C9" (-24.408mm,-23.601mm) on Top Overlay And Track (-21.49mm,-22.696mm)(-21.19mm,-22.996mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "C9" (-24.408mm,-23.601mm) on Top Overlay And Track (-21.49mm,-22.696mm)(-21.49mm,-22.596mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (-11.088mm,0.986mm) on Top Overlay And Text "LED2" (-8.319mm,0.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (-11.088mm,0.986mm) on Top Overlay And Text "R32" (-9.716mm,0.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (-11.088mm,0.986mm) on Top Overlay And Text "R33" (-6.973mm,0.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (-11.088mm,0.986mm) on Top Overlay And Text "R41" (-12.875mm,0.625mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "LED1" (-11.088mm,0.986mm) on Top Overlay And Track (-10.901mm,2.881mm)(-10.099mm,2.881mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "LED1" (-11.088mm,0.986mm) on Top Overlay And Track (-8.401mm,2.881mm)(-7.599mm,2.881mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (-8.319mm,0.986mm) on Top Overlay And Text "R32" (-9.716mm,0.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (-8.319mm,0.986mm) on Top Overlay And Text "R33" (-6.973mm,0.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "LED2" (-8.319mm,0.986mm) on Top Overlay And Track (-3.776mm,2.881mm)(-2.099mm,2.881mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "LED2" (-8.319mm,0.986mm) on Top Overlay And Track (-3.776mm,2.881mm)(-3.776mm,10.131mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "LED2" (-8.319mm,0.986mm) on Top Overlay And Track (-4.25mm,2.881mm)(-4.25mm,10.131mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "LED2" (-8.319mm,0.986mm) on Top Overlay And Track (-5.901mm,2.881mm)(-4.25mm,2.881mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "LED2" (-8.319mm,0.986mm) on Top Overlay And Track (-8.401mm,2.881mm)(-7.599mm,2.881mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "LED3" (-22.625mm,-20.125mm) on Top Overlay And Track (-21.49mm,-22.596mm)(-21.49mm,-21.896mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "LED3" (-22.625mm,-20.125mm) on Top Overlay And Track (-21.49mm,-22.696mm)(-21.19mm,-22.996mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "LED3" (-22.625mm,-20.125mm) on Top Overlay And Track (-21.49mm,-22.696mm)(-21.49mm,-22.596mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "LED4" (-22.625mm,-17.625mm) on Top Overlay And Track (-21.49mm,-19.296mm)(-21.19mm,-18.996mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "LED4" (-22.625mm,-17.625mm) on Top Overlay And Track (-21.49mm,-19.396mm)(-21.49mm,-19.296mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "LED4" (-22.625mm,-17.625mm) on Top Overlay And Track (-21.49mm,-20.096mm)(-21.49mm,-19.396mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "LED4" (-22.625mm,-17.625mm) on Top Overlay And Track (-21.49mm,-20.196mm)(-21.19mm,-20.496mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "LED4" (-22.625mm,-17.625mm) on Top Overlay And Track (-21.49mm,-20.196mm)(-21.49mm,-20.096mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "LED5" (-15.375mm,-3.875mm) on Top Overlay And Track (-12.804mm,-2.74mm)(-12.504mm,-2.44mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "LED5" (-15.375mm,-3.875mm) on Top Overlay And Track (-12.904mm,-2.74mm)(-12.804mm,-2.74mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "LED5" (-15.375mm,-3.875mm) on Top Overlay And Track (-13.604mm,-2.74mm)(-12.904mm,-2.74mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "LED5" (-15.375mm,-3.875mm) on Top Overlay And Track (-13.704mm,-2.74mm)(-13.604mm,-2.74mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "LED5" (-15.375mm,-3.875mm) on Top Overlay And Track (-14.004mm,-2.44mm)(-13.704mm,-2.74mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.012mm < 0.254mm) Between Text "PH1" (-36.27mm,-24.236mm) on Top Overlay And Text "R5" (-37.718mm,-26.014mm) on Top Overlay Silk Text to Silk Clearance [0.012mm]
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.254mm) Between Text "PH2" (-8.762mm,-24.236mm) on Top Overlay And Text "R14" (-10.21mm,-26.014mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PH2" (-8.762mm,-24.236mm) on Top Overlay And Text "R21" (-10.21mm,-24.516mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PH2" (-8.762mm,-24.236mm) on Top Overlay And Track (-6.649mm,-23.476mm)(-6.649mm,-22.524mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "PH2" (-8.762mm,-24.236mm) on Top Overlay And Track (-8.351mm,-24.526mm)(-6.649mm,-24.526mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PH5" (35.394mm,-7.294mm) on Top Overlay And Track (39.037mm,-8.145mm)(39.037mm,0.855mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R24" (17.019mm,-26.014mm) on Top Overlay And Text "R25" (17.019mm,-24.516mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "R24" (17.019mm,-26.014mm) on Top Overlay And Track (18.15mm,-25.65mm)(18.35mm,-25.65mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R24" (17.019mm,-26.014mm) on Top Overlay And Track (18.15mm,-26.35mm)(18.35mm,-26.35mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R24" (17.019mm,-26.014mm) on Top Overlay And Track (19.149mm,-24.526mm)(20.851mm,-24.526mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R25" (17.019mm,-24.516mm) on Top Overlay And Track (19.149mm,-24.526mm)(20.851mm,-24.526mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R25" (17.019mm,-24.516mm) on Top Overlay And Track (20.851mm,-23.476mm)(20.851mm,-22.524mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (-20.968mm,-26.116mm) on Top Overlay And Track (-20.15mm,-25.6mm)(-20.15mm,-25.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (-20.968mm,-26.116mm) on Top Overlay And Track (-20.85mm,-25.6mm)(-20.85mm,-25.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "R26" (-20.968mm,-26.116mm) on Top Overlay And Track (-21.421mm,-26.224mm)(-21.421mm,-24.589mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-18.609mm,-22.973mm)(-18.609mm,-21.493mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-19.759mm,-21.493mm)(-18.609mm,-21.493mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-19.759mm,-22.993mm)(-18.609mm,-22.993mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-19.789mm,-22.573mm)(-19.78mm,-22.573mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-19.78mm,-21.903mm)(-19.78mm,-21.893mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-19.78mm,-22.573mm)(-19.78mm,-21.893mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-20.12mm,-22.243mm)(-19.789mm,-22.573mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-20.12mm,-22.243mm)(-19.78mm,-21.903mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-20.12mm,-22.243mm)(-19.78mm,-22.243mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-20.1mm,-21.35mm)(-19.9mm,-21.35mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.05mm < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-21.19mm,-21.496mm)(-20.139mm,-21.496mm) on Top Overlay Silk Text to Silk Clearance [0.05mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-21.19mm,-22.996mm)(-20.139mm,-22.996mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-21.49mm,-21.796mm)(-21.19mm,-21.496mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.019mm < 0.254mm) Between Text "R27" (-20.968mm,-23.271mm) on Top Overlay And Track (-21.49mm,-22.696mm)(-21.19mm,-22.996mm) on Top Overlay Silk Text to Silk Clearance [0.019mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R32" (-9.716mm,0.986mm) on Top Overlay And Text "R33" (-6.973mm,0.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.254mm) Between Text "R32" (-9.716mm,0.986mm) on Top Overlay And Track (-5.901mm,2.881mm)(-4.25mm,2.881mm) on Top Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "R32" (-9.716mm,0.986mm) on Top Overlay And Track (-8.401mm,2.881mm)(-7.599mm,2.881mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "R33" (-6.973mm,0.986mm) on Top Overlay And Track (-3.776mm,2.881mm)(-2.099mm,2.881mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "R33" (-6.973mm,0.986mm) on Top Overlay And Track (-3.776mm,2.881mm)(-3.776mm,10.131mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "R33" (-6.973mm,0.986mm) on Top Overlay And Track (-5.901mm,2.881mm)(-4.25mm,2.881mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.254mm) Between Text "R35" (-14.29mm,-7.907mm) on Top Overlay And Track (-13.2mm,-10.65mm)(-13.2mm,-9.85mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R35" (-14.29mm,-7.907mm) on Top Overlay And Track (-13.6mm,-10.25mm)(-13.2mm,-10.25mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "R35" (-14.29mm,-7.907mm) on Top Overlay And Track (-14.426mm,-7.686mm)(-11.574mm,-7.686mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "R35" (-14.29mm,-7.907mm) on Top Overlay And Track (-14.579mm,-9.474mm)(-14.579mm,-7.839mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "R38" (-14.29mm,-10.907mm) on Top Overlay And Track (-13.2mm,-10.65mm)(-13.2mm,-9.85mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R38" (-14.29mm,-10.907mm) on Top Overlay And Track (-14.426mm,-12.814mm)(-11.574mm,-12.814mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "R38" (-14.29mm,-10.907mm) on Top Overlay And Track (-14.579mm,-12.661mm)(-14.579mm,-11.026mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (-37.718mm,-26.014mm) on Top Overlay And Text "R7" (-37.718mm,-24.516mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (-37.718mm,-26.014mm) on Top Overlay And Track (-36.005mm,-24.476mm)(-34.302mm,-24.476mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.254mm) Between Text "R5" (-37.718mm,-26.014mm) on Top Overlay And Track (-36.6mm,-25.65mm)(-36.4mm,-25.65mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "R5" (-37.718mm,-26.014mm) on Top Overlay And Track (-36.6mm,-26.35mm)(-36.4mm,-26.35mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (-37.718mm,-24.516mm) on Top Overlay And Track (-36.005mm,-24.476mm)(-34.302mm,-24.476mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U12" (9.207mm,-1.63mm) on Top Overlay And Track (12.4mm,-1.15mm)(12.6mm,-1.15mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U12" (9.207mm,-1.63mm) on Top Overlay And Track (12.4mm,-1.85mm)(12.6mm,-1.85mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U12" (9.207mm,-1.63mm) on Top Overlay And Track (9.4mm,-1.15mm)(9.6mm,-1.15mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U12" (9.207mm,-1.63mm) on Top Overlay And Track (9.4mm,-1.85mm)(9.6mm,-1.85mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U9" (-20.875mm,-7.075mm) on Top Overlay And Track (-19.956mm,-7.17mm)(-17.213mm,-7.17mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U9" (-20.875mm,-7.075mm) on Top Overlay And Track (-19.956mm,-7.17mm)(-19.956mm,-0.517mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :167

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02