<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>GCNSchedStrategy.h source code [llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::GCNMaxOccupancySchedStrategy,llvm::GCNScheduleDAGMILive "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='GCNSchedStrategy.h.html'>GCNSchedStrategy.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- GCNSchedStrategy.h - GCN Scheduler Strategy -*- C++ -*-------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_GCNSCHEDSTRATEGY_H">LLVM_LIB_TARGET_AMDGPU_GCNSCHEDSTRATEGY_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_GCNSCHEDSTRATEGY_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_GCNSCHEDSTRATEGY_H">LLVM_LIB_TARGET_AMDGPU_GCNSCHEDSTRATEGY_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="GCNRegPressure.h.html">"GCNRegPressure.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>class</b> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" id="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" id="llvm::SIRegisterInfo">SIRegisterInfo</a>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" id="llvm::GCNSubtarget">GCNSubtarget</a>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i class="doc">/// This is a minimal scheduler strategy.  The main difference between this</i></td></tr>
<tr><th id="26">26</th><td><i class="doc">/// and the GenericScheduler is that GCNSchedStrategy uses different</i></td></tr>
<tr><th id="27">27</th><td><i class="doc">/// heuristics to determine excess/critical pressure sets.  Its goal is to</i></td></tr>
<tr><th id="28">28</th><td><i class="doc">/// maximize kernel occupancy (i.e. maximum number of waves per simd).</i></td></tr>
<tr><th id="29">29</th><td><b>class</b> <dfn class="type def" id="llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a> {</td></tr>
<tr><th id="30">30</th><td>  <b>friend</b> <b>class</b> <a class="type" href="#llvm::GCNScheduleDAGMILive" title='llvm::GCNScheduleDAGMILive' data-ref="llvm::GCNScheduleDAGMILive">GCNScheduleDAGMILive</a>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="_ZN4llvm28GCNMaxOccupancySchedStrategy21pickNodeBidirectionalERb" title='llvm::GCNMaxOccupancySchedStrategy::pickNodeBidirectional' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy21pickNodeBidirectionalERb">pickNodeBidirectional</dfn>(<em>bool</em> &amp;<dfn class="local col1 decl" id="181IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="181IsTopNode">IsTopNode</dfn>);</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GCNMaxOccupancySchedStrategy::pickNodeFromQueue' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col2 decl" id="182Zone" title='Zone' data-type='llvm::SchedBoundary &amp;' data-ref="182Zone">Zone</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> &amp;<dfn class="local col3 decl" id="183ZonePolicy" title='ZonePolicy' data-type='const llvm::GenericSchedulerBase::CandPolicy &amp;' data-ref="183ZonePolicy">ZonePolicy</dfn>,</td></tr>
<tr><th id="35">35</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col4 decl" id="184RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="184RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="36">36</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col5 decl" id="185Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="185Cand">Cand</dfn>);</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj" title='llvm::GCNMaxOccupancySchedStrategy::initCandidate' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj">initCandidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col6 decl" id="186Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="186Cand">Cand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="187SU" title='SU' data-type='llvm::SUnit *' data-ref="187SU">SU</dfn>,</td></tr>
<tr><th id="39">39</th><td>                     <em>bool</em> <dfn class="local col8 decl" id="188AtTop" title='AtTop' data-type='bool' data-ref="188AtTop">AtTop</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col9 decl" id="189RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="189RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="40">40</th><td>                     <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col0 decl" id="190SRI" title='SRI' data-type='const llvm::SIRegisterInfo *' data-ref="190SRI">SRI</dfn>,</td></tr>
<tr><th id="41">41</th><td>                     <em>unsigned</em> <dfn class="local col1 decl" id="191SGPRPressure" title='SGPRPressure' data-type='unsigned int' data-ref="191SGPRPressure">SGPRPressure</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="192VGPRPressure" title='VGPRPressure' data-type='unsigned int' data-ref="192VGPRPressure">VGPRPressure</dfn>);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::GCNMaxOccupancySchedStrategy::SGPRExcessLimit" title='llvm::GCNMaxOccupancySchedStrategy::SGPRExcessLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::SGPRExcessLimit">SGPRExcessLimit</dfn>;</td></tr>
<tr><th id="44">44</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::GCNMaxOccupancySchedStrategy::VGPRExcessLimit" title='llvm::GCNMaxOccupancySchedStrategy::VGPRExcessLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::VGPRExcessLimit">VGPRExcessLimit</dfn>;</td></tr>
<tr><th id="45">45</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit" title='llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit">SGPRCriticalLimit</dfn>;</td></tr>
<tr><th id="46">46</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit" title='llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit">VGPRCriticalLimit</dfn>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy" title='llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy' data-ref="llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy">TargetOccupancy</dfn>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::GCNMaxOccupancySchedStrategy::MF" title='llvm::GCNMaxOccupancySchedStrategy::MF' data-ref="llvm::GCNMaxOccupancySchedStrategy::MF">MF</dfn>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>public</b>:</td></tr>
<tr><th id="53">53</th><td>  <dfn class="decl" id="_ZN4llvm28GCNMaxOccupancySchedStrategyC1EPKNS_19MachineSchedContextE" title='llvm::GCNMaxOccupancySchedStrategy::GCNMaxOccupancySchedStrategy' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategyC1EPKNS_19MachineSchedContextE">GCNMaxOccupancySchedStrategy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col3 decl" id="193C" title='C' data-type='const llvm::MachineSchedContext *' data-ref="193C">C</dfn>);</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="virtual decl" id="_ZN4llvm28GCNMaxOccupancySchedStrategy8pickNodeERb" title='llvm::GCNMaxOccupancySchedStrategy::pickNode' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col4 decl" id="194IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="194IsTopNode">IsTopNode</dfn>) override;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZN4llvm28GCNMaxOccupancySchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::GCNMaxOccupancySchedStrategy::initialize' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col5 decl" id="195DAG" title='DAG' data-type='llvm::ScheduleDAGMI *' data-ref="195DAG">DAG</dfn>) override;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm28GCNMaxOccupancySchedStrategy18setTargetOccupancyEj" title='llvm::GCNMaxOccupancySchedStrategy::setTargetOccupancy' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy18setTargetOccupancyEj">setTargetOccupancy</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="196Occ" title='Occ' data-type='unsigned int' data-ref="196Occ">Occ</dfn>) { <a class="member" href="#llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy" title='llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy' data-ref="llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy">TargetOccupancy</a> = <a class="local col6 ref" href="#196Occ" title='Occ' data-ref="196Occ">Occ</a>; }</td></tr>
<tr><th id="60">60</th><td>};</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><b>class</b> <dfn class="type def" id="llvm::GCNScheduleDAGMILive" title='llvm::GCNScheduleDAGMILive' data-ref="llvm::GCNScheduleDAGMILive">GCNScheduleDAGMILive</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> {</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="decl" id="llvm::GCNScheduleDAGMILive::ST" title='llvm::GCNScheduleDAGMILive::ST' data-ref="llvm::GCNScheduleDAGMILive::ST">ST</dfn>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="decl" id="llvm::GCNScheduleDAGMILive::MFI" title='llvm::GCNScheduleDAGMILive::MFI' data-ref="llvm::GCNScheduleDAGMILive::MFI">MFI</dfn>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <i>// Occupancy target at the beginning of function scheduling cycle.</i></td></tr>
<tr><th id="69">69</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::GCNScheduleDAGMILive::StartingOccupancy" title='llvm::GCNScheduleDAGMILive::StartingOccupancy' data-ref="llvm::GCNScheduleDAGMILive::StartingOccupancy">StartingOccupancy</dfn>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i>// Minimal real occupancy recorder for the function.</i></td></tr>
<tr><th id="72">72</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::GCNScheduleDAGMILive::MinOccupancy" title='llvm::GCNScheduleDAGMILive::MinOccupancy' data-ref="llvm::GCNScheduleDAGMILive::MinOccupancy">MinOccupancy</dfn>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <i>// Scheduling stage number.</i></td></tr>
<tr><th id="75">75</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::GCNScheduleDAGMILive::Stage" title='llvm::GCNScheduleDAGMILive::Stage' data-ref="llvm::GCNScheduleDAGMILive::Stage">Stage</dfn>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i>// Current region index.</i></td></tr>
<tr><th id="78">78</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="decl" id="llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</dfn>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i>// Vector of regions recorder for later rescheduling</i></td></tr>
<tr><th id="81">81</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>,</td></tr>
<tr><th id="82">82</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>&gt;, <var>32</var>&gt; <dfn class="decl" id="llvm::GCNScheduleDAGMILive::Regions" title='llvm::GCNScheduleDAGMILive::Regions' data-ref="llvm::GCNScheduleDAGMILive::Regions">Regions</dfn>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i>// Region live-in cache.</i></td></tr>
<tr><th id="85">85</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a>, <var>32</var>&gt; <dfn class="decl" id="llvm::GCNScheduleDAGMILive::LiveIns" title='llvm::GCNScheduleDAGMILive::LiveIns' data-ref="llvm::GCNScheduleDAGMILive::LiveIns">LiveIns</dfn>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <i>// Region pressure cache.</i></td></tr>
<tr><th id="88">88</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a>, <var>32</var>&gt; <dfn class="decl" id="llvm::GCNScheduleDAGMILive::Pressure" title='llvm::GCNScheduleDAGMILive::Pressure' data-ref="llvm::GCNScheduleDAGMILive::Pressure">Pressure</dfn>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <i>// Temporary basic block live-in cache.</i></td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="GCNRegPressure.h.html#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a>&gt; <dfn class="decl" id="llvm::GCNScheduleDAGMILive::MBBLiveIns" title='llvm::GCNScheduleDAGMILive::MBBLiveIns' data-ref="llvm::GCNScheduleDAGMILive::MBBLiveIns">MBBLiveIns</dfn>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i>// Return current region pressure.</i></td></tr>
<tr><th id="94">94</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> <dfn class="decl" id="_ZNK4llvm20GCNScheduleDAGMILive18getRealRegPressureEv" title='llvm::GCNScheduleDAGMILive::getRealRegPressure' data-ref="_ZNK4llvm20GCNScheduleDAGMILive18getRealRegPressureEv">getRealRegPressure</dfn>() <em>const</em>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i>// Compute and cache live-ins and pressure for all regions in block.</i></td></tr>
<tr><th id="97">97</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm20GCNScheduleDAGMILive20computeBlockPressureEPKNS_17MachineBasicBlockE" title='llvm::GCNScheduleDAGMILive::computeBlockPressure' data-ref="_ZN4llvm20GCNScheduleDAGMILive20computeBlockPressureEPKNS_17MachineBasicBlockE">computeBlockPressure</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="197MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="197MBB">MBB</dfn>);</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><b>public</b>:</td></tr>
<tr><th id="101">101</th><td>  <dfn class="decl" id="_ZN4llvm20GCNScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::GCNScheduleDAGMILive::GCNScheduleDAGMILive' data-ref="_ZN4llvm20GCNScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">GCNScheduleDAGMILive</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col8 decl" id="198C" title='C' data-type='llvm::MachineSchedContext *' data-ref="198C">C</dfn>,</td></tr>
<tr><th id="102">102</th><td>                       <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a>&gt; <dfn class="local col9 decl" id="199S" title='S' data-type='std::unique_ptr&lt;MachineSchedStrategy&gt;' data-ref="199S">S</dfn>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZN4llvm20GCNScheduleDAGMILive8scheduleEv" title='llvm::GCNScheduleDAGMILive::schedule' data-ref="_ZN4llvm20GCNScheduleDAGMILive8scheduleEv">schedule</dfn>() override;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZN4llvm20GCNScheduleDAGMILive16finalizeScheduleEv" title='llvm::GCNScheduleDAGMILive::finalizeSchedule' data-ref="_ZN4llvm20GCNScheduleDAGMILive16finalizeScheduleEv">finalizeSchedule</dfn>() override;</td></tr>
<tr><th id="107">107</th><td>};</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>} <i>// End namespace llvm</i></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#<span data-ppcond="13">endif</span> // GCNSCHEDSTRATEGY_H</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUTargetMachine.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
