{"auto_keywords": [{"score": 0.04456908482160254, "phrase": "montgomery"}, {"score": 0.03963956481828601, "phrase": "hardware_implementation"}, {"score": 0.00481495049065317, "phrase": "rsa_hardware_implementation."}, {"score": 0.004610058444728656, "phrase": "rsa_hardware_implementation"}, {"score": 0.004081385289516914, "phrase": "fast_methods"}, {"score": 0.0038401488612789963, "phrase": "rsa_algorithm"}, {"score": 0.00374118770061186, "phrase": "rns"}, {"score": 0.002931569771634119, "phrase": "used_area"}, {"score": 0.0027341763737751467, "phrase": "better_performance"}, {"score": 0.002237477619351199, "phrase": "proper_method"}, {"score": 0.0021420964663058308, "phrase": "fpga"}, {"score": 0.0021049977753042253, "phrase": "asic_design"}], "paper_keywords": ["RSA", " RNS", " Montgomery", " cryptography", " CSA"], "paper_abstract": "There arc many architectures for RSA hardware implementation which improve its performance Two main methods for this purpose are Montgomery and RNS These are fast methods to convert plaintext to ciphertext in RSA algorithm with hardware implementation RNS is faster than Montgomery but it uses more axed, The goal of this paper is to compare these two methods based on the speed and on the used area For this purpose the architecture has a better performance for each method is selected, and some modification is done to enhance their performance This comparison can be used to select the proper method for hardware implementation in both FPGA and ASIC design", "paper_title": "MONTGOMERY AND RNS FOR RSA HARDWARE IMPLEMENTATION", "paper_id": "WOS:000284193200008"}