
5. Printing statistics.

=== $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram ===

   Number of wires:                 17
   Number of wire bits:             95
   Number of public wires:           9
   Number of public wire bits:      41
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:             74
   Number of public wires:          16
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $adffe                          3
     $and                            3
     $eq                             2
     $logic_not                      1
     $mux                            7
     $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      1
     $reduce_bool                    3

=== $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram ===

   Number of wires:                  9
   Number of wire bits:             58
   Number of public wires:           5
   Number of public wire bits:      26
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== bvb ===

   Number of wires:                 30
   Number of wire bits:           1134
   Number of public wires:          20
   Number of public wire bits:     745
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                            1
     $adffe                          2
     $and                            2
     $dffe                           3
     $not                            3
     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a     32
     $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram      1
     $reduce_and                     1
     $shl                            2
     $shr                            3

=== design hierarchy ===

   bvb                               1
     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a     32
       $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      1
     $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram      1

   Number of wires:               1543
   Number of wire bits:           6600
   Number of public wires:         825
   Number of public wire bits:    3747
   Number of memories:              33
   Number of memory bits:         3072
   Number of processes:              0
   Number of cells:               1079
     $add                           65
     $adffe                         98
     $and                           98
     $dffe                          68
     $eq                            64
     $logic_not                     32
     $memrd                         65
     $memwr_v2                      65
     $mux                          419
     $not                            3
     $reduce_and                     1
     $reduce_bool                   96
     $shl                            2
     $shr                            3

