







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv119__pointer_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__function_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b6thrust6system6detail10sequential3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 8 .b8 _ZTVN6caffe28OperatorINS_11CUDAContextEEE[136];
.global .align 8 .b8 _ZTVN6caffe235BinaryElementwiseWithArgsGradientOpINS_11TensorTypesIJilfdEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_10DivFunctorIS3_EEEENS_15SameTypeAsInputES8_EE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJilfdEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_10DivFunctorIS3_EEEENS_15SameTypeAsInputEEE[136];

































































.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIiiiEEviPKT_PKT0_PKT1_PS2_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIiiiEEviPKT_PKT0_PKT1_PS2__param_0,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIiiiEEviPKT_PKT0_PKT1_PS2__param_1,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIiiiEEviPKT_PKT0_PKT1_PS2__param_2,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIiiiEEviPKT_PKT0_PKT1_PS2__param_3,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIiiiEEviPKT_PKT0_PKT1_PS2__param_4
)
{
.reg .pred %p<3>;
.reg .b32 %r<13>;
.reg .b64 %rd<17>;


ld.param.u64 %rd7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIiiiEEviPKT_PKT0_PKT1_PS2__param_1];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIiiiEEviPKT_PKT0_PKT1_PS2__param_2];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIiiiEEviPKT_PKT0_PKT1_PS2__param_3];
ld.param.u64 %rd10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIiiiEEviPKT_PKT0_PKT1_PS2__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd16, %r4;
ld.param.s32 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIiiiEEviPKT_PKT0_PKT1_PS2__param_0];
setp.ge.u64	%p1, %rd16, %rd2;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd3, %rd10;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB0_2:
shl.b64 %rd14, %rd16, 2;
add.s64 %rd11, %rd7, %rd14;

	ld.global.nc.s32 %r7, [%rd11];

	neg.s32 %r10, %r7;
add.s64 %rd12, %rd9, %rd14;

	ld.global.nc.s32 %r8, [%rd12];

	mul.lo.s32 %r11, %r8, %r10;
add.s64 %rd13, %rd8, %rd14;

	ld.global.nc.s32 %r9, [%rd13];

	div.s32 %r12, %r11, %r9;
add.s64 %rd15, %rd3, %rd14;
st.global.u32 [%rd15], %r12;
add.s64 %rd16, %rd4, %rd16;
setp.lt.u64	%p2, %rd16, %rd2;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[4],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[24],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .b32 %r<77>;
.reg .b64 %rd<24>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r73, %ctaid.x;
setp.ge.s32	%p2, %r73, %r17;
@%p2 bra BB1_12;

mov.u32 %r4, %tid.x;
shr.u32 %r21, %r4, 5;
mul.wide.u32 %rd10, %r21, 4;
mov.u64 %rd11, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd12, %rd11, %rd10;
add.s64 %rd2, %rd12, 4;
mov.u32 %r5, %ntid.x;
cvt.u64.u32	%rd3, %r20;

	mov.u32 %r36, %laneid;

	cvta.to.global.u64 %rd21, %rd9;

BB1_2:
mov.u32 %r75, 0;
setp.ge.s32	%p3, %r4, %r18;
@%p3 bra BB1_5;

mul.lo.s32 %r7, %r73, %r18;
mul.wide.s32 %rd13, %r73, 4;
add.s64 %rd4, %rd7, %rd13;
mov.u32 %r75, 0;
mov.u32 %r74, %r4;

BB1_4:
mov.u32 %r8, %r74;
add.s32 %r27, %r8, %r7;
cvt.s64.s32	%rd17, %r27;
mul.lo.s64 %rd18, %rd1, %rd17;
cvt.u32.u64	%r28, %rd3;
shr.u64 %rd19, %rd18, %r28;
cvt.u32.u64	%r29, %rd19;
mul.lo.s32 %r30, %r29, %r2;
sub.s32 %r31, %r27, %r30;
mul.lo.s32 %r32, %r31, %r1;
mul.wide.s32 %rd20, %r32, 4;
add.s64 %rd14, %rd6, %rd20;

	ld.global.nc.s32 %r24, [%rd14];

	neg.s32 %r33, %r24;
add.s64 %rd15, %rd8, %rd20;

	ld.global.nc.s32 %r25, [%rd15];

	mul.lo.s32 %r34, %r25, %r33;

	ld.global.nc.s32 %r26, [%rd4];

	div.s32 %r35, %r34, %r26;
add.s32 %r75, %r35, %r75;
add.s32 %r11, %r5, %r8;
setp.lt.s32	%p4, %r11, %r18;
mov.u32 %r74, %r11;
@%p4 bra BB1_4;

BB1_5:
mov.u32 %r39, 1;
mov.u32 %r56, 31;

	shfl.down.b32 %r37, %r75, %r39, %r56;

	add.s32 %r57, %r36, 1;
setp.lt.s32	%p5, %r57, 32;
selp.b32	%r58, %r37, 0, %p5;
add.s32 %r42, %r58, %r75;
mov.u32 %r43, 2;

	shfl.down.b32 %r41, %r42, %r43, %r56;

	add.s32 %r59, %r36, 2;
setp.lt.s32	%p6, %r59, 32;
selp.b32	%r60, %r41, 0, %p6;
add.s32 %r46, %r42, %r60;
mov.u32 %r47, 4;

	shfl.down.b32 %r45, %r46, %r47, %r56;

	add.s32 %r61, %r36, 4;
setp.lt.s32	%p7, %r61, 32;
selp.b32	%r62, %r45, 0, %p7;
add.s32 %r50, %r46, %r62;
mov.u32 %r51, 8;

	shfl.down.b32 %r49, %r50, %r51, %r56;

	add.s32 %r63, %r36, 8;
setp.lt.s32	%p8, %r63, 32;
selp.b32	%r64, %r49, 0, %p8;
add.s32 %r54, %r50, %r64;
mov.u32 %r55, 16;

	shfl.down.b32 %r53, %r54, %r55, %r56;

	add.s32 %r65, %r36, 16;
setp.lt.s32	%p9, %r65, 32;
selp.b32	%r66, %r53, 0, %p9;
add.s32 %r76, %r54, %r66;
setp.ne.s32	%p10, %r36, 0;
@%p10 bra BB1_7;

st.shared.u32 [%rd2], %r76;

BB1_7:
setp.eq.s32	%p1, %r4, 0;
bar.sync 0;
@!%p1 bra BB1_9;
bra.uni BB1_8;

BB1_8:
ld.shared.u32 %r67, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.s32 %r68, %r67, %r76;
ld.shared.u32 %r69, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.s32 %r70, %r68, %r69;
ld.shared.u32 %r71, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s32 %r76, %r70, %r71;

BB1_9:
setp.ne.s32	%p11, %r4, 0;
@%p11 bra BB1_11;

mul.wide.s32 %rd22, %r73, 4;
add.s64 %rd23, %rd21, %rd22;
st.global.u32 [%rd23], %r76;

BB1_11:
bar.sync 0;
mov.u32 %r72, %nctaid.x;
add.s32 %r73, %r72, %r73;
setp.lt.s32	%p12, %r73, %r17;
@%p12 bra BB1_2;

BB1_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[8],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[48],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .b32 %r<89>;
.reg .b64 %rd<29>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r85, %ctaid.x;
setp.ge.s32	%p2, %r85, %r17;
@%p2 bra BB2_12;

cvt.u64.u32	%rd3, %r22;
cvt.u64.u32	%rd4, %r20;

	mov.u32 %r44, %laneid;

	cvta.to.global.u64 %rd26, %rd11;

BB2_2:
mov.u32 %r24, %tid.x;
mov.u32 %r87, 0;
setp.ge.s32	%p3, %r24, %r18;
@%p3 bra BB2_5;

mul.wide.s32 %rd12, %r85, 4;
add.s64 %rd5, %rd9, %rd12;
mov.u32 %r87, 0;
mov.u32 %r86, %r24;

BB2_4:
mov.u32 %r8, %r86;
mad.lo.s32 %r29, %r85, %r18, %r8;
cvt.s64.s32	%rd16, %r29;
mul.lo.s64 %rd17, %rd2, %rd16;
cvt.u32.u64	%r30, %rd3;
shr.u64 %rd18, %rd17, %r30;
cvt.u32.u64	%r31, %rd18;
mul.lo.s32 %r32, %r31, %r4;
sub.s32 %r33, %r29, %r32;
mul.lo.s32 %r34, %r33, %r2;
cvt.s64.s32 %rd19, %rd18;
mul.lo.s64 %rd20, %rd1, %rd19;
cvt.u32.u64	%r35, %rd4;
shr.u64 %rd21, %rd20, %r35;
cvt.u32.u64	%r36, %rd21;
mul.lo.s32 %r37, %r36, %r3;
sub.s32 %r38, %r31, %r37;
mad.lo.s32 %r39, %r38, %r1, %r34;
mul.wide.s32 %rd22, %r39, 4;
add.s64 %rd13, %rd8, %rd22;

	ld.global.nc.s32 %r26, [%rd13];

	neg.s32 %r40, %r26;
add.s64 %rd14, %rd10, %rd22;

	ld.global.nc.s32 %r27, [%rd14];

	mul.lo.s32 %r41, %r27, %r40;

	ld.global.nc.s32 %r28, [%rd5];

	div.s32 %r42, %r41, %r28;
add.s32 %r87, %r42, %r87;
mov.u32 %r43, %ntid.x;
add.s32 %r11, %r43, %r8;
setp.lt.s32	%p4, %r11, %r18;
mov.u32 %r86, %r11;
@%p4 bra BB2_4;

BB2_5:
mov.u32 %r47, 1;
mov.u32 %r64, 31;

	shfl.down.b32 %r45, %r87, %r47, %r64;

	add.s32 %r65, %r44, 1;
setp.lt.s32	%p5, %r65, 32;
selp.b32	%r66, %r45, 0, %p5;
add.s32 %r50, %r66, %r87;
mov.u32 %r51, 2;

	shfl.down.b32 %r49, %r50, %r51, %r64;

	add.s32 %r67, %r44, 2;
setp.lt.s32	%p6, %r67, 32;
selp.b32	%r68, %r49, 0, %p6;
add.s32 %r54, %r50, %r68;
mov.u32 %r55, 4;

	shfl.down.b32 %r53, %r54, %r55, %r64;

	add.s32 %r69, %r44, 4;
setp.lt.s32	%p7, %r69, 32;
selp.b32	%r70, %r53, 0, %p7;
add.s32 %r58, %r54, %r70;
mov.u32 %r59, 8;

	shfl.down.b32 %r57, %r58, %r59, %r64;

	add.s32 %r71, %r44, 8;
setp.lt.s32	%p8, %r71, 32;
selp.b32	%r72, %r57, 0, %p8;
add.s32 %r62, %r58, %r72;
mov.u32 %r63, 16;

	shfl.down.b32 %r61, %r62, %r63, %r64;

	add.s32 %r73, %r44, 16;
setp.lt.s32	%p9, %r73, 32;
selp.b32	%r74, %r61, 0, %p9;
add.s32 %r88, %r62, %r74;
setp.ne.s32	%p10, %r44, 0;
@%p10 bra BB2_7;

shr.u32 %r76, %r24, 5;
mul.wide.u32 %rd23, %r76, 4;
mov.u64 %rd24, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd25, %rd24, %rd23;
st.shared.u32 [%rd25+4], %r88;

BB2_7:
setp.eq.s32	%p1, %r24, 0;
bar.sync 0;
@!%p1 bra BB2_9;
bra.uni BB2_8;

BB2_8:
ld.shared.u32 %r78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.s32 %r79, %r78, %r88;
ld.shared.u32 %r80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.s32 %r81, %r79, %r80;
ld.shared.u32 %r82, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s32 %r88, %r81, %r82;

BB2_9:
setp.ne.s32	%p11, %r24, 0;
@%p11 bra BB2_11;

mul.wide.s32 %rd27, %r85, 4;
add.s64 %rd28, %rd26, %rd27;
st.global.u32 [%rd28], %r88;

BB2_11:
bar.sync 0;
mov.u32 %r84, %nctaid.x;
add.s32 %r85, %r84, %r85;
setp.lt.s32	%p12, %r85, %r17;
@%p12 bra BB2_2;

BB2_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[12],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[72],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<13>;
.reg .b16 %rs<25>;
.reg .b32 %r<98>;
.reg .b64 %rd<34>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+56];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+48];
ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r94, %ctaid.x;
setp.ge.s32	%p2, %r94, %r19;
@%p2 bra BB3_12;

cvt.u64.u32	%rd4, %r26;
cvt.u64.u32	%rd5, %r24;
cvt.u64.u32	%rd6, %r22;

	mov.u32 %r53, %laneid;

	cvta.to.global.u64 %rd31, %rd13;

BB3_2:
mov.u32 %r28, %tid.x;
mov.u32 %r96, 0;
setp.ge.s32	%p3, %r28, %r20;
@%p3 bra BB3_5;

mov.u32 %r96, 0;
mov.u32 %r95, %r28;

BB3_4:
mov.u32 %r10, %r95;
mad.lo.s32 %r33, %r94, %r20, %r10;
cvt.s64.s32	%rd17, %r33;
mul.lo.s64 %rd18, %rd3, %rd17;
cvt.u32.u64	%r34, %rd4;
shr.u64 %rd19, %rd18, %r34;
cvt.u32.u64	%r35, %rd19;
mul.lo.s32 %r36, %r35, %r6;
sub.s32 %r37, %r33, %r36;
mul.lo.s32 %r38, %r37, %r3;
cvt.s64.s32 %rd20, %rd19;
mul.lo.s64 %rd21, %rd2, %rd20;
cvt.u32.u64	%r39, %rd5;
shr.u64 %rd22, %rd21, %r39;
cvt.u32.u64	%r40, %rd22;
mul.lo.s32 %r41, %r40, %r5;
sub.s32 %r42, %r35, %r41;
mad.lo.s32 %r43, %r42, %r2, %r38;
cvt.s64.s32 %rd23, %rd22;
mul.lo.s64 %rd24, %rd1, %rd23;
cvt.u32.u64	%r44, %rd6;
shr.u64 %rd25, %rd24, %r44;
cvt.u32.u64	%r45, %rd25;
mul.lo.s32 %r46, %r45, %r4;
sub.s32 %r47, %r40, %r46;
mad.lo.s32 %r48, %r47, %r1, %r43;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd14, %rd10, %rd26;

	ld.global.nc.s32 %r30, [%rd14];

	neg.s32 %r49, %r30;
add.s64 %rd15, %rd12, %rd26;

	ld.global.nc.s32 %r31, [%rd15];

	mul.lo.s32 %r50, %r31, %r49;
mul.wide.s32 %rd27, %r94, 4;
add.s64 %rd16, %rd11, %rd27;

	ld.global.nc.s32 %r32, [%rd16];

	div.s32 %r51, %r50, %r32;
add.s32 %r96, %r51, %r96;
mov.u32 %r52, %ntid.x;
add.s32 %r13, %r52, %r10;
setp.lt.s32	%p4, %r13, %r20;
mov.u32 %r95, %r13;
@%p4 bra BB3_4;

BB3_5:
mov.u32 %r56, 1;
mov.u32 %r73, 31;

	shfl.down.b32 %r54, %r96, %r56, %r73;

	add.s32 %r74, %r53, 1;
setp.lt.s32	%p5, %r74, 32;
selp.b32	%r75, %r54, 0, %p5;
add.s32 %r59, %r75, %r96;
mov.u32 %r60, 2;

	shfl.down.b32 %r58, %r59, %r60, %r73;

	add.s32 %r76, %r53, 2;
setp.lt.s32	%p6, %r76, 32;
selp.b32	%r77, %r58, 0, %p6;
add.s32 %r63, %r59, %r77;
mov.u32 %r64, 4;

	shfl.down.b32 %r62, %r63, %r64, %r73;

	add.s32 %r78, %r53, 4;
setp.lt.s32	%p7, %r78, 32;
selp.b32	%r79, %r62, 0, %p7;
add.s32 %r67, %r63, %r79;
mov.u32 %r68, 8;

	shfl.down.b32 %r66, %r67, %r68, %r73;

	add.s32 %r80, %r53, 8;
setp.lt.s32	%p8, %r80, 32;
selp.b32	%r81, %r66, 0, %p8;
add.s32 %r71, %r67, %r81;
mov.u32 %r72, 16;

	shfl.down.b32 %r70, %r71, %r72, %r73;

	add.s32 %r82, %r53, 16;
setp.lt.s32	%p9, %r82, 32;
selp.b32	%r83, %r70, 0, %p9;
add.s32 %r97, %r71, %r83;
setp.ne.s32	%p10, %r53, 0;
@%p10 bra BB3_7;

shr.u32 %r85, %r28, 5;
mul.wide.u32 %rd28, %r85, 4;
mov.u64 %rd29, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd30, %rd29, %rd28;
st.shared.u32 [%rd30+4], %r97;

BB3_7:
setp.eq.s32	%p1, %r28, 0;
bar.sync 0;
@!%p1 bra BB3_9;
bra.uni BB3_8;

BB3_8:
ld.shared.u32 %r87, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.s32 %r88, %r87, %r97;
ld.shared.u32 %r89, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.s32 %r90, %r88, %r89;
ld.shared.u32 %r91, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s32 %r97, %r90, %r91;

BB3_9:
setp.ne.s32	%p11, %r28, 0;
@%p11 bra BB3_11;

mul.wide.s32 %rd32, %r94, 4;
add.s64 %rd33, %rd31, %rd32;
st.global.u32 [%rd33], %r97;

BB3_11:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
add.s32 %r94, %r93, %r94;
setp.lt.s32	%p12, %r94, %r19;
@%p12 bra BB3_2;

BB3_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[16],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[96],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<13>;
.reg .b16 %rs<33>;
.reg .b32 %r<107>;
.reg .b64 %rd<40>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+88];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+80];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+72];
ld.param.u32 %r28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+56];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+48];
ld.param.u32 %r26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r103, %ctaid.x;
setp.ge.s32	%p2, %r103, %r21;
@%p2 bra BB4_12;

cvt.u64.u32	%rd5, %r30;
cvt.u64.u32	%rd6, %r28;
cvt.u64.u32	%rd7, %r26;
cvt.u64.u32	%rd8, %r24;

	mov.u32 %r62, %laneid;

	cvta.to.global.u64 %rd37, %rd16;

BB4_2:
mov.u32 %r32, %tid.x;
mov.u32 %r105, 0;
setp.ge.s32	%p3, %r32, %r22;
@%p3 bra BB4_5;

mov.u32 %r105, 0;
mov.u32 %r104, %r32;

BB4_4:
mov.u32 %r12, %r104;
mad.lo.s32 %r37, %r103, %r22, %r12;
cvt.s64.s32	%rd20, %r37;
mul.lo.s64 %rd21, %rd4, %rd20;
cvt.u32.u64	%r38, %rd5;
shr.u64 %rd22, %rd21, %r38;
cvt.u32.u64	%r39, %rd22;
mul.lo.s32 %r40, %r39, %r8;
sub.s32 %r41, %r37, %r40;
mul.lo.s32 %r42, %r41, %r4;
cvt.s64.s32 %rd23, %rd22;
mul.lo.s64 %rd24, %rd3, %rd23;
cvt.u32.u64	%r43, %rd6;
shr.u64 %rd25, %rd24, %r43;
cvt.u32.u64	%r44, %rd25;
mul.lo.s32 %r45, %r44, %r7;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r3, %r42;
cvt.s64.s32 %rd26, %rd25;
mul.lo.s64 %rd27, %rd2, %rd26;
cvt.u32.u64	%r48, %rd7;
shr.u64 %rd28, %rd27, %r48;
cvt.u32.u64	%r49, %rd28;
mul.lo.s32 %r50, %r49, %r6;
sub.s32 %r51, %r44, %r50;
mad.lo.s32 %r52, %r51, %r2, %r47;
cvt.s64.s32 %rd29, %rd28;
mul.lo.s64 %rd30, %rd1, %rd29;
cvt.u32.u64	%r53, %rd8;
shr.u64 %rd31, %rd30, %r53;
cvt.u32.u64	%r54, %rd31;
mul.lo.s32 %r55, %r54, %r5;
sub.s32 %r56, %r49, %r55;
mad.lo.s32 %r57, %r56, %r1, %r52;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd17, %rd13, %rd32;

	ld.global.nc.s32 %r34, [%rd17];

	neg.s32 %r58, %r34;
add.s64 %rd18, %rd15, %rd32;

	ld.global.nc.s32 %r35, [%rd18];

	mul.lo.s32 %r59, %r35, %r58;
mul.wide.s32 %rd33, %r103, 4;
add.s64 %rd19, %rd14, %rd33;

	ld.global.nc.s32 %r36, [%rd19];

	div.s32 %r60, %r59, %r36;
add.s32 %r105, %r60, %r105;
mov.u32 %r61, %ntid.x;
add.s32 %r15, %r61, %r12;
setp.lt.s32	%p4, %r15, %r22;
mov.u32 %r104, %r15;
@%p4 bra BB4_4;

BB4_5:
mov.u32 %r65, 1;
mov.u32 %r82, 31;

	shfl.down.b32 %r63, %r105, %r65, %r82;

	add.s32 %r83, %r62, 1;
setp.lt.s32	%p5, %r83, 32;
selp.b32	%r84, %r63, 0, %p5;
add.s32 %r68, %r84, %r105;
mov.u32 %r69, 2;

	shfl.down.b32 %r67, %r68, %r69, %r82;

	add.s32 %r85, %r62, 2;
setp.lt.s32	%p6, %r85, 32;
selp.b32	%r86, %r67, 0, %p6;
add.s32 %r72, %r68, %r86;
mov.u32 %r73, 4;

	shfl.down.b32 %r71, %r72, %r73, %r82;

	add.s32 %r87, %r62, 4;
setp.lt.s32	%p7, %r87, 32;
selp.b32	%r88, %r71, 0, %p7;
add.s32 %r76, %r72, %r88;
mov.u32 %r77, 8;

	shfl.down.b32 %r75, %r76, %r77, %r82;

	add.s32 %r89, %r62, 8;
setp.lt.s32	%p8, %r89, 32;
selp.b32	%r90, %r75, 0, %p8;
add.s32 %r80, %r76, %r90;
mov.u32 %r81, 16;

	shfl.down.b32 %r79, %r80, %r81, %r82;

	add.s32 %r91, %r62, 16;
setp.lt.s32	%p9, %r91, 32;
selp.b32	%r92, %r79, 0, %p9;
add.s32 %r106, %r80, %r92;
setp.ne.s32	%p10, %r62, 0;
@%p10 bra BB4_7;

shr.u32 %r94, %r32, 5;
mul.wide.u32 %rd34, %r94, 4;
mov.u64 %rd35, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd36, %rd35, %rd34;
st.shared.u32 [%rd36+4], %r106;

BB4_7:
setp.eq.s32	%p1, %r32, 0;
bar.sync 0;
@!%p1 bra BB4_9;
bra.uni BB4_8;

BB4_8:
ld.shared.u32 %r96, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.s32 %r97, %r96, %r106;
ld.shared.u32 %r98, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.s32 %r99, %r97, %r98;
ld.shared.u32 %r100, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s32 %r106, %r99, %r100;

BB4_9:
setp.ne.s32	%p11, %r32, 0;
@%p11 bra BB4_11;

mul.wide.s32 %rd38, %r103, 4;
add.s64 %rd39, %rd37, %rd38;
st.global.u32 [%rd39], %r106;

BB4_11:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
add.s32 %r103, %r102, %r103;
setp.lt.s32	%p12, %r103, %r21;
@%p12 bra BB4_2;

BB4_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[20],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[120],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<13>;
.reg .b16 %rs<41>;
.reg .b32 %r<116>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r34, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+112];
ld.param.u64 %rd5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+104];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+96];
ld.param.u32 %r32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+88];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+80];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+72];
ld.param.u32 %r30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+56];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+48];
ld.param.u32 %r28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r112, %ctaid.x;
setp.ge.s32	%p2, %r112, %r23;
@%p2 bra BB5_12;

cvt.u64.u32	%rd6, %r34;
cvt.u64.u32	%rd7, %r32;
cvt.u64.u32	%rd8, %r30;
cvt.u64.u32	%rd9, %r28;
cvt.u64.u32	%rd10, %r26;

	mov.u32 %r71, %laneid;

	cvta.to.global.u64 %rd43, %rd19;

BB5_2:
mov.u32 %r36, %tid.x;
mov.u32 %r114, 0;
setp.ge.s32	%p3, %r36, %r24;
@%p3 bra BB5_5;

mov.u32 %r114, 0;
mov.u32 %r113, %r36;

BB5_4:
mov.u32 %r14, %r113;
mad.lo.s32 %r41, %r112, %r24, %r14;
cvt.s64.s32	%rd23, %r41;
mul.lo.s64 %rd24, %rd5, %rd23;
cvt.u32.u64	%r42, %rd6;
shr.u64 %rd25, %rd24, %r42;
cvt.u32.u64	%r43, %rd25;
mul.lo.s32 %r44, %r43, %r10;
sub.s32 %r45, %r41, %r44;
mul.lo.s32 %r46, %r45, %r5;
cvt.s64.s32 %rd26, %rd25;
mul.lo.s64 %rd27, %rd4, %rd26;
cvt.u32.u64	%r47, %rd7;
shr.u64 %rd28, %rd27, %r47;
cvt.u32.u64	%r48, %rd28;
mul.lo.s32 %r49, %r48, %r9;
sub.s32 %r50, %r43, %r49;
mad.lo.s32 %r51, %r50, %r4, %r46;
cvt.s64.s32 %rd29, %rd28;
mul.lo.s64 %rd30, %rd3, %rd29;
cvt.u32.u64	%r52, %rd8;
shr.u64 %rd31, %rd30, %r52;
cvt.u32.u64	%r53, %rd31;
mul.lo.s32 %r54, %r53, %r8;
sub.s32 %r55, %r48, %r54;
mad.lo.s32 %r56, %r55, %r3, %r51;
cvt.s64.s32 %rd32, %rd31;
mul.lo.s64 %rd33, %rd2, %rd32;
cvt.u32.u64	%r57, %rd9;
shr.u64 %rd34, %rd33, %r57;
cvt.u32.u64	%r58, %rd34;
mul.lo.s32 %r59, %r58, %r7;
sub.s32 %r60, %r53, %r59;
mad.lo.s32 %r61, %r60, %r2, %r56;
cvt.s64.s32 %rd35, %rd34;
mul.lo.s64 %rd36, %rd1, %rd35;
cvt.u32.u64	%r62, %rd10;
shr.u64 %rd37, %rd36, %r62;
cvt.u32.u64	%r63, %rd37;
mul.lo.s32 %r64, %r63, %r6;
sub.s32 %r65, %r58, %r64;
mad.lo.s32 %r66, %r65, %r1, %r61;
mul.wide.s32 %rd38, %r66, 4;
add.s64 %rd20, %rd16, %rd38;

	ld.global.nc.s32 %r38, [%rd20];

	neg.s32 %r67, %r38;
add.s64 %rd21, %rd18, %rd38;

	ld.global.nc.s32 %r39, [%rd21];

	mul.lo.s32 %r68, %r39, %r67;
mul.wide.s32 %rd39, %r112, 4;
add.s64 %rd22, %rd17, %rd39;

	ld.global.nc.s32 %r40, [%rd22];

	div.s32 %r69, %r68, %r40;
add.s32 %r114, %r69, %r114;
mov.u32 %r70, %ntid.x;
add.s32 %r17, %r70, %r14;
setp.lt.s32	%p4, %r17, %r24;
mov.u32 %r113, %r17;
@%p4 bra BB5_4;

BB5_5:
mov.u32 %r74, 1;
mov.u32 %r91, 31;

	shfl.down.b32 %r72, %r114, %r74, %r91;

	add.s32 %r92, %r71, 1;
setp.lt.s32	%p5, %r92, 32;
selp.b32	%r93, %r72, 0, %p5;
add.s32 %r77, %r93, %r114;
mov.u32 %r78, 2;

	shfl.down.b32 %r76, %r77, %r78, %r91;

	add.s32 %r94, %r71, 2;
setp.lt.s32	%p6, %r94, 32;
selp.b32	%r95, %r76, 0, %p6;
add.s32 %r81, %r77, %r95;
mov.u32 %r82, 4;

	shfl.down.b32 %r80, %r81, %r82, %r91;

	add.s32 %r96, %r71, 4;
setp.lt.s32	%p7, %r96, 32;
selp.b32	%r97, %r80, 0, %p7;
add.s32 %r85, %r81, %r97;
mov.u32 %r86, 8;

	shfl.down.b32 %r84, %r85, %r86, %r91;

	add.s32 %r98, %r71, 8;
setp.lt.s32	%p8, %r98, 32;
selp.b32	%r99, %r84, 0, %p8;
add.s32 %r89, %r85, %r99;
mov.u32 %r90, 16;

	shfl.down.b32 %r88, %r89, %r90, %r91;

	add.s32 %r100, %r71, 16;
setp.lt.s32	%p9, %r100, 32;
selp.b32	%r101, %r88, 0, %p9;
add.s32 %r115, %r89, %r101;
setp.ne.s32	%p10, %r71, 0;
@%p10 bra BB5_7;

shr.u32 %r103, %r36, 5;
mul.wide.u32 %rd40, %r103, 4;
mov.u64 %rd41, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd42, %rd41, %rd40;
st.shared.u32 [%rd42+4], %r115;

BB5_7:
setp.eq.s32	%p1, %r36, 0;
bar.sync 0;
@!%p1 bra BB5_9;
bra.uni BB5_8;

BB5_8:
ld.shared.u32 %r105, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.s32 %r106, %r105, %r115;
ld.shared.u32 %r107, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.s32 %r108, %r106, %r107;
ld.shared.u32 %r109, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s32 %r115, %r108, %r109;

BB5_9:
setp.ne.s32	%p11, %r36, 0;
@%p11 bra BB5_11;

mul.wide.s32 %rd44, %r112, 4;
add.s64 %rd45, %rd43, %rd44;
st.global.u32 [%rd45], %r115;

BB5_11:
bar.sync 0;
mov.u32 %r111, %nctaid.x;
add.s32 %r112, %r111, %r112;
setp.lt.s32	%p12, %r112, %r23;
@%p12 bra BB5_2;

BB5_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[24],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[144],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<13>;
.reg .b32 %r<115>;
.reg .b64 %rd<48>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u32 %r7, [%rd1];
ld.param.u64 %rd2, [%rd1+8];
ld.param.u32 %r8, [%rd1+24];
ld.param.u64 %rd3, [%rd1+32];
ld.param.u32 %r9, [%rd1+48];
ld.param.u64 %rd4, [%rd1+56];
ld.param.u32 %r10, [%rd1+72];
ld.param.u64 %rd5, [%rd1+80];
ld.param.u32 %r11, [%rd1+96];
ld.param.u64 %rd6, [%rd1+104];
ld.param.u64 %rd7, [%rd1+128];
mov.u32 %r111, %ctaid.x;
setp.ge.s32	%p2, %r111, %r25;
@%p2 bra BB6_12;

ld.param.u32 %rd8, [%rd1+136];
ld.param.u32 %rd9, [%rd1+112];
ld.param.u32 %rd10, [%rd1+88];
ld.param.u32 %rd11, [%rd1+64];
ld.param.u32 %rd12, [%rd1+40];
ld.param.u32 %rd13, [%rd1+16];

	mov.u32 %r68, %laneid;

	cvta.to.global.u64 %rd44, %rd17;

BB6_2:
mov.u32 %r28, %tid.x;
mov.u32 %r113, 0;
setp.ge.s32	%p3, %r28, %r26;
@%p3 bra BB6_5;

mov.u32 %r113, 0;
mov.u32 %r112, %r28;

BB6_4:
mov.u32 %r16, %r112;
ld.param.u32 %r110, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+20];
mov.u64 %rd47, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u32 %r109, [%rd47+120];
mad.lo.s32 %r33, %r111, %r26, %r16;
cvt.s64.s32	%rd21, %r33;
mul.lo.s64 %rd22, %rd7, %rd21;
cvt.u32.u64	%r34, %rd8;
shr.u64 %rd23, %rd22, %r34;
cvt.u32.u64	%r35, %rd23;
mul.lo.s32 %r36, %r35, %r109;
sub.s32 %r37, %r33, %r36;
mul.lo.s32 %r38, %r37, %r110;
cvt.s64.s32 %rd24, %rd23;
mul.lo.s64 %rd25, %rd6, %rd24;
cvt.u32.u64	%r39, %rd9;
shr.u64 %rd26, %rd25, %r39;
cvt.u32.u64	%r40, %rd26;
mul.lo.s32 %r41, %r40, %r11;
sub.s32 %r42, %r35, %r41;
mad.lo.s32 %r43, %r42, %r5, %r38;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd5, %rd27;
cvt.u32.u64	%r44, %rd10;
shr.u64 %rd29, %rd28, %r44;
cvt.u32.u64	%r45, %rd29;
mul.lo.s32 %r46, %r45, %r10;
sub.s32 %r47, %r40, %r46;
mad.lo.s32 %r48, %r47, %r4, %r43;
cvt.s64.s32 %rd30, %rd29;
mul.lo.s64 %rd31, %rd4, %rd30;
cvt.u32.u64	%r49, %rd11;
shr.u64 %rd32, %rd31, %r49;
cvt.u32.u64	%r50, %rd32;
mul.lo.s32 %r51, %r50, %r9;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r3, %r48;
cvt.s64.s32 %rd33, %rd32;
mul.lo.s64 %rd34, %rd3, %rd33;
cvt.u32.u64	%r54, %rd12;
shr.u64 %rd35, %rd34, %r54;
cvt.u32.u64	%r55, %rd35;
mul.lo.s32 %r56, %r55, %r8;
sub.s32 %r57, %r50, %r56;
mad.lo.s32 %r58, %r57, %r2, %r53;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd2, %rd36;
cvt.u32.u64	%r59, %rd13;
shr.u64 %rd38, %rd37, %r59;
cvt.u32.u64	%r60, %rd38;
mul.lo.s32 %r61, %r60, %r7;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r1, %r58;
mul.wide.s32 %rd39, %r63, 4;
add.s64 %rd18, %rd14, %rd39;

	ld.global.nc.s32 %r30, [%rd18];

	neg.s32 %r64, %r30;
add.s64 %rd19, %rd16, %rd39;

	ld.global.nc.s32 %r31, [%rd19];

	mul.lo.s32 %r65, %r31, %r64;
mul.wide.s32 %rd40, %r111, 4;
add.s64 %rd20, %rd15, %rd40;

	ld.global.nc.s32 %r32, [%rd20];

	div.s32 %r66, %r65, %r32;
add.s32 %r113, %r66, %r113;
mov.u32 %r67, %ntid.x;
add.s32 %r19, %r67, %r16;
setp.lt.s32	%p4, %r19, %r26;
mov.u32 %r112, %r19;
@%p4 bra BB6_4;

BB6_5:
mov.u32 %r71, 1;
mov.u32 %r88, 31;

	shfl.down.b32 %r69, %r113, %r71, %r88;

	add.s32 %r89, %r68, 1;
setp.lt.s32	%p5, %r89, 32;
selp.b32	%r90, %r69, 0, %p5;
add.s32 %r74, %r90, %r113;
mov.u32 %r75, 2;

	shfl.down.b32 %r73, %r74, %r75, %r88;

	add.s32 %r91, %r68, 2;
setp.lt.s32	%p6, %r91, 32;
selp.b32	%r92, %r73, 0, %p6;
add.s32 %r78, %r74, %r92;
mov.u32 %r79, 4;

	shfl.down.b32 %r77, %r78, %r79, %r88;

	add.s32 %r93, %r68, 4;
setp.lt.s32	%p7, %r93, 32;
selp.b32	%r94, %r77, 0, %p7;
add.s32 %r82, %r78, %r94;
mov.u32 %r83, 8;

	shfl.down.b32 %r81, %r82, %r83, %r88;

	add.s32 %r95, %r68, 8;
setp.lt.s32	%p8, %r95, 32;
selp.b32	%r96, %r81, 0, %p8;
add.s32 %r86, %r82, %r96;
mov.u32 %r87, 16;

	shfl.down.b32 %r85, %r86, %r87, %r88;

	add.s32 %r97, %r68, 16;
setp.lt.s32	%p9, %r97, 32;
selp.b32	%r98, %r85, 0, %p9;
add.s32 %r114, %r86, %r98;
setp.ne.s32	%p10, %r68, 0;
@%p10 bra BB6_7;

shr.u32 %r100, %r28, 5;
mul.wide.u32 %rd41, %r100, 4;
mov.u64 %rd42, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd43, %rd42, %rd41;
st.shared.u32 [%rd43+4], %r114;

BB6_7:
setp.eq.s32	%p1, %r28, 0;
bar.sync 0;
@!%p1 bra BB6_9;
bra.uni BB6_8;

BB6_8:
ld.shared.u32 %r102, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.s32 %r103, %r102, %r114;
ld.shared.u32 %r104, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.s32 %r105, %r103, %r104;
ld.shared.u32 %r106, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s32 %r114, %r105, %r106;

BB6_9:
setp.ne.s32	%p11, %r28, 0;
@%p11 bra BB6_11;

mul.wide.s32 %rd45, %r111, 4;
add.s64 %rd46, %rd44, %rd45;
st.global.u32 [%rd46], %r114;

BB6_11:
bar.sync 0;
mov.u32 %r108, %nctaid.x;
add.s32 %r111, %r108, %r111;
setp.lt.s32	%p12, %r111, %r25;
@%p12 bra BB6_2;

BB6_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[28],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[168],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<13>;
.reg .b32 %r<130>;
.reg .b64 %rd<53>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u32 %r8, [%rd1];
ld.param.u64 %rd2, [%rd1+8];
ld.param.u32 %r9, [%rd1+24];
ld.param.u64 %rd3, [%rd1+32];
ld.param.u64 %rd4, [%rd1+56];
ld.param.u64 %rd5, [%rd1+80];
ld.param.u64 %rd6, [%rd1+104];
ld.param.u64 %rd7, [%rd1+128];
ld.param.u64 %rd8, [%rd1+152];
mov.u32 %r126, %ctaid.x;
setp.ge.s32	%p2, %r126, %r27;
@%p2 bra BB7_12;

ld.param.u32 %rd9, [%rd1+160];
ld.param.u32 %rd10, [%rd1+136];
ld.param.u32 %rd11, [%rd1+112];
ld.param.u32 %rd12, [%rd1+88];
ld.param.u32 %rd13, [%rd1+64];
ld.param.u32 %rd14, [%rd1+40];
ld.param.u32 %rd15, [%rd1+16];

	mov.u32 %r75, %laneid;

	cvta.to.global.u64 %rd49, %rd19;

BB7_2:
mov.u32 %r30, %tid.x;
mov.u32 %r128, 0;
setp.ge.s32	%p3, %r30, %r28;
@%p3 bra BB7_5;

mov.u32 %r128, 0;
mov.u32 %r127, %r30;

BB7_4:
mov.u32 %r18, %r127;
mov.u64 %rd52, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u32 %r125, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r124, [%rd52+48];
ld.param.u32 %r123, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r122, [%rd52+72];
ld.param.u32 %r121, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r120, [%rd52+96];
ld.param.u32 %r119, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+20];
ld.param.u32 %r118, [%rd52+120];
ld.param.u32 %r117, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+24];
ld.param.u32 %r116, [%rd52+144];
mad.lo.s32 %r35, %r126, %r28, %r18;
cvt.s64.s32	%rd23, %r35;
mul.lo.s64 %rd24, %rd8, %rd23;
cvt.u32.u64	%r36, %rd9;
shr.u64 %rd25, %rd24, %r36;
cvt.u32.u64	%r37, %rd25;
mul.lo.s32 %r38, %r37, %r116;
sub.s32 %r39, %r35, %r38;
mul.lo.s32 %r40, %r39, %r117;
cvt.s64.s32 %rd26, %rd25;
mul.lo.s64 %rd27, %rd7, %rd26;
cvt.u32.u64	%r41, %rd10;
shr.u64 %rd28, %rd27, %r41;
cvt.u32.u64	%r42, %rd28;
mul.lo.s32 %r43, %r42, %r118;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r119, %r40;
cvt.s64.s32 %rd29, %rd28;
mul.lo.s64 %rd30, %rd6, %rd29;
cvt.u32.u64	%r46, %rd11;
shr.u64 %rd31, %rd30, %r46;
cvt.u32.u64	%r47, %rd31;
mul.lo.s32 %r48, %r47, %r120;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r121, %r45;
cvt.s64.s32 %rd32, %rd31;
mul.lo.s64 %rd33, %rd5, %rd32;
cvt.u32.u64	%r51, %rd12;
shr.u64 %rd34, %rd33, %r51;
cvt.u32.u64	%r52, %rd34;
mul.lo.s32 %r53, %r52, %r122;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r123, %r50;
cvt.s64.s32 %rd35, %rd34;
mul.lo.s64 %rd36, %rd4, %rd35;
cvt.u32.u64	%r56, %rd13;
shr.u64 %rd37, %rd36, %r56;
cvt.u32.u64	%r57, %rd37;
mul.lo.s32 %r58, %r57, %r124;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r125, %r55;
cvt.s64.s32 %rd38, %rd37;
mul.lo.s64 %rd39, %rd3, %rd38;
cvt.u32.u64	%r61, %rd14;
shr.u64 %rd40, %rd39, %r61;
cvt.u32.u64	%r62, %rd40;
mul.lo.s32 %r63, %r62, %r9;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r2, %r60;
cvt.s64.s32 %rd41, %rd40;
mul.lo.s64 %rd42, %rd2, %rd41;
cvt.u32.u64	%r66, %rd15;
shr.u64 %rd43, %rd42, %r66;
cvt.u32.u64	%r67, %rd43;
mul.lo.s32 %r68, %r67, %r8;
sub.s32 %r69, %r62, %r68;
mad.lo.s32 %r70, %r69, %r1, %r65;
mul.wide.s32 %rd44, %r70, 4;
add.s64 %rd20, %rd16, %rd44;

	ld.global.nc.s32 %r32, [%rd20];

	neg.s32 %r71, %r32;
add.s64 %rd21, %rd18, %rd44;

	ld.global.nc.s32 %r33, [%rd21];

	mul.lo.s32 %r72, %r33, %r71;
mul.wide.s32 %rd45, %r126, 4;
add.s64 %rd22, %rd17, %rd45;

	ld.global.nc.s32 %r34, [%rd22];

	div.s32 %r73, %r72, %r34;
add.s32 %r128, %r73, %r128;
mov.u32 %r74, %ntid.x;
add.s32 %r21, %r74, %r18;
setp.lt.s32	%p4, %r21, %r28;
mov.u32 %r127, %r21;
@%p4 bra BB7_4;

BB7_5:
mov.u32 %r78, 1;
mov.u32 %r95, 31;

	shfl.down.b32 %r76, %r128, %r78, %r95;

	add.s32 %r96, %r75, 1;
setp.lt.s32	%p5, %r96, 32;
selp.b32	%r97, %r76, 0, %p5;
add.s32 %r81, %r97, %r128;
mov.u32 %r82, 2;

	shfl.down.b32 %r80, %r81, %r82, %r95;

	add.s32 %r98, %r75, 2;
setp.lt.s32	%p6, %r98, 32;
selp.b32	%r99, %r80, 0, %p6;
add.s32 %r85, %r81, %r99;
mov.u32 %r86, 4;

	shfl.down.b32 %r84, %r85, %r86, %r95;

	add.s32 %r100, %r75, 4;
setp.lt.s32	%p7, %r100, 32;
selp.b32	%r101, %r84, 0, %p7;
add.s32 %r89, %r85, %r101;
mov.u32 %r90, 8;

	shfl.down.b32 %r88, %r89, %r90, %r95;

	add.s32 %r102, %r75, 8;
setp.lt.s32	%p8, %r102, 32;
selp.b32	%r103, %r88, 0, %p8;
add.s32 %r93, %r89, %r103;
mov.u32 %r94, 16;

	shfl.down.b32 %r92, %r93, %r94, %r95;

	add.s32 %r104, %r75, 16;
setp.lt.s32	%p9, %r104, 32;
selp.b32	%r105, %r92, 0, %p9;
add.s32 %r129, %r93, %r105;
setp.ne.s32	%p10, %r75, 0;
@%p10 bra BB7_7;

shr.u32 %r107, %r30, 5;
mul.wide.u32 %rd46, %r107, 4;
mov.u64 %rd47, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd48, %rd47, %rd46;
st.shared.u32 [%rd48+4], %r129;

BB7_7:
setp.eq.s32	%p1, %r30, 0;
bar.sync 0;
@!%p1 bra BB7_9;
bra.uni BB7_8;

BB7_8:
ld.shared.u32 %r109, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.s32 %r110, %r109, %r129;
ld.shared.u32 %r111, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.s32 %r112, %r110, %r111;
ld.shared.u32 %r113, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s32 %r129, %r112, %r113;

BB7_9:
setp.ne.s32	%p11, %r30, 0;
@%p11 bra BB7_11;

mul.wide.s32 %rd50, %r126, 4;
add.s64 %rd51, %rd49, %rd50;
st.global.u32 [%rd51], %r129;

BB7_11:
bar.sync 0;
mov.u32 %r115, %nctaid.x;
add.s32 %r126, %r115, %r126;
setp.lt.s32	%p12, %r126, %r27;
@%p12 bra BB7_2;

BB7_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[32],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[192],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<13>;
.reg .b32 %r<143>;
.reg .b64 %rd<59>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u64 %rd2, [%rd1+8];
ld.param.u64 %rd3, [%rd1+32];
ld.param.u64 %rd4, [%rd1+56];
ld.param.u64 %rd5, [%rd1+80];
ld.param.u64 %rd6, [%rd1+104];
ld.param.u64 %rd7, [%rd1+128];
ld.param.u64 %rd8, [%rd1+152];
ld.param.u64 %rd9, [%rd1+176];
mov.u32 %r139, %ctaid.x;
setp.ge.s32	%p2, %r139, %r29;
@%p2 bra BB8_12;

ld.param.u32 %rd10, [%rd1+184];
ld.param.u32 %rd11, [%rd1+160];
ld.param.u32 %rd12, [%rd1+136];
ld.param.u32 %rd13, [%rd1+112];
ld.param.u32 %rd14, [%rd1+88];
ld.param.u32 %rd15, [%rd1+64];
ld.param.u32 %rd16, [%rd1+40];
ld.param.u32 %rd17, [%rd1+16];

	mov.u32 %r82, %laneid;

	cvta.to.global.u64 %rd54, %rd21;

BB8_2:
mov.u32 %r32, %tid.x;
mov.u32 %r141, 0;
setp.ge.s32	%p3, %r32, %r30;
@%p3 bra BB8_5;

mov.u32 %r141, 0;
mov.u32 %r140, %r32;

BB8_4:
mov.u32 %r20, %r140;
mov.u64 %rd58, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u64 %rd57, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u32 %r138, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r137, [%rd58];
ld.param.u32 %r136, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r135, [%rd58+24];
ld.param.u32 %r134, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r133, [%rd58+48];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r131, [%rd58+72];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r129, [%rd58+96];
ld.param.u32 %r128, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+20];
ld.param.u32 %r127, [%rd58+120];
ld.param.u32 %r126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+24];
ld.param.u32 %r125, [%rd58+144];
ld.param.u32 %r124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+28];
ld.param.u32 %r123, [%rd58+168];
mad.lo.s32 %r37, %r139, %r30, %r20;
cvt.s64.s32	%rd25, %r37;
mul.lo.s64 %rd26, %rd9, %rd25;
cvt.u32.u64	%r38, %rd10;
shr.u64 %rd27, %rd26, %r38;
cvt.u32.u64	%r39, %rd27;
mul.lo.s32 %r40, %r39, %r123;
sub.s32 %r41, %r37, %r40;
mul.lo.s32 %r42, %r41, %r124;
cvt.s64.s32 %rd28, %rd27;
mul.lo.s64 %rd29, %rd8, %rd28;
cvt.u32.u64	%r43, %rd11;
shr.u64 %rd30, %rd29, %r43;
cvt.u32.u64	%r44, %rd30;
mul.lo.s32 %r45, %r44, %r125;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r126, %r42;
cvt.s64.s32 %rd31, %rd30;
mul.lo.s64 %rd32, %rd7, %rd31;
cvt.u32.u64	%r48, %rd12;
shr.u64 %rd33, %rd32, %r48;
cvt.u32.u64	%r49, %rd33;
mul.lo.s32 %r50, %r49, %r127;
sub.s32 %r51, %r44, %r50;
mad.lo.s32 %r52, %r51, %r128, %r47;
cvt.s64.s32 %rd34, %rd33;
mul.lo.s64 %rd35, %rd6, %rd34;
cvt.u32.u64	%r53, %rd13;
shr.u64 %rd36, %rd35, %r53;
cvt.u32.u64	%r54, %rd36;
mul.lo.s32 %r55, %r54, %r129;
sub.s32 %r56, %r49, %r55;
mad.lo.s32 %r57, %r56, %r130, %r52;
cvt.s64.s32 %rd37, %rd36;
mul.lo.s64 %rd38, %rd5, %rd37;
cvt.u32.u64	%r58, %rd14;
shr.u64 %rd39, %rd38, %r58;
cvt.u32.u64	%r59, %rd39;
mul.lo.s32 %r60, %r59, %r131;
sub.s32 %r61, %r54, %r60;
mad.lo.s32 %r62, %r61, %r132, %r57;
cvt.s64.s32 %rd40, %rd39;
mul.lo.s64 %rd41, %rd4, %rd40;
cvt.u32.u64	%r63, %rd15;
shr.u64 %rd42, %rd41, %r63;
cvt.u32.u64	%r64, %rd42;
mul.lo.s32 %r65, %r64, %r133;
sub.s32 %r66, %r59, %r65;
mad.lo.s32 %r67, %r66, %r134, %r62;
cvt.s64.s32 %rd43, %rd42;
mul.lo.s64 %rd44, %rd3, %rd43;
cvt.u32.u64	%r68, %rd16;
shr.u64 %rd45, %rd44, %r68;
cvt.u32.u64	%r69, %rd45;
mul.lo.s32 %r70, %r69, %r135;
sub.s32 %r71, %r64, %r70;
mad.lo.s32 %r72, %r71, %r136, %r67;
cvt.s64.s32 %rd46, %rd45;
mul.lo.s64 %rd47, %rd2, %rd46;
cvt.u32.u64	%r73, %rd17;
shr.u64 %rd48, %rd47, %r73;
cvt.u32.u64	%r74, %rd48;
mul.lo.s32 %r75, %r74, %r137;
sub.s32 %r76, %r69, %r75;
mad.lo.s32 %r77, %r76, %r138, %r72;
mul.wide.s32 %rd49, %r77, 4;
add.s64 %rd22, %rd57, %rd49;

	ld.global.nc.s32 %r34, [%rd22];

	neg.s32 %r78, %r34;
add.s64 %rd23, %rd20, %rd49;

	ld.global.nc.s32 %r35, [%rd23];

	mul.lo.s32 %r79, %r35, %r78;
mul.wide.s32 %rd50, %r139, 4;
add.s64 %rd24, %rd19, %rd50;

	ld.global.nc.s32 %r36, [%rd24];

	div.s32 %r80, %r79, %r36;
add.s32 %r141, %r80, %r141;
mov.u32 %r81, %ntid.x;
add.s32 %r23, %r81, %r20;
setp.lt.s32	%p4, %r23, %r30;
mov.u32 %r140, %r23;
@%p4 bra BB8_4;

BB8_5:
mov.u32 %r85, 1;
mov.u32 %r102, 31;

	shfl.down.b32 %r83, %r141, %r85, %r102;

	add.s32 %r103, %r82, 1;
setp.lt.s32	%p5, %r103, 32;
selp.b32	%r104, %r83, 0, %p5;
add.s32 %r88, %r104, %r141;
mov.u32 %r89, 2;

	shfl.down.b32 %r87, %r88, %r89, %r102;

	add.s32 %r105, %r82, 2;
setp.lt.s32	%p6, %r105, 32;
selp.b32	%r106, %r87, 0, %p6;
add.s32 %r92, %r88, %r106;
mov.u32 %r93, 4;

	shfl.down.b32 %r91, %r92, %r93, %r102;

	add.s32 %r107, %r82, 4;
setp.lt.s32	%p7, %r107, 32;
selp.b32	%r108, %r91, 0, %p7;
add.s32 %r96, %r92, %r108;
mov.u32 %r97, 8;

	shfl.down.b32 %r95, %r96, %r97, %r102;

	add.s32 %r109, %r82, 8;
setp.lt.s32	%p8, %r109, 32;
selp.b32	%r110, %r95, 0, %p8;
add.s32 %r100, %r96, %r110;
mov.u32 %r101, 16;

	shfl.down.b32 %r99, %r100, %r101, %r102;

	add.s32 %r111, %r82, 16;
setp.lt.s32	%p9, %r111, 32;
selp.b32	%r112, %r99, 0, %p9;
add.s32 %r142, %r100, %r112;
setp.ne.s32	%p10, %r82, 0;
@%p10 bra BB8_7;

shr.u32 %r114, %r32, 5;
mul.wide.u32 %rd51, %r114, 4;
mov.u64 %rd52, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd53, %rd52, %rd51;
st.shared.u32 [%rd53+4], %r142;

BB8_7:
setp.eq.s32	%p1, %r32, 0;
bar.sync 0;
@!%p1 bra BB8_9;
bra.uni BB8_8;

BB8_8:
ld.shared.u32 %r116, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.s32 %r117, %r116, %r142;
ld.shared.u32 %r118, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.s32 %r119, %r117, %r118;
ld.shared.u32 %r120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIiiiLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s32 %r142, %r119, %r120;

BB8_9:
setp.ne.s32	%p11, %r32, 0;
@%p11 bra BB8_11;

mul.wide.s32 %rd55, %r139, 4;
add.s64 %rd56, %rd54, %rd55;
st.global.u32 [%rd56], %r142;

BB8_11:
bar.sync 0;
mov.u32 %r122, %nctaid.x;
add.s32 %r139, %r122, %r139;
setp.lt.s32	%p12, %r139, %r29;
@%p12 bra BB8_2;

BB8_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[4],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[4],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[24],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .b32 %r<87>;
.reg .b64 %rd<26>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r83, %ctaid.x;
setp.ge.s32	%p2, %r83, %r18;
@%p2 bra BB9_12;

cvt.u64.u32	%rd3, %r23;
cvt.u64.u32	%rd4, %r21;

	mov.u32 %r42, %laneid;

	cvta.to.global.u64 %rd23, %rd9;

BB9_2:
mov.u32 %r25, %tid.x;
mov.u32 %r85, 0;
setp.ge.s32	%p3, %r25, %r19;
@%p3 bra BB9_5;

mul.lo.s32 %r7, %r83, %r19;
mov.u32 %r85, 0;
mov.u32 %r84, %r25;

BB9_4:
mov.u32 %r9, %r84;
add.s32 %r29, %r9, %r7;
cvt.s64.s32	%rd12, %r29;
mul.lo.s64 %rd13, %rd2, %rd12;
cvt.u32.u64	%r30, %rd3;
shr.u64 %rd14, %rd13, %r30;
cvt.u32.u64	%r31, %rd14;
mul.lo.s32 %r32, %r31, %r4;
sub.s32 %r33, %r29, %r32;
mul.lo.s32 %r34, %r33, %r2;
cvt.s64.s32	%rd15, %r34;
mul.lo.s64 %rd16, %rd1, %rd15;
cvt.u32.u64	%r35, %rd4;
shr.u64 %rd17, %rd16, %r35;
cvt.u32.u64	%r36, %rd17;
mul.lo.s32 %r37, %r36, %r1;
sub.s32 %r38, %r34, %r37;
mul.lo.s32 %r39, %r38, %r3;
mul.wide.s32 %rd18, %r34, 4;
add.s64 %rd10, %rd7, %rd18;

	ld.global.nc.s32 %r27, [%rd10];

	mul.wide.s32 %rd19, %r39, 4;
add.s64 %rd11, %rd8, %rd19;

	ld.global.nc.s32 %r28, [%rd11];

	div.s32 %r40, %r27, %r28;
add.s32 %r85, %r40, %r85;
mov.u32 %r41, %ntid.x;
add.s32 %r12, %r41, %r9;
setp.lt.s32	%p4, %r12, %r19;
mov.u32 %r84, %r12;
@%p4 bra BB9_4;

BB9_5:
mov.u32 %r45, 1;
mov.u32 %r62, 31;

	shfl.down.b32 %r43, %r85, %r45, %r62;

	add.s32 %r63, %r42, 1;
setp.lt.s32	%p5, %r63, 32;
selp.b32	%r64, %r43, 0, %p5;
add.s32 %r48, %r64, %r85;
mov.u32 %r49, 2;

	shfl.down.b32 %r47, %r48, %r49, %r62;

	add.s32 %r65, %r42, 2;
setp.lt.s32	%p6, %r65, 32;
selp.b32	%r66, %r47, 0, %p6;
add.s32 %r52, %r48, %r66;
mov.u32 %r53, 4;

	shfl.down.b32 %r51, %r52, %r53, %r62;

	add.s32 %r67, %r42, 4;
setp.lt.s32	%p7, %r67, 32;
selp.b32	%r68, %r51, 0, %p7;
add.s32 %r56, %r52, %r68;
mov.u32 %r57, 8;

	shfl.down.b32 %r55, %r56, %r57, %r62;

	add.s32 %r69, %r42, 8;
setp.lt.s32	%p8, %r69, 32;
selp.b32	%r70, %r55, 0, %p8;
add.s32 %r60, %r56, %r70;
mov.u32 %r61, 16;

	shfl.down.b32 %r59, %r60, %r61, %r62;

	add.s32 %r71, %r42, 16;
setp.lt.s32	%p9, %r71, 32;
selp.b32	%r72, %r59, 0, %p9;
add.s32 %r86, %r60, %r72;
setp.ne.s32	%p10, %r42, 0;
@%p10 bra BB9_7;

shr.u32 %r74, %r25, 5;
mul.wide.u32 %rd20, %r74, 4;
mov.u64 %rd21, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd22, %rd21, %rd20;
st.shared.u32 [%rd22+4], %r86;

BB9_7:
setp.eq.s32	%p1, %r25, 0;
bar.sync 0;
@!%p1 bra BB9_9;
bra.uni BB9_8;

BB9_8:
ld.shared.u32 %r76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r77, %r76, %r86;
ld.shared.u32 %r78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r79, %r77, %r78;
ld.shared.u32 %r80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r86, %r79, %r80;

BB9_9:
setp.ne.s32	%p11, %r25, 0;
@%p11 bra BB9_11;

mul.wide.s32 %rd24, %r83, 4;
add.s64 %rd25, %rd23, %rd24;
st.global.u32 [%rd25], %r86;

BB9_11:
bar.sync 0;
mov.u32 %r82, %nctaid.x;
add.s32 %r83, %r82, %r83;
setp.lt.s32	%p12, %r83, %r18;
@%p12 bra BB9_2;

BB9_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[48],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[8],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[8],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[48],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<33>;
.reg .b32 %r<105>;
.reg .b64 %rd<38>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r101, %ctaid.x;
setp.ge.s32	%p2, %r101, %r22;
@%p2 bra BB10_12;

cvt.u64.u32	%rd5, %r31;
cvt.u64.u32	%rd6, %r29;
cvt.u64.u32	%rd7, %r27;
cvt.u64.u32	%rd8, %r25;

	mov.u32 %r60, %laneid;

	cvta.to.global.u64 %rd35, %rd15;

BB10_2:
mov.u32 %r33, %tid.x;
mov.u32 %r103, 0;
setp.ge.s32	%p3, %r33, %r23;
@%p3 bra BB10_5;

mul.lo.s32 %r11, %r101, %r23;
mov.u32 %r103, 0;
mov.u32 %r102, %r33;

BB10_4:
mov.u32 %r13, %r102;
add.s32 %r37, %r13, %r11;
cvt.s64.s32	%rd18, %r37;
mul.lo.s64 %rd19, %rd4, %rd18;
cvt.u32.u64	%r38, %rd5;
shr.u64 %rd20, %rd19, %r38;
cvt.u32.u64	%r39, %rd20;
mul.lo.s32 %r40, %r39, %r8;
sub.s32 %r41, %r37, %r40;
mul.lo.s32 %r42, %r41, %r4;
cvt.s64.s32 %rd21, %rd20;
mul.lo.s64 %rd22, %rd3, %rd21;
cvt.u32.u64	%r43, %rd6;
shr.u64 %rd23, %rd22, %r43;
cvt.u32.u64	%r44, %rd23;
mul.lo.s32 %r45, %r44, %r7;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r3, %r42;
cvt.s64.s32	%rd24, %r47;
mul.lo.s64 %rd25, %rd2, %rd24;
cvt.u32.u64	%r48, %rd7;
shr.u64 %rd26, %rd25, %r48;
cvt.u32.u64	%r49, %rd26;
mul.lo.s32 %r50, %r49, %r2;
sub.s32 %r51, %r47, %r50;
mul.lo.s32 %r52, %r51, %r6;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd1, %rd27;
cvt.u32.u64	%r53, %rd8;
shr.u64 %rd29, %rd28, %r53;
cvt.u32.u64	%r54, %rd29;
mul.lo.s32 %r55, %r54, %r1;
sub.s32 %r56, %r49, %r55;
mad.lo.s32 %r57, %r56, %r5, %r52;
mul.wide.s32 %rd30, %r47, 4;
add.s64 %rd16, %rd13, %rd30;

	ld.global.nc.s32 %r35, [%rd16];

	mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd17, %rd14, %rd31;

	ld.global.nc.s32 %r36, [%rd17];

	div.s32 %r58, %r35, %r36;
add.s32 %r103, %r58, %r103;
mov.u32 %r59, %ntid.x;
add.s32 %r16, %r59, %r13;
setp.lt.s32	%p4, %r16, %r23;
mov.u32 %r102, %r16;
@%p4 bra BB10_4;

BB10_5:
mov.u32 %r63, 1;
mov.u32 %r80, 31;

	shfl.down.b32 %r61, %r103, %r63, %r80;

	add.s32 %r81, %r60, 1;
setp.lt.s32	%p5, %r81, 32;
selp.b32	%r82, %r61, 0, %p5;
add.s32 %r66, %r82, %r103;
mov.u32 %r67, 2;

	shfl.down.b32 %r65, %r66, %r67, %r80;

	add.s32 %r83, %r60, 2;
setp.lt.s32	%p6, %r83, 32;
selp.b32	%r84, %r65, 0, %p6;
add.s32 %r70, %r66, %r84;
mov.u32 %r71, 4;

	shfl.down.b32 %r69, %r70, %r71, %r80;

	add.s32 %r85, %r60, 4;
setp.lt.s32	%p7, %r85, 32;
selp.b32	%r86, %r69, 0, %p7;
add.s32 %r74, %r70, %r86;
mov.u32 %r75, 8;

	shfl.down.b32 %r73, %r74, %r75, %r80;

	add.s32 %r87, %r60, 8;
setp.lt.s32	%p8, %r87, 32;
selp.b32	%r88, %r73, 0, %p8;
add.s32 %r78, %r74, %r88;
mov.u32 %r79, 16;

	shfl.down.b32 %r77, %r78, %r79, %r80;

	add.s32 %r89, %r60, 16;
setp.lt.s32	%p9, %r89, 32;
selp.b32	%r90, %r77, 0, %p9;
add.s32 %r104, %r78, %r90;
setp.ne.s32	%p10, %r60, 0;
@%p10 bra BB10_7;

shr.u32 %r92, %r33, 5;
mul.wide.u32 %rd32, %r92, 4;
mov.u64 %rd33, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd34, %rd33, %rd32;
st.shared.u32 [%rd34+4], %r104;

BB10_7:
setp.eq.s32	%p1, %r33, 0;
bar.sync 0;
@!%p1 bra BB10_9;
bra.uni BB10_8;

BB10_8:
ld.shared.u32 %r94, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r95, %r94, %r104;
ld.shared.u32 %r96, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r97, %r95, %r96;
ld.shared.u32 %r98, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r104, %r97, %r98;

BB10_9:
setp.ne.s32	%p11, %r33, 0;
@%p11 bra BB10_11;

mul.wide.s32 %rd36, %r101, 4;
add.s64 %rd37, %rd35, %rd36;
st.global.u32 [%rd37], %r104;

BB10_11:
bar.sync 0;
mov.u32 %r100, %nctaid.x;
add.s32 %r101, %r100, %r101;
setp.lt.s32	%p12, %r101, %r22;
@%p12 bra BB10_2;

BB10_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[72],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[12],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[12],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[72],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<49>;
.reg .b32 %r<123>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u64 %rd6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u64 %rd5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r119, %ctaid.x;
setp.ge.s32	%p2, %r119, %r26;
@%p2 bra BB11_12;

cvt.u64.u32	%rd7, %r39;
cvt.u64.u32	%rd8, %r37;
cvt.u64.u32	%rd9, %r35;
cvt.u64.u32	%rd10, %r33;
cvt.u64.u32	%rd11, %r31;
cvt.u64.u32	%rd12, %r29;

	mov.u32 %r78, %laneid;

	cvta.to.global.u64 %rd47, %rd21;

BB11_2:
mov.u32 %r41, %tid.x;
mov.u32 %r121, 0;
setp.ge.s32	%p3, %r41, %r27;
@%p3 bra BB11_5;

mul.lo.s32 %r15, %r119, %r27;
mov.u32 %r121, 0;
mov.u32 %r120, %r41;

BB11_4:
mov.u32 %r17, %r120;
add.s32 %r45, %r17, %r15;
cvt.s64.s32	%rd24, %r45;
mul.lo.s64 %rd25, %rd6, %rd24;
cvt.u32.u64	%r46, %rd7;
shr.u64 %rd26, %rd25, %r46;
cvt.u32.u64	%r47, %rd26;
mul.lo.s32 %r48, %r47, %r12;
sub.s32 %r49, %r45, %r48;
mul.lo.s32 %r50, %r49, %r6;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd5, %rd27;
cvt.u32.u64	%r51, %rd8;
shr.u64 %rd29, %rd28, %r51;
cvt.u32.u64	%r52, %rd29;
mul.lo.s32 %r53, %r52, %r11;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r5, %r50;
cvt.s64.s32 %rd30, %rd29;
mul.lo.s64 %rd31, %rd4, %rd30;
cvt.u32.u64	%r56, %rd9;
shr.u64 %rd32, %rd31, %r56;
cvt.u32.u64	%r57, %rd32;
mul.lo.s32 %r58, %r57, %r10;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r4, %r55;
cvt.s64.s32	%rd33, %r60;
mul.lo.s64 %rd34, %rd3, %rd33;
cvt.u32.u64	%r61, %rd10;
shr.u64 %rd35, %rd34, %r61;
cvt.u32.u64	%r62, %rd35;
mul.lo.s32 %r63, %r62, %r3;
sub.s32 %r64, %r60, %r63;
mul.lo.s32 %r65, %r64, %r9;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd2, %rd36;
cvt.u32.u64	%r66, %rd11;
shr.u64 %rd38, %rd37, %r66;
cvt.u32.u64	%r67, %rd38;
mul.lo.s32 %r68, %r67, %r2;
sub.s32 %r69, %r62, %r68;
mad.lo.s32 %r70, %r69, %r8, %r65;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd1, %rd39;
cvt.u32.u64	%r71, %rd12;
shr.u64 %rd41, %rd40, %r71;
cvt.u32.u64	%r72, %rd41;
mul.lo.s32 %r73, %r72, %r1;
sub.s32 %r74, %r67, %r73;
mad.lo.s32 %r75, %r74, %r7, %r70;
mul.wide.s32 %rd42, %r60, 4;
add.s64 %rd22, %rd19, %rd42;

	ld.global.nc.s32 %r43, [%rd22];

	mul.wide.s32 %rd43, %r75, 4;
add.s64 %rd23, %rd20, %rd43;

	ld.global.nc.s32 %r44, [%rd23];

	div.s32 %r76, %r43, %r44;
add.s32 %r121, %r76, %r121;
mov.u32 %r77, %ntid.x;
add.s32 %r20, %r77, %r17;
setp.lt.s32	%p4, %r20, %r27;
mov.u32 %r120, %r20;
@%p4 bra BB11_4;

BB11_5:
mov.u32 %r81, 1;
mov.u32 %r98, 31;

	shfl.down.b32 %r79, %r121, %r81, %r98;

	add.s32 %r99, %r78, 1;
setp.lt.s32	%p5, %r99, 32;
selp.b32	%r100, %r79, 0, %p5;
add.s32 %r84, %r100, %r121;
mov.u32 %r85, 2;

	shfl.down.b32 %r83, %r84, %r85, %r98;

	add.s32 %r101, %r78, 2;
setp.lt.s32	%p6, %r101, 32;
selp.b32	%r102, %r83, 0, %p6;
add.s32 %r88, %r84, %r102;
mov.u32 %r89, 4;

	shfl.down.b32 %r87, %r88, %r89, %r98;

	add.s32 %r103, %r78, 4;
setp.lt.s32	%p7, %r103, 32;
selp.b32	%r104, %r87, 0, %p7;
add.s32 %r92, %r88, %r104;
mov.u32 %r93, 8;

	shfl.down.b32 %r91, %r92, %r93, %r98;

	add.s32 %r105, %r78, 8;
setp.lt.s32	%p8, %r105, 32;
selp.b32	%r106, %r91, 0, %p8;
add.s32 %r96, %r92, %r106;
mov.u32 %r97, 16;

	shfl.down.b32 %r95, %r96, %r97, %r98;

	add.s32 %r107, %r78, 16;
setp.lt.s32	%p9, %r107, 32;
selp.b32	%r108, %r95, 0, %p9;
add.s32 %r122, %r96, %r108;
setp.ne.s32	%p10, %r78, 0;
@%p10 bra BB11_7;

shr.u32 %r110, %r41, 5;
mul.wide.u32 %rd44, %r110, 4;
mov.u64 %rd45, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd46, %rd45, %rd44;
st.shared.u32 [%rd46+4], %r122;

BB11_7:
setp.eq.s32	%p1, %r41, 0;
bar.sync 0;
@!%p1 bra BB11_9;
bra.uni BB11_8;

BB11_8:
ld.shared.u32 %r112, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r113, %r112, %r122;
ld.shared.u32 %r114, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r115, %r113, %r114;
ld.shared.u32 %r116, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r122, %r115, %r116;

BB11_9:
setp.ne.s32	%p11, %r41, 0;
@%p11 bra BB11_11;

mul.wide.s32 %rd48, %r119, 4;
add.s64 %rd49, %rd47, %rd48;
st.global.u32 [%rd49], %r122;

BB11_11:
bar.sync 0;
mov.u32 %r118, %nctaid.x;
add.s32 %r119, %r118, %r119;
setp.lt.s32	%p12, %r119, %r26;
@%p12 bra BB11_2;

BB11_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[96],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[16],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[16],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[96],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<65>;
.reg .b32 %r<148>;
.reg .b64 %rd<66>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r47, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r45, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r144, %ctaid.x;
setp.ge.s32	%p2, %r144, %r30;
@%p2 bra BB12_12;

cvt.u64.u32	%rd9, %r47;
cvt.u64.u32	%rd10, %r45;
cvt.u64.u32	%rd11, %r43;
cvt.u64.u32	%rd12, %r41;
cvt.u64.u32	%rd13, %r39;
cvt.u64.u32	%rd14, %r37;
cvt.u64.u32	%rd15, %r35;
cvt.u64.u32	%rd16, %r33;

	mov.u32 %r96, %laneid;

	cvta.to.global.u64 %rd59, %rd27;

BB12_2:
mov.u32 %r49, %tid.x;
mov.u32 %r146, 0;
setp.ge.s32	%p3, %r49, %r31;
@%p3 bra BB12_5;

mov.u32 %r146, 0;
mov.u32 %r145, %r49;

BB12_4:
mov.u32 %r21, %r145;
ld.param.u64 %rd65, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r143, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r142, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd64, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r141, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r140, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd63, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r139, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r138, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd62, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
mul.lo.s32 %r137, %r144, %r31;
add.s32 %r53, %r21, %r137;
cvt.s64.s32	%rd30, %r53;
mul.lo.s64 %rd31, %rd62, %rd30;
cvt.u32.u64	%r54, %rd9;
shr.u64 %rd32, %rd31, %r54;
cvt.u32.u64	%r55, %rd32;
mul.lo.s32 %r56, %r55, %r138;
sub.s32 %r57, %r53, %r56;
mul.lo.s32 %r58, %r57, %r139;
cvt.s64.s32 %rd33, %rd32;
mul.lo.s64 %rd34, %rd63, %rd33;
cvt.u32.u64	%r59, %rd10;
shr.u64 %rd35, %rd34, %r59;
cvt.u32.u64	%r60, %rd35;
mul.lo.s32 %r61, %r60, %r140;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r141, %r58;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd64, %rd36;
cvt.u32.u64	%r64, %rd11;
shr.u64 %rd38, %rd37, %r64;
cvt.u32.u64	%r65, %rd38;
mul.lo.s32 %r66, %r65, %r142;
sub.s32 %r67, %r60, %r66;
mad.lo.s32 %r68, %r67, %r143, %r63;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd65, %rd39;
cvt.u32.u64	%r69, %rd12;
shr.u64 %rd41, %rd40, %r69;
cvt.u32.u64	%r70, %rd41;
mul.lo.s32 %r71, %r70, %r13;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r5, %r68;
cvt.s64.s32	%rd42, %r73;
mul.lo.s64 %rd43, %rd4, %rd42;
cvt.u32.u64	%r74, %rd13;
shr.u64 %rd44, %rd43, %r74;
cvt.u32.u64	%r75, %rd44;
mul.lo.s32 %r76, %r75, %r4;
sub.s32 %r77, %r73, %r76;
mul.lo.s32 %r78, %r77, %r12;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd3, %rd45;
cvt.u32.u64	%r79, %rd14;
shr.u64 %rd47, %rd46, %r79;
cvt.u32.u64	%r80, %rd47;
mul.lo.s32 %r81, %r80, %r3;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r11, %r78;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd2, %rd48;
cvt.u32.u64	%r84, %rd15;
shr.u64 %rd50, %rd49, %r84;
cvt.u32.u64	%r85, %rd50;
mul.lo.s32 %r86, %r85, %r2;
sub.s32 %r87, %r80, %r86;
mad.lo.s32 %r88, %r87, %r10, %r83;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd1, %rd51;
cvt.u32.u64	%r89, %rd16;
shr.u64 %rd53, %rd52, %r89;
cvt.u32.u64	%r90, %rd53;
mul.lo.s32 %r91, %r90, %r1;
sub.s32 %r92, %r85, %r91;
mad.lo.s32 %r93, %r92, %r9, %r88;
mul.wide.s32 %rd54, %r73, 4;
add.s64 %rd28, %rd25, %rd54;

	ld.global.nc.s32 %r51, [%rd28];

	mul.wide.s32 %rd55, %r93, 4;
add.s64 %rd29, %rd26, %rd55;

	ld.global.nc.s32 %r52, [%rd29];

	div.s32 %r94, %r51, %r52;
add.s32 %r146, %r94, %r146;
mov.u32 %r95, %ntid.x;
add.s32 %r24, %r95, %r21;
setp.lt.s32	%p4, %r24, %r31;
mov.u32 %r145, %r24;
@%p4 bra BB12_4;

BB12_5:
mov.u32 %r99, 1;
mov.u32 %r116, 31;

	shfl.down.b32 %r97, %r146, %r99, %r116;

	add.s32 %r117, %r96, 1;
setp.lt.s32	%p5, %r117, 32;
selp.b32	%r118, %r97, 0, %p5;
add.s32 %r102, %r118, %r146;
mov.u32 %r103, 2;

	shfl.down.b32 %r101, %r102, %r103, %r116;

	add.s32 %r119, %r96, 2;
setp.lt.s32	%p6, %r119, 32;
selp.b32	%r120, %r101, 0, %p6;
add.s32 %r106, %r102, %r120;
mov.u32 %r107, 4;

	shfl.down.b32 %r105, %r106, %r107, %r116;

	add.s32 %r121, %r96, 4;
setp.lt.s32	%p7, %r121, 32;
selp.b32	%r122, %r105, 0, %p7;
add.s32 %r110, %r106, %r122;
mov.u32 %r111, 8;

	shfl.down.b32 %r109, %r110, %r111, %r116;

	add.s32 %r123, %r96, 8;
setp.lt.s32	%p8, %r123, 32;
selp.b32	%r124, %r109, 0, %p8;
add.s32 %r114, %r110, %r124;
mov.u32 %r115, 16;

	shfl.down.b32 %r113, %r114, %r115, %r116;

	add.s32 %r125, %r96, 16;
setp.lt.s32	%p9, %r125, 32;
selp.b32	%r126, %r113, 0, %p9;
add.s32 %r147, %r114, %r126;
setp.ne.s32	%p10, %r96, 0;
@%p10 bra BB12_7;

shr.u32 %r128, %r49, 5;
mul.wide.u32 %rd56, %r128, 4;
mov.u64 %rd57, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd58, %rd57, %rd56;
st.shared.u32 [%rd58+4], %r147;

BB12_7:
setp.eq.s32	%p1, %r49, 0;
bar.sync 0;
@!%p1 bra BB12_9;
bra.uni BB12_8;

BB12_8:
ld.shared.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r131, %r130, %r147;
ld.shared.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r133, %r131, %r132;
ld.shared.u32 %r134, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r147, %r133, %r134;

BB12_9:
setp.ne.s32	%p11, %r49, 0;
@%p11 bra BB12_11;

mul.wide.s32 %rd60, %r144, 4;
add.s64 %rd61, %rd59, %rd60;
st.global.u32 [%rd61], %r147;

BB12_11:
bar.sync 0;
mov.u32 %r136, %nctaid.x;
add.s32 %r144, %r136, %r144;
setp.lt.s32	%p12, %r144, %r30;
@%p12 bra BB12_2;

BB12_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[120],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[20],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[20],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[120],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<81>;
.reg .b32 %r<174>;
.reg .b64 %rd<82>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r34, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r45, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+112];
ld.param.u32 %r43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r55, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+112];
ld.param.u32 %r53, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r51, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r49, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r47, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r170, %ctaid.x;
setp.ge.s32	%p2, %r170, %r34;
@%p2 bra BB13_12;

cvt.u64.u32	%rd11, %r55;
cvt.u64.u32	%rd12, %r53;
cvt.u64.u32	%rd13, %r51;
cvt.u64.u32	%rd14, %r49;
cvt.u64.u32	%rd15, %r47;
cvt.u64.u32	%rd16, %r45;
cvt.u64.u32	%rd17, %r43;
cvt.u64.u32	%rd18, %r41;
cvt.u64.u32	%rd19, %r39;
cvt.u64.u32	%rd20, %r37;

	mov.u32 %r114, %laneid;

	cvta.to.global.u64 %rd71, %rd33;

BB13_2:
mov.u32 %r57, %tid.x;
mov.u32 %r172, 0;
setp.ge.s32	%p3, %r57, %r35;
@%p3 bra BB13_5;

mov.u32 %r172, 0;
mov.u32 %r171, %r57;

BB13_4:
mov.u32 %r25, %r171;
ld.param.u64 %rd81, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r169, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r168, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u64 %rd80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r167, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r166, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+96];
ld.param.u64 %rd79, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+104];
ld.param.u32 %r165, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r164, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r163, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r162, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r161, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r160, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r159, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r158, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd75, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
ld.param.u32 %r157, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+96];
ld.param.u64 %rd74, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+104];
mul.lo.s32 %r155, %r170, %r35;
add.s32 %r61, %r25, %r155;
cvt.s64.s32	%rd36, %r61;
mul.lo.s64 %rd37, %rd74, %rd36;
cvt.u32.u64	%r62, %rd11;
shr.u64 %rd38, %rd37, %r62;
cvt.u32.u64	%r63, %rd38;
mul.lo.s32 %r64, %r63, %r156;
sub.s32 %r65, %r61, %r64;
mul.lo.s32 %r66, %r65, %r157;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd75, %rd39;
cvt.u32.u64	%r67, %rd12;
shr.u64 %rd41, %rd40, %r67;
cvt.u32.u64	%r68, %rd41;
mul.lo.s32 %r69, %r68, %r158;
sub.s32 %r70, %r63, %r69;
mad.lo.s32 %r71, %r70, %r159, %r66;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd76, %rd42;
cvt.u32.u64	%r72, %rd13;
shr.u64 %rd44, %rd43, %r72;
cvt.u32.u64	%r73, %rd44;
mul.lo.s32 %r74, %r73, %r160;
sub.s32 %r75, %r68, %r74;
mad.lo.s32 %r76, %r75, %r161, %r71;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd77, %rd45;
cvt.u32.u64	%r77, %rd14;
shr.u64 %rd47, %rd46, %r77;
cvt.u32.u64	%r78, %rd47;
mul.lo.s32 %r79, %r78, %r162;
sub.s32 %r80, %r73, %r79;
mad.lo.s32 %r81, %r80, %r163, %r76;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd78, %rd48;
cvt.u32.u64	%r82, %rd15;
shr.u64 %rd50, %rd49, %r82;
cvt.u32.u64	%r83, %rd50;
mul.lo.s32 %r84, %r83, %r164;
sub.s32 %r85, %r78, %r84;
mad.lo.s32 %r86, %r85, %r165, %r81;
cvt.s64.s32	%rd51, %r86;
mul.lo.s64 %rd52, %rd79, %rd51;
cvt.u32.u64	%r87, %rd16;
shr.u64 %rd53, %rd52, %r87;
cvt.u32.u64	%r88, %rd53;
mul.lo.s32 %r89, %r88, %r166;
sub.s32 %r90, %r86, %r89;
mul.lo.s32 %r91, %r90, %r167;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd80, %rd54;
cvt.u32.u64	%r92, %rd17;
shr.u64 %rd56, %rd55, %r92;
cvt.u32.u64	%r93, %rd56;
mul.lo.s32 %r94, %r93, %r168;
sub.s32 %r95, %r88, %r94;
mad.lo.s32 %r96, %r95, %r169, %r91;
cvt.s64.s32 %rd57, %rd56;
mul.lo.s64 %rd58, %rd81, %rd57;
cvt.u32.u64	%r97, %rd18;
shr.u64 %rd59, %rd58, %r97;
cvt.u32.u64	%r98, %rd59;
mul.lo.s32 %r99, %r98, %r3;
sub.s32 %r100, %r93, %r99;
mad.lo.s32 %r101, %r100, %r13, %r96;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd2, %rd60;
cvt.u32.u64	%r102, %rd19;
shr.u64 %rd62, %rd61, %r102;
cvt.u32.u64	%r103, %rd62;
mul.lo.s32 %r104, %r103, %r2;
sub.s32 %r105, %r98, %r104;
mad.lo.s32 %r106, %r105, %r12, %r101;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd1, %rd63;
cvt.u32.u64	%r107, %rd20;
shr.u64 %rd65, %rd64, %r107;
cvt.u32.u64	%r108, %rd65;
mul.lo.s32 %r109, %r108, %r1;
sub.s32 %r110, %r103, %r109;
mad.lo.s32 %r111, %r110, %r11, %r106;
mul.wide.s32 %rd66, %r86, 4;
add.s64 %rd34, %rd31, %rd66;

	ld.global.nc.s32 %r59, [%rd34];

	mul.wide.s32 %rd67, %r111, 4;
add.s64 %rd35, %rd32, %rd67;

	ld.global.nc.s32 %r60, [%rd35];

	div.s32 %r112, %r59, %r60;
add.s32 %r172, %r112, %r172;
mov.u32 %r113, %ntid.x;
add.s32 %r28, %r113, %r25;
setp.lt.s32	%p4, %r28, %r35;
mov.u32 %r171, %r28;
@%p4 bra BB13_4;

BB13_5:
mov.u32 %r117, 1;
mov.u32 %r134, 31;

	shfl.down.b32 %r115, %r172, %r117, %r134;

	add.s32 %r135, %r114, 1;
setp.lt.s32	%p5, %r135, 32;
selp.b32	%r136, %r115, 0, %p5;
add.s32 %r120, %r136, %r172;
mov.u32 %r121, 2;

	shfl.down.b32 %r119, %r120, %r121, %r134;

	add.s32 %r137, %r114, 2;
setp.lt.s32	%p6, %r137, 32;
selp.b32	%r138, %r119, 0, %p6;
add.s32 %r124, %r120, %r138;
mov.u32 %r125, 4;

	shfl.down.b32 %r123, %r124, %r125, %r134;

	add.s32 %r139, %r114, 4;
setp.lt.s32	%p7, %r139, 32;
selp.b32	%r140, %r123, 0, %p7;
add.s32 %r128, %r124, %r140;
mov.u32 %r129, 8;

	shfl.down.b32 %r127, %r128, %r129, %r134;

	add.s32 %r141, %r114, 8;
setp.lt.s32	%p8, %r141, 32;
selp.b32	%r142, %r127, 0, %p8;
add.s32 %r132, %r128, %r142;
mov.u32 %r133, 16;

	shfl.down.b32 %r131, %r132, %r133, %r134;

	add.s32 %r143, %r114, 16;
setp.lt.s32	%p9, %r143, 32;
selp.b32	%r144, %r131, 0, %p9;
add.s32 %r173, %r132, %r144;
setp.ne.s32	%p10, %r114, 0;
@%p10 bra BB13_7;

shr.u32 %r146, %r57, 5;
mul.wide.u32 %rd68, %r146, 4;
mov.u64 %rd69, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd70, %rd69, %rd68;
st.shared.u32 [%rd70+4], %r173;

BB13_7:
setp.eq.s32	%p1, %r57, 0;
bar.sync 0;
@!%p1 bra BB13_9;
bra.uni BB13_8;

BB13_8:
ld.shared.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r149, %r148, %r173;
ld.shared.u32 %r150, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r151, %r149, %r150;
ld.shared.u32 %r152, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r173, %r151, %r152;

BB13_9:
setp.ne.s32	%p11, %r57, 0;
@%p11 bra BB13_11;

mul.wide.s32 %rd72, %r170, 4;
add.s64 %rd73, %rd71, %rd72;
st.global.u32 [%rd73], %r173;

BB13_11:
bar.sync 0;
mov.u32 %r154, %nctaid.x;
add.s32 %r170, %r154, %r170;
setp.lt.s32	%p12, %r170, %r34;
@%p12 bra BB13_2;

BB13_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[144],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[24],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[144],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b32 %r<179>;
.reg .b64 %rd<80>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r38, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd2+8];
ld.param.u64 %rd10, [%rd2+32];
ld.param.u64 %rd11, [%rd2+56];
ld.param.u64 %rd12, [%rd2+80];
ld.param.u64 %rd13, [%rd2+104];
ld.param.u64 %rd14, [%rd2+128];
mov.u32 %r175, %ctaid.x;
setp.ge.s32	%p2, %r175, %r38;
@%p2 bra BB14_12;

ld.param.u32 %rd15, [%rd2+136];
ld.param.u32 %rd16, [%rd2+112];
ld.param.u32 %rd17, [%rd2+88];
ld.param.u32 %rd18, [%rd2+64];
ld.param.u32 %rd19, [%rd2+40];
ld.param.u32 %rd20, [%rd2+16];
ld.param.u32 %rd21, [%rd1+136];
ld.param.u32 %rd22, [%rd1+112];
ld.param.u32 %rd23, [%rd1+88];
ld.param.u32 %rd24, [%rd1+64];
ld.param.u32 %rd25, [%rd1+40];
ld.param.u32 %rd26, [%rd1+16];

	mov.u32 %r108, %laneid;

	cvta.to.global.u64 %rd73, %rd29;

BB14_2:
mov.u32 %r41, %tid.x;
mov.u32 %r177, 0;
setp.ge.s32	%p3, %r41, %r39;
@%p3 bra BB14_5;

mov.u32 %r177, 0;
mov.u32 %r176, %r41;

BB14_4:
mov.u32 %r29, %r176;
mov.u64 %rd79, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd78, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r174, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r173, [%rd78];
ld.param.u32 %r172, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r171, [%rd78+24];
ld.param.u32 %r170, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r169, [%rd78+48];
ld.param.u32 %r168, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r167, [%rd78+72];
ld.param.u32 %r166, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r165, [%rd78+96];
ld.param.u32 %r164, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r163, [%rd78+120];
ld.param.u32 %r162, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r161, [%rd79];
ld.param.u32 %r160, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r159, [%rd79+24];
ld.param.u32 %r158, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r157, [%rd79+48];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r155, [%rd79+72];
ld.param.u32 %r154, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r153, [%rd79+96];
ld.param.u32 %r152, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r151, [%rd79+120];
mul.lo.s32 %r150, %r175, %r39;
add.s32 %r45, %r29, %r150;
cvt.s64.s32	%rd32, %r45;
mul.lo.s64 %rd33, %rd14, %rd32;
cvt.u32.u64	%r46, %rd15;
shr.u64 %rd34, %rd33, %r46;
cvt.u32.u64	%r47, %rd34;
mul.lo.s32 %r48, %r47, %r151;
sub.s32 %r49, %r45, %r48;
mul.lo.s32 %r50, %r49, %r152;
cvt.s64.s32 %rd35, %rd34;
mul.lo.s64 %rd36, %rd13, %rd35;
cvt.u32.u64	%r51, %rd16;
shr.u64 %rd37, %rd36, %r51;
cvt.u32.u64	%r52, %rd37;
mul.lo.s32 %r53, %r52, %r153;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r154, %r50;
cvt.s64.s32 %rd38, %rd37;
mul.lo.s64 %rd39, %rd12, %rd38;
cvt.u32.u64	%r56, %rd17;
shr.u64 %rd40, %rd39, %r56;
cvt.u32.u64	%r57, %rd40;
mul.lo.s32 %r58, %r57, %r155;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r156, %r55;
cvt.s64.s32 %rd41, %rd40;
mul.lo.s64 %rd42, %rd11, %rd41;
cvt.u32.u64	%r61, %rd18;
shr.u64 %rd43, %rd42, %r61;
cvt.u32.u64	%r62, %rd43;
mul.lo.s32 %r63, %r62, %r157;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r158, %r60;
cvt.s64.s32 %rd44, %rd43;
mul.lo.s64 %rd45, %rd10, %rd44;
cvt.u32.u64	%r66, %rd19;
shr.u64 %rd46, %rd45, %r66;
cvt.u32.u64	%r67, %rd46;
mul.lo.s32 %r68, %r67, %r159;
sub.s32 %r69, %r62, %r68;
mad.lo.s32 %r70, %r69, %r160, %r65;
cvt.s64.s32 %rd47, %rd46;
mul.lo.s64 %rd48, %rd9, %rd47;
cvt.u32.u64	%r71, %rd20;
shr.u64 %rd49, %rd48, %r71;
cvt.u32.u64	%r72, %rd49;
mul.lo.s32 %r73, %r72, %r161;
sub.s32 %r74, %r67, %r73;
mad.lo.s32 %r75, %r74, %r162, %r70;
cvt.s64.s32	%rd50, %r75;
mul.lo.s64 %rd51, %rd8, %rd50;
cvt.u32.u64	%r76, %rd21;
shr.u64 %rd52, %rd51, %r76;
cvt.u32.u64	%r77, %rd52;
mul.lo.s32 %r78, %r77, %r163;
sub.s32 %r79, %r75, %r78;
mul.lo.s32 %r80, %r79, %r164;
cvt.s64.s32 %rd53, %rd52;
mul.lo.s64 %rd54, %rd7, %rd53;
cvt.u32.u64	%r81, %rd22;
shr.u64 %rd55, %rd54, %r81;
cvt.u32.u64	%r82, %rd55;
mul.lo.s32 %r83, %r82, %r165;
sub.s32 %r84, %r77, %r83;
mad.lo.s32 %r85, %r84, %r166, %r80;
cvt.s64.s32 %rd56, %rd55;
mul.lo.s64 %rd57, %rd6, %rd56;
cvt.u32.u64	%r86, %rd23;
shr.u64 %rd58, %rd57, %r86;
cvt.u32.u64	%r87, %rd58;
mul.lo.s32 %r88, %r87, %r167;
sub.s32 %r89, %r82, %r88;
mad.lo.s32 %r90, %r89, %r168, %r85;
cvt.s64.s32 %rd59, %rd58;
mul.lo.s64 %rd60, %rd5, %rd59;
cvt.u32.u64	%r91, %rd24;
shr.u64 %rd61, %rd60, %r91;
cvt.u32.u64	%r92, %rd61;
mul.lo.s32 %r93, %r92, %r169;
sub.s32 %r94, %r87, %r93;
mad.lo.s32 %r95, %r94, %r170, %r90;
cvt.s64.s32 %rd62, %rd61;
mul.lo.s64 %rd63, %rd4, %rd62;
cvt.u32.u64	%r96, %rd25;
shr.u64 %rd64, %rd63, %r96;
cvt.u32.u64	%r97, %rd64;
mul.lo.s32 %r98, %r97, %r171;
sub.s32 %r99, %r92, %r98;
mad.lo.s32 %r100, %r99, %r172, %r95;
cvt.s64.s32 %rd65, %rd64;
mul.lo.s64 %rd66, %rd3, %rd65;
cvt.u32.u64	%r101, %rd26;
shr.u64 %rd67, %rd66, %r101;
cvt.u32.u64	%r102, %rd67;
mul.lo.s32 %r103, %r102, %r173;
sub.s32 %r104, %r97, %r103;
mad.lo.s32 %r105, %r104, %r174, %r100;
mul.wide.s32 %rd68, %r75, 4;
add.s64 %rd30, %rd76, %rd68;

	ld.global.nc.s32 %r43, [%rd30];

	mul.wide.s32 %rd69, %r105, 4;
add.s64 %rd31, %rd77, %rd69;

	ld.global.nc.s32 %r44, [%rd31];

	div.s32 %r106, %r43, %r44;
add.s32 %r177, %r106, %r177;
mov.u32 %r107, %ntid.x;
add.s32 %r32, %r107, %r29;
setp.lt.s32	%p4, %r32, %r39;
mov.u32 %r176, %r32;
@%p4 bra BB14_4;

BB14_5:
mov.u32 %r111, 1;
mov.u32 %r128, 31;

	shfl.down.b32 %r109, %r177, %r111, %r128;

	add.s32 %r129, %r108, 1;
setp.lt.s32	%p5, %r129, 32;
selp.b32	%r130, %r109, 0, %p5;
add.s32 %r114, %r130, %r177;
mov.u32 %r115, 2;

	shfl.down.b32 %r113, %r114, %r115, %r128;

	add.s32 %r131, %r108, 2;
setp.lt.s32	%p6, %r131, 32;
selp.b32	%r132, %r113, 0, %p6;
add.s32 %r118, %r114, %r132;
mov.u32 %r119, 4;

	shfl.down.b32 %r117, %r118, %r119, %r128;

	add.s32 %r133, %r108, 4;
setp.lt.s32	%p7, %r133, 32;
selp.b32	%r134, %r117, 0, %p7;
add.s32 %r122, %r118, %r134;
mov.u32 %r123, 8;

	shfl.down.b32 %r121, %r122, %r123, %r128;

	add.s32 %r135, %r108, 8;
setp.lt.s32	%p8, %r135, 32;
selp.b32	%r136, %r121, 0, %p8;
add.s32 %r126, %r122, %r136;
mov.u32 %r127, 16;

	shfl.down.b32 %r125, %r126, %r127, %r128;

	add.s32 %r137, %r108, 16;
setp.lt.s32	%p9, %r137, 32;
selp.b32	%r138, %r125, 0, %p9;
add.s32 %r178, %r126, %r138;
setp.ne.s32	%p10, %r108, 0;
@%p10 bra BB14_7;

shr.u32 %r140, %r41, 5;
mul.wide.u32 %rd70, %r140, 4;
mov.u64 %rd71, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd72, %rd71, %rd70;
st.shared.u32 [%rd72+4], %r178;

BB14_7:
setp.eq.s32	%p1, %r41, 0;
bar.sync 0;
@!%p1 bra BB14_9;
bra.uni BB14_8;

BB14_8:
ld.shared.u32 %r142, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r143, %r142, %r178;
ld.shared.u32 %r144, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r145, %r143, %r144;
ld.shared.u32 %r146, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r178, %r145, %r146;

BB14_9:
setp.ne.s32	%p11, %r41, 0;
@%p11 bra BB14_11;

mul.wide.s32 %rd74, %r175, 4;
add.s64 %rd75, %rd73, %rd74;
st.global.u32 [%rd75], %r178;

BB14_11:
bar.sync 0;
ld.param.u32 %r149, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r148, %nctaid.x;
add.s32 %r175, %r148, %r175;
setp.lt.s32	%p12, %r175, %r149;
@%p12 bra BB14_2;

BB14_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[168],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[28],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[28],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[168],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b32 %r<197>;
.reg .b64 %rd<90>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r42, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd2+8];
ld.param.u64 %rd11, [%rd2+32];
ld.param.u64 %rd12, [%rd2+56];
ld.param.u64 %rd13, [%rd2+80];
ld.param.u64 %rd14, [%rd2+104];
ld.param.u64 %rd15, [%rd2+128];
ld.param.u64 %rd16, [%rd2+152];
mov.u32 %r193, %ctaid.x;
setp.ge.s32	%p2, %r193, %r42;
@%p2 bra BB15_12;

ld.param.u32 %rd17, [%rd2+160];
ld.param.u32 %rd18, [%rd2+136];
ld.param.u32 %rd19, [%rd2+112];
ld.param.u32 %rd20, [%rd2+88];
ld.param.u32 %rd21, [%rd2+64];
ld.param.u32 %rd22, [%rd2+40];
ld.param.u32 %rd23, [%rd2+16];
ld.param.u32 %rd24, [%rd1+160];
ld.param.u32 %rd25, [%rd1+136];
ld.param.u32 %rd26, [%rd1+112];
ld.param.u32 %rd27, [%rd1+88];
ld.param.u32 %rd28, [%rd1+64];
ld.param.u32 %rd29, [%rd1+40];
ld.param.u32 %rd30, [%rd1+16];

	mov.u32 %r122, %laneid;

	cvta.to.global.u64 %rd83, %rd33;

BB15_2:
mov.u32 %r45, %tid.x;
mov.u32 %r195, 0;
setp.ge.s32	%p3, %r45, %r43;
@%p3 bra BB15_5;

mov.u32 %r195, 0;
mov.u32 %r194, %r45;

BB15_4:
mov.u32 %r33, %r194;
mov.u64 %rd89, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd88, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd87, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r192, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r191, [%rd88];
ld.param.u32 %r190, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r189, [%rd88+24];
ld.param.u32 %r188, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r187, [%rd88+48];
ld.param.u32 %r186, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r185, [%rd88+72];
ld.param.u32 %r184, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r183, [%rd88+96];
ld.param.u32 %r182, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r181, [%rd88+120];
ld.param.u32 %r180, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r179, [%rd88+144];
ld.param.u32 %r178, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r177, [%rd89];
ld.param.u32 %r176, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r175, [%rd89+24];
ld.param.u32 %r174, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r173, [%rd89+48];
ld.param.u32 %r172, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r171, [%rd89+72];
ld.param.u32 %r170, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r169, [%rd89+96];
ld.param.u32 %r168, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r167, [%rd89+120];
ld.param.u32 %r166, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r165, [%rd89+144];
mul.lo.s32 %r164, %r193, %r43;
add.s32 %r49, %r33, %r164;
cvt.s64.s32	%rd36, %r49;
mul.lo.s64 %rd37, %rd16, %rd36;
cvt.u32.u64	%r50, %rd17;
shr.u64 %rd38, %rd37, %r50;
cvt.u32.u64	%r51, %rd38;
mul.lo.s32 %r52, %r51, %r165;
sub.s32 %r53, %r49, %r52;
mul.lo.s32 %r54, %r53, %r166;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd15, %rd39;
cvt.u32.u64	%r55, %rd18;
shr.u64 %rd41, %rd40, %r55;
cvt.u32.u64	%r56, %rd41;
mul.lo.s32 %r57, %r56, %r167;
sub.s32 %r58, %r51, %r57;
mad.lo.s32 %r59, %r58, %r168, %r54;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd14, %rd42;
cvt.u32.u64	%r60, %rd19;
shr.u64 %rd44, %rd43, %r60;
cvt.u32.u64	%r61, %rd44;
mul.lo.s32 %r62, %r61, %r169;
sub.s32 %r63, %r56, %r62;
mad.lo.s32 %r64, %r63, %r170, %r59;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd13, %rd45;
cvt.u32.u64	%r65, %rd20;
shr.u64 %rd47, %rd46, %r65;
cvt.u32.u64	%r66, %rd47;
mul.lo.s32 %r67, %r66, %r171;
sub.s32 %r68, %r61, %r67;
mad.lo.s32 %r69, %r68, %r172, %r64;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd12, %rd48;
cvt.u32.u64	%r70, %rd21;
shr.u64 %rd50, %rd49, %r70;
cvt.u32.u64	%r71, %rd50;
mul.lo.s32 %r72, %r71, %r173;
sub.s32 %r73, %r66, %r72;
mad.lo.s32 %r74, %r73, %r174, %r69;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd11, %rd51;
cvt.u32.u64	%r75, %rd22;
shr.u64 %rd53, %rd52, %r75;
cvt.u32.u64	%r76, %rd53;
mul.lo.s32 %r77, %r76, %r175;
sub.s32 %r78, %r71, %r77;
mad.lo.s32 %r79, %r78, %r176, %r74;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd10, %rd54;
cvt.u32.u64	%r80, %rd23;
shr.u64 %rd56, %rd55, %r80;
cvt.u32.u64	%r81, %rd56;
mul.lo.s32 %r82, %r81, %r177;
sub.s32 %r83, %r76, %r82;
mad.lo.s32 %r84, %r83, %r178, %r79;
cvt.s64.s32	%rd57, %r84;
mul.lo.s64 %rd58, %rd9, %rd57;
cvt.u32.u64	%r85, %rd24;
shr.u64 %rd59, %rd58, %r85;
cvt.u32.u64	%r86, %rd59;
mul.lo.s32 %r87, %r86, %r179;
sub.s32 %r88, %r84, %r87;
mul.lo.s32 %r89, %r88, %r180;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd8, %rd60;
cvt.u32.u64	%r90, %rd25;
shr.u64 %rd62, %rd61, %r90;
cvt.u32.u64	%r91, %rd62;
mul.lo.s32 %r92, %r91, %r181;
sub.s32 %r93, %r86, %r92;
mad.lo.s32 %r94, %r93, %r182, %r89;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd7, %rd63;
cvt.u32.u64	%r95, %rd26;
shr.u64 %rd65, %rd64, %r95;
cvt.u32.u64	%r96, %rd65;
mul.lo.s32 %r97, %r96, %r183;
sub.s32 %r98, %r91, %r97;
mad.lo.s32 %r99, %r98, %r184, %r94;
cvt.s64.s32 %rd66, %rd65;
mul.lo.s64 %rd67, %rd6, %rd66;
cvt.u32.u64	%r100, %rd27;
shr.u64 %rd68, %rd67, %r100;
cvt.u32.u64	%r101, %rd68;
mul.lo.s32 %r102, %r101, %r185;
sub.s32 %r103, %r96, %r102;
mad.lo.s32 %r104, %r103, %r186, %r99;
cvt.s64.s32 %rd69, %rd68;
mul.lo.s64 %rd70, %rd5, %rd69;
cvt.u32.u64	%r105, %rd28;
shr.u64 %rd71, %rd70, %r105;
cvt.u32.u64	%r106, %rd71;
mul.lo.s32 %r107, %r106, %r187;
sub.s32 %r108, %r101, %r107;
mad.lo.s32 %r109, %r108, %r188, %r104;
cvt.s64.s32 %rd72, %rd71;
mul.lo.s64 %rd73, %rd4, %rd72;
cvt.u32.u64	%r110, %rd29;
shr.u64 %rd74, %rd73, %r110;
cvt.u32.u64	%r111, %rd74;
mul.lo.s32 %r112, %r111, %r189;
sub.s32 %r113, %r106, %r112;
mad.lo.s32 %r114, %r113, %r190, %r109;
cvt.s64.s32 %rd75, %rd74;
mul.lo.s64 %rd76, %rd3, %rd75;
cvt.u32.u64	%r115, %rd30;
shr.u64 %rd77, %rd76, %r115;
cvt.u32.u64	%r116, %rd77;
mul.lo.s32 %r117, %r116, %r191;
sub.s32 %r118, %r111, %r117;
mad.lo.s32 %r119, %r118, %r192, %r114;
mul.wide.s32 %rd78, %r84, 4;
add.s64 %rd34, %rd86, %rd78;

	ld.global.nc.s32 %r47, [%rd34];

	mul.wide.s32 %rd79, %r119, 4;
add.s64 %rd35, %rd87, %rd79;

	ld.global.nc.s32 %r48, [%rd35];

	div.s32 %r120, %r47, %r48;
add.s32 %r195, %r120, %r195;
mov.u32 %r121, %ntid.x;
add.s32 %r36, %r121, %r33;
setp.lt.s32	%p4, %r36, %r43;
mov.u32 %r194, %r36;
@%p4 bra BB15_4;

BB15_5:
mov.u32 %r125, 1;
mov.u32 %r142, 31;

	shfl.down.b32 %r123, %r195, %r125, %r142;

	add.s32 %r143, %r122, 1;
setp.lt.s32	%p5, %r143, 32;
selp.b32	%r144, %r123, 0, %p5;
add.s32 %r128, %r144, %r195;
mov.u32 %r129, 2;

	shfl.down.b32 %r127, %r128, %r129, %r142;

	add.s32 %r145, %r122, 2;
setp.lt.s32	%p6, %r145, 32;
selp.b32	%r146, %r127, 0, %p6;
add.s32 %r132, %r128, %r146;
mov.u32 %r133, 4;

	shfl.down.b32 %r131, %r132, %r133, %r142;

	add.s32 %r147, %r122, 4;
setp.lt.s32	%p7, %r147, 32;
selp.b32	%r148, %r131, 0, %p7;
add.s32 %r136, %r132, %r148;
mov.u32 %r137, 8;

	shfl.down.b32 %r135, %r136, %r137, %r142;

	add.s32 %r149, %r122, 8;
setp.lt.s32	%p8, %r149, 32;
selp.b32	%r150, %r135, 0, %p8;
add.s32 %r140, %r136, %r150;
mov.u32 %r141, 16;

	shfl.down.b32 %r139, %r140, %r141, %r142;

	add.s32 %r151, %r122, 16;
setp.lt.s32	%p9, %r151, 32;
selp.b32	%r152, %r139, 0, %p9;
add.s32 %r196, %r140, %r152;
setp.ne.s32	%p10, %r122, 0;
@%p10 bra BB15_7;

shr.u32 %r154, %r45, 5;
mul.wide.u32 %rd80, %r154, 4;
mov.u64 %rd81, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd82, %rd81, %rd80;
st.shared.u32 [%rd82+4], %r196;

BB15_7:
setp.eq.s32	%p1, %r45, 0;
bar.sync 0;
@!%p1 bra BB15_9;
bra.uni BB15_8;

BB15_8:
ld.shared.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r157, %r156, %r196;
ld.shared.u32 %r158, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r159, %r157, %r158;
ld.shared.u32 %r160, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r196, %r159, %r160;

BB15_9:
setp.ne.s32	%p11, %r45, 0;
@%p11 bra BB15_11;

mul.wide.s32 %rd84, %r193, 4;
add.s64 %rd85, %rd83, %rd84;
st.global.u32 [%rd85], %r196;

BB15_11:
bar.sync 0;
ld.param.u32 %r163, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r162, %nctaid.x;
add.s32 %r193, %r162, %r193;
setp.lt.s32	%p12, %r193, %r163;
@%p12 bra BB15_2;

BB15_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[192],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[32],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[32],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[192],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b32 %r<215>;
.reg .b64 %rd<100>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r46, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r47, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd1+176];
ld.param.u64 %rd11, [%rd2+8];
ld.param.u64 %rd12, [%rd2+32];
ld.param.u64 %rd13, [%rd2+56];
ld.param.u64 %rd14, [%rd2+80];
ld.param.u64 %rd15, [%rd2+104];
ld.param.u64 %rd16, [%rd2+128];
ld.param.u64 %rd17, [%rd2+152];
ld.param.u64 %rd18, [%rd2+176];
mov.u32 %r211, %ctaid.x;
setp.ge.s32	%p2, %r211, %r46;
@%p2 bra BB16_12;

ld.param.u32 %rd19, [%rd2+184];
ld.param.u32 %rd20, [%rd2+160];
ld.param.u32 %rd21, [%rd2+136];
ld.param.u32 %rd22, [%rd2+112];
ld.param.u32 %rd23, [%rd2+88];
ld.param.u32 %rd24, [%rd2+64];
ld.param.u32 %rd25, [%rd2+40];
ld.param.u32 %rd26, [%rd2+16];
ld.param.u32 %rd27, [%rd1+184];
ld.param.u32 %rd28, [%rd1+160];
ld.param.u32 %rd29, [%rd1+136];
ld.param.u32 %rd30, [%rd1+112];
ld.param.u32 %rd31, [%rd1+88];
ld.param.u32 %rd32, [%rd1+64];
ld.param.u32 %rd33, [%rd1+40];
ld.param.u32 %rd34, [%rd1+16];

	mov.u32 %r136, %laneid;

	cvta.to.global.u64 %rd93, %rd37;

BB16_2:
mov.u32 %r49, %tid.x;
mov.u32 %r213, 0;
setp.ge.s32	%p3, %r49, %r47;
@%p3 bra BB16_5;

mov.u32 %r213, 0;
mov.u32 %r212, %r49;

BB16_4:
mov.u32 %r37, %r212;
mov.u64 %rd99, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd98, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd97, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd96, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r210, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r209, [%rd98];
ld.param.u32 %r208, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r207, [%rd98+24];
ld.param.u32 %r206, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r205, [%rd98+48];
ld.param.u32 %r204, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r203, [%rd98+72];
ld.param.u32 %r202, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r201, [%rd98+96];
ld.param.u32 %r200, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r199, [%rd98+120];
ld.param.u32 %r198, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r197, [%rd98+144];
ld.param.u32 %r196, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+28];
ld.param.u32 %r195, [%rd98+168];
ld.param.u32 %r194, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r193, [%rd99];
ld.param.u32 %r192, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r191, [%rd99+24];
ld.param.u32 %r190, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r189, [%rd99+48];
ld.param.u32 %r188, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r187, [%rd99+72];
ld.param.u32 %r186, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r185, [%rd99+96];
ld.param.u32 %r184, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r183, [%rd99+120];
ld.param.u32 %r182, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r181, [%rd99+144];
ld.param.u32 %r180, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+28];
ld.param.u32 %r179, [%rd99+168];
mul.lo.s32 %r178, %r211, %r47;
add.s32 %r53, %r37, %r178;
cvt.s64.s32	%rd40, %r53;
mul.lo.s64 %rd41, %rd18, %rd40;
cvt.u32.u64	%r54, %rd19;
shr.u64 %rd42, %rd41, %r54;
cvt.u32.u64	%r55, %rd42;
mul.lo.s32 %r56, %r55, %r179;
sub.s32 %r57, %r53, %r56;
mul.lo.s32 %r58, %r57, %r180;
cvt.s64.s32 %rd43, %rd42;
mul.lo.s64 %rd44, %rd17, %rd43;
cvt.u32.u64	%r59, %rd20;
shr.u64 %rd45, %rd44, %r59;
cvt.u32.u64	%r60, %rd45;
mul.lo.s32 %r61, %r60, %r181;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r182, %r58;
cvt.s64.s32 %rd46, %rd45;
mul.lo.s64 %rd47, %rd16, %rd46;
cvt.u32.u64	%r64, %rd21;
shr.u64 %rd48, %rd47, %r64;
cvt.u32.u64	%r65, %rd48;
mul.lo.s32 %r66, %r65, %r183;
sub.s32 %r67, %r60, %r66;
mad.lo.s32 %r68, %r67, %r184, %r63;
cvt.s64.s32 %rd49, %rd48;
mul.lo.s64 %rd50, %rd15, %rd49;
cvt.u32.u64	%r69, %rd22;
shr.u64 %rd51, %rd50, %r69;
cvt.u32.u64	%r70, %rd51;
mul.lo.s32 %r71, %r70, %r185;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r186, %r68;
cvt.s64.s32 %rd52, %rd51;
mul.lo.s64 %rd53, %rd14, %rd52;
cvt.u32.u64	%r74, %rd23;
shr.u64 %rd54, %rd53, %r74;
cvt.u32.u64	%r75, %rd54;
mul.lo.s32 %r76, %r75, %r187;
sub.s32 %r77, %r70, %r76;
mad.lo.s32 %r78, %r77, %r188, %r73;
cvt.s64.s32 %rd55, %rd54;
mul.lo.s64 %rd56, %rd13, %rd55;
cvt.u32.u64	%r79, %rd24;
shr.u64 %rd57, %rd56, %r79;
cvt.u32.u64	%r80, %rd57;
mul.lo.s32 %r81, %r80, %r189;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r190, %r78;
cvt.s64.s32 %rd58, %rd57;
mul.lo.s64 %rd59, %rd12, %rd58;
cvt.u32.u64	%r84, %rd25;
shr.u64 %rd60, %rd59, %r84;
cvt.u32.u64	%r85, %rd60;
mul.lo.s32 %r86, %r85, %r191;
sub.s32 %r87, %r80, %r86;
mad.lo.s32 %r88, %r87, %r192, %r83;
cvt.s64.s32 %rd61, %rd60;
mul.lo.s64 %rd62, %rd11, %rd61;
cvt.u32.u64	%r89, %rd26;
shr.u64 %rd63, %rd62, %r89;
cvt.u32.u64	%r90, %rd63;
mul.lo.s32 %r91, %r90, %r193;
sub.s32 %r92, %r85, %r91;
mad.lo.s32 %r93, %r92, %r194, %r88;
cvt.s64.s32	%rd64, %r93;
mul.lo.s64 %rd65, %rd10, %rd64;
cvt.u32.u64	%r94, %rd27;
shr.u64 %rd66, %rd65, %r94;
cvt.u32.u64	%r95, %rd66;
mul.lo.s32 %r96, %r95, %r195;
sub.s32 %r97, %r93, %r96;
mul.lo.s32 %r98, %r97, %r196;
cvt.s64.s32 %rd67, %rd66;
mul.lo.s64 %rd68, %rd9, %rd67;
cvt.u32.u64	%r99, %rd28;
shr.u64 %rd69, %rd68, %r99;
cvt.u32.u64	%r100, %rd69;
mul.lo.s32 %r101, %r100, %r197;
sub.s32 %r102, %r95, %r101;
mad.lo.s32 %r103, %r102, %r198, %r98;
cvt.s64.s32 %rd70, %rd69;
mul.lo.s64 %rd71, %rd8, %rd70;
cvt.u32.u64	%r104, %rd29;
shr.u64 %rd72, %rd71, %r104;
cvt.u32.u64	%r105, %rd72;
mul.lo.s32 %r106, %r105, %r199;
sub.s32 %r107, %r100, %r106;
mad.lo.s32 %r108, %r107, %r200, %r103;
cvt.s64.s32 %rd73, %rd72;
mul.lo.s64 %rd74, %rd7, %rd73;
cvt.u32.u64	%r109, %rd30;
shr.u64 %rd75, %rd74, %r109;
cvt.u32.u64	%r110, %rd75;
mul.lo.s32 %r111, %r110, %r201;
sub.s32 %r112, %r105, %r111;
mad.lo.s32 %r113, %r112, %r202, %r108;
cvt.s64.s32 %rd76, %rd75;
mul.lo.s64 %rd77, %rd6, %rd76;
cvt.u32.u64	%r114, %rd31;
shr.u64 %rd78, %rd77, %r114;
cvt.u32.u64	%r115, %rd78;
mul.lo.s32 %r116, %r115, %r203;
sub.s32 %r117, %r110, %r116;
mad.lo.s32 %r118, %r117, %r204, %r113;
cvt.s64.s32 %rd79, %rd78;
mul.lo.s64 %rd80, %rd5, %rd79;
cvt.u32.u64	%r119, %rd32;
shr.u64 %rd81, %rd80, %r119;
cvt.u32.u64	%r120, %rd81;
mul.lo.s32 %r121, %r120, %r205;
sub.s32 %r122, %r115, %r121;
mad.lo.s32 %r123, %r122, %r206, %r118;
cvt.s64.s32 %rd82, %rd81;
mul.lo.s64 %rd83, %rd4, %rd82;
cvt.u32.u64	%r124, %rd33;
shr.u64 %rd84, %rd83, %r124;
cvt.u32.u64	%r125, %rd84;
mul.lo.s32 %r126, %r125, %r207;
sub.s32 %r127, %r120, %r126;
mad.lo.s32 %r128, %r127, %r208, %r123;
cvt.s64.s32 %rd85, %rd84;
mul.lo.s64 %rd86, %rd3, %rd85;
cvt.u32.u64	%r129, %rd34;
shr.u64 %rd87, %rd86, %r129;
cvt.u32.u64	%r130, %rd87;
mul.lo.s32 %r131, %r130, %r209;
sub.s32 %r132, %r125, %r131;
mad.lo.s32 %r133, %r132, %r210, %r128;
mul.wide.s32 %rd88, %r93, 4;
add.s64 %rd38, %rd96, %rd88;

	ld.global.nc.s32 %r51, [%rd38];

	mul.wide.s32 %rd89, %r133, 4;
add.s64 %rd39, %rd97, %rd89;

	ld.global.nc.s32 %r52, [%rd39];

	div.s32 %r134, %r51, %r52;
add.s32 %r213, %r134, %r213;
mov.u32 %r135, %ntid.x;
add.s32 %r40, %r135, %r37;
setp.lt.s32	%p4, %r40, %r47;
mov.u32 %r212, %r40;
@%p4 bra BB16_4;

BB16_5:
mov.u32 %r139, 1;
mov.u32 %r156, 31;

	shfl.down.b32 %r137, %r213, %r139, %r156;

	add.s32 %r157, %r136, 1;
setp.lt.s32	%p5, %r157, 32;
selp.b32	%r158, %r137, 0, %p5;
add.s32 %r142, %r158, %r213;
mov.u32 %r143, 2;

	shfl.down.b32 %r141, %r142, %r143, %r156;

	add.s32 %r159, %r136, 2;
setp.lt.s32	%p6, %r159, 32;
selp.b32	%r160, %r141, 0, %p6;
add.s32 %r146, %r142, %r160;
mov.u32 %r147, 4;

	shfl.down.b32 %r145, %r146, %r147, %r156;

	add.s32 %r161, %r136, 4;
setp.lt.s32	%p7, %r161, 32;
selp.b32	%r162, %r145, 0, %p7;
add.s32 %r150, %r146, %r162;
mov.u32 %r151, 8;

	shfl.down.b32 %r149, %r150, %r151, %r156;

	add.s32 %r163, %r136, 8;
setp.lt.s32	%p8, %r163, 32;
selp.b32	%r164, %r149, 0, %p8;
add.s32 %r154, %r150, %r164;
mov.u32 %r155, 16;

	shfl.down.b32 %r153, %r154, %r155, %r156;

	add.s32 %r165, %r136, 16;
setp.lt.s32	%p9, %r165, 32;
selp.b32	%r166, %r153, 0, %p9;
add.s32 %r214, %r154, %r166;
setp.ne.s32	%p10, %r136, 0;
@%p10 bra BB16_7;

shr.u32 %r168, %r49, 5;
mul.wide.u32 %rd90, %r168, 4;
mov.u64 %rd91, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd92, %rd91, %rd90;
st.shared.u32 [%rd92+4], %r214;

BB16_7:
setp.eq.s32	%p1, %r49, 0;
bar.sync 0;
@!%p1 bra BB16_9;
bra.uni BB16_8;

BB16_8:
ld.shared.u32 %r170, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r171, %r170, %r214;
ld.shared.u32 %r172, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r173, %r171, %r172;
ld.shared.u32 %r174, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r214, %r173, %r174;

BB16_9:
setp.ne.s32	%p11, %r49, 0;
@%p11 bra BB16_11;

mul.wide.s32 %rd94, %r211, 4;
add.s64 %rd95, %rd93, %rd94;
st.global.u32 [%rd95], %r214;

BB16_11:
bar.sync 0;
ld.param.u32 %r177, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r176, %nctaid.x;
add.s32 %r211, %r176, %r211;
setp.lt.s32	%p12, %r211, %r177;
@%p12 bra BB16_2;

BB16_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIlllEEviPKT_PKT0_PKT1_PS2_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIlllEEviPKT_PKT0_PKT1_PS2__param_0,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIlllEEviPKT_PKT0_PKT1_PS2__param_1,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIlllEEviPKT_PKT0_PKT1_PS2__param_2,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIlllEEviPKT_PKT0_PKT1_PS2__param_3,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIlllEEviPKT_PKT0_PKT1_PS2__param_4
)
{
.reg .pred %p<4>;
.reg .b32 %r<10>;
.reg .b64 %rd<30>;


ld.param.u64 %rd12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIlllEEviPKT_PKT0_PKT1_PS2__param_1];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIlllEEviPKT_PKT0_PKT1_PS2__param_2];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIlllEEviPKT_PKT0_PKT1_PS2__param_3];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIlllEEviPKT_PKT0_PKT1_PS2__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd28, %r4;
ld.param.s32 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIlllEEviPKT_PKT0_PKT1_PS2__param_0];
setp.ge.u64	%p1, %rd28, %rd2;
@%p1 bra BB17_6;

cvta.to.global.u64 %rd3, %rd15;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB17_2:
shl.b64 %rd22, %rd28, 3;
add.s64 %rd17, %rd12, %rd22;

	ld.global.nc.s64 %rd16, [%rd17];

	neg.s64 %rd23, %rd16;
add.s64 %rd19, %rd14, %rd22;

	ld.global.nc.s64 %rd18, [%rd19];

	mul.lo.s64 %rd6, %rd18, %rd23;
add.s64 %rd21, %rd13, %rd22;

	ld.global.nc.s64 %rd20, [%rd21];

	or.b64 %rd24, %rd6, %rd20;
and.b64 %rd25, %rd24, -4294967296;
setp.eq.s64	%p2, %rd25, 0;
@%p2 bra BB17_4;
bra.uni BB17_3;

BB17_4:
cvt.u32.u64	%r7, %rd20;
cvt.u32.u64	%r8, %rd6;
div.u32 %r9, %r8, %r7;
cvt.u64.u32	%rd29, %r9;
bra.uni BB17_5;

BB17_3:
div.s64 %rd29, %rd6, %rd20;

BB17_5:
add.s64 %rd27, %rd3, %rd22;
st.global.u64 [%rd27], %rd29;
add.s64 %rd28, %rd4, %rd28;
setp.lt.u64	%p3, %rd28, %rd2;
@%p3 bra BB17_2;

BB17_6:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[4],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[24],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .b32 %r<77>;
.reg .b64 %rd<64>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r75, %ctaid.x;
setp.ge.s32	%p2, %r75, %r10;
@%p2 bra BB18_15;

cvt.u64.u32	%rd2, %r14;

	mov.u32 %r26, %laneid;

	cvta.to.global.u64 %rd58, %rd19;

BB18_2:
mov.u32 %r15, %tid.x;
mov.u64 %rd62, 0;
setp.ge.s32	%p3, %r15, %r11;
@%p3 bra BB18_8;

mul.wide.s32 %rd22, %r75, 8;
add.s64 %rd3, %rd17, %rd22;
mov.u64 %rd62, 0;
mov.u32 %r76, %r15;

BB18_4:
mov.u32 %r6, %r76;
mad.lo.s32 %r16, %r75, %r11, %r6;
cvt.s64.s32	%rd29, %r16;
mul.lo.s64 %rd30, %rd1, %rd29;
cvt.u32.u64	%r17, %rd2;
shr.u64 %rd31, %rd30, %r17;
cvt.u32.u64	%r18, %rd31;
mul.lo.s32 %r19, %r18, %r1;
sub.s32 %r20, %r16, %r19;
mul.lo.s32 %r21, %r20, %r12;
mul.wide.s32 %rd32, %r21, 8;
add.s64 %rd24, %rd16, %rd32;

	ld.global.nc.s64 %rd23, [%rd24];

	neg.s64 %rd33, %rd23;
add.s64 %rd26, %rd18, %rd32;

	ld.global.nc.s64 %rd25, [%rd26];

	mul.lo.s64 %rd5, %rd25, %rd33;

	ld.global.nc.s64 %rd27, [%rd3];

	or.b64 %rd34, %rd5, %rd27;
and.b64 %rd35, %rd34, -4294967296;
setp.eq.s64	%p4, %rd35, 0;
@%p4 bra BB18_6;
bra.uni BB18_5;

BB18_6:
cvt.u32.u64	%r22, %rd27;
cvt.u32.u64	%r23, %rd5;
div.u32 %r24, %r23, %r22;
cvt.u64.u32	%rd61, %r24;
bra.uni BB18_7;

BB18_5:
div.s64 %rd61, %rd5, %rd27;

BB18_7:
add.s64 %rd62, %rd61, %rd62;
mov.u32 %r25, %ntid.x;
add.s32 %r7, %r25, %r6;
setp.lt.s32	%p5, %r7, %r11;
mov.u32 %r76, %r7;
@%p5 bra BB18_4;

BB18_8:
mov.b64	{%r28, %r32}, %rd62;
mov.u32 %r33, 1;
mov.u32 %r66, 31;

	shfl.down.b32 %r27, %r28, %r33, %r66;

	
	shfl.down.b32 %r31, %r32, %r33, %r66;

	mov.b64	%rd36, {%r27, %r31};
add.s32 %r67, %r26, 1;
setp.lt.s32	%p6, %r67, 32;
selp.b64	%rd37, %rd36, 0, %p6;
add.s64 %rd38, %rd37, %rd62;
mov.b64	{%r36, %r40}, %rd38;
mov.u32 %r41, 2;

	shfl.down.b32 %r35, %r36, %r41, %r66;

	
	shfl.down.b32 %r39, %r40, %r41, %r66;

	mov.b64	%rd39, {%r35, %r39};
add.s32 %r68, %r26, 2;
setp.lt.s32	%p7, %r68, 32;
selp.b64	%rd40, %rd39, 0, %p7;
add.s64 %rd41, %rd40, %rd38;
mov.b64	{%r44, %r48}, %rd41;
mov.u32 %r49, 4;

	shfl.down.b32 %r43, %r44, %r49, %r66;

	
	shfl.down.b32 %r47, %r48, %r49, %r66;

	mov.b64	%rd42, {%r43, %r47};
add.s32 %r69, %r26, 4;
setp.lt.s32	%p8, %r69, 32;
selp.b64	%rd43, %rd42, 0, %p8;
add.s64 %rd44, %rd43, %rd41;
mov.b64	{%r52, %r56}, %rd44;
mov.u32 %r57, 8;

	shfl.down.b32 %r51, %r52, %r57, %r66;

	
	shfl.down.b32 %r55, %r56, %r57, %r66;

	mov.b64	%rd45, {%r51, %r55};
add.s32 %r70, %r26, 8;
setp.lt.s32	%p9, %r70, 32;
selp.b64	%rd46, %rd45, 0, %p9;
add.s64 %rd47, %rd46, %rd44;
mov.b64	{%r60, %r64}, %rd47;
mov.u32 %r65, 16;

	shfl.down.b32 %r59, %r60, %r65, %r66;

	
	shfl.down.b32 %r63, %r64, %r65, %r66;

	mov.b64	%rd48, {%r59, %r63};
add.s32 %r71, %r26, 16;
setp.lt.s32	%p10, %r71, 32;
selp.b64	%rd49, %rd48, 0, %p10;
add.s64 %rd63, %rd49, %rd47;
setp.ne.s32	%p11, %r26, 0;
@%p11 bra BB18_10;

shr.u32 %r73, %r15, 5;
mul.wide.u32 %rd50, %r73, 8;
mov.u64 %rd51, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd52, %rd51, %rd50;
st.shared.u64 [%rd52+8], %rd63;

BB18_10:
setp.eq.s32	%p1, %r15, 0;
bar.sync 0;
@!%p1 bra BB18_12;
bra.uni BB18_11;

BB18_11:
ld.shared.u64 %rd53, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s64 %rd54, %rd53, %rd63;
ld.shared.u64 %rd55, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.s64 %rd63, %rd56, %rd57;

BB18_12:
setp.ne.s32	%p12, %r15, 0;
@%p12 bra BB18_14;

mul.wide.s32 %rd59, %r75, 8;
add.s64 %rd60, %rd58, %rd59;
st.global.u64 [%rd60], %rd63;

BB18_14:
bar.sync 0;
mov.u32 %r74, %nctaid.x;
add.s32 %r75, %r74, %r75;
setp.lt.s32	%p13, %r75, %r10;
@%p13 bra BB18_2;

BB18_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[8],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[48],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<14>;
.reg .b16 %rs<17>;
.reg .b32 %r<85>;
.reg .b64 %rd<69>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r83, %ctaid.x;
setp.ge.s32	%p2, %r83, %r12;
@%p2 bra BB19_15;

cvt.u64.u32	%rd3, %r17;
cvt.u64.u32	%rd4, %r15;

	mov.u32 %r34, %laneid;

	cvta.to.global.u64 %rd63, %rd21;

BB19_2:
mov.u32 %r18, %tid.x;
mov.u64 %rd67, 0;
setp.ge.s32	%p3, %r18, %r13;
@%p3 bra BB19_8;

mov.u64 %rd67, 0;
mov.u32 %r84, %r18;

BB19_4:
mov.u32 %r8, %r84;
mad.lo.s32 %r19, %r83, %r13, %r8;
cvt.s64.s32	%rd30, %r19;
mul.lo.s64 %rd31, %rd2, %rd30;
cvt.u32.u64	%r20, %rd3;
shr.u64 %rd32, %rd31, %r20;
cvt.u32.u64	%r21, %rd32;
mul.lo.s32 %r22, %r21, %r4;
sub.s32 %r23, %r19, %r22;
mul.lo.s32 %r24, %r23, %r2;
cvt.s64.s32 %rd33, %rd32;
mul.lo.s64 %rd34, %rd1, %rd33;
cvt.u32.u64	%r25, %rd4;
shr.u64 %rd35, %rd34, %r25;
cvt.u32.u64	%r26, %rd35;
mul.lo.s32 %r27, %r26, %r3;
sub.s32 %r28, %r21, %r27;
mad.lo.s32 %r29, %r28, %r1, %r24;
mul.wide.s32 %rd36, %r29, 8;
add.s64 %rd25, %rd18, %rd36;

	ld.global.nc.s64 %rd24, [%rd25];

	neg.s64 %rd37, %rd24;
add.s64 %rd27, %rd20, %rd36;

	ld.global.nc.s64 %rd26, [%rd27];

	mul.lo.s64 %rd6, %rd26, %rd37;
mul.wide.s32 %rd38, %r83, 8;
add.s64 %rd29, %rd19, %rd38;

	ld.global.nc.s64 %rd28, [%rd29];

	or.b64 %rd39, %rd6, %rd28;
and.b64 %rd40, %rd39, -4294967296;
setp.eq.s64	%p4, %rd40, 0;
@%p4 bra BB19_6;
bra.uni BB19_5;

BB19_6:
cvt.u32.u64	%r30, %rd28;
cvt.u32.u64	%r31, %rd6;
div.u32 %r32, %r31, %r30;
cvt.u64.u32	%rd66, %r32;
bra.uni BB19_7;

BB19_5:
div.s64 %rd66, %rd6, %rd28;

BB19_7:
add.s64 %rd67, %rd66, %rd67;
mov.u32 %r33, %ntid.x;
add.s32 %r9, %r33, %r8;
setp.lt.s32	%p5, %r9, %r13;
mov.u32 %r84, %r9;
@%p5 bra BB19_4;

BB19_8:
mov.b64	{%r36, %r40}, %rd67;
mov.u32 %r41, 1;
mov.u32 %r74, 31;

	shfl.down.b32 %r35, %r36, %r41, %r74;

	
	shfl.down.b32 %r39, %r40, %r41, %r74;

	mov.b64	%rd41, {%r35, %r39};
add.s32 %r75, %r34, 1;
setp.lt.s32	%p6, %r75, 32;
selp.b64	%rd42, %rd41, 0, %p6;
add.s64 %rd43, %rd42, %rd67;
mov.b64	{%r44, %r48}, %rd43;
mov.u32 %r49, 2;

	shfl.down.b32 %r43, %r44, %r49, %r74;

	
	shfl.down.b32 %r47, %r48, %r49, %r74;

	mov.b64	%rd44, {%r43, %r47};
add.s32 %r76, %r34, 2;
setp.lt.s32	%p7, %r76, 32;
selp.b64	%rd45, %rd44, 0, %p7;
add.s64 %rd46, %rd45, %rd43;
mov.b64	{%r52, %r56}, %rd46;
mov.u32 %r57, 4;

	shfl.down.b32 %r51, %r52, %r57, %r74;

	
	shfl.down.b32 %r55, %r56, %r57, %r74;

	mov.b64	%rd47, {%r51, %r55};
add.s32 %r77, %r34, 4;
setp.lt.s32	%p8, %r77, 32;
selp.b64	%rd48, %rd47, 0, %p8;
add.s64 %rd49, %rd48, %rd46;
mov.b64	{%r60, %r64}, %rd49;
mov.u32 %r65, 8;

	shfl.down.b32 %r59, %r60, %r65, %r74;

	
	shfl.down.b32 %r63, %r64, %r65, %r74;

	mov.b64	%rd50, {%r59, %r63};
add.s32 %r78, %r34, 8;
setp.lt.s32	%p9, %r78, 32;
selp.b64	%rd51, %rd50, 0, %p9;
add.s64 %rd52, %rd51, %rd49;
mov.b64	{%r68, %r72}, %rd52;
mov.u32 %r73, 16;

	shfl.down.b32 %r67, %r68, %r73, %r74;

	
	shfl.down.b32 %r71, %r72, %r73, %r74;

	mov.b64	%rd53, {%r67, %r71};
add.s32 %r79, %r34, 16;
setp.lt.s32	%p10, %r79, 32;
selp.b64	%rd54, %rd53, 0, %p10;
add.s64 %rd68, %rd54, %rd52;
setp.ne.s32	%p11, %r34, 0;
@%p11 bra BB19_10;

shr.u32 %r81, %r18, 5;
mul.wide.u32 %rd55, %r81, 8;
mov.u64 %rd56, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd57, %rd56, %rd55;
st.shared.u64 [%rd57+8], %rd68;

BB19_10:
setp.eq.s32	%p1, %r18, 0;
bar.sync 0;
@!%p1 bra BB19_12;
bra.uni BB19_11;

BB19_11:
ld.shared.u64 %rd58, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s64 %rd59, %rd58, %rd68;
ld.shared.u64 %rd60, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.s64 %rd61, %rd59, %rd60;
ld.shared.u64 %rd62, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.s64 %rd68, %rd61, %rd62;

BB19_12:
setp.ne.s32	%p12, %r18, 0;
@%p12 bra BB19_14;

mul.wide.s32 %rd64, %r83, 8;
add.s64 %rd65, %rd63, %rd64;
st.global.u64 [%rd65], %rd68;

BB19_14:
bar.sync 0;
mov.u32 %r82, %nctaid.x;
add.s32 %r83, %r82, %r83;
setp.lt.s32	%p13, %r83, %r12;
@%p13 bra BB19_2;

BB19_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[12],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[72],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<14>;
.reg .b16 %rs<25>;
.reg .b32 %r<94>;
.reg .b64 %rd<75>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+56];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+48];
ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r92, %ctaid.x;
setp.ge.s32	%p2, %r92, %r14;
@%p2 bra BB20_15;

cvt.u64.u32	%rd4, %r21;
cvt.u64.u32	%rd5, %r19;
cvt.u64.u32	%rd6, %r17;

	mov.u32 %r43, %laneid;

	cvta.to.global.u64 %rd69, %rd24;

BB20_2:
mov.u32 %r22, %tid.x;
mov.u64 %rd73, 0;
setp.ge.s32	%p3, %r22, %r15;
@%p3 bra BB20_8;

mov.u64 %rd73, 0;
mov.u32 %r93, %r22;

BB20_4:
mov.u32 %r10, %r93;
mad.lo.s32 %r23, %r92, %r15, %r10;
cvt.s64.s32	%rd33, %r23;
mul.lo.s64 %rd34, %rd3, %rd33;
cvt.u32.u64	%r24, %rd4;
shr.u64 %rd35, %rd34, %r24;
cvt.u32.u64	%r25, %rd35;
mul.lo.s32 %r26, %r25, %r6;
sub.s32 %r27, %r23, %r26;
mul.lo.s32 %r28, %r27, %r3;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd2, %rd36;
cvt.u32.u64	%r29, %rd5;
shr.u64 %rd38, %rd37, %r29;
cvt.u32.u64	%r30, %rd38;
mul.lo.s32 %r31, %r30, %r5;
sub.s32 %r32, %r25, %r31;
mad.lo.s32 %r33, %r32, %r2, %r28;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd1, %rd39;
cvt.u32.u64	%r34, %rd6;
shr.u64 %rd41, %rd40, %r34;
cvt.u32.u64	%r35, %rd41;
mul.lo.s32 %r36, %r35, %r4;
sub.s32 %r37, %r30, %r36;
mad.lo.s32 %r38, %r37, %r1, %r33;
mul.wide.s32 %rd42, %r38, 8;
add.s64 %rd28, %rd21, %rd42;

	ld.global.nc.s64 %rd27, [%rd28];

	neg.s64 %rd43, %rd27;
add.s64 %rd30, %rd23, %rd42;

	ld.global.nc.s64 %rd29, [%rd30];

	mul.lo.s64 %rd8, %rd29, %rd43;
mul.wide.s32 %rd44, %r92, 8;
add.s64 %rd32, %rd22, %rd44;

	ld.global.nc.s64 %rd31, [%rd32];

	or.b64 %rd45, %rd8, %rd31;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p4, %rd46, 0;
@%p4 bra BB20_6;
bra.uni BB20_5;

BB20_6:
cvt.u32.u64	%r39, %rd31;
cvt.u32.u64	%r40, %rd8;
div.u32 %r41, %r40, %r39;
cvt.u64.u32	%rd72, %r41;
bra.uni BB20_7;

BB20_5:
div.s64 %rd72, %rd8, %rd31;

BB20_7:
add.s64 %rd73, %rd72, %rd73;
mov.u32 %r42, %ntid.x;
add.s32 %r11, %r42, %r10;
setp.lt.s32	%p5, %r11, %r15;
mov.u32 %r93, %r11;
@%p5 bra BB20_4;

BB20_8:
mov.b64	{%r45, %r49}, %rd73;
mov.u32 %r50, 1;
mov.u32 %r83, 31;

	shfl.down.b32 %r44, %r45, %r50, %r83;

	
	shfl.down.b32 %r48, %r49, %r50, %r83;

	mov.b64	%rd47, {%r44, %r48};
add.s32 %r84, %r43, 1;
setp.lt.s32	%p6, %r84, 32;
selp.b64	%rd48, %rd47, 0, %p6;
add.s64 %rd49, %rd48, %rd73;
mov.b64	{%r53, %r57}, %rd49;
mov.u32 %r58, 2;

	shfl.down.b32 %r52, %r53, %r58, %r83;

	
	shfl.down.b32 %r56, %r57, %r58, %r83;

	mov.b64	%rd50, {%r52, %r56};
add.s32 %r85, %r43, 2;
setp.lt.s32	%p7, %r85, 32;
selp.b64	%rd51, %rd50, 0, %p7;
add.s64 %rd52, %rd51, %rd49;
mov.b64	{%r61, %r65}, %rd52;
mov.u32 %r66, 4;

	shfl.down.b32 %r60, %r61, %r66, %r83;

	
	shfl.down.b32 %r64, %r65, %r66, %r83;

	mov.b64	%rd53, {%r60, %r64};
add.s32 %r86, %r43, 4;
setp.lt.s32	%p8, %r86, 32;
selp.b64	%rd54, %rd53, 0, %p8;
add.s64 %rd55, %rd54, %rd52;
mov.b64	{%r69, %r73}, %rd55;
mov.u32 %r74, 8;

	shfl.down.b32 %r68, %r69, %r74, %r83;

	
	shfl.down.b32 %r72, %r73, %r74, %r83;

	mov.b64	%rd56, {%r68, %r72};
add.s32 %r87, %r43, 8;
setp.lt.s32	%p9, %r87, 32;
selp.b64	%rd57, %rd56, 0, %p9;
add.s64 %rd58, %rd57, %rd55;
mov.b64	{%r77, %r81}, %rd58;
mov.u32 %r82, 16;

	shfl.down.b32 %r76, %r77, %r82, %r83;

	
	shfl.down.b32 %r80, %r81, %r82, %r83;

	mov.b64	%rd59, {%r76, %r80};
add.s32 %r88, %r43, 16;
setp.lt.s32	%p10, %r88, 32;
selp.b64	%rd60, %rd59, 0, %p10;
add.s64 %rd74, %rd60, %rd58;
setp.ne.s32	%p11, %r43, 0;
@%p11 bra BB20_10;

shr.u32 %r90, %r22, 5;
mul.wide.u32 %rd61, %r90, 8;
mov.u64 %rd62, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd63, %rd62, %rd61;
st.shared.u64 [%rd63+8], %rd74;

BB20_10:
setp.eq.s32	%p1, %r22, 0;
bar.sync 0;
@!%p1 bra BB20_12;
bra.uni BB20_11;

BB20_11:
ld.shared.u64 %rd64, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s64 %rd65, %rd64, %rd74;
ld.shared.u64 %rd66, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.s64 %rd67, %rd65, %rd66;
ld.shared.u64 %rd68, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.s64 %rd74, %rd67, %rd68;

BB20_12:
setp.ne.s32	%p12, %r22, 0;
@%p12 bra BB20_14;

mul.wide.s32 %rd70, %r92, 8;
add.s64 %rd71, %rd69, %rd70;
st.global.u64 [%rd71], %rd74;

BB20_14:
bar.sync 0;
mov.u32 %r91, %nctaid.x;
add.s32 %r92, %r91, %r92;
setp.lt.s32	%p13, %r92, %r14;
@%p13 bra BB20_2;

BB20_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[16],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[96],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<14>;
.reg .b16 %rs<33>;
.reg .b32 %r<105>;
.reg .b64 %rd<83>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+88];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+64];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+48];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r103, %ctaid.x;
setp.ge.s32	%p2, %r103, %r16;
@%p2 bra BB21_15;

cvt.u64.u32	%rd5, %r25;
cvt.u64.u32	%rd6, %r23;
cvt.u64.u32	%rd7, %r21;
cvt.u64.u32	%rd8, %r19;

	mov.u32 %r52, %laneid;

	cvta.to.global.u64 %rd75, %rd27;

BB21_2:
mov.u32 %r26, %tid.x;
mov.u64 %rd81, 0;
setp.ge.s32	%p3, %r26, %r17;
@%p3 bra BB21_8;

mov.u64 %rd81, 0;
mov.u32 %r104, %r26;

BB21_4:
mov.u32 %r12, %r104;
ld.param.u64 %rd79, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+56];
ld.param.u32 %r102, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r101, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+72];
ld.param.u64 %rd78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+80];
mad.lo.s32 %r27, %r103, %r17, %r12;
cvt.s64.s32	%rd36, %r27;
mul.lo.s64 %rd37, %rd78, %rd36;
cvt.u32.u64	%r28, %rd5;
shr.u64 %rd38, %rd37, %r28;
cvt.u32.u64	%r29, %rd38;
mul.lo.s32 %r30, %r29, %r101;
sub.s32 %r31, %r27, %r30;
mul.lo.s32 %r32, %r31, %r102;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd79, %rd39;
cvt.u32.u64	%r33, %rd6;
shr.u64 %rd41, %rd40, %r33;
cvt.u32.u64	%r34, %rd41;
mul.lo.s32 %r35, %r34, %r7;
sub.s32 %r36, %r29, %r35;
mad.lo.s32 %r37, %r36, %r3, %r32;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd2, %rd42;
cvt.u32.u64	%r38, %rd7;
shr.u64 %rd44, %rd43, %r38;
cvt.u32.u64	%r39, %rd44;
mul.lo.s32 %r40, %r39, %r6;
sub.s32 %r41, %r34, %r40;
mad.lo.s32 %r42, %r41, %r2, %r37;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd1, %rd45;
cvt.u32.u64	%r43, %rd8;
shr.u64 %rd47, %rd46, %r43;
cvt.u32.u64	%r44, %rd47;
mul.lo.s32 %r45, %r44, %r5;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r1, %r42;
mul.wide.s32 %rd48, %r47, 8;
add.s64 %rd31, %rd24, %rd48;

	ld.global.nc.s64 %rd30, [%rd31];

	neg.s64 %rd49, %rd30;
add.s64 %rd33, %rd26, %rd48;

	ld.global.nc.s64 %rd32, [%rd33];

	mul.lo.s64 %rd10, %rd32, %rd49;
mul.wide.s32 %rd50, %r103, 8;
add.s64 %rd35, %rd25, %rd50;

	ld.global.nc.s64 %rd34, [%rd35];

	or.b64 %rd51, %rd10, %rd34;
and.b64 %rd52, %rd51, -4294967296;
setp.eq.s64	%p4, %rd52, 0;
@%p4 bra BB21_6;
bra.uni BB21_5;

BB21_6:
cvt.u32.u64	%r48, %rd34;
cvt.u32.u64	%r49, %rd10;
div.u32 %r50, %r49, %r48;
cvt.u64.u32	%rd80, %r50;
bra.uni BB21_7;

BB21_5:
div.s64 %rd80, %rd10, %rd34;

BB21_7:
add.s64 %rd81, %rd80, %rd81;
mov.u32 %r51, %ntid.x;
add.s32 %r13, %r51, %r12;
setp.lt.s32	%p5, %r13, %r17;
mov.u32 %r104, %r13;
@%p5 bra BB21_4;

BB21_8:
mov.b64	{%r54, %r58}, %rd81;
mov.u32 %r59, 1;
mov.u32 %r92, 31;

	shfl.down.b32 %r53, %r54, %r59, %r92;

	
	shfl.down.b32 %r57, %r58, %r59, %r92;

	mov.b64	%rd53, {%r53, %r57};
add.s32 %r93, %r52, 1;
setp.lt.s32	%p6, %r93, 32;
selp.b64	%rd54, %rd53, 0, %p6;
add.s64 %rd55, %rd54, %rd81;
mov.b64	{%r62, %r66}, %rd55;
mov.u32 %r67, 2;

	shfl.down.b32 %r61, %r62, %r67, %r92;

	
	shfl.down.b32 %r65, %r66, %r67, %r92;

	mov.b64	%rd56, {%r61, %r65};
add.s32 %r94, %r52, 2;
setp.lt.s32	%p7, %r94, 32;
selp.b64	%rd57, %rd56, 0, %p7;
add.s64 %rd58, %rd57, %rd55;
mov.b64	{%r70, %r74}, %rd58;
mov.u32 %r75, 4;

	shfl.down.b32 %r69, %r70, %r75, %r92;

	
	shfl.down.b32 %r73, %r74, %r75, %r92;

	mov.b64	%rd59, {%r69, %r73};
add.s32 %r95, %r52, 4;
setp.lt.s32	%p8, %r95, 32;
selp.b64	%rd60, %rd59, 0, %p8;
add.s64 %rd61, %rd60, %rd58;
mov.b64	{%r78, %r82}, %rd61;
mov.u32 %r83, 8;

	shfl.down.b32 %r77, %r78, %r83, %r92;

	
	shfl.down.b32 %r81, %r82, %r83, %r92;

	mov.b64	%rd62, {%r77, %r81};
add.s32 %r96, %r52, 8;
setp.lt.s32	%p9, %r96, 32;
selp.b64	%rd63, %rd62, 0, %p9;
add.s64 %rd64, %rd63, %rd61;
mov.b64	{%r86, %r90}, %rd64;
mov.u32 %r91, 16;

	shfl.down.b32 %r85, %r86, %r91, %r92;

	
	shfl.down.b32 %r89, %r90, %r91, %r92;

	mov.b64	%rd65, {%r85, %r89};
add.s32 %r97, %r52, 16;
setp.lt.s32	%p10, %r97, 32;
selp.b64	%rd66, %rd65, 0, %p10;
add.s64 %rd82, %rd66, %rd64;
setp.ne.s32	%p11, %r52, 0;
@%p11 bra BB21_10;

shr.u32 %r99, %r26, 5;
mul.wide.u32 %rd67, %r99, 8;
mov.u64 %rd68, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd69, %rd68, %rd67;
st.shared.u64 [%rd69+8], %rd82;

BB21_10:
setp.eq.s32	%p1, %r26, 0;
bar.sync 0;
@!%p1 bra BB21_12;
bra.uni BB21_11;

BB21_11:
ld.shared.u64 %rd70, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s64 %rd71, %rd70, %rd82;
ld.shared.u64 %rd72, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.s64 %rd73, %rd71, %rd72;
ld.shared.u64 %rd74, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.s64 %rd82, %rd73, %rd74;

BB21_12:
setp.ne.s32	%p12, %r26, 0;
@%p12 bra BB21_14;

mul.wide.s32 %rd76, %r103, 8;
add.s64 %rd77, %rd75, %rd76;
st.global.u64 [%rd77], %rd82;

BB21_14:
bar.sync 0;
mov.u32 %r100, %nctaid.x;
add.s32 %r103, %r100, %r103;
setp.lt.s32	%p13, %r103, %r16;
@%p13 bra BB21_2;

BB21_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[20],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[120],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<14>;
.reg .b16 %rs<41>;
.reg .b32 %r<118>;
.reg .b64 %rd<90>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+112];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+88];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+64];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r116, %ctaid.x;
setp.ge.s32	%p2, %r116, %r18;
@%p2 bra BB22_15;

cvt.u64.u32	%rd6, %r29;
cvt.u64.u32	%rd7, %r27;
cvt.u64.u32	%rd8, %r25;
cvt.u64.u32	%rd9, %r23;
cvt.u64.u32	%rd10, %r21;

	mov.u32 %r61, %laneid;

	cvta.to.global.u64 %rd81, %rd30;

BB22_2:
mov.u32 %r30, %tid.x;
mov.u64 %rd88, 0;
setp.ge.s32	%p3, %r30, %r19;
@%p3 bra BB22_8;

mov.u64 %rd88, 0;
mov.u32 %r117, %r30;

BB22_4:
mov.u32 %r14, %r117;
ld.param.u32 %r115, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r114, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+48];
ld.param.u64 %rd86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+56];
ld.param.u32 %r113, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r112, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+72];
ld.param.u64 %rd85, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+80];
ld.param.u32 %r111, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r110, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+96];
ld.param.u64 %rd84, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+104];
mad.lo.s32 %r31, %r116, %r19, %r14;
cvt.s64.s32	%rd39, %r31;
mul.lo.s64 %rd40, %rd84, %rd39;
cvt.u32.u64	%r32, %rd6;
shr.u64 %rd41, %rd40, %r32;
cvt.u32.u64	%r33, %rd41;
mul.lo.s32 %r34, %r33, %r110;
sub.s32 %r35, %r31, %r34;
mul.lo.s32 %r36, %r35, %r111;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd85, %rd42;
cvt.u32.u64	%r37, %rd7;
shr.u64 %rd44, %rd43, %r37;
cvt.u32.u64	%r38, %rd44;
mul.lo.s32 %r39, %r38, %r112;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r113, %r36;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd86, %rd45;
cvt.u32.u64	%r42, %rd8;
shr.u64 %rd47, %rd46, %r42;
cvt.u32.u64	%r43, %rd47;
mul.lo.s32 %r44, %r43, %r114;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r115, %r41;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd2, %rd48;
cvt.u32.u64	%r47, %rd9;
shr.u64 %rd50, %rd49, %r47;
cvt.u32.u64	%r48, %rd50;
mul.lo.s32 %r49, %r48, %r7;
sub.s32 %r50, %r43, %r49;
mad.lo.s32 %r51, %r50, %r2, %r46;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd1, %rd51;
cvt.u32.u64	%r52, %rd10;
shr.u64 %rd53, %rd52, %r52;
cvt.u32.u64	%r53, %rd53;
mul.lo.s32 %r54, %r53, %r6;
sub.s32 %r55, %r48, %r54;
mad.lo.s32 %r56, %r55, %r1, %r51;
mul.wide.s32 %rd54, %r56, 8;
add.s64 %rd34, %rd27, %rd54;

	ld.global.nc.s64 %rd33, [%rd34];

	neg.s64 %rd55, %rd33;
add.s64 %rd36, %rd29, %rd54;

	ld.global.nc.s64 %rd35, [%rd36];

	mul.lo.s64 %rd12, %rd35, %rd55;
mul.wide.s32 %rd56, %r116, 8;
add.s64 %rd38, %rd28, %rd56;

	ld.global.nc.s64 %rd37, [%rd38];

	or.b64 %rd57, %rd12, %rd37;
and.b64 %rd58, %rd57, -4294967296;
setp.eq.s64	%p4, %rd58, 0;
@%p4 bra BB22_6;
bra.uni BB22_5;

BB22_6:
cvt.u32.u64	%r57, %rd37;
cvt.u32.u64	%r58, %rd12;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd87, %r59;
bra.uni BB22_7;

BB22_5:
div.s64 %rd87, %rd12, %rd37;

BB22_7:
add.s64 %rd88, %rd87, %rd88;
mov.u32 %r60, %ntid.x;
add.s32 %r15, %r60, %r14;
setp.lt.s32	%p5, %r15, %r19;
mov.u32 %r117, %r15;
@%p5 bra BB22_4;

BB22_8:
mov.b64	{%r63, %r67}, %rd88;
mov.u32 %r68, 1;
mov.u32 %r101, 31;

	shfl.down.b32 %r62, %r63, %r68, %r101;

	
	shfl.down.b32 %r66, %r67, %r68, %r101;

	mov.b64	%rd59, {%r62, %r66};
add.s32 %r102, %r61, 1;
setp.lt.s32	%p6, %r102, 32;
selp.b64	%rd60, %rd59, 0, %p6;
add.s64 %rd61, %rd60, %rd88;
mov.b64	{%r71, %r75}, %rd61;
mov.u32 %r76, 2;

	shfl.down.b32 %r70, %r71, %r76, %r101;

	
	shfl.down.b32 %r74, %r75, %r76, %r101;

	mov.b64	%rd62, {%r70, %r74};
add.s32 %r103, %r61, 2;
setp.lt.s32	%p7, %r103, 32;
selp.b64	%rd63, %rd62, 0, %p7;
add.s64 %rd64, %rd63, %rd61;
mov.b64	{%r79, %r83}, %rd64;
mov.u32 %r84, 4;

	shfl.down.b32 %r78, %r79, %r84, %r101;

	
	shfl.down.b32 %r82, %r83, %r84, %r101;

	mov.b64	%rd65, {%r78, %r82};
add.s32 %r104, %r61, 4;
setp.lt.s32	%p8, %r104, 32;
selp.b64	%rd66, %rd65, 0, %p8;
add.s64 %rd67, %rd66, %rd64;
mov.b64	{%r87, %r91}, %rd67;
mov.u32 %r92, 8;

	shfl.down.b32 %r86, %r87, %r92, %r101;

	
	shfl.down.b32 %r90, %r91, %r92, %r101;

	mov.b64	%rd68, {%r86, %r90};
add.s32 %r105, %r61, 8;
setp.lt.s32	%p9, %r105, 32;
selp.b64	%rd69, %rd68, 0, %p9;
add.s64 %rd70, %rd69, %rd67;
mov.b64	{%r95, %r99}, %rd70;
mov.u32 %r100, 16;

	shfl.down.b32 %r94, %r95, %r100, %r101;

	
	shfl.down.b32 %r98, %r99, %r100, %r101;

	mov.b64	%rd71, {%r94, %r98};
add.s32 %r106, %r61, 16;
setp.lt.s32	%p10, %r106, 32;
selp.b64	%rd72, %rd71, 0, %p10;
add.s64 %rd89, %rd72, %rd70;
setp.ne.s32	%p11, %r61, 0;
@%p11 bra BB22_10;

shr.u32 %r108, %r30, 5;
mul.wide.u32 %rd73, %r108, 8;
mov.u64 %rd74, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd75, %rd74, %rd73;
st.shared.u64 [%rd75+8], %rd89;

BB22_10:
setp.eq.s32	%p1, %r30, 0;
bar.sync 0;
@!%p1 bra BB22_12;
bra.uni BB22_11;

BB22_11:
ld.shared.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s64 %rd77, %rd76, %rd89;
ld.shared.u64 %rd78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.s64 %rd79, %rd77, %rd78;
ld.shared.u64 %rd80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.s64 %rd89, %rd79, %rd80;

BB22_12:
setp.ne.s32	%p12, %r30, 0;
@%p12 bra BB22_14;

mul.wide.s32 %rd82, %r116, 8;
add.s64 %rd83, %rd81, %rd82;
st.global.u64 [%rd83], %rd89;

BB22_14:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
add.s32 %r116, %r109, %r116;
setp.lt.s32	%p13, %r116, %r18;
@%p13 bra BB22_2;

BB22_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[24],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[144],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<14>;
.reg .b32 %r<121>;
.reg .b64 %rd<92>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u64 %rd28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u64 %rd2, [%rd1+8];
ld.param.u64 %rd3, [%rd1+32];
ld.param.u64 %rd4, [%rd1+56];
ld.param.u64 %rd5, [%rd1+80];
ld.param.u64 %rd6, [%rd1+104];
ld.param.u64 %rd7, [%rd1+128];
mov.u32 %r119, %ctaid.x;
setp.ge.s32	%p2, %r119, %r20;
@%p2 bra BB23_15;

ld.param.u32 %rd8, [%rd1+136];
ld.param.u32 %rd9, [%rd1+112];
ld.param.u32 %rd10, [%rd1+88];
ld.param.u32 %rd11, [%rd1+64];
ld.param.u32 %rd12, [%rd1+40];
ld.param.u32 %rd13, [%rd1+16];

	mov.u32 %r58, %laneid;

	cvta.to.global.u64 %rd82, %rd28;

BB23_2:
mov.u32 %r22, %tid.x;
mov.u64 %rd90, 0;
setp.ge.s32	%p3, %r22, %r21;
@%p3 bra BB23_8;

mov.u64 %rd90, 0;
mov.u32 %r120, %r22;

BB23_4:
mov.u32 %r16, %r120;
mov.u64 %rd88, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u64 %rd87, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd85, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u32 %r118, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r117, [%rd88];
ld.param.u32 %r116, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r115, [%rd88+24];
ld.param.u32 %r114, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r113, [%rd88+48];
ld.param.u32 %r112, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r111, [%rd88+72];
ld.param.u32 %r110, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r109, [%rd88+96];
ld.param.u32 %r108, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+20];
ld.param.u32 %r107, [%rd88+120];
mad.lo.s32 %r23, %r119, %r21, %r16;
cvt.s64.s32	%rd37, %r23;
mul.lo.s64 %rd38, %rd7, %rd37;
cvt.u32.u64	%r24, %rd8;
shr.u64 %rd39, %rd38, %r24;
cvt.u32.u64	%r25, %rd39;
mul.lo.s32 %r26, %r25, %r107;
sub.s32 %r27, %r23, %r26;
mul.lo.s32 %r28, %r27, %r108;
cvt.s64.s32 %rd40, %rd39;
mul.lo.s64 %rd41, %rd6, %rd40;
cvt.u32.u64	%r29, %rd9;
shr.u64 %rd42, %rd41, %r29;
cvt.u32.u64	%r30, %rd42;
mul.lo.s32 %r31, %r30, %r109;
sub.s32 %r32, %r25, %r31;
mad.lo.s32 %r33, %r32, %r110, %r28;
cvt.s64.s32 %rd43, %rd42;
mul.lo.s64 %rd44, %rd5, %rd43;
cvt.u32.u64	%r34, %rd10;
shr.u64 %rd45, %rd44, %r34;
cvt.u32.u64	%r35, %rd45;
mul.lo.s32 %r36, %r35, %r111;
sub.s32 %r37, %r30, %r36;
mad.lo.s32 %r38, %r37, %r112, %r33;
cvt.s64.s32 %rd46, %rd45;
mul.lo.s64 %rd47, %rd4, %rd46;
cvt.u32.u64	%r39, %rd11;
shr.u64 %rd48, %rd47, %r39;
cvt.u32.u64	%r40, %rd48;
mul.lo.s32 %r41, %r40, %r113;
sub.s32 %r42, %r35, %r41;
mad.lo.s32 %r43, %r42, %r114, %r38;
cvt.s64.s32 %rd49, %rd48;
mul.lo.s64 %rd50, %rd3, %rd49;
cvt.u32.u64	%r44, %rd12;
shr.u64 %rd51, %rd50, %r44;
cvt.u32.u64	%r45, %rd51;
mul.lo.s32 %r46, %r45, %r115;
sub.s32 %r47, %r40, %r46;
mad.lo.s32 %r48, %r47, %r116, %r43;
cvt.s64.s32 %rd52, %rd51;
mul.lo.s64 %rd53, %rd2, %rd52;
cvt.u32.u64	%r49, %rd13;
shr.u64 %rd54, %rd53, %r49;
cvt.u32.u64	%r50, %rd54;
mul.lo.s32 %r51, %r50, %r117;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r118, %r48;
mul.wide.s32 %rd55, %r53, 8;
add.s64 %rd32, %rd85, %rd55;

	ld.global.nc.s64 %rd31, [%rd32];

	neg.s64 %rd56, %rd31;
add.s64 %rd34, %rd86, %rd55;

	ld.global.nc.s64 %rd33, [%rd34];

	mul.lo.s64 %rd15, %rd33, %rd56;
mul.wide.s32 %rd57, %r119, 8;
add.s64 %rd36, %rd87, %rd57;

	ld.global.nc.s64 %rd35, [%rd36];

	or.b64 %rd58, %rd15, %rd35;
and.b64 %rd59, %rd58, -4294967296;
setp.eq.s64	%p4, %rd59, 0;
@%p4 bra BB23_6;
bra.uni BB23_5;

BB23_6:
cvt.u32.u64	%r54, %rd35;
cvt.u32.u64	%r55, %rd15;
div.u32 %r56, %r55, %r54;
cvt.u64.u32	%rd89, %r56;
bra.uni BB23_7;

BB23_5:
div.s64 %rd89, %rd15, %rd35;

BB23_7:
add.s64 %rd90, %rd89, %rd90;
mov.u32 %r57, %ntid.x;
add.s32 %r17, %r57, %r16;
setp.lt.s32	%p5, %r17, %r21;
mov.u32 %r120, %r17;
@%p5 bra BB23_4;

BB23_8:
mov.b64	{%r60, %r64}, %rd90;
mov.u32 %r65, 1;
mov.u32 %r98, 31;

	shfl.down.b32 %r59, %r60, %r65, %r98;

	
	shfl.down.b32 %r63, %r64, %r65, %r98;

	mov.b64	%rd60, {%r59, %r63};
add.s32 %r99, %r58, 1;
setp.lt.s32	%p6, %r99, 32;
selp.b64	%rd61, %rd60, 0, %p6;
add.s64 %rd62, %rd61, %rd90;
mov.b64	{%r68, %r72}, %rd62;
mov.u32 %r73, 2;

	shfl.down.b32 %r67, %r68, %r73, %r98;

	
	shfl.down.b32 %r71, %r72, %r73, %r98;

	mov.b64	%rd63, {%r67, %r71};
add.s32 %r100, %r58, 2;
setp.lt.s32	%p7, %r100, 32;
selp.b64	%rd64, %rd63, 0, %p7;
add.s64 %rd65, %rd64, %rd62;
mov.b64	{%r76, %r80}, %rd65;
mov.u32 %r81, 4;

	shfl.down.b32 %r75, %r76, %r81, %r98;

	
	shfl.down.b32 %r79, %r80, %r81, %r98;

	mov.b64	%rd66, {%r75, %r79};
add.s32 %r101, %r58, 4;
setp.lt.s32	%p8, %r101, 32;
selp.b64	%rd67, %rd66, 0, %p8;
add.s64 %rd68, %rd67, %rd65;
mov.b64	{%r84, %r88}, %rd68;
mov.u32 %r89, 8;

	shfl.down.b32 %r83, %r84, %r89, %r98;

	
	shfl.down.b32 %r87, %r88, %r89, %r98;

	mov.b64	%rd69, {%r83, %r87};
add.s32 %r102, %r58, 8;
setp.lt.s32	%p9, %r102, 32;
selp.b64	%rd70, %rd69, 0, %p9;
add.s64 %rd71, %rd70, %rd68;
mov.b64	{%r92, %r96}, %rd71;
mov.u32 %r97, 16;

	shfl.down.b32 %r91, %r92, %r97, %r98;

	
	shfl.down.b32 %r95, %r96, %r97, %r98;

	mov.b64	%rd72, {%r91, %r95};
add.s32 %r103, %r58, 16;
setp.lt.s32	%p10, %r103, 32;
selp.b64	%rd73, %rd72, 0, %p10;
add.s64 %rd91, %rd73, %rd71;
setp.ne.s32	%p11, %r58, 0;
@%p11 bra BB23_10;

shr.u32 %r105, %r22, 5;
mul.wide.u32 %rd74, %r105, 8;
mov.u64 %rd75, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd76, %rd75, %rd74;
st.shared.u64 [%rd76+8], %rd91;

BB23_10:
setp.eq.s32	%p1, %r22, 0;
bar.sync 0;
@!%p1 bra BB23_12;
bra.uni BB23_11;

BB23_11:
ld.shared.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s64 %rd78, %rd77, %rd91;
ld.shared.u64 %rd79, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.s64 %rd91, %rd80, %rd81;

BB23_12:
setp.ne.s32	%p12, %r22, 0;
@%p12 bra BB23_14;

mul.wide.s32 %rd83, %r119, 8;
add.s64 %rd84, %rd82, %rd83;
st.global.u64 [%rd84], %rd91;

BB23_14:
bar.sync 0;
mov.u32 %r106, %nctaid.x;
add.s32 %r119, %r106, %r119;
setp.lt.s32	%p13, %r119, %r20;
@%p13 bra BB23_2;

BB23_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[28],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[168],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<14>;
.reg .b32 %r<131>;
.reg .b64 %rd<97>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u64 %rd30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u64 %rd2, [%rd1+8];
ld.param.u64 %rd3, [%rd1+32];
ld.param.u64 %rd4, [%rd1+56];
ld.param.u64 %rd5, [%rd1+80];
ld.param.u64 %rd6, [%rd1+104];
ld.param.u64 %rd7, [%rd1+128];
ld.param.u64 %rd8, [%rd1+152];
mov.u32 %r129, %ctaid.x;
setp.ge.s32	%p2, %r129, %r22;
@%p2 bra BB24_15;

ld.param.u32 %rd9, [%rd1+160];
ld.param.u32 %rd10, [%rd1+136];
ld.param.u32 %rd11, [%rd1+112];
ld.param.u32 %rd12, [%rd1+88];
ld.param.u32 %rd13, [%rd1+64];
ld.param.u32 %rd14, [%rd1+40];
ld.param.u32 %rd15, [%rd1+16];

	mov.u32 %r65, %laneid;

	cvta.to.global.u64 %rd87, %rd30;

BB24_2:
mov.u32 %r24, %tid.x;
mov.u64 %rd95, 0;
setp.ge.s32	%p3, %r24, %r23;
@%p3 bra BB24_8;

mov.u64 %rd95, 0;
mov.u32 %r130, %r24;

BB24_4:
mov.u32 %r18, %r130;
mov.u64 %rd93, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u64 %rd92, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd91, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd90, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u32 %r128, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r127, [%rd93];
ld.param.u32 %r126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r125, [%rd93+24];
ld.param.u32 %r124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r123, [%rd93+48];
ld.param.u32 %r122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r121, [%rd93+72];
ld.param.u32 %r120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r119, [%rd93+96];
ld.param.u32 %r118, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+20];
ld.param.u32 %r117, [%rd93+120];
ld.param.u32 %r116, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+24];
ld.param.u32 %r115, [%rd93+144];
mad.lo.s32 %r25, %r129, %r23, %r18;
cvt.s64.s32	%rd39, %r25;
mul.lo.s64 %rd40, %rd8, %rd39;
cvt.u32.u64	%r26, %rd9;
shr.u64 %rd41, %rd40, %r26;
cvt.u32.u64	%r27, %rd41;
mul.lo.s32 %r28, %r27, %r115;
sub.s32 %r29, %r25, %r28;
mul.lo.s32 %r30, %r29, %r116;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd7, %rd42;
cvt.u32.u64	%r31, %rd10;
shr.u64 %rd44, %rd43, %r31;
cvt.u32.u64	%r32, %rd44;
mul.lo.s32 %r33, %r32, %r117;
sub.s32 %r34, %r27, %r33;
mad.lo.s32 %r35, %r34, %r118, %r30;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd6, %rd45;
cvt.u32.u64	%r36, %rd11;
shr.u64 %rd47, %rd46, %r36;
cvt.u32.u64	%r37, %rd47;
mul.lo.s32 %r38, %r37, %r119;
sub.s32 %r39, %r32, %r38;
mad.lo.s32 %r40, %r39, %r120, %r35;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd5, %rd48;
cvt.u32.u64	%r41, %rd12;
shr.u64 %rd50, %rd49, %r41;
cvt.u32.u64	%r42, %rd50;
mul.lo.s32 %r43, %r42, %r121;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r122, %r40;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd4, %rd51;
cvt.u32.u64	%r46, %rd13;
shr.u64 %rd53, %rd52, %r46;
cvt.u32.u64	%r47, %rd53;
mul.lo.s32 %r48, %r47, %r123;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r124, %r45;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd3, %rd54;
cvt.u32.u64	%r51, %rd14;
shr.u64 %rd56, %rd55, %r51;
cvt.u32.u64	%r52, %rd56;
mul.lo.s32 %r53, %r52, %r125;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r126, %r50;
cvt.s64.s32 %rd57, %rd56;
mul.lo.s64 %rd58, %rd2, %rd57;
cvt.u32.u64	%r56, %rd15;
shr.u64 %rd59, %rd58, %r56;
cvt.u32.u64	%r57, %rd59;
mul.lo.s32 %r58, %r57, %r127;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r128, %r55;
mul.wide.s32 %rd60, %r60, 8;
add.s64 %rd34, %rd90, %rd60;

	ld.global.nc.s64 %rd33, [%rd34];

	neg.s64 %rd61, %rd33;
add.s64 %rd36, %rd91, %rd60;

	ld.global.nc.s64 %rd35, [%rd36];

	mul.lo.s64 %rd17, %rd35, %rd61;
mul.wide.s32 %rd62, %r129, 8;
add.s64 %rd38, %rd92, %rd62;

	ld.global.nc.s64 %rd37, [%rd38];

	or.b64 %rd63, %rd17, %rd37;
and.b64 %rd64, %rd63, -4294967296;
setp.eq.s64	%p4, %rd64, 0;
@%p4 bra BB24_6;
bra.uni BB24_5;

BB24_6:
cvt.u32.u64	%r61, %rd37;
cvt.u32.u64	%r62, %rd17;
div.u32 %r63, %r62, %r61;
cvt.u64.u32	%rd94, %r63;
bra.uni BB24_7;

BB24_5:
div.s64 %rd94, %rd17, %rd37;

BB24_7:
add.s64 %rd95, %rd94, %rd95;
mov.u32 %r64, %ntid.x;
add.s32 %r19, %r64, %r18;
setp.lt.s32	%p5, %r19, %r23;
mov.u32 %r130, %r19;
@%p5 bra BB24_4;

BB24_8:
mov.b64	{%r67, %r71}, %rd95;
mov.u32 %r72, 1;
mov.u32 %r105, 31;

	shfl.down.b32 %r66, %r67, %r72, %r105;

	
	shfl.down.b32 %r70, %r71, %r72, %r105;

	mov.b64	%rd65, {%r66, %r70};
add.s32 %r106, %r65, 1;
setp.lt.s32	%p6, %r106, 32;
selp.b64	%rd66, %rd65, 0, %p6;
add.s64 %rd67, %rd66, %rd95;
mov.b64	{%r75, %r79}, %rd67;
mov.u32 %r80, 2;

	shfl.down.b32 %r74, %r75, %r80, %r105;

	
	shfl.down.b32 %r78, %r79, %r80, %r105;

	mov.b64	%rd68, {%r74, %r78};
add.s32 %r107, %r65, 2;
setp.lt.s32	%p7, %r107, 32;
selp.b64	%rd69, %rd68, 0, %p7;
add.s64 %rd70, %rd69, %rd67;
mov.b64	{%r83, %r87}, %rd70;
mov.u32 %r88, 4;

	shfl.down.b32 %r82, %r83, %r88, %r105;

	
	shfl.down.b32 %r86, %r87, %r88, %r105;

	mov.b64	%rd71, {%r82, %r86};
add.s32 %r108, %r65, 4;
setp.lt.s32	%p8, %r108, 32;
selp.b64	%rd72, %rd71, 0, %p8;
add.s64 %rd73, %rd72, %rd70;
mov.b64	{%r91, %r95}, %rd73;
mov.u32 %r96, 8;

	shfl.down.b32 %r90, %r91, %r96, %r105;

	
	shfl.down.b32 %r94, %r95, %r96, %r105;

	mov.b64	%rd74, {%r90, %r94};
add.s32 %r109, %r65, 8;
setp.lt.s32	%p9, %r109, 32;
selp.b64	%rd75, %rd74, 0, %p9;
add.s64 %rd76, %rd75, %rd73;
mov.b64	{%r99, %r103}, %rd76;
mov.u32 %r104, 16;

	shfl.down.b32 %r98, %r99, %r104, %r105;

	
	shfl.down.b32 %r102, %r103, %r104, %r105;

	mov.b64	%rd77, {%r98, %r102};
add.s32 %r110, %r65, 16;
setp.lt.s32	%p10, %r110, 32;
selp.b64	%rd78, %rd77, 0, %p10;
add.s64 %rd96, %rd78, %rd76;
setp.ne.s32	%p11, %r65, 0;
@%p11 bra BB24_10;

shr.u32 %r112, %r24, 5;
mul.wide.u32 %rd79, %r112, 8;
mov.u64 %rd80, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd81, %rd80, %rd79;
st.shared.u64 [%rd81+8], %rd96;

BB24_10:
setp.eq.s32	%p1, %r24, 0;
bar.sync 0;
@!%p1 bra BB24_12;
bra.uni BB24_11;

BB24_11:
ld.shared.u64 %rd82, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s64 %rd83, %rd82, %rd96;
ld.shared.u64 %rd84, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.s64 %rd85, %rd83, %rd84;
ld.shared.u64 %rd86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.s64 %rd96, %rd85, %rd86;

BB24_12:
setp.ne.s32	%p12, %r24, 0;
@%p12 bra BB24_14;

mul.wide.s32 %rd88, %r129, 8;
add.s64 %rd89, %rd87, %rd88;
st.global.u64 [%rd89], %rd96;

BB24_14:
bar.sync 0;
ld.param.u32 %r114, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
mov.u32 %r113, %nctaid.x;
add.s32 %r129, %r113, %r129;
setp.lt.s32	%p13, %r129, %r114;
@%p13 bra BB24_2;

BB24_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[32],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[192],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<14>;
.reg .b32 %r<140>;
.reg .b64 %rd<102>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u64 %rd32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u64 %rd2, [%rd1+8];
ld.param.u64 %rd3, [%rd1+32];
ld.param.u64 %rd4, [%rd1+56];
ld.param.u64 %rd5, [%rd1+80];
ld.param.u64 %rd6, [%rd1+104];
ld.param.u64 %rd7, [%rd1+128];
ld.param.u64 %rd8, [%rd1+152];
ld.param.u64 %rd9, [%rd1+176];
mov.u32 %r138, %ctaid.x;
setp.ge.s32	%p2, %r138, %r24;
@%p2 bra BB25_15;

ld.param.u32 %rd10, [%rd1+184];
ld.param.u32 %rd11, [%rd1+160];
ld.param.u32 %rd12, [%rd1+136];
ld.param.u32 %rd13, [%rd1+112];
ld.param.u32 %rd14, [%rd1+88];
ld.param.u32 %rd15, [%rd1+64];
ld.param.u32 %rd16, [%rd1+40];
ld.param.u32 %rd17, [%rd1+16];

	mov.u32 %r72, %laneid;

	cvta.to.global.u64 %rd92, %rd32;

BB25_2:
mov.u32 %r26, %tid.x;
mov.u64 %rd100, 0;
setp.ge.s32	%p3, %r26, %r25;
@%p3 bra BB25_8;

mov.u64 %rd100, 0;
mov.u32 %r139, %r26;

BB25_4:
mov.u32 %r20, %r139;
mov.u64 %rd98, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u64 %rd97, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd96, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd95, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u32 %r137, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r136, [%rd98];
ld.param.u32 %r135, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r134, [%rd98+24];
ld.param.u32 %r133, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r132, [%rd98+48];
ld.param.u32 %r131, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r130, [%rd98+72];
ld.param.u32 %r129, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r128, [%rd98+96];
ld.param.u32 %r127, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+20];
ld.param.u32 %r126, [%rd98+120];
ld.param.u32 %r125, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+24];
ld.param.u32 %r124, [%rd98+144];
ld.param.u32 %r123, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+28];
ld.param.u32 %r122, [%rd98+168];
mad.lo.s32 %r27, %r138, %r25, %r20;
cvt.s64.s32	%rd41, %r27;
mul.lo.s64 %rd42, %rd9, %rd41;
cvt.u32.u64	%r28, %rd10;
shr.u64 %rd43, %rd42, %r28;
cvt.u32.u64	%r29, %rd43;
mul.lo.s32 %r30, %r29, %r122;
sub.s32 %r31, %r27, %r30;
mul.lo.s32 %r32, %r31, %r123;
cvt.s64.s32 %rd44, %rd43;
mul.lo.s64 %rd45, %rd8, %rd44;
cvt.u32.u64	%r33, %rd11;
shr.u64 %rd46, %rd45, %r33;
cvt.u32.u64	%r34, %rd46;
mul.lo.s32 %r35, %r34, %r124;
sub.s32 %r36, %r29, %r35;
mad.lo.s32 %r37, %r36, %r125, %r32;
cvt.s64.s32 %rd47, %rd46;
mul.lo.s64 %rd48, %rd7, %rd47;
cvt.u32.u64	%r38, %rd12;
shr.u64 %rd49, %rd48, %r38;
cvt.u32.u64	%r39, %rd49;
mul.lo.s32 %r40, %r39, %r126;
sub.s32 %r41, %r34, %r40;
mad.lo.s32 %r42, %r41, %r127, %r37;
cvt.s64.s32 %rd50, %rd49;
mul.lo.s64 %rd51, %rd6, %rd50;
cvt.u32.u64	%r43, %rd13;
shr.u64 %rd52, %rd51, %r43;
cvt.u32.u64	%r44, %rd52;
mul.lo.s32 %r45, %r44, %r128;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r129, %r42;
cvt.s64.s32 %rd53, %rd52;
mul.lo.s64 %rd54, %rd5, %rd53;
cvt.u32.u64	%r48, %rd14;
shr.u64 %rd55, %rd54, %r48;
cvt.u32.u64	%r49, %rd55;
mul.lo.s32 %r50, %r49, %r130;
sub.s32 %r51, %r44, %r50;
mad.lo.s32 %r52, %r51, %r131, %r47;
cvt.s64.s32 %rd56, %rd55;
mul.lo.s64 %rd57, %rd4, %rd56;
cvt.u32.u64	%r53, %rd15;
shr.u64 %rd58, %rd57, %r53;
cvt.u32.u64	%r54, %rd58;
mul.lo.s32 %r55, %r54, %r132;
sub.s32 %r56, %r49, %r55;
mad.lo.s32 %r57, %r56, %r133, %r52;
cvt.s64.s32 %rd59, %rd58;
mul.lo.s64 %rd60, %rd3, %rd59;
cvt.u32.u64	%r58, %rd16;
shr.u64 %rd61, %rd60, %r58;
cvt.u32.u64	%r59, %rd61;
mul.lo.s32 %r60, %r59, %r134;
sub.s32 %r61, %r54, %r60;
mad.lo.s32 %r62, %r61, %r135, %r57;
cvt.s64.s32 %rd62, %rd61;
mul.lo.s64 %rd63, %rd2, %rd62;
cvt.u32.u64	%r63, %rd17;
shr.u64 %rd64, %rd63, %r63;
cvt.u32.u64	%r64, %rd64;
mul.lo.s32 %r65, %r64, %r136;
sub.s32 %r66, %r59, %r65;
mad.lo.s32 %r67, %r66, %r137, %r62;
mul.wide.s32 %rd65, %r67, 8;
add.s64 %rd36, %rd95, %rd65;

	ld.global.nc.s64 %rd35, [%rd36];

	neg.s64 %rd66, %rd35;
add.s64 %rd38, %rd96, %rd65;

	ld.global.nc.s64 %rd37, [%rd38];

	mul.lo.s64 %rd19, %rd37, %rd66;
mul.wide.s32 %rd67, %r138, 8;
add.s64 %rd40, %rd97, %rd67;

	ld.global.nc.s64 %rd39, [%rd40];

	or.b64 %rd68, %rd19, %rd39;
and.b64 %rd69, %rd68, -4294967296;
setp.eq.s64	%p4, %rd69, 0;
@%p4 bra BB25_6;
bra.uni BB25_5;

BB25_6:
cvt.u32.u64	%r68, %rd39;
cvt.u32.u64	%r69, %rd19;
div.u32 %r70, %r69, %r68;
cvt.u64.u32	%rd99, %r70;
bra.uni BB25_7;

BB25_5:
div.s64 %rd99, %rd19, %rd39;

BB25_7:
add.s64 %rd100, %rd99, %rd100;
mov.u32 %r71, %ntid.x;
add.s32 %r21, %r71, %r20;
setp.lt.s32	%p5, %r21, %r25;
mov.u32 %r139, %r21;
@%p5 bra BB25_4;

BB25_8:
mov.b64	{%r74, %r78}, %rd100;
mov.u32 %r79, 1;
mov.u32 %r112, 31;

	shfl.down.b32 %r73, %r74, %r79, %r112;

	
	shfl.down.b32 %r77, %r78, %r79, %r112;

	mov.b64	%rd70, {%r73, %r77};
add.s32 %r113, %r72, 1;
setp.lt.s32	%p6, %r113, 32;
selp.b64	%rd71, %rd70, 0, %p6;
add.s64 %rd72, %rd71, %rd100;
mov.b64	{%r82, %r86}, %rd72;
mov.u32 %r87, 2;

	shfl.down.b32 %r81, %r82, %r87, %r112;

	
	shfl.down.b32 %r85, %r86, %r87, %r112;

	mov.b64	%rd73, {%r81, %r85};
add.s32 %r114, %r72, 2;
setp.lt.s32	%p7, %r114, 32;
selp.b64	%rd74, %rd73, 0, %p7;
add.s64 %rd75, %rd74, %rd72;
mov.b64	{%r90, %r94}, %rd75;
mov.u32 %r95, 4;

	shfl.down.b32 %r89, %r90, %r95, %r112;

	
	shfl.down.b32 %r93, %r94, %r95, %r112;

	mov.b64	%rd76, {%r89, %r93};
add.s32 %r115, %r72, 4;
setp.lt.s32	%p8, %r115, 32;
selp.b64	%rd77, %rd76, 0, %p8;
add.s64 %rd78, %rd77, %rd75;
mov.b64	{%r98, %r102}, %rd78;
mov.u32 %r103, 8;

	shfl.down.b32 %r97, %r98, %r103, %r112;

	
	shfl.down.b32 %r101, %r102, %r103, %r112;

	mov.b64	%rd79, {%r97, %r101};
add.s32 %r116, %r72, 8;
setp.lt.s32	%p9, %r116, 32;
selp.b64	%rd80, %rd79, 0, %p9;
add.s64 %rd81, %rd80, %rd78;
mov.b64	{%r106, %r110}, %rd81;
mov.u32 %r111, 16;

	shfl.down.b32 %r105, %r106, %r111, %r112;

	
	shfl.down.b32 %r109, %r110, %r111, %r112;

	mov.b64	%rd82, {%r105, %r109};
add.s32 %r117, %r72, 16;
setp.lt.s32	%p10, %r117, 32;
selp.b64	%rd83, %rd82, 0, %p10;
add.s64 %rd101, %rd83, %rd81;
setp.ne.s32	%p11, %r72, 0;
@%p11 bra BB25_10;

shr.u32 %r119, %r26, 5;
mul.wide.u32 %rd84, %r119, 8;
mov.u64 %rd85, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd86, %rd85, %rd84;
st.shared.u64 [%rd86+8], %rd101;

BB25_10:
setp.eq.s32	%p1, %r26, 0;
bar.sync 0;
@!%p1 bra BB25_12;
bra.uni BB25_11;

BB25_11:
ld.shared.u64 %rd87, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.s64 %rd88, %rd87, %rd101;
ld.shared.u64 %rd89, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.s64 %rd101, %rd90, %rd91;

BB25_12:
setp.ne.s32	%p12, %r26, 0;
@%p12 bra BB25_14;

mul.wide.s32 %rd93, %r138, 8;
add.s64 %rd94, %rd92, %rd93;
st.global.u64 [%rd94], %rd101;

BB25_14:
bar.sync 0;
ld.param.u32 %r121, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIlllLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
mov.u32 %r120, %nctaid.x;
add.s32 %r138, %r120, %r138;
setp.lt.s32	%p13, %r138, %r121;
@%p13 bra BB25_2;

BB25_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[4],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[4],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[24],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<14>;
.reg .b16 %rs<17>;
.reg .b32 %r<86>;
.reg .b64 %rd<65>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r84, %ctaid.x;
setp.ge.s32	%p2, %r84, %r12;
@%p2 bra BB26_15;

cvt.u64.u32	%rd3, %r18;
cvt.u64.u32	%rd4, %r15;

	mov.u32 %r35, %laneid;

	cvta.to.global.u64 %rd59, %rd20;

BB26_2:
mov.u32 %r19, %tid.x;
mov.u64 %rd63, 0;
setp.ge.s32	%p3, %r19, %r13;
@%p3 bra BB26_8;

mov.u64 %rd63, 0;
mov.u32 %r85, %r19;

BB26_4:
mov.u32 %r8, %r85;
mad.lo.s32 %r20, %r84, %r13, %r8;
cvt.s64.s32	%rd27, %r20;
mul.lo.s64 %rd28, %rd2, %rd27;
cvt.u32.u64	%r21, %rd3;
shr.u64 %rd29, %rd28, %r21;
cvt.u32.u64	%r22, %rd29;
mul.lo.s32 %r23, %r22, %r2;
sub.s32 %r24, %r20, %r23;
mul.lo.s32 %r25, %r24, %r1;
cvt.s64.s32	%rd30, %r25;
mul.lo.s64 %rd31, %rd1, %rd30;
cvt.u32.u64	%r26, %rd4;
shr.u64 %rd32, %rd31, %r26;
cvt.u32.u64	%r27, %rd32;
mul.lo.s32 %r28, %r27, %r14;
sub.s32 %r29, %r25, %r28;
mul.lo.s32 %r30, %r29, %r16;
mul.wide.s32 %rd33, %r25, 8;
add.s64 %rd24, %rd18, %rd33;

	ld.global.nc.s64 %rd23, [%rd24];

	mul.wide.s32 %rd34, %r30, 8;
add.s64 %rd26, %rd19, %rd34;

	ld.global.nc.s64 %rd25, [%rd26];

	or.b64 %rd35, %rd23, %rd25;
and.b64 %rd36, %rd35, -4294967296;
setp.eq.s64	%p4, %rd36, 0;
@%p4 bra BB26_6;
bra.uni BB26_5;

BB26_6:
cvt.u32.u64	%r31, %rd25;
cvt.u32.u64	%r32, %rd23;
div.u32 %r33, %r32, %r31;
cvt.u64.u32	%rd62, %r33;
bra.uni BB26_7;

BB26_5:
div.s64 %rd62, %rd23, %rd25;

BB26_7:
add.s64 %rd63, %rd62, %rd63;
mov.u32 %r34, %ntid.x;
add.s32 %r9, %r34, %r8;
setp.lt.s32	%p5, %r9, %r13;
mov.u32 %r85, %r9;
@%p5 bra BB26_4;

BB26_8:
mov.b64	{%r37, %r41}, %rd63;
mov.u32 %r42, 1;
mov.u32 %r75, 31;

	shfl.down.b32 %r36, %r37, %r42, %r75;

	
	shfl.down.b32 %r40, %r41, %r42, %r75;

	mov.b64	%rd37, {%r36, %r40};
add.s32 %r76, %r35, 1;
setp.lt.s32	%p6, %r76, 32;
selp.b64	%rd38, %rd37, 0, %p6;
add.s64 %rd39, %rd38, %rd63;
mov.b64	{%r45, %r49}, %rd39;
mov.u32 %r50, 2;

	shfl.down.b32 %r44, %r45, %r50, %r75;

	
	shfl.down.b32 %r48, %r49, %r50, %r75;

	mov.b64	%rd40, {%r44, %r48};
add.s32 %r77, %r35, 2;
setp.lt.s32	%p7, %r77, 32;
selp.b64	%rd41, %rd40, 0, %p7;
add.s64 %rd42, %rd41, %rd39;
mov.b64	{%r53, %r57}, %rd42;
mov.u32 %r58, 4;

	shfl.down.b32 %r52, %r53, %r58, %r75;

	
	shfl.down.b32 %r56, %r57, %r58, %r75;

	mov.b64	%rd43, {%r52, %r56};
add.s32 %r78, %r35, 4;
setp.lt.s32	%p8, %r78, 32;
selp.b64	%rd44, %rd43, 0, %p8;
add.s64 %rd45, %rd44, %rd42;
mov.b64	{%r61, %r65}, %rd45;
mov.u32 %r66, 8;

	shfl.down.b32 %r60, %r61, %r66, %r75;

	
	shfl.down.b32 %r64, %r65, %r66, %r75;

	mov.b64	%rd46, {%r60, %r64};
add.s32 %r79, %r35, 8;
setp.lt.s32	%p9, %r79, 32;
selp.b64	%rd47, %rd46, 0, %p9;
add.s64 %rd48, %rd47, %rd45;
mov.b64	{%r69, %r73}, %rd48;
mov.u32 %r74, 16;

	shfl.down.b32 %r68, %r69, %r74, %r75;

	
	shfl.down.b32 %r72, %r73, %r74, %r75;

	mov.b64	%rd49, {%r68, %r72};
add.s32 %r80, %r35, 16;
setp.lt.s32	%p10, %r80, 32;
selp.b64	%rd50, %rd49, 0, %p10;
add.s64 %rd64, %rd50, %rd48;
setp.ne.s32	%p11, %r35, 0;
@%p11 bra BB26_10;

shr.u32 %r82, %r19, 5;
mul.wide.u32 %rd51, %r82, 8;
mov.u64 %rd52, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd53, %rd52, %rd51;
st.shared.u64 [%rd53+8], %rd64;

BB26_10:
setp.eq.s32	%p1, %r19, 0;
bar.sync 0;
@!%p1 bra BB26_12;
bra.uni BB26_11;

BB26_11:
ld.shared.u64 %rd54, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd55, %rd54, %rd64;
ld.shared.u64 %rd56, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd57, %rd55, %rd56;
ld.shared.u64 %rd58, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd64, %rd57, %rd58;

BB26_12:
setp.ne.s32	%p12, %r19, 0;
@%p12 bra BB26_14;

mul.wide.s32 %rd60, %r84, 8;
add.s64 %rd61, %rd59, %rd60;
st.global.u64 [%rd61], %rd64;

BB26_14:
bar.sync 0;
mov.u32 %r83, %nctaid.x;
add.s32 %r84, %r83, %r84;
setp.lt.s32	%p13, %r84, %r12;
@%p13 bra BB26_2;

BB26_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[48],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[8],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[8],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[48],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<14>;
.reg .b16 %rs<33>;
.reg .b32 %r<107>;
.reg .b64 %rd<78>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r105, %ctaid.x;
setp.ge.s32	%p2, %r105, %r16;
@%p2 bra BB27_15;

cvt.u64.u32	%rd5, %r27;
cvt.u64.u32	%rd6, %r25;
cvt.u64.u32	%rd7, %r21;
cvt.u64.u32	%rd8, %r19;

	mov.u32 %r54, %laneid;

	cvta.to.global.u64 %rd71, %rd26;

BB27_2:
mov.u32 %r28, %tid.x;
mov.u64 %rd76, 0;
setp.ge.s32	%p3, %r28, %r17;
@%p3 bra BB27_8;

mov.u64 %rd76, 0;
mov.u32 %r106, %r28;

BB27_4:
mov.u32 %r12, %r106;
ld.param.u32 %r104, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r103, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd74, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
mad.lo.s32 %r29, %r105, %r17, %r12;
cvt.s64.s32	%rd33, %r29;
mul.lo.s64 %rd34, %rd74, %rd33;
cvt.u32.u64	%r30, %rd5;
shr.u64 %rd35, %rd34, %r30;
cvt.u32.u64	%r31, %rd35;
mul.lo.s32 %r32, %r31, %r103;
sub.s32 %r33, %r29, %r32;
mul.lo.s32 %r34, %r33, %r104;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd3, %rd36;
cvt.u32.u64	%r35, %rd6;
shr.u64 %rd38, %rd37, %r35;
cvt.u32.u64	%r36, %rd38;
mul.lo.s32 %r37, %r36, %r5;
sub.s32 %r38, %r31, %r37;
mad.lo.s32 %r39, %r38, %r3, %r34;
cvt.s64.s32	%rd39, %r39;
mul.lo.s64 %rd40, %rd2, %rd39;
cvt.u32.u64	%r40, %rd7;
shr.u64 %rd41, %rd40, %r40;
cvt.u32.u64	%r41, %rd41;
mul.lo.s32 %r42, %r41, %r2;
sub.s32 %r43, %r39, %r42;
mul.lo.s32 %r44, %r43, %r23;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd1, %rd42;
cvt.u32.u64	%r45, %rd8;
shr.u64 %rd44, %rd43, %r45;
cvt.u32.u64	%r46, %rd44;
mul.lo.s32 %r47, %r46, %r1;
sub.s32 %r48, %r41, %r47;
mad.lo.s32 %r49, %r48, %r22, %r44;
mul.wide.s32 %rd45, %r39, 8;
add.s64 %rd30, %rd24, %rd45;

	ld.global.nc.s64 %rd29, [%rd30];

	mul.wide.s32 %rd46, %r49, 8;
add.s64 %rd32, %rd25, %rd46;

	ld.global.nc.s64 %rd31, [%rd32];

	or.b64 %rd47, %rd29, %rd31;
and.b64 %rd48, %rd47, -4294967296;
setp.eq.s64	%p4, %rd48, 0;
@%p4 bra BB27_6;
bra.uni BB27_5;

BB27_6:
cvt.u32.u64	%r50, %rd31;
cvt.u32.u64	%r51, %rd29;
div.u32 %r52, %r51, %r50;
cvt.u64.u32	%rd75, %r52;
bra.uni BB27_7;

BB27_5:
div.s64 %rd75, %rd29, %rd31;

BB27_7:
add.s64 %rd76, %rd75, %rd76;
mov.u32 %r53, %ntid.x;
add.s32 %r13, %r53, %r12;
setp.lt.s32	%p5, %r13, %r17;
mov.u32 %r106, %r13;
@%p5 bra BB27_4;

BB27_8:
mov.b64	{%r56, %r60}, %rd76;
mov.u32 %r61, 1;
mov.u32 %r94, 31;

	shfl.down.b32 %r55, %r56, %r61, %r94;

	
	shfl.down.b32 %r59, %r60, %r61, %r94;

	mov.b64	%rd49, {%r55, %r59};
add.s32 %r95, %r54, 1;
setp.lt.s32	%p6, %r95, 32;
selp.b64	%rd50, %rd49, 0, %p6;
add.s64 %rd51, %rd50, %rd76;
mov.b64	{%r64, %r68}, %rd51;
mov.u32 %r69, 2;

	shfl.down.b32 %r63, %r64, %r69, %r94;

	
	shfl.down.b32 %r67, %r68, %r69, %r94;

	mov.b64	%rd52, {%r63, %r67};
add.s32 %r96, %r54, 2;
setp.lt.s32	%p7, %r96, 32;
selp.b64	%rd53, %rd52, 0, %p7;
add.s64 %rd54, %rd53, %rd51;
mov.b64	{%r72, %r76}, %rd54;
mov.u32 %r77, 4;

	shfl.down.b32 %r71, %r72, %r77, %r94;

	
	shfl.down.b32 %r75, %r76, %r77, %r94;

	mov.b64	%rd55, {%r71, %r75};
add.s32 %r97, %r54, 4;
setp.lt.s32	%p8, %r97, 32;
selp.b64	%rd56, %rd55, 0, %p8;
add.s64 %rd57, %rd56, %rd54;
mov.b64	{%r80, %r84}, %rd57;
mov.u32 %r85, 8;

	shfl.down.b32 %r79, %r80, %r85, %r94;

	
	shfl.down.b32 %r83, %r84, %r85, %r94;

	mov.b64	%rd58, {%r79, %r83};
add.s32 %r98, %r54, 8;
setp.lt.s32	%p9, %r98, 32;
selp.b64	%rd59, %rd58, 0, %p9;
add.s64 %rd60, %rd59, %rd57;
mov.b64	{%r88, %r92}, %rd60;
mov.u32 %r93, 16;

	shfl.down.b32 %r87, %r88, %r93, %r94;

	
	shfl.down.b32 %r91, %r92, %r93, %r94;

	mov.b64	%rd61, {%r87, %r91};
add.s32 %r99, %r54, 16;
setp.lt.s32	%p10, %r99, 32;
selp.b64	%rd62, %rd61, 0, %p10;
add.s64 %rd77, %rd62, %rd60;
setp.ne.s32	%p11, %r54, 0;
@%p11 bra BB27_10;

shr.u32 %r101, %r28, 5;
mul.wide.u32 %rd63, %r101, 8;
mov.u64 %rd64, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd65, %rd64, %rd63;
st.shared.u64 [%rd65+8], %rd77;

BB27_10:
setp.eq.s32	%p1, %r28, 0;
bar.sync 0;
@!%p1 bra BB27_12;
bra.uni BB27_11;

BB27_11:
ld.shared.u64 %rd66, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd67, %rd66, %rd77;
ld.shared.u64 %rd68, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd69, %rd67, %rd68;
ld.shared.u64 %rd70, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd77, %rd69, %rd70;

BB27_12:
setp.ne.s32	%p12, %r28, 0;
@%p12 bra BB27_14;

mul.wide.s32 %rd72, %r105, 8;
add.s64 %rd73, %rd71, %rd72;
st.global.u64 [%rd73], %rd77;

BB27_14:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
add.s32 %r105, %r102, %r105;
setp.lt.s32	%p13, %r105, %r16;
@%p13 bra BB27_2;

BB27_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[72],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[12],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[12],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[72],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<14>;
.reg .b16 %rs<49>;
.reg .b32 %r<132>;
.reg .b64 %rd<93>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r36, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r34, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r130, %ctaid.x;
setp.ge.s32	%p2, %r130, %r20;
@%p2 bra BB28_15;

cvt.u64.u32	%rd7, %r36;
cvt.u64.u32	%rd8, %r34;
cvt.u64.u32	%rd9, %r32;
cvt.u64.u32	%rd10, %r27;
cvt.u64.u32	%rd11, %r25;
cvt.u64.u32	%rd12, %r23;

	mov.u32 %r73, %laneid;

	cvta.to.global.u64 %rd83, %rd32;

BB28_2:
mov.u32 %r37, %tid.x;
mov.u64 %rd91, 0;
setp.ge.s32	%p3, %r37, %r21;
@%p3 bra BB28_8;

mov.u64 %rd91, 0;
mov.u32 %r131, %r37;

BB28_4:
mov.u32 %r16, %r131;
ld.param.u32 %r129, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r128, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u64 %rd89, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r127, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd88, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r125, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd87, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r123, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
mad.lo.s32 %r38, %r130, %r21, %r16;
cvt.s64.s32	%rd39, %r38;
mul.lo.s64 %rd40, %rd86, %rd39;
cvt.u32.u64	%r39, %rd7;
shr.u64 %rd41, %rd40, %r39;
cvt.u32.u64	%r40, %rd41;
mul.lo.s32 %r41, %r40, %r122;
sub.s32 %r42, %r38, %r41;
mul.lo.s32 %r43, %r42, %r123;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd87, %rd42;
cvt.u32.u64	%r44, %rd8;
shr.u64 %rd44, %rd43, %r44;
cvt.u32.u64	%r45, %rd44;
mul.lo.s32 %r46, %r45, %r124;
sub.s32 %r47, %r40, %r46;
mad.lo.s32 %r48, %r47, %r125, %r43;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd88, %rd45;
cvt.u32.u64	%r49, %rd9;
shr.u64 %rd47, %rd46, %r49;
cvt.u32.u64	%r50, %rd47;
mul.lo.s32 %r51, %r50, %r126;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r127, %r48;
cvt.s64.s32	%rd48, %r53;
mul.lo.s64 %rd49, %rd89, %rd48;
cvt.u32.u64	%r54, %rd10;
shr.u64 %rd50, %rd49, %r54;
cvt.u32.u64	%r55, %rd50;
mul.lo.s32 %r56, %r55, %r128;
sub.s32 %r57, %r53, %r56;
mul.lo.s32 %r58, %r57, %r129;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd2, %rd51;
cvt.u32.u64	%r59, %rd11;
shr.u64 %rd53, %rd52, %r59;
cvt.u32.u64	%r60, %rd53;
mul.lo.s32 %r61, %r60, %r2;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r29, %r58;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd1, %rd54;
cvt.u32.u64	%r64, %rd12;
shr.u64 %rd56, %rd55, %r64;
cvt.u32.u64	%r65, %rd56;
mul.lo.s32 %r66, %r65, %r1;
sub.s32 %r67, %r60, %r66;
mad.lo.s32 %r68, %r67, %r28, %r63;
mul.wide.s32 %rd57, %r53, 8;
add.s64 %rd36, %rd30, %rd57;

	ld.global.nc.s64 %rd35, [%rd36];

	mul.wide.s32 %rd58, %r68, 8;
add.s64 %rd38, %rd31, %rd58;

	ld.global.nc.s64 %rd37, [%rd38];

	or.b64 %rd59, %rd35, %rd37;
and.b64 %rd60, %rd59, -4294967296;
setp.eq.s64	%p4, %rd60, 0;
@%p4 bra BB28_6;
bra.uni BB28_5;

BB28_6:
cvt.u32.u64	%r69, %rd37;
cvt.u32.u64	%r70, %rd35;
div.u32 %r71, %r70, %r69;
cvt.u64.u32	%rd90, %r71;
bra.uni BB28_7;

BB28_5:
div.s64 %rd90, %rd35, %rd37;

BB28_7:
add.s64 %rd91, %rd90, %rd91;
mov.u32 %r72, %ntid.x;
add.s32 %r17, %r72, %r16;
setp.lt.s32	%p5, %r17, %r21;
mov.u32 %r131, %r17;
@%p5 bra BB28_4;

BB28_8:
mov.b64	{%r75, %r79}, %rd91;
mov.u32 %r80, 1;
mov.u32 %r113, 31;

	shfl.down.b32 %r74, %r75, %r80, %r113;

	
	shfl.down.b32 %r78, %r79, %r80, %r113;

	mov.b64	%rd61, {%r74, %r78};
add.s32 %r114, %r73, 1;
setp.lt.s32	%p6, %r114, 32;
selp.b64	%rd62, %rd61, 0, %p6;
add.s64 %rd63, %rd62, %rd91;
mov.b64	{%r83, %r87}, %rd63;
mov.u32 %r88, 2;

	shfl.down.b32 %r82, %r83, %r88, %r113;

	
	shfl.down.b32 %r86, %r87, %r88, %r113;

	mov.b64	%rd64, {%r82, %r86};
add.s32 %r115, %r73, 2;
setp.lt.s32	%p7, %r115, 32;
selp.b64	%rd65, %rd64, 0, %p7;
add.s64 %rd66, %rd65, %rd63;
mov.b64	{%r91, %r95}, %rd66;
mov.u32 %r96, 4;

	shfl.down.b32 %r90, %r91, %r96, %r113;

	
	shfl.down.b32 %r94, %r95, %r96, %r113;

	mov.b64	%rd67, {%r90, %r94};
add.s32 %r116, %r73, 4;
setp.lt.s32	%p8, %r116, 32;
selp.b64	%rd68, %rd67, 0, %p8;
add.s64 %rd69, %rd68, %rd66;
mov.b64	{%r99, %r103}, %rd69;
mov.u32 %r104, 8;

	shfl.down.b32 %r98, %r99, %r104, %r113;

	
	shfl.down.b32 %r102, %r103, %r104, %r113;

	mov.b64	%rd70, {%r98, %r102};
add.s32 %r117, %r73, 8;
setp.lt.s32	%p9, %r117, 32;
selp.b64	%rd71, %rd70, 0, %p9;
add.s64 %rd72, %rd71, %rd69;
mov.b64	{%r107, %r111}, %rd72;
mov.u32 %r112, 16;

	shfl.down.b32 %r106, %r107, %r112, %r113;

	
	shfl.down.b32 %r110, %r111, %r112, %r113;

	mov.b64	%rd73, {%r106, %r110};
add.s32 %r118, %r73, 16;
setp.lt.s32	%p10, %r118, 32;
selp.b64	%rd74, %rd73, 0, %p10;
add.s64 %rd92, %rd74, %rd72;
setp.ne.s32	%p11, %r73, 0;
@%p11 bra BB28_10;

shr.u32 %r120, %r37, 5;
mul.wide.u32 %rd75, %r120, 8;
mov.u64 %rd76, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd77, %rd76, %rd75;
st.shared.u64 [%rd77+8], %rd92;

BB28_10:
setp.eq.s32	%p1, %r37, 0;
bar.sync 0;
@!%p1 bra BB28_12;
bra.uni BB28_11;

BB28_11:
ld.shared.u64 %rd78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd79, %rd78, %rd92;
ld.shared.u64 %rd80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd81, %rd79, %rd80;
ld.shared.u64 %rd82, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd92, %rd81, %rd82;

BB28_12:
setp.ne.s32	%p12, %r37, 0;
@%p12 bra BB28_14;

mul.wide.s32 %rd84, %r130, 8;
add.s64 %rd85, %rd83, %rd84;
st.global.u64 [%rd85], %rd92;

BB28_14:
bar.sync 0;
mov.u32 %r121, %nctaid.x;
add.s32 %r130, %r121, %r130;
setp.lt.s32	%p13, %r130, %r20;
@%p13 bra BB28_2;

BB28_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[96],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[16],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[16],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[96],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<14>;
.reg .b16 %rs<65>;
.reg .b32 %r<159>;
.reg .b64 %rd<110>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u32 %r45, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd38, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r157, %ctaid.x;
setp.ge.s32	%p2, %r157, %r24;
@%p2 bra BB29_15;

cvt.u64.u32	%rd9, %r45;
cvt.u64.u32	%rd10, %r43;
cvt.u64.u32	%rd11, %r41;
cvt.u64.u32	%rd12, %r39;
cvt.u64.u32	%rd13, %r33;
cvt.u64.u32	%rd14, %r31;
cvt.u64.u32	%rd15, %r29;
cvt.u64.u32	%rd16, %r27;

	mov.u32 %r92, %laneid;

	cvta.to.global.u64 %rd95, %rd38;

BB29_2:
mov.u32 %r46, %tid.x;
mov.u64 %rd108, 0;
setp.ge.s32	%p3, %r46, %r25;
@%p3 bra BB29_8;

mov.u64 %rd108, 0;
mov.u32 %r158, %r46;

BB29_4:
mov.u32 %r20, %r158;
ld.param.u64 %rd106, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r155, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u64 %rd105, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r154, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r153, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u64 %rd104, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r152, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r151, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u64 %rd103, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r150, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r149, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u64 %rd102, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r147, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd101, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r146, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r145, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd100, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r144, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r143, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd99, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r142, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r141, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd98, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
mad.lo.s32 %r47, %r157, %r25, %r20;
cvt.s64.s32	%rd45, %r47;
mul.lo.s64 %rd46, %rd98, %rd45;
cvt.u32.u64	%r48, %rd9;
shr.u64 %rd47, %rd46, %r48;
cvt.u32.u64	%r49, %rd47;
mul.lo.s32 %r50, %r49, %r141;
sub.s32 %r51, %r47, %r50;
mul.lo.s32 %r52, %r51, %r142;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd99, %rd48;
cvt.u32.u64	%r53, %rd10;
shr.u64 %rd50, %rd49, %r53;
cvt.u32.u64	%r54, %rd50;
mul.lo.s32 %r55, %r54, %r143;
sub.s32 %r56, %r49, %r55;
mad.lo.s32 %r57, %r56, %r144, %r52;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd100, %rd51;
cvt.u32.u64	%r58, %rd11;
shr.u64 %rd53, %rd52, %r58;
cvt.u32.u64	%r59, %rd53;
mul.lo.s32 %r60, %r59, %r145;
sub.s32 %r61, %r54, %r60;
mad.lo.s32 %r62, %r61, %r146, %r57;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd101, %rd54;
cvt.u32.u64	%r63, %rd12;
shr.u64 %rd56, %rd55, %r63;
cvt.u32.u64	%r64, %rd56;
mul.lo.s32 %r65, %r64, %r147;
sub.s32 %r66, %r59, %r65;
mad.lo.s32 %r67, %r66, %r148, %r62;
cvt.s64.s32	%rd57, %r67;
mul.lo.s64 %rd58, %rd102, %rd57;
cvt.u32.u64	%r68, %rd13;
shr.u64 %rd59, %rd58, %r68;
cvt.u32.u64	%r69, %rd59;
mul.lo.s32 %r70, %r69, %r149;
sub.s32 %r71, %r67, %r70;
mul.lo.s32 %r72, %r71, %r150;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd103, %rd60;
cvt.u32.u64	%r73, %rd14;
shr.u64 %rd62, %rd61, %r73;
cvt.u32.u64	%r74, %rd62;
mul.lo.s32 %r75, %r74, %r151;
sub.s32 %r76, %r69, %r75;
mad.lo.s32 %r77, %r76, %r152, %r72;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd104, %rd63;
cvt.u32.u64	%r78, %rd15;
shr.u64 %rd65, %rd64, %r78;
cvt.u32.u64	%r79, %rd65;
mul.lo.s32 %r80, %r79, %r153;
sub.s32 %r81, %r74, %r80;
mad.lo.s32 %r82, %r81, %r154, %r77;
cvt.s64.s32 %rd66, %rd65;
mul.lo.s64 %rd67, %rd105, %rd66;
cvt.u32.u64	%r83, %rd16;
shr.u64 %rd68, %rd67, %r83;
cvt.u32.u64	%r84, %rd68;
mul.lo.s32 %r85, %r84, %r155;
sub.s32 %r86, %r79, %r85;
mad.lo.s32 %r87, %r86, %r156, %r82;
mul.wide.s32 %rd69, %r67, 8;
add.s64 %rd42, %rd106, %rd69;

	ld.global.nc.s64 %rd41, [%rd42];

	mul.wide.s32 %rd70, %r87, 8;
add.s64 %rd44, %rd37, %rd70;

	ld.global.nc.s64 %rd43, [%rd44];

	or.b64 %rd71, %rd41, %rd43;
and.b64 %rd72, %rd71, -4294967296;
setp.eq.s64	%p4, %rd72, 0;
@%p4 bra BB29_6;
bra.uni BB29_5;

BB29_6:
cvt.u32.u64	%r88, %rd43;
cvt.u32.u64	%r89, %rd41;
div.u32 %r90, %r89, %r88;
cvt.u64.u32	%rd107, %r90;
bra.uni BB29_7;

BB29_5:
div.s64 %rd107, %rd41, %rd43;

BB29_7:
add.s64 %rd108, %rd107, %rd108;
mov.u32 %r91, %ntid.x;
add.s32 %r21, %r91, %r20;
setp.lt.s32	%p5, %r21, %r25;
mov.u32 %r158, %r21;
@%p5 bra BB29_4;

BB29_8:
mov.b64	{%r94, %r98}, %rd108;
mov.u32 %r99, 1;
mov.u32 %r132, 31;

	shfl.down.b32 %r93, %r94, %r99, %r132;

	
	shfl.down.b32 %r97, %r98, %r99, %r132;

	mov.b64	%rd73, {%r93, %r97};
add.s32 %r133, %r92, 1;
setp.lt.s32	%p6, %r133, 32;
selp.b64	%rd74, %rd73, 0, %p6;
add.s64 %rd75, %rd74, %rd108;
mov.b64	{%r102, %r106}, %rd75;
mov.u32 %r107, 2;

	shfl.down.b32 %r101, %r102, %r107, %r132;

	
	shfl.down.b32 %r105, %r106, %r107, %r132;

	mov.b64	%rd76, {%r101, %r105};
add.s32 %r134, %r92, 2;
setp.lt.s32	%p7, %r134, 32;
selp.b64	%rd77, %rd76, 0, %p7;
add.s64 %rd78, %rd77, %rd75;
mov.b64	{%r110, %r114}, %rd78;
mov.u32 %r115, 4;

	shfl.down.b32 %r109, %r110, %r115, %r132;

	
	shfl.down.b32 %r113, %r114, %r115, %r132;

	mov.b64	%rd79, {%r109, %r113};
add.s32 %r135, %r92, 4;
setp.lt.s32	%p8, %r135, 32;
selp.b64	%rd80, %rd79, 0, %p8;
add.s64 %rd81, %rd80, %rd78;
mov.b64	{%r118, %r122}, %rd81;
mov.u32 %r123, 8;

	shfl.down.b32 %r117, %r118, %r123, %r132;

	
	shfl.down.b32 %r121, %r122, %r123, %r132;

	mov.b64	%rd82, {%r117, %r121};
add.s32 %r136, %r92, 8;
setp.lt.s32	%p9, %r136, 32;
selp.b64	%rd83, %rd82, 0, %p9;
add.s64 %rd84, %rd83, %rd81;
mov.b64	{%r126, %r130}, %rd84;
mov.u32 %r131, 16;

	shfl.down.b32 %r125, %r126, %r131, %r132;

	
	shfl.down.b32 %r129, %r130, %r131, %r132;

	mov.b64	%rd85, {%r125, %r129};
add.s32 %r137, %r92, 16;
setp.lt.s32	%p10, %r137, 32;
selp.b64	%rd86, %rd85, 0, %p10;
add.s64 %rd109, %rd86, %rd84;
setp.ne.s32	%p11, %r92, 0;
@%p11 bra BB29_10;

shr.u32 %r139, %r46, 5;
mul.wide.u32 %rd87, %r139, 8;
mov.u64 %rd88, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd89, %rd88, %rd87;
st.shared.u64 [%rd89+8], %rd109;

BB29_10:
setp.eq.s32	%p1, %r46, 0;
bar.sync 0;
@!%p1 bra BB29_12;
bra.uni BB29_11;

BB29_11:
ld.shared.u64 %rd90, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd91, %rd90, %rd109;
ld.shared.u64 %rd92, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd93, %rd91, %rd92;
ld.shared.u64 %rd94, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd109, %rd93, %rd94;

BB29_12:
setp.ne.s32	%p12, %r46, 0;
@%p12 bra BB29_14;

mul.wide.s32 %rd96, %r157, 8;
add.s64 %rd97, %rd95, %rd96;
st.global.u64 [%rd97], %rd109;

BB29_14:
bar.sync 0;
mov.u32 %r140, %nctaid.x;
add.s32 %r157, %r140, %r157;
setp.lt.s32	%p13, %r157, %r24;
@%p13 bra BB29_2;

BB29_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[120],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[20],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[20],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[120],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<14>;
.reg .b16 %rs<81>;
.reg .b32 %r<183>;
.reg .b64 %rd<125>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+112];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u32 %r54, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+112];
ld.param.u32 %r52, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r50, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r48, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r46, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd44, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r181, %ctaid.x;
setp.ge.s32	%p2, %r181, %r28;
@%p2 bra BB30_15;

cvt.u64.u32	%rd11, %r54;
cvt.u64.u32	%rd12, %r52;
cvt.u64.u32	%rd13, %r50;
cvt.u64.u32	%rd14, %r48;
cvt.u64.u32	%rd15, %r46;
cvt.u64.u32	%rd16, %r39;
cvt.u64.u32	%rd17, %r37;
cvt.u64.u32	%rd18, %r35;
cvt.u64.u32	%rd19, %r33;
cvt.u64.u32	%rd20, %r31;

	mov.u32 %r111, %laneid;

	cvta.to.global.u64 %rd107, %rd44;

BB30_2:
mov.u32 %r55, %tid.x;
mov.u64 %rd123, 0;
setp.ge.s32	%p3, %r55, %r29;
@%p3 bra BB30_8;

mov.u64 %rd123, 0;
mov.u32 %r182, %r55;

BB30_4:
mov.u32 %r24, %r182;
ld.param.u64 %rd121, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r179, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r178, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u64 %rd119, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r177, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r176, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u64 %rd118, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r175, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r174, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u64 %rd117, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r173, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r172, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u64 %rd116, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r171, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r170, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+96];
ld.param.u64 %rd115, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+104];
ld.param.u32 %r169, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r168, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd114, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r167, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r166, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd113, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r165, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r164, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd112, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r163, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r162, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd111, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
ld.param.u32 %r161, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r160, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+96];
ld.param.u64 %rd110, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+104];
mad.lo.s32 %r56, %r181, %r29, %r24;
cvt.s64.s32	%rd51, %r56;
mul.lo.s64 %rd52, %rd110, %rd51;
cvt.u32.u64	%r57, %rd11;
shr.u64 %rd53, %rd52, %r57;
cvt.u32.u64	%r58, %rd53;
mul.lo.s32 %r59, %r58, %r160;
sub.s32 %r60, %r56, %r59;
mul.lo.s32 %r61, %r60, %r161;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd111, %rd54;
cvt.u32.u64	%r62, %rd12;
shr.u64 %rd56, %rd55, %r62;
cvt.u32.u64	%r63, %rd56;
mul.lo.s32 %r64, %r63, %r162;
sub.s32 %r65, %r58, %r64;
mad.lo.s32 %r66, %r65, %r163, %r61;
cvt.s64.s32 %rd57, %rd56;
mul.lo.s64 %rd58, %rd112, %rd57;
cvt.u32.u64	%r67, %rd13;
shr.u64 %rd59, %rd58, %r67;
cvt.u32.u64	%r68, %rd59;
mul.lo.s32 %r69, %r68, %r164;
sub.s32 %r70, %r63, %r69;
mad.lo.s32 %r71, %r70, %r165, %r66;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd113, %rd60;
cvt.u32.u64	%r72, %rd14;
shr.u64 %rd62, %rd61, %r72;
cvt.u32.u64	%r73, %rd62;
mul.lo.s32 %r74, %r73, %r166;
sub.s32 %r75, %r68, %r74;
mad.lo.s32 %r76, %r75, %r167, %r71;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd114, %rd63;
cvt.u32.u64	%r77, %rd15;
shr.u64 %rd65, %rd64, %r77;
cvt.u32.u64	%r78, %rd65;
mul.lo.s32 %r79, %r78, %r168;
sub.s32 %r80, %r73, %r79;
mad.lo.s32 %r81, %r80, %r169, %r76;
cvt.s64.s32	%rd66, %r81;
mul.lo.s64 %rd67, %rd115, %rd66;
cvt.u32.u64	%r82, %rd16;
shr.u64 %rd68, %rd67, %r82;
cvt.u32.u64	%r83, %rd68;
mul.lo.s32 %r84, %r83, %r170;
sub.s32 %r85, %r81, %r84;
mul.lo.s32 %r86, %r85, %r171;
cvt.s64.s32 %rd69, %rd68;
mul.lo.s64 %rd70, %rd116, %rd69;
cvt.u32.u64	%r87, %rd17;
shr.u64 %rd71, %rd70, %r87;
cvt.u32.u64	%r88, %rd71;
mul.lo.s32 %r89, %r88, %r172;
sub.s32 %r90, %r83, %r89;
mad.lo.s32 %r91, %r90, %r173, %r86;
cvt.s64.s32 %rd72, %rd71;
mul.lo.s64 %rd73, %rd117, %rd72;
cvt.u32.u64	%r92, %rd18;
shr.u64 %rd74, %rd73, %r92;
cvt.u32.u64	%r93, %rd74;
mul.lo.s32 %r94, %r93, %r174;
sub.s32 %r95, %r88, %r94;
mad.lo.s32 %r96, %r95, %r175, %r91;
cvt.s64.s32 %rd75, %rd74;
mul.lo.s64 %rd76, %rd118, %rd75;
cvt.u32.u64	%r97, %rd19;
shr.u64 %rd77, %rd76, %r97;
cvt.u32.u64	%r98, %rd77;
mul.lo.s32 %r99, %r98, %r176;
sub.s32 %r100, %r93, %r99;
mad.lo.s32 %r101, %r100, %r177, %r96;
cvt.s64.s32 %rd78, %rd77;
mul.lo.s64 %rd79, %rd119, %rd78;
cvt.u32.u64	%r102, %rd20;
shr.u64 %rd80, %rd79, %r102;
cvt.u32.u64	%r103, %rd80;
mul.lo.s32 %r104, %r103, %r178;
sub.s32 %r105, %r98, %r104;
mad.lo.s32 %r106, %r105, %r179, %r101;
mul.wide.s32 %rd81, %r81, 8;
add.s64 %rd48, %rd120, %rd81;

	ld.global.nc.s64 %rd47, [%rd48];

	mul.wide.s32 %rd82, %r106, 8;
add.s64 %rd50, %rd121, %rd82;

	ld.global.nc.s64 %rd49, [%rd50];

	or.b64 %rd83, %rd47, %rd49;
and.b64 %rd84, %rd83, -4294967296;
setp.eq.s64	%p4, %rd84, 0;
@%p4 bra BB30_6;
bra.uni BB30_5;

BB30_6:
cvt.u32.u64	%r107, %rd49;
cvt.u32.u64	%r108, %rd47;
div.u32 %r109, %r108, %r107;
cvt.u64.u32	%rd122, %r109;
bra.uni BB30_7;

BB30_5:
div.s64 %rd122, %rd47, %rd49;

BB30_7:
add.s64 %rd123, %rd122, %rd123;
mov.u32 %r110, %ntid.x;
add.s32 %r25, %r110, %r24;
setp.lt.s32	%p5, %r25, %r29;
mov.u32 %r182, %r25;
@%p5 bra BB30_4;

BB30_8:
mov.b64	{%r113, %r117}, %rd123;
mov.u32 %r118, 1;
mov.u32 %r151, 31;

	shfl.down.b32 %r112, %r113, %r118, %r151;

	
	shfl.down.b32 %r116, %r117, %r118, %r151;

	mov.b64	%rd85, {%r112, %r116};
add.s32 %r152, %r111, 1;
setp.lt.s32	%p6, %r152, 32;
selp.b64	%rd86, %rd85, 0, %p6;
add.s64 %rd87, %rd86, %rd123;
mov.b64	{%r121, %r125}, %rd87;
mov.u32 %r126, 2;

	shfl.down.b32 %r120, %r121, %r126, %r151;

	
	shfl.down.b32 %r124, %r125, %r126, %r151;

	mov.b64	%rd88, {%r120, %r124};
add.s32 %r153, %r111, 2;
setp.lt.s32	%p7, %r153, 32;
selp.b64	%rd89, %rd88, 0, %p7;
add.s64 %rd90, %rd89, %rd87;
mov.b64	{%r129, %r133}, %rd90;
mov.u32 %r134, 4;

	shfl.down.b32 %r128, %r129, %r134, %r151;

	
	shfl.down.b32 %r132, %r133, %r134, %r151;

	mov.b64	%rd91, {%r128, %r132};
add.s32 %r154, %r111, 4;
setp.lt.s32	%p8, %r154, 32;
selp.b64	%rd92, %rd91, 0, %p8;
add.s64 %rd93, %rd92, %rd90;
mov.b64	{%r137, %r141}, %rd93;
mov.u32 %r142, 8;

	shfl.down.b32 %r136, %r137, %r142, %r151;

	
	shfl.down.b32 %r140, %r141, %r142, %r151;

	mov.b64	%rd94, {%r136, %r140};
add.s32 %r155, %r111, 8;
setp.lt.s32	%p9, %r155, 32;
selp.b64	%rd95, %rd94, 0, %p9;
add.s64 %rd96, %rd95, %rd93;
mov.b64	{%r145, %r149}, %rd96;
mov.u32 %r150, 16;

	shfl.down.b32 %r144, %r145, %r150, %r151;

	
	shfl.down.b32 %r148, %r149, %r150, %r151;

	mov.b64	%rd97, {%r144, %r148};
add.s32 %r156, %r111, 16;
setp.lt.s32	%p10, %r156, 32;
selp.b64	%rd98, %rd97, 0, %p10;
add.s64 %rd124, %rd98, %rd96;
setp.ne.s32	%p11, %r111, 0;
@%p11 bra BB30_10;

shr.u32 %r158, %r55, 5;
mul.wide.u32 %rd99, %r158, 8;
mov.u64 %rd100, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd101, %rd100, %rd99;
st.shared.u64 [%rd101+8], %rd124;

BB30_10:
setp.eq.s32	%p1, %r55, 0;
bar.sync 0;
@!%p1 bra BB30_12;
bra.uni BB30_11;

BB30_11:
ld.shared.u64 %rd102, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd103, %rd102, %rd124;
ld.shared.u64 %rd104, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd105, %rd103, %rd104;
ld.shared.u64 %rd106, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd124, %rd105, %rd106;

BB30_12:
setp.ne.s32	%p12, %r55, 0;
@%p12 bra BB30_14;

mul.wide.s32 %rd108, %r181, 8;
add.s64 %rd109, %rd107, %rd108;
st.global.u64 [%rd109], %rd124;

BB30_14:
bar.sync 0;
ld.param.u32 %r180, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r159, %nctaid.x;
add.s32 %r181, %r159, %r181;
setp.lt.s32	%p13, %r181, %r180;
@%p13 bra BB30_2;

BB30_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[144],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[24],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[144],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<14>;
.reg .b32 %r<182>;
.reg .b64 %rd<119>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd40, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd2+8];
ld.param.u64 %rd10, [%rd2+32];
ld.param.u64 %rd11, [%rd2+56];
ld.param.u64 %rd12, [%rd2+80];
ld.param.u64 %rd13, [%rd2+104];
ld.param.u64 %rd14, [%rd2+128];
mov.u32 %r180, %ctaid.x;
setp.ge.s32	%p2, %r180, %r32;
@%p2 bra BB31_15;

ld.param.u32 %rd15, [%rd2+136];
ld.param.u32 %rd16, [%rd2+112];
ld.param.u32 %rd17, [%rd2+88];
ld.param.u32 %rd18, [%rd2+64];
ld.param.u32 %rd19, [%rd2+40];
ld.param.u32 %rd20, [%rd2+16];
ld.param.u32 %rd21, [%rd1+136];
ld.param.u32 %rd22, [%rd1+112];
ld.param.u32 %rd23, [%rd1+88];
ld.param.u32 %rd24, [%rd1+64];
ld.param.u32 %rd25, [%rd1+40];
ld.param.u32 %rd26, [%rd1+16];

	mov.u32 %r106, %laneid;

	cvta.to.global.u64 %rd109, %rd40;

BB31_2:
mov.u32 %r40, %tid.x;
mov.u64 %rd117, 0;
setp.ge.s32	%p3, %r40, %r33;
@%p3 bra BB31_8;

mov.u64 %rd117, 0;
mov.u32 %r181, %r40;

BB31_4:
mov.u32 %r28, %r181;
mov.u64 %rd115, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd114, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd113, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd112, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r179, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r178, [%rd114];
ld.param.u32 %r177, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r176, [%rd114+24];
ld.param.u32 %r175, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r174, [%rd114+48];
ld.param.u32 %r173, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r172, [%rd114+72];
ld.param.u32 %r171, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r170, [%rd114+96];
ld.param.u32 %r169, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r168, [%rd114+120];
ld.param.u32 %r167, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r166, [%rd115];
ld.param.u32 %r165, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r164, [%rd115+24];
ld.param.u32 %r163, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r162, [%rd115+48];
ld.param.u32 %r161, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r160, [%rd115+72];
ld.param.u32 %r159, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r158, [%rd115+96];
ld.param.u32 %r157, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r156, [%rd115+120];
mad.lo.s32 %r41, %r180, %r33, %r28;
cvt.s64.s32	%rd47, %r41;
mul.lo.s64 %rd48, %rd14, %rd47;
cvt.u32.u64	%r42, %rd15;
shr.u64 %rd49, %rd48, %r42;
cvt.u32.u64	%r43, %rd49;
mul.lo.s32 %r44, %r43, %r156;
sub.s32 %r45, %r41, %r44;
mul.lo.s32 %r46, %r45, %r157;
cvt.s64.s32 %rd50, %rd49;
mul.lo.s64 %rd51, %rd13, %rd50;
cvt.u32.u64	%r47, %rd16;
shr.u64 %rd52, %rd51, %r47;
cvt.u32.u64	%r48, %rd52;
mul.lo.s32 %r49, %r48, %r158;
sub.s32 %r50, %r43, %r49;
mad.lo.s32 %r51, %r50, %r159, %r46;
cvt.s64.s32 %rd53, %rd52;
mul.lo.s64 %rd54, %rd12, %rd53;
cvt.u32.u64	%r52, %rd17;
shr.u64 %rd55, %rd54, %r52;
cvt.u32.u64	%r53, %rd55;
mul.lo.s32 %r54, %r53, %r160;
sub.s32 %r55, %r48, %r54;
mad.lo.s32 %r56, %r55, %r161, %r51;
cvt.s64.s32 %rd56, %rd55;
mul.lo.s64 %rd57, %rd11, %rd56;
cvt.u32.u64	%r57, %rd18;
shr.u64 %rd58, %rd57, %r57;
cvt.u32.u64	%r58, %rd58;
mul.lo.s32 %r59, %r58, %r162;
sub.s32 %r60, %r53, %r59;
mad.lo.s32 %r61, %r60, %r163, %r56;
cvt.s64.s32 %rd59, %rd58;
mul.lo.s64 %rd60, %rd10, %rd59;
cvt.u32.u64	%r62, %rd19;
shr.u64 %rd61, %rd60, %r62;
cvt.u32.u64	%r63, %rd61;
mul.lo.s32 %r64, %r63, %r164;
sub.s32 %r65, %r58, %r64;
mad.lo.s32 %r66, %r65, %r165, %r61;
cvt.s64.s32 %rd62, %rd61;
mul.lo.s64 %rd63, %rd9, %rd62;
cvt.u32.u64	%r67, %rd20;
shr.u64 %rd64, %rd63, %r67;
cvt.u32.u64	%r68, %rd64;
mul.lo.s32 %r69, %r68, %r166;
sub.s32 %r70, %r63, %r69;
mad.lo.s32 %r71, %r70, %r167, %r66;
cvt.s64.s32	%rd65, %r71;
mul.lo.s64 %rd66, %rd8, %rd65;
cvt.u32.u64	%r72, %rd21;
shr.u64 %rd67, %rd66, %r72;
cvt.u32.u64	%r73, %rd67;
mul.lo.s32 %r74, %r73, %r168;
sub.s32 %r75, %r71, %r74;
mul.lo.s32 %r76, %r75, %r169;
cvt.s64.s32 %rd68, %rd67;
mul.lo.s64 %rd69, %rd7, %rd68;
cvt.u32.u64	%r77, %rd22;
shr.u64 %rd70, %rd69, %r77;
cvt.u32.u64	%r78, %rd70;
mul.lo.s32 %r79, %r78, %r170;
sub.s32 %r80, %r73, %r79;
mad.lo.s32 %r81, %r80, %r171, %r76;
cvt.s64.s32 %rd71, %rd70;
mul.lo.s64 %rd72, %rd6, %rd71;
cvt.u32.u64	%r82, %rd23;
shr.u64 %rd73, %rd72, %r82;
cvt.u32.u64	%r83, %rd73;
mul.lo.s32 %r84, %r83, %r172;
sub.s32 %r85, %r78, %r84;
mad.lo.s32 %r86, %r85, %r173, %r81;
cvt.s64.s32 %rd74, %rd73;
mul.lo.s64 %rd75, %rd5, %rd74;
cvt.u32.u64	%r87, %rd24;
shr.u64 %rd76, %rd75, %r87;
cvt.u32.u64	%r88, %rd76;
mul.lo.s32 %r89, %r88, %r174;
sub.s32 %r90, %r83, %r89;
mad.lo.s32 %r91, %r90, %r175, %r86;
cvt.s64.s32 %rd77, %rd76;
mul.lo.s64 %rd78, %rd4, %rd77;
cvt.u32.u64	%r92, %rd25;
shr.u64 %rd79, %rd78, %r92;
cvt.u32.u64	%r93, %rd79;
mul.lo.s32 %r94, %r93, %r176;
sub.s32 %r95, %r88, %r94;
mad.lo.s32 %r96, %r95, %r177, %r91;
cvt.s64.s32 %rd80, %rd79;
mul.lo.s64 %rd81, %rd3, %rd80;
cvt.u32.u64	%r97, %rd26;
shr.u64 %rd82, %rd81, %r97;
cvt.u32.u64	%r98, %rd82;
mul.lo.s32 %r99, %r98, %r178;
sub.s32 %r100, %r93, %r99;
mad.lo.s32 %r101, %r100, %r179, %r96;
mul.wide.s32 %rd83, %r71, 8;
add.s64 %rd44, %rd112, %rd83;

	ld.global.nc.s64 %rd43, [%rd44];

	mul.wide.s32 %rd84, %r101, 8;
add.s64 %rd46, %rd113, %rd84;

	ld.global.nc.s64 %rd45, [%rd46];

	or.b64 %rd85, %rd43, %rd45;
and.b64 %rd86, %rd85, -4294967296;
setp.eq.s64	%p4, %rd86, 0;
@%p4 bra BB31_6;
bra.uni BB31_5;

BB31_6:
cvt.u32.u64	%r102, %rd45;
cvt.u32.u64	%r103, %rd43;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd116, %r104;
bra.uni BB31_7;

BB31_5:
div.s64 %rd116, %rd43, %rd45;

BB31_7:
add.s64 %rd117, %rd116, %rd117;
mov.u32 %r105, %ntid.x;
add.s32 %r29, %r105, %r28;
setp.lt.s32	%p5, %r29, %r33;
mov.u32 %r181, %r29;
@%p5 bra BB31_4;

BB31_8:
mov.b64	{%r108, %r112}, %rd117;
mov.u32 %r113, 1;
mov.u32 %r146, 31;

	shfl.down.b32 %r107, %r108, %r113, %r146;

	
	shfl.down.b32 %r111, %r112, %r113, %r146;

	mov.b64	%rd87, {%r107, %r111};
add.s32 %r147, %r106, 1;
setp.lt.s32	%p6, %r147, 32;
selp.b64	%rd88, %rd87, 0, %p6;
add.s64 %rd89, %rd88, %rd117;
mov.b64	{%r116, %r120}, %rd89;
mov.u32 %r121, 2;

	shfl.down.b32 %r115, %r116, %r121, %r146;

	
	shfl.down.b32 %r119, %r120, %r121, %r146;

	mov.b64	%rd90, {%r115, %r119};
add.s32 %r148, %r106, 2;
setp.lt.s32	%p7, %r148, 32;
selp.b64	%rd91, %rd90, 0, %p7;
add.s64 %rd92, %rd91, %rd89;
mov.b64	{%r124, %r128}, %rd92;
mov.u32 %r129, 4;

	shfl.down.b32 %r123, %r124, %r129, %r146;

	
	shfl.down.b32 %r127, %r128, %r129, %r146;

	mov.b64	%rd93, {%r123, %r127};
add.s32 %r149, %r106, 4;
setp.lt.s32	%p8, %r149, 32;
selp.b64	%rd94, %rd93, 0, %p8;
add.s64 %rd95, %rd94, %rd92;
mov.b64	{%r132, %r136}, %rd95;
mov.u32 %r137, 8;

	shfl.down.b32 %r131, %r132, %r137, %r146;

	
	shfl.down.b32 %r135, %r136, %r137, %r146;

	mov.b64	%rd96, {%r131, %r135};
add.s32 %r150, %r106, 8;
setp.lt.s32	%p9, %r150, 32;
selp.b64	%rd97, %rd96, 0, %p9;
add.s64 %rd98, %rd97, %rd95;
mov.b64	{%r140, %r144}, %rd98;
mov.u32 %r145, 16;

	shfl.down.b32 %r139, %r140, %r145, %r146;

	
	shfl.down.b32 %r143, %r144, %r145, %r146;

	mov.b64	%rd99, {%r139, %r143};
add.s32 %r151, %r106, 16;
setp.lt.s32	%p10, %r151, 32;
selp.b64	%rd100, %rd99, 0, %p10;
add.s64 %rd118, %rd100, %rd98;
setp.ne.s32	%p11, %r106, 0;
@%p11 bra BB31_10;

shr.u32 %r153, %r40, 5;
mul.wide.u32 %rd101, %r153, 8;
mov.u64 %rd102, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd103, %rd102, %rd101;
st.shared.u64 [%rd103+8], %rd118;

BB31_10:
setp.eq.s32	%p1, %r40, 0;
bar.sync 0;
@!%p1 bra BB31_12;
bra.uni BB31_11;

BB31_11:
ld.shared.u64 %rd104, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd105, %rd104, %rd118;
ld.shared.u64 %rd106, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd107, %rd105, %rd106;
ld.shared.u64 %rd108, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd118, %rd107, %rd108;

BB31_12:
setp.ne.s32	%p12, %r40, 0;
@%p12 bra BB31_14;

mul.wide.s32 %rd110, %r180, 8;
add.s64 %rd111, %rd109, %rd110;
st.global.u64 [%rd111], %rd118;

BB31_14:
bar.sync 0;
ld.param.u32 %r155, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r154, %nctaid.x;
add.s32 %r180, %r154, %r180;
setp.lt.s32	%p13, %r180, %r155;
@%p13 bra BB31_2;

BB31_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[168],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[28],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[28],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[168],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<14>;
.reg .b32 %r<201>;
.reg .b64 %rd<129>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r36, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd44, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd2+8];
ld.param.u64 %rd11, [%rd2+32];
ld.param.u64 %rd12, [%rd2+56];
ld.param.u64 %rd13, [%rd2+80];
ld.param.u64 %rd14, [%rd2+104];
ld.param.u64 %rd15, [%rd2+128];
ld.param.u64 %rd16, [%rd2+152];
mov.u32 %r199, %ctaid.x;
setp.ge.s32	%p2, %r199, %r36;
@%p2 bra BB32_15;

ld.param.u32 %rd17, [%rd2+160];
ld.param.u32 %rd18, [%rd2+136];
ld.param.u32 %rd19, [%rd2+112];
ld.param.u32 %rd20, [%rd2+88];
ld.param.u32 %rd21, [%rd2+64];
ld.param.u32 %rd22, [%rd2+40];
ld.param.u32 %rd23, [%rd2+16];
ld.param.u32 %rd24, [%rd1+160];
ld.param.u32 %rd25, [%rd1+136];
ld.param.u32 %rd26, [%rd1+112];
ld.param.u32 %rd27, [%rd1+88];
ld.param.u32 %rd28, [%rd1+64];
ld.param.u32 %rd29, [%rd1+40];
ld.param.u32 %rd30, [%rd1+16];

	mov.u32 %r121, %laneid;

	cvta.to.global.u64 %rd119, %rd44;

BB32_2:
mov.u32 %r45, %tid.x;
mov.u64 %rd127, 0;
setp.ge.s32	%p3, %r45, %r37;
@%p3 bra BB32_8;

mov.u64 %rd127, 0;
mov.u32 %r200, %r45;

BB32_4:
mov.u32 %r32, %r200;
mov.u64 %rd125, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd124, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd123, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r198, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r197, [%rd124];
ld.param.u32 %r196, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r195, [%rd124+24];
ld.param.u32 %r194, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r193, [%rd124+48];
ld.param.u32 %r192, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r191, [%rd124+72];
ld.param.u32 %r190, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r189, [%rd124+96];
ld.param.u32 %r188, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r187, [%rd124+120];
ld.param.u32 %r186, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r185, [%rd124+144];
ld.param.u32 %r184, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r183, [%rd125];
ld.param.u32 %r182, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r181, [%rd125+24];
ld.param.u32 %r180, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r179, [%rd125+48];
ld.param.u32 %r178, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r177, [%rd125+72];
ld.param.u32 %r176, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r175, [%rd125+96];
ld.param.u32 %r174, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r173, [%rd125+120];
ld.param.u32 %r172, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r171, [%rd125+144];
mad.lo.s32 %r46, %r199, %r37, %r32;
cvt.s64.s32	%rd51, %r46;
mul.lo.s64 %rd52, %rd16, %rd51;
cvt.u32.u64	%r47, %rd17;
shr.u64 %rd53, %rd52, %r47;
cvt.u32.u64	%r48, %rd53;
mul.lo.s32 %r49, %r48, %r171;
sub.s32 %r50, %r46, %r49;
mul.lo.s32 %r51, %r50, %r172;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd15, %rd54;
cvt.u32.u64	%r52, %rd18;
shr.u64 %rd56, %rd55, %r52;
cvt.u32.u64	%r53, %rd56;
mul.lo.s32 %r54, %r53, %r173;
sub.s32 %r55, %r48, %r54;
mad.lo.s32 %r56, %r55, %r174, %r51;
cvt.s64.s32 %rd57, %rd56;
mul.lo.s64 %rd58, %rd14, %rd57;
cvt.u32.u64	%r57, %rd19;
shr.u64 %rd59, %rd58, %r57;
cvt.u32.u64	%r58, %rd59;
mul.lo.s32 %r59, %r58, %r175;
sub.s32 %r60, %r53, %r59;
mad.lo.s32 %r61, %r60, %r176, %r56;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd13, %rd60;
cvt.u32.u64	%r62, %rd20;
shr.u64 %rd62, %rd61, %r62;
cvt.u32.u64	%r63, %rd62;
mul.lo.s32 %r64, %r63, %r177;
sub.s32 %r65, %r58, %r64;
mad.lo.s32 %r66, %r65, %r178, %r61;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd12, %rd63;
cvt.u32.u64	%r67, %rd21;
shr.u64 %rd65, %rd64, %r67;
cvt.u32.u64	%r68, %rd65;
mul.lo.s32 %r69, %r68, %r179;
sub.s32 %r70, %r63, %r69;
mad.lo.s32 %r71, %r70, %r180, %r66;
cvt.s64.s32 %rd66, %rd65;
mul.lo.s64 %rd67, %rd11, %rd66;
cvt.u32.u64	%r72, %rd22;
shr.u64 %rd68, %rd67, %r72;
cvt.u32.u64	%r73, %rd68;
mul.lo.s32 %r74, %r73, %r181;
sub.s32 %r75, %r68, %r74;
mad.lo.s32 %r76, %r75, %r182, %r71;
cvt.s64.s32 %rd69, %rd68;
mul.lo.s64 %rd70, %rd10, %rd69;
cvt.u32.u64	%r77, %rd23;
shr.u64 %rd71, %rd70, %r77;
cvt.u32.u64	%r78, %rd71;
mul.lo.s32 %r79, %r78, %r183;
sub.s32 %r80, %r73, %r79;
mad.lo.s32 %r81, %r80, %r184, %r76;
cvt.s64.s32	%rd72, %r81;
mul.lo.s64 %rd73, %rd9, %rd72;
cvt.u32.u64	%r82, %rd24;
shr.u64 %rd74, %rd73, %r82;
cvt.u32.u64	%r83, %rd74;
mul.lo.s32 %r84, %r83, %r185;
sub.s32 %r85, %r81, %r84;
mul.lo.s32 %r86, %r85, %r186;
cvt.s64.s32 %rd75, %rd74;
mul.lo.s64 %rd76, %rd8, %rd75;
cvt.u32.u64	%r87, %rd25;
shr.u64 %rd77, %rd76, %r87;
cvt.u32.u64	%r88, %rd77;
mul.lo.s32 %r89, %r88, %r187;
sub.s32 %r90, %r83, %r89;
mad.lo.s32 %r91, %r90, %r188, %r86;
cvt.s64.s32 %rd78, %rd77;
mul.lo.s64 %rd79, %rd7, %rd78;
cvt.u32.u64	%r92, %rd26;
shr.u64 %rd80, %rd79, %r92;
cvt.u32.u64	%r93, %rd80;
mul.lo.s32 %r94, %r93, %r189;
sub.s32 %r95, %r88, %r94;
mad.lo.s32 %r96, %r95, %r190, %r91;
cvt.s64.s32 %rd81, %rd80;
mul.lo.s64 %rd82, %rd6, %rd81;
cvt.u32.u64	%r97, %rd27;
shr.u64 %rd83, %rd82, %r97;
cvt.u32.u64	%r98, %rd83;
mul.lo.s32 %r99, %r98, %r191;
sub.s32 %r100, %r93, %r99;
mad.lo.s32 %r101, %r100, %r192, %r96;
cvt.s64.s32 %rd84, %rd83;
mul.lo.s64 %rd85, %rd5, %rd84;
cvt.u32.u64	%r102, %rd28;
shr.u64 %rd86, %rd85, %r102;
cvt.u32.u64	%r103, %rd86;
mul.lo.s32 %r104, %r103, %r193;
sub.s32 %r105, %r98, %r104;
mad.lo.s32 %r106, %r105, %r194, %r101;
cvt.s64.s32 %rd87, %rd86;
mul.lo.s64 %rd88, %rd4, %rd87;
cvt.u32.u64	%r107, %rd29;
shr.u64 %rd89, %rd88, %r107;
cvt.u32.u64	%r108, %rd89;
mul.lo.s32 %r109, %r108, %r195;
sub.s32 %r110, %r103, %r109;
mad.lo.s32 %r111, %r110, %r196, %r106;
cvt.s64.s32 %rd90, %rd89;
mul.lo.s64 %rd91, %rd3, %rd90;
cvt.u32.u64	%r112, %rd30;
shr.u64 %rd92, %rd91, %r112;
cvt.u32.u64	%r113, %rd92;
mul.lo.s32 %r114, %r113, %r197;
sub.s32 %r115, %r108, %r114;
mad.lo.s32 %r116, %r115, %r198, %r111;
mul.wide.s32 %rd93, %r81, 8;
add.s64 %rd48, %rd122, %rd93;

	ld.global.nc.s64 %rd47, [%rd48];

	mul.wide.s32 %rd94, %r116, 8;
add.s64 %rd50, %rd123, %rd94;

	ld.global.nc.s64 %rd49, [%rd50];

	or.b64 %rd95, %rd47, %rd49;
and.b64 %rd96, %rd95, -4294967296;
setp.eq.s64	%p4, %rd96, 0;
@%p4 bra BB32_6;
bra.uni BB32_5;

BB32_6:
cvt.u32.u64	%r117, %rd49;
cvt.u32.u64	%r118, %rd47;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd126, %r119;
bra.uni BB32_7;

BB32_5:
div.s64 %rd126, %rd47, %rd49;

BB32_7:
add.s64 %rd127, %rd126, %rd127;
mov.u32 %r120, %ntid.x;
add.s32 %r33, %r120, %r32;
setp.lt.s32	%p5, %r33, %r37;
mov.u32 %r200, %r33;
@%p5 bra BB32_4;

BB32_8:
mov.b64	{%r123, %r127}, %rd127;
mov.u32 %r128, 1;
mov.u32 %r161, 31;

	shfl.down.b32 %r122, %r123, %r128, %r161;

	
	shfl.down.b32 %r126, %r127, %r128, %r161;

	mov.b64	%rd97, {%r122, %r126};
add.s32 %r162, %r121, 1;
setp.lt.s32	%p6, %r162, 32;
selp.b64	%rd98, %rd97, 0, %p6;
add.s64 %rd99, %rd98, %rd127;
mov.b64	{%r131, %r135}, %rd99;
mov.u32 %r136, 2;

	shfl.down.b32 %r130, %r131, %r136, %r161;

	
	shfl.down.b32 %r134, %r135, %r136, %r161;

	mov.b64	%rd100, {%r130, %r134};
add.s32 %r163, %r121, 2;
setp.lt.s32	%p7, %r163, 32;
selp.b64	%rd101, %rd100, 0, %p7;
add.s64 %rd102, %rd101, %rd99;
mov.b64	{%r139, %r143}, %rd102;
mov.u32 %r144, 4;

	shfl.down.b32 %r138, %r139, %r144, %r161;

	
	shfl.down.b32 %r142, %r143, %r144, %r161;

	mov.b64	%rd103, {%r138, %r142};
add.s32 %r164, %r121, 4;
setp.lt.s32	%p8, %r164, 32;
selp.b64	%rd104, %rd103, 0, %p8;
add.s64 %rd105, %rd104, %rd102;
mov.b64	{%r147, %r151}, %rd105;
mov.u32 %r152, 8;

	shfl.down.b32 %r146, %r147, %r152, %r161;

	
	shfl.down.b32 %r150, %r151, %r152, %r161;

	mov.b64	%rd106, {%r146, %r150};
add.s32 %r165, %r121, 8;
setp.lt.s32	%p9, %r165, 32;
selp.b64	%rd107, %rd106, 0, %p9;
add.s64 %rd108, %rd107, %rd105;
mov.b64	{%r155, %r159}, %rd108;
mov.u32 %r160, 16;

	shfl.down.b32 %r154, %r155, %r160, %r161;

	
	shfl.down.b32 %r158, %r159, %r160, %r161;

	mov.b64	%rd109, {%r154, %r158};
add.s32 %r166, %r121, 16;
setp.lt.s32	%p10, %r166, 32;
selp.b64	%rd110, %rd109, 0, %p10;
add.s64 %rd128, %rd110, %rd108;
setp.ne.s32	%p11, %r121, 0;
@%p11 bra BB32_10;

shr.u32 %r168, %r45, 5;
mul.wide.u32 %rd111, %r168, 8;
mov.u64 %rd112, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd113, %rd112, %rd111;
st.shared.u64 [%rd113+8], %rd128;

BB32_10:
setp.eq.s32	%p1, %r45, 0;
bar.sync 0;
@!%p1 bra BB32_12;
bra.uni BB32_11;

BB32_11:
ld.shared.u64 %rd114, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd115, %rd114, %rd128;
ld.shared.u64 %rd116, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd117, %rd115, %rd116;
ld.shared.u64 %rd118, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd128, %rd117, %rd118;

BB32_12:
setp.ne.s32	%p12, %r45, 0;
@%p12 bra BB32_14;

mul.wide.s32 %rd120, %r199, 8;
add.s64 %rd121, %rd119, %rd120;
st.global.u64 [%rd121], %rd128;

BB32_14:
bar.sync 0;
ld.param.u32 %r170, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r169, %nctaid.x;
add.s32 %r199, %r169, %r199;
setp.lt.s32	%p13, %r199, %r170;
@%p13 bra BB32_2;

BB32_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[192],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[32],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[32],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[192],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<14>;
.reg .b32 %r<220>;
.reg .b64 %rd<139>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r40, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd48, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd1+176];
ld.param.u64 %rd11, [%rd2+8];
ld.param.u64 %rd12, [%rd2+32];
ld.param.u64 %rd13, [%rd2+56];
ld.param.u64 %rd14, [%rd2+80];
ld.param.u64 %rd15, [%rd2+104];
ld.param.u64 %rd16, [%rd2+128];
ld.param.u64 %rd17, [%rd2+152];
ld.param.u64 %rd18, [%rd2+176];
mov.u32 %r218, %ctaid.x;
setp.ge.s32	%p2, %r218, %r40;
@%p2 bra BB33_15;

ld.param.u32 %rd19, [%rd2+184];
ld.param.u32 %rd20, [%rd2+160];
ld.param.u32 %rd21, [%rd2+136];
ld.param.u32 %rd22, [%rd2+112];
ld.param.u32 %rd23, [%rd2+88];
ld.param.u32 %rd24, [%rd2+64];
ld.param.u32 %rd25, [%rd2+40];
ld.param.u32 %rd26, [%rd2+16];
ld.param.u32 %rd27, [%rd1+184];
ld.param.u32 %rd28, [%rd1+160];
ld.param.u32 %rd29, [%rd1+136];
ld.param.u32 %rd30, [%rd1+112];
ld.param.u32 %rd31, [%rd1+88];
ld.param.u32 %rd32, [%rd1+64];
ld.param.u32 %rd33, [%rd1+40];
ld.param.u32 %rd34, [%rd1+16];

	mov.u32 %r136, %laneid;

	cvta.to.global.u64 %rd129, %rd48;

BB33_2:
mov.u32 %r50, %tid.x;
mov.u64 %rd137, 0;
setp.ge.s32	%p3, %r50, %r41;
@%p3 bra BB33_8;

mov.u64 %rd137, 0;
mov.u32 %r219, %r50;

BB33_4:
mov.u32 %r36, %r219;
mov.u64 %rd135, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd134, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd133, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r217, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r216, [%rd134];
ld.param.u32 %r215, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r214, [%rd134+24];
ld.param.u32 %r213, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r212, [%rd134+48];
ld.param.u32 %r211, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r210, [%rd134+72];
ld.param.u32 %r209, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r208, [%rd134+96];
ld.param.u32 %r207, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r206, [%rd134+120];
ld.param.u32 %r205, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r204, [%rd134+144];
ld.param.u32 %r203, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+28];
ld.param.u32 %r202, [%rd134+168];
ld.param.u32 %r201, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r200, [%rd135];
ld.param.u32 %r199, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r198, [%rd135+24];
ld.param.u32 %r197, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r196, [%rd135+48];
ld.param.u32 %r195, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r194, [%rd135+72];
ld.param.u32 %r193, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r192, [%rd135+96];
ld.param.u32 %r191, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r190, [%rd135+120];
ld.param.u32 %r189, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r188, [%rd135+144];
ld.param.u32 %r187, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+28];
ld.param.u32 %r186, [%rd135+168];
mad.lo.s32 %r51, %r218, %r41, %r36;
cvt.s64.s32	%rd55, %r51;
mul.lo.s64 %rd56, %rd18, %rd55;
cvt.u32.u64	%r52, %rd19;
shr.u64 %rd57, %rd56, %r52;
cvt.u32.u64	%r53, %rd57;
mul.lo.s32 %r54, %r53, %r186;
sub.s32 %r55, %r51, %r54;
mul.lo.s32 %r56, %r55, %r187;
cvt.s64.s32 %rd58, %rd57;
mul.lo.s64 %rd59, %rd17, %rd58;
cvt.u32.u64	%r57, %rd20;
shr.u64 %rd60, %rd59, %r57;
cvt.u32.u64	%r58, %rd60;
mul.lo.s32 %r59, %r58, %r188;
sub.s32 %r60, %r53, %r59;
mad.lo.s32 %r61, %r60, %r189, %r56;
cvt.s64.s32 %rd61, %rd60;
mul.lo.s64 %rd62, %rd16, %rd61;
cvt.u32.u64	%r62, %rd21;
shr.u64 %rd63, %rd62, %r62;
cvt.u32.u64	%r63, %rd63;
mul.lo.s32 %r64, %r63, %r190;
sub.s32 %r65, %r58, %r64;
mad.lo.s32 %r66, %r65, %r191, %r61;
cvt.s64.s32 %rd64, %rd63;
mul.lo.s64 %rd65, %rd15, %rd64;
cvt.u32.u64	%r67, %rd22;
shr.u64 %rd66, %rd65, %r67;
cvt.u32.u64	%r68, %rd66;
mul.lo.s32 %r69, %r68, %r192;
sub.s32 %r70, %r63, %r69;
mad.lo.s32 %r71, %r70, %r193, %r66;
cvt.s64.s32 %rd67, %rd66;
mul.lo.s64 %rd68, %rd14, %rd67;
cvt.u32.u64	%r72, %rd23;
shr.u64 %rd69, %rd68, %r72;
cvt.u32.u64	%r73, %rd69;
mul.lo.s32 %r74, %r73, %r194;
sub.s32 %r75, %r68, %r74;
mad.lo.s32 %r76, %r75, %r195, %r71;
cvt.s64.s32 %rd70, %rd69;
mul.lo.s64 %rd71, %rd13, %rd70;
cvt.u32.u64	%r77, %rd24;
shr.u64 %rd72, %rd71, %r77;
cvt.u32.u64	%r78, %rd72;
mul.lo.s32 %r79, %r78, %r196;
sub.s32 %r80, %r73, %r79;
mad.lo.s32 %r81, %r80, %r197, %r76;
cvt.s64.s32 %rd73, %rd72;
mul.lo.s64 %rd74, %rd12, %rd73;
cvt.u32.u64	%r82, %rd25;
shr.u64 %rd75, %rd74, %r82;
cvt.u32.u64	%r83, %rd75;
mul.lo.s32 %r84, %r83, %r198;
sub.s32 %r85, %r78, %r84;
mad.lo.s32 %r86, %r85, %r199, %r81;
cvt.s64.s32 %rd76, %rd75;
mul.lo.s64 %rd77, %rd11, %rd76;
cvt.u32.u64	%r87, %rd26;
shr.u64 %rd78, %rd77, %r87;
cvt.u32.u64	%r88, %rd78;
mul.lo.s32 %r89, %r88, %r200;
sub.s32 %r90, %r83, %r89;
mad.lo.s32 %r91, %r90, %r201, %r86;
cvt.s64.s32	%rd79, %r91;
mul.lo.s64 %rd80, %rd10, %rd79;
cvt.u32.u64	%r92, %rd27;
shr.u64 %rd81, %rd80, %r92;
cvt.u32.u64	%r93, %rd81;
mul.lo.s32 %r94, %r93, %r202;
sub.s32 %r95, %r91, %r94;
mul.lo.s32 %r96, %r95, %r203;
cvt.s64.s32 %rd82, %rd81;
mul.lo.s64 %rd83, %rd9, %rd82;
cvt.u32.u64	%r97, %rd28;
shr.u64 %rd84, %rd83, %r97;
cvt.u32.u64	%r98, %rd84;
mul.lo.s32 %r99, %r98, %r204;
sub.s32 %r100, %r93, %r99;
mad.lo.s32 %r101, %r100, %r205, %r96;
cvt.s64.s32 %rd85, %rd84;
mul.lo.s64 %rd86, %rd8, %rd85;
cvt.u32.u64	%r102, %rd29;
shr.u64 %rd87, %rd86, %r102;
cvt.u32.u64	%r103, %rd87;
mul.lo.s32 %r104, %r103, %r206;
sub.s32 %r105, %r98, %r104;
mad.lo.s32 %r106, %r105, %r207, %r101;
cvt.s64.s32 %rd88, %rd87;
mul.lo.s64 %rd89, %rd7, %rd88;
cvt.u32.u64	%r107, %rd30;
shr.u64 %rd90, %rd89, %r107;
cvt.u32.u64	%r108, %rd90;
mul.lo.s32 %r109, %r108, %r208;
sub.s32 %r110, %r103, %r109;
mad.lo.s32 %r111, %r110, %r209, %r106;
cvt.s64.s32 %rd91, %rd90;
mul.lo.s64 %rd92, %rd6, %rd91;
cvt.u32.u64	%r112, %rd31;
shr.u64 %rd93, %rd92, %r112;
cvt.u32.u64	%r113, %rd93;
mul.lo.s32 %r114, %r113, %r210;
sub.s32 %r115, %r108, %r114;
mad.lo.s32 %r116, %r115, %r211, %r111;
cvt.s64.s32 %rd94, %rd93;
mul.lo.s64 %rd95, %rd5, %rd94;
cvt.u32.u64	%r117, %rd32;
shr.u64 %rd96, %rd95, %r117;
cvt.u32.u64	%r118, %rd96;
mul.lo.s32 %r119, %r118, %r212;
sub.s32 %r120, %r113, %r119;
mad.lo.s32 %r121, %r120, %r213, %r116;
cvt.s64.s32 %rd97, %rd96;
mul.lo.s64 %rd98, %rd4, %rd97;
cvt.u32.u64	%r122, %rd33;
shr.u64 %rd99, %rd98, %r122;
cvt.u32.u64	%r123, %rd99;
mul.lo.s32 %r124, %r123, %r214;
sub.s32 %r125, %r118, %r124;
mad.lo.s32 %r126, %r125, %r215, %r121;
cvt.s64.s32 %rd100, %rd99;
mul.lo.s64 %rd101, %rd3, %rd100;
cvt.u32.u64	%r127, %rd34;
shr.u64 %rd102, %rd101, %r127;
cvt.u32.u64	%r128, %rd102;
mul.lo.s32 %r129, %r128, %r216;
sub.s32 %r130, %r123, %r129;
mad.lo.s32 %r131, %r130, %r217, %r126;
mul.wide.s32 %rd103, %r91, 8;
add.s64 %rd52, %rd132, %rd103;

	ld.global.nc.s64 %rd51, [%rd52];

	mul.wide.s32 %rd104, %r131, 8;
add.s64 %rd54, %rd133, %rd104;

	ld.global.nc.s64 %rd53, [%rd54];

	or.b64 %rd105, %rd51, %rd53;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p4, %rd106, 0;
@%p4 bra BB33_6;
bra.uni BB33_5;

BB33_6:
cvt.u32.u64	%r132, %rd53;
cvt.u32.u64	%r133, %rd51;
div.u32 %r134, %r133, %r132;
cvt.u64.u32	%rd136, %r134;
bra.uni BB33_7;

BB33_5:
div.s64 %rd136, %rd51, %rd53;

BB33_7:
add.s64 %rd137, %rd136, %rd137;
mov.u32 %r135, %ntid.x;
add.s32 %r37, %r135, %r36;
setp.lt.s32	%p5, %r37, %r41;
mov.u32 %r219, %r37;
@%p5 bra BB33_4;

BB33_8:
mov.b64	{%r138, %r142}, %rd137;
mov.u32 %r143, 1;
mov.u32 %r176, 31;

	shfl.down.b32 %r137, %r138, %r143, %r176;

	
	shfl.down.b32 %r141, %r142, %r143, %r176;

	mov.b64	%rd107, {%r137, %r141};
add.s32 %r177, %r136, 1;
setp.lt.s32	%p6, %r177, 32;
selp.b64	%rd108, %rd107, 0, %p6;
add.s64 %rd109, %rd108, %rd137;
mov.b64	{%r146, %r150}, %rd109;
mov.u32 %r151, 2;

	shfl.down.b32 %r145, %r146, %r151, %r176;

	
	shfl.down.b32 %r149, %r150, %r151, %r176;

	mov.b64	%rd110, {%r145, %r149};
add.s32 %r178, %r136, 2;
setp.lt.s32	%p7, %r178, 32;
selp.b64	%rd111, %rd110, 0, %p7;
add.s64 %rd112, %rd111, %rd109;
mov.b64	{%r154, %r158}, %rd112;
mov.u32 %r159, 4;

	shfl.down.b32 %r153, %r154, %r159, %r176;

	
	shfl.down.b32 %r157, %r158, %r159, %r176;

	mov.b64	%rd113, {%r153, %r157};
add.s32 %r179, %r136, 4;
setp.lt.s32	%p8, %r179, 32;
selp.b64	%rd114, %rd113, 0, %p8;
add.s64 %rd115, %rd114, %rd112;
mov.b64	{%r162, %r166}, %rd115;
mov.u32 %r167, 8;

	shfl.down.b32 %r161, %r162, %r167, %r176;

	
	shfl.down.b32 %r165, %r166, %r167, %r176;

	mov.b64	%rd116, {%r161, %r165};
add.s32 %r180, %r136, 8;
setp.lt.s32	%p9, %r180, 32;
selp.b64	%rd117, %rd116, 0, %p9;
add.s64 %rd118, %rd117, %rd115;
mov.b64	{%r170, %r174}, %rd118;
mov.u32 %r175, 16;

	shfl.down.b32 %r169, %r170, %r175, %r176;

	
	shfl.down.b32 %r173, %r174, %r175, %r176;

	mov.b64	%rd119, {%r169, %r173};
add.s32 %r181, %r136, 16;
setp.lt.s32	%p10, %r181, 32;
selp.b64	%rd120, %rd119, 0, %p10;
add.s64 %rd138, %rd120, %rd118;
setp.ne.s32	%p11, %r136, 0;
@%p11 bra BB33_10;

shr.u32 %r183, %r50, 5;
mul.wide.u32 %rd121, %r183, 8;
mov.u64 %rd122, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd123, %rd122, %rd121;
st.shared.u64 [%rd123+8], %rd138;

BB33_10:
setp.eq.s32	%p1, %r50, 0;
bar.sync 0;
@!%p1 bra BB33_12;
bra.uni BB33_11;

BB33_11:
ld.shared.u64 %rd124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd125, %rd124, %rd138;
ld.shared.u64 %rd126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd127, %rd125, %rd126;
ld.shared.u64 %rd128, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd138, %rd127, %rd128;

BB33_12:
setp.ne.s32	%p12, %r50, 0;
@%p12 bra BB33_14;

mul.wide.s32 %rd130, %r218, 8;
add.s64 %rd131, %rd129, %rd130;
st.global.u64 [%rd131], %rd138;

BB33_14:
bar.sync 0;
ld.param.u32 %r185, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r184, %nctaid.x;
add.s32 %r218, %r184, %r218;
setp.lt.s32	%p13, %r218, %r185;
@%p13 bra BB33_2;

BB33_15:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIfffEEviPKT_PKT0_PKT1_PS2_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIfffEEviPKT_PKT0_PKT1_PS2__param_0,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIfffEEviPKT_PKT0_PKT1_PS2__param_1,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIfffEEviPKT_PKT0_PKT1_PS2__param_2,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIfffEEviPKT_PKT0_PKT1_PS2__param_3,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIfffEEviPKT_PKT0_PKT1_PS2__param_4
)
{
.reg .pred %p<3>;
.reg .f32 %f<7>;
.reg .b32 %r<7>;
.reg .b64 %rd<17>;


ld.param.u64 %rd7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIfffEEviPKT_PKT0_PKT1_PS2__param_1];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIfffEEviPKT_PKT0_PKT1_PS2__param_2];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIfffEEviPKT_PKT0_PKT1_PS2__param_3];
ld.param.u64 %rd10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIfffEEviPKT_PKT0_PKT1_PS2__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd16, %r4;
ld.param.s32 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIfffEEviPKT_PKT0_PKT1_PS2__param_0];
setp.ge.u64	%p1, %rd16, %rd2;
@%p1 bra BB34_3;

cvta.to.global.u64 %rd3, %rd10;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB34_2:
shl.b64 %rd14, %rd16, 2;
add.s64 %rd11, %rd7, %rd14;

	ld.global.nc.f32 %f1, [%rd11];

	add.s64 %rd12, %rd9, %rd14;

	ld.global.nc.f32 %f2, [%rd12];

	mul.f32 %f4, %f1, %f2;
neg.f32 %f5, %f4;
add.s64 %rd13, %rd8, %rd14;

	ld.global.nc.f32 %f3, [%rd13];

	div.rn.f32 %f6, %f5, %f3;
add.s64 %rd15, %rd3, %rd14;
st.global.f32 [%rd15], %f6;
add.s64 %rd16, %rd4, %rd16;
setp.lt.u64	%p2, %rd16, %rd2;
@%p2 bra BB34_2;

BB34_3:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[4],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[24],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<36>;
.reg .b32 %r<36>;
.reg .b64 %rd<24>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r34, %ctaid.x;
setp.ge.s32	%p2, %r34, %r11;
@%p2 bra BB35_12;

mov.u32 %r4, %tid.x;
shr.u32 %r15, %r4, 5;
mul.wide.u32 %rd10, %r15, 4;
mov.u64 %rd11, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd12, %rd11, %rd10;
add.s64 %rd2, %rd12, 4;
mov.u32 %r5, %ntid.x;
cvt.u64.u32	%rd3, %r14;

	mov.u32 %r22, %laneid;

	cvta.to.global.u64 %rd21, %rd9;

BB35_2:
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p3, %r4, %r12;
@%p3 bra BB35_5;

mul.lo.s32 %r7, %r34, %r12;
mul.wide.s32 %rd13, %r34, 4;
add.s64 %rd4, %rd7, %rd13;
mov.f32 %f34, 0f00000000;
mov.u32 %r35, %r4;

BB35_4:
mov.u32 %r8, %r35;
add.s32 %r16, %r8, %r7;
cvt.s64.s32	%rd17, %r16;
mul.lo.s64 %rd18, %rd1, %rd17;
cvt.u32.u64	%r17, %rd3;
shr.u64 %rd19, %rd18, %r17;
cvt.u32.u64	%r18, %rd19;
mul.lo.s32 %r19, %r18, %r2;
sub.s32 %r20, %r16, %r19;
mul.lo.s32 %r21, %r20, %r1;
mul.wide.s32 %rd20, %r21, 4;
add.s64 %rd14, %rd6, %rd20;

	ld.global.nc.f32 %f9, [%rd14];

	add.s64 %rd15, %rd8, %rd20;

	ld.global.nc.f32 %f10, [%rd15];

	mul.f32 %f12, %f9, %f10;

	ld.global.nc.f32 %f11, [%rd4];

	div.rn.f32 %f13, %f12, %f11;
sub.f32 %f34, %f34, %f13;
add.s32 %r9, %r5, %r8;
setp.lt.s32	%p4, %r9, %r12;
mov.u32 %r35, %r9;
@%p4 bra BB35_4;

BB35_5:
mov.u32 %r23, 1;
mov.u32 %r32, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f34, %r23, %r32; @p add.f32 r0, r0, %f34; mov.f32 %f14, r0;}

	mov.u32 %r25, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r25, %r32; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r27, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r27, %r32; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r29, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r29, %r32; @p add.f32 r0, r0, %f20; mov.f32 %f23, r0;}

	mov.u32 %r31, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f23, %r31, %r32; @p add.f32 r0, r0, %f23; mov.f32 %f35, r0;}

	setp.ne.s32	%p5, %r22, 0;
@%p5 bra BB35_7;

st.shared.f32 [%rd2], %f35;

BB35_7:
setp.eq.s32	%p1, %r4, 0;
bar.sync 0;
@!%p1 bra BB35_9;
bra.uni BB35_8;

BB35_8:
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.f32 %f30, %f35, %f29;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.f32 %f32, %f31, %f30;
ld.shared.f32 %f33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f32 %f35, %f33, %f32;

BB35_9:
setp.ne.s32	%p6, %r4, 0;
@%p6 bra BB35_11;

mul.wide.s32 %rd22, %r34, 4;
add.s64 %rd23, %rd21, %rd22;
st.global.f32 [%rd23], %f35;

BB35_11:
bar.sync 0;
mov.u32 %r33, %nctaid.x;
add.s32 %r34, %r33, %r34;
setp.lt.s32	%p7, %r34, %r11;
@%p7 bra BB35_2;

BB35_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[8],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[48],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<36>;
.reg .b32 %r<48>;
.reg .b64 %rd<29>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r46, %ctaid.x;
setp.ge.s32	%p2, %r46, %r11;
@%p2 bra BB36_12;

cvt.u64.u32	%rd3, %r16;
cvt.u64.u32	%rd4, %r14;

	mov.u32 %r30, %laneid;

	cvta.to.global.u64 %rd26, %rd11;

BB36_2:
mov.u32 %r17, %tid.x;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p3, %r17, %r12;
@%p3 bra BB36_5;

mul.wide.s32 %rd12, %r46, 4;
add.s64 %rd5, %rd9, %rd12;
mov.f32 %f34, 0f00000000;
mov.u32 %r47, %r17;

BB36_4:
mov.u32 %r8, %r47;
mad.lo.s32 %r18, %r46, %r12, %r8;
cvt.s64.s32	%rd16, %r18;
mul.lo.s64 %rd17, %rd2, %rd16;
cvt.u32.u64	%r19, %rd3;
shr.u64 %rd18, %rd17, %r19;
cvt.u32.u64	%r20, %rd18;
mul.lo.s32 %r21, %r20, %r4;
sub.s32 %r22, %r18, %r21;
mul.lo.s32 %r23, %r22, %r2;
cvt.s64.s32 %rd19, %rd18;
mul.lo.s64 %rd20, %rd1, %rd19;
cvt.u32.u64	%r24, %rd4;
shr.u64 %rd21, %rd20, %r24;
cvt.u32.u64	%r25, %rd21;
mul.lo.s32 %r26, %r25, %r3;
sub.s32 %r27, %r20, %r26;
mad.lo.s32 %r28, %r27, %r1, %r23;
mul.wide.s32 %rd22, %r28, 4;
add.s64 %rd13, %rd8, %rd22;

	ld.global.nc.f32 %f9, [%rd13];

	add.s64 %rd14, %rd10, %rd22;

	ld.global.nc.f32 %f10, [%rd14];

	mul.f32 %f12, %f9, %f10;

	ld.global.nc.f32 %f11, [%rd5];

	div.rn.f32 %f13, %f12, %f11;
sub.f32 %f34, %f34, %f13;
mov.u32 %r29, %ntid.x;
add.s32 %r9, %r29, %r8;
setp.lt.s32	%p4, %r9, %r12;
mov.u32 %r47, %r9;
@%p4 bra BB36_4;

BB36_5:
mov.u32 %r31, 1;
mov.u32 %r40, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f34, %r31, %r40; @p add.f32 r0, r0, %f34; mov.f32 %f14, r0;}

	mov.u32 %r33, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r33, %r40; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r35, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r35, %r40; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r37, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r37, %r40; @p add.f32 r0, r0, %f20; mov.f32 %f23, r0;}

	mov.u32 %r39, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f23, %r39, %r40; @p add.f32 r0, r0, %f23; mov.f32 %f35, r0;}

	setp.ne.s32	%p5, %r30, 0;
@%p5 bra BB36_7;

shr.u32 %r42, %r17, 5;
mul.wide.u32 %rd23, %r42, 4;
mov.u64 %rd24, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd25, %rd24, %rd23;
st.shared.f32 [%rd25+4], %f35;

BB36_7:
setp.eq.s32	%p1, %r17, 0;
bar.sync 0;
@!%p1 bra BB36_9;
bra.uni BB36_8;

BB36_8:
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.f32 %f30, %f35, %f29;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.f32 %f32, %f31, %f30;
ld.shared.f32 %f33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f32 %f35, %f33, %f32;

BB36_9:
setp.ne.s32	%p6, %r17, 0;
@%p6 bra BB36_11;

mul.wide.s32 %rd27, %r46, 4;
add.s64 %rd28, %rd26, %rd27;
st.global.f32 [%rd28], %f35;

BB36_11:
bar.sync 0;
mov.u32 %r45, %nctaid.x;
add.s32 %r46, %r45, %r46;
setp.lt.s32	%p7, %r46, %r11;
@%p7 bra BB36_2;

BB36_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[12],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[72],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b16 %rs<25>;
.reg .f32 %f<36>;
.reg .b32 %r<57>;
.reg .b64 %rd<34>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+56];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+48];
ld.param.u32 %r18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r55, %ctaid.x;
setp.ge.s32	%p2, %r55, %r13;
@%p2 bra BB37_12;

cvt.u64.u32	%rd4, %r20;
cvt.u64.u32	%rd5, %r18;
cvt.u64.u32	%rd6, %r16;

	mov.u32 %r39, %laneid;

	cvta.to.global.u64 %rd31, %rd13;

BB37_2:
mov.u32 %r21, %tid.x;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p3, %r21, %r14;
@%p3 bra BB37_5;

mov.f32 %f34, 0f00000000;
mov.u32 %r56, %r21;

BB37_4:
mov.u32 %r10, %r56;
mad.lo.s32 %r22, %r55, %r14, %r10;
cvt.s64.s32	%rd17, %r22;
mul.lo.s64 %rd18, %rd3, %rd17;
cvt.u32.u64	%r23, %rd4;
shr.u64 %rd19, %rd18, %r23;
cvt.u32.u64	%r24, %rd19;
mul.lo.s32 %r25, %r24, %r6;
sub.s32 %r26, %r22, %r25;
mul.lo.s32 %r27, %r26, %r3;
cvt.s64.s32 %rd20, %rd19;
mul.lo.s64 %rd21, %rd2, %rd20;
cvt.u32.u64	%r28, %rd5;
shr.u64 %rd22, %rd21, %r28;
cvt.u32.u64	%r29, %rd22;
mul.lo.s32 %r30, %r29, %r5;
sub.s32 %r31, %r24, %r30;
mad.lo.s32 %r32, %r31, %r2, %r27;
cvt.s64.s32 %rd23, %rd22;
mul.lo.s64 %rd24, %rd1, %rd23;
cvt.u32.u64	%r33, %rd6;
shr.u64 %rd25, %rd24, %r33;
cvt.u32.u64	%r34, %rd25;
mul.lo.s32 %r35, %r34, %r4;
sub.s32 %r36, %r29, %r35;
mad.lo.s32 %r37, %r36, %r1, %r32;
mul.wide.s32 %rd26, %r37, 4;
add.s64 %rd14, %rd10, %rd26;

	ld.global.nc.f32 %f9, [%rd14];

	add.s64 %rd15, %rd12, %rd26;

	ld.global.nc.f32 %f10, [%rd15];

	mul.f32 %f12, %f9, %f10;
mul.wide.s32 %rd27, %r55, 4;
add.s64 %rd16, %rd11, %rd27;

	ld.global.nc.f32 %f11, [%rd16];

	div.rn.f32 %f13, %f12, %f11;
sub.f32 %f34, %f34, %f13;
mov.u32 %r38, %ntid.x;
add.s32 %r11, %r38, %r10;
setp.lt.s32	%p4, %r11, %r14;
mov.u32 %r56, %r11;
@%p4 bra BB37_4;

BB37_5:
mov.u32 %r40, 1;
mov.u32 %r49, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f34, %r40, %r49; @p add.f32 r0, r0, %f34; mov.f32 %f14, r0;}

	mov.u32 %r42, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r42, %r49; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r44, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r44, %r49; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r46, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r46, %r49; @p add.f32 r0, r0, %f20; mov.f32 %f23, r0;}

	mov.u32 %r48, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f23, %r48, %r49; @p add.f32 r0, r0, %f23; mov.f32 %f35, r0;}

	setp.ne.s32	%p5, %r39, 0;
@%p5 bra BB37_7;

shr.u32 %r51, %r21, 5;
mul.wide.u32 %rd28, %r51, 4;
mov.u64 %rd29, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd30, %rd29, %rd28;
st.shared.f32 [%rd30+4], %f35;

BB37_7:
setp.eq.s32	%p1, %r21, 0;
bar.sync 0;
@!%p1 bra BB37_9;
bra.uni BB37_8;

BB37_8:
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.f32 %f30, %f35, %f29;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.f32 %f32, %f31, %f30;
ld.shared.f32 %f33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f32 %f35, %f33, %f32;

BB37_9:
setp.ne.s32	%p6, %r21, 0;
@%p6 bra BB37_11;

mul.wide.s32 %rd32, %r55, 4;
add.s64 %rd33, %rd31, %rd32;
st.global.f32 [%rd33], %f35;

BB37_11:
bar.sync 0;
mov.u32 %r54, %nctaid.x;
add.s32 %r55, %r54, %r55;
setp.lt.s32	%p7, %r55, %r13;
@%p7 bra BB37_2;

BB37_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[16],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[96],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b16 %rs<33>;
.reg .f32 %f<36>;
.reg .b32 %r<66>;
.reg .b64 %rd<40>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+88];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+80];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+72];
ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+56];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+48];
ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r64, %ctaid.x;
setp.ge.s32	%p2, %r64, %r15;
@%p2 bra BB38_12;

cvt.u64.u32	%rd5, %r24;
cvt.u64.u32	%rd6, %r22;
cvt.u64.u32	%rd7, %r20;
cvt.u64.u32	%rd8, %r18;

	mov.u32 %r48, %laneid;

	cvta.to.global.u64 %rd37, %rd16;

BB38_2:
mov.u32 %r25, %tid.x;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p3, %r25, %r16;
@%p3 bra BB38_5;

mov.f32 %f34, 0f00000000;
mov.u32 %r65, %r25;

BB38_4:
mov.u32 %r12, %r65;
mad.lo.s32 %r26, %r64, %r16, %r12;
cvt.s64.s32	%rd20, %r26;
mul.lo.s64 %rd21, %rd4, %rd20;
cvt.u32.u64	%r27, %rd5;
shr.u64 %rd22, %rd21, %r27;
cvt.u32.u64	%r28, %rd22;
mul.lo.s32 %r29, %r28, %r8;
sub.s32 %r30, %r26, %r29;
mul.lo.s32 %r31, %r30, %r4;
cvt.s64.s32 %rd23, %rd22;
mul.lo.s64 %rd24, %rd3, %rd23;
cvt.u32.u64	%r32, %rd6;
shr.u64 %rd25, %rd24, %r32;
cvt.u32.u64	%r33, %rd25;
mul.lo.s32 %r34, %r33, %r7;
sub.s32 %r35, %r28, %r34;
mad.lo.s32 %r36, %r35, %r3, %r31;
cvt.s64.s32 %rd26, %rd25;
mul.lo.s64 %rd27, %rd2, %rd26;
cvt.u32.u64	%r37, %rd7;
shr.u64 %rd28, %rd27, %r37;
cvt.u32.u64	%r38, %rd28;
mul.lo.s32 %r39, %r38, %r6;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r2, %r36;
cvt.s64.s32 %rd29, %rd28;
mul.lo.s64 %rd30, %rd1, %rd29;
cvt.u32.u64	%r42, %rd8;
shr.u64 %rd31, %rd30, %r42;
cvt.u32.u64	%r43, %rd31;
mul.lo.s32 %r44, %r43, %r5;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r1, %r41;
mul.wide.s32 %rd32, %r46, 4;
add.s64 %rd17, %rd13, %rd32;

	ld.global.nc.f32 %f9, [%rd17];

	add.s64 %rd18, %rd15, %rd32;

	ld.global.nc.f32 %f10, [%rd18];

	mul.f32 %f12, %f9, %f10;
mul.wide.s32 %rd33, %r64, 4;
add.s64 %rd19, %rd14, %rd33;

	ld.global.nc.f32 %f11, [%rd19];

	div.rn.f32 %f13, %f12, %f11;
sub.f32 %f34, %f34, %f13;
mov.u32 %r47, %ntid.x;
add.s32 %r13, %r47, %r12;
setp.lt.s32	%p4, %r13, %r16;
mov.u32 %r65, %r13;
@%p4 bra BB38_4;

BB38_5:
mov.u32 %r49, 1;
mov.u32 %r58, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f34, %r49, %r58; @p add.f32 r0, r0, %f34; mov.f32 %f14, r0;}

	mov.u32 %r51, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r51, %r58; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r53, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r53, %r58; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r55, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r55, %r58; @p add.f32 r0, r0, %f20; mov.f32 %f23, r0;}

	mov.u32 %r57, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f23, %r57, %r58; @p add.f32 r0, r0, %f23; mov.f32 %f35, r0;}

	setp.ne.s32	%p5, %r48, 0;
@%p5 bra BB38_7;

shr.u32 %r60, %r25, 5;
mul.wide.u32 %rd34, %r60, 4;
mov.u64 %rd35, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd36, %rd35, %rd34;
st.shared.f32 [%rd36+4], %f35;

BB38_7:
setp.eq.s32	%p1, %r25, 0;
bar.sync 0;
@!%p1 bra BB38_9;
bra.uni BB38_8;

BB38_8:
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.f32 %f30, %f35, %f29;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.f32 %f32, %f31, %f30;
ld.shared.f32 %f33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f32 %f35, %f33, %f32;

BB38_9:
setp.ne.s32	%p6, %r25, 0;
@%p6 bra BB38_11;

mul.wide.s32 %rd38, %r64, 4;
add.s64 %rd39, %rd37, %rd38;
st.global.f32 [%rd39], %f35;

BB38_11:
bar.sync 0;
mov.u32 %r63, %nctaid.x;
add.s32 %r64, %r63, %r64;
setp.lt.s32	%p7, %r64, %r15;
@%p7 bra BB38_2;

BB38_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[20],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[120],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b16 %rs<41>;
.reg .f32 %f<36>;
.reg .b32 %r<75>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+112];
ld.param.u64 %rd5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+104];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+96];
ld.param.u32 %r26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+88];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+80];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+72];
ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+56];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+48];
ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r73, %ctaid.x;
setp.ge.s32	%p2, %r73, %r17;
@%p2 bra BB39_12;

cvt.u64.u32	%rd6, %r28;
cvt.u64.u32	%rd7, %r26;
cvt.u64.u32	%rd8, %r24;
cvt.u64.u32	%rd9, %r22;
cvt.u64.u32	%rd10, %r20;

	mov.u32 %r57, %laneid;

	cvta.to.global.u64 %rd43, %rd19;

BB39_2:
mov.u32 %r29, %tid.x;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p3, %r29, %r18;
@%p3 bra BB39_5;

mov.f32 %f34, 0f00000000;
mov.u32 %r74, %r29;

BB39_4:
mov.u32 %r14, %r74;
mad.lo.s32 %r30, %r73, %r18, %r14;
cvt.s64.s32	%rd23, %r30;
mul.lo.s64 %rd24, %rd5, %rd23;
cvt.u32.u64	%r31, %rd6;
shr.u64 %rd25, %rd24, %r31;
cvt.u32.u64	%r32, %rd25;
mul.lo.s32 %r33, %r32, %r10;
sub.s32 %r34, %r30, %r33;
mul.lo.s32 %r35, %r34, %r5;
cvt.s64.s32 %rd26, %rd25;
mul.lo.s64 %rd27, %rd4, %rd26;
cvt.u32.u64	%r36, %rd7;
shr.u64 %rd28, %rd27, %r36;
cvt.u32.u64	%r37, %rd28;
mul.lo.s32 %r38, %r37, %r9;
sub.s32 %r39, %r32, %r38;
mad.lo.s32 %r40, %r39, %r4, %r35;
cvt.s64.s32 %rd29, %rd28;
mul.lo.s64 %rd30, %rd3, %rd29;
cvt.u32.u64	%r41, %rd8;
shr.u64 %rd31, %rd30, %r41;
cvt.u32.u64	%r42, %rd31;
mul.lo.s32 %r43, %r42, %r8;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r3, %r40;
cvt.s64.s32 %rd32, %rd31;
mul.lo.s64 %rd33, %rd2, %rd32;
cvt.u32.u64	%r46, %rd9;
shr.u64 %rd34, %rd33, %r46;
cvt.u32.u64	%r47, %rd34;
mul.lo.s32 %r48, %r47, %r7;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r2, %r45;
cvt.s64.s32 %rd35, %rd34;
mul.lo.s64 %rd36, %rd1, %rd35;
cvt.u32.u64	%r51, %rd10;
shr.u64 %rd37, %rd36, %r51;
cvt.u32.u64	%r52, %rd37;
mul.lo.s32 %r53, %r52, %r6;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r1, %r50;
mul.wide.s32 %rd38, %r55, 4;
add.s64 %rd20, %rd16, %rd38;

	ld.global.nc.f32 %f9, [%rd20];

	add.s64 %rd21, %rd18, %rd38;

	ld.global.nc.f32 %f10, [%rd21];

	mul.f32 %f12, %f9, %f10;
mul.wide.s32 %rd39, %r73, 4;
add.s64 %rd22, %rd17, %rd39;

	ld.global.nc.f32 %f11, [%rd22];

	div.rn.f32 %f13, %f12, %f11;
sub.f32 %f34, %f34, %f13;
mov.u32 %r56, %ntid.x;
add.s32 %r15, %r56, %r14;
setp.lt.s32	%p4, %r15, %r18;
mov.u32 %r74, %r15;
@%p4 bra BB39_4;

BB39_5:
mov.u32 %r58, 1;
mov.u32 %r67, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f34, %r58, %r67; @p add.f32 r0, r0, %f34; mov.f32 %f14, r0;}

	mov.u32 %r60, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r60, %r67; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r62, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r62, %r67; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r64, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r64, %r67; @p add.f32 r0, r0, %f20; mov.f32 %f23, r0;}

	mov.u32 %r66, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f23, %r66, %r67; @p add.f32 r0, r0, %f23; mov.f32 %f35, r0;}

	setp.ne.s32	%p5, %r57, 0;
@%p5 bra BB39_7;

shr.u32 %r69, %r29, 5;
mul.wide.u32 %rd40, %r69, 4;
mov.u64 %rd41, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd42, %rd41, %rd40;
st.shared.f32 [%rd42+4], %f35;

BB39_7:
setp.eq.s32	%p1, %r29, 0;
bar.sync 0;
@!%p1 bra BB39_9;
bra.uni BB39_8;

BB39_8:
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.f32 %f30, %f35, %f29;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.f32 %f32, %f31, %f30;
ld.shared.f32 %f33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f32 %f35, %f33, %f32;

BB39_9:
setp.ne.s32	%p6, %r29, 0;
@%p6 bra BB39_11;

mul.wide.s32 %rd44, %r73, 4;
add.s64 %rd45, %rd43, %rd44;
st.global.f32 [%rd45], %f35;

BB39_11:
bar.sync 0;
mov.u32 %r72, %nctaid.x;
add.s32 %r73, %r72, %r73;
setp.lt.s32	%p7, %r73, %r17;
@%p7 bra BB39_2;

BB39_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[24],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[144],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .f32 %f<36>;
.reg .b32 %r<74>;
.reg .b64 %rd<48>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u32 %r7, [%rd1];
ld.param.u64 %rd2, [%rd1+8];
ld.param.u32 %r8, [%rd1+24];
ld.param.u64 %rd3, [%rd1+32];
ld.param.u32 %r9, [%rd1+48];
ld.param.u64 %rd4, [%rd1+56];
ld.param.u32 %r10, [%rd1+72];
ld.param.u64 %rd5, [%rd1+80];
ld.param.u32 %r11, [%rd1+96];
ld.param.u64 %rd6, [%rd1+104];
ld.param.u64 %rd7, [%rd1+128];
mov.u32 %r72, %ctaid.x;
setp.ge.s32	%p2, %r72, %r19;
@%p2 bra BB40_12;

ld.param.u32 %rd8, [%rd1+136];
ld.param.u32 %rd9, [%rd1+112];
ld.param.u32 %rd10, [%rd1+88];
ld.param.u32 %rd11, [%rd1+64];
ld.param.u32 %rd12, [%rd1+40];
ld.param.u32 %rd13, [%rd1+16];

	mov.u32 %r54, %laneid;

	cvta.to.global.u64 %rd44, %rd17;

BB40_2:
mov.u32 %r21, %tid.x;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p3, %r21, %r20;
@%p3 bra BB40_5;

mov.f32 %f34, 0f00000000;
mov.u32 %r73, %r21;

BB40_4:
mov.u32 %r16, %r73;
ld.param.u32 %r71, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+20];
mov.u64 %rd47, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u32 %r70, [%rd47+120];
mad.lo.s32 %r22, %r72, %r20, %r16;
cvt.s64.s32	%rd21, %r22;
mul.lo.s64 %rd22, %rd7, %rd21;
cvt.u32.u64	%r23, %rd8;
shr.u64 %rd23, %rd22, %r23;
cvt.u32.u64	%r24, %rd23;
mul.lo.s32 %r25, %r24, %r70;
sub.s32 %r26, %r22, %r25;
mul.lo.s32 %r27, %r26, %r71;
cvt.s64.s32 %rd24, %rd23;
mul.lo.s64 %rd25, %rd6, %rd24;
cvt.u32.u64	%r28, %rd9;
shr.u64 %rd26, %rd25, %r28;
cvt.u32.u64	%r29, %rd26;
mul.lo.s32 %r30, %r29, %r11;
sub.s32 %r31, %r24, %r30;
mad.lo.s32 %r32, %r31, %r5, %r27;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd5, %rd27;
cvt.u32.u64	%r33, %rd10;
shr.u64 %rd29, %rd28, %r33;
cvt.u32.u64	%r34, %rd29;
mul.lo.s32 %r35, %r34, %r10;
sub.s32 %r36, %r29, %r35;
mad.lo.s32 %r37, %r36, %r4, %r32;
cvt.s64.s32 %rd30, %rd29;
mul.lo.s64 %rd31, %rd4, %rd30;
cvt.u32.u64	%r38, %rd11;
shr.u64 %rd32, %rd31, %r38;
cvt.u32.u64	%r39, %rd32;
mul.lo.s32 %r40, %r39, %r9;
sub.s32 %r41, %r34, %r40;
mad.lo.s32 %r42, %r41, %r3, %r37;
cvt.s64.s32 %rd33, %rd32;
mul.lo.s64 %rd34, %rd3, %rd33;
cvt.u32.u64	%r43, %rd12;
shr.u64 %rd35, %rd34, %r43;
cvt.u32.u64	%r44, %rd35;
mul.lo.s32 %r45, %r44, %r8;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r2, %r42;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd2, %rd36;
cvt.u32.u64	%r48, %rd13;
shr.u64 %rd38, %rd37, %r48;
cvt.u32.u64	%r49, %rd38;
mul.lo.s32 %r50, %r49, %r7;
sub.s32 %r51, %r44, %r50;
mad.lo.s32 %r52, %r51, %r1, %r47;
mul.wide.s32 %rd39, %r52, 4;
add.s64 %rd18, %rd14, %rd39;

	ld.global.nc.f32 %f9, [%rd18];

	add.s64 %rd19, %rd16, %rd39;

	ld.global.nc.f32 %f10, [%rd19];

	mul.f32 %f12, %f9, %f10;
mul.wide.s32 %rd40, %r72, 4;
add.s64 %rd20, %rd15, %rd40;

	ld.global.nc.f32 %f11, [%rd20];

	div.rn.f32 %f13, %f12, %f11;
sub.f32 %f34, %f34, %f13;
mov.u32 %r53, %ntid.x;
add.s32 %r17, %r53, %r16;
setp.lt.s32	%p4, %r17, %r20;
mov.u32 %r73, %r17;
@%p4 bra BB40_4;

BB40_5:
mov.u32 %r55, 1;
mov.u32 %r64, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f34, %r55, %r64; @p add.f32 r0, r0, %f34; mov.f32 %f14, r0;}

	mov.u32 %r57, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r57, %r64; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r59, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r59, %r64; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r61, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r61, %r64; @p add.f32 r0, r0, %f20; mov.f32 %f23, r0;}

	mov.u32 %r63, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f23, %r63, %r64; @p add.f32 r0, r0, %f23; mov.f32 %f35, r0;}

	setp.ne.s32	%p5, %r54, 0;
@%p5 bra BB40_7;

shr.u32 %r66, %r21, 5;
mul.wide.u32 %rd41, %r66, 4;
mov.u64 %rd42, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd43, %rd42, %rd41;
st.shared.f32 [%rd43+4], %f35;

BB40_7:
setp.eq.s32	%p1, %r21, 0;
bar.sync 0;
@!%p1 bra BB40_9;
bra.uni BB40_8;

BB40_8:
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.f32 %f30, %f35, %f29;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.f32 %f32, %f31, %f30;
ld.shared.f32 %f33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f32 %f35, %f33, %f32;

BB40_9:
setp.ne.s32	%p6, %r21, 0;
@%p6 bra BB40_11;

mul.wide.s32 %rd45, %r72, 4;
add.s64 %rd46, %rd44, %rd45;
st.global.f32 [%rd46], %f35;

BB40_11:
bar.sync 0;
mov.u32 %r69, %nctaid.x;
add.s32 %r72, %r69, %r72;
setp.lt.s32	%p7, %r72, %r19;
@%p7 bra BB40_2;

BB40_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[28],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[168],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .f32 %f<36>;
.reg .b32 %r<89>;
.reg .b64 %rd<53>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u32 %r8, [%rd1];
ld.param.u64 %rd2, [%rd1+8];
ld.param.u32 %r9, [%rd1+24];
ld.param.u64 %rd3, [%rd1+32];
ld.param.u64 %rd4, [%rd1+56];
ld.param.u64 %rd5, [%rd1+80];
ld.param.u64 %rd6, [%rd1+104];
ld.param.u64 %rd7, [%rd1+128];
ld.param.u64 %rd8, [%rd1+152];
mov.u32 %r87, %ctaid.x;
setp.ge.s32	%p2, %r87, %r21;
@%p2 bra BB41_12;

ld.param.u32 %rd9, [%rd1+160];
ld.param.u32 %rd10, [%rd1+136];
ld.param.u32 %rd11, [%rd1+112];
ld.param.u32 %rd12, [%rd1+88];
ld.param.u32 %rd13, [%rd1+64];
ld.param.u32 %rd14, [%rd1+40];
ld.param.u32 %rd15, [%rd1+16];

	mov.u32 %r61, %laneid;

	cvta.to.global.u64 %rd49, %rd19;

BB41_2:
mov.u32 %r23, %tid.x;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p3, %r23, %r22;
@%p3 bra BB41_5;

mov.f32 %f34, 0f00000000;
mov.u32 %r88, %r23;

BB41_4:
mov.u32 %r18, %r88;
mov.u64 %rd52, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u32 %r86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r85, [%rd52+48];
ld.param.u32 %r84, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r83, [%rd52+72];
ld.param.u32 %r82, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r81, [%rd52+96];
ld.param.u32 %r80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+20];
ld.param.u32 %r79, [%rd52+120];
ld.param.u32 %r78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+24];
ld.param.u32 %r77, [%rd52+144];
mad.lo.s32 %r24, %r87, %r22, %r18;
cvt.s64.s32	%rd23, %r24;
mul.lo.s64 %rd24, %rd8, %rd23;
cvt.u32.u64	%r25, %rd9;
shr.u64 %rd25, %rd24, %r25;
cvt.u32.u64	%r26, %rd25;
mul.lo.s32 %r27, %r26, %r77;
sub.s32 %r28, %r24, %r27;
mul.lo.s32 %r29, %r28, %r78;
cvt.s64.s32 %rd26, %rd25;
mul.lo.s64 %rd27, %rd7, %rd26;
cvt.u32.u64	%r30, %rd10;
shr.u64 %rd28, %rd27, %r30;
cvt.u32.u64	%r31, %rd28;
mul.lo.s32 %r32, %r31, %r79;
sub.s32 %r33, %r26, %r32;
mad.lo.s32 %r34, %r33, %r80, %r29;
cvt.s64.s32 %rd29, %rd28;
mul.lo.s64 %rd30, %rd6, %rd29;
cvt.u32.u64	%r35, %rd11;
shr.u64 %rd31, %rd30, %r35;
cvt.u32.u64	%r36, %rd31;
mul.lo.s32 %r37, %r36, %r81;
sub.s32 %r38, %r31, %r37;
mad.lo.s32 %r39, %r38, %r82, %r34;
cvt.s64.s32 %rd32, %rd31;
mul.lo.s64 %rd33, %rd5, %rd32;
cvt.u32.u64	%r40, %rd12;
shr.u64 %rd34, %rd33, %r40;
cvt.u32.u64	%r41, %rd34;
mul.lo.s32 %r42, %r41, %r83;
sub.s32 %r43, %r36, %r42;
mad.lo.s32 %r44, %r43, %r84, %r39;
cvt.s64.s32 %rd35, %rd34;
mul.lo.s64 %rd36, %rd4, %rd35;
cvt.u32.u64	%r45, %rd13;
shr.u64 %rd37, %rd36, %r45;
cvt.u32.u64	%r46, %rd37;
mul.lo.s32 %r47, %r46, %r85;
sub.s32 %r48, %r41, %r47;
mad.lo.s32 %r49, %r48, %r86, %r44;
cvt.s64.s32 %rd38, %rd37;
mul.lo.s64 %rd39, %rd3, %rd38;
cvt.u32.u64	%r50, %rd14;
shr.u64 %rd40, %rd39, %r50;
cvt.u32.u64	%r51, %rd40;
mul.lo.s32 %r52, %r51, %r9;
sub.s32 %r53, %r46, %r52;
mad.lo.s32 %r54, %r53, %r2, %r49;
cvt.s64.s32 %rd41, %rd40;
mul.lo.s64 %rd42, %rd2, %rd41;
cvt.u32.u64	%r55, %rd15;
shr.u64 %rd43, %rd42, %r55;
cvt.u32.u64	%r56, %rd43;
mul.lo.s32 %r57, %r56, %r8;
sub.s32 %r58, %r51, %r57;
mad.lo.s32 %r59, %r58, %r1, %r54;
mul.wide.s32 %rd44, %r59, 4;
add.s64 %rd20, %rd16, %rd44;

	ld.global.nc.f32 %f9, [%rd20];

	add.s64 %rd21, %rd18, %rd44;

	ld.global.nc.f32 %f10, [%rd21];

	mul.f32 %f12, %f9, %f10;
mul.wide.s32 %rd45, %r87, 4;
add.s64 %rd22, %rd17, %rd45;

	ld.global.nc.f32 %f11, [%rd22];

	div.rn.f32 %f13, %f12, %f11;
sub.f32 %f34, %f34, %f13;
mov.u32 %r60, %ntid.x;
add.s32 %r19, %r60, %r18;
setp.lt.s32	%p4, %r19, %r22;
mov.u32 %r88, %r19;
@%p4 bra BB41_4;

BB41_5:
mov.u32 %r62, 1;
mov.u32 %r71, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f34, %r62, %r71; @p add.f32 r0, r0, %f34; mov.f32 %f14, r0;}

	mov.u32 %r64, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r64, %r71; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r66, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r66, %r71; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r68, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r68, %r71; @p add.f32 r0, r0, %f20; mov.f32 %f23, r0;}

	mov.u32 %r70, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f23, %r70, %r71; @p add.f32 r0, r0, %f23; mov.f32 %f35, r0;}

	setp.ne.s32	%p5, %r61, 0;
@%p5 bra BB41_7;

shr.u32 %r73, %r23, 5;
mul.wide.u32 %rd46, %r73, 4;
mov.u64 %rd47, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd48, %rd47, %rd46;
st.shared.f32 [%rd48+4], %f35;

BB41_7:
setp.eq.s32	%p1, %r23, 0;
bar.sync 0;
@!%p1 bra BB41_9;
bra.uni BB41_8;

BB41_8:
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.f32 %f30, %f35, %f29;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.f32 %f32, %f31, %f30;
ld.shared.f32 %f33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f32 %f35, %f33, %f32;

BB41_9:
setp.ne.s32	%p6, %r23, 0;
@%p6 bra BB41_11;

mul.wide.s32 %rd50, %r87, 4;
add.s64 %rd51, %rd49, %rd50;
st.global.f32 [%rd51], %f35;

BB41_11:
bar.sync 0;
mov.u32 %r76, %nctaid.x;
add.s32 %r87, %r76, %r87;
setp.lt.s32	%p7, %r87, %r21;
@%p7 bra BB41_2;

BB41_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[32],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[192],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .f32 %f<36>;
.reg .b32 %r<102>;
.reg .b64 %rd<59>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[24];

ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u64 %rd2, [%rd1+8];
ld.param.u64 %rd3, [%rd1+32];
ld.param.u64 %rd4, [%rd1+56];
ld.param.u64 %rd5, [%rd1+80];
ld.param.u64 %rd6, [%rd1+104];
ld.param.u64 %rd7, [%rd1+128];
ld.param.u64 %rd8, [%rd1+152];
ld.param.u64 %rd9, [%rd1+176];
mov.u32 %r100, %ctaid.x;
setp.ge.s32	%p2, %r100, %r23;
@%p2 bra BB42_12;

ld.param.u32 %rd10, [%rd1+184];
ld.param.u32 %rd11, [%rd1+160];
ld.param.u32 %rd12, [%rd1+136];
ld.param.u32 %rd13, [%rd1+112];
ld.param.u32 %rd14, [%rd1+88];
ld.param.u32 %rd15, [%rd1+64];
ld.param.u32 %rd16, [%rd1+40];
ld.param.u32 %rd17, [%rd1+16];

	mov.u32 %r68, %laneid;

	cvta.to.global.u64 %rd54, %rd21;

BB42_2:
mov.u32 %r25, %tid.x;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p3, %r25, %r24;
@%p3 bra BB42_5;

mov.f32 %f34, 0f00000000;
mov.u32 %r101, %r25;

BB42_4:
mov.u32 %r20, %r101;
mov.u64 %rd58, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u64 %rd57, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u32 %r99, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r98, [%rd58];
ld.param.u32 %r97, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r96, [%rd58+24];
ld.param.u32 %r95, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r94, [%rd58+48];
ld.param.u32 %r93, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r92, [%rd58+72];
ld.param.u32 %r91, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r90, [%rd58+96];
ld.param.u32 %r89, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+20];
ld.param.u32 %r88, [%rd58+120];
ld.param.u32 %r87, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+24];
ld.param.u32 %r86, [%rd58+144];
ld.param.u32 %r85, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+28];
ld.param.u32 %r84, [%rd58+168];
mad.lo.s32 %r26, %r100, %r24, %r20;
cvt.s64.s32	%rd25, %r26;
mul.lo.s64 %rd26, %rd9, %rd25;
cvt.u32.u64	%r27, %rd10;
shr.u64 %rd27, %rd26, %r27;
cvt.u32.u64	%r28, %rd27;
mul.lo.s32 %r29, %r28, %r84;
sub.s32 %r30, %r26, %r29;
mul.lo.s32 %r31, %r30, %r85;
cvt.s64.s32 %rd28, %rd27;
mul.lo.s64 %rd29, %rd8, %rd28;
cvt.u32.u64	%r32, %rd11;
shr.u64 %rd30, %rd29, %r32;
cvt.u32.u64	%r33, %rd30;
mul.lo.s32 %r34, %r33, %r86;
sub.s32 %r35, %r28, %r34;
mad.lo.s32 %r36, %r35, %r87, %r31;
cvt.s64.s32 %rd31, %rd30;
mul.lo.s64 %rd32, %rd7, %rd31;
cvt.u32.u64	%r37, %rd12;
shr.u64 %rd33, %rd32, %r37;
cvt.u32.u64	%r38, %rd33;
mul.lo.s32 %r39, %r38, %r88;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r89, %r36;
cvt.s64.s32 %rd34, %rd33;
mul.lo.s64 %rd35, %rd6, %rd34;
cvt.u32.u64	%r42, %rd13;
shr.u64 %rd36, %rd35, %r42;
cvt.u32.u64	%r43, %rd36;
mul.lo.s32 %r44, %r43, %r90;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r91, %r41;
cvt.s64.s32 %rd37, %rd36;
mul.lo.s64 %rd38, %rd5, %rd37;
cvt.u32.u64	%r47, %rd14;
shr.u64 %rd39, %rd38, %r47;
cvt.u32.u64	%r48, %rd39;
mul.lo.s32 %r49, %r48, %r92;
sub.s32 %r50, %r43, %r49;
mad.lo.s32 %r51, %r50, %r93, %r46;
cvt.s64.s32 %rd40, %rd39;
mul.lo.s64 %rd41, %rd4, %rd40;
cvt.u32.u64	%r52, %rd15;
shr.u64 %rd42, %rd41, %r52;
cvt.u32.u64	%r53, %rd42;
mul.lo.s32 %r54, %r53, %r94;
sub.s32 %r55, %r48, %r54;
mad.lo.s32 %r56, %r55, %r95, %r51;
cvt.s64.s32 %rd43, %rd42;
mul.lo.s64 %rd44, %rd3, %rd43;
cvt.u32.u64	%r57, %rd16;
shr.u64 %rd45, %rd44, %r57;
cvt.u32.u64	%r58, %rd45;
mul.lo.s32 %r59, %r58, %r96;
sub.s32 %r60, %r53, %r59;
mad.lo.s32 %r61, %r60, %r97, %r56;
cvt.s64.s32 %rd46, %rd45;
mul.lo.s64 %rd47, %rd2, %rd46;
cvt.u32.u64	%r62, %rd17;
shr.u64 %rd48, %rd47, %r62;
cvt.u32.u64	%r63, %rd48;
mul.lo.s32 %r64, %r63, %r98;
sub.s32 %r65, %r58, %r64;
mad.lo.s32 %r66, %r65, %r99, %r61;
mul.wide.s32 %rd49, %r66, 4;
add.s64 %rd22, %rd57, %rd49;

	ld.global.nc.f32 %f9, [%rd22];

	add.s64 %rd23, %rd20, %rd49;

	ld.global.nc.f32 %f10, [%rd23];

	mul.f32 %f12, %f9, %f10;
mul.wide.s32 %rd50, %r100, 4;
add.s64 %rd24, %rd19, %rd50;

	ld.global.nc.f32 %f11, [%rd24];

	div.rn.f32 %f13, %f12, %f11;
sub.f32 %f34, %f34, %f13;
mov.u32 %r67, %ntid.x;
add.s32 %r21, %r67, %r20;
setp.lt.s32	%p4, %r21, %r24;
mov.u32 %r101, %r21;
@%p4 bra BB42_4;

BB42_5:
mov.u32 %r69, 1;
mov.u32 %r78, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f34, %r69, %r78; @p add.f32 r0, r0, %f34; mov.f32 %f14, r0;}

	mov.u32 %r71, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r71, %r78; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r73, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r73, %r78; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r75, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r75, %r78; @p add.f32 r0, r0, %f20; mov.f32 %f23, r0;}

	mov.u32 %r77, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f23, %r77, %r78; @p add.f32 r0, r0, %f23; mov.f32 %f35, r0;}

	setp.ne.s32	%p5, %r68, 0;
@%p5 bra BB42_7;

shr.u32 %r80, %r25, 5;
mul.wide.u32 %rd51, %r80, 4;
mov.u64 %rd52, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd53, %rd52, %rd51;
st.shared.f32 [%rd53+4], %f35;

BB42_7:
setp.eq.s32	%p1, %r25, 0;
bar.sync 0;
@!%p1 bra BB42_9;
bra.uni BB42_8;

BB42_8:
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+8];
add.f32 %f30, %f35, %f29;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+12];
add.f32 %f32, %f31, %f30;
ld.shared.f32 %f33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIfffLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f32 %f35, %f33, %f32;

BB42_9:
setp.ne.s32	%p6, %r25, 0;
@%p6 bra BB42_11;

mul.wide.s32 %rd55, %r100, 4;
add.s64 %rd56, %rd54, %rd55;
st.global.f32 [%rd56], %f35;

BB42_11:
bar.sync 0;
mov.u32 %r83, %nctaid.x;
add.s32 %r100, %r83, %r100;
setp.lt.s32	%p7, %r100, %r23;
@%p7 bra BB42_2;

BB42_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[4],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[4],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[24],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<34>;
.reg .b32 %r<49>;
.reg .b64 %rd<26>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r47, %ctaid.x;
setp.ge.s32	%p2, %r47, %r12;
@%p2 bra BB43_12;

cvt.u64.u32	%rd3, %r17;
cvt.u64.u32	%rd4, %r15;

	mov.u32 %r31, %laneid;

	cvta.to.global.u64 %rd23, %rd9;

BB43_2:
mov.u32 %r18, %tid.x;
mov.f32 %f32, 0f00000000;
setp.ge.s32	%p3, %r18, %r13;
@%p3 bra BB43_5;

mul.lo.s32 %r7, %r47, %r13;
mov.f32 %f32, 0f00000000;
mov.u32 %r48, %r18;

BB43_4:
mov.u32 %r9, %r48;
add.s32 %r19, %r9, %r7;
cvt.s64.s32	%rd12, %r19;
mul.lo.s64 %rd13, %rd2, %rd12;
cvt.u32.u64	%r20, %rd3;
shr.u64 %rd14, %rd13, %r20;
cvt.u32.u64	%r21, %rd14;
mul.lo.s32 %r22, %r21, %r4;
sub.s32 %r23, %r19, %r22;
mul.lo.s32 %r24, %r23, %r2;
cvt.s64.s32	%rd15, %r24;
mul.lo.s64 %rd16, %rd1, %rd15;
cvt.u32.u64	%r25, %rd4;
shr.u64 %rd17, %rd16, %r25;
cvt.u32.u64	%r26, %rd17;
mul.lo.s32 %r27, %r26, %r1;
sub.s32 %r28, %r24, %r27;
mul.lo.s32 %r29, %r28, %r3;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd10, %rd7, %rd18;

	ld.global.nc.f32 %f9, [%rd10];

	mul.wide.s32 %rd19, %r29, 4;
add.s64 %rd11, %rd8, %rd19;

	ld.global.nc.f32 %f10, [%rd11];

	div.rn.f32 %f11, %f9, %f10;
add.f32 %f32, %f32, %f11;
mov.u32 %r30, %ntid.x;
add.s32 %r10, %r30, %r9;
setp.lt.s32	%p4, %r10, %r13;
mov.u32 %r48, %r10;
@%p4 bra BB43_4;

BB43_5:
mov.u32 %r32, 1;
mov.u32 %r41, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f32, %r32, %r41; @p add.f32 r0, r0, %f32; mov.f32 %f12, r0;}

	mov.u32 %r34, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f12, %r34, %r41; @p add.f32 r0, r0, %f12; mov.f32 %f15, r0;}

	mov.u32 %r36, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f15, %r36, %r41; @p add.f32 r0, r0, %f15; mov.f32 %f18, r0;}

	mov.u32 %r38, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f18, %r38, %r41; @p add.f32 r0, r0, %f18; mov.f32 %f21, r0;}

	mov.u32 %r40, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f21, %r40, %r41; @p add.f32 r0, r0, %f21; mov.f32 %f33, r0;}

	setp.ne.s32	%p5, %r31, 0;
@%p5 bra BB43_7;

shr.u32 %r43, %r18, 5;
mul.wide.u32 %rd20, %r43, 4;
mov.u64 %rd21, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd22, %rd21, %rd20;
st.shared.f32 [%rd22+4], %f33;

BB43_7:
setp.eq.s32	%p1, %r18, 0;
bar.sync 0;
@!%p1 bra BB43_9;
bra.uni BB43_8;

BB43_8:
ld.shared.f32 %f27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f28, %f33, %f27;
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f30, %f29, %f28;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f33, %f31, %f30;

BB43_9:
setp.ne.s32	%p6, %r18, 0;
@%p6 bra BB43_11;

mul.wide.s32 %rd24, %r47, 4;
add.s64 %rd25, %rd23, %rd24;
st.global.f32 [%rd25], %f33;

BB43_11:
bar.sync 0;
mov.u32 %r46, %nctaid.x;
add.s32 %r47, %r46, %r47;
setp.lt.s32	%p7, %r47, %r12;
@%p7 bra BB43_2;

BB43_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[48],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[8],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[8],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[48],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<33>;
.reg .f32 %f<34>;
.reg .b32 %r<67>;
.reg .b64 %rd<38>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r65, %ctaid.x;
setp.ge.s32	%p2, %r65, %r16;
@%p2 bra BB44_12;

cvt.u64.u32	%rd5, %r25;
cvt.u64.u32	%rd6, %r23;
cvt.u64.u32	%rd7, %r21;
cvt.u64.u32	%rd8, %r19;

	mov.u32 %r49, %laneid;

	cvta.to.global.u64 %rd35, %rd15;

BB44_2:
mov.u32 %r26, %tid.x;
mov.f32 %f32, 0f00000000;
setp.ge.s32	%p3, %r26, %r17;
@%p3 bra BB44_5;

mul.lo.s32 %r11, %r65, %r17;
mov.f32 %f32, 0f00000000;
mov.u32 %r66, %r26;

BB44_4:
mov.u32 %r13, %r66;
add.s32 %r27, %r13, %r11;
cvt.s64.s32	%rd18, %r27;
mul.lo.s64 %rd19, %rd4, %rd18;
cvt.u32.u64	%r28, %rd5;
shr.u64 %rd20, %rd19, %r28;
cvt.u32.u64	%r29, %rd20;
mul.lo.s32 %r30, %r29, %r8;
sub.s32 %r31, %r27, %r30;
mul.lo.s32 %r32, %r31, %r4;
cvt.s64.s32 %rd21, %rd20;
mul.lo.s64 %rd22, %rd3, %rd21;
cvt.u32.u64	%r33, %rd6;
shr.u64 %rd23, %rd22, %r33;
cvt.u32.u64	%r34, %rd23;
mul.lo.s32 %r35, %r34, %r7;
sub.s32 %r36, %r29, %r35;
mad.lo.s32 %r37, %r36, %r3, %r32;
cvt.s64.s32	%rd24, %r37;
mul.lo.s64 %rd25, %rd2, %rd24;
cvt.u32.u64	%r38, %rd7;
shr.u64 %rd26, %rd25, %r38;
cvt.u32.u64	%r39, %rd26;
mul.lo.s32 %r40, %r39, %r2;
sub.s32 %r41, %r37, %r40;
mul.lo.s32 %r42, %r41, %r6;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd1, %rd27;
cvt.u32.u64	%r43, %rd8;
shr.u64 %rd29, %rd28, %r43;
cvt.u32.u64	%r44, %rd29;
mul.lo.s32 %r45, %r44, %r1;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r5, %r42;
mul.wide.s32 %rd30, %r37, 4;
add.s64 %rd16, %rd13, %rd30;

	ld.global.nc.f32 %f9, [%rd16];

	mul.wide.s32 %rd31, %r47, 4;
add.s64 %rd17, %rd14, %rd31;

	ld.global.nc.f32 %f10, [%rd17];

	div.rn.f32 %f11, %f9, %f10;
add.f32 %f32, %f32, %f11;
mov.u32 %r48, %ntid.x;
add.s32 %r14, %r48, %r13;
setp.lt.s32	%p4, %r14, %r17;
mov.u32 %r66, %r14;
@%p4 bra BB44_4;

BB44_5:
mov.u32 %r50, 1;
mov.u32 %r59, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f32, %r50, %r59; @p add.f32 r0, r0, %f32; mov.f32 %f12, r0;}

	mov.u32 %r52, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f12, %r52, %r59; @p add.f32 r0, r0, %f12; mov.f32 %f15, r0;}

	mov.u32 %r54, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f15, %r54, %r59; @p add.f32 r0, r0, %f15; mov.f32 %f18, r0;}

	mov.u32 %r56, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f18, %r56, %r59; @p add.f32 r0, r0, %f18; mov.f32 %f21, r0;}

	mov.u32 %r58, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f21, %r58, %r59; @p add.f32 r0, r0, %f21; mov.f32 %f33, r0;}

	setp.ne.s32	%p5, %r49, 0;
@%p5 bra BB44_7;

shr.u32 %r61, %r26, 5;
mul.wide.u32 %rd32, %r61, 4;
mov.u64 %rd33, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd34, %rd33, %rd32;
st.shared.f32 [%rd34+4], %f33;

BB44_7:
setp.eq.s32	%p1, %r26, 0;
bar.sync 0;
@!%p1 bra BB44_9;
bra.uni BB44_8;

BB44_8:
ld.shared.f32 %f27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f28, %f33, %f27;
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f30, %f29, %f28;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f33, %f31, %f30;

BB44_9:
setp.ne.s32	%p6, %r26, 0;
@%p6 bra BB44_11;

mul.wide.s32 %rd36, %r65, 4;
add.s64 %rd37, %rd35, %rd36;
st.global.f32 [%rd37], %f33;

BB44_11:
bar.sync 0;
mov.u32 %r64, %nctaid.x;
add.s32 %r65, %r64, %r65;
setp.lt.s32	%p7, %r65, %r16;
@%p7 bra BB44_2;

BB44_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[72],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[12],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[12],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[72],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<49>;
.reg .f32 %f<34>;
.reg .b32 %r<85>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u64 %rd6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u64 %rd5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r83, %ctaid.x;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB45_12;

cvt.u64.u32	%rd7, %r33;
cvt.u64.u32	%rd8, %r31;
cvt.u64.u32	%rd9, %r29;
cvt.u64.u32	%rd10, %r27;
cvt.u64.u32	%rd11, %r25;
cvt.u64.u32	%rd12, %r23;

	mov.u32 %r67, %laneid;

	cvta.to.global.u64 %rd47, %rd21;

BB45_2:
mov.u32 %r34, %tid.x;
mov.f32 %f32, 0f00000000;
setp.ge.s32	%p3, %r34, %r21;
@%p3 bra BB45_5;

mul.lo.s32 %r15, %r83, %r21;
mov.f32 %f32, 0f00000000;
mov.u32 %r84, %r34;

BB45_4:
mov.u32 %r17, %r84;
add.s32 %r35, %r17, %r15;
cvt.s64.s32	%rd24, %r35;
mul.lo.s64 %rd25, %rd6, %rd24;
cvt.u32.u64	%r36, %rd7;
shr.u64 %rd26, %rd25, %r36;
cvt.u32.u64	%r37, %rd26;
mul.lo.s32 %r38, %r37, %r12;
sub.s32 %r39, %r35, %r38;
mul.lo.s32 %r40, %r39, %r6;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd5, %rd27;
cvt.u32.u64	%r41, %rd8;
shr.u64 %rd29, %rd28, %r41;
cvt.u32.u64	%r42, %rd29;
mul.lo.s32 %r43, %r42, %r11;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r5, %r40;
cvt.s64.s32 %rd30, %rd29;
mul.lo.s64 %rd31, %rd4, %rd30;
cvt.u32.u64	%r46, %rd9;
shr.u64 %rd32, %rd31, %r46;
cvt.u32.u64	%r47, %rd32;
mul.lo.s32 %r48, %r47, %r10;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r4, %r45;
cvt.s64.s32	%rd33, %r50;
mul.lo.s64 %rd34, %rd3, %rd33;
cvt.u32.u64	%r51, %rd10;
shr.u64 %rd35, %rd34, %r51;
cvt.u32.u64	%r52, %rd35;
mul.lo.s32 %r53, %r52, %r3;
sub.s32 %r54, %r50, %r53;
mul.lo.s32 %r55, %r54, %r9;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd2, %rd36;
cvt.u32.u64	%r56, %rd11;
shr.u64 %rd38, %rd37, %r56;
cvt.u32.u64	%r57, %rd38;
mul.lo.s32 %r58, %r57, %r2;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r8, %r55;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd1, %rd39;
cvt.u32.u64	%r61, %rd12;
shr.u64 %rd41, %rd40, %r61;
cvt.u32.u64	%r62, %rd41;
mul.lo.s32 %r63, %r62, %r1;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r7, %r60;
mul.wide.s32 %rd42, %r50, 4;
add.s64 %rd22, %rd19, %rd42;

	ld.global.nc.f32 %f9, [%rd22];

	mul.wide.s32 %rd43, %r65, 4;
add.s64 %rd23, %rd20, %rd43;

	ld.global.nc.f32 %f10, [%rd23];

	div.rn.f32 %f11, %f9, %f10;
add.f32 %f32, %f32, %f11;
mov.u32 %r66, %ntid.x;
add.s32 %r18, %r66, %r17;
setp.lt.s32	%p4, %r18, %r21;
mov.u32 %r84, %r18;
@%p4 bra BB45_4;

BB45_5:
mov.u32 %r68, 1;
mov.u32 %r77, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f32, %r68, %r77; @p add.f32 r0, r0, %f32; mov.f32 %f12, r0;}

	mov.u32 %r70, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f12, %r70, %r77; @p add.f32 r0, r0, %f12; mov.f32 %f15, r0;}

	mov.u32 %r72, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f15, %r72, %r77; @p add.f32 r0, r0, %f15; mov.f32 %f18, r0;}

	mov.u32 %r74, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f18, %r74, %r77; @p add.f32 r0, r0, %f18; mov.f32 %f21, r0;}

	mov.u32 %r76, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f21, %r76, %r77; @p add.f32 r0, r0, %f21; mov.f32 %f33, r0;}

	setp.ne.s32	%p5, %r67, 0;
@%p5 bra BB45_7;

shr.u32 %r79, %r34, 5;
mul.wide.u32 %rd44, %r79, 4;
mov.u64 %rd45, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd46, %rd45, %rd44;
st.shared.f32 [%rd46+4], %f33;

BB45_7:
setp.eq.s32	%p1, %r34, 0;
bar.sync 0;
@!%p1 bra BB45_9;
bra.uni BB45_8;

BB45_8:
ld.shared.f32 %f27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f28, %f33, %f27;
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f30, %f29, %f28;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f33, %f31, %f30;

BB45_9:
setp.ne.s32	%p6, %r34, 0;
@%p6 bra BB45_11;

mul.wide.s32 %rd48, %r83, 4;
add.s64 %rd49, %rd47, %rd48;
st.global.f32 [%rd49], %f33;

BB45_11:
bar.sync 0;
mov.u32 %r82, %nctaid.x;
add.s32 %r83, %r82, %r83;
setp.lt.s32	%p7, %r83, %r20;
@%p7 bra BB45_2;

BB45_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[96],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[16],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[16],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[96],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<65>;
.reg .f32 %f<34>;
.reg .b32 %r<110>;
.reg .b64 %rd<66>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r108, %ctaid.x;
setp.ge.s32	%p2, %r108, %r24;
@%p2 bra BB46_12;

cvt.u64.u32	%rd9, %r41;
cvt.u64.u32	%rd10, %r39;
cvt.u64.u32	%rd11, %r37;
cvt.u64.u32	%rd12, %r35;
cvt.u64.u32	%rd13, %r33;
cvt.u64.u32	%rd14, %r31;
cvt.u64.u32	%rd15, %r29;
cvt.u64.u32	%rd16, %r27;

	mov.u32 %r85, %laneid;

	cvta.to.global.u64 %rd59, %rd27;

BB46_2:
mov.u32 %r42, %tid.x;
mov.f32 %f32, 0f00000000;
setp.ge.s32	%p3, %r42, %r25;
@%p3 bra BB46_5;

mov.f32 %f32, 0f00000000;
mov.u32 %r109, %r42;

BB46_4:
mov.u32 %r21, %r109;
ld.param.u64 %rd65, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r107, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r106, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd64, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r105, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r104, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd63, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r103, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r102, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd62, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
mul.lo.s32 %r101, %r108, %r25;
add.s32 %r43, %r21, %r101;
cvt.s64.s32	%rd30, %r43;
mul.lo.s64 %rd31, %rd62, %rd30;
cvt.u32.u64	%r44, %rd9;
shr.u64 %rd32, %rd31, %r44;
cvt.u32.u64	%r45, %rd32;
mul.lo.s32 %r46, %r45, %r102;
sub.s32 %r47, %r43, %r46;
mul.lo.s32 %r48, %r47, %r103;
cvt.s64.s32 %rd33, %rd32;
mul.lo.s64 %rd34, %rd63, %rd33;
cvt.u32.u64	%r49, %rd10;
shr.u64 %rd35, %rd34, %r49;
cvt.u32.u64	%r50, %rd35;
mul.lo.s32 %r51, %r50, %r104;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r105, %r48;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd64, %rd36;
cvt.u32.u64	%r54, %rd11;
shr.u64 %rd38, %rd37, %r54;
cvt.u32.u64	%r55, %rd38;
mul.lo.s32 %r56, %r55, %r106;
sub.s32 %r57, %r50, %r56;
mad.lo.s32 %r58, %r57, %r107, %r53;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd65, %rd39;
cvt.u32.u64	%r59, %rd12;
shr.u64 %rd41, %rd40, %r59;
cvt.u32.u64	%r60, %rd41;
mul.lo.s32 %r61, %r60, %r13;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r5, %r58;
cvt.s64.s32	%rd42, %r63;
mul.lo.s64 %rd43, %rd4, %rd42;
cvt.u32.u64	%r64, %rd13;
shr.u64 %rd44, %rd43, %r64;
cvt.u32.u64	%r65, %rd44;
mul.lo.s32 %r66, %r65, %r4;
sub.s32 %r67, %r63, %r66;
mul.lo.s32 %r68, %r67, %r12;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd3, %rd45;
cvt.u32.u64	%r69, %rd14;
shr.u64 %rd47, %rd46, %r69;
cvt.u32.u64	%r70, %rd47;
mul.lo.s32 %r71, %r70, %r3;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r11, %r68;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd2, %rd48;
cvt.u32.u64	%r74, %rd15;
shr.u64 %rd50, %rd49, %r74;
cvt.u32.u64	%r75, %rd50;
mul.lo.s32 %r76, %r75, %r2;
sub.s32 %r77, %r70, %r76;
mad.lo.s32 %r78, %r77, %r10, %r73;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd1, %rd51;
cvt.u32.u64	%r79, %rd16;
shr.u64 %rd53, %rd52, %r79;
cvt.u32.u64	%r80, %rd53;
mul.lo.s32 %r81, %r80, %r1;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r9, %r78;
mul.wide.s32 %rd54, %r63, 4;
add.s64 %rd28, %rd25, %rd54;

	ld.global.nc.f32 %f9, [%rd28];

	mul.wide.s32 %rd55, %r83, 4;
add.s64 %rd29, %rd26, %rd55;

	ld.global.nc.f32 %f10, [%rd29];

	div.rn.f32 %f11, %f9, %f10;
add.f32 %f32, %f32, %f11;
mov.u32 %r84, %ntid.x;
add.s32 %r22, %r84, %r21;
setp.lt.s32	%p4, %r22, %r25;
mov.u32 %r109, %r22;
@%p4 bra BB46_4;

BB46_5:
mov.u32 %r86, 1;
mov.u32 %r95, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f32, %r86, %r95; @p add.f32 r0, r0, %f32; mov.f32 %f12, r0;}

	mov.u32 %r88, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f12, %r88, %r95; @p add.f32 r0, r0, %f12; mov.f32 %f15, r0;}

	mov.u32 %r90, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f15, %r90, %r95; @p add.f32 r0, r0, %f15; mov.f32 %f18, r0;}

	mov.u32 %r92, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f18, %r92, %r95; @p add.f32 r0, r0, %f18; mov.f32 %f21, r0;}

	mov.u32 %r94, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f21, %r94, %r95; @p add.f32 r0, r0, %f21; mov.f32 %f33, r0;}

	setp.ne.s32	%p5, %r85, 0;
@%p5 bra BB46_7;

shr.u32 %r97, %r42, 5;
mul.wide.u32 %rd56, %r97, 4;
mov.u64 %rd57, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd58, %rd57, %rd56;
st.shared.f32 [%rd58+4], %f33;

BB46_7:
setp.eq.s32	%p1, %r42, 0;
bar.sync 0;
@!%p1 bra BB46_9;
bra.uni BB46_8;

BB46_8:
ld.shared.f32 %f27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f28, %f33, %f27;
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f30, %f29, %f28;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f33, %f31, %f30;

BB46_9:
setp.ne.s32	%p6, %r42, 0;
@%p6 bra BB46_11;

mul.wide.s32 %rd60, %r108, 4;
add.s64 %rd61, %rd59, %rd60;
st.global.f32 [%rd61], %f33;

BB46_11:
bar.sync 0;
mov.u32 %r100, %nctaid.x;
add.s32 %r108, %r100, %r108;
setp.lt.s32	%p7, %r108, %r24;
@%p7 bra BB46_2;

BB46_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[120],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[20],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[20],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[120],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<81>;
.reg .f32 %f<34>;
.reg .b32 %r<136>;
.reg .b64 %rd<82>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+112];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r49, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+112];
ld.param.u32 %r47, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r45, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r134, %ctaid.x;
setp.ge.s32	%p2, %r134, %r28;
@%p2 bra BB47_12;

cvt.u64.u32	%rd11, %r49;
cvt.u64.u32	%rd12, %r47;
cvt.u64.u32	%rd13, %r45;
cvt.u64.u32	%rd14, %r43;
cvt.u64.u32	%rd15, %r41;
cvt.u64.u32	%rd16, %r39;
cvt.u64.u32	%rd17, %r37;
cvt.u64.u32	%rd18, %r35;
cvt.u64.u32	%rd19, %r33;
cvt.u64.u32	%rd20, %r31;

	mov.u32 %r103, %laneid;

	cvta.to.global.u64 %rd71, %rd33;

BB47_2:
mov.u32 %r50, %tid.x;
mov.f32 %f32, 0f00000000;
setp.ge.s32	%p3, %r50, %r29;
@%p3 bra BB47_5;

mov.f32 %f32, 0f00000000;
mov.u32 %r135, %r50;

BB47_4:
mov.u32 %r25, %r135;
ld.param.u64 %rd81, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r133, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u64 %rd80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r131, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+96];
ld.param.u64 %rd79, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+104];
ld.param.u32 %r129, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r128, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r127, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r125, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r123, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd75, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
ld.param.u32 %r121, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+96];
ld.param.u64 %rd74, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+104];
mul.lo.s32 %r119, %r134, %r29;
add.s32 %r51, %r25, %r119;
cvt.s64.s32	%rd36, %r51;
mul.lo.s64 %rd37, %rd74, %rd36;
cvt.u32.u64	%r52, %rd11;
shr.u64 %rd38, %rd37, %r52;
cvt.u32.u64	%r53, %rd38;
mul.lo.s32 %r54, %r53, %r120;
sub.s32 %r55, %r51, %r54;
mul.lo.s32 %r56, %r55, %r121;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd75, %rd39;
cvt.u32.u64	%r57, %rd12;
shr.u64 %rd41, %rd40, %r57;
cvt.u32.u64	%r58, %rd41;
mul.lo.s32 %r59, %r58, %r122;
sub.s32 %r60, %r53, %r59;
mad.lo.s32 %r61, %r60, %r123, %r56;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd76, %rd42;
cvt.u32.u64	%r62, %rd13;
shr.u64 %rd44, %rd43, %r62;
cvt.u32.u64	%r63, %rd44;
mul.lo.s32 %r64, %r63, %r124;
sub.s32 %r65, %r58, %r64;
mad.lo.s32 %r66, %r65, %r125, %r61;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd77, %rd45;
cvt.u32.u64	%r67, %rd14;
shr.u64 %rd47, %rd46, %r67;
cvt.u32.u64	%r68, %rd47;
mul.lo.s32 %r69, %r68, %r126;
sub.s32 %r70, %r63, %r69;
mad.lo.s32 %r71, %r70, %r127, %r66;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd78, %rd48;
cvt.u32.u64	%r72, %rd15;
shr.u64 %rd50, %rd49, %r72;
cvt.u32.u64	%r73, %rd50;
mul.lo.s32 %r74, %r73, %r128;
sub.s32 %r75, %r68, %r74;
mad.lo.s32 %r76, %r75, %r129, %r71;
cvt.s64.s32	%rd51, %r76;
mul.lo.s64 %rd52, %rd79, %rd51;
cvt.u32.u64	%r77, %rd16;
shr.u64 %rd53, %rd52, %r77;
cvt.u32.u64	%r78, %rd53;
mul.lo.s32 %r79, %r78, %r130;
sub.s32 %r80, %r76, %r79;
mul.lo.s32 %r81, %r80, %r131;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd80, %rd54;
cvt.u32.u64	%r82, %rd17;
shr.u64 %rd56, %rd55, %r82;
cvt.u32.u64	%r83, %rd56;
mul.lo.s32 %r84, %r83, %r132;
sub.s32 %r85, %r78, %r84;
mad.lo.s32 %r86, %r85, %r133, %r81;
cvt.s64.s32 %rd57, %rd56;
mul.lo.s64 %rd58, %rd81, %rd57;
cvt.u32.u64	%r87, %rd18;
shr.u64 %rd59, %rd58, %r87;
cvt.u32.u64	%r88, %rd59;
mul.lo.s32 %r89, %r88, %r3;
sub.s32 %r90, %r83, %r89;
mad.lo.s32 %r91, %r90, %r13, %r86;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd2, %rd60;
cvt.u32.u64	%r92, %rd19;
shr.u64 %rd62, %rd61, %r92;
cvt.u32.u64	%r93, %rd62;
mul.lo.s32 %r94, %r93, %r2;
sub.s32 %r95, %r88, %r94;
mad.lo.s32 %r96, %r95, %r12, %r91;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd1, %rd63;
cvt.u32.u64	%r97, %rd20;
shr.u64 %rd65, %rd64, %r97;
cvt.u32.u64	%r98, %rd65;
mul.lo.s32 %r99, %r98, %r1;
sub.s32 %r100, %r93, %r99;
mad.lo.s32 %r101, %r100, %r11, %r96;
mul.wide.s32 %rd66, %r76, 4;
add.s64 %rd34, %rd31, %rd66;

	ld.global.nc.f32 %f9, [%rd34];

	mul.wide.s32 %rd67, %r101, 4;
add.s64 %rd35, %rd32, %rd67;

	ld.global.nc.f32 %f10, [%rd35];

	div.rn.f32 %f11, %f9, %f10;
add.f32 %f32, %f32, %f11;
mov.u32 %r102, %ntid.x;
add.s32 %r26, %r102, %r25;
setp.lt.s32	%p4, %r26, %r29;
mov.u32 %r135, %r26;
@%p4 bra BB47_4;

BB47_5:
mov.u32 %r104, 1;
mov.u32 %r113, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f32, %r104, %r113; @p add.f32 r0, r0, %f32; mov.f32 %f12, r0;}

	mov.u32 %r106, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f12, %r106, %r113; @p add.f32 r0, r0, %f12; mov.f32 %f15, r0;}

	mov.u32 %r108, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f15, %r108, %r113; @p add.f32 r0, r0, %f15; mov.f32 %f18, r0;}

	mov.u32 %r110, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f18, %r110, %r113; @p add.f32 r0, r0, %f18; mov.f32 %f21, r0;}

	mov.u32 %r112, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f21, %r112, %r113; @p add.f32 r0, r0, %f21; mov.f32 %f33, r0;}

	setp.ne.s32	%p5, %r103, 0;
@%p5 bra BB47_7;

shr.u32 %r115, %r50, 5;
mul.wide.u32 %rd68, %r115, 4;
mov.u64 %rd69, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd70, %rd69, %rd68;
st.shared.f32 [%rd70+4], %f33;

BB47_7:
setp.eq.s32	%p1, %r50, 0;
bar.sync 0;
@!%p1 bra BB47_9;
bra.uni BB47_8;

BB47_8:
ld.shared.f32 %f27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f28, %f33, %f27;
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f30, %f29, %f28;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f33, %f31, %f30;

BB47_9:
setp.ne.s32	%p6, %r50, 0;
@%p6 bra BB47_11;

mul.wide.s32 %rd72, %r134, 4;
add.s64 %rd73, %rd71, %rd72;
st.global.f32 [%rd73], %f33;

BB47_11:
bar.sync 0;
mov.u32 %r118, %nctaid.x;
add.s32 %r134, %r118, %r134;
setp.lt.s32	%p7, %r134, %r28;
@%p7 bra BB47_2;

BB47_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[144],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[24],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[144],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .f32 %f<34>;
.reg .b32 %r<141>;
.reg .b64 %rd<80>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd2+8];
ld.param.u64 %rd10, [%rd2+32];
ld.param.u64 %rd11, [%rd2+56];
ld.param.u64 %rd12, [%rd2+80];
ld.param.u64 %rd13, [%rd2+104];
ld.param.u64 %rd14, [%rd2+128];
mov.u32 %r139, %ctaid.x;
setp.ge.s32	%p2, %r139, %r32;
@%p2 bra BB48_12;

ld.param.u32 %rd15, [%rd2+136];
ld.param.u32 %rd16, [%rd2+112];
ld.param.u32 %rd17, [%rd2+88];
ld.param.u32 %rd18, [%rd2+64];
ld.param.u32 %rd19, [%rd2+40];
ld.param.u32 %rd20, [%rd2+16];
ld.param.u32 %rd21, [%rd1+136];
ld.param.u32 %rd22, [%rd1+112];
ld.param.u32 %rd23, [%rd1+88];
ld.param.u32 %rd24, [%rd1+64];
ld.param.u32 %rd25, [%rd1+40];
ld.param.u32 %rd26, [%rd1+16];

	mov.u32 %r97, %laneid;

	cvta.to.global.u64 %rd73, %rd29;

BB48_2:
mov.u32 %r34, %tid.x;
mov.f32 %f32, 0f00000000;
setp.ge.s32	%p3, %r34, %r33;
@%p3 bra BB48_5;

mov.f32 %f32, 0f00000000;
mov.u32 %r140, %r34;

BB48_4:
mov.u32 %r29, %r140;
mov.u64 %rd79, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd78, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r138, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r137, [%rd78];
ld.param.u32 %r136, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r135, [%rd78+24];
ld.param.u32 %r134, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r133, [%rd78+48];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r131, [%rd78+72];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r129, [%rd78+96];
ld.param.u32 %r128, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r127, [%rd78+120];
ld.param.u32 %r126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r125, [%rd79];
ld.param.u32 %r124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r123, [%rd79+24];
ld.param.u32 %r122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r121, [%rd79+48];
ld.param.u32 %r120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r119, [%rd79+72];
ld.param.u32 %r118, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r117, [%rd79+96];
ld.param.u32 %r116, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r115, [%rd79+120];
mul.lo.s32 %r114, %r139, %r33;
add.s32 %r35, %r29, %r114;
cvt.s64.s32	%rd32, %r35;
mul.lo.s64 %rd33, %rd14, %rd32;
cvt.u32.u64	%r36, %rd15;
shr.u64 %rd34, %rd33, %r36;
cvt.u32.u64	%r37, %rd34;
mul.lo.s32 %r38, %r37, %r115;
sub.s32 %r39, %r35, %r38;
mul.lo.s32 %r40, %r39, %r116;
cvt.s64.s32 %rd35, %rd34;
mul.lo.s64 %rd36, %rd13, %rd35;
cvt.u32.u64	%r41, %rd16;
shr.u64 %rd37, %rd36, %r41;
cvt.u32.u64	%r42, %rd37;
mul.lo.s32 %r43, %r42, %r117;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r118, %r40;
cvt.s64.s32 %rd38, %rd37;
mul.lo.s64 %rd39, %rd12, %rd38;
cvt.u32.u64	%r46, %rd17;
shr.u64 %rd40, %rd39, %r46;
cvt.u32.u64	%r47, %rd40;
mul.lo.s32 %r48, %r47, %r119;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r120, %r45;
cvt.s64.s32 %rd41, %rd40;
mul.lo.s64 %rd42, %rd11, %rd41;
cvt.u32.u64	%r51, %rd18;
shr.u64 %rd43, %rd42, %r51;
cvt.u32.u64	%r52, %rd43;
mul.lo.s32 %r53, %r52, %r121;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r122, %r50;
cvt.s64.s32 %rd44, %rd43;
mul.lo.s64 %rd45, %rd10, %rd44;
cvt.u32.u64	%r56, %rd19;
shr.u64 %rd46, %rd45, %r56;
cvt.u32.u64	%r57, %rd46;
mul.lo.s32 %r58, %r57, %r123;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r124, %r55;
cvt.s64.s32 %rd47, %rd46;
mul.lo.s64 %rd48, %rd9, %rd47;
cvt.u32.u64	%r61, %rd20;
shr.u64 %rd49, %rd48, %r61;
cvt.u32.u64	%r62, %rd49;
mul.lo.s32 %r63, %r62, %r125;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r126, %r60;
cvt.s64.s32	%rd50, %r65;
mul.lo.s64 %rd51, %rd8, %rd50;
cvt.u32.u64	%r66, %rd21;
shr.u64 %rd52, %rd51, %r66;
cvt.u32.u64	%r67, %rd52;
mul.lo.s32 %r68, %r67, %r127;
sub.s32 %r69, %r65, %r68;
mul.lo.s32 %r70, %r69, %r128;
cvt.s64.s32 %rd53, %rd52;
mul.lo.s64 %rd54, %rd7, %rd53;
cvt.u32.u64	%r71, %rd22;
shr.u64 %rd55, %rd54, %r71;
cvt.u32.u64	%r72, %rd55;
mul.lo.s32 %r73, %r72, %r129;
sub.s32 %r74, %r67, %r73;
mad.lo.s32 %r75, %r74, %r130, %r70;
cvt.s64.s32 %rd56, %rd55;
mul.lo.s64 %rd57, %rd6, %rd56;
cvt.u32.u64	%r76, %rd23;
shr.u64 %rd58, %rd57, %r76;
cvt.u32.u64	%r77, %rd58;
mul.lo.s32 %r78, %r77, %r131;
sub.s32 %r79, %r72, %r78;
mad.lo.s32 %r80, %r79, %r132, %r75;
cvt.s64.s32 %rd59, %rd58;
mul.lo.s64 %rd60, %rd5, %rd59;
cvt.u32.u64	%r81, %rd24;
shr.u64 %rd61, %rd60, %r81;
cvt.u32.u64	%r82, %rd61;
mul.lo.s32 %r83, %r82, %r133;
sub.s32 %r84, %r77, %r83;
mad.lo.s32 %r85, %r84, %r134, %r80;
cvt.s64.s32 %rd62, %rd61;
mul.lo.s64 %rd63, %rd4, %rd62;
cvt.u32.u64	%r86, %rd25;
shr.u64 %rd64, %rd63, %r86;
cvt.u32.u64	%r87, %rd64;
mul.lo.s32 %r88, %r87, %r135;
sub.s32 %r89, %r82, %r88;
mad.lo.s32 %r90, %r89, %r136, %r85;
cvt.s64.s32 %rd65, %rd64;
mul.lo.s64 %rd66, %rd3, %rd65;
cvt.u32.u64	%r91, %rd26;
shr.u64 %rd67, %rd66, %r91;
cvt.u32.u64	%r92, %rd67;
mul.lo.s32 %r93, %r92, %r137;
sub.s32 %r94, %r87, %r93;
mad.lo.s32 %r95, %r94, %r138, %r90;
mul.wide.s32 %rd68, %r65, 4;
add.s64 %rd30, %rd76, %rd68;

	ld.global.nc.f32 %f9, [%rd30];

	mul.wide.s32 %rd69, %r95, 4;
add.s64 %rd31, %rd77, %rd69;

	ld.global.nc.f32 %f10, [%rd31];

	div.rn.f32 %f11, %f9, %f10;
add.f32 %f32, %f32, %f11;
mov.u32 %r96, %ntid.x;
add.s32 %r30, %r96, %r29;
setp.lt.s32	%p4, %r30, %r33;
mov.u32 %r140, %r30;
@%p4 bra BB48_4;

BB48_5:
mov.u32 %r98, 1;
mov.u32 %r107, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f32, %r98, %r107; @p add.f32 r0, r0, %f32; mov.f32 %f12, r0;}

	mov.u32 %r100, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f12, %r100, %r107; @p add.f32 r0, r0, %f12; mov.f32 %f15, r0;}

	mov.u32 %r102, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f15, %r102, %r107; @p add.f32 r0, r0, %f15; mov.f32 %f18, r0;}

	mov.u32 %r104, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f18, %r104, %r107; @p add.f32 r0, r0, %f18; mov.f32 %f21, r0;}

	mov.u32 %r106, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f21, %r106, %r107; @p add.f32 r0, r0, %f21; mov.f32 %f33, r0;}

	setp.ne.s32	%p5, %r97, 0;
@%p5 bra BB48_7;

shr.u32 %r109, %r34, 5;
mul.wide.u32 %rd70, %r109, 4;
mov.u64 %rd71, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd72, %rd71, %rd70;
st.shared.f32 [%rd72+4], %f33;

BB48_7:
setp.eq.s32	%p1, %r34, 0;
bar.sync 0;
@!%p1 bra BB48_9;
bra.uni BB48_8;

BB48_8:
ld.shared.f32 %f27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f28, %f33, %f27;
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f30, %f29, %f28;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f33, %f31, %f30;

BB48_9:
setp.ne.s32	%p6, %r34, 0;
@%p6 bra BB48_11;

mul.wide.s32 %rd74, %r139, 4;
add.s64 %rd75, %rd73, %rd74;
st.global.f32 [%rd75], %f33;

BB48_11:
bar.sync 0;
ld.param.u32 %r113, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r112, %nctaid.x;
add.s32 %r139, %r112, %r139;
setp.lt.s32	%p7, %r139, %r113;
@%p7 bra BB48_2;

BB48_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[168],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[28],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[28],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[168],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .f32 %f<34>;
.reg .b32 %r<159>;
.reg .b64 %rd<90>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r36, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd2+8];
ld.param.u64 %rd11, [%rd2+32];
ld.param.u64 %rd12, [%rd2+56];
ld.param.u64 %rd13, [%rd2+80];
ld.param.u64 %rd14, [%rd2+104];
ld.param.u64 %rd15, [%rd2+128];
ld.param.u64 %rd16, [%rd2+152];
mov.u32 %r157, %ctaid.x;
setp.ge.s32	%p2, %r157, %r36;
@%p2 bra BB49_12;

ld.param.u32 %rd17, [%rd2+160];
ld.param.u32 %rd18, [%rd2+136];
ld.param.u32 %rd19, [%rd2+112];
ld.param.u32 %rd20, [%rd2+88];
ld.param.u32 %rd21, [%rd2+64];
ld.param.u32 %rd22, [%rd2+40];
ld.param.u32 %rd23, [%rd2+16];
ld.param.u32 %rd24, [%rd1+160];
ld.param.u32 %rd25, [%rd1+136];
ld.param.u32 %rd26, [%rd1+112];
ld.param.u32 %rd27, [%rd1+88];
ld.param.u32 %rd28, [%rd1+64];
ld.param.u32 %rd29, [%rd1+40];
ld.param.u32 %rd30, [%rd1+16];

	mov.u32 %r111, %laneid;

	cvta.to.global.u64 %rd83, %rd33;

BB49_2:
mov.u32 %r38, %tid.x;
mov.f32 %f32, 0f00000000;
setp.ge.s32	%p3, %r38, %r37;
@%p3 bra BB49_5;

mov.f32 %f32, 0f00000000;
mov.u32 %r158, %r38;

BB49_4:
mov.u32 %r33, %r158;
mov.u64 %rd89, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd88, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd87, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r155, [%rd88];
ld.param.u32 %r154, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r153, [%rd88+24];
ld.param.u32 %r152, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r151, [%rd88+48];
ld.param.u32 %r150, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r149, [%rd88+72];
ld.param.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r147, [%rd88+96];
ld.param.u32 %r146, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r145, [%rd88+120];
ld.param.u32 %r144, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r143, [%rd88+144];
ld.param.u32 %r142, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r141, [%rd89];
ld.param.u32 %r140, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r139, [%rd89+24];
ld.param.u32 %r138, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r137, [%rd89+48];
ld.param.u32 %r136, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r135, [%rd89+72];
ld.param.u32 %r134, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r133, [%rd89+96];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r131, [%rd89+120];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r129, [%rd89+144];
mul.lo.s32 %r128, %r157, %r37;
add.s32 %r39, %r33, %r128;
cvt.s64.s32	%rd36, %r39;
mul.lo.s64 %rd37, %rd16, %rd36;
cvt.u32.u64	%r40, %rd17;
shr.u64 %rd38, %rd37, %r40;
cvt.u32.u64	%r41, %rd38;
mul.lo.s32 %r42, %r41, %r129;
sub.s32 %r43, %r39, %r42;
mul.lo.s32 %r44, %r43, %r130;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd15, %rd39;
cvt.u32.u64	%r45, %rd18;
shr.u64 %rd41, %rd40, %r45;
cvt.u32.u64	%r46, %rd41;
mul.lo.s32 %r47, %r46, %r131;
sub.s32 %r48, %r41, %r47;
mad.lo.s32 %r49, %r48, %r132, %r44;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd14, %rd42;
cvt.u32.u64	%r50, %rd19;
shr.u64 %rd44, %rd43, %r50;
cvt.u32.u64	%r51, %rd44;
mul.lo.s32 %r52, %r51, %r133;
sub.s32 %r53, %r46, %r52;
mad.lo.s32 %r54, %r53, %r134, %r49;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd13, %rd45;
cvt.u32.u64	%r55, %rd20;
shr.u64 %rd47, %rd46, %r55;
cvt.u32.u64	%r56, %rd47;
mul.lo.s32 %r57, %r56, %r135;
sub.s32 %r58, %r51, %r57;
mad.lo.s32 %r59, %r58, %r136, %r54;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd12, %rd48;
cvt.u32.u64	%r60, %rd21;
shr.u64 %rd50, %rd49, %r60;
cvt.u32.u64	%r61, %rd50;
mul.lo.s32 %r62, %r61, %r137;
sub.s32 %r63, %r56, %r62;
mad.lo.s32 %r64, %r63, %r138, %r59;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd11, %rd51;
cvt.u32.u64	%r65, %rd22;
shr.u64 %rd53, %rd52, %r65;
cvt.u32.u64	%r66, %rd53;
mul.lo.s32 %r67, %r66, %r139;
sub.s32 %r68, %r61, %r67;
mad.lo.s32 %r69, %r68, %r140, %r64;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd10, %rd54;
cvt.u32.u64	%r70, %rd23;
shr.u64 %rd56, %rd55, %r70;
cvt.u32.u64	%r71, %rd56;
mul.lo.s32 %r72, %r71, %r141;
sub.s32 %r73, %r66, %r72;
mad.lo.s32 %r74, %r73, %r142, %r69;
cvt.s64.s32	%rd57, %r74;
mul.lo.s64 %rd58, %rd9, %rd57;
cvt.u32.u64	%r75, %rd24;
shr.u64 %rd59, %rd58, %r75;
cvt.u32.u64	%r76, %rd59;
mul.lo.s32 %r77, %r76, %r143;
sub.s32 %r78, %r74, %r77;
mul.lo.s32 %r79, %r78, %r144;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd8, %rd60;
cvt.u32.u64	%r80, %rd25;
shr.u64 %rd62, %rd61, %r80;
cvt.u32.u64	%r81, %rd62;
mul.lo.s32 %r82, %r81, %r145;
sub.s32 %r83, %r76, %r82;
mad.lo.s32 %r84, %r83, %r146, %r79;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd7, %rd63;
cvt.u32.u64	%r85, %rd26;
shr.u64 %rd65, %rd64, %r85;
cvt.u32.u64	%r86, %rd65;
mul.lo.s32 %r87, %r86, %r147;
sub.s32 %r88, %r81, %r87;
mad.lo.s32 %r89, %r88, %r148, %r84;
cvt.s64.s32 %rd66, %rd65;
mul.lo.s64 %rd67, %rd6, %rd66;
cvt.u32.u64	%r90, %rd27;
shr.u64 %rd68, %rd67, %r90;
cvt.u32.u64	%r91, %rd68;
mul.lo.s32 %r92, %r91, %r149;
sub.s32 %r93, %r86, %r92;
mad.lo.s32 %r94, %r93, %r150, %r89;
cvt.s64.s32 %rd69, %rd68;
mul.lo.s64 %rd70, %rd5, %rd69;
cvt.u32.u64	%r95, %rd28;
shr.u64 %rd71, %rd70, %r95;
cvt.u32.u64	%r96, %rd71;
mul.lo.s32 %r97, %r96, %r151;
sub.s32 %r98, %r91, %r97;
mad.lo.s32 %r99, %r98, %r152, %r94;
cvt.s64.s32 %rd72, %rd71;
mul.lo.s64 %rd73, %rd4, %rd72;
cvt.u32.u64	%r100, %rd29;
shr.u64 %rd74, %rd73, %r100;
cvt.u32.u64	%r101, %rd74;
mul.lo.s32 %r102, %r101, %r153;
sub.s32 %r103, %r96, %r102;
mad.lo.s32 %r104, %r103, %r154, %r99;
cvt.s64.s32 %rd75, %rd74;
mul.lo.s64 %rd76, %rd3, %rd75;
cvt.u32.u64	%r105, %rd30;
shr.u64 %rd77, %rd76, %r105;
cvt.u32.u64	%r106, %rd77;
mul.lo.s32 %r107, %r106, %r155;
sub.s32 %r108, %r101, %r107;
mad.lo.s32 %r109, %r108, %r156, %r104;
mul.wide.s32 %rd78, %r74, 4;
add.s64 %rd34, %rd86, %rd78;

	ld.global.nc.f32 %f9, [%rd34];

	mul.wide.s32 %rd79, %r109, 4;
add.s64 %rd35, %rd87, %rd79;

	ld.global.nc.f32 %f10, [%rd35];

	div.rn.f32 %f11, %f9, %f10;
add.f32 %f32, %f32, %f11;
mov.u32 %r110, %ntid.x;
add.s32 %r34, %r110, %r33;
setp.lt.s32	%p4, %r34, %r37;
mov.u32 %r158, %r34;
@%p4 bra BB49_4;

BB49_5:
mov.u32 %r112, 1;
mov.u32 %r121, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f32, %r112, %r121; @p add.f32 r0, r0, %f32; mov.f32 %f12, r0;}

	mov.u32 %r114, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f12, %r114, %r121; @p add.f32 r0, r0, %f12; mov.f32 %f15, r0;}

	mov.u32 %r116, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f15, %r116, %r121; @p add.f32 r0, r0, %f15; mov.f32 %f18, r0;}

	mov.u32 %r118, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f18, %r118, %r121; @p add.f32 r0, r0, %f18; mov.f32 %f21, r0;}

	mov.u32 %r120, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f21, %r120, %r121; @p add.f32 r0, r0, %f21; mov.f32 %f33, r0;}

	setp.ne.s32	%p5, %r111, 0;
@%p5 bra BB49_7;

shr.u32 %r123, %r38, 5;
mul.wide.u32 %rd80, %r123, 4;
mov.u64 %rd81, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd82, %rd81, %rd80;
st.shared.f32 [%rd82+4], %f33;

BB49_7:
setp.eq.s32	%p1, %r38, 0;
bar.sync 0;
@!%p1 bra BB49_9;
bra.uni BB49_8;

BB49_8:
ld.shared.f32 %f27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f28, %f33, %f27;
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f30, %f29, %f28;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f33, %f31, %f30;

BB49_9:
setp.ne.s32	%p6, %r38, 0;
@%p6 bra BB49_11;

mul.wide.s32 %rd84, %r157, 4;
add.s64 %rd85, %rd83, %rd84;
st.global.f32 [%rd85], %f33;

BB49_11:
bar.sync 0;
ld.param.u32 %r127, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r126, %nctaid.x;
add.s32 %r157, %r126, %r157;
setp.lt.s32	%p7, %r157, %r127;
@%p7 bra BB49_2;

BB49_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[192],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[32],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[32],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[192],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .f32 %f<34>;
.reg .b32 %r<177>;
.reg .b64 %rd<100>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r40, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd1+176];
ld.param.u64 %rd11, [%rd2+8];
ld.param.u64 %rd12, [%rd2+32];
ld.param.u64 %rd13, [%rd2+56];
ld.param.u64 %rd14, [%rd2+80];
ld.param.u64 %rd15, [%rd2+104];
ld.param.u64 %rd16, [%rd2+128];
ld.param.u64 %rd17, [%rd2+152];
ld.param.u64 %rd18, [%rd2+176];
mov.u32 %r175, %ctaid.x;
setp.ge.s32	%p2, %r175, %r40;
@%p2 bra BB50_12;

ld.param.u32 %rd19, [%rd2+184];
ld.param.u32 %rd20, [%rd2+160];
ld.param.u32 %rd21, [%rd2+136];
ld.param.u32 %rd22, [%rd2+112];
ld.param.u32 %rd23, [%rd2+88];
ld.param.u32 %rd24, [%rd2+64];
ld.param.u32 %rd25, [%rd2+40];
ld.param.u32 %rd26, [%rd2+16];
ld.param.u32 %rd27, [%rd1+184];
ld.param.u32 %rd28, [%rd1+160];
ld.param.u32 %rd29, [%rd1+136];
ld.param.u32 %rd30, [%rd1+112];
ld.param.u32 %rd31, [%rd1+88];
ld.param.u32 %rd32, [%rd1+64];
ld.param.u32 %rd33, [%rd1+40];
ld.param.u32 %rd34, [%rd1+16];

	mov.u32 %r125, %laneid;

	cvta.to.global.u64 %rd93, %rd37;

BB50_2:
mov.u32 %r42, %tid.x;
mov.f32 %f32, 0f00000000;
setp.ge.s32	%p3, %r42, %r41;
@%p3 bra BB50_5;

mov.f32 %f32, 0f00000000;
mov.u32 %r176, %r42;

BB50_4:
mov.u32 %r37, %r176;
mov.u64 %rd99, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd98, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd97, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd96, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r174, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r173, [%rd98];
ld.param.u32 %r172, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r171, [%rd98+24];
ld.param.u32 %r170, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r169, [%rd98+48];
ld.param.u32 %r168, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r167, [%rd98+72];
ld.param.u32 %r166, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r165, [%rd98+96];
ld.param.u32 %r164, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r163, [%rd98+120];
ld.param.u32 %r162, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r161, [%rd98+144];
ld.param.u32 %r160, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+28];
ld.param.u32 %r159, [%rd98+168];
ld.param.u32 %r158, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r157, [%rd99];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r155, [%rd99+24];
ld.param.u32 %r154, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r153, [%rd99+48];
ld.param.u32 %r152, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r151, [%rd99+72];
ld.param.u32 %r150, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r149, [%rd99+96];
ld.param.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r147, [%rd99+120];
ld.param.u32 %r146, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r145, [%rd99+144];
ld.param.u32 %r144, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+28];
ld.param.u32 %r143, [%rd99+168];
mul.lo.s32 %r142, %r175, %r41;
add.s32 %r43, %r37, %r142;
cvt.s64.s32	%rd40, %r43;
mul.lo.s64 %rd41, %rd18, %rd40;
cvt.u32.u64	%r44, %rd19;
shr.u64 %rd42, %rd41, %r44;
cvt.u32.u64	%r45, %rd42;
mul.lo.s32 %r46, %r45, %r143;
sub.s32 %r47, %r43, %r46;
mul.lo.s32 %r48, %r47, %r144;
cvt.s64.s32 %rd43, %rd42;
mul.lo.s64 %rd44, %rd17, %rd43;
cvt.u32.u64	%r49, %rd20;
shr.u64 %rd45, %rd44, %r49;
cvt.u32.u64	%r50, %rd45;
mul.lo.s32 %r51, %r50, %r145;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r146, %r48;
cvt.s64.s32 %rd46, %rd45;
mul.lo.s64 %rd47, %rd16, %rd46;
cvt.u32.u64	%r54, %rd21;
shr.u64 %rd48, %rd47, %r54;
cvt.u32.u64	%r55, %rd48;
mul.lo.s32 %r56, %r55, %r147;
sub.s32 %r57, %r50, %r56;
mad.lo.s32 %r58, %r57, %r148, %r53;
cvt.s64.s32 %rd49, %rd48;
mul.lo.s64 %rd50, %rd15, %rd49;
cvt.u32.u64	%r59, %rd22;
shr.u64 %rd51, %rd50, %r59;
cvt.u32.u64	%r60, %rd51;
mul.lo.s32 %r61, %r60, %r149;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r150, %r58;
cvt.s64.s32 %rd52, %rd51;
mul.lo.s64 %rd53, %rd14, %rd52;
cvt.u32.u64	%r64, %rd23;
shr.u64 %rd54, %rd53, %r64;
cvt.u32.u64	%r65, %rd54;
mul.lo.s32 %r66, %r65, %r151;
sub.s32 %r67, %r60, %r66;
mad.lo.s32 %r68, %r67, %r152, %r63;
cvt.s64.s32 %rd55, %rd54;
mul.lo.s64 %rd56, %rd13, %rd55;
cvt.u32.u64	%r69, %rd24;
shr.u64 %rd57, %rd56, %r69;
cvt.u32.u64	%r70, %rd57;
mul.lo.s32 %r71, %r70, %r153;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r154, %r68;
cvt.s64.s32 %rd58, %rd57;
mul.lo.s64 %rd59, %rd12, %rd58;
cvt.u32.u64	%r74, %rd25;
shr.u64 %rd60, %rd59, %r74;
cvt.u32.u64	%r75, %rd60;
mul.lo.s32 %r76, %r75, %r155;
sub.s32 %r77, %r70, %r76;
mad.lo.s32 %r78, %r77, %r156, %r73;
cvt.s64.s32 %rd61, %rd60;
mul.lo.s64 %rd62, %rd11, %rd61;
cvt.u32.u64	%r79, %rd26;
shr.u64 %rd63, %rd62, %r79;
cvt.u32.u64	%r80, %rd63;
mul.lo.s32 %r81, %r80, %r157;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r158, %r78;
cvt.s64.s32	%rd64, %r83;
mul.lo.s64 %rd65, %rd10, %rd64;
cvt.u32.u64	%r84, %rd27;
shr.u64 %rd66, %rd65, %r84;
cvt.u32.u64	%r85, %rd66;
mul.lo.s32 %r86, %r85, %r159;
sub.s32 %r87, %r83, %r86;
mul.lo.s32 %r88, %r87, %r160;
cvt.s64.s32 %rd67, %rd66;
mul.lo.s64 %rd68, %rd9, %rd67;
cvt.u32.u64	%r89, %rd28;
shr.u64 %rd69, %rd68, %r89;
cvt.u32.u64	%r90, %rd69;
mul.lo.s32 %r91, %r90, %r161;
sub.s32 %r92, %r85, %r91;
mad.lo.s32 %r93, %r92, %r162, %r88;
cvt.s64.s32 %rd70, %rd69;
mul.lo.s64 %rd71, %rd8, %rd70;
cvt.u32.u64	%r94, %rd29;
shr.u64 %rd72, %rd71, %r94;
cvt.u32.u64	%r95, %rd72;
mul.lo.s32 %r96, %r95, %r163;
sub.s32 %r97, %r90, %r96;
mad.lo.s32 %r98, %r97, %r164, %r93;
cvt.s64.s32 %rd73, %rd72;
mul.lo.s64 %rd74, %rd7, %rd73;
cvt.u32.u64	%r99, %rd30;
shr.u64 %rd75, %rd74, %r99;
cvt.u32.u64	%r100, %rd75;
mul.lo.s32 %r101, %r100, %r165;
sub.s32 %r102, %r95, %r101;
mad.lo.s32 %r103, %r102, %r166, %r98;
cvt.s64.s32 %rd76, %rd75;
mul.lo.s64 %rd77, %rd6, %rd76;
cvt.u32.u64	%r104, %rd31;
shr.u64 %rd78, %rd77, %r104;
cvt.u32.u64	%r105, %rd78;
mul.lo.s32 %r106, %r105, %r167;
sub.s32 %r107, %r100, %r106;
mad.lo.s32 %r108, %r107, %r168, %r103;
cvt.s64.s32 %rd79, %rd78;
mul.lo.s64 %rd80, %rd5, %rd79;
cvt.u32.u64	%r109, %rd32;
shr.u64 %rd81, %rd80, %r109;
cvt.u32.u64	%r110, %rd81;
mul.lo.s32 %r111, %r110, %r169;
sub.s32 %r112, %r105, %r111;
mad.lo.s32 %r113, %r112, %r170, %r108;
cvt.s64.s32 %rd82, %rd81;
mul.lo.s64 %rd83, %rd4, %rd82;
cvt.u32.u64	%r114, %rd33;
shr.u64 %rd84, %rd83, %r114;
cvt.u32.u64	%r115, %rd84;
mul.lo.s32 %r116, %r115, %r171;
sub.s32 %r117, %r110, %r116;
mad.lo.s32 %r118, %r117, %r172, %r113;
cvt.s64.s32 %rd85, %rd84;
mul.lo.s64 %rd86, %rd3, %rd85;
cvt.u32.u64	%r119, %rd34;
shr.u64 %rd87, %rd86, %r119;
cvt.u32.u64	%r120, %rd87;
mul.lo.s32 %r121, %r120, %r173;
sub.s32 %r122, %r115, %r121;
mad.lo.s32 %r123, %r122, %r174, %r118;
mul.wide.s32 %rd88, %r83, 4;
add.s64 %rd38, %rd96, %rd88;

	ld.global.nc.f32 %f9, [%rd38];

	mul.wide.s32 %rd89, %r123, 4;
add.s64 %rd39, %rd97, %rd89;

	ld.global.nc.f32 %f10, [%rd39];

	div.rn.f32 %f11, %f9, %f10;
add.f32 %f32, %f32, %f11;
mov.u32 %r124, %ntid.x;
add.s32 %r38, %r124, %r37;
setp.lt.s32	%p4, %r38, %r41;
mov.u32 %r176, %r38;
@%p4 bra BB50_4;

BB50_5:
mov.u32 %r126, 1;
mov.u32 %r135, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f32, %r126, %r135; @p add.f32 r0, r0, %f32; mov.f32 %f12, r0;}

	mov.u32 %r128, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f12, %r128, %r135; @p add.f32 r0, r0, %f12; mov.f32 %f15, r0;}

	mov.u32 %r130, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f15, %r130, %r135; @p add.f32 r0, r0, %f15; mov.f32 %f18, r0;}

	mov.u32 %r132, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f18, %r132, %r135; @p add.f32 r0, r0, %f18; mov.f32 %f21, r0;}

	mov.u32 %r134, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f21, %r134, %r135; @p add.f32 r0, r0, %f21; mov.f32 %f33, r0;}

	setp.ne.s32	%p5, %r125, 0;
@%p5 bra BB50_7;

shr.u32 %r137, %r42, 5;
mul.wide.u32 %rd90, %r137, 4;
mov.u64 %rd91, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd92, %rd91, %rd90;
st.shared.f32 [%rd92+4], %f33;

BB50_7:
setp.eq.s32	%p1, %r42, 0;
bar.sync 0;
@!%p1 bra BB50_9;
bra.uni BB50_8;

BB50_8:
ld.shared.f32 %f27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f28, %f33, %f27;
ld.shared.f32 %f29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f30, %f29, %f28;
ld.shared.f32 %f31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f33, %f31, %f30;

BB50_9:
setp.ne.s32	%p6, %r42, 0;
@%p6 bra BB50_11;

mul.wide.s32 %rd94, %r175, 4;
add.s64 %rd95, %rd93, %rd94;
st.global.f32 [%rd95], %f33;

BB50_11:
bar.sync 0;
ld.param.u32 %r141, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r140, %nctaid.x;
add.s32 %r175, %r140, %r175;
setp.lt.s32	%p7, %r175, %r141;
@%p7 bra BB50_2;

BB50_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIdddEEviPKT_PKT0_PKT1_PS2_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIdddEEviPKT_PKT0_PKT1_PS2__param_0,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIdddEEviPKT_PKT0_PKT1_PS2__param_1,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIdddEEviPKT_PKT0_PKT1_PS2__param_2,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIdddEEviPKT_PKT0_PKT1_PS2__param_3,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIdddEEviPKT_PKT0_PKT1_PS2__param_4
)
{
.reg .pred %p<3>;
.reg .b32 %r<7>;
.reg .f64 %fd<7>;
.reg .b64 %rd<17>;


ld.param.u64 %rd7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIdddEEviPKT_PKT0_PKT1_PS2__param_1];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIdddEEviPKT_PKT0_PKT1_PS2__param_2];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIdddEEviPKT_PKT0_PKT1_PS2__param_3];
ld.param.u64 %rd10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIdddEEviPKT_PKT0_PKT1_PS2__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd16, %r4;
ld.param.s32 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b35ComputeSimpleDivBGradientCUDAKernelIdddEEviPKT_PKT0_PKT1_PS2__param_0];
setp.ge.u64	%p1, %rd16, %rd2;
@%p1 bra BB51_3;

cvta.to.global.u64 %rd3, %rd10;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB51_2:
shl.b64 %rd14, %rd16, 3;
add.s64 %rd11, %rd7, %rd14;

	ld.global.nc.f64 %fd1, [%rd11];

	add.s64 %rd12, %rd9, %rd14;

	ld.global.nc.f64 %fd2, [%rd12];

	mul.f64 %fd4, %fd1, %fd2;
neg.f64 %fd5, %fd4;
add.s64 %rd13, %rd8, %rd14;

	ld.global.nc.f64 %fd3, [%rd13];

	div.rn.f64 %fd6, %fd5, %fd3;
add.s64 %rd15, %rd3, %rd14;
st.global.f64 [%rd15], %fd6;
add.s64 %rd16, %rd4, %rd16;
setp.lt.u64	%p2, %rd16, %rd2;
@%p2 bra BB51_2;

BB51_3:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[4],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[24],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .b32 %r<36>;
.reg .f64 %fd<31>;
.reg .b64 %rd<24>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r34, %ctaid.x;
setp.ge.s32	%p2, %r34, %r11;
@%p2 bra BB52_12;

mov.u32 %r4, %tid.x;
shr.u32 %r15, %r4, 5;
mul.wide.u32 %rd10, %r15, 8;
mov.u64 %rd11, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd12, %rd11, %rd10;
add.s64 %rd2, %rd12, 8;
mov.u32 %r5, %ntid.x;
cvt.u64.u32	%rd3, %r14;

	mov.u32 %r22, %laneid;

	cvta.to.global.u64 %rd21, %rd9;

BB52_2:
mov.f64 %fd29, 0d0000000000000000;
setp.ge.s32	%p3, %r4, %r12;
@%p3 bra BB52_5;

mul.lo.s32 %r7, %r34, %r12;
mul.wide.s32 %rd13, %r34, 8;
add.s64 %rd4, %rd7, %rd13;
mov.f64 %fd29, 0d0000000000000000;
mov.u32 %r35, %r4;

BB52_4:
mov.u32 %r8, %r35;
add.s32 %r16, %r8, %r7;
cvt.s64.s32	%rd17, %r16;
mul.lo.s64 %rd18, %rd1, %rd17;
cvt.u32.u64	%r17, %rd3;
shr.u64 %rd19, %rd18, %r17;
cvt.u32.u64	%r18, %rd19;
mul.lo.s32 %r19, %r18, %r2;
sub.s32 %r20, %r16, %r19;
mul.lo.s32 %r21, %r20, %r1;
mul.wide.s32 %rd20, %r21, 8;
add.s64 %rd14, %rd6, %rd20;

	ld.global.nc.f64 %fd9, [%rd14];

	add.s64 %rd15, %rd8, %rd20;

	ld.global.nc.f64 %fd10, [%rd15];

	mul.f64 %fd12, %fd9, %fd10;

	ld.global.nc.f64 %fd11, [%rd4];

	div.rn.f64 %fd13, %fd12, %fd11;
sub.f64 %fd29, %fd29, %fd13;
add.s32 %r9, %r5, %r8;
setp.lt.s32	%p4, %r9, %r12;
mov.u32 %r35, %r9;
@%p4 bra BB52_4;

BB52_5:
mov.u32 %r23, 1;
mov.u32 %r32, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd29; mov.b64 {lo, hi}, %fd29; shfl.down.b32 lo|p, lo, %r23, %r32; shfl.down.b32 hi|p, hi, %r23, %r32; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r25, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r25, %r32; shfl.down.b32 hi|p, hi, %r25, %r32; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r27, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r27, %r32; shfl.down.b32 hi|p, hi, %r27, %r32; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r29, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd20, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r29, %r32; shfl.down.b32 hi|p, hi, %r29, %r32; mov.b64 r0, {lo, hi}; @p add.f64 %fd20, %fd20, r0;}

	mov.u32 %r31, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd30, %fd20; mov.b64 {lo, hi}, %fd20; shfl.down.b32 lo|p, lo, %r31, %r32; shfl.down.b32 hi|p, hi, %r31, %r32; mov.b64 r0, {lo, hi}; @p add.f64 %fd30, %fd30, r0;}

	setp.ne.s32	%p5, %r22, 0;
@%p5 bra BB52_7;

st.shared.f64 [%rd2], %fd30;

BB52_7:
setp.eq.s32	%p1, %r4, 0;
bar.sync 0;
@!%p1 bra BB52_9;
bra.uni BB52_8;

BB52_8:
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f64 %fd25, %fd30, %fd24;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.f64 %fd27, %fd26, %fd25;
ld.shared.f64 %fd28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi1EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.f64 %fd30, %fd28, %fd27;

BB52_9:
setp.ne.s32	%p6, %r4, 0;
@%p6 bra BB52_11;

mul.wide.s32 %rd22, %r34, 8;
add.s64 %rd23, %rd21, %rd22;
st.global.f64 [%rd23], %fd30;

BB52_11:
bar.sync 0;
mov.u32 %r33, %nctaid.x;
add.s32 %r34, %r33, %r34;
setp.lt.s32	%p7, %r34, %r11;
@%p7 bra BB52_2;

BB52_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[8],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[48],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .b32 %r<48>;
.reg .f64 %fd<31>;
.reg .b64 %rd<29>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r46, %ctaid.x;
setp.ge.s32	%p2, %r46, %r11;
@%p2 bra BB53_12;

cvt.u64.u32	%rd3, %r16;
cvt.u64.u32	%rd4, %r14;

	mov.u32 %r30, %laneid;

	cvta.to.global.u64 %rd26, %rd11;

BB53_2:
mov.u32 %r17, %tid.x;
mov.f64 %fd29, 0d0000000000000000;
setp.ge.s32	%p3, %r17, %r12;
@%p3 bra BB53_5;

mul.wide.s32 %rd12, %r46, 8;
add.s64 %rd5, %rd9, %rd12;
mov.f64 %fd29, 0d0000000000000000;
mov.u32 %r47, %r17;

BB53_4:
mov.u32 %r8, %r47;
mad.lo.s32 %r18, %r46, %r12, %r8;
cvt.s64.s32	%rd16, %r18;
mul.lo.s64 %rd17, %rd2, %rd16;
cvt.u32.u64	%r19, %rd3;
shr.u64 %rd18, %rd17, %r19;
cvt.u32.u64	%r20, %rd18;
mul.lo.s32 %r21, %r20, %r4;
sub.s32 %r22, %r18, %r21;
mul.lo.s32 %r23, %r22, %r2;
cvt.s64.s32 %rd19, %rd18;
mul.lo.s64 %rd20, %rd1, %rd19;
cvt.u32.u64	%r24, %rd4;
shr.u64 %rd21, %rd20, %r24;
cvt.u32.u64	%r25, %rd21;
mul.lo.s32 %r26, %r25, %r3;
sub.s32 %r27, %r20, %r26;
mad.lo.s32 %r28, %r27, %r1, %r23;
mul.wide.s32 %rd22, %r28, 8;
add.s64 %rd13, %rd8, %rd22;

	ld.global.nc.f64 %fd9, [%rd13];

	add.s64 %rd14, %rd10, %rd22;

	ld.global.nc.f64 %fd10, [%rd14];

	mul.f64 %fd12, %fd9, %fd10;

	ld.global.nc.f64 %fd11, [%rd5];

	div.rn.f64 %fd13, %fd12, %fd11;
sub.f64 %fd29, %fd29, %fd13;
mov.u32 %r29, %ntid.x;
add.s32 %r9, %r29, %r8;
setp.lt.s32	%p4, %r9, %r12;
mov.u32 %r47, %r9;
@%p4 bra BB53_4;

BB53_5:
mov.u32 %r31, 1;
mov.u32 %r40, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd29; mov.b64 {lo, hi}, %fd29; shfl.down.b32 lo|p, lo, %r31, %r40; shfl.down.b32 hi|p, hi, %r31, %r40; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r33, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r33, %r40; shfl.down.b32 hi|p, hi, %r33, %r40; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r35, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r35, %r40; shfl.down.b32 hi|p, hi, %r35, %r40; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r37, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd20, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r37, %r40; shfl.down.b32 hi|p, hi, %r37, %r40; mov.b64 r0, {lo, hi}; @p add.f64 %fd20, %fd20, r0;}

	mov.u32 %r39, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd30, %fd20; mov.b64 {lo, hi}, %fd20; shfl.down.b32 lo|p, lo, %r39, %r40; shfl.down.b32 hi|p, hi, %r39, %r40; mov.b64 r0, {lo, hi}; @p add.f64 %fd30, %fd30, r0;}

	setp.ne.s32	%p5, %r30, 0;
@%p5 bra BB53_7;

shr.u32 %r42, %r17, 5;
mul.wide.u32 %rd23, %r42, 8;
mov.u64 %rd24, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd25, %rd24, %rd23;
st.shared.f64 [%rd25+8], %fd30;

BB53_7:
setp.eq.s32	%p1, %r17, 0;
bar.sync 0;
@!%p1 bra BB53_9;
bra.uni BB53_8;

BB53_8:
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f64 %fd25, %fd30, %fd24;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.f64 %fd27, %fd26, %fd25;
ld.shared.f64 %fd28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi2EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.f64 %fd30, %fd28, %fd27;

BB53_9:
setp.ne.s32	%p6, %r17, 0;
@%p6 bra BB53_11;

mul.wide.s32 %rd27, %r46, 8;
add.s64 %rd28, %rd26, %rd27;
st.global.f64 [%rd28], %fd30;

BB53_11:
bar.sync 0;
mov.u32 %r45, %nctaid.x;
add.s32 %r46, %r45, %r46;
setp.lt.s32	%p7, %r46, %r11;
@%p7 bra BB53_2;

BB53_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[12],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[72],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b16 %rs<25>;
.reg .b32 %r<57>;
.reg .f64 %fd<31>;
.reg .b64 %rd<34>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+56];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+48];
ld.param.u32 %r18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r55, %ctaid.x;
setp.ge.s32	%p2, %r55, %r13;
@%p2 bra BB54_12;

cvt.u64.u32	%rd4, %r20;
cvt.u64.u32	%rd5, %r18;
cvt.u64.u32	%rd6, %r16;

	mov.u32 %r39, %laneid;

	cvta.to.global.u64 %rd31, %rd13;

BB54_2:
mov.u32 %r21, %tid.x;
mov.f64 %fd29, 0d0000000000000000;
setp.ge.s32	%p3, %r21, %r14;
@%p3 bra BB54_5;

mov.f64 %fd29, 0d0000000000000000;
mov.u32 %r56, %r21;

BB54_4:
mov.u32 %r10, %r56;
mad.lo.s32 %r22, %r55, %r14, %r10;
cvt.s64.s32	%rd17, %r22;
mul.lo.s64 %rd18, %rd3, %rd17;
cvt.u32.u64	%r23, %rd4;
shr.u64 %rd19, %rd18, %r23;
cvt.u32.u64	%r24, %rd19;
mul.lo.s32 %r25, %r24, %r6;
sub.s32 %r26, %r22, %r25;
mul.lo.s32 %r27, %r26, %r3;
cvt.s64.s32 %rd20, %rd19;
mul.lo.s64 %rd21, %rd2, %rd20;
cvt.u32.u64	%r28, %rd5;
shr.u64 %rd22, %rd21, %r28;
cvt.u32.u64	%r29, %rd22;
mul.lo.s32 %r30, %r29, %r5;
sub.s32 %r31, %r24, %r30;
mad.lo.s32 %r32, %r31, %r2, %r27;
cvt.s64.s32 %rd23, %rd22;
mul.lo.s64 %rd24, %rd1, %rd23;
cvt.u32.u64	%r33, %rd6;
shr.u64 %rd25, %rd24, %r33;
cvt.u32.u64	%r34, %rd25;
mul.lo.s32 %r35, %r34, %r4;
sub.s32 %r36, %r29, %r35;
mad.lo.s32 %r37, %r36, %r1, %r32;
mul.wide.s32 %rd26, %r37, 8;
add.s64 %rd14, %rd10, %rd26;

	ld.global.nc.f64 %fd9, [%rd14];

	add.s64 %rd15, %rd12, %rd26;

	ld.global.nc.f64 %fd10, [%rd15];

	mul.f64 %fd12, %fd9, %fd10;
mul.wide.s32 %rd27, %r55, 8;
add.s64 %rd16, %rd11, %rd27;

	ld.global.nc.f64 %fd11, [%rd16];

	div.rn.f64 %fd13, %fd12, %fd11;
sub.f64 %fd29, %fd29, %fd13;
mov.u32 %r38, %ntid.x;
add.s32 %r11, %r38, %r10;
setp.lt.s32	%p4, %r11, %r14;
mov.u32 %r56, %r11;
@%p4 bra BB54_4;

BB54_5:
mov.u32 %r40, 1;
mov.u32 %r49, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd29; mov.b64 {lo, hi}, %fd29; shfl.down.b32 lo|p, lo, %r40, %r49; shfl.down.b32 hi|p, hi, %r40, %r49; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r42, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r42, %r49; shfl.down.b32 hi|p, hi, %r42, %r49; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r44, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r44, %r49; shfl.down.b32 hi|p, hi, %r44, %r49; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r46, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd20, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r46, %r49; shfl.down.b32 hi|p, hi, %r46, %r49; mov.b64 r0, {lo, hi}; @p add.f64 %fd20, %fd20, r0;}

	mov.u32 %r48, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd30, %fd20; mov.b64 {lo, hi}, %fd20; shfl.down.b32 lo|p, lo, %r48, %r49; shfl.down.b32 hi|p, hi, %r48, %r49; mov.b64 r0, {lo, hi}; @p add.f64 %fd30, %fd30, r0;}

	setp.ne.s32	%p5, %r39, 0;
@%p5 bra BB54_7;

shr.u32 %r51, %r21, 5;
mul.wide.u32 %rd28, %r51, 8;
mov.u64 %rd29, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd30, %rd29, %rd28;
st.shared.f64 [%rd30+8], %fd30;

BB54_7:
setp.eq.s32	%p1, %r21, 0;
bar.sync 0;
@!%p1 bra BB54_9;
bra.uni BB54_8;

BB54_8:
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f64 %fd25, %fd30, %fd24;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.f64 %fd27, %fd26, %fd25;
ld.shared.f64 %fd28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi3EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.f64 %fd30, %fd28, %fd27;

BB54_9:
setp.ne.s32	%p6, %r21, 0;
@%p6 bra BB54_11;

mul.wide.s32 %rd32, %r55, 8;
add.s64 %rd33, %rd31, %rd32;
st.global.f64 [%rd33], %fd30;

BB54_11:
bar.sync 0;
mov.u32 %r54, %nctaid.x;
add.s32 %r55, %r54, %r55;
setp.lt.s32	%p7, %r55, %r13;
@%p7 bra BB54_2;

BB54_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[16],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[96],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b16 %rs<33>;
.reg .b32 %r<66>;
.reg .f64 %fd<31>;
.reg .b64 %rd<40>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+88];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+80];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+72];
ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+56];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+48];
ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r64, %ctaid.x;
setp.ge.s32	%p2, %r64, %r15;
@%p2 bra BB55_12;

cvt.u64.u32	%rd5, %r24;
cvt.u64.u32	%rd6, %r22;
cvt.u64.u32	%rd7, %r20;
cvt.u64.u32	%rd8, %r18;

	mov.u32 %r48, %laneid;

	cvta.to.global.u64 %rd37, %rd16;

BB55_2:
mov.u32 %r25, %tid.x;
mov.f64 %fd29, 0d0000000000000000;
setp.ge.s32	%p3, %r25, %r16;
@%p3 bra BB55_5;

mov.f64 %fd29, 0d0000000000000000;
mov.u32 %r65, %r25;

BB55_4:
mov.u32 %r12, %r65;
mad.lo.s32 %r26, %r64, %r16, %r12;
cvt.s64.s32	%rd20, %r26;
mul.lo.s64 %rd21, %rd4, %rd20;
cvt.u32.u64	%r27, %rd5;
shr.u64 %rd22, %rd21, %r27;
cvt.u32.u64	%r28, %rd22;
mul.lo.s32 %r29, %r28, %r8;
sub.s32 %r30, %r26, %r29;
mul.lo.s32 %r31, %r30, %r4;
cvt.s64.s32 %rd23, %rd22;
mul.lo.s64 %rd24, %rd3, %rd23;
cvt.u32.u64	%r32, %rd6;
shr.u64 %rd25, %rd24, %r32;
cvt.u32.u64	%r33, %rd25;
mul.lo.s32 %r34, %r33, %r7;
sub.s32 %r35, %r28, %r34;
mad.lo.s32 %r36, %r35, %r3, %r31;
cvt.s64.s32 %rd26, %rd25;
mul.lo.s64 %rd27, %rd2, %rd26;
cvt.u32.u64	%r37, %rd7;
shr.u64 %rd28, %rd27, %r37;
cvt.u32.u64	%r38, %rd28;
mul.lo.s32 %r39, %r38, %r6;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r2, %r36;
cvt.s64.s32 %rd29, %rd28;
mul.lo.s64 %rd30, %rd1, %rd29;
cvt.u32.u64	%r42, %rd8;
shr.u64 %rd31, %rd30, %r42;
cvt.u32.u64	%r43, %rd31;
mul.lo.s32 %r44, %r43, %r5;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r1, %r41;
mul.wide.s32 %rd32, %r46, 8;
add.s64 %rd17, %rd13, %rd32;

	ld.global.nc.f64 %fd9, [%rd17];

	add.s64 %rd18, %rd15, %rd32;

	ld.global.nc.f64 %fd10, [%rd18];

	mul.f64 %fd12, %fd9, %fd10;
mul.wide.s32 %rd33, %r64, 8;
add.s64 %rd19, %rd14, %rd33;

	ld.global.nc.f64 %fd11, [%rd19];

	div.rn.f64 %fd13, %fd12, %fd11;
sub.f64 %fd29, %fd29, %fd13;
mov.u32 %r47, %ntid.x;
add.s32 %r13, %r47, %r12;
setp.lt.s32	%p4, %r13, %r16;
mov.u32 %r65, %r13;
@%p4 bra BB55_4;

BB55_5:
mov.u32 %r49, 1;
mov.u32 %r58, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd29; mov.b64 {lo, hi}, %fd29; shfl.down.b32 lo|p, lo, %r49, %r58; shfl.down.b32 hi|p, hi, %r49, %r58; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r51, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r51, %r58; shfl.down.b32 hi|p, hi, %r51, %r58; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r53, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r53, %r58; shfl.down.b32 hi|p, hi, %r53, %r58; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r55, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd20, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r55, %r58; shfl.down.b32 hi|p, hi, %r55, %r58; mov.b64 r0, {lo, hi}; @p add.f64 %fd20, %fd20, r0;}

	mov.u32 %r57, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd30, %fd20; mov.b64 {lo, hi}, %fd20; shfl.down.b32 lo|p, lo, %r57, %r58; shfl.down.b32 hi|p, hi, %r57, %r58; mov.b64 r0, {lo, hi}; @p add.f64 %fd30, %fd30, r0;}

	setp.ne.s32	%p5, %r48, 0;
@%p5 bra BB55_7;

shr.u32 %r60, %r25, 5;
mul.wide.u32 %rd34, %r60, 8;
mov.u64 %rd35, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd36, %rd35, %rd34;
st.shared.f64 [%rd36+8], %fd30;

BB55_7:
setp.eq.s32	%p1, %r25, 0;
bar.sync 0;
@!%p1 bra BB55_9;
bra.uni BB55_8;

BB55_8:
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f64 %fd25, %fd30, %fd24;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.f64 %fd27, %fd26, %fd25;
ld.shared.f64 %fd28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi4EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.f64 %fd30, %fd28, %fd27;

BB55_9:
setp.ne.s32	%p6, %r25, 0;
@%p6 bra BB55_11;

mul.wide.s32 %rd38, %r64, 8;
add.s64 %rd39, %rd37, %rd38;
st.global.f64 [%rd39], %fd30;

BB55_11:
bar.sync 0;
mov.u32 %r63, %nctaid.x;
add.s32 %r64, %r63, %r64;
setp.lt.s32	%p7, %r64, %r15;
@%p7 bra BB55_2;

BB55_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[20],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[120],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b16 %rs<41>;
.reg .b32 %r<75>;
.reg .f64 %fd<31>;
.reg .b64 %rd<46>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+112];
ld.param.u64 %rd5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+104];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+96];
ld.param.u32 %r26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+88];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+80];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+72];
ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+56];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+48];
ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+32];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+24];
ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3+8];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u32 %r73, %ctaid.x;
setp.ge.s32	%p2, %r73, %r17;
@%p2 bra BB56_12;

cvt.u64.u32	%rd6, %r28;
cvt.u64.u32	%rd7, %r26;
cvt.u64.u32	%rd8, %r24;
cvt.u64.u32	%rd9, %r22;
cvt.u64.u32	%rd10, %r20;

	mov.u32 %r57, %laneid;

	cvta.to.global.u64 %rd43, %rd19;

BB56_2:
mov.u32 %r29, %tid.x;
mov.f64 %fd29, 0d0000000000000000;
setp.ge.s32	%p3, %r29, %r18;
@%p3 bra BB56_5;

mov.f64 %fd29, 0d0000000000000000;
mov.u32 %r74, %r29;

BB56_4:
mov.u32 %r14, %r74;
mad.lo.s32 %r30, %r73, %r18, %r14;
cvt.s64.s32	%rd23, %r30;
mul.lo.s64 %rd24, %rd5, %rd23;
cvt.u32.u64	%r31, %rd6;
shr.u64 %rd25, %rd24, %r31;
cvt.u32.u64	%r32, %rd25;
mul.lo.s32 %r33, %r32, %r10;
sub.s32 %r34, %r30, %r33;
mul.lo.s32 %r35, %r34, %r5;
cvt.s64.s32 %rd26, %rd25;
mul.lo.s64 %rd27, %rd4, %rd26;
cvt.u32.u64	%r36, %rd7;
shr.u64 %rd28, %rd27, %r36;
cvt.u32.u64	%r37, %rd28;
mul.lo.s32 %r38, %r37, %r9;
sub.s32 %r39, %r32, %r38;
mad.lo.s32 %r40, %r39, %r4, %r35;
cvt.s64.s32 %rd29, %rd28;
mul.lo.s64 %rd30, %rd3, %rd29;
cvt.u32.u64	%r41, %rd8;
shr.u64 %rd31, %rd30, %r41;
cvt.u32.u64	%r42, %rd31;
mul.lo.s32 %r43, %r42, %r8;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r3, %r40;
cvt.s64.s32 %rd32, %rd31;
mul.lo.s64 %rd33, %rd2, %rd32;
cvt.u32.u64	%r46, %rd9;
shr.u64 %rd34, %rd33, %r46;
cvt.u32.u64	%r47, %rd34;
mul.lo.s32 %r48, %r47, %r7;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r2, %r45;
cvt.s64.s32 %rd35, %rd34;
mul.lo.s64 %rd36, %rd1, %rd35;
cvt.u32.u64	%r51, %rd10;
shr.u64 %rd37, %rd36, %r51;
cvt.u32.u64	%r52, %rd37;
mul.lo.s32 %r53, %r52, %r6;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r1, %r50;
mul.wide.s32 %rd38, %r55, 8;
add.s64 %rd20, %rd16, %rd38;

	ld.global.nc.f64 %fd9, [%rd20];

	add.s64 %rd21, %rd18, %rd38;

	ld.global.nc.f64 %fd10, [%rd21];

	mul.f64 %fd12, %fd9, %fd10;
mul.wide.s32 %rd39, %r73, 8;
add.s64 %rd22, %rd17, %rd39;

	ld.global.nc.f64 %fd11, [%rd22];

	div.rn.f64 %fd13, %fd12, %fd11;
sub.f64 %fd29, %fd29, %fd13;
mov.u32 %r56, %ntid.x;
add.s32 %r15, %r56, %r14;
setp.lt.s32	%p4, %r15, %r18;
mov.u32 %r74, %r15;
@%p4 bra BB56_4;

BB56_5:
mov.u32 %r58, 1;
mov.u32 %r67, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd29; mov.b64 {lo, hi}, %fd29; shfl.down.b32 lo|p, lo, %r58, %r67; shfl.down.b32 hi|p, hi, %r58, %r67; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r60, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r60, %r67; shfl.down.b32 hi|p, hi, %r60, %r67; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r62, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r62, %r67; shfl.down.b32 hi|p, hi, %r62, %r67; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r64, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd20, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r64, %r67; shfl.down.b32 hi|p, hi, %r64, %r67; mov.b64 r0, {lo, hi}; @p add.f64 %fd20, %fd20, r0;}

	mov.u32 %r66, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd30, %fd20; mov.b64 {lo, hi}, %fd20; shfl.down.b32 lo|p, lo, %r66, %r67; shfl.down.b32 hi|p, hi, %r66, %r67; mov.b64 r0, {lo, hi}; @p add.f64 %fd30, %fd30, r0;}

	setp.ne.s32	%p5, %r57, 0;
@%p5 bra BB56_7;

shr.u32 %r69, %r29, 5;
mul.wide.u32 %rd40, %r69, 8;
mov.u64 %rd41, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd42, %rd41, %rd40;
st.shared.f64 [%rd42+8], %fd30;

BB56_7:
setp.eq.s32	%p1, %r29, 0;
bar.sync 0;
@!%p1 bra BB56_9;
bra.uni BB56_8;

BB56_8:
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f64 %fd25, %fd30, %fd24;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.f64 %fd27, %fd26, %fd25;
ld.shared.f64 %fd28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi5EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.f64 %fd30, %fd28, %fd27;

BB56_9:
setp.ne.s32	%p6, %r29, 0;
@%p6 bra BB56_11;

mul.wide.s32 %rd44, %r73, 8;
add.s64 %rd45, %rd43, %rd44;
st.global.f64 [%rd45], %fd30;

BB56_11:
bar.sync 0;
mov.u32 %r72, %nctaid.x;
add.s32 %r73, %r72, %r73;
setp.lt.s32	%p7, %r73, %r17;
@%p7 bra BB56_2;

BB56_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[24],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[144],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b32 %r<75>;
.reg .f64 %fd<31>;
.reg .b64 %rd<48>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u32 %r7, [%rd1];
ld.param.u64 %rd2, [%rd1+8];
ld.param.u32 %r8, [%rd1+24];
ld.param.u64 %rd3, [%rd1+32];
ld.param.u32 %r9, [%rd1+48];
ld.param.u64 %rd4, [%rd1+56];
ld.param.u32 %r10, [%rd1+72];
ld.param.u64 %rd5, [%rd1+80];
ld.param.u64 %rd6, [%rd1+104];
ld.param.u64 %rd7, [%rd1+128];
mov.u32 %r73, %ctaid.x;
setp.ge.s32	%p2, %r73, %r19;
@%p2 bra BB57_12;

ld.param.u32 %rd8, [%rd1+136];
ld.param.u32 %rd9, [%rd1+112];
ld.param.u32 %rd10, [%rd1+88];
ld.param.u32 %rd11, [%rd1+64];
ld.param.u32 %rd12, [%rd1+40];
ld.param.u32 %rd13, [%rd1+16];

	mov.u32 %r54, %laneid;

	cvta.to.global.u64 %rd44, %rd17;

BB57_2:
mov.u32 %r21, %tid.x;
mov.f64 %fd29, 0d0000000000000000;
setp.ge.s32	%p3, %r21, %r20;
@%p3 bra BB57_5;

mov.f64 %fd29, 0d0000000000000000;
mov.u32 %r74, %r21;

BB57_4:
mov.u32 %r16, %r74;
mov.u64 %rd47, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u32 %r72, [%rd47+96];
ld.param.u32 %r71, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+20];
ld.param.u32 %r70, [%rd47+120];
mad.lo.s32 %r22, %r73, %r20, %r16;
cvt.s64.s32	%rd21, %r22;
mul.lo.s64 %rd22, %rd7, %rd21;
cvt.u32.u64	%r23, %rd8;
shr.u64 %rd23, %rd22, %r23;
cvt.u32.u64	%r24, %rd23;
mul.lo.s32 %r25, %r24, %r70;
sub.s32 %r26, %r22, %r25;
mul.lo.s32 %r27, %r26, %r71;
cvt.s64.s32 %rd24, %rd23;
mul.lo.s64 %rd25, %rd6, %rd24;
cvt.u32.u64	%r28, %rd9;
shr.u64 %rd26, %rd25, %r28;
cvt.u32.u64	%r29, %rd26;
mul.lo.s32 %r30, %r29, %r72;
sub.s32 %r31, %r24, %r30;
mad.lo.s32 %r32, %r31, %r5, %r27;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd5, %rd27;
cvt.u32.u64	%r33, %rd10;
shr.u64 %rd29, %rd28, %r33;
cvt.u32.u64	%r34, %rd29;
mul.lo.s32 %r35, %r34, %r10;
sub.s32 %r36, %r29, %r35;
mad.lo.s32 %r37, %r36, %r4, %r32;
cvt.s64.s32 %rd30, %rd29;
mul.lo.s64 %rd31, %rd4, %rd30;
cvt.u32.u64	%r38, %rd11;
shr.u64 %rd32, %rd31, %r38;
cvt.u32.u64	%r39, %rd32;
mul.lo.s32 %r40, %r39, %r9;
sub.s32 %r41, %r34, %r40;
mad.lo.s32 %r42, %r41, %r3, %r37;
cvt.s64.s32 %rd33, %rd32;
mul.lo.s64 %rd34, %rd3, %rd33;
cvt.u32.u64	%r43, %rd12;
shr.u64 %rd35, %rd34, %r43;
cvt.u32.u64	%r44, %rd35;
mul.lo.s32 %r45, %r44, %r8;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r2, %r42;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd2, %rd36;
cvt.u32.u64	%r48, %rd13;
shr.u64 %rd38, %rd37, %r48;
cvt.u32.u64	%r49, %rd38;
mul.lo.s32 %r50, %r49, %r7;
sub.s32 %r51, %r44, %r50;
mad.lo.s32 %r52, %r51, %r1, %r47;
mul.wide.s32 %rd39, %r52, 8;
add.s64 %rd18, %rd14, %rd39;

	ld.global.nc.f64 %fd9, [%rd18];

	add.s64 %rd19, %rd16, %rd39;

	ld.global.nc.f64 %fd10, [%rd19];

	mul.f64 %fd12, %fd9, %fd10;
mul.wide.s32 %rd40, %r73, 8;
add.s64 %rd20, %rd15, %rd40;

	ld.global.nc.f64 %fd11, [%rd20];

	div.rn.f64 %fd13, %fd12, %fd11;
sub.f64 %fd29, %fd29, %fd13;
mov.u32 %r53, %ntid.x;
add.s32 %r17, %r53, %r16;
setp.lt.s32	%p4, %r17, %r20;
mov.u32 %r74, %r17;
@%p4 bra BB57_4;

BB57_5:
mov.u32 %r55, 1;
mov.u32 %r64, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd29; mov.b64 {lo, hi}, %fd29; shfl.down.b32 lo|p, lo, %r55, %r64; shfl.down.b32 hi|p, hi, %r55, %r64; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r57, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r57, %r64; shfl.down.b32 hi|p, hi, %r57, %r64; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r59, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r59, %r64; shfl.down.b32 hi|p, hi, %r59, %r64; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r61, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd20, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r61, %r64; shfl.down.b32 hi|p, hi, %r61, %r64; mov.b64 r0, {lo, hi}; @p add.f64 %fd20, %fd20, r0;}

	mov.u32 %r63, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd30, %fd20; mov.b64 {lo, hi}, %fd20; shfl.down.b32 lo|p, lo, %r63, %r64; shfl.down.b32 hi|p, hi, %r63, %r64; mov.b64 r0, {lo, hi}; @p add.f64 %fd30, %fd30, r0;}

	setp.ne.s32	%p5, %r54, 0;
@%p5 bra BB57_7;

shr.u32 %r66, %r21, 5;
mul.wide.u32 %rd41, %r66, 8;
mov.u64 %rd42, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd43, %rd42, %rd41;
st.shared.f64 [%rd43+8], %fd30;

BB57_7:
setp.eq.s32	%p1, %r21, 0;
bar.sync 0;
@!%p1 bra BB57_9;
bra.uni BB57_8;

BB57_8:
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f64 %fd25, %fd30, %fd24;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.f64 %fd27, %fd26, %fd25;
ld.shared.f64 %fd28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi6EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.f64 %fd30, %fd28, %fd27;

BB57_9:
setp.ne.s32	%p6, %r21, 0;
@%p6 bra BB57_11;

mul.wide.s32 %rd45, %r73, 8;
add.s64 %rd46, %rd44, %rd45;
st.global.f64 [%rd46], %fd30;

BB57_11:
bar.sync 0;
mov.u32 %r69, %nctaid.x;
add.s32 %r73, %r69, %r73;
setp.lt.s32	%p7, %r73, %r19;
@%p7 bra BB57_2;

BB57_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[28],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[168],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b32 %r<90>;
.reg .f64 %fd<31>;
.reg .b64 %rd<53>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u64 %rd16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u64 %rd17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u32 %r8, [%rd1];
ld.param.u64 %rd2, [%rd1+8];
ld.param.u64 %rd3, [%rd1+32];
ld.param.u64 %rd4, [%rd1+56];
ld.param.u64 %rd5, [%rd1+80];
ld.param.u64 %rd6, [%rd1+104];
ld.param.u64 %rd7, [%rd1+128];
ld.param.u64 %rd8, [%rd1+152];
mov.u32 %r88, %ctaid.x;
setp.ge.s32	%p2, %r88, %r21;
@%p2 bra BB58_12;

ld.param.u32 %rd9, [%rd1+160];
ld.param.u32 %rd10, [%rd1+136];
ld.param.u32 %rd11, [%rd1+112];
ld.param.u32 %rd12, [%rd1+88];
ld.param.u32 %rd13, [%rd1+64];
ld.param.u32 %rd14, [%rd1+40];
ld.param.u32 %rd15, [%rd1+16];

	mov.u32 %r61, %laneid;

	cvta.to.global.u64 %rd49, %rd19;

BB58_2:
mov.u32 %r23, %tid.x;
mov.f64 %fd29, 0d0000000000000000;
setp.ge.s32	%p3, %r23, %r22;
@%p3 bra BB58_5;

mov.f64 %fd29, 0d0000000000000000;
mov.u32 %r89, %r23;

BB58_4:
mov.u32 %r18, %r89;
mov.u64 %rd52, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u32 %r87, [%rd52+24];
ld.param.u32 %r86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r85, [%rd52+48];
ld.param.u32 %r84, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r83, [%rd52+72];
ld.param.u32 %r82, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r81, [%rd52+96];
ld.param.u32 %r80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+20];
ld.param.u32 %r79, [%rd52+120];
ld.param.u32 %r78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+24];
ld.param.u32 %r77, [%rd52+144];
mad.lo.s32 %r24, %r88, %r22, %r18;
cvt.s64.s32	%rd23, %r24;
mul.lo.s64 %rd24, %rd8, %rd23;
cvt.u32.u64	%r25, %rd9;
shr.u64 %rd25, %rd24, %r25;
cvt.u32.u64	%r26, %rd25;
mul.lo.s32 %r27, %r26, %r77;
sub.s32 %r28, %r24, %r27;
mul.lo.s32 %r29, %r28, %r78;
cvt.s64.s32 %rd26, %rd25;
mul.lo.s64 %rd27, %rd7, %rd26;
cvt.u32.u64	%r30, %rd10;
shr.u64 %rd28, %rd27, %r30;
cvt.u32.u64	%r31, %rd28;
mul.lo.s32 %r32, %r31, %r79;
sub.s32 %r33, %r26, %r32;
mad.lo.s32 %r34, %r33, %r80, %r29;
cvt.s64.s32 %rd29, %rd28;
mul.lo.s64 %rd30, %rd6, %rd29;
cvt.u32.u64	%r35, %rd11;
shr.u64 %rd31, %rd30, %r35;
cvt.u32.u64	%r36, %rd31;
mul.lo.s32 %r37, %r36, %r81;
sub.s32 %r38, %r31, %r37;
mad.lo.s32 %r39, %r38, %r82, %r34;
cvt.s64.s32 %rd32, %rd31;
mul.lo.s64 %rd33, %rd5, %rd32;
cvt.u32.u64	%r40, %rd12;
shr.u64 %rd34, %rd33, %r40;
cvt.u32.u64	%r41, %rd34;
mul.lo.s32 %r42, %r41, %r83;
sub.s32 %r43, %r36, %r42;
mad.lo.s32 %r44, %r43, %r84, %r39;
cvt.s64.s32 %rd35, %rd34;
mul.lo.s64 %rd36, %rd4, %rd35;
cvt.u32.u64	%r45, %rd13;
shr.u64 %rd37, %rd36, %r45;
cvt.u32.u64	%r46, %rd37;
mul.lo.s32 %r47, %r46, %r85;
sub.s32 %r48, %r41, %r47;
mad.lo.s32 %r49, %r48, %r86, %r44;
cvt.s64.s32 %rd38, %rd37;
mul.lo.s64 %rd39, %rd3, %rd38;
cvt.u32.u64	%r50, %rd14;
shr.u64 %rd40, %rd39, %r50;
cvt.u32.u64	%r51, %rd40;
mul.lo.s32 %r52, %r51, %r87;
sub.s32 %r53, %r46, %r52;
mad.lo.s32 %r54, %r53, %r2, %r49;
cvt.s64.s32 %rd41, %rd40;
mul.lo.s64 %rd42, %rd2, %rd41;
cvt.u32.u64	%r55, %rd15;
shr.u64 %rd43, %rd42, %r55;
cvt.u32.u64	%r56, %rd43;
mul.lo.s32 %r57, %r56, %r8;
sub.s32 %r58, %r51, %r57;
mad.lo.s32 %r59, %r58, %r1, %r54;
mul.wide.s32 %rd44, %r59, 8;
add.s64 %rd20, %rd16, %rd44;

	ld.global.nc.f64 %fd9, [%rd20];

	add.s64 %rd21, %rd18, %rd44;

	ld.global.nc.f64 %fd10, [%rd21];

	mul.f64 %fd12, %fd9, %fd10;
mul.wide.s32 %rd45, %r88, 8;
add.s64 %rd22, %rd17, %rd45;

	ld.global.nc.f64 %fd11, [%rd22];

	div.rn.f64 %fd13, %fd12, %fd11;
sub.f64 %fd29, %fd29, %fd13;
mov.u32 %r60, %ntid.x;
add.s32 %r19, %r60, %r18;
setp.lt.s32	%p4, %r19, %r22;
mov.u32 %r89, %r19;
@%p4 bra BB58_4;

BB58_5:
mov.u32 %r62, 1;
mov.u32 %r71, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd29; mov.b64 {lo, hi}, %fd29; shfl.down.b32 lo|p, lo, %r62, %r71; shfl.down.b32 hi|p, hi, %r62, %r71; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r64, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r64, %r71; shfl.down.b32 hi|p, hi, %r64, %r71; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r66, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r66, %r71; shfl.down.b32 hi|p, hi, %r66, %r71; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r68, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd20, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r68, %r71; shfl.down.b32 hi|p, hi, %r68, %r71; mov.b64 r0, {lo, hi}; @p add.f64 %fd20, %fd20, r0;}

	mov.u32 %r70, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd30, %fd20; mov.b64 {lo, hi}, %fd20; shfl.down.b32 lo|p, lo, %r70, %r71; shfl.down.b32 hi|p, hi, %r70, %r71; mov.b64 r0, {lo, hi}; @p add.f64 %fd30, %fd30, r0;}

	setp.ne.s32	%p5, %r61, 0;
@%p5 bra BB58_7;

shr.u32 %r73, %r23, 5;
mul.wide.u32 %rd46, %r73, 8;
mov.u64 %rd47, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd48, %rd47, %rd46;
st.shared.f64 [%rd48+8], %fd30;

BB58_7:
setp.eq.s32	%p1, %r23, 0;
bar.sync 0;
@!%p1 bra BB58_9;
bra.uni BB58_8;

BB58_8:
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f64 %fd25, %fd30, %fd24;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.f64 %fd27, %fd26, %fd25;
ld.shared.f64 %fd28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi7EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.f64 %fd30, %fd28, %fd27;

BB58_9:
setp.ne.s32	%p6, %r23, 0;
@%p6 bra BB58_11;

mul.wide.s32 %rd50, %r88, 8;
add.s64 %rd51, %rd49, %rd50;
st.global.f64 [%rd51], %fd30;

BB58_11:
bar.sync 0;
mov.u32 %r76, %nctaid.x;
add.s32 %r88, %r76, %r88;
setp.lt.s32	%p7, %r88, %r21;
@%p7 bra BB58_2;

BB58_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1,
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2[32],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3[192],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7
)
{
.reg .pred %p<8>;
.reg .b32 %r<102>;
.reg .f64 %fd<31>;
.reg .b64 %rd<60>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage[48];

ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_0];
ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_1];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_5];
ld.param.u64 %rd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_7];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u64 %rd2, [%rd1+8];
ld.param.u64 %rd3, [%rd1+32];
ld.param.u64 %rd4, [%rd1+56];
ld.param.u64 %rd5, [%rd1+80];
ld.param.u64 %rd6, [%rd1+104];
ld.param.u64 %rd7, [%rd1+128];
ld.param.u64 %rd8, [%rd1+152];
ld.param.u64 %rd9, [%rd1+176];
mov.u32 %r100, %ctaid.x;
setp.ge.s32	%p2, %r100, %r23;
@%p2 bra BB59_12;

ld.param.u32 %rd10, [%rd1+184];
ld.param.u32 %rd11, [%rd1+160];
ld.param.u32 %rd12, [%rd1+136];
ld.param.u32 %rd13, [%rd1+112];
ld.param.u32 %rd14, [%rd1+88];
ld.param.u32 %rd15, [%rd1+64];
ld.param.u32 %rd16, [%rd1+40];
ld.param.u32 %rd17, [%rd1+16];

	mov.u32 %r68, %laneid;

	cvta.to.global.u64 %rd54, %rd21;

BB59_2:
mov.u32 %r25, %tid.x;
mov.f64 %fd29, 0d0000000000000000;
setp.ge.s32	%p3, %r25, %r24;
@%p3 bra BB59_5;

mov.f64 %fd29, 0d0000000000000000;
mov.u32 %r101, %r25;

BB59_4:
mov.u32 %r20, %r101;
mov.u64 %rd59, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_3;
ld.param.u64 %rd58, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_6];
ld.param.u64 %rd57, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_4];
ld.param.u32 %r99, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2];
ld.param.u32 %r98, [%rd59];
ld.param.u32 %r97, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+4];
ld.param.u32 %r96, [%rd59+24];
ld.param.u32 %r95, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+8];
ld.param.u32 %r94, [%rd59+48];
ld.param.u32 %r93, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+12];
ld.param.u32 %r92, [%rd59+72];
ld.param.u32 %r91, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+16];
ld.param.u32 %r90, [%rd59+96];
ld.param.u32 %r89, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+20];
ld.param.u32 %r88, [%rd59+120];
ld.param.u32 %r87, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+24];
ld.param.u32 %r86, [%rd59+144];
ld.param.u32 %r85, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7__param_2+28];
ld.param.u32 %r84, [%rd59+168];
mad.lo.s32 %r26, %r100, %r24, %r20;
cvt.s64.s32	%rd25, %r26;
mul.lo.s64 %rd26, %rd9, %rd25;
cvt.u32.u64	%r27, %rd10;
shr.u64 %rd27, %rd26, %r27;
cvt.u32.u64	%r28, %rd27;
mul.lo.s32 %r29, %r28, %r84;
sub.s32 %r30, %r26, %r29;
mul.lo.s32 %r31, %r30, %r85;
cvt.s64.s32 %rd28, %rd27;
mul.lo.s64 %rd29, %rd8, %rd28;
cvt.u32.u64	%r32, %rd11;
shr.u64 %rd30, %rd29, %r32;
cvt.u32.u64	%r33, %rd30;
mul.lo.s32 %r34, %r33, %r86;
sub.s32 %r35, %r28, %r34;
mad.lo.s32 %r36, %r35, %r87, %r31;
cvt.s64.s32 %rd31, %rd30;
mul.lo.s64 %rd32, %rd7, %rd31;
cvt.u32.u64	%r37, %rd12;
shr.u64 %rd33, %rd32, %r37;
cvt.u32.u64	%r38, %rd33;
mul.lo.s32 %r39, %r38, %r88;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r89, %r36;
cvt.s64.s32 %rd34, %rd33;
mul.lo.s64 %rd35, %rd6, %rd34;
cvt.u32.u64	%r42, %rd13;
shr.u64 %rd36, %rd35, %r42;
cvt.u32.u64	%r43, %rd36;
mul.lo.s32 %r44, %r43, %r90;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r91, %r41;
cvt.s64.s32 %rd37, %rd36;
mul.lo.s64 %rd38, %rd5, %rd37;
cvt.u32.u64	%r47, %rd14;
shr.u64 %rd39, %rd38, %r47;
cvt.u32.u64	%r48, %rd39;
mul.lo.s32 %r49, %r48, %r92;
sub.s32 %r50, %r43, %r49;
mad.lo.s32 %r51, %r50, %r93, %r46;
cvt.s64.s32 %rd40, %rd39;
mul.lo.s64 %rd41, %rd4, %rd40;
cvt.u32.u64	%r52, %rd15;
shr.u64 %rd42, %rd41, %r52;
cvt.u32.u64	%r53, %rd42;
mul.lo.s32 %r54, %r53, %r94;
sub.s32 %r55, %r48, %r54;
mad.lo.s32 %r56, %r55, %r95, %r51;
cvt.s64.s32 %rd43, %rd42;
mul.lo.s64 %rd44, %rd3, %rd43;
cvt.u32.u64	%r57, %rd16;
shr.u64 %rd45, %rd44, %r57;
cvt.u32.u64	%r58, %rd45;
mul.lo.s32 %r59, %r58, %r96;
sub.s32 %r60, %r53, %r59;
mad.lo.s32 %r61, %r60, %r97, %r56;
cvt.s64.s32 %rd46, %rd45;
mul.lo.s64 %rd47, %rd2, %rd46;
cvt.u32.u64	%r62, %rd17;
shr.u64 %rd48, %rd47, %r62;
cvt.u32.u64	%r63, %rd48;
mul.lo.s32 %r64, %r63, %r98;
sub.s32 %r65, %r58, %r64;
mad.lo.s32 %r66, %r65, %r99, %r61;
mul.wide.s32 %rd49, %r66, 8;
add.s64 %rd22, %rd57, %rd49;

	ld.global.nc.f64 %fd9, [%rd22];

	add.s64 %rd23, %rd58, %rd49;

	ld.global.nc.f64 %fd10, [%rd23];

	mul.f64 %fd12, %fd9, %fd10;
mul.wide.s32 %rd50, %r100, 8;
add.s64 %rd24, %rd19, %rd50;

	ld.global.nc.f64 %fd11, [%rd24];

	div.rn.f64 %fd13, %fd12, %fd11;
sub.f64 %fd29, %fd29, %fd13;
mov.u32 %r67, %ntid.x;
add.s32 %r21, %r67, %r20;
setp.lt.s32	%p4, %r21, %r24;
mov.u32 %r101, %r21;
@%p4 bra BB59_4;

BB59_5:
mov.u32 %r69, 1;
mov.u32 %r78, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd29; mov.b64 {lo, hi}, %fd29; shfl.down.b32 lo|p, lo, %r69, %r78; shfl.down.b32 hi|p, hi, %r69, %r78; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r71, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r71, %r78; shfl.down.b32 hi|p, hi, %r71, %r78; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r73, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r73, %r78; shfl.down.b32 hi|p, hi, %r73, %r78; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r75, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd20, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r75, %r78; shfl.down.b32 hi|p, hi, %r75, %r78; mov.b64 r0, {lo, hi}; @p add.f64 %fd20, %fd20, r0;}

	mov.u32 %r77, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd30, %fd20; mov.b64 {lo, hi}, %fd20; shfl.down.b32 lo|p, lo, %r77, %r78; shfl.down.b32 hi|p, hi, %r77, %r78; mov.b64 r0, {lo, hi}; @p add.f64 %fd30, %fd30, r0;}

	setp.ne.s32	%p5, %r68, 0;
@%p5 bra BB59_7;

shr.u32 %r80, %r25, 5;
mul.wide.u32 %rd51, %r80, 8;
mov.u64 %rd52, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage;
add.s64 %rd53, %rd52, %rd51;
st.shared.f64 [%rd53+8], %fd30;

BB59_7:
setp.eq.s32	%p1, %r25, 0;
bar.sync 0;
@!%p1 bra BB59_9;
bra.uni BB59_8;

BB59_8:
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+16];
add.f64 %fd25, %fd30, %fd24;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+24];
add.f64 %fd27, %fd26, %fd25;
ld.shared.f64 %fd28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivBGradientCUDAKernelIdddLi8EEEviiNS_11SimpleArrayIiXT2_EEENS2_INS_12FixedDivisorIiEEXT2_EEEPKT_PKT0_PKT1_PS7_$__cuda_local_var_270988_68_non_const_temp_storage+32];
add.f64 %fd30, %fd28, %fd27;

BB59_9:
setp.ne.s32	%p6, %r25, 0;
@%p6 bra BB59_11;

mul.wide.s32 %rd55, %r100, 8;
add.s64 %rd56, %rd54, %rd55;
st.global.f64 [%rd56], %fd30;

BB59_11:
bar.sync 0;
mov.u32 %r83, %nctaid.x;
add.s32 %r100, %r83, %r100;
setp.lt.s32	%p7, %r100, %r23;
@%p7 bra BB59_2;

BB59_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[4],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[4],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[24],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .b32 %r<49>;
.reg .f64 %fd<29>;
.reg .b64 %rd<26>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r47, %ctaid.x;
setp.ge.s32	%p2, %r47, %r12;
@%p2 bra BB60_12;

cvt.u64.u32	%rd3, %r17;
cvt.u64.u32	%rd4, %r15;

	mov.u32 %r31, %laneid;

	cvta.to.global.u64 %rd23, %rd9;

BB60_2:
mov.u32 %r18, %tid.x;
mov.f64 %fd27, 0d0000000000000000;
setp.ge.s32	%p3, %r18, %r13;
@%p3 bra BB60_5;

mul.lo.s32 %r7, %r47, %r13;
mov.f64 %fd27, 0d0000000000000000;
mov.u32 %r48, %r18;

BB60_4:
mov.u32 %r9, %r48;
add.s32 %r19, %r9, %r7;
cvt.s64.s32	%rd12, %r19;
mul.lo.s64 %rd13, %rd2, %rd12;
cvt.u32.u64	%r20, %rd3;
shr.u64 %rd14, %rd13, %r20;
cvt.u32.u64	%r21, %rd14;
mul.lo.s32 %r22, %r21, %r4;
sub.s32 %r23, %r19, %r22;
mul.lo.s32 %r24, %r23, %r2;
cvt.s64.s32	%rd15, %r24;
mul.lo.s64 %rd16, %rd1, %rd15;
cvt.u32.u64	%r25, %rd4;
shr.u64 %rd17, %rd16, %r25;
cvt.u32.u64	%r26, %rd17;
mul.lo.s32 %r27, %r26, %r1;
sub.s32 %r28, %r24, %r27;
mul.lo.s32 %r29, %r28, %r3;
mul.wide.s32 %rd18, %r24, 8;
add.s64 %rd10, %rd7, %rd18;

	ld.global.nc.f64 %fd9, [%rd10];

	mul.wide.s32 %rd19, %r29, 8;
add.s64 %rd11, %rd8, %rd19;

	ld.global.nc.f64 %fd10, [%rd11];

	div.rn.f64 %fd11, %fd9, %fd10;
add.f64 %fd27, %fd27, %fd11;
mov.u32 %r30, %ntid.x;
add.s32 %r10, %r30, %r9;
setp.lt.s32	%p4, %r10, %r13;
mov.u32 %r48, %r10;
@%p4 bra BB60_4;

BB60_5:
mov.u32 %r32, 1;
mov.u32 %r41, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd12, %fd27; mov.b64 {lo, hi}, %fd27; shfl.down.b32 lo|p, lo, %r32, %r41; shfl.down.b32 hi|p, hi, %r32, %r41; mov.b64 r0, {lo, hi}; @p add.f64 %fd12, %fd12, r0;}

	mov.u32 %r34, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd12; mov.b64 {lo, hi}, %fd12; shfl.down.b32 lo|p, lo, %r34, %r41; shfl.down.b32 hi|p, hi, %r34, %r41; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r36, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r36, %r41; shfl.down.b32 hi|p, hi, %r36, %r41; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r38, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r38, %r41; shfl.down.b32 hi|p, hi, %r38, %r41; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r40, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd28, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r40, %r41; shfl.down.b32 hi|p, hi, %r40, %r41; mov.b64 r0, {lo, hi}; @p add.f64 %fd28, %fd28, r0;}

	setp.ne.s32	%p5, %r31, 0;
@%p5 bra BB60_7;

shr.u32 %r43, %r18, 5;
mul.wide.u32 %rd20, %r43, 8;
mov.u64 %rd21, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd22, %rd21, %rd20;
st.shared.f64 [%rd22+8], %fd28;

BB60_7:
setp.eq.s32	%p1, %r18, 0;
bar.sync 0;
@!%p1 bra BB60_9;
bra.uni BB60_8;

BB60_8:
ld.shared.f64 %fd22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd23, %fd28, %fd22;
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd25, %fd24, %fd23;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd28, %fd26, %fd25;

BB60_9:
setp.ne.s32	%p6, %r18, 0;
@%p6 bra BB60_11;

mul.wide.s32 %rd24, %r47, 8;
add.s64 %rd25, %rd23, %rd24;
st.global.f64 [%rd25], %fd28;

BB60_11:
bar.sync 0;
mov.u32 %r46, %nctaid.x;
add.s32 %r47, %r46, %r47;
setp.lt.s32	%p7, %r47, %r12;
@%p7 bra BB60_2;

BB60_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[48],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[8],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[8],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[48],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<33>;
.reg .b32 %r<67>;
.reg .f64 %fd<29>;
.reg .b64 %rd<38>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r65, %ctaid.x;
setp.ge.s32	%p2, %r65, %r16;
@%p2 bra BB61_12;

cvt.u64.u32	%rd5, %r25;
cvt.u64.u32	%rd6, %r23;
cvt.u64.u32	%rd7, %r21;
cvt.u64.u32	%rd8, %r19;

	mov.u32 %r49, %laneid;

	cvta.to.global.u64 %rd35, %rd15;

BB61_2:
mov.u32 %r26, %tid.x;
mov.f64 %fd27, 0d0000000000000000;
setp.ge.s32	%p3, %r26, %r17;
@%p3 bra BB61_5;

mul.lo.s32 %r11, %r65, %r17;
mov.f64 %fd27, 0d0000000000000000;
mov.u32 %r66, %r26;

BB61_4:
mov.u32 %r13, %r66;
add.s32 %r27, %r13, %r11;
cvt.s64.s32	%rd18, %r27;
mul.lo.s64 %rd19, %rd4, %rd18;
cvt.u32.u64	%r28, %rd5;
shr.u64 %rd20, %rd19, %r28;
cvt.u32.u64	%r29, %rd20;
mul.lo.s32 %r30, %r29, %r8;
sub.s32 %r31, %r27, %r30;
mul.lo.s32 %r32, %r31, %r4;
cvt.s64.s32 %rd21, %rd20;
mul.lo.s64 %rd22, %rd3, %rd21;
cvt.u32.u64	%r33, %rd6;
shr.u64 %rd23, %rd22, %r33;
cvt.u32.u64	%r34, %rd23;
mul.lo.s32 %r35, %r34, %r7;
sub.s32 %r36, %r29, %r35;
mad.lo.s32 %r37, %r36, %r3, %r32;
cvt.s64.s32	%rd24, %r37;
mul.lo.s64 %rd25, %rd2, %rd24;
cvt.u32.u64	%r38, %rd7;
shr.u64 %rd26, %rd25, %r38;
cvt.u32.u64	%r39, %rd26;
mul.lo.s32 %r40, %r39, %r2;
sub.s32 %r41, %r37, %r40;
mul.lo.s32 %r42, %r41, %r6;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd1, %rd27;
cvt.u32.u64	%r43, %rd8;
shr.u64 %rd29, %rd28, %r43;
cvt.u32.u64	%r44, %rd29;
mul.lo.s32 %r45, %r44, %r1;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r5, %r42;
mul.wide.s32 %rd30, %r37, 8;
add.s64 %rd16, %rd13, %rd30;

	ld.global.nc.f64 %fd9, [%rd16];

	mul.wide.s32 %rd31, %r47, 8;
add.s64 %rd17, %rd14, %rd31;

	ld.global.nc.f64 %fd10, [%rd17];

	div.rn.f64 %fd11, %fd9, %fd10;
add.f64 %fd27, %fd27, %fd11;
mov.u32 %r48, %ntid.x;
add.s32 %r14, %r48, %r13;
setp.lt.s32	%p4, %r14, %r17;
mov.u32 %r66, %r14;
@%p4 bra BB61_4;

BB61_5:
mov.u32 %r50, 1;
mov.u32 %r59, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd12, %fd27; mov.b64 {lo, hi}, %fd27; shfl.down.b32 lo|p, lo, %r50, %r59; shfl.down.b32 hi|p, hi, %r50, %r59; mov.b64 r0, {lo, hi}; @p add.f64 %fd12, %fd12, r0;}

	mov.u32 %r52, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd12; mov.b64 {lo, hi}, %fd12; shfl.down.b32 lo|p, lo, %r52, %r59; shfl.down.b32 hi|p, hi, %r52, %r59; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r54, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r54, %r59; shfl.down.b32 hi|p, hi, %r54, %r59; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r56, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r56, %r59; shfl.down.b32 hi|p, hi, %r56, %r59; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r58, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd28, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r58, %r59; shfl.down.b32 hi|p, hi, %r58, %r59; mov.b64 r0, {lo, hi}; @p add.f64 %fd28, %fd28, r0;}

	setp.ne.s32	%p5, %r49, 0;
@%p5 bra BB61_7;

shr.u32 %r61, %r26, 5;
mul.wide.u32 %rd32, %r61, 8;
mov.u64 %rd33, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd34, %rd33, %rd32;
st.shared.f64 [%rd34+8], %fd28;

BB61_7:
setp.eq.s32	%p1, %r26, 0;
bar.sync 0;
@!%p1 bra BB61_9;
bra.uni BB61_8;

BB61_8:
ld.shared.f64 %fd22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd23, %fd28, %fd22;
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd25, %fd24, %fd23;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd28, %fd26, %fd25;

BB61_9:
setp.ne.s32	%p6, %r26, 0;
@%p6 bra BB61_11;

mul.wide.s32 %rd36, %r65, 8;
add.s64 %rd37, %rd35, %rd36;
st.global.f64 [%rd37], %fd28;

BB61_11:
bar.sync 0;
mov.u32 %r64, %nctaid.x;
add.s32 %r65, %r64, %r65;
setp.lt.s32	%p7, %r65, %r16;
@%p7 bra BB61_2;

BB61_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[72],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[12],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[12],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[72],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<49>;
.reg .b32 %r<85>;
.reg .f64 %fd<29>;
.reg .b64 %rd<50>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u64 %rd6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u64 %rd5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r83, %ctaid.x;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB62_12;

cvt.u64.u32	%rd7, %r33;
cvt.u64.u32	%rd8, %r31;
cvt.u64.u32	%rd9, %r29;
cvt.u64.u32	%rd10, %r27;
cvt.u64.u32	%rd11, %r25;
cvt.u64.u32	%rd12, %r23;

	mov.u32 %r67, %laneid;

	cvta.to.global.u64 %rd47, %rd21;

BB62_2:
mov.u32 %r34, %tid.x;
mov.f64 %fd27, 0d0000000000000000;
setp.ge.s32	%p3, %r34, %r21;
@%p3 bra BB62_5;

mul.lo.s32 %r15, %r83, %r21;
mov.f64 %fd27, 0d0000000000000000;
mov.u32 %r84, %r34;

BB62_4:
mov.u32 %r17, %r84;
add.s32 %r35, %r17, %r15;
cvt.s64.s32	%rd24, %r35;
mul.lo.s64 %rd25, %rd6, %rd24;
cvt.u32.u64	%r36, %rd7;
shr.u64 %rd26, %rd25, %r36;
cvt.u32.u64	%r37, %rd26;
mul.lo.s32 %r38, %r37, %r12;
sub.s32 %r39, %r35, %r38;
mul.lo.s32 %r40, %r39, %r6;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd5, %rd27;
cvt.u32.u64	%r41, %rd8;
shr.u64 %rd29, %rd28, %r41;
cvt.u32.u64	%r42, %rd29;
mul.lo.s32 %r43, %r42, %r11;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r5, %r40;
cvt.s64.s32 %rd30, %rd29;
mul.lo.s64 %rd31, %rd4, %rd30;
cvt.u32.u64	%r46, %rd9;
shr.u64 %rd32, %rd31, %r46;
cvt.u32.u64	%r47, %rd32;
mul.lo.s32 %r48, %r47, %r10;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r4, %r45;
cvt.s64.s32	%rd33, %r50;
mul.lo.s64 %rd34, %rd3, %rd33;
cvt.u32.u64	%r51, %rd10;
shr.u64 %rd35, %rd34, %r51;
cvt.u32.u64	%r52, %rd35;
mul.lo.s32 %r53, %r52, %r3;
sub.s32 %r54, %r50, %r53;
mul.lo.s32 %r55, %r54, %r9;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd2, %rd36;
cvt.u32.u64	%r56, %rd11;
shr.u64 %rd38, %rd37, %r56;
cvt.u32.u64	%r57, %rd38;
mul.lo.s32 %r58, %r57, %r2;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r8, %r55;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd1, %rd39;
cvt.u32.u64	%r61, %rd12;
shr.u64 %rd41, %rd40, %r61;
cvt.u32.u64	%r62, %rd41;
mul.lo.s32 %r63, %r62, %r1;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r7, %r60;
mul.wide.s32 %rd42, %r50, 8;
add.s64 %rd22, %rd19, %rd42;

	ld.global.nc.f64 %fd9, [%rd22];

	mul.wide.s32 %rd43, %r65, 8;
add.s64 %rd23, %rd20, %rd43;

	ld.global.nc.f64 %fd10, [%rd23];

	div.rn.f64 %fd11, %fd9, %fd10;
add.f64 %fd27, %fd27, %fd11;
mov.u32 %r66, %ntid.x;
add.s32 %r18, %r66, %r17;
setp.lt.s32	%p4, %r18, %r21;
mov.u32 %r84, %r18;
@%p4 bra BB62_4;

BB62_5:
mov.u32 %r68, 1;
mov.u32 %r77, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd12, %fd27; mov.b64 {lo, hi}, %fd27; shfl.down.b32 lo|p, lo, %r68, %r77; shfl.down.b32 hi|p, hi, %r68, %r77; mov.b64 r0, {lo, hi}; @p add.f64 %fd12, %fd12, r0;}

	mov.u32 %r70, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd12; mov.b64 {lo, hi}, %fd12; shfl.down.b32 lo|p, lo, %r70, %r77; shfl.down.b32 hi|p, hi, %r70, %r77; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r72, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r72, %r77; shfl.down.b32 hi|p, hi, %r72, %r77; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r74, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r74, %r77; shfl.down.b32 hi|p, hi, %r74, %r77; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r76, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd28, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r76, %r77; shfl.down.b32 hi|p, hi, %r76, %r77; mov.b64 r0, {lo, hi}; @p add.f64 %fd28, %fd28, r0;}

	setp.ne.s32	%p5, %r67, 0;
@%p5 bra BB62_7;

shr.u32 %r79, %r34, 5;
mul.wide.u32 %rd44, %r79, 8;
mov.u64 %rd45, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd46, %rd45, %rd44;
st.shared.f64 [%rd46+8], %fd28;

BB62_7:
setp.eq.s32	%p1, %r34, 0;
bar.sync 0;
@!%p1 bra BB62_9;
bra.uni BB62_8;

BB62_8:
ld.shared.f64 %fd22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd23, %fd28, %fd22;
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd25, %fd24, %fd23;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd28, %fd26, %fd25;

BB62_9:
setp.ne.s32	%p6, %r34, 0;
@%p6 bra BB62_11;

mul.wide.s32 %rd48, %r83, 8;
add.s64 %rd49, %rd47, %rd48;
st.global.f64 [%rd49], %fd28;

BB62_11:
bar.sync 0;
mov.u32 %r82, %nctaid.x;
add.s32 %r83, %r82, %r83;
setp.lt.s32	%p7, %r83, %r20;
@%p7 bra BB62_2;

BB62_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[96],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[16],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[16],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[96],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<65>;
.reg .b32 %r<110>;
.reg .f64 %fd<29>;
.reg .b64 %rd<66>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r108, %ctaid.x;
setp.ge.s32	%p2, %r108, %r24;
@%p2 bra BB63_12;

cvt.u64.u32	%rd9, %r41;
cvt.u64.u32	%rd10, %r39;
cvt.u64.u32	%rd11, %r37;
cvt.u64.u32	%rd12, %r35;
cvt.u64.u32	%rd13, %r33;
cvt.u64.u32	%rd14, %r31;
cvt.u64.u32	%rd15, %r29;
cvt.u64.u32	%rd16, %r27;

	mov.u32 %r85, %laneid;

	cvta.to.global.u64 %rd59, %rd27;

BB63_2:
mov.u32 %r42, %tid.x;
mov.f64 %fd27, 0d0000000000000000;
setp.ge.s32	%p3, %r42, %r25;
@%p3 bra BB63_5;

mov.f64 %fd27, 0d0000000000000000;
mov.u32 %r109, %r42;

BB63_4:
mov.u32 %r21, %r109;
ld.param.u64 %rd65, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r107, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r106, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd64, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r105, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r104, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd63, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r103, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r102, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd62, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
mul.lo.s32 %r101, %r108, %r25;
add.s32 %r43, %r21, %r101;
cvt.s64.s32	%rd30, %r43;
mul.lo.s64 %rd31, %rd62, %rd30;
cvt.u32.u64	%r44, %rd9;
shr.u64 %rd32, %rd31, %r44;
cvt.u32.u64	%r45, %rd32;
mul.lo.s32 %r46, %r45, %r102;
sub.s32 %r47, %r43, %r46;
mul.lo.s32 %r48, %r47, %r103;
cvt.s64.s32 %rd33, %rd32;
mul.lo.s64 %rd34, %rd63, %rd33;
cvt.u32.u64	%r49, %rd10;
shr.u64 %rd35, %rd34, %r49;
cvt.u32.u64	%r50, %rd35;
mul.lo.s32 %r51, %r50, %r104;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r105, %r48;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd64, %rd36;
cvt.u32.u64	%r54, %rd11;
shr.u64 %rd38, %rd37, %r54;
cvt.u32.u64	%r55, %rd38;
mul.lo.s32 %r56, %r55, %r106;
sub.s32 %r57, %r50, %r56;
mad.lo.s32 %r58, %r57, %r107, %r53;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd65, %rd39;
cvt.u32.u64	%r59, %rd12;
shr.u64 %rd41, %rd40, %r59;
cvt.u32.u64	%r60, %rd41;
mul.lo.s32 %r61, %r60, %r13;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r5, %r58;
cvt.s64.s32	%rd42, %r63;
mul.lo.s64 %rd43, %rd4, %rd42;
cvt.u32.u64	%r64, %rd13;
shr.u64 %rd44, %rd43, %r64;
cvt.u32.u64	%r65, %rd44;
mul.lo.s32 %r66, %r65, %r4;
sub.s32 %r67, %r63, %r66;
mul.lo.s32 %r68, %r67, %r12;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd3, %rd45;
cvt.u32.u64	%r69, %rd14;
shr.u64 %rd47, %rd46, %r69;
cvt.u32.u64	%r70, %rd47;
mul.lo.s32 %r71, %r70, %r3;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r11, %r68;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd2, %rd48;
cvt.u32.u64	%r74, %rd15;
shr.u64 %rd50, %rd49, %r74;
cvt.u32.u64	%r75, %rd50;
mul.lo.s32 %r76, %r75, %r2;
sub.s32 %r77, %r70, %r76;
mad.lo.s32 %r78, %r77, %r10, %r73;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd1, %rd51;
cvt.u32.u64	%r79, %rd16;
shr.u64 %rd53, %rd52, %r79;
cvt.u32.u64	%r80, %rd53;
mul.lo.s32 %r81, %r80, %r1;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r9, %r78;
mul.wide.s32 %rd54, %r63, 8;
add.s64 %rd28, %rd25, %rd54;

	ld.global.nc.f64 %fd9, [%rd28];

	mul.wide.s32 %rd55, %r83, 8;
add.s64 %rd29, %rd26, %rd55;

	ld.global.nc.f64 %fd10, [%rd29];

	div.rn.f64 %fd11, %fd9, %fd10;
add.f64 %fd27, %fd27, %fd11;
mov.u32 %r84, %ntid.x;
add.s32 %r22, %r84, %r21;
setp.lt.s32	%p4, %r22, %r25;
mov.u32 %r109, %r22;
@%p4 bra BB63_4;

BB63_5:
mov.u32 %r86, 1;
mov.u32 %r95, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd12, %fd27; mov.b64 {lo, hi}, %fd27; shfl.down.b32 lo|p, lo, %r86, %r95; shfl.down.b32 hi|p, hi, %r86, %r95; mov.b64 r0, {lo, hi}; @p add.f64 %fd12, %fd12, r0;}

	mov.u32 %r88, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd12; mov.b64 {lo, hi}, %fd12; shfl.down.b32 lo|p, lo, %r88, %r95; shfl.down.b32 hi|p, hi, %r88, %r95; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r90, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r90, %r95; shfl.down.b32 hi|p, hi, %r90, %r95; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r92, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r92, %r95; shfl.down.b32 hi|p, hi, %r92, %r95; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r94, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd28, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r94, %r95; shfl.down.b32 hi|p, hi, %r94, %r95; mov.b64 r0, {lo, hi}; @p add.f64 %fd28, %fd28, r0;}

	setp.ne.s32	%p5, %r85, 0;
@%p5 bra BB63_7;

shr.u32 %r97, %r42, 5;
mul.wide.u32 %rd56, %r97, 8;
mov.u64 %rd57, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd58, %rd57, %rd56;
st.shared.f64 [%rd58+8], %fd28;

BB63_7:
setp.eq.s32	%p1, %r42, 0;
bar.sync 0;
@!%p1 bra BB63_9;
bra.uni BB63_8;

BB63_8:
ld.shared.f64 %fd22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd23, %fd28, %fd22;
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd25, %fd24, %fd23;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd28, %fd26, %fd25;

BB63_9:
setp.ne.s32	%p6, %r42, 0;
@%p6 bra BB63_11;

mul.wide.s32 %rd60, %r108, 8;
add.s64 %rd61, %rd59, %rd60;
st.global.f64 [%rd61], %fd28;

BB63_11:
bar.sync 0;
mov.u32 %r100, %nctaid.x;
add.s32 %r108, %r100, %r108;
setp.lt.s32	%p7, %r108, %r24;
@%p7 bra BB63_2;

BB63_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[120],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[20],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[20],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[120],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<81>;
.reg .b32 %r<136>;
.reg .f64 %fd<29>;
.reg .b64 %rd<82>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+112];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r49, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+112];
ld.param.u32 %r47, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r45, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r134, %ctaid.x;
setp.ge.s32	%p2, %r134, %r28;
@%p2 bra BB64_12;

cvt.u64.u32	%rd11, %r49;
cvt.u64.u32	%rd12, %r47;
cvt.u64.u32	%rd13, %r45;
cvt.u64.u32	%rd14, %r43;
cvt.u64.u32	%rd15, %r41;
cvt.u64.u32	%rd16, %r39;
cvt.u64.u32	%rd17, %r37;
cvt.u64.u32	%rd18, %r35;
cvt.u64.u32	%rd19, %r33;
cvt.u64.u32	%rd20, %r31;

	mov.u32 %r103, %laneid;

	cvta.to.global.u64 %rd71, %rd33;

BB64_2:
mov.u32 %r50, %tid.x;
mov.f64 %fd27, 0d0000000000000000;
setp.ge.s32	%p3, %r50, %r29;
@%p3 bra BB64_5;

mov.f64 %fd27, 0d0000000000000000;
mov.u32 %r135, %r50;

BB64_4:
mov.u32 %r25, %r135;
ld.param.u64 %rd81, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r133, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u64 %rd80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r131, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+96];
ld.param.u64 %rd79, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+104];
ld.param.u32 %r129, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r128, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r127, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r125, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r123, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd75, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
ld.param.u32 %r121, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+96];
ld.param.u64 %rd74, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+104];
mul.lo.s32 %r119, %r134, %r29;
add.s32 %r51, %r25, %r119;
cvt.s64.s32	%rd36, %r51;
mul.lo.s64 %rd37, %rd74, %rd36;
cvt.u32.u64	%r52, %rd11;
shr.u64 %rd38, %rd37, %r52;
cvt.u32.u64	%r53, %rd38;
mul.lo.s32 %r54, %r53, %r120;
sub.s32 %r55, %r51, %r54;
mul.lo.s32 %r56, %r55, %r121;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd75, %rd39;
cvt.u32.u64	%r57, %rd12;
shr.u64 %rd41, %rd40, %r57;
cvt.u32.u64	%r58, %rd41;
mul.lo.s32 %r59, %r58, %r122;
sub.s32 %r60, %r53, %r59;
mad.lo.s32 %r61, %r60, %r123, %r56;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd76, %rd42;
cvt.u32.u64	%r62, %rd13;
shr.u64 %rd44, %rd43, %r62;
cvt.u32.u64	%r63, %rd44;
mul.lo.s32 %r64, %r63, %r124;
sub.s32 %r65, %r58, %r64;
mad.lo.s32 %r66, %r65, %r125, %r61;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd77, %rd45;
cvt.u32.u64	%r67, %rd14;
shr.u64 %rd47, %rd46, %r67;
cvt.u32.u64	%r68, %rd47;
mul.lo.s32 %r69, %r68, %r126;
sub.s32 %r70, %r63, %r69;
mad.lo.s32 %r71, %r70, %r127, %r66;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd78, %rd48;
cvt.u32.u64	%r72, %rd15;
shr.u64 %rd50, %rd49, %r72;
cvt.u32.u64	%r73, %rd50;
mul.lo.s32 %r74, %r73, %r128;
sub.s32 %r75, %r68, %r74;
mad.lo.s32 %r76, %r75, %r129, %r71;
cvt.s64.s32	%rd51, %r76;
mul.lo.s64 %rd52, %rd79, %rd51;
cvt.u32.u64	%r77, %rd16;
shr.u64 %rd53, %rd52, %r77;
cvt.u32.u64	%r78, %rd53;
mul.lo.s32 %r79, %r78, %r130;
sub.s32 %r80, %r76, %r79;
mul.lo.s32 %r81, %r80, %r131;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd80, %rd54;
cvt.u32.u64	%r82, %rd17;
shr.u64 %rd56, %rd55, %r82;
cvt.u32.u64	%r83, %rd56;
mul.lo.s32 %r84, %r83, %r132;
sub.s32 %r85, %r78, %r84;
mad.lo.s32 %r86, %r85, %r133, %r81;
cvt.s64.s32 %rd57, %rd56;
mul.lo.s64 %rd58, %rd81, %rd57;
cvt.u32.u64	%r87, %rd18;
shr.u64 %rd59, %rd58, %r87;
cvt.u32.u64	%r88, %rd59;
mul.lo.s32 %r89, %r88, %r3;
sub.s32 %r90, %r83, %r89;
mad.lo.s32 %r91, %r90, %r13, %r86;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd2, %rd60;
cvt.u32.u64	%r92, %rd19;
shr.u64 %rd62, %rd61, %r92;
cvt.u32.u64	%r93, %rd62;
mul.lo.s32 %r94, %r93, %r2;
sub.s32 %r95, %r88, %r94;
mad.lo.s32 %r96, %r95, %r12, %r91;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd1, %rd63;
cvt.u32.u64	%r97, %rd20;
shr.u64 %rd65, %rd64, %r97;
cvt.u32.u64	%r98, %rd65;
mul.lo.s32 %r99, %r98, %r1;
sub.s32 %r100, %r93, %r99;
mad.lo.s32 %r101, %r100, %r11, %r96;
mul.wide.s32 %rd66, %r76, 8;
add.s64 %rd34, %rd31, %rd66;

	ld.global.nc.f64 %fd9, [%rd34];

	mul.wide.s32 %rd67, %r101, 8;
add.s64 %rd35, %rd32, %rd67;

	ld.global.nc.f64 %fd10, [%rd35];

	div.rn.f64 %fd11, %fd9, %fd10;
add.f64 %fd27, %fd27, %fd11;
mov.u32 %r102, %ntid.x;
add.s32 %r26, %r102, %r25;
setp.lt.s32	%p4, %r26, %r29;
mov.u32 %r135, %r26;
@%p4 bra BB64_4;

BB64_5:
mov.u32 %r104, 1;
mov.u32 %r113, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd12, %fd27; mov.b64 {lo, hi}, %fd27; shfl.down.b32 lo|p, lo, %r104, %r113; shfl.down.b32 hi|p, hi, %r104, %r113; mov.b64 r0, {lo, hi}; @p add.f64 %fd12, %fd12, r0;}

	mov.u32 %r106, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd12; mov.b64 {lo, hi}, %fd12; shfl.down.b32 lo|p, lo, %r106, %r113; shfl.down.b32 hi|p, hi, %r106, %r113; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r108, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r108, %r113; shfl.down.b32 hi|p, hi, %r108, %r113; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r110, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r110, %r113; shfl.down.b32 hi|p, hi, %r110, %r113; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r112, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd28, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r112, %r113; shfl.down.b32 hi|p, hi, %r112, %r113; mov.b64 r0, {lo, hi}; @p add.f64 %fd28, %fd28, r0;}

	setp.ne.s32	%p5, %r103, 0;
@%p5 bra BB64_7;

shr.u32 %r115, %r50, 5;
mul.wide.u32 %rd68, %r115, 8;
mov.u64 %rd69, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd70, %rd69, %rd68;
st.shared.f64 [%rd70+8], %fd28;

BB64_7:
setp.eq.s32	%p1, %r50, 0;
bar.sync 0;
@!%p1 bra BB64_9;
bra.uni BB64_8;

BB64_8:
ld.shared.f64 %fd22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd23, %fd28, %fd22;
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd25, %fd24, %fd23;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd28, %fd26, %fd25;

BB64_9:
setp.ne.s32	%p6, %r50, 0;
@%p6 bra BB64_11;

mul.wide.s32 %rd72, %r134, 8;
add.s64 %rd73, %rd71, %rd72;
st.global.f64 [%rd73], %fd28;

BB64_11:
bar.sync 0;
mov.u32 %r118, %nctaid.x;
add.s32 %r134, %r118, %r134;
setp.lt.s32	%p7, %r134, %r28;
@%p7 bra BB64_2;

BB64_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[144],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[24],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[144],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b32 %r<141>;
.reg .f64 %fd<29>;
.reg .b64 %rd<80>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd2+8];
ld.param.u64 %rd10, [%rd2+32];
ld.param.u64 %rd11, [%rd2+56];
ld.param.u64 %rd12, [%rd2+80];
ld.param.u64 %rd13, [%rd2+104];
ld.param.u64 %rd14, [%rd2+128];
mov.u32 %r139, %ctaid.x;
setp.ge.s32	%p2, %r139, %r32;
@%p2 bra BB65_12;

ld.param.u32 %rd15, [%rd2+136];
ld.param.u32 %rd16, [%rd2+112];
ld.param.u32 %rd17, [%rd2+88];
ld.param.u32 %rd18, [%rd2+64];
ld.param.u32 %rd19, [%rd2+40];
ld.param.u32 %rd20, [%rd2+16];
ld.param.u32 %rd21, [%rd1+136];
ld.param.u32 %rd22, [%rd1+112];
ld.param.u32 %rd23, [%rd1+88];
ld.param.u32 %rd24, [%rd1+64];
ld.param.u32 %rd25, [%rd1+40];
ld.param.u32 %rd26, [%rd1+16];

	mov.u32 %r97, %laneid;

	cvta.to.global.u64 %rd73, %rd29;

BB65_2:
mov.u32 %r34, %tid.x;
mov.f64 %fd27, 0d0000000000000000;
setp.ge.s32	%p3, %r34, %r33;
@%p3 bra BB65_5;

mov.f64 %fd27, 0d0000000000000000;
mov.u32 %r140, %r34;

BB65_4:
mov.u32 %r29, %r140;
mov.u64 %rd79, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd78, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r138, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r137, [%rd78];
ld.param.u32 %r136, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r135, [%rd78+24];
ld.param.u32 %r134, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r133, [%rd78+48];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r131, [%rd78+72];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r129, [%rd78+96];
ld.param.u32 %r128, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r127, [%rd78+120];
ld.param.u32 %r126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r125, [%rd79];
ld.param.u32 %r124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r123, [%rd79+24];
ld.param.u32 %r122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r121, [%rd79+48];
ld.param.u32 %r120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r119, [%rd79+72];
ld.param.u32 %r118, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r117, [%rd79+96];
ld.param.u32 %r116, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r115, [%rd79+120];
mul.lo.s32 %r114, %r139, %r33;
add.s32 %r35, %r29, %r114;
cvt.s64.s32	%rd32, %r35;
mul.lo.s64 %rd33, %rd14, %rd32;
cvt.u32.u64	%r36, %rd15;
shr.u64 %rd34, %rd33, %r36;
cvt.u32.u64	%r37, %rd34;
mul.lo.s32 %r38, %r37, %r115;
sub.s32 %r39, %r35, %r38;
mul.lo.s32 %r40, %r39, %r116;
cvt.s64.s32 %rd35, %rd34;
mul.lo.s64 %rd36, %rd13, %rd35;
cvt.u32.u64	%r41, %rd16;
shr.u64 %rd37, %rd36, %r41;
cvt.u32.u64	%r42, %rd37;
mul.lo.s32 %r43, %r42, %r117;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r118, %r40;
cvt.s64.s32 %rd38, %rd37;
mul.lo.s64 %rd39, %rd12, %rd38;
cvt.u32.u64	%r46, %rd17;
shr.u64 %rd40, %rd39, %r46;
cvt.u32.u64	%r47, %rd40;
mul.lo.s32 %r48, %r47, %r119;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r120, %r45;
cvt.s64.s32 %rd41, %rd40;
mul.lo.s64 %rd42, %rd11, %rd41;
cvt.u32.u64	%r51, %rd18;
shr.u64 %rd43, %rd42, %r51;
cvt.u32.u64	%r52, %rd43;
mul.lo.s32 %r53, %r52, %r121;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r122, %r50;
cvt.s64.s32 %rd44, %rd43;
mul.lo.s64 %rd45, %rd10, %rd44;
cvt.u32.u64	%r56, %rd19;
shr.u64 %rd46, %rd45, %r56;
cvt.u32.u64	%r57, %rd46;
mul.lo.s32 %r58, %r57, %r123;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r124, %r55;
cvt.s64.s32 %rd47, %rd46;
mul.lo.s64 %rd48, %rd9, %rd47;
cvt.u32.u64	%r61, %rd20;
shr.u64 %rd49, %rd48, %r61;
cvt.u32.u64	%r62, %rd49;
mul.lo.s32 %r63, %r62, %r125;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r126, %r60;
cvt.s64.s32	%rd50, %r65;
mul.lo.s64 %rd51, %rd8, %rd50;
cvt.u32.u64	%r66, %rd21;
shr.u64 %rd52, %rd51, %r66;
cvt.u32.u64	%r67, %rd52;
mul.lo.s32 %r68, %r67, %r127;
sub.s32 %r69, %r65, %r68;
mul.lo.s32 %r70, %r69, %r128;
cvt.s64.s32 %rd53, %rd52;
mul.lo.s64 %rd54, %rd7, %rd53;
cvt.u32.u64	%r71, %rd22;
shr.u64 %rd55, %rd54, %r71;
cvt.u32.u64	%r72, %rd55;
mul.lo.s32 %r73, %r72, %r129;
sub.s32 %r74, %r67, %r73;
mad.lo.s32 %r75, %r74, %r130, %r70;
cvt.s64.s32 %rd56, %rd55;
mul.lo.s64 %rd57, %rd6, %rd56;
cvt.u32.u64	%r76, %rd23;
shr.u64 %rd58, %rd57, %r76;
cvt.u32.u64	%r77, %rd58;
mul.lo.s32 %r78, %r77, %r131;
sub.s32 %r79, %r72, %r78;
mad.lo.s32 %r80, %r79, %r132, %r75;
cvt.s64.s32 %rd59, %rd58;
mul.lo.s64 %rd60, %rd5, %rd59;
cvt.u32.u64	%r81, %rd24;
shr.u64 %rd61, %rd60, %r81;
cvt.u32.u64	%r82, %rd61;
mul.lo.s32 %r83, %r82, %r133;
sub.s32 %r84, %r77, %r83;
mad.lo.s32 %r85, %r84, %r134, %r80;
cvt.s64.s32 %rd62, %rd61;
mul.lo.s64 %rd63, %rd4, %rd62;
cvt.u32.u64	%r86, %rd25;
shr.u64 %rd64, %rd63, %r86;
cvt.u32.u64	%r87, %rd64;
mul.lo.s32 %r88, %r87, %r135;
sub.s32 %r89, %r82, %r88;
mad.lo.s32 %r90, %r89, %r136, %r85;
cvt.s64.s32 %rd65, %rd64;
mul.lo.s64 %rd66, %rd3, %rd65;
cvt.u32.u64	%r91, %rd26;
shr.u64 %rd67, %rd66, %r91;
cvt.u32.u64	%r92, %rd67;
mul.lo.s32 %r93, %r92, %r137;
sub.s32 %r94, %r87, %r93;
mad.lo.s32 %r95, %r94, %r138, %r90;
mul.wide.s32 %rd68, %r65, 8;
add.s64 %rd30, %rd76, %rd68;

	ld.global.nc.f64 %fd9, [%rd30];

	mul.wide.s32 %rd69, %r95, 8;
add.s64 %rd31, %rd77, %rd69;

	ld.global.nc.f64 %fd10, [%rd31];

	div.rn.f64 %fd11, %fd9, %fd10;
add.f64 %fd27, %fd27, %fd11;
mov.u32 %r96, %ntid.x;
add.s32 %r30, %r96, %r29;
setp.lt.s32	%p4, %r30, %r33;
mov.u32 %r140, %r30;
@%p4 bra BB65_4;

BB65_5:
mov.u32 %r98, 1;
mov.u32 %r107, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd12, %fd27; mov.b64 {lo, hi}, %fd27; shfl.down.b32 lo|p, lo, %r98, %r107; shfl.down.b32 hi|p, hi, %r98, %r107; mov.b64 r0, {lo, hi}; @p add.f64 %fd12, %fd12, r0;}

	mov.u32 %r100, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd12; mov.b64 {lo, hi}, %fd12; shfl.down.b32 lo|p, lo, %r100, %r107; shfl.down.b32 hi|p, hi, %r100, %r107; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r102, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r102, %r107; shfl.down.b32 hi|p, hi, %r102, %r107; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r104, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r104, %r107; shfl.down.b32 hi|p, hi, %r104, %r107; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r106, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd28, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r106, %r107; shfl.down.b32 hi|p, hi, %r106, %r107; mov.b64 r0, {lo, hi}; @p add.f64 %fd28, %fd28, r0;}

	setp.ne.s32	%p5, %r97, 0;
@%p5 bra BB65_7;

shr.u32 %r109, %r34, 5;
mul.wide.u32 %rd70, %r109, 8;
mov.u64 %rd71, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd72, %rd71, %rd70;
st.shared.f64 [%rd72+8], %fd28;

BB65_7:
setp.eq.s32	%p1, %r34, 0;
bar.sync 0;
@!%p1 bra BB65_9;
bra.uni BB65_8;

BB65_8:
ld.shared.f64 %fd22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd23, %fd28, %fd22;
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd25, %fd24, %fd23;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd28, %fd26, %fd25;

BB65_9:
setp.ne.s32	%p6, %r34, 0;
@%p6 bra BB65_11;

mul.wide.s32 %rd74, %r139, 8;
add.s64 %rd75, %rd73, %rd74;
st.global.f64 [%rd75], %fd28;

BB65_11:
bar.sync 0;
ld.param.u32 %r113, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r112, %nctaid.x;
add.s32 %r139, %r112, %r139;
setp.lt.s32	%p7, %r139, %r113;
@%p7 bra BB65_2;

BB65_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[168],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[28],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[28],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[168],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b32 %r<159>;
.reg .f64 %fd<29>;
.reg .b64 %rd<90>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r36, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd2+8];
ld.param.u64 %rd11, [%rd2+32];
ld.param.u64 %rd12, [%rd2+56];
ld.param.u64 %rd13, [%rd2+80];
ld.param.u64 %rd14, [%rd2+104];
ld.param.u64 %rd15, [%rd2+128];
ld.param.u64 %rd16, [%rd2+152];
mov.u32 %r157, %ctaid.x;
setp.ge.s32	%p2, %r157, %r36;
@%p2 bra BB66_12;

ld.param.u32 %rd17, [%rd2+160];
ld.param.u32 %rd18, [%rd2+136];
ld.param.u32 %rd19, [%rd2+112];
ld.param.u32 %rd20, [%rd2+88];
ld.param.u32 %rd21, [%rd2+64];
ld.param.u32 %rd22, [%rd2+40];
ld.param.u32 %rd23, [%rd2+16];
ld.param.u32 %rd24, [%rd1+160];
ld.param.u32 %rd25, [%rd1+136];
ld.param.u32 %rd26, [%rd1+112];
ld.param.u32 %rd27, [%rd1+88];
ld.param.u32 %rd28, [%rd1+64];
ld.param.u32 %rd29, [%rd1+40];
ld.param.u32 %rd30, [%rd1+16];

	mov.u32 %r111, %laneid;

	cvta.to.global.u64 %rd83, %rd33;

BB66_2:
mov.u32 %r38, %tid.x;
mov.f64 %fd27, 0d0000000000000000;
setp.ge.s32	%p3, %r38, %r37;
@%p3 bra BB66_5;

mov.f64 %fd27, 0d0000000000000000;
mov.u32 %r158, %r38;

BB66_4:
mov.u32 %r33, %r158;
mov.u64 %rd89, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd88, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd87, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r155, [%rd88];
ld.param.u32 %r154, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r153, [%rd88+24];
ld.param.u32 %r152, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r151, [%rd88+48];
ld.param.u32 %r150, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r149, [%rd88+72];
ld.param.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r147, [%rd88+96];
ld.param.u32 %r146, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r145, [%rd88+120];
ld.param.u32 %r144, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r143, [%rd88+144];
ld.param.u32 %r142, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r141, [%rd89];
ld.param.u32 %r140, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r139, [%rd89+24];
ld.param.u32 %r138, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r137, [%rd89+48];
ld.param.u32 %r136, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r135, [%rd89+72];
ld.param.u32 %r134, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r133, [%rd89+96];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r131, [%rd89+120];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r129, [%rd89+144];
mul.lo.s32 %r128, %r157, %r37;
add.s32 %r39, %r33, %r128;
cvt.s64.s32	%rd36, %r39;
mul.lo.s64 %rd37, %rd16, %rd36;
cvt.u32.u64	%r40, %rd17;
shr.u64 %rd38, %rd37, %r40;
cvt.u32.u64	%r41, %rd38;
mul.lo.s32 %r42, %r41, %r129;
sub.s32 %r43, %r39, %r42;
mul.lo.s32 %r44, %r43, %r130;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd15, %rd39;
cvt.u32.u64	%r45, %rd18;
shr.u64 %rd41, %rd40, %r45;
cvt.u32.u64	%r46, %rd41;
mul.lo.s32 %r47, %r46, %r131;
sub.s32 %r48, %r41, %r47;
mad.lo.s32 %r49, %r48, %r132, %r44;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd14, %rd42;
cvt.u32.u64	%r50, %rd19;
shr.u64 %rd44, %rd43, %r50;
cvt.u32.u64	%r51, %rd44;
mul.lo.s32 %r52, %r51, %r133;
sub.s32 %r53, %r46, %r52;
mad.lo.s32 %r54, %r53, %r134, %r49;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd13, %rd45;
cvt.u32.u64	%r55, %rd20;
shr.u64 %rd47, %rd46, %r55;
cvt.u32.u64	%r56, %rd47;
mul.lo.s32 %r57, %r56, %r135;
sub.s32 %r58, %r51, %r57;
mad.lo.s32 %r59, %r58, %r136, %r54;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd12, %rd48;
cvt.u32.u64	%r60, %rd21;
shr.u64 %rd50, %rd49, %r60;
cvt.u32.u64	%r61, %rd50;
mul.lo.s32 %r62, %r61, %r137;
sub.s32 %r63, %r56, %r62;
mad.lo.s32 %r64, %r63, %r138, %r59;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd11, %rd51;
cvt.u32.u64	%r65, %rd22;
shr.u64 %rd53, %rd52, %r65;
cvt.u32.u64	%r66, %rd53;
mul.lo.s32 %r67, %r66, %r139;
sub.s32 %r68, %r61, %r67;
mad.lo.s32 %r69, %r68, %r140, %r64;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd10, %rd54;
cvt.u32.u64	%r70, %rd23;
shr.u64 %rd56, %rd55, %r70;
cvt.u32.u64	%r71, %rd56;
mul.lo.s32 %r72, %r71, %r141;
sub.s32 %r73, %r66, %r72;
mad.lo.s32 %r74, %r73, %r142, %r69;
cvt.s64.s32	%rd57, %r74;
mul.lo.s64 %rd58, %rd9, %rd57;
cvt.u32.u64	%r75, %rd24;
shr.u64 %rd59, %rd58, %r75;
cvt.u32.u64	%r76, %rd59;
mul.lo.s32 %r77, %r76, %r143;
sub.s32 %r78, %r74, %r77;
mul.lo.s32 %r79, %r78, %r144;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd8, %rd60;
cvt.u32.u64	%r80, %rd25;
shr.u64 %rd62, %rd61, %r80;
cvt.u32.u64	%r81, %rd62;
mul.lo.s32 %r82, %r81, %r145;
sub.s32 %r83, %r76, %r82;
mad.lo.s32 %r84, %r83, %r146, %r79;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd7, %rd63;
cvt.u32.u64	%r85, %rd26;
shr.u64 %rd65, %rd64, %r85;
cvt.u32.u64	%r86, %rd65;
mul.lo.s32 %r87, %r86, %r147;
sub.s32 %r88, %r81, %r87;
mad.lo.s32 %r89, %r88, %r148, %r84;
cvt.s64.s32 %rd66, %rd65;
mul.lo.s64 %rd67, %rd6, %rd66;
cvt.u32.u64	%r90, %rd27;
shr.u64 %rd68, %rd67, %r90;
cvt.u32.u64	%r91, %rd68;
mul.lo.s32 %r92, %r91, %r149;
sub.s32 %r93, %r86, %r92;
mad.lo.s32 %r94, %r93, %r150, %r89;
cvt.s64.s32 %rd69, %rd68;
mul.lo.s64 %rd70, %rd5, %rd69;
cvt.u32.u64	%r95, %rd28;
shr.u64 %rd71, %rd70, %r95;
cvt.u32.u64	%r96, %rd71;
mul.lo.s32 %r97, %r96, %r151;
sub.s32 %r98, %r91, %r97;
mad.lo.s32 %r99, %r98, %r152, %r94;
cvt.s64.s32 %rd72, %rd71;
mul.lo.s64 %rd73, %rd4, %rd72;
cvt.u32.u64	%r100, %rd29;
shr.u64 %rd74, %rd73, %r100;
cvt.u32.u64	%r101, %rd74;
mul.lo.s32 %r102, %r101, %r153;
sub.s32 %r103, %r96, %r102;
mad.lo.s32 %r104, %r103, %r154, %r99;
cvt.s64.s32 %rd75, %rd74;
mul.lo.s64 %rd76, %rd3, %rd75;
cvt.u32.u64	%r105, %rd30;
shr.u64 %rd77, %rd76, %r105;
cvt.u32.u64	%r106, %rd77;
mul.lo.s32 %r107, %r106, %r155;
sub.s32 %r108, %r101, %r107;
mad.lo.s32 %r109, %r108, %r156, %r104;
mul.wide.s32 %rd78, %r74, 8;
add.s64 %rd34, %rd86, %rd78;

	ld.global.nc.f64 %fd9, [%rd34];

	mul.wide.s32 %rd79, %r109, 8;
add.s64 %rd35, %rd87, %rd79;

	ld.global.nc.f64 %fd10, [%rd35];

	div.rn.f64 %fd11, %fd9, %fd10;
add.f64 %fd27, %fd27, %fd11;
mov.u32 %r110, %ntid.x;
add.s32 %r34, %r110, %r33;
setp.lt.s32	%p4, %r34, %r37;
mov.u32 %r158, %r34;
@%p4 bra BB66_4;

BB66_5:
mov.u32 %r112, 1;
mov.u32 %r121, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd12, %fd27; mov.b64 {lo, hi}, %fd27; shfl.down.b32 lo|p, lo, %r112, %r121; shfl.down.b32 hi|p, hi, %r112, %r121; mov.b64 r0, {lo, hi}; @p add.f64 %fd12, %fd12, r0;}

	mov.u32 %r114, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd12; mov.b64 {lo, hi}, %fd12; shfl.down.b32 lo|p, lo, %r114, %r121; shfl.down.b32 hi|p, hi, %r114, %r121; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r116, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r116, %r121; shfl.down.b32 hi|p, hi, %r116, %r121; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r118, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r118, %r121; shfl.down.b32 hi|p, hi, %r118, %r121; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r120, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd28, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r120, %r121; shfl.down.b32 hi|p, hi, %r120, %r121; mov.b64 r0, {lo, hi}; @p add.f64 %fd28, %fd28, r0;}

	setp.ne.s32	%p5, %r111, 0;
@%p5 bra BB66_7;

shr.u32 %r123, %r38, 5;
mul.wide.u32 %rd80, %r123, 8;
mov.u64 %rd81, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd82, %rd81, %rd80;
st.shared.f64 [%rd82+8], %fd28;

BB66_7:
setp.eq.s32	%p1, %r38, 0;
bar.sync 0;
@!%p1 bra BB66_9;
bra.uni BB66_8;

BB66_8:
ld.shared.f64 %fd22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd23, %fd28, %fd22;
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd25, %fd24, %fd23;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd28, %fd26, %fd25;

BB66_9:
setp.ne.s32	%p6, %r38, 0;
@%p6 bra BB66_11;

mul.wide.s32 %rd84, %r157, 8;
add.s64 %rd85, %rd83, %rd84;
st.global.f64 [%rd85], %fd28;

BB66_11:
bar.sync 0;
ld.param.u32 %r127, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r126, %nctaid.x;
add.s32 %r157, %r126, %r157;
setp.lt.s32	%p7, %r157, %r127;
@%p7 bra BB66_2;

BB66_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[192],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[32],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[32],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[192],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b32 %r<177>;
.reg .f64 %fd<29>;
.reg .b64 %rd<100>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r40, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd1+176];
ld.param.u64 %rd11, [%rd2+8];
ld.param.u64 %rd12, [%rd2+32];
ld.param.u64 %rd13, [%rd2+56];
ld.param.u64 %rd14, [%rd2+80];
ld.param.u64 %rd15, [%rd2+104];
ld.param.u64 %rd16, [%rd2+128];
ld.param.u64 %rd17, [%rd2+152];
ld.param.u64 %rd18, [%rd2+176];
mov.u32 %r175, %ctaid.x;
setp.ge.s32	%p2, %r175, %r40;
@%p2 bra BB67_12;

ld.param.u32 %rd19, [%rd2+184];
ld.param.u32 %rd20, [%rd2+160];
ld.param.u32 %rd21, [%rd2+136];
ld.param.u32 %rd22, [%rd2+112];
ld.param.u32 %rd23, [%rd2+88];
ld.param.u32 %rd24, [%rd2+64];
ld.param.u32 %rd25, [%rd2+40];
ld.param.u32 %rd26, [%rd2+16];
ld.param.u32 %rd27, [%rd1+184];
ld.param.u32 %rd28, [%rd1+160];
ld.param.u32 %rd29, [%rd1+136];
ld.param.u32 %rd30, [%rd1+112];
ld.param.u32 %rd31, [%rd1+88];
ld.param.u32 %rd32, [%rd1+64];
ld.param.u32 %rd33, [%rd1+40];
ld.param.u32 %rd34, [%rd1+16];

	mov.u32 %r125, %laneid;

	cvta.to.global.u64 %rd93, %rd37;

BB67_2:
mov.u32 %r42, %tid.x;
mov.f64 %fd27, 0d0000000000000000;
setp.ge.s32	%p3, %r42, %r41;
@%p3 bra BB67_5;

mov.f64 %fd27, 0d0000000000000000;
mov.u32 %r176, %r42;

BB67_4:
mov.u32 %r37, %r176;
mov.u64 %rd99, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd98, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd97, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd96, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r174, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r173, [%rd98];
ld.param.u32 %r172, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r171, [%rd98+24];
ld.param.u32 %r170, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r169, [%rd98+48];
ld.param.u32 %r168, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r167, [%rd98+72];
ld.param.u32 %r166, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r165, [%rd98+96];
ld.param.u32 %r164, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r163, [%rd98+120];
ld.param.u32 %r162, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r161, [%rd98+144];
ld.param.u32 %r160, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+28];
ld.param.u32 %r159, [%rd98+168];
ld.param.u32 %r158, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r157, [%rd99];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r155, [%rd99+24];
ld.param.u32 %r154, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r153, [%rd99+48];
ld.param.u32 %r152, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r151, [%rd99+72];
ld.param.u32 %r150, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r149, [%rd99+96];
ld.param.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r147, [%rd99+120];
ld.param.u32 %r146, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r145, [%rd99+144];
ld.param.u32 %r144, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+28];
ld.param.u32 %r143, [%rd99+168];
mul.lo.s32 %r142, %r175, %r41;
add.s32 %r43, %r37, %r142;
cvt.s64.s32	%rd40, %r43;
mul.lo.s64 %rd41, %rd18, %rd40;
cvt.u32.u64	%r44, %rd19;
shr.u64 %rd42, %rd41, %r44;
cvt.u32.u64	%r45, %rd42;
mul.lo.s32 %r46, %r45, %r143;
sub.s32 %r47, %r43, %r46;
mul.lo.s32 %r48, %r47, %r144;
cvt.s64.s32 %rd43, %rd42;
mul.lo.s64 %rd44, %rd17, %rd43;
cvt.u32.u64	%r49, %rd20;
shr.u64 %rd45, %rd44, %r49;
cvt.u32.u64	%r50, %rd45;
mul.lo.s32 %r51, %r50, %r145;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r146, %r48;
cvt.s64.s32 %rd46, %rd45;
mul.lo.s64 %rd47, %rd16, %rd46;
cvt.u32.u64	%r54, %rd21;
shr.u64 %rd48, %rd47, %r54;
cvt.u32.u64	%r55, %rd48;
mul.lo.s32 %r56, %r55, %r147;
sub.s32 %r57, %r50, %r56;
mad.lo.s32 %r58, %r57, %r148, %r53;
cvt.s64.s32 %rd49, %rd48;
mul.lo.s64 %rd50, %rd15, %rd49;
cvt.u32.u64	%r59, %rd22;
shr.u64 %rd51, %rd50, %r59;
cvt.u32.u64	%r60, %rd51;
mul.lo.s32 %r61, %r60, %r149;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r150, %r58;
cvt.s64.s32 %rd52, %rd51;
mul.lo.s64 %rd53, %rd14, %rd52;
cvt.u32.u64	%r64, %rd23;
shr.u64 %rd54, %rd53, %r64;
cvt.u32.u64	%r65, %rd54;
mul.lo.s32 %r66, %r65, %r151;
sub.s32 %r67, %r60, %r66;
mad.lo.s32 %r68, %r67, %r152, %r63;
cvt.s64.s32 %rd55, %rd54;
mul.lo.s64 %rd56, %rd13, %rd55;
cvt.u32.u64	%r69, %rd24;
shr.u64 %rd57, %rd56, %r69;
cvt.u32.u64	%r70, %rd57;
mul.lo.s32 %r71, %r70, %r153;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r154, %r68;
cvt.s64.s32 %rd58, %rd57;
mul.lo.s64 %rd59, %rd12, %rd58;
cvt.u32.u64	%r74, %rd25;
shr.u64 %rd60, %rd59, %r74;
cvt.u32.u64	%r75, %rd60;
mul.lo.s32 %r76, %r75, %r155;
sub.s32 %r77, %r70, %r76;
mad.lo.s32 %r78, %r77, %r156, %r73;
cvt.s64.s32 %rd61, %rd60;
mul.lo.s64 %rd62, %rd11, %rd61;
cvt.u32.u64	%r79, %rd26;
shr.u64 %rd63, %rd62, %r79;
cvt.u32.u64	%r80, %rd63;
mul.lo.s32 %r81, %r80, %r157;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r158, %r78;
cvt.s64.s32	%rd64, %r83;
mul.lo.s64 %rd65, %rd10, %rd64;
cvt.u32.u64	%r84, %rd27;
shr.u64 %rd66, %rd65, %r84;
cvt.u32.u64	%r85, %rd66;
mul.lo.s32 %r86, %r85, %r159;
sub.s32 %r87, %r83, %r86;
mul.lo.s32 %r88, %r87, %r160;
cvt.s64.s32 %rd67, %rd66;
mul.lo.s64 %rd68, %rd9, %rd67;
cvt.u32.u64	%r89, %rd28;
shr.u64 %rd69, %rd68, %r89;
cvt.u32.u64	%r90, %rd69;
mul.lo.s32 %r91, %r90, %r161;
sub.s32 %r92, %r85, %r91;
mad.lo.s32 %r93, %r92, %r162, %r88;
cvt.s64.s32 %rd70, %rd69;
mul.lo.s64 %rd71, %rd8, %rd70;
cvt.u32.u64	%r94, %rd29;
shr.u64 %rd72, %rd71, %r94;
cvt.u32.u64	%r95, %rd72;
mul.lo.s32 %r96, %r95, %r163;
sub.s32 %r97, %r90, %r96;
mad.lo.s32 %r98, %r97, %r164, %r93;
cvt.s64.s32 %rd73, %rd72;
mul.lo.s64 %rd74, %rd7, %rd73;
cvt.u32.u64	%r99, %rd30;
shr.u64 %rd75, %rd74, %r99;
cvt.u32.u64	%r100, %rd75;
mul.lo.s32 %r101, %r100, %r165;
sub.s32 %r102, %r95, %r101;
mad.lo.s32 %r103, %r102, %r166, %r98;
cvt.s64.s32 %rd76, %rd75;
mul.lo.s64 %rd77, %rd6, %rd76;
cvt.u32.u64	%r104, %rd31;
shr.u64 %rd78, %rd77, %r104;
cvt.u32.u64	%r105, %rd78;
mul.lo.s32 %r106, %r105, %r167;
sub.s32 %r107, %r100, %r106;
mad.lo.s32 %r108, %r107, %r168, %r103;
cvt.s64.s32 %rd79, %rd78;
mul.lo.s64 %rd80, %rd5, %rd79;
cvt.u32.u64	%r109, %rd32;
shr.u64 %rd81, %rd80, %r109;
cvt.u32.u64	%r110, %rd81;
mul.lo.s32 %r111, %r110, %r169;
sub.s32 %r112, %r105, %r111;
mad.lo.s32 %r113, %r112, %r170, %r108;
cvt.s64.s32 %rd82, %rd81;
mul.lo.s64 %rd83, %rd4, %rd82;
cvt.u32.u64	%r114, %rd33;
shr.u64 %rd84, %rd83, %r114;
cvt.u32.u64	%r115, %rd84;
mul.lo.s32 %r116, %r115, %r171;
sub.s32 %r117, %r110, %r116;
mad.lo.s32 %r118, %r117, %r172, %r113;
cvt.s64.s32 %rd85, %rd84;
mul.lo.s64 %rd86, %rd3, %rd85;
cvt.u32.u64	%r119, %rd34;
shr.u64 %rd87, %rd86, %r119;
cvt.u32.u64	%r120, %rd87;
mul.lo.s32 %r121, %r120, %r173;
sub.s32 %r122, %r115, %r121;
mad.lo.s32 %r123, %r122, %r174, %r118;
mul.wide.s32 %rd88, %r83, 8;
add.s64 %rd38, %rd96, %rd88;

	ld.global.nc.f64 %fd9, [%rd38];

	mul.wide.s32 %rd89, %r123, 8;
add.s64 %rd39, %rd97, %rd89;

	ld.global.nc.f64 %fd10, [%rd39];

	div.rn.f64 %fd11, %fd9, %fd10;
add.f64 %fd27, %fd27, %fd11;
mov.u32 %r124, %ntid.x;
add.s32 %r38, %r124, %r37;
setp.lt.s32	%p4, %r38, %r41;
mov.u32 %r176, %r38;
@%p4 bra BB67_4;

BB67_5:
mov.u32 %r126, 1;
mov.u32 %r135, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd12, %fd27; mov.b64 {lo, hi}, %fd27; shfl.down.b32 lo|p, lo, %r126, %r135; shfl.down.b32 hi|p, hi, %r126, %r135; mov.b64 r0, {lo, hi}; @p add.f64 %fd12, %fd12, r0;}

	mov.u32 %r128, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd14, %fd12; mov.b64 {lo, hi}, %fd12; shfl.down.b32 lo|p, lo, %r128, %r135; shfl.down.b32 hi|p, hi, %r128, %r135; mov.b64 r0, {lo, hi}; @p add.f64 %fd14, %fd14, r0;}

	mov.u32 %r130, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd16, %fd14; mov.b64 {lo, hi}, %fd14; shfl.down.b32 lo|p, lo, %r130, %r135; shfl.down.b32 hi|p, hi, %r130, %r135; mov.b64 r0, {lo, hi}; @p add.f64 %fd16, %fd16, r0;}

	mov.u32 %r132, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd18, %fd16; mov.b64 {lo, hi}, %fd16; shfl.down.b32 lo|p, lo, %r132, %r135; shfl.down.b32 hi|p, hi, %r132, %r135; mov.b64 r0, {lo, hi}; @p add.f64 %fd18, %fd18, r0;}

	mov.u32 %r134, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd28, %fd18; mov.b64 {lo, hi}, %fd18; shfl.down.b32 lo|p, lo, %r134, %r135; shfl.down.b32 hi|p, hi, %r134, %r135; mov.b64 r0, {lo, hi}; @p add.f64 %fd28, %fd28, r0;}

	setp.ne.s32	%p5, %r125, 0;
@%p5 bra BB67_7;

shr.u32 %r137, %r42, 5;
mul.wide.u32 %rd90, %r137, 8;
mov.u64 %rd91, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd92, %rd91, %rd90;
st.shared.f64 [%rd92+8], %fd28;

BB67_7:
setp.eq.s32	%p1, %r42, 0;
bar.sync 0;
@!%p1 bra BB67_9;
bra.uni BB67_8;

BB67_8:
ld.shared.f64 %fd22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd23, %fd28, %fd22;
ld.shared.f64 %fd24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd25, %fd24, %fd23;
ld.shared.f64 %fd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd28, %fd26, %fd25;

BB67_9:
setp.ne.s32	%p6, %r42, 0;
@%p6 bra BB67_11;

mul.wide.s32 %rd94, %r175, 8;
add.s64 %rd95, %rd93, %rd94;
st.global.f64 [%rd95], %fd28;

BB67_11:
bar.sync 0;
ld.param.u32 %r141, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006904_00000000_7_elementwise_div_op_cpp1_ii_eb5f526b29ComputeDivAGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r140, %nctaid.x;
add.s32 %r175, %r140, %r175;
setp.lt.s32	%p7, %r175, %r141;
@%p7 bra BB67_2;

BB67_12:
ret;
}


.visible .entry _ZN3cub11EmptyKernelIvEEvv(

)
{



ret;
}


