 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : ALU
Version: O-2018.06-SP5-1
Date   : Mon Nov 27 23:15:37 2023
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_30_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/CO (CMPR32X2TS)                  0.47      13.66 f
  DP_OP_94J1_127_532_U62/CO (CMPR32X2TS)                  0.47      14.13 f
  DP_OP_94J1_127_532_U61/CO (CMPR32X2TS)                  0.47      14.60 f
  DP_OP_94J1_127_532_U60/CO (CMPR32X2TS)                  0.47      15.08 f
  DP_OP_94J1_127_532_U59/CO (CMPR32X2TS)                  0.47      15.55 f
  DP_OP_94J1_127_532_U58/CO (CMPR32X2TS)                  0.47      16.02 f
  DP_OP_94J1_127_532_U57/CO (CMPR32X2TS)                  0.47      16.50 f
  DP_OP_94J1_127_532_U56/CO (CMPR32X2TS)                  0.47      16.97 f
  DP_OP_94J1_127_532_U55/CO (CMPR32X2TS)                  0.47      17.44 f
  DP_OP_94J1_127_532_U54/CO (CMPR32X2TS)                  0.47      17.92 f
  DP_OP_94J1_127_532_U53/CO (CMPR32X2TS)                  0.47      18.39 f
  DP_OP_94J1_127_532_U52/S (CMPR32X2TS)                   0.49      18.88 f
  U3899/Y (MX2X1TS)                                       0.33      19.21 f
  temp1_reg_30_/D (DFFXLTS)                               0.00      19.21 f
  data arrival time                                                 19.21

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_30_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -19.21
  --------------------------------------------------------------------------
  slack (MET)                                                     1542.81


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_30_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/CO (CMPR32X2TS)                 0.47      13.57 f
  DP_OP_92J1_123_4628_U62/CO (CMPR32X2TS)                 0.47      14.05 f
  DP_OP_92J1_123_4628_U61/CO (CMPR32X2TS)                 0.47      14.52 f
  DP_OP_92J1_123_4628_U60/CO (CMPR32X2TS)                 0.47      14.99 f
  DP_OP_92J1_123_4628_U59/CO (CMPR32X2TS)                 0.47      15.47 f
  DP_OP_92J1_123_4628_U58/CO (CMPR32X2TS)                 0.47      15.94 f
  DP_OP_92J1_123_4628_U57/CO (CMPR32X2TS)                 0.47      16.41 f
  DP_OP_92J1_123_4628_U56/CO (CMPR32X2TS)                 0.47      16.89 f
  DP_OP_92J1_123_4628_U55/CO (CMPR32X2TS)                 0.47      17.36 f
  DP_OP_92J1_123_4628_U54/CO (CMPR32X2TS)                 0.47      17.83 f
  DP_OP_92J1_123_4628_U53/CO (CMPR32X2TS)                 0.47      18.31 f
  DP_OP_92J1_123_4628_U52/S (CMPR32X2TS)                  0.49      18.79 f
  U3824/Y (MX2X1TS)                                       0.33      19.12 f
  temp_reg_30_/D (DFFRXLTS)                               0.00      19.12 f
  data arrival time                                                 19.12

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_30_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -19.12
  --------------------------------------------------------------------------
  slack (MET)                                                     1542.99


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_31_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/CO (CMPR32X2TS)                 0.47      13.57 f
  DP_OP_92J1_123_4628_U62/CO (CMPR32X2TS)                 0.47      14.05 f
  DP_OP_92J1_123_4628_U61/CO (CMPR32X2TS)                 0.47      14.52 f
  DP_OP_92J1_123_4628_U60/CO (CMPR32X2TS)                 0.47      14.99 f
  DP_OP_92J1_123_4628_U59/CO (CMPR32X2TS)                 0.47      15.47 f
  DP_OP_92J1_123_4628_U58/CO (CMPR32X2TS)                 0.47      15.94 f
  DP_OP_92J1_123_4628_U57/CO (CMPR32X2TS)                 0.47      16.41 f
  DP_OP_92J1_123_4628_U56/CO (CMPR32X2TS)                 0.47      16.89 f
  DP_OP_92J1_123_4628_U55/CO (CMPR32X2TS)                 0.47      17.36 f
  DP_OP_92J1_123_4628_U54/CO (CMPR32X2TS)                 0.47      17.83 f
  DP_OP_92J1_123_4628_U53/CO (CMPR32X2TS)                 0.47      18.31 f
  DP_OP_92J1_123_4628_U52/CO (CMPR32X2TS)                 0.47      18.78 f
  U3858/Y (INVX2TS)                                       0.08      18.86 r
  U3859/Y (MX2X1TS)                                       0.19      19.05 r
  temp_reg_31_/D (DFFRXLTS)                               0.00      19.05 r
  data arrival time                                                 19.05

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_31_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.44    1562.06
  data required time                                              1562.06
  --------------------------------------------------------------------------
  data required time                                              1562.06
  data arrival time                                                -19.05
  --------------------------------------------------------------------------
  slack (MET)                                                     1543.01


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_31_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/CO (CMPR32X2TS)                  0.47      13.66 f
  DP_OP_94J1_127_532_U62/CO (CMPR32X2TS)                  0.47      14.13 f
  DP_OP_94J1_127_532_U61/CO (CMPR32X2TS)                  0.47      14.60 f
  DP_OP_94J1_127_532_U60/CO (CMPR32X2TS)                  0.47      15.08 f
  DP_OP_94J1_127_532_U59/CO (CMPR32X2TS)                  0.47      15.55 f
  DP_OP_94J1_127_532_U58/CO (CMPR32X2TS)                  0.47      16.02 f
  DP_OP_94J1_127_532_U57/CO (CMPR32X2TS)                  0.47      16.50 f
  DP_OP_94J1_127_532_U56/CO (CMPR32X2TS)                  0.47      16.97 f
  DP_OP_94J1_127_532_U55/CO (CMPR32X2TS)                  0.47      17.44 f
  DP_OP_94J1_127_532_U54/CO (CMPR32X2TS)                  0.47      17.92 f
  DP_OP_94J1_127_532_U53/CO (CMPR32X2TS)                  0.47      18.39 f
  DP_OP_94J1_127_532_U52/CO (CMPR32X2TS)                  0.47      18.86 f
  U3896/Y (INVX2TS)                                       0.08      18.94 r
  U3897/Y (MX2X1TS)                                       0.20      19.14 r
  temp1_reg_31_/D (DFFXLTS)                               0.00      19.14 r
  data arrival time                                                 19.14

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_31_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.18    1562.32
  data required time                                              1562.32
  --------------------------------------------------------------------------
  data required time                                              1562.32
  data arrival time                                                -19.14
  --------------------------------------------------------------------------
  slack (MET)                                                     1543.18


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_29_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/CO (CMPR32X2TS)                  0.47      13.66 f
  DP_OP_94J1_127_532_U62/CO (CMPR32X2TS)                  0.47      14.13 f
  DP_OP_94J1_127_532_U61/CO (CMPR32X2TS)                  0.47      14.60 f
  DP_OP_94J1_127_532_U60/CO (CMPR32X2TS)                  0.47      15.08 f
  DP_OP_94J1_127_532_U59/CO (CMPR32X2TS)                  0.47      15.55 f
  DP_OP_94J1_127_532_U58/CO (CMPR32X2TS)                  0.47      16.02 f
  DP_OP_94J1_127_532_U57/CO (CMPR32X2TS)                  0.47      16.50 f
  DP_OP_94J1_127_532_U56/CO (CMPR32X2TS)                  0.47      16.97 f
  DP_OP_94J1_127_532_U55/CO (CMPR32X2TS)                  0.47      17.44 f
  DP_OP_94J1_127_532_U54/CO (CMPR32X2TS)                  0.47      17.92 f
  DP_OP_94J1_127_532_U53/S (CMPR32X2TS)                   0.49      18.40 f
  U3895/Y (MX2X1TS)                                       0.33      18.74 f
  temp1_reg_29_/D (DFFXLTS)                               0.00      18.74 f
  data arrival time                                                 18.74

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_29_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -18.74
  --------------------------------------------------------------------------
  slack (MET)                                                     1543.28


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_29_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/CO (CMPR32X2TS)                 0.47      13.57 f
  DP_OP_92J1_123_4628_U62/CO (CMPR32X2TS)                 0.47      14.05 f
  DP_OP_92J1_123_4628_U61/CO (CMPR32X2TS)                 0.47      14.52 f
  DP_OP_92J1_123_4628_U60/CO (CMPR32X2TS)                 0.47      14.99 f
  DP_OP_92J1_123_4628_U59/CO (CMPR32X2TS)                 0.47      15.47 f
  DP_OP_92J1_123_4628_U58/CO (CMPR32X2TS)                 0.47      15.94 f
  DP_OP_92J1_123_4628_U57/CO (CMPR32X2TS)                 0.47      16.41 f
  DP_OP_92J1_123_4628_U56/CO (CMPR32X2TS)                 0.47      16.89 f
  DP_OP_92J1_123_4628_U55/CO (CMPR32X2TS)                 0.47      17.36 f
  DP_OP_92J1_123_4628_U54/CO (CMPR32X2TS)                 0.47      17.83 f
  DP_OP_92J1_123_4628_U53/S (CMPR32X2TS)                  0.49      18.32 f
  U3825/Y (MX2X1TS)                                       0.33      18.65 f
  temp_reg_29_/D (DFFRXLTS)                               0.00      18.65 f
  data arrival time                                                 18.65

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_29_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -18.65
  --------------------------------------------------------------------------
  slack (MET)                                                     1543.46


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_28_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/CO (CMPR32X2TS)                  0.47      13.66 f
  DP_OP_94J1_127_532_U62/CO (CMPR32X2TS)                  0.47      14.13 f
  DP_OP_94J1_127_532_U61/CO (CMPR32X2TS)                  0.47      14.60 f
  DP_OP_94J1_127_532_U60/CO (CMPR32X2TS)                  0.47      15.08 f
  DP_OP_94J1_127_532_U59/CO (CMPR32X2TS)                  0.47      15.55 f
  DP_OP_94J1_127_532_U58/CO (CMPR32X2TS)                  0.47      16.02 f
  DP_OP_94J1_127_532_U57/CO (CMPR32X2TS)                  0.47      16.50 f
  DP_OP_94J1_127_532_U56/CO (CMPR32X2TS)                  0.47      16.97 f
  DP_OP_94J1_127_532_U55/CO (CMPR32X2TS)                  0.47      17.44 f
  DP_OP_94J1_127_532_U54/S (CMPR32X2TS)                   0.49      17.93 f
  U3894/Y (MX2X1TS)                                       0.33      18.26 f
  temp1_reg_28_/D (DFFXLTS)                               0.00      18.26 f
  data arrival time                                                 18.26

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_28_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -18.26
  --------------------------------------------------------------------------
  slack (MET)                                                     1543.76


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_28_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/CO (CMPR32X2TS)                 0.47      13.57 f
  DP_OP_92J1_123_4628_U62/CO (CMPR32X2TS)                 0.47      14.05 f
  DP_OP_92J1_123_4628_U61/CO (CMPR32X2TS)                 0.47      14.52 f
  DP_OP_92J1_123_4628_U60/CO (CMPR32X2TS)                 0.47      14.99 f
  DP_OP_92J1_123_4628_U59/CO (CMPR32X2TS)                 0.47      15.47 f
  DP_OP_92J1_123_4628_U58/CO (CMPR32X2TS)                 0.47      15.94 f
  DP_OP_92J1_123_4628_U57/CO (CMPR32X2TS)                 0.47      16.41 f
  DP_OP_92J1_123_4628_U56/CO (CMPR32X2TS)                 0.47      16.89 f
  DP_OP_92J1_123_4628_U55/CO (CMPR32X2TS)                 0.47      17.36 f
  DP_OP_92J1_123_4628_U54/S (CMPR32X2TS)                  0.49      17.85 f
  U3826/Y (MX2X1TS)                                       0.33      18.17 f
  temp_reg_28_/D (DFFRXLTS)                               0.00      18.17 f
  data arrival time                                                 18.17

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_28_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -18.17
  --------------------------------------------------------------------------
  slack (MET)                                                     1543.94


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_31_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3007/Y (AO22XLTS)                       0.54      10.62 f
  U3009/Y (NOR2XLTS)                       0.33      10.94 r
  U3010/Y (AOI21X1TS)                      0.19      11.13 f
  U3012/Y (NOR2XLTS)                       0.31      11.44 r
  U3013/Y (AOI21X1TS)                      0.19      11.64 f
  U3015/Y (NOR2XLTS)                       0.31      11.95 r
  U3016/Y (AOI21X1TS)                      0.19      12.14 f
  U3017/Y (NOR2XLTS)                       0.29      12.43 r
  U3019/Y (OAI21XLTS)                      0.24      12.66 f
  U3021/Y (NOR2XLTS)                       0.32      12.98 r
  U3022/Y (AOI21X1TS)                      0.19      13.18 f
  U3023/Y (NOR2XLTS)                       0.29      13.46 r
  U3025/Y (OAI21XLTS)                      0.24      13.70 f
  U3026/Y (NOR2XLTS)                       0.30      13.99 r
  U3028/Y (OAI21XLTS)                      0.24      14.23 f
  U2224/Y (NOR2XLTS)                       0.30      14.52 r
  U3030/Y (OAI21XLTS)                      0.25      14.78 f
  U3031/Y (AOI222XLTS)                     0.79      15.56 r
  U3033/Y (AOI222XLTS)                     0.45      16.02 f
  U5500/CO (CMPR32X2TS)                    0.71      16.73 f
  U5501/Y (XNOR2X1TS)                      0.25      16.98 r
  U5502/Y (XNOR2X1TS)                      0.32      17.30 r
  U5503/Y (OAI22X1TS)                      0.18      17.48 f
  U5504/Y (AO21XLTS)                       0.42      17.89 f
  y_t_reg_31_/D (DFFRXLTS)                 0.00      17.89 f
  data arrival time                                  17.89

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_31_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                 -17.89
  -----------------------------------------------------------
  slack (MET)                                      1544.21


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_27_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/CO (CMPR32X2TS)                  0.47      13.66 f
  DP_OP_94J1_127_532_U62/CO (CMPR32X2TS)                  0.47      14.13 f
  DP_OP_94J1_127_532_U61/CO (CMPR32X2TS)                  0.47      14.60 f
  DP_OP_94J1_127_532_U60/CO (CMPR32X2TS)                  0.47      15.08 f
  DP_OP_94J1_127_532_U59/CO (CMPR32X2TS)                  0.47      15.55 f
  DP_OP_94J1_127_532_U58/CO (CMPR32X2TS)                  0.47      16.02 f
  DP_OP_94J1_127_532_U57/CO (CMPR32X2TS)                  0.47      16.50 f
  DP_OP_94J1_127_532_U56/CO (CMPR32X2TS)                  0.47      16.97 f
  DP_OP_94J1_127_532_U55/S (CMPR32X2TS)                   0.49      17.46 f
  U3893/Y (MX2X1TS)                                       0.33      17.79 f
  temp1_reg_27_/D (DFFXLTS)                               0.00      17.79 f
  data arrival time                                                 17.79

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_27_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -17.79
  --------------------------------------------------------------------------
  slack (MET)                                                     1544.23


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_27_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/CO (CMPR32X2TS)                 0.47      13.57 f
  DP_OP_92J1_123_4628_U62/CO (CMPR32X2TS)                 0.47      14.05 f
  DP_OP_92J1_123_4628_U61/CO (CMPR32X2TS)                 0.47      14.52 f
  DP_OP_92J1_123_4628_U60/CO (CMPR32X2TS)                 0.47      14.99 f
  DP_OP_92J1_123_4628_U59/CO (CMPR32X2TS)                 0.47      15.47 f
  DP_OP_92J1_123_4628_U58/CO (CMPR32X2TS)                 0.47      15.94 f
  DP_OP_92J1_123_4628_U57/CO (CMPR32X2TS)                 0.47      16.41 f
  DP_OP_92J1_123_4628_U56/CO (CMPR32X2TS)                 0.47      16.89 f
  DP_OP_92J1_123_4628_U55/S (CMPR32X2TS)                  0.49      17.37 f
  U3827/Y (MX2X1TS)                                       0.33      17.70 f
  temp_reg_27_/D (DFFRXLTS)                               0.00      17.70 f
  data arrival time                                                 17.70

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_27_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -17.70
  --------------------------------------------------------------------------
  slack (MET)                                                     1544.41


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_30_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3007/Y (AO22XLTS)                       0.54      10.62 f
  U3009/Y (NOR2XLTS)                       0.33      10.94 r
  U3010/Y (AOI21X1TS)                      0.19      11.13 f
  U3012/Y (NOR2XLTS)                       0.31      11.44 r
  U3013/Y (AOI21X1TS)                      0.19      11.64 f
  U3015/Y (NOR2XLTS)                       0.31      11.95 r
  U3016/Y (AOI21X1TS)                      0.19      12.14 f
  U3017/Y (NOR2XLTS)                       0.29      12.43 r
  U3019/Y (OAI21XLTS)                      0.24      12.66 f
  U3021/Y (NOR2XLTS)                       0.32      12.98 r
  U3022/Y (AOI21X1TS)                      0.19      13.18 f
  U3023/Y (NOR2XLTS)                       0.29      13.46 r
  U3025/Y (OAI21XLTS)                      0.24      13.70 f
  U3026/Y (NOR2XLTS)                       0.30      13.99 r
  U3028/Y (OAI21XLTS)                      0.24      14.23 f
  U2224/Y (NOR2XLTS)                       0.30      14.52 r
  U3030/Y (OAI21XLTS)                      0.25      14.78 f
  U3031/Y (AOI222XLTS)                     0.79      15.56 r
  U3033/Y (AOI222XLTS)                     0.45      16.02 f
  U5500/S (CMPR32X2TS)                     0.80      16.82 f
  U3035/Y (AOI222XLTS)                     0.63      17.45 r
  U3036/Y (INVX2TS)                        0.21      17.66 f
  y_t_reg_30_/D (DFFRXLTS)                 0.00      17.66 f
  data arrival time                                  17.66

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_30_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                 -17.66
  -----------------------------------------------------------
  slack (MET)                                      1544.44


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_26_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/CO (CMPR32X2TS)                  0.47      13.66 f
  DP_OP_94J1_127_532_U62/CO (CMPR32X2TS)                  0.47      14.13 f
  DP_OP_94J1_127_532_U61/CO (CMPR32X2TS)                  0.47      14.60 f
  DP_OP_94J1_127_532_U60/CO (CMPR32X2TS)                  0.47      15.08 f
  DP_OP_94J1_127_532_U59/CO (CMPR32X2TS)                  0.47      15.55 f
  DP_OP_94J1_127_532_U58/CO (CMPR32X2TS)                  0.47      16.02 f
  DP_OP_94J1_127_532_U57/CO (CMPR32X2TS)                  0.47      16.50 f
  DP_OP_94J1_127_532_U56/S (CMPR32X2TS)                   0.49      16.98 f
  U3891/Y (MX2X1TS)                                       0.33      17.32 f
  temp1_reg_26_/D (DFFXLTS)                               0.00      17.32 f
  data arrival time                                                 17.32

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_26_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -17.32
  --------------------------------------------------------------------------
  slack (MET)                                                     1544.70


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_26_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/CO (CMPR32X2TS)                 0.47      13.57 f
  DP_OP_92J1_123_4628_U62/CO (CMPR32X2TS)                 0.47      14.05 f
  DP_OP_92J1_123_4628_U61/CO (CMPR32X2TS)                 0.47      14.52 f
  DP_OP_92J1_123_4628_U60/CO (CMPR32X2TS)                 0.47      14.99 f
  DP_OP_92J1_123_4628_U59/CO (CMPR32X2TS)                 0.47      15.47 f
  DP_OP_92J1_123_4628_U58/CO (CMPR32X2TS)                 0.47      15.94 f
  DP_OP_92J1_123_4628_U57/CO (CMPR32X2TS)                 0.47      16.41 f
  DP_OP_92J1_123_4628_U56/S (CMPR32X2TS)                  0.49      16.90 f
  U3829/Y (MX2X1TS)                                       0.33      17.23 f
  temp_reg_26_/D (DFFRXLTS)                               0.00      17.23 f
  data arrival time                                                 17.23

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_26_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -17.23
  --------------------------------------------------------------------------
  slack (MET)                                                     1544.88


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_25_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/CO (CMPR32X2TS)                  0.47      13.66 f
  DP_OP_94J1_127_532_U62/CO (CMPR32X2TS)                  0.47      14.13 f
  DP_OP_94J1_127_532_U61/CO (CMPR32X2TS)                  0.47      14.60 f
  DP_OP_94J1_127_532_U60/CO (CMPR32X2TS)                  0.47      15.08 f
  DP_OP_94J1_127_532_U59/CO (CMPR32X2TS)                  0.47      15.55 f
  DP_OP_94J1_127_532_U58/CO (CMPR32X2TS)                  0.47      16.02 f
  DP_OP_94J1_127_532_U57/S (CMPR32X2TS)                   0.49      16.51 f
  U3890/Y (MX2X1TS)                                       0.33      16.84 f
  temp1_reg_25_/D (DFFXLTS)                               0.00      16.84 f
  data arrival time                                                 16.84

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_25_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -16.84
  --------------------------------------------------------------------------
  slack (MET)                                                     1545.18


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_25_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/CO (CMPR32X2TS)                 0.47      13.57 f
  DP_OP_92J1_123_4628_U62/CO (CMPR32X2TS)                 0.47      14.05 f
  DP_OP_92J1_123_4628_U61/CO (CMPR32X2TS)                 0.47      14.52 f
  DP_OP_92J1_123_4628_U60/CO (CMPR32X2TS)                 0.47      14.99 f
  DP_OP_92J1_123_4628_U59/CO (CMPR32X2TS)                 0.47      15.47 f
  DP_OP_92J1_123_4628_U58/CO (CMPR32X2TS)                 0.47      15.94 f
  DP_OP_92J1_123_4628_U57/S (CMPR32X2TS)                  0.49      16.43 f
  U3830/Y (MX2X1TS)                                       0.33      16.75 f
  temp_reg_25_/D (DFFRXLTS)                               0.00      16.75 f
  data arrival time                                                 16.75

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_25_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -16.75
  --------------------------------------------------------------------------
  slack (MET)                                                     1545.36


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_29_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3007/Y (AO22XLTS)                       0.54      10.62 f
  U3009/Y (NOR2XLTS)                       0.33      10.94 r
  U3010/Y (AOI21X1TS)                      0.19      11.13 f
  U3012/Y (NOR2XLTS)                       0.31      11.44 r
  U3013/Y (AOI21X1TS)                      0.19      11.64 f
  U3015/Y (NOR2XLTS)                       0.31      11.95 r
  U3016/Y (AOI21X1TS)                      0.19      12.14 f
  U3017/Y (NOR2XLTS)                       0.29      12.43 r
  U3019/Y (OAI21XLTS)                      0.24      12.66 f
  U3021/Y (NOR2XLTS)                       0.32      12.98 r
  U3022/Y (AOI21X1TS)                      0.19      13.18 f
  U3023/Y (NOR2XLTS)                       0.29      13.46 r
  U3025/Y (OAI21XLTS)                      0.24      13.70 f
  U3026/Y (NOR2XLTS)                       0.30      13.99 r
  U3028/Y (OAI21XLTS)                      0.24      14.23 f
  U2224/Y (NOR2XLTS)                       0.30      14.52 r
  U3030/Y (OAI21XLTS)                      0.25      14.78 f
  U3031/Y (AOI222XLTS)                     0.79      15.56 r
  U3606/Y (XOR2XLTS)                       0.41      15.97 r
  U3607/Y (XOR2XLTS)                       0.42      16.39 f
  U3609/Y (OAI21XLTS)                      0.23      16.62 r
  y_t_reg_29_/D (DFFRXLTS)                 0.00      16.62 r
  data arrival time                                  16.62

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_29_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                 -16.62
  -----------------------------------------------------------
  slack (MET)                                      1545.40


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_24_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/CO (CMPR32X2TS)                  0.47      13.66 f
  DP_OP_94J1_127_532_U62/CO (CMPR32X2TS)                  0.47      14.13 f
  DP_OP_94J1_127_532_U61/CO (CMPR32X2TS)                  0.47      14.60 f
  DP_OP_94J1_127_532_U60/CO (CMPR32X2TS)                  0.47      15.08 f
  DP_OP_94J1_127_532_U59/CO (CMPR32X2TS)                  0.47      15.55 f
  DP_OP_94J1_127_532_U58/S (CMPR32X2TS)                   0.49      16.04 f
  U3889/Y (MX2X1TS)                                       0.33      16.37 f
  temp1_reg_24_/D (DFFXLTS)                               0.00      16.37 f
  data arrival time                                                 16.37

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_24_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -16.37
  --------------------------------------------------------------------------
  slack (MET)                                                     1545.65


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_24_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/CO (CMPR32X2TS)                 0.47      13.57 f
  DP_OP_92J1_123_4628_U62/CO (CMPR32X2TS)                 0.47      14.05 f
  DP_OP_92J1_123_4628_U61/CO (CMPR32X2TS)                 0.47      14.52 f
  DP_OP_92J1_123_4628_U60/CO (CMPR32X2TS)                 0.47      14.99 f
  DP_OP_92J1_123_4628_U59/CO (CMPR32X2TS)                 0.47      15.47 f
  DP_OP_92J1_123_4628_U58/S (CMPR32X2TS)                  0.49      15.95 f
  U3831/Y (MX2X1TS)                                       0.33      16.28 f
  temp_reg_24_/D (DFFRXLTS)                               0.00      16.28 f
  data arrival time                                                 16.28

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_24_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -16.28
  --------------------------------------------------------------------------
  slack (MET)                                                     1545.83


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_23_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/CO (CMPR32X2TS)                  0.47      13.66 f
  DP_OP_94J1_127_532_U62/CO (CMPR32X2TS)                  0.47      14.13 f
  DP_OP_94J1_127_532_U61/CO (CMPR32X2TS)                  0.47      14.60 f
  DP_OP_94J1_127_532_U60/CO (CMPR32X2TS)                  0.47      15.08 f
  DP_OP_94J1_127_532_U59/S (CMPR32X2TS)                   0.49      15.56 f
  U3888/Y (MX2X1TS)                                       0.33      15.90 f
  temp1_reg_23_/D (DFFXLTS)                               0.00      15.90 f
  data arrival time                                                 15.90

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_23_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -15.90
  --------------------------------------------------------------------------
  slack (MET)                                                     1546.12


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_28_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3007/Y (AO22XLTS)                       0.54      10.62 f
  U3009/Y (NOR2XLTS)                       0.33      10.94 r
  U3010/Y (AOI21X1TS)                      0.19      11.13 f
  U3012/Y (NOR2XLTS)                       0.31      11.44 r
  U3013/Y (AOI21X1TS)                      0.19      11.64 f
  U3015/Y (NOR2XLTS)                       0.31      11.95 r
  U3016/Y (AOI21X1TS)                      0.19      12.14 f
  U3017/Y (NOR2XLTS)                       0.29      12.43 r
  U3019/Y (OAI21XLTS)                      0.24      12.66 f
  U3021/Y (NOR2XLTS)                       0.32      12.98 r
  U3022/Y (AOI21X1TS)                      0.19      13.18 f
  U3023/Y (NOR2XLTS)                       0.29      13.46 r
  U3025/Y (OAI21XLTS)                      0.24      13.70 f
  U3026/Y (NOR2XLTS)                       0.30      13.99 r
  U3028/Y (OAI21XLTS)                      0.24      14.23 f
  U2224/Y (NOR2XLTS)                       0.30      14.52 r
  U3030/Y (OAI21XLTS)                      0.25      14.78 f
  U3602/Y (XOR2XLTS)                       0.37      15.14 r
  U3603/Y (XNOR2X1TS)                      0.36      15.51 f
  U3605/Y (OAI21XLTS)                      0.25      15.76 r
  y_t_reg_28_/D (DFFRXLTS)                 0.00      15.76 r
  data arrival time                                  15.76

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_28_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                 -15.76
  -----------------------------------------------------------
  slack (MET)                                      1546.26


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_23_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/CO (CMPR32X2TS)                 0.47      13.57 f
  DP_OP_92J1_123_4628_U62/CO (CMPR32X2TS)                 0.47      14.05 f
  DP_OP_92J1_123_4628_U61/CO (CMPR32X2TS)                 0.47      14.52 f
  DP_OP_92J1_123_4628_U60/CO (CMPR32X2TS)                 0.47      14.99 f
  DP_OP_92J1_123_4628_U59/S (CMPR32X2TS)                  0.49      15.48 f
  U3832/Y (MX2X1TS)                                       0.33      15.81 f
  temp_reg_23_/D (DFFRXLTS)                               0.00      15.81 f
  data arrival time                                                 15.81

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_23_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -15.81
  --------------------------------------------------------------------------
  slack (MET)                                                     1546.30


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_22_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/CO (CMPR32X2TS)                  0.47      13.66 f
  DP_OP_94J1_127_532_U62/CO (CMPR32X2TS)                  0.47      14.13 f
  DP_OP_94J1_127_532_U61/CO (CMPR32X2TS)                  0.47      14.60 f
  DP_OP_94J1_127_532_U60/S (CMPR32X2TS)                   0.49      15.09 f
  U3886/Y (MX2X1TS)                                       0.33      15.42 f
  temp1_reg_22_/D (DFFXLTS)                               0.00      15.42 f
  data arrival time                                                 15.42

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_22_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -15.42
  --------------------------------------------------------------------------
  slack (MET)                                                     1546.60


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_27_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3007/Y (AO22XLTS)                       0.54      10.62 f
  U3009/Y (NOR2XLTS)                       0.33      10.94 r
  U3010/Y (AOI21X1TS)                      0.19      11.13 f
  U3012/Y (NOR2XLTS)                       0.31      11.44 r
  U3013/Y (AOI21X1TS)                      0.19      11.64 f
  U3015/Y (NOR2XLTS)                       0.31      11.95 r
  U3016/Y (AOI21X1TS)                      0.19      12.14 f
  U3017/Y (NOR2XLTS)                       0.29      12.43 r
  U3019/Y (OAI21XLTS)                      0.24      12.66 f
  U3021/Y (NOR2XLTS)                       0.32      12.98 r
  U3022/Y (AOI21X1TS)                      0.19      13.18 f
  U3023/Y (NOR2XLTS)                       0.29      13.46 r
  U3025/Y (OAI21XLTS)                      0.24      13.70 f
  U3026/Y (NOR2XLTS)                       0.30      13.99 r
  U3028/Y (OAI21XLTS)                      0.24      14.23 f
  U2224/Y (NOR2XLTS)                       0.30      14.52 r
  U3598/Y (NOR2BX1TS)                      0.17      14.69 f
  U3599/Y (XOR2XLTS)                       0.30      15.00 f
  U3601/Y (OAI21XLTS)                      0.25      15.25 r
  y_t_reg_27_/D (DFFRXLTS)                 0.00      15.25 r
  data arrival time                                  15.25

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_27_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                 -15.25
  -----------------------------------------------------------
  slack (MET)                                      1546.77


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_22_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/CO (CMPR32X2TS)                 0.47      13.57 f
  DP_OP_92J1_123_4628_U62/CO (CMPR32X2TS)                 0.47      14.05 f
  DP_OP_92J1_123_4628_U61/CO (CMPR32X2TS)                 0.47      14.52 f
  DP_OP_92J1_123_4628_U60/S (CMPR32X2TS)                  0.49      15.01 f
  U3834/Y (MX2X1TS)                                       0.33      15.34 f
  temp_reg_22_/D (DFFRXLTS)                               0.00      15.34 f
  data arrival time                                                 15.34

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_22_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -15.34
  --------------------------------------------------------------------------
  slack (MET)                                                     1546.78


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_21_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/CO (CMPR32X2TS)                  0.47      13.66 f
  DP_OP_94J1_127_532_U62/CO (CMPR32X2TS)                  0.47      14.13 f
  DP_OP_94J1_127_532_U61/S (CMPR32X2TS)                   0.49      14.62 f
  U3885/Y (MX2X1TS)                                       0.33      14.95 f
  temp1_reg_21_/D (DFFXLTS)                               0.00      14.95 f
  data arrival time                                                 14.95

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_21_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -14.95
  --------------------------------------------------------------------------
  slack (MET)                                                     1547.07


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_21_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/CO (CMPR32X2TS)                 0.47      13.57 f
  DP_OP_92J1_123_4628_U62/CO (CMPR32X2TS)                 0.47      14.05 f
  DP_OP_92J1_123_4628_U61/S (CMPR32X2TS)                  0.49      14.53 f
  U3835/Y (MX2X1TS)                                       0.33      14.86 f
  temp_reg_21_/D (DFFRXLTS)                               0.00      14.86 f
  data arrival time                                                 14.86

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_21_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -14.86
  --------------------------------------------------------------------------
  slack (MET)                                                     1547.25


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_26_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3007/Y (AO22XLTS)                       0.54      10.62 f
  U3009/Y (NOR2XLTS)                       0.33      10.94 r
  U3010/Y (AOI21X1TS)                      0.19      11.13 f
  U3012/Y (NOR2XLTS)                       0.31      11.44 r
  U3013/Y (AOI21X1TS)                      0.19      11.64 f
  U3015/Y (NOR2XLTS)                       0.31      11.95 r
  U3016/Y (AOI21X1TS)                      0.19      12.14 f
  U3017/Y (NOR2XLTS)                       0.29      12.43 r
  U3019/Y (OAI21XLTS)                      0.24      12.66 f
  U3021/Y (NOR2XLTS)                       0.32      12.98 r
  U3022/Y (AOI21X1TS)                      0.19      13.18 f
  U3023/Y (NOR2XLTS)                       0.29      13.46 r
  U3025/Y (OAI21XLTS)                      0.24      13.70 f
  U3026/Y (NOR2XLTS)                       0.30      13.99 r
  U3594/Y (NOR2BX1TS)                      0.17      14.16 f
  U3595/Y (XOR2XLTS)                       0.30      14.46 f
  U3597/Y (OAI21XLTS)                      0.25      14.72 r
  y_t_reg_26_/D (DFFRXLTS)                 0.00      14.72 r
  data arrival time                                  14.72

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_26_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                 -14.72
  -----------------------------------------------------------
  slack (MET)                                      1547.31


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_20_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/CO (CMPR32X2TS)                  0.47      13.66 f
  DP_OP_94J1_127_532_U62/S (CMPR32X2TS)                   0.49      14.14 f
  U3884/Y (MX2X1TS)                                       0.33      14.48 f
  temp1_reg_20_/D (DFFXLTS)                               0.00      14.48 f
  data arrival time                                                 14.48

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_20_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -14.48
  --------------------------------------------------------------------------
  slack (MET)                                                     1547.54


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_20_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/CO (CMPR32X2TS)                 0.47      13.57 f
  DP_OP_92J1_123_4628_U62/S (CMPR32X2TS)                  0.49      14.06 f
  U3836/Y (MX2X1TS)                                       0.33      14.39 f
  temp_reg_20_/D (DFFRXLTS)                               0.00      14.39 f
  data arrival time                                                 14.39

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_20_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -14.39
  --------------------------------------------------------------------------
  slack (MET)                                                     1547.72


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_25_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3007/Y (AO22XLTS)                       0.54      10.62 f
  U3009/Y (NOR2XLTS)                       0.33      10.94 r
  U3010/Y (AOI21X1TS)                      0.19      11.13 f
  U3012/Y (NOR2XLTS)                       0.31      11.44 r
  U3013/Y (AOI21X1TS)                      0.19      11.64 f
  U3015/Y (NOR2XLTS)                       0.31      11.95 r
  U3016/Y (AOI21X1TS)                      0.19      12.14 f
  U3017/Y (NOR2XLTS)                       0.29      12.43 r
  U3019/Y (OAI21XLTS)                      0.24      12.66 f
  U3021/Y (NOR2XLTS)                       0.32      12.98 r
  U3022/Y (AOI21X1TS)                      0.19      13.18 f
  U3023/Y (NOR2XLTS)                       0.29      13.46 r
  U3590/Y (NOR2BX1TS)                      0.17      13.63 f
  U3591/Y (XOR2XLTS)                       0.30      13.93 f
  U3593/Y (OAI21XLTS)                      0.25      14.18 r
  y_t_reg_25_/D (DFFRXLTS)                 0.00      14.18 r
  data arrival time                                  14.18

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_25_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                 -14.18
  -----------------------------------------------------------
  slack (MET)                                      1547.84


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_19_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/CO (CMPR32X2TS)                  0.47      13.18 f
  DP_OP_94J1_127_532_U63/S (CMPR32X2TS)                   0.49      13.67 f
  U3883/Y (MX2X1TS)                                       0.33      14.00 f
  temp1_reg_19_/D (DFFXLTS)                               0.00      14.00 f
  data arrival time                                                 14.00

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_19_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -14.00
  --------------------------------------------------------------------------
  slack (MET)                                                     1548.02


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_19_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/CO (CMPR32X2TS)                 0.47      13.10 f
  DP_OP_92J1_123_4628_U63/S (CMPR32X2TS)                  0.49      13.59 f
  U3837/Y (MX2X1TS)                                       0.33      13.92 f
  temp_reg_19_/D (DFFRXLTS)                               0.00      13.92 f
  data arrival time                                                 13.92

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_19_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -13.92
  --------------------------------------------------------------------------
  slack (MET)                                                     1548.20


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_24_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3007/Y (AO22XLTS)                       0.54      10.62 f
  U3009/Y (NOR2XLTS)                       0.33      10.94 r
  U3010/Y (AOI21X1TS)                      0.19      11.13 f
  U3012/Y (NOR2XLTS)                       0.31      11.44 r
  U3013/Y (AOI21X1TS)                      0.19      11.64 f
  U3015/Y (NOR2XLTS)                       0.31      11.95 r
  U3016/Y (AOI21X1TS)                      0.19      12.14 f
  U3017/Y (NOR2XLTS)                       0.29      12.43 r
  U3019/Y (OAI21XLTS)                      0.24      12.66 f
  U3021/Y (NOR2XLTS)                       0.32      12.98 r
  U3585/Y (NOR2BX1TS)                      0.18      13.16 f
  U3586/Y (XOR2XLTS)                       0.30      13.47 f
  U3589/Y (OAI21XLTS)                      0.25      13.72 r
  y_t_reg_24_/D (DFFRXLTS)                 0.00      13.72 r
  data arrival time                                  13.72

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_24_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                 -13.72
  -----------------------------------------------------------
  slack (MET)                                      1548.30


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_18_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/CO (CMPR32X2TS)                  0.47      12.71 f
  DP_OP_94J1_127_532_U64/S (CMPR32X2TS)                   0.49      13.20 f
  U3900/Y (MX2X1TS)                                       0.33      13.53 f
  temp1_reg_18_/D (DFFXLTS)                               0.00      13.53 f
  data arrival time                                                 13.53

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_18_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -13.53
  --------------------------------------------------------------------------
  slack (MET)                                                     1548.49


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_18_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/CO (CMPR32X2TS)                 0.47      12.63 f
  DP_OP_92J1_123_4628_U64/S (CMPR32X2TS)                  0.49      13.12 f
  U3839/Y (MX2X1TS)                                       0.33      13.44 f
  temp_reg_18_/D (DFFRXLTS)                               0.00      13.44 f
  data arrival time                                                 13.44

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_18_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -13.44
  --------------------------------------------------------------------------
  slack (MET)                                                     1548.67


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_23_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3007/Y (AO22XLTS)                       0.54      10.62 f
  U3009/Y (NOR2XLTS)                       0.33      10.94 r
  U3010/Y (AOI21X1TS)                      0.19      11.13 f
  U3012/Y (NOR2XLTS)                       0.31      11.44 r
  U3013/Y (AOI21X1TS)                      0.19      11.64 f
  U3015/Y (NOR2XLTS)                       0.31      11.95 r
  U3016/Y (AOI21X1TS)                      0.19      12.14 f
  U3017/Y (NOR2XLTS)                       0.29      12.43 r
  U3580/Y (NOR2BX1TS)                      0.17      12.60 f
  U3581/Y (XOR2XLTS)                       0.30      12.90 f
  U3584/Y (OAI21XLTS)                      0.25      13.15 r
  y_t_reg_23_/D (DFFRXLTS)                 0.00      13.15 r
  data arrival time                                  13.15

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_23_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                 -13.15
  -----------------------------------------------------------
  slack (MET)                                      1548.87


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_17_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/CO (CMPR32X2TS)                  0.47      12.24 f
  DP_OP_94J1_127_532_U65/S (CMPR32X2TS)                   0.49      12.72 f
  U3881/Y (MX2X1TS)                                       0.33      13.06 f
  temp1_reg_17_/D (DFFXLTS)                               0.00      13.06 f
  data arrival time                                                 13.06

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_17_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -13.06
  --------------------------------------------------------------------------
  slack (MET)                                                     1548.96


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_17_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/CO (CMPR32X2TS)                 0.47      12.15 f
  DP_OP_92J1_123_4628_U65/S (CMPR32X2TS)                  0.49      12.64 f
  U3840/Y (MX2X1TS)                                       0.33      12.97 f
  temp_reg_17_/D (DFFRXLTS)                               0.00      12.97 f
  data arrival time                                                 12.97

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_17_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -12.97
  --------------------------------------------------------------------------
  slack (MET)                                                     1549.14


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_22_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3007/Y (AO22XLTS)                       0.54      10.62 f
  U3009/Y (NOR2XLTS)                       0.33      10.94 r
  U3010/Y (AOI21X1TS)                      0.19      11.13 f
  U3012/Y (NOR2XLTS)                       0.31      11.44 r
  U3013/Y (AOI21X1TS)                      0.19      11.64 f
  U3015/Y (NOR2XLTS)                       0.31      11.95 r
  U3575/Y (NOR2BX1TS)                      0.18      12.13 f
  U3576/Y (XOR2XLTS)                       0.30      12.43 f
  U3578/Y (OAI21XLTS)                      0.25      12.68 r
  y_t_reg_22_/D (DFFRXLTS)                 0.00      12.68 r
  data arrival time                                  12.68

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_22_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                 -12.68
  -----------------------------------------------------------
  slack (MET)                                      1549.34


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_16_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/CO (CMPR32X2TS)                  0.47      11.76 f
  DP_OP_94J1_127_532_U66/S (CMPR32X2TS)                   0.49      12.25 f
  U3880/Y (MX2X1TS)                                       0.33      12.58 f
  temp1_reg_16_/D (DFFXLTS)                               0.00      12.58 f
  data arrival time                                                 12.58

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_16_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -12.58
  --------------------------------------------------------------------------
  slack (MET)                                                     1549.43


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_16_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/CO (CMPR32X2TS)                 0.47      11.68 f
  DP_OP_92J1_123_4628_U66/S (CMPR32X2TS)                  0.49      12.17 f
  U3841/Y (MX2X1TS)                                       0.33      12.50 f
  temp_reg_16_/D (DFFRXLTS)                               0.00      12.50 f
  data arrival time                                                 12.50

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_16_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -12.50
  --------------------------------------------------------------------------
  slack (MET)                                                     1549.62


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_21_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3007/Y (AO22XLTS)                       0.54      10.62 f
  U3009/Y (NOR2XLTS)                       0.33      10.94 r
  U3010/Y (AOI21X1TS)                      0.19      11.13 f
  U3012/Y (NOR2XLTS)                       0.31      11.44 r
  U3569/Y (NOR2BX1TS)                      0.18      11.63 f
  U3570/Y (XOR2XLTS)                       0.30      11.93 f
  U3573/Y (OAI21XLTS)                      0.25      12.18 r
  y_t_reg_21_/D (DFFRXLTS)                 0.00      12.18 r
  data arrival time                                  12.18

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_21_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                 -12.18
  -----------------------------------------------------------
  slack (MET)                                      1549.84


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/CO (CMPR32X2TS)                  0.47      11.29 f
  DP_OP_94J1_127_532_U67/S (CMPR32X2TS)                   0.49      11.78 f
  U3879/Y (MX2X1TS)                                       0.33      12.11 f
  temp1_reg_15_/D (DFFXLTS)                               0.00      12.11 f
  data arrival time                                                 12.11

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_15_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -12.11
  --------------------------------------------------------------------------
  slack (MET)                                                     1549.91


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/CO (CMPR32X2TS)                 0.47      11.21 f
  DP_OP_92J1_123_4628_U67/S (CMPR32X2TS)                  0.49      11.70 f
  U3842/Y (MX2X1TS)                                       0.33      12.02 f
  temp_reg_15_/D (DFFRXLTS)                               0.00      12.02 f
  data arrival time                                                 12.02

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_15_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -12.02
  --------------------------------------------------------------------------
  slack (MET)                                                     1550.09


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_20_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3007/Y (AO22XLTS)                       0.54      10.62 f
  U3009/Y (NOR2XLTS)                       0.33      10.94 r
  U3565/Y (NOR2BX1TS)                      0.18      11.12 f
  U3566/Y (XOR2XLTS)                       0.30      11.43 f
  U2236/Y (OAI21XLTS)                      0.25      11.68 r
  y_t_reg_20_/D (DFFRXLTS)                 0.00      11.68 r
  data arrival time                                  11.68

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_20_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                 -11.68
  -----------------------------------------------------------
  slack (MET)                                      1550.34


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/CO (CMPR32X2TS)                  0.47      10.82 f
  DP_OP_94J1_127_532_U68/S (CMPR32X2TS)                   0.49      11.31 f
  U3878/Y (MX2X1TS)                                       0.33      11.64 f
  temp1_reg_14_/D (DFFXLTS)                               0.00      11.64 f
  data arrival time                                                 11.64

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_14_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -11.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1550.38


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/CO (CMPR32X2TS)                 0.47      10.73 f
  DP_OP_92J1_123_4628_U68/S (CMPR32X2TS)                  0.49      11.22 f
  U3844/Y (MX2X1TS)                                       0.33      11.55 f
  temp_reg_14_/D (DFFRXLTS)                               0.00      11.55 f
  data arrival time                                                 11.55

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_14_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -11.55
  --------------------------------------------------------------------------
  slack (MET)                                                     1550.56


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/CO (CMPR32X2TS)                  0.47      10.34 f
  DP_OP_94J1_127_532_U69/S (CMPR32X2TS)                   0.49      10.83 f
  U3876/Y (MX2X1TS)                                       0.33      11.16 f
  temp1_reg_13_/D (DFFXLTS)                               0.00      11.16 f
  data arrival time                                                 11.16

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_13_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -11.16
  --------------------------------------------------------------------------
  slack (MET)                                                     1550.85


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/CO (CMPR32X2TS)                 0.47      10.26 f
  DP_OP_92J1_123_4628_U69/S (CMPR32X2TS)                  0.49      10.75 f
  U3845/Y (MX2X1TS)                                       0.33      11.08 f
  temp_reg_13_/D (DFFRXLTS)                               0.00      11.08 f
  data arrival time                                                 11.08

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_13_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -11.08
  --------------------------------------------------------------------------
  slack (MET)                                                     1551.04


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_19_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/CO (CMPR32X2TS)                    0.52       9.70 f
  U2223/Y (OR2X1TS)                        0.37      10.07 f
  U3561/Y (OAI2BB1X1TS)                    0.12      10.19 r
  U3562/Y (XOR2XLTS)                       0.30      10.49 f
  U3564/Y (OAI21XLTS)                      0.25      10.74 r
  y_t_reg_19_/D (DFFRXLTS)                 0.00      10.74 r
  data arrival time                                  10.74

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_19_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                 -10.74
  -----------------------------------------------------------
  slack (MET)                                      1551.28


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/CO (CMPR32X2TS)                  0.47       9.87 f
  DP_OP_94J1_127_532_U70/S (CMPR32X2TS)                   0.49      10.36 f
  U3875/Y (MX2X1TS)                                       0.33      10.69 f
  temp1_reg_12_/D (DFFXLTS)                               0.00      10.69 f
  data arrival time                                                 10.69

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_12_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -10.69
  --------------------------------------------------------------------------
  slack (MET)                                                     1551.33


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/CO (CMPR32X2TS)                 0.47       9.79 f
  DP_OP_92J1_123_4628_U70/S (CMPR32X2TS)                  0.49      10.28 f
  U3846/Y (MX2X1TS)                                       0.33      10.60 f
  temp_reg_12_/D (DFFRXLTS)                               0.00      10.60 f
  data arrival time                                                 10.60

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_12_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -10.60
  --------------------------------------------------------------------------
  slack (MET)                                                     1551.51


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_18_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U2999/Y (AOI222XLTS)                     0.45       9.18 f
  U3006/S (CMPR32X2TS)                     0.55       9.72 f
  U3003/Y (AOI222XLTS)                     0.63      10.35 r
  U3004/Y (INVX2TS)                        0.21      10.56 f
  y_t_reg_18_/D (DFFRXLTS)                 0.00      10.56 f
  data arrival time                                  10.56

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_18_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                 -10.56
  -----------------------------------------------------------
  slack (MET)                                      1551.54


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/CO (CMPR32X2TS)                  0.47       9.40 f
  DP_OP_94J1_127_532_U71/S (CMPR32X2TS)                   0.49       9.89 f
  U3874/Y (MX2X1TS)                                       0.33      10.22 f
  temp1_reg_11_/D (DFFXLTS)                               0.00      10.22 f
  data arrival time                                                 10.22

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_11_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                     1551.80


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/CO (CMPR32X2TS)                 0.47       9.31 f
  DP_OP_92J1_123_4628_U71/S (CMPR32X2TS)                  0.49       9.80 f
  U3847/Y (MX2X1TS)                                       0.33      10.13 f
  temp_reg_11_/D (DFFRXLTS)                               0.00      10.13 f
  data arrival time                                                 10.13

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_11_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (MET)                                                     1551.98


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_17_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U2997/Y (AOI222XLTS)                     0.79       8.73 r
  U3556/Y (XOR2XLTS)                       0.41       9.14 r
  U3557/Y (XOR2XLTS)                       0.42       9.56 f
  U3559/Y (OAI21XLTS)                      0.25       9.81 r
  y_t_reg_17_/D (DFFRXLTS)                 0.00       9.81 r
  data arrival time                                   9.81

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_17_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -9.81
  -----------------------------------------------------------
  slack (MET)                                      1552.22


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/CO (CMPR32X2TS)                  0.47       8.92 f
  DP_OP_94J1_127_532_U72/S (CMPR32X2TS)                   0.49       9.41 f
  U3873/Y (MX2X1TS)                                       0.33       9.74 f
  temp1_reg_10_/D (DFFXLTS)                               0.00       9.74 f
  data arrival time                                                  9.74

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_10_/CK (DFFXLTS)                              0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                     1552.27


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/CO (CMPR32X2TS)                 0.47       8.84 f
  DP_OP_92J1_123_4628_U72/S (CMPR32X2TS)                  0.49       9.33 f
  U3849/Y (MX2X1TS)                                       0.33       9.66 f
  temp_reg_10_/D (DFFRXLTS)                               0.00       9.66 f
  data arrival time                                                  9.66

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_10_/CK (DFFRXLTS)                              0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                     1552.46


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/CO (CMPR32X2TS)                  0.47       8.45 f
  DP_OP_94J1_127_532_U73/S (CMPR32X2TS)                   0.49       8.94 f
  U3871/Y (MX2X1TS)                                       0.33       9.27 f
  temp1_reg_9_/D (DFFXLTS)                                0.00       9.27 f
  data arrival time                                                  9.27

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_9_/CK (DFFXLTS)                               0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                     1552.75


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/CO (CMPR32X2TS)                 0.47       8.37 f
  DP_OP_92J1_123_4628_U73/S (CMPR32X2TS)                  0.49       8.86 f
  U3850/Y (MX2X1TS)                                       0.33       9.18 f
  temp_reg_9_/D (DFFRXLTS)                                0.00       9.18 f
  data arrival time                                                  9.18

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_9_/CK (DFFRXLTS)                               0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                 -9.18
  --------------------------------------------------------------------------
  slack (MET)                                                     1552.93


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_16_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U2996/Y (OAI21XLTS)                      0.25       7.94 f
  U3552/Y (XOR2XLTS)                       0.37       8.31 r
  U3553/Y (XNOR2X1TS)                      0.36       8.67 f
  U3555/Y (OAI21XLTS)                      0.25       8.92 r
  y_t_reg_16_/D (DFFRXLTS)                 0.00       8.92 r
  data arrival time                                   8.92

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_16_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -8.92
  -----------------------------------------------------------
  slack (MET)                                      1553.10


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/CO (CMPR32X2TS)                  0.47       7.98 f
  DP_OP_94J1_127_532_U74/S (CMPR32X2TS)                   0.49       8.47 f
  U3870/Y (MX2X1TS)                                       0.33       8.80 f
  temp1_reg_8_/D (DFFXLTS)                                0.00       8.80 f
  data arrival time                                                  8.80

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_8_/CK (DFFXLTS)                               0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                 -8.80
  --------------------------------------------------------------------------
  slack (MET)                                                     1553.22


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_31_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U3500/Y (NAND2X1TS)                      0.28       5.04 f
  U3501/Y (NOR2XLTS)                       0.44       5.48 r
  U5477/Y (NAND2X1TS)                      0.29       5.78 f
  U5478/Y (NOR2XLTS)                       0.36       6.14 r
  U5481/Y (NAND2X1TS)                      0.25       6.39 f
  U2232/Y (NOR2XLTS)                       0.28       6.67 r
  U5484/Y (NAND2X1TS)                      0.23       6.89 f
  U5486/Y (NOR2XLTS)                       0.37       7.26 r
  U5488/Y (NAND2X1TS)                      0.28       7.55 f
  U5490/Y (NOR2XLTS)                       0.37       7.92 r
  U5492/Y (NAND2X1TS)                      0.28       8.20 f
  U5494/Y (INVX2TS)                        0.10       8.30 r
  U5496/Y (NAND2X1TS)                      0.10       8.40 f
  U5497/Y (XNOR2X1TS)                      0.22       8.62 r
  N_mac_reg_31_/D (DFFRXLTS)               0.00       8.62 r
  data arrival time                                   8.62

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_31_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.50    1562.00
  data required time                               1562.00
  -----------------------------------------------------------
  data required time                               1562.00
  data arrival time                                  -8.62
  -----------------------------------------------------------
  slack (MET)                                      1553.38


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_30_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U3500/Y (NAND2X1TS)                      0.28       5.04 f
  U3501/Y (NOR2XLTS)                       0.44       5.48 r
  U5477/Y (NAND2X1TS)                      0.29       5.78 f
  U5478/Y (NOR2XLTS)                       0.36       6.14 r
  U5481/Y (NAND2X1TS)                      0.25       6.39 f
  U2232/Y (NOR2XLTS)                       0.28       6.67 r
  U5484/Y (NAND2X1TS)                      0.23       6.89 f
  U5486/Y (NOR2XLTS)                       0.37       7.26 r
  U5488/Y (NAND2X1TS)                      0.28       7.55 f
  U5490/Y (NOR2XLTS)                       0.37       7.92 r
  U5492/Y (NAND2X1TS)                      0.28       8.20 f
  U5494/Y (INVX2TS)                        0.10       8.30 r
  U5495/Y (XOR2XLTS)                       0.28       8.58 r
  N_mac_reg_30_/D (DFFRXLTS)               0.00       8.58 r
  data arrival time                                   8.58

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_30_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.53    1561.97
  data required time                               1561.97
  -----------------------------------------------------------
  data required time                               1561.97
  data arrival time                                  -8.58
  -----------------------------------------------------------
  slack (MET)                                      1553.39


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/CO (CMPR32X2TS)                 0.47       7.89 f
  DP_OP_92J1_123_4628_U74/S (CMPR32X2TS)                  0.49       8.38 f
  U3851/Y (MX2X1TS)                                       0.33       8.71 f
  temp_reg_8_/D (DFFRXLTS)                                0.00       8.71 f
  data arrival time                                                  8.71

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_8_/CK (DFFRXLTS)                               0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                 -8.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1553.40


  Startpoint: y_t2_reg_27_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y[12] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t2_reg_27_/CK (DFFRXLTS)               0.00       0.00 r
  y_t2_reg_27_/QN (DFFRXLTS)               0.91       0.91 r
  U2147/Y (INVX2TS)                        0.10       1.01 f
  U2921/Y (NOR4XLTS)                       0.63       1.64 r
  U2928/Y (NAND2X1TS)                      0.40       2.04 f
  U2929/Y (NOR2XLTS)                       0.33       2.37 r
  U2932/Y (NAND3XLTS)                      0.28       2.64 f
  U2933/Y (NOR3XLTS)                       0.77       3.41 r
  U2934/Y (INVX2TS)                        0.34       3.75 f
  U1691/Y (CLKBUFX2TS)                     0.27       4.02 f
  U2940/Y (NOR3XLTS)                       0.28       4.30 r
  U2942/Y (AND3X1TS)                       0.39       4.70 r
  U2947/Y (NAND3BXLTS)                     0.26       4.96 f
  U3515/Y (NOR2XLTS)                       0.35       5.32 r
  U3520/Y (NAND2X1TS)                      0.20       5.52 f
  U3521/Y (AOI21X1TS)                      0.17       5.68 r
  U2214/Y (AOI211XLTS)                     0.10       5.79 f
  U3522/Y (AOI2BB1XLTS)                    0.42       6.21 f
  U3523/Y (OAI32X1TS)                      0.31       6.52 r
  U1689/Y (OAI32X1TS)                      0.25       6.77 f
  U1688/Y (OAI32X1TS)                      0.31       7.08 r
  U3525/Y (OAI32X1TS)                      0.24       7.32 f
  U2230/Y (OAI21XLTS)                      0.42       7.74 r
  U3526/Y (NAND2X1TS)                      0.31       8.04 f
  U3530/Y (NAND2X1TS)                      0.20       8.24 r
  U3532/Y (INVX2TS)                        0.10       8.34 f
  U3533/Y (AOI221XLTS)                     0.56       8.90 r
  y[12] (out)                              0.00       8.90 r
  data arrival time                                   8.90

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  output external delay                   -0.05    1562.45
  data required time                               1562.45
  -----------------------------------------------------------
  data required time                               1562.45
  data arrival time                                  -8.90
  -----------------------------------------------------------
  slack (MET)                                      1553.55


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U2993/Y (AOI21X1TS)                      0.19       7.40 f
  U2994/Y (NOR2XLTS)                       0.29       7.69 r
  U3547/Y (NOR2BX1TS)                      0.17       7.86 f
  U3548/Y (XOR2XLTS)                       0.30       8.16 f
  U3551/Y (OAI21XLTS)                      0.25       8.41 r
  y_t_reg_15_/D (DFFRXLTS)                 0.00       8.41 r
  data arrival time                                   8.41

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_15_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -8.41
  -----------------------------------------------------------
  slack (MET)                                      1553.61


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_29_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U3500/Y (NAND2X1TS)                      0.28       5.04 f
  U3501/Y (NOR2XLTS)                       0.44       5.48 r
  U5477/Y (NAND2X1TS)                      0.29       5.78 f
  U5478/Y (NOR2XLTS)                       0.36       6.14 r
  U5481/Y (NAND2X1TS)                      0.25       6.39 f
  U2232/Y (NOR2XLTS)                       0.28       6.67 r
  U5484/Y (NAND2X1TS)                      0.23       6.89 f
  U5486/Y (NOR2XLTS)                       0.37       7.26 r
  U5488/Y (NAND2X1TS)                      0.28       7.55 f
  U5490/Y (NOR2XLTS)                       0.37       7.92 r
  U5492/Y (NAND2X1TS)                      0.28       8.20 f
  U5493/Y (OA21XLTS)                       0.25       8.46 f
  N_mac_reg_29_/D (DFFRXLTS)               0.00       8.46 f
  data arrival time                                   8.46

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_29_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -8.46
  -----------------------------------------------------------
  slack (MET)                                      1553.65


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/CO (CMPR32X2TS)                  0.47       7.50 f
  DP_OP_94J1_127_532_U75/S (CMPR32X2TS)                   0.49       7.99 f
  U3869/Y (MX2X1TS)                                       0.33       8.32 f
  temp1_reg_7_/D (DFFXLTS)                                0.00       8.32 f
  data arrival time                                                  8.32

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_7_/CK (DFFXLTS)                               0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                 -8.32
  --------------------------------------------------------------------------
  slack (MET)                                                     1553.69


  Startpoint: y_t2_reg_27_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y[13] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t2_reg_27_/CK (DFFRXLTS)               0.00       0.00 r
  y_t2_reg_27_/QN (DFFRXLTS)               0.91       0.91 r
  U2147/Y (INVX2TS)                        0.10       1.01 f
  U2921/Y (NOR4XLTS)                       0.63       1.64 r
  U2928/Y (NAND2X1TS)                      0.40       2.04 f
  U2929/Y (NOR2XLTS)                       0.33       2.37 r
  U2932/Y (NAND3XLTS)                      0.28       2.64 f
  U2933/Y (NOR3XLTS)                       0.77       3.41 r
  U2934/Y (INVX2TS)                        0.34       3.75 f
  U1691/Y (CLKBUFX2TS)                     0.27       4.02 f
  U2940/Y (NOR3XLTS)                       0.28       4.30 r
  U2942/Y (AND3X1TS)                       0.39       4.70 r
  U2947/Y (NAND3BXLTS)                     0.26       4.96 f
  U3515/Y (NOR2XLTS)                       0.35       5.32 r
  U3520/Y (NAND2X1TS)                      0.20       5.52 f
  U3521/Y (AOI21X1TS)                      0.17       5.68 r
  U2214/Y (AOI211XLTS)                     0.10       5.79 f
  U3522/Y (AOI2BB1XLTS)                    0.42       6.21 f
  U3523/Y (OAI32X1TS)                      0.31       6.52 r
  U1689/Y (OAI32X1TS)                      0.25       6.77 f
  U1688/Y (OAI32X1TS)                      0.31       7.08 r
  U3525/Y (OAI32X1TS)                      0.24       7.32 f
  U2230/Y (OAI21XLTS)                      0.42       7.74 r
  U3526/Y (NAND2X1TS)                      0.31       8.04 f
  U3530/Y (NAND2X1TS)                      0.20       8.24 r
  U2234/Y (NOR2XLTS)                       0.14       8.38 f
  U3531/Y (OAI22X1TS)                      0.25       8.63 r
  y[13] (out)                              0.00       8.63 r
  data arrival time                                   8.63

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  output external delay                   -0.05    1562.45
  data required time                               1562.45
  -----------------------------------------------------------
  data required time                               1562.45
  data arrival time                                  -8.63
  -----------------------------------------------------------
  slack (MET)                                      1553.82


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/CO (CMPR32X2TS)                 0.47       7.42 f
  DP_OP_92J1_123_4628_U75/S (CMPR32X2TS)                  0.49       7.91 f
  U3852/Y (MX2X1TS)                                       0.33       8.24 f
  temp_reg_7_/D (DFFRXLTS)                                0.00       8.24 f
  data arrival time                                                  8.24

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_7_/CK (DFFRXLTS)                               0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                 -8.24
  --------------------------------------------------------------------------
  slack (MET)                                                     1553.88


  Startpoint: y_t2_reg_27_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y[14] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t2_reg_27_/CK (DFFRXLTS)               0.00       0.00 r
  y_t2_reg_27_/QN (DFFRXLTS)               0.91       0.91 r
  U2147/Y (INVX2TS)                        0.10       1.01 f
  U2921/Y (NOR4XLTS)                       0.63       1.64 r
  U2928/Y (NAND2X1TS)                      0.40       2.04 f
  U2929/Y (NOR2XLTS)                       0.33       2.37 r
  U2932/Y (NAND3XLTS)                      0.28       2.64 f
  U2933/Y (NOR3XLTS)                       0.77       3.41 r
  U2934/Y (INVX2TS)                        0.34       3.75 f
  U1691/Y (CLKBUFX2TS)                     0.27       4.02 f
  U2940/Y (NOR3XLTS)                       0.28       4.30 r
  U2942/Y (AND3X1TS)                       0.39       4.70 r
  U2947/Y (NAND3BXLTS)                     0.26       4.96 f
  U3515/Y (NOR2XLTS)                       0.35       5.32 r
  U3520/Y (NAND2X1TS)                      0.20       5.52 f
  U3521/Y (AOI21X1TS)                      0.17       5.68 r
  U2214/Y (AOI211XLTS)                     0.10       5.79 f
  U3522/Y (AOI2BB1XLTS)                    0.42       6.21 f
  U3523/Y (OAI32X1TS)                      0.31       6.52 r
  U1689/Y (OAI32X1TS)                      0.25       6.77 f
  U1688/Y (OAI32X1TS)                      0.31       7.08 r
  U3525/Y (OAI32X1TS)                      0.24       7.32 f
  U2230/Y (OAI21XLTS)                      0.42       7.74 r
  U3526/Y (NAND2X1TS)                      0.31       8.04 f
  U3529/Y (NAND2X1TS)                      0.18       8.23 r
  U3905/Y (XNOR2X1TS)                      0.26       8.49 f
  y[14] (out)                              0.00       8.49 f
  data arrival time                                   8.49

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  output external delay                   -0.05    1562.45
  data required time                               1562.45
  -----------------------------------------------------------
  data required time                               1562.45
  data arrival time                                  -8.49
  -----------------------------------------------------------
  slack (MET)                                      1553.96


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_28_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U3500/Y (NAND2X1TS)                      0.28       5.04 f
  U3501/Y (NOR2XLTS)                       0.44       5.48 r
  U5477/Y (NAND2X1TS)                      0.29       5.78 f
  U5478/Y (NOR2XLTS)                       0.36       6.14 r
  U5481/Y (NAND2X1TS)                      0.25       6.39 f
  U2232/Y (NOR2XLTS)                       0.28       6.67 r
  U5484/Y (NAND2X1TS)                      0.23       6.89 f
  U5486/Y (NOR2XLTS)                       0.37       7.26 r
  U5488/Y (NAND2X1TS)                      0.28       7.55 f
  U5490/Y (NOR2XLTS)                       0.37       7.92 r
  U5491/Y (AOI21X1TS)                      0.19       8.11 f
  N_mac_reg_28_/D (DFFRXLTS)               0.00       8.11 f
  data arrival time                                   8.11

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_28_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.39    1562.11
  data required time                               1562.11
  -----------------------------------------------------------
  data required time                               1562.11
  data arrival time                                  -8.11
  -----------------------------------------------------------
  slack (MET)                                      1554.00


  Startpoint: y_t2_reg_27_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y[11] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t2_reg_27_/CK (DFFRXLTS)               0.00       0.00 r
  y_t2_reg_27_/QN (DFFRXLTS)               0.91       0.91 r
  U2147/Y (INVX2TS)                        0.10       1.01 f
  U2921/Y (NOR4XLTS)                       0.63       1.64 r
  U2928/Y (NAND2X1TS)                      0.40       2.04 f
  U2929/Y (NOR2XLTS)                       0.33       2.37 r
  U2932/Y (NAND3XLTS)                      0.28       2.64 f
  U2933/Y (NOR3XLTS)                       0.77       3.41 r
  U2934/Y (INVX2TS)                        0.34       3.75 f
  U1691/Y (CLKBUFX2TS)                     0.27       4.02 f
  U2940/Y (NOR3XLTS)                       0.28       4.30 r
  U2942/Y (AND3X1TS)                       0.39       4.70 r
  U2947/Y (NAND3BXLTS)                     0.26       4.96 f
  U3515/Y (NOR2XLTS)                       0.35       5.32 r
  U3520/Y (NAND2X1TS)                      0.20       5.52 f
  U3521/Y (AOI21X1TS)                      0.17       5.68 r
  U2214/Y (AOI211XLTS)                     0.10       5.79 f
  U3522/Y (AOI2BB1XLTS)                    0.42       6.21 f
  U3523/Y (OAI32X1TS)                      0.31       6.52 r
  U1689/Y (OAI32X1TS)                      0.25       6.77 f
  U1688/Y (OAI32X1TS)                      0.31       7.08 r
  U3525/Y (OAI32X1TS)                      0.24       7.32 f
  U2230/Y (OAI21XLTS)                      0.42       7.74 r
  U3526/Y (NAND2X1TS)                      0.31       8.04 f
  U3527/Y (OAI22X1TS)                      0.22       8.26 r
  U3528/Y (NOR2XLTS)                       0.16       8.42 f
  y[11] (out)                              0.00       8.42 f
  data arrival time                                   8.42

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  output external delay                   -0.05    1562.45
  data required time                               1562.45
  -----------------------------------------------------------
  data required time                               1562.45
  data arrival time                                  -8.42
  -----------------------------------------------------------
  slack (MET)                                      1554.03


  Startpoint: y_t2_reg_27_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y[10] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t2_reg_27_/CK (DFFRXLTS)               0.00       0.00 r
  y_t2_reg_27_/QN (DFFRXLTS)               0.91       0.91 r
  U2147/Y (INVX2TS)                        0.10       1.01 f
  U2921/Y (NOR4XLTS)                       0.63       1.64 r
  U2928/Y (NAND2X1TS)                      0.40       2.04 f
  U2929/Y (NOR2XLTS)                       0.33       2.37 r
  U2932/Y (NAND3XLTS)                      0.28       2.64 f
  U2933/Y (NOR3XLTS)                       0.77       3.41 r
  U2934/Y (INVX2TS)                        0.34       3.75 f
  U1691/Y (CLKBUFX2TS)                     0.27       4.02 f
  U2940/Y (NOR3XLTS)                       0.28       4.30 r
  U2942/Y (AND3X1TS)                       0.39       4.70 r
  U2947/Y (NAND3BXLTS)                     0.26       4.96 f
  U3515/Y (NOR2XLTS)                       0.35       5.32 r
  U3520/Y (NAND2X1TS)                      0.20       5.52 f
  U3521/Y (AOI21X1TS)                      0.17       5.68 r
  U2214/Y (AOI211XLTS)                     0.10       5.79 f
  U3522/Y (AOI2BB1XLTS)                    0.42       6.21 f
  U3523/Y (OAI32X1TS)                      0.31       6.52 r
  U1689/Y (OAI32X1TS)                      0.25       6.77 f
  U1688/Y (OAI32X1TS)                      0.31       7.08 r
  U3525/Y (OAI32X1TS)                      0.24       7.32 f
  U2230/Y (OAI21XLTS)                      0.42       7.74 r
  U3526/Y (NAND2X1TS)                      0.31       8.04 f
  U3904/Y (NOR2BX1TS)                      0.33       8.38 f
  y[10] (out)                              0.00       8.38 f
  data arrival time                                   8.38

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  output external delay                   -0.05    1562.45
  data required time                               1562.45
  -----------------------------------------------------------
  data required time                               1562.45
  data arrival time                                  -8.38
  -----------------------------------------------------------
  slack (MET)                                      1554.07


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U2990/Y (OAI21XLTS)                      0.24       6.89 f
  U2992/Y (NOR2XLTS)                       0.32       7.21 r
  U3542/Y (NOR2BX1TS)                      0.18       7.39 f
  U3543/Y (XOR2XLTS)                       0.30       7.69 f
  U3546/Y (OAI21XLTS)                      0.25       7.95 r
  y_t_reg_14_/D (DFFRXLTS)                 0.00       7.95 r
  data arrival time                                   7.95

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_14_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -7.95
  -----------------------------------------------------------
  slack (MET)                                      1554.08


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/CO (CMPR32X2TS)                  0.47       7.03 f
  DP_OP_94J1_127_532_U76/S (CMPR32X2TS)                   0.49       7.52 f
  U3868/Y (MX2X1TS)                                       0.33       7.85 f
  temp1_reg_6_/D (DFFXLTS)                                0.00       7.85 f
  data arrival time                                                  7.85

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_6_/CK (DFFXLTS)                               0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                 -7.85
  --------------------------------------------------------------------------
  slack (MET)                                                     1554.17


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_27_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U3500/Y (NAND2X1TS)                      0.28       5.04 f
  U3501/Y (NOR2XLTS)                       0.44       5.48 r
  U5477/Y (NAND2X1TS)                      0.29       5.78 f
  U5478/Y (NOR2XLTS)                       0.36       6.14 r
  U5481/Y (NAND2X1TS)                      0.25       6.39 f
  U2232/Y (NOR2XLTS)                       0.28       6.67 r
  U5484/Y (NAND2X1TS)                      0.23       6.89 f
  U5486/Y (NOR2XLTS)                       0.37       7.26 r
  U5488/Y (NAND2X1TS)                      0.28       7.55 f
  U5489/Y (OA21XLTS)                       0.25       7.80 f
  N_mac_reg_27_/D (DFFRXLTS)               0.00       7.80 f
  data arrival time                                   7.80

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_27_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -7.80
  -----------------------------------------------------------
  slack (MET)                                      1554.30


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/CO (CMPR32X2TS)                 0.64       6.95 f
  DP_OP_92J1_123_4628_U76/S (CMPR32X2TS)                  0.49       7.44 f
  U3854/Y (MX2X1TS)                                       0.33       7.76 f
  temp_reg_6_/D (DFFRXLTS)                                0.00       7.76 f
  data arrival time                                                  7.76

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_6_/CK (DFFRXLTS)                               0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                 -7.76
  --------------------------------------------------------------------------
  slack (MET)                                                     1554.35


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/CO (CMPR32X2TS)                  0.47       6.56 f
  DP_OP_94J1_127_532_U77/S (CMPR32X2TS)                   0.49       7.05 f
  U3866/Y (MX2X1TS)                                       0.33       7.38 f
  temp1_reg_5_/D (DFFXLTS)                                0.00       7.38 f
  data arrival time                                                  7.38

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_5_/CK (DFFXLTS)                               0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                 -7.38
  --------------------------------------------------------------------------
  slack (MET)                                                     1554.64


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U2987/Y (AOI21X1TS)                      0.19       6.37 f
  U2988/Y (NOR2XLTS)                       0.29       6.65 r
  U3538/Y (NOR2BX1TS)                      0.17       6.82 f
  U3539/Y (XOR2XLTS)                       0.30       7.13 f
  U3541/Y (OAI21XLTS)                      0.25       7.38 r
  y_t_reg_13_/D (DFFRXLTS)                 0.00       7.38 r
  data arrival time                                   7.38

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_13_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -7.38
  -----------------------------------------------------------
  slack (MET)                                      1554.65


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_26_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U3500/Y (NAND2X1TS)                      0.28       5.04 f
  U3501/Y (NOR2XLTS)                       0.44       5.48 r
  U5477/Y (NAND2X1TS)                      0.29       5.78 f
  U5478/Y (NOR2XLTS)                       0.36       6.14 r
  U5481/Y (NAND2X1TS)                      0.25       6.39 f
  U2232/Y (NOR2XLTS)                       0.28       6.67 r
  U5484/Y (NAND2X1TS)                      0.23       6.89 f
  U5486/Y (NOR2XLTS)                       0.37       7.26 r
  U5487/Y (AOI21X1TS)                      0.19       7.45 f
  N_mac_reg_26_/D (DFFRXLTS)               0.00       7.45 f
  data arrival time                                   7.45

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_26_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.39    1562.11
  data required time                               1562.11
  -----------------------------------------------------------
  data required time                               1562.11
  data arrival time                                  -7.45
  -----------------------------------------------------------
  slack (MET)                                      1554.65


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              1.00       1.00 r
  U1842/Y (INVX2TS)                                       0.17       1.17 f
  U1843/Y (INVX2TS)                                       0.09       1.26 r
  U2254/Y (NOR4XLTS)                                      0.11       1.37 f
  U2255/Y (NAND4BXLTS)                                    0.19       1.56 r
  U2256/Y (NOR2BX1TS)                                     0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                                   0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                                   0.28       2.16 f
  U2155/Y (INVX2TS)                                       0.16       2.32 r
  U1851/Y (INVX2TS)                                       0.10       2.43 f
  U1852/Y (INVX2TS)                                       0.08       2.50 r
  U2270/Y (NOR3XLTS)                                      0.11       2.62 f
  U2271/Y (CLKBUFX2TS)                                    0.25       2.87 f
  U2272/Y (CLKBUFX2TS)                                    0.23       3.10 f
  U2334/Y (CLKBUFX2TS)                                    0.23       3.33 f
  U2335/Y (CLKBUFX2TS)                                    0.24       3.56 f
  U2427/Y (AOI222XLTS)                                    0.84       4.40 r
  U1713/Y (OA22X1TS)                                      0.82       5.22 r
  U1829/Y (INVX2TS)                                       0.20       5.42 f
  DP_OP_92J1_123_4628_U146/S (ADDHXLTS)                   0.26       5.68 r
  DP_OP_92J1_123_4628_U145/S (CMPR32X2TS)                 0.63       6.30 f
  DP_OP_92J1_123_4628_U77/S (CMPR32X2TS)                  0.69       6.99 f
  U3855/Y (MX2X1TS)                                       0.33       7.32 f
  temp_reg_5_/D (DFFRXLTS)                                0.00       7.32 f
  data arrival time                                                  7.32

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_5_/CK (DFFRXLTS)                               0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                     1554.79


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_25_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U3500/Y (NAND2X1TS)                      0.28       5.04 f
  U3501/Y (NOR2XLTS)                       0.44       5.48 r
  U5477/Y (NAND2X1TS)                      0.29       5.78 f
  U5478/Y (NOR2XLTS)                       0.36       6.14 r
  U5481/Y (NAND2X1TS)                      0.25       6.39 f
  U2232/Y (NOR2XLTS)                       0.28       6.67 r
  U5484/Y (NAND2X1TS)                      0.23       6.89 f
  U5485/Y (OA21XLTS)                       0.25       7.14 f
  N_mac_reg_25_/D (DFFRXLTS)               0.00       7.14 f
  data arrival time                                   7.14

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_25_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                      1554.96


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U2984/Y (OAI21XLTS)                      0.24       5.86 f
  U2986/Y (NOR2XLTS)                       0.32       6.17 r
  U3534/Y (NOR2BX1TS)                      0.18       6.36 f
  U3535/Y (XOR2XLTS)                       0.30       6.66 f
  U3537/Y (OAI21XLTS)                      0.25       6.91 r
  y_t_reg_12_/D (DFFRXLTS)                 0.00       6.91 r
  data arrival time                                   6.91

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_12_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -6.91
  -----------------------------------------------------------
  slack (MET)                                      1555.11


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.32       5.39 f
  DP_OP_94J1_127_532_U79/CO (CMPR32X2TS)                  0.70       6.08 f
  DP_OP_94J1_127_532_U78/S (CMPR32X2TS)                   0.49       6.57 f
  U3865/Y (MX2X1TS)                                       0.33       6.90 f
  temp1_reg_4_/D (DFFXLTS)                                0.00       6.90 f
  data arrival time                                                  6.90

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_4_/CK (DFFXLTS)                               0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                 -6.90
  --------------------------------------------------------------------------
  slack (MET)                                                     1555.11


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3231/Y (CLKBUFX2TS)                                    0.20       3.71 r
  U1708/Y (AOI222X1TS)                                    0.27       3.98 f
  U1690/Y (OAI22X1TS)                                     0.52       4.50 r
  U1709/Y (INVX2TS)                                       0.31       4.81 f
  U1795/Y (INVX2TS)                                       0.18       4.98 r
  DP_OP_92J1_123_4628_U148/S (ADDHXLTS)                   0.32       5.30 f
  DP_OP_92J1_123_4628_U79/CO (CMPR32X2TS)                 0.70       6.00 f
  DP_OP_92J1_123_4628_U78/S (CMPR32X2TS)                  0.49       6.49 f
  U3856/Y (MX2X1TS)                                       0.33       6.81 f
  temp_reg_4_/D (DFFRXLTS)                                0.00       6.81 f
  data arrival time                                                  6.81

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_4_/CK (DFFRXLTS)                               0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                 -6.81
  --------------------------------------------------------------------------
  slack (MET)                                                     1555.30


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_23_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U3500/Y (NAND2X1TS)                      0.28       5.04 f
  U3501/Y (NOR2XLTS)                       0.44       5.48 r
  U5477/Y (NAND2X1TS)                      0.29       5.78 f
  U5478/Y (NOR2XLTS)                       0.36       6.14 r
  U5479/Y (AOI211XLTS)                     0.20       6.33 f
  U5480/Y (AO21XLTS)                       0.40       6.73 f
  N_mac_reg_23_/D (DFFRXLTS)               0.00       6.73 f
  data arrival time                                   6.73

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_23_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -6.73
  -----------------------------------------------------------
  slack (MET)                                      1555.37


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_24_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U3500/Y (NAND2X1TS)                      0.28       5.04 f
  U3501/Y (NOR2XLTS)                       0.44       5.48 r
  U5477/Y (NAND2X1TS)                      0.29       5.78 f
  U5478/Y (NOR2XLTS)                       0.36       6.14 r
  U5481/Y (NAND2X1TS)                      0.25       6.39 f
  U5482/Y (OAI211XLTS)                     0.14       6.53 r
  U5483/Y (OAI2BB1X1TS)                    0.17       6.71 f
  N_mac_reg_24_/D (DFFRXLTS)               0.00       6.71 f
  data arrival time                                   6.71

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_24_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.39    1562.11
  data required time                               1562.11
  -----------------------------------------------------------
  data required time                               1562.11
  data arrival time                                  -6.71
  -----------------------------------------------------------
  slack (MET)                                      1555.40


  Startpoint: y_t2_reg_27_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y[4] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t2_reg_27_/CK (DFFRXLTS)               0.00       0.00 r
  y_t2_reg_27_/QN (DFFRXLTS)               0.91       0.91 r
  U2147/Y (INVX2TS)                        0.10       1.01 f
  U2921/Y (NOR4XLTS)                       0.63       1.64 r
  U2928/Y (NAND2X1TS)                      0.40       2.04 f
  U2929/Y (NOR2XLTS)                       0.33       2.37 r
  U2932/Y (NAND3XLTS)                      0.28       2.64 f
  U2933/Y (NOR3XLTS)                       0.77       3.41 r
  U2934/Y (INVX2TS)                        0.34       3.75 f
  U1691/Y (CLKBUFX2TS)                     0.27       4.02 f
  U2940/Y (NOR3XLTS)                       0.28       4.30 r
  U2942/Y (AND3X1TS)                       0.39       4.70 r
  U2215/Y (OAI31X1TS)                      0.15       4.85 f
  U2944/Y (AOI32X1TS)                      0.25       5.10 r
  U2219/Y (OAI211XLTS)                     0.19       5.29 f
  U2225/Y (AOI211XLTS)                     0.38       5.67 r
  U2945/Y (OAI31X1TS)                      0.24       5.92 f
  U2946/Y (NAND2X1TS)                      0.19       6.11 r
  U2949/Y (NAND3BXLTS)                     0.21       6.32 f
  U2950/Y (INVX2TS)                        0.14       6.46 r
  U2148/Y (NAND2X1TS)                      0.13       6.59 f
  U2953/Y (NOR2XLTS)                       0.34       6.93 r
  y[4] (out)                               0.00       6.93 r
  data arrival time                                   6.93

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  output external delay                   -0.05    1562.45
  data required time                               1562.45
  -----------------------------------------------------------
  data required time                               1562.45
  data arrival time                                  -6.93
  -----------------------------------------------------------
  slack (MET)                                      1555.52


  Startpoint: y_t2_reg_27_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y[8] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t2_reg_27_/CK (DFFRXLTS)               0.00       0.00 r
  y_t2_reg_27_/QN (DFFRXLTS)               0.91       0.91 r
  U2147/Y (INVX2TS)                        0.10       1.01 f
  U2921/Y (NOR4XLTS)                       0.63       1.64 r
  U2928/Y (NAND2X1TS)                      0.40       2.04 f
  U2929/Y (NOR2XLTS)                       0.33       2.37 r
  U2932/Y (NAND3XLTS)                      0.28       2.64 f
  U2933/Y (NOR3XLTS)                       0.77       3.41 r
  U2934/Y (INVX2TS)                        0.34       3.75 f
  U1691/Y (CLKBUFX2TS)                     0.27       4.02 f
  U2940/Y (NOR3XLTS)                       0.28       4.30 r
  U2942/Y (AND3X1TS)                       0.39       4.70 r
  U2215/Y (OAI31X1TS)                      0.15       4.85 f
  U2944/Y (AOI32X1TS)                      0.25       5.10 r
  U2219/Y (OAI211XLTS)                     0.19       5.29 f
  U2225/Y (AOI211XLTS)                     0.38       5.67 r
  U2945/Y (OAI31X1TS)                      0.24       5.92 f
  U2946/Y (NAND2X1TS)                      0.19       6.11 r
  U2949/Y (NAND3BXLTS)                     0.21       6.32 f
  U2950/Y (INVX2TS)                        0.14       6.46 r
  U2952/Y (NAND2X1TS)                      0.12       6.58 f
  U3508/Y (NOR2XLTS)                       0.33       6.92 r
  y[8] (out)                               0.00       6.92 r
  data arrival time                                   6.92

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  output external delay                   -0.05    1562.45
  data required time                               1562.45
  -----------------------------------------------------------
  data required time                               1562.45
  data arrival time                                  -6.92
  -----------------------------------------------------------
  slack (MET)                                      1555.53


  Startpoint: y_t2_reg_27_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y[6] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t2_reg_27_/CK (DFFRXLTS)               0.00       0.00 r
  y_t2_reg_27_/QN (DFFRXLTS)               0.91       0.91 r
  U2147/Y (INVX2TS)                        0.10       1.01 f
  U2921/Y (NOR4XLTS)                       0.63       1.64 r
  U2928/Y (NAND2X1TS)                      0.40       2.04 f
  U2929/Y (NOR2XLTS)                       0.33       2.37 r
  U2932/Y (NAND3XLTS)                      0.28       2.64 f
  U2933/Y (NOR3XLTS)                       0.77       3.41 r
  U2934/Y (INVX2TS)                        0.34       3.75 f
  U1691/Y (CLKBUFX2TS)                     0.27       4.02 f
  U2940/Y (NOR3XLTS)                       0.28       4.30 r
  U2942/Y (AND3X1TS)                       0.39       4.70 r
  U2215/Y (OAI31X1TS)                      0.15       4.85 f
  U2944/Y (AOI32X1TS)                      0.25       5.10 r
  U2219/Y (OAI211XLTS)                     0.19       5.29 f
  U2225/Y (AOI211XLTS)                     0.38       5.67 r
  U2945/Y (OAI31X1TS)                      0.24       5.92 f
  U2946/Y (NAND2X1TS)                      0.19       6.11 r
  U2949/Y (NAND3BXLTS)                     0.21       6.32 f
  U2950/Y (INVX2TS)                        0.14       6.46 r
  U2952/Y (NAND2X1TS)                      0.12       6.58 f
  U2237/Y (NOR2XLTS)                       0.33       6.92 r
  y[6] (out)                               0.00       6.92 r
  data arrival time                                   6.92

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  output external delay                   -0.05    1562.45
  data required time                               1562.45
  -----------------------------------------------------------
  data required time                               1562.45
  data arrival time                                  -6.92
  -----------------------------------------------------------
  slack (MET)                                      1555.53


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp1_reg_3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3178/Y (CLKBUFX2TS)                                    0.19       3.70 r
  U3183/Y (AO22XLTS)                                      0.31       4.01 r
  U3184/Y (INVX2TS)                                       0.14       4.15 f
  U1720/Y (OAI22X1TS)                                     0.44       4.59 r
  U1707/Y (INVX2TS)                                       0.31       4.89 f
  U1804/Y (INVX2TS)                                       0.18       5.07 r
  DP_OP_94J1_127_532_U148/S (ADDHXLTS)                    0.28       5.35 r
  DP_OP_94J1_127_532_U79/S (CMPR32X2TS)                   0.78       6.13 f
  U3864/Y (MX2X1TS)                                       0.33       6.46 f
  temp1_reg_3_/D (DFFXLTS)                                0.00       6.46 f
  data arrival time                                                  6.46

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp1_reg_3_/CK (DFFXLTS)                               0.00    1562.50 r
  library setup time                                     -0.48    1562.02
  data required time                                              1562.02
  --------------------------------------------------------------------------
  data required time                                              1562.02
  data arrival time                                                 -6.46
  --------------------------------------------------------------------------
  slack (MET)                                                     1555.55


  Startpoint: y_t2_reg_27_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y[9] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t2_reg_27_/CK (DFFRXLTS)               0.00       0.00 r
  y_t2_reg_27_/QN (DFFRXLTS)               0.91       0.91 r
  U2147/Y (INVX2TS)                        0.10       1.01 f
  U2921/Y (NOR4XLTS)                       0.63       1.64 r
  U2928/Y (NAND2X1TS)                      0.40       2.04 f
  U2929/Y (NOR2XLTS)                       0.33       2.37 r
  U2932/Y (NAND3XLTS)                      0.28       2.64 f
  U2933/Y (NOR3XLTS)                       0.77       3.41 r
  U2934/Y (INVX2TS)                        0.34       3.75 f
  U1691/Y (CLKBUFX2TS)                     0.27       4.02 f
  U2940/Y (NOR3XLTS)                       0.28       4.30 r
  U2942/Y (AND3X1TS)                       0.39       4.70 r
  U2215/Y (OAI31X1TS)                      0.15       4.85 f
  U2944/Y (AOI32X1TS)                      0.25       5.10 r
  U2219/Y (OAI211XLTS)                     0.19       5.29 f
  U2225/Y (AOI211XLTS)                     0.38       5.67 r
  U2945/Y (OAI31X1TS)                      0.24       5.92 f
  U2946/Y (NAND2X1TS)                      0.19       6.11 r
  U2949/Y (NAND3BXLTS)                     0.21       6.32 f
  U2950/Y (INVX2TS)                        0.14       6.46 r
  U2148/Y (NAND2X1TS)                      0.13       6.59 f
  U3903/Y (NOR2BX1TS)                      0.22       6.81 r
  y[9] (out)                               0.00       6.81 r
  data arrival time                                   6.81

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  output external delay                   -0.05    1562.45
  data required time                               1562.45
  -----------------------------------------------------------
  data required time                               1562.45
  data arrival time                                  -6.81
  -----------------------------------------------------------
  slack (MET)                                      1555.64


  Startpoint: y_t2_reg_27_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y[5] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t2_reg_27_/CK (DFFRXLTS)               0.00       0.00 r
  y_t2_reg_27_/QN (DFFRXLTS)               0.91       0.91 r
  U2147/Y (INVX2TS)                        0.10       1.01 f
  U2921/Y (NOR4XLTS)                       0.63       1.64 r
  U2928/Y (NAND2X1TS)                      0.40       2.04 f
  U2929/Y (NOR2XLTS)                       0.33       2.37 r
  U2932/Y (NAND3XLTS)                      0.28       2.64 f
  U2933/Y (NOR3XLTS)                       0.77       3.41 r
  U2934/Y (INVX2TS)                        0.34       3.75 f
  U1691/Y (CLKBUFX2TS)                     0.27       4.02 f
  U2940/Y (NOR3XLTS)                       0.28       4.30 r
  U2942/Y (AND3X1TS)                       0.39       4.70 r
  U2215/Y (OAI31X1TS)                      0.15       4.85 f
  U2944/Y (AOI32X1TS)                      0.25       5.10 r
  U2219/Y (OAI211XLTS)                     0.19       5.29 f
  U2225/Y (AOI211XLTS)                     0.38       5.67 r
  U2945/Y (OAI31X1TS)                      0.24       5.92 f
  U2946/Y (NAND2X1TS)                      0.19       6.11 r
  U2949/Y (NAND3BXLTS)                     0.21       6.32 f
  U2950/Y (INVX2TS)                        0.14       6.46 r
  U2148/Y (NAND2X1TS)                      0.13       6.59 f
  U3901/Y (NOR2BX1TS)                      0.22       6.81 r
  y[5] (out)                               0.00       6.81 r
  data arrival time                                   6.81

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  output external delay                   -0.05    1562.45
  data required time                               1562.45
  -----------------------------------------------------------
  data required time                               1562.45
  data arrival time                                  -6.81
  -----------------------------------------------------------
  slack (MET)                                      1555.64


  Startpoint: y_t2_reg_27_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y[7] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t2_reg_27_/CK (DFFRXLTS)               0.00       0.00 r
  y_t2_reg_27_/QN (DFFRXLTS)               0.91       0.91 r
  U2147/Y (INVX2TS)                        0.10       1.01 f
  U2921/Y (NOR4XLTS)                       0.63       1.64 r
  U2928/Y (NAND2X1TS)                      0.40       2.04 f
  U2929/Y (NOR2XLTS)                       0.33       2.37 r
  U2932/Y (NAND3XLTS)                      0.28       2.64 f
  U2933/Y (NOR3XLTS)                       0.77       3.41 r
  U2934/Y (INVX2TS)                        0.34       3.75 f
  U1691/Y (CLKBUFX2TS)                     0.27       4.02 f
  U2940/Y (NOR3XLTS)                       0.28       4.30 r
  U2942/Y (AND3X1TS)                       0.39       4.70 r
  U2215/Y (OAI31X1TS)                      0.15       4.85 f
  U2944/Y (AOI32X1TS)                      0.25       5.10 r
  U2219/Y (OAI211XLTS)                     0.19       5.29 f
  U2225/Y (AOI211XLTS)                     0.38       5.67 r
  U2945/Y (OAI31X1TS)                      0.24       5.92 f
  U2946/Y (NAND2X1TS)                      0.19       6.11 r
  U2949/Y (NAND3BXLTS)                     0.21       6.32 f
  U2950/Y (INVX2TS)                        0.14       6.46 r
  U2952/Y (NAND2X1TS)                      0.12       6.58 f
  U3902/Y (NOR2BX1TS)                      0.22       6.80 r
  y[7] (out)                               0.00       6.80 r
  data arrival time                                   6.80

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  output external delay                   -0.05    1562.45
  data required time                               1562.45
  -----------------------------------------------------------
  data required time                               1562.45
  data arrival time                                  -6.80
  -----------------------------------------------------------
  slack (MET)                                      1555.65


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U2982/Y (OAI21XLTS)                      0.24       5.32 f
  U2222/Y (NOR2XLTS)                       0.30       5.62 r
  U3510/Y (NOR2BX1TS)                      0.17       5.79 f
  U3511/Y (XOR2XLTS)                       0.30       6.09 f
  U3514/Y (OAI21XLTS)                      0.25       6.34 r
  y_t_reg_11_/D (DFFRXLTS)                 0.00       6.34 r
  data arrival time                                   6.34

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_11_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -6.34
  -----------------------------------------------------------
  slack (MET)                                      1555.68


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: temp_reg_3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)                              0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)                              0.83       0.83 f
  U1842/Y (INVX2TS)                                       0.12       0.96 r
  U1843/Y (INVX2TS)                                       0.07       1.03 f
  U2254/Y (NOR4XLTS)                                      0.40       1.43 r
  U2255/Y (NAND4BXLTS)                                    0.30       1.74 f
  U2256/Y (NOR2BX1TS)                                     0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                                   0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                                   0.33       2.51 r
  U2155/Y (INVX2TS)                                       0.13       2.63 f
  U1851/Y (INVX2TS)                                       0.11       2.74 r
  U1852/Y (INVX2TS)                                       0.08       2.82 f
  U2270/Y (NOR3XLTS)                                      0.35       3.18 r
  U2271/Y (CLKBUFX2TS)                                    0.34       3.51 r
  U3231/Y (CLKBUFX2TS)                                    0.20       3.71 r
  U1708/Y (AOI222X1TS)                                    0.27       3.98 f
  U1690/Y (OAI22X1TS)                                     0.52       4.50 r
  U1709/Y (INVX2TS)                                       0.31       4.81 f
  U1795/Y (INVX2TS)                                       0.18       4.98 r
  DP_OP_92J1_123_4628_U148/S (ADDHXLTS)                   0.28       5.26 r
  DP_OP_92J1_123_4628_U79/S (CMPR32X2TS)                  0.78       6.05 f
  U3857/Y (MX2X1TS)                                       0.33       6.37 f
  temp_reg_3_/D (DFFRXLTS)                                0.00       6.37 f
  data arrival time                                                  6.37

  clock clk2 (rise edge)                               1562.50    1562.50
  clock network delay (ideal)                             0.00    1562.50
  temp_reg_3_/CK (DFFRXLTS)                               0.00    1562.50 r
  library setup time                                     -0.39    1562.11
  data required time                                              1562.11
  --------------------------------------------------------------------------
  data required time                                              1562.11
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                     1555.74


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_21_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U3500/Y (NAND2X1TS)                      0.28       5.04 f
  U3501/Y (NOR2XLTS)                       0.44       5.48 r
  U3502/Y (NOR2BX1TS)                      0.44       5.92 r
  U3503/Y (OAI32X1TS)                      0.18       6.10 f
  N_mac_reg_21_/D (DFFRXLTS)               0.00       6.10 f
  data arrival time                                   6.10

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_21_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -6.10
  -----------------------------------------------------------
  slack (MET)                                      1556.00


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_22_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U3500/Y (NAND2X1TS)                      0.28       5.04 f
  U3501/Y (NOR2XLTS)                       0.44       5.48 r
  U3626/Y (AOI21X1TS)                      0.27       5.75 f
  U3627/Y (AOI31XLTS)                      0.22       5.97 r
  N_mac_reg_22_/D (DFFRXLTS)               0.00       5.97 r
  data arrival time                                   5.97

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_22_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -5.97
  -----------------------------------------------------------
  slack (MET)                                      1556.05


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U2979/Y (AOI21X1TS)                      0.19       4.80 f
  U2980/Y (NOR2XLTS)                       0.29       5.09 r
  U3504/Y (NOR2BX1TS)                      0.17       5.26 f
  U3505/Y (XOR2XLTS)                       0.30       5.56 f
  U3507/Y (OAI21XLTS)                      0.25       5.81 r
  y_t_reg_10_/D (DFFRXLTS)                 0.00       5.81 r
  data arrival time                                   5.81

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_10_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -5.81
  -----------------------------------------------------------
  slack (MET)                                      1556.21


  Startpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_9_ (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t_reg_4_/CK (DFFRXLTS)                 0.00       0.00 r
  y_t_reg_4_/Q (DFFRXLTS)                  0.81       0.81 r
  intadd_0_U28/S (CMPR32X2TS)              0.88       1.69 f
  U2963/Y (NOR2XLTS)                       0.29       1.98 r
  U2965/Y (OAI21XLTS)                      0.24       2.22 f
  U2967/Y (NOR2XLTS)                       0.32       2.54 r
  U2968/Y (AOI21X1TS)                      0.19       2.73 f
  U2969/Y (NOR2XLTS)                       0.29       3.02 r
  U2971/Y (OAI21XLTS)                      0.24       3.25 f
  U2973/Y (NOR2XLTS)                       0.32       3.57 r
  U2974/Y (AOI21X1TS)                      0.19       3.77 f
  U2975/Y (NOR2XLTS)                       0.29       4.05 r
  U2218/Y (OAI21XLTS)                      0.24       4.29 f
  U2978/Y (NOR2XLTS)                       0.32       4.61 r
  U3493/Y (NOR2BX1TS)                      0.18       4.79 f
  U3494/Y (XOR2XLTS)                       0.30       5.09 f
  U3496/Y (OAI21XLTS)                      0.25       5.34 r
  y_t_reg_9_/D (DFFRXLTS)                  0.00       5.34 r
  data arrival time                                   5.34

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_9_/CK (DFFRXLTS)                 0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -5.34
  -----------------------------------------------------------
  slack (MET)                                      1556.68


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_20_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U3500/Y (NAND2X1TS)                      0.28       5.04 f
  U5475/Y (OAI211XLTS)                     0.16       5.20 r
  U5476/Y (OAI2BB1X1TS)                    0.17       5.37 f
  N_mac_reg_20_/D (DFFRXLTS)               0.00       5.37 f
  data arrival time                                   5.37

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_20_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.39    1562.11
  data required time                               1562.11
  -----------------------------------------------------------
  data required time                               1562.11
  data arrival time                                  -5.37
  -----------------------------------------------------------
  slack (MET)                                      1556.73


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_19_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U3498/Y (NAND4XLTS)                      0.26       4.37 f
  U3499/Y (NOR2XLTS)                       0.39       4.76 r
  U5473/Y (AOI211XLTS)                     0.20       4.96 f
  U5474/Y (AO21XLTS)                       0.40       5.36 f
  N_mac_reg_19_/D (DFFRXLTS)               0.00       5.36 f
  data arrival time                                   5.36

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_19_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -5.36
  -----------------------------------------------------------
  slack (MET)                                      1556.74


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_3_ (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2152/Y (INVX2TS)                        0.19       4.13 r
  U1896/Y (INVX2TS)                        0.09       4.22 f
  U3000/Y (OAI211XLTS)                     0.29       4.50 r
  U3001/Y (INVX2TS)                        0.28       4.78 f
  U3034/Y (CLKBUFX2TS)                     0.29       5.07 f
  U3480/Y (INVX2TS)                        0.13       5.20 r
  U3483/Y (OAI21XLTS)                      0.11       5.31 f
  y_t_reg_3_/D (DFFRXLTS)                  0.00       5.31 f
  data arrival time                                   5.31

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_3_/CK (DFFRXLTS)                 0.00    1562.50 r
  library setup time                      -0.39    1562.11
  data required time                               1562.11
  -----------------------------------------------------------
  data required time                               1562.11
  data arrival time                                  -5.31
  -----------------------------------------------------------
  slack (MET)                                      1556.80


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_8_ (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2152/Y (INVX2TS)                        0.19       4.13 r
  U1896/Y (INVX2TS)                        0.09       4.22 f
  U3000/Y (OAI211XLTS)                     0.29       4.50 r
  U3001/Y (INVX2TS)                        0.28       4.78 f
  U3034/Y (CLKBUFX2TS)                     0.29       5.07 f
  U3484/Y (INVX2TS)                        0.13       5.20 r
  U2235/Y (OAI21XLTS)                      0.10       5.30 f
  y_t_reg_8_/D (DFFRXLTS)                  0.00       5.30 f
  data arrival time                                   5.30

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_8_/CK (DFFRXLTS)                 0.00    1562.50 r
  library setup time                      -0.39    1562.11
  data required time                               1562.11
  -----------------------------------------------------------
  data required time                               1562.11
  data arrival time                                  -5.30
  -----------------------------------------------------------
  slack (MET)                                      1556.81


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_7_ (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2152/Y (INVX2TS)                        0.19       4.13 r
  U1896/Y (INVX2TS)                        0.09       4.22 f
  U3000/Y (OAI211XLTS)                     0.29       4.50 r
  U3001/Y (INVX2TS)                        0.28       4.78 f
  U3002/Y (CLKBUFX2TS)                     0.29       5.07 f
  U3474/Y (INVX2TS)                        0.13       5.20 r
  U3478/Y (OAI21XLTS)                      0.10       5.30 f
  y_t_reg_7_/D (DFFRXLTS)                  0.00       5.30 f
  data arrival time                                   5.30

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_7_/CK (DFFRXLTS)                 0.00    1562.50 r
  library setup time                      -0.39    1562.11
  data required time                               1562.11
  -----------------------------------------------------------
  data required time                               1562.11
  data arrival time                                  -5.30
  -----------------------------------------------------------
  slack (MET)                                      1556.81


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_5_ (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2152/Y (INVX2TS)                        0.19       4.13 r
  U1896/Y (INVX2TS)                        0.09       4.22 f
  U3000/Y (OAI211XLTS)                     0.29       4.50 r
  U3001/Y (INVX2TS)                        0.28       4.78 f
  U3034/Y (CLKBUFX2TS)                     0.29       5.07 f
  U3484/Y (INVX2TS)                        0.13       5.20 r
  U3488/Y (OAI21XLTS)                      0.10       5.30 f
  y_t_reg_5_/D (DFFRXLTS)                  0.00       5.30 f
  data arrival time                                   5.30

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_5_/CK (DFFRXLTS)                 0.00    1562.50 r
  library setup time                      -0.39    1562.11
  data required time                               1562.11
  -----------------------------------------------------------
  data required time                               1562.11
  data arrival time                                  -5.30
  -----------------------------------------------------------
  slack (MET)                                      1556.81


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               1.00       1.00 r
  U1842/Y (INVX2TS)                        0.17       1.17 f
  U1843/Y (INVX2TS)                        0.09       1.26 r
  U2254/Y (NOR4XLTS)                       0.11       1.37 f
  U2255/Y (NAND4BXLTS)                     0.19       1.56 r
  U2256/Y (NOR2BX1TS)                      0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                    0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                    0.28       2.16 f
  U2156/Y (INVX2TS)                        0.15       2.31 r
  U2258/Y (NAND2X1TS)                      0.13       2.44 f
  U2262/Y (NAND2X1TS)                      0.17       2.61 r
  U2263/Y (CLKBUFX2TS)                     0.22       2.82 r
  U2264/Y (CLKBUFX2TS)                     0.18       3.00 r
  U2150/Y (AO21XLTS)                       0.35       3.36 r
  U2153/Y (INVX2TS)                        0.21       3.57 f
  U2268/Y (NOR3XLTS)                       0.55       4.12 r
  U5458/Y (NAND2X1TS)                      0.40       4.52 f
  U5460/Y (INVX2TS)                        0.11       4.63 r
  U5462/Y (NAND2X1TS)                      0.10       4.73 f
  U5463/Y (XNOR2X1TS)                      0.23       4.96 r
  N_mac_reg_12_/D (DFFRXLTS)               0.00       4.96 r
  data arrival time                                   4.96

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_12_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.50    1562.00
  data required time                               1562.00
  -----------------------------------------------------------
  data required time                               1562.00
  data arrival time                                  -4.96
  -----------------------------------------------------------
  slack (MET)                                      1557.05


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               1.00       1.00 r
  U1842/Y (INVX2TS)                        0.17       1.17 f
  U1843/Y (INVX2TS)                        0.09       1.26 r
  U2254/Y (NOR4XLTS)                       0.11       1.37 f
  U2255/Y (NAND4BXLTS)                     0.19       1.56 r
  U2256/Y (NOR2BX1TS)                      0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                    0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                    0.28       2.16 f
  U2156/Y (INVX2TS)                        0.15       2.31 r
  U2258/Y (NAND2X1TS)                      0.13       2.44 f
  U2262/Y (NAND2X1TS)                      0.17       2.61 r
  U2263/Y (CLKBUFX2TS)                     0.22       2.82 r
  U2264/Y (CLKBUFX2TS)                     0.18       3.00 r
  U2150/Y (AO21XLTS)                       0.35       3.36 r
  U2153/Y (INVX2TS)                        0.21       3.57 f
  U2268/Y (NOR3XLTS)                       0.55       4.12 r
  U5458/Y (NAND2X1TS)                      0.40       4.52 f
  U5460/Y (INVX2TS)                        0.11       4.63 r
  U5461/Y (XOR2XLTS)                       0.28       4.91 r
  N_mac_reg_11_/D (DFFRXLTS)               0.00       4.91 r
  data arrival time                                   4.91

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_11_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.53    1561.97
  data required time                               1561.97
  -----------------------------------------------------------
  data required time                               1561.97
  data arrival time                                  -4.91
  -----------------------------------------------------------
  slack (MET)                                      1557.06


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_6_ (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2152/Y (INVX2TS)                        0.19       4.13 r
  U1896/Y (INVX2TS)                        0.09       4.22 f
  U3000/Y (OAI211XLTS)                     0.29       4.50 r
  U3473/Y (OAI21XLTS)                      0.33       4.84 f
  y_t_reg_6_/D (DFFRXLTS)                  0.00       4.84 f
  data arrival time                                   4.84

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_6_/CK (DFFRXLTS)                 0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.84
  -----------------------------------------------------------
  slack (MET)                                      1557.26


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t_reg_4_ (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2152/Y (INVX2TS)                        0.19       4.13 r
  U1896/Y (INVX2TS)                        0.09       4.22 f
  U3000/Y (OAI211XLTS)                     0.29       4.50 r
  U3469/Y (OAI21XLTS)                      0.33       4.84 f
  y_t_reg_4_/D (DFFRXLTS)                  0.00       4.84 f
  data arrival time                                   4.84

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t_reg_4_/CK (DFFRXLTS)                 0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.84
  -----------------------------------------------------------
  slack (MET)                                      1557.26


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               1.00       1.00 r
  U1842/Y (INVX2TS)                        0.17       1.17 f
  U1843/Y (INVX2TS)                        0.09       1.26 r
  U2254/Y (NOR4XLTS)                       0.11       1.37 f
  U2255/Y (NAND4BXLTS)                     0.19       1.56 r
  U2256/Y (NOR2BX1TS)                      0.12       1.68 f
  U2257/Y (CLKAND2X2TS)                    0.20       1.88 f
  U2154/Y (CLKAND2X2TS)                    0.28       2.16 f
  U2156/Y (INVX2TS)                        0.15       2.31 r
  U2258/Y (NAND2X1TS)                      0.13       2.44 f
  U2262/Y (NAND2X1TS)                      0.17       2.61 r
  U2263/Y (CLKBUFX2TS)                     0.22       2.82 r
  U2264/Y (CLKBUFX2TS)                     0.18       3.00 r
  U2150/Y (AO21XLTS)                       0.35       3.36 r
  U2153/Y (INVX2TS)                        0.21       3.57 f
  U2268/Y (NOR3XLTS)                       0.55       4.12 r
  U5458/Y (NAND2X1TS)                      0.40       4.52 f
  U5459/Y (OA21XLTS)                       0.27       4.78 f
  N_mac_reg_10_/D (DFFRXLTS)               0.00       4.78 f
  data arrival time                                   4.78

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_10_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.78
  -----------------------------------------------------------
  slack (MET)                                      1557.32


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_16_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U5466/Y (NOR2BX1TS)                      0.32       4.43 r
  U5469/Y (OA21XLTS)                       0.29       4.72 r
  N_mac_reg_16_/D (DFFRXLTS)               0.00       4.72 r
  data arrival time                                   4.72

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_16_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.44    1562.06
  data required time                               1562.06
  -----------------------------------------------------------
  data required time                               1562.06
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                      1557.34


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_18_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2152/Y (INVX2TS)                        0.19       4.13 r
  U1896/Y (INVX2TS)                        0.09       4.22 f
  U5471/Y (NAND4XLTS)                      0.17       4.39 r
  U5472/Y (XNOR2X1TS)                      0.26       4.65 r
  N_mac_reg_18_/D (DFFRXLTS)               0.00       4.65 r
  data arrival time                                   4.65

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_18_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.50    1562.00
  data required time                               1562.00
  -----------------------------------------------------------
  data required time                               1562.00
  data arrival time                                  -4.65
  -----------------------------------------------------------
  slack (MET)                                      1557.35


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2153/Y (INVX2TS)                        0.19       4.12 r
  U1898/Y (INVX2TS)                        0.09       4.22 f
  U5464/Y (NAND3XLTS)                      0.19       4.40 r
  U5465/Y (OA21XLTS)                       0.26       4.66 r
  N_mac_reg_14_/D (DFFRXLTS)               0.00       4.66 r
  data arrival time                                   4.66

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_14_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.44    1562.06
  data required time                               1562.06
  -----------------------------------------------------------
  data required time                               1562.06
  data arrival time                                  -4.66
  -----------------------------------------------------------
  slack (MET)                                      1557.40


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_17_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U5466/Y (NOR2BX1TS)                      0.32       4.43 r
  U5470/Y (AOI32X1TS)                      0.22       4.66 f
  N_mac_reg_17_/D (DFFRXLTS)               0.00       4.66 f
  data arrival time                                   4.66

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_17_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.66
  -----------------------------------------------------------
  slack (MET)                                      1557.44


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2152/Y (INVX2TS)                        0.19       4.13 r
  U5454/Y (AOI211XLTS)                     0.10       4.23 f
  U5455/Y (AO21XLTS)                       0.40       4.63 f
  N_mac_reg_7_/D (DFFRXLTS)                0.00       4.63 f
  data arrival time                                   4.63

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_7_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.63
  -----------------------------------------------------------
  slack (MET)                                      1557.47


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2153/Y (INVX2TS)                        0.19       4.12 r
  U2268/Y (NOR3XLTS)                       0.18       4.30 f
  U2269/Y (OAI32X1TS)                      0.25       4.55 r
  N_mac_reg_9_/D (DFFRXLTS)                0.00       4.55 r
  data arrival time                                   4.55

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_9_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -4.55
  -----------------------------------------------------------
  slack (MET)                                      1557.47


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2153/Y (INVX2TS)                        0.19       4.12 r
  U1898/Y (INVX2TS)                        0.09       4.22 f
  U2233/Y (OAI21XLTS)                      0.12       4.34 r
  U5450/Y (OAI22X1TS)                      0.22       4.56 f
  N_mac_reg_5_/D (DFFRXLTS)                0.00       4.56 f
  data arrival time                                   4.56

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_5_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.56
  -----------------------------------------------------------
  slack (MET)                                      1557.55


  Startpoint: N_mac_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_0_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_0_/Q (DFFRXLTS)                0.86       0.86 r
  U1894/Y (INVX2TS)                        0.20       1.06 f
  U1895/Y (INVX2TS)                        0.10       1.15 r
  U1715/Y (AND3X1TS)                       0.37       1.52 r
  U1863/Y (INVX2TS)                        0.12       1.64 f
  U2195/Y (OR2X1TS)                        0.47       2.11 f
  U2196/Y (INVX2TS)                        0.17       2.28 r
  U2265/Y (NAND2X1TS)                      0.14       2.43 f
  U2266/Y (NOR2XLTS)                       0.36       2.79 r
  U2267/Y (NAND2X1TS)                      0.30       3.09 f
  U3459/Y (NOR2XLTS)                       0.30       3.39 r
  U3461/Y (CLKAND2X2TS)                    0.35       3.74 r
  U3497/Y (AND3X1TS)                       0.38       4.12 r
  U5466/Y (NOR2BX1TS)                      0.32       4.43 r
  U5467/Y (AOI21X1TS)                      0.13       4.56 f
  N_mac_reg_15_/D (DFFRXLTS)               0.00       4.56 f
  data arrival time                                   4.56

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_15_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.39    1562.11
  data required time                               1562.11
  -----------------------------------------------------------
  data required time                               1562.11
  data arrival time                                  -4.56
  -----------------------------------------------------------
  slack (MET)                                      1557.55


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2152/Y (INVX2TS)                        0.19       4.13 r
  U1897/Y (INVX2TS)                        0.10       4.23 f
  U5451/Y (OAI211XLTS)                     0.14       4.37 r
  U5452/Y (OAI2BB1X1TS)                    0.17       4.54 f
  N_mac_reg_6_/D (DFFRXLTS)                0.00       4.54 f
  data arrival time                                   4.54

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_6_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.39    1562.11
  data required time                               1562.11
  -----------------------------------------------------------
  data required time                               1562.11
  data arrival time                                  -4.54
  -----------------------------------------------------------
  slack (MET)                                      1557.57


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2153/Y (INVX2TS)                        0.19       4.12 r
  U1898/Y (INVX2TS)                        0.09       4.22 f
  U5456/Y (OAI211XLTS)                     0.14       4.36 r
  U5457/Y (OAI2BB1X1TS)                    0.17       4.53 f
  N_mac_reg_8_/D (DFFRXLTS)                0.00       4.53 f
  data arrival time                                   4.53

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_8_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.39    1562.11
  data required time                               1562.11
  -----------------------------------------------------------
  data required time                               1562.11
  data arrival time                                  -4.53
  -----------------------------------------------------------
  slack (MET)                                      1557.58


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U2262/Y (NAND2X1TS)                      0.16       2.92 f
  U2263/Y (CLKBUFX2TS)                     0.25       3.16 f
  U2264/Y (CLKBUFX2TS)                     0.23       3.39 f
  U2150/Y (AO21XLTS)                       0.55       3.94 f
  U2152/Y (INVX2TS)                        0.19       4.13 r
  U3462/Y (NOR2BX1TS)                      0.10       4.23 f
  U3463/Y (NOR2XLTS)                       0.18       4.41 r
  N_mac_reg_13_/D (DFFRXLTS)               0.00       4.41 r
  data arrival time                                   4.41

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_13_/CK (DFFRXLTS)              0.00    1562.50 r
  library setup time                      -0.46    1562.04
  data required time                               1562.04
  -----------------------------------------------------------
  data required time                               1562.04
  data arrival time                                  -4.41
  -----------------------------------------------------------
  slack (MET)                                      1557.63


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_28_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3938/Y (CLKBUFX2TS)                     0.26       3.68 f
  U3951/Y (AO22XLTS)                       0.48       4.17 f
  y_t2_reg_28_/D (DFFRXLTS)                0.00       4.17 f
  data arrival time                                   4.17

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_28_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.17
  -----------------------------------------------------------
  slack (MET)                                      1557.94


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_20_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3919/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3942/Y (AO22XLTS)                       0.48       4.15 f
  y_t2_reg_20_/D (DFFRXLTS)                0.00       4.15 f
  data arrival time                                   4.15

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_20_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.15
  -----------------------------------------------------------
  slack (MET)                                      1557.95


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_27_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3908/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3950/Y (AO22XLTS)                       0.48       4.15 f
  y_t2_reg_27_/D (DFFRXLTS)                0.00       4.15 f
  data arrival time                                   4.15

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_27_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.15
  -----------------------------------------------------------
  slack (MET)                                      1557.95


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_24_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3919/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3947/Y (AO22XLTS)                       0.48       4.15 f
  y_t2_reg_24_/D (DFFRXLTS)                0.00       4.15 f
  data arrival time                                   4.15

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_24_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.15
  -----------------------------------------------------------
  slack (MET)                                      1557.95


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_26_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3908/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3949/Y (AO22XLTS)                       0.48       4.15 f
  y_t2_reg_26_/D (DFFRXLTS)                0.00       4.15 f
  data arrival time                                   4.15

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_26_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.15
  -----------------------------------------------------------
  slack (MET)                                      1557.95


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_22_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3919/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3944/Y (AO22XLTS)                       0.48       4.15 f
  y_t2_reg_22_/D (DFFRXLTS)                0.00       4.15 f
  data arrival time                                   4.15

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_22_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.15
  -----------------------------------------------------------
  slack (MET)                                      1557.95


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_25_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3908/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3948/Y (AO22XLTS)                       0.48       4.15 f
  y_t2_reg_25_/D (DFFRXLTS)                0.00       4.15 f
  data arrival time                                   4.15

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_25_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.15
  -----------------------------------------------------------
  slack (MET)                                      1557.95


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_19_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3912/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3941/Y (AO22XLTS)                       0.48       4.13 f
  y_t2_reg_19_/D (DFFRXLTS)                0.00       4.13 f
  data arrival time                                   4.13

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_19_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                      1557.97


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_17_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3912/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3937/Y (AO22XLTS)                       0.48       4.13 f
  y_t2_reg_17_/D (DFFRXLTS)                0.00       4.13 f
  data arrival time                                   4.13

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_17_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                      1557.97


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_16_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3926/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3935/Y (AO22XLTS)                       0.48       4.13 f
  y_t2_reg_16_/D (DFFRXLTS)                0.00       4.13 f
  data arrival time                                   4.13

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_16_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                      1557.97


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3926/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3934/Y (AO22XLTS)                       0.48       4.13 f
  y_t2_reg_15_/D (DFFRXLTS)                0.00       4.13 f
  data arrival time                                   4.13

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_15_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                      1557.97


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3926/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3933/Y (AO22XLTS)                       0.48       4.13 f
  y_t2_reg_14_/D (DFFRXLTS)                0.00       4.13 f
  data arrival time                                   4.13

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_14_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                      1557.97


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3922/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3930/Y (AO22XLTS)                       0.48       4.13 f
  y_t2_reg_12_/D (DFFRXLTS)                0.00       4.13 f
  data arrival time                                   4.13

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_12_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                      1557.97


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3922/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3929/Y (AO22XLTS)                       0.48       4.13 f
  y_t2_reg_11_/D (DFFRXLTS)                0.00       4.13 f
  data arrival time                                   4.13

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_11_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                      1557.97


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3922/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3928/Y (AO22XLTS)                       0.48       4.13 f
  y_t2_reg_10_/D (DFFRXLTS)                0.00       4.13 f
  data arrival time                                   4.13

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_10_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                      1557.97


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3917/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3925/Y (AO22XLTS)                       0.48       4.13 f
  y_t2_reg_9_/D (DFFRXLTS)                 0.00       4.13 f
  data arrival time                                   4.13

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_9_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                      1557.97


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3917/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3924/Y (AO22XLTS)                       0.48       4.13 f
  y_t2_reg_8_/D (DFFRXLTS)                 0.00       4.13 f
  data arrival time                                   4.13

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_8_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                      1557.97


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3917/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3918/Y (AO22XLTS)                       0.48       4.13 f
  y_t2_reg_6_/D (DFFRXLTS)                 0.00       4.13 f
  data arrival time                                   4.13

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_6_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                      1557.97


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_31_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3912/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3954/Y (AO22XLTS)                       0.48       4.13 f
  y_t2_reg_31_/D (DFFRXLTS)                0.00       4.13 f
  data arrival time                                   4.13

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_31_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.40    1562.10
  data required time                               1562.10
  -----------------------------------------------------------
  data required time                               1562.10
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                      1557.97


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_18_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3938/Y (CLKBUFX2TS)                     0.26       3.68 f
  U3939/Y (INVX2TS)                        0.10       3.79 r
  U3940/Y (OAI2BB2XLTS)                    0.23       4.01 r
  y_t2_reg_18_/D (DFFRXLTS)                0.00       4.01 r
  data arrival time                                   4.01

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_18_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                      1558.01


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_30_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3908/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3909/Y (INVX2TS)                        0.10       3.78 r
  U3953/Y (OAI2BB2XLTS)                    0.23       4.00 r
  y_t2_reg_30_/D (DFFRXLTS)                0.00       4.00 r
  data arrival time                                   4.00

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_30_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                      1558.02


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_23_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3919/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3920/Y (INVX2TS)                        0.10       3.78 r
  U3945/Y (OAI2BB2XLTS)                    0.23       4.00 r
  y_t2_reg_23_/D (DFFRXLTS)                0.00       4.00 r
  data arrival time                                   4.00

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_23_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                      1558.02


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_21_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3919/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3920/Y (INVX2TS)                        0.10       3.78 r
  U3943/Y (OAI2BB2XLTS)                    0.23       4.00 r
  y_t2_reg_21_/D (DFFRXLTS)                0.00       4.00 r
  data arrival time                                   4.00

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_21_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                      1558.02


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3919/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3920/Y (INVX2TS)                        0.10       3.78 r
  U3932/Y (OAI2BB2XLTS)                    0.23       4.00 r
  y_t2_reg_13_/D (DFFRXLTS)                0.00       4.00 r
  data arrival time                                   4.00

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_13_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                      1558.02


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3919/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3920/Y (INVX2TS)                        0.10       3.78 r
  U3921/Y (OAI2BB2XLTS)                    0.23       4.00 r
  y_t2_reg_7_/D (DFFRXLTS)                 0.00       4.00 r
  data arrival time                                   4.00

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_7_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                      1558.02


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3908/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3909/Y (INVX2TS)                        0.10       3.78 r
  U3916/Y (OAI2BB2XLTS)                    0.23       4.00 r
  y_t2_reg_5_/D (DFFRXLTS)                 0.00       4.00 r
  data arrival time                                   4.00

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_5_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                      1558.02


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3908/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3909/Y (INVX2TS)                        0.10       3.78 r
  U3910/Y (OAI2BB2XLTS)                    0.23       4.00 r
  y_t2_reg_3_/D (DFFRXLTS)                 0.00       4.00 r
  data arrival time                                   4.00

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_3_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                      1558.02


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_29_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3907/Y (CLKBUFX2TS)                     0.28       3.43 f
  U3908/Y (CLKBUFX2TS)                     0.25       3.68 f
  U3909/Y (INVX2TS)                        0.10       3.78 r
  U3952/Y (OAI2BB2XLTS)                    0.23       4.00 r
  y_t2_reg_29_/D (DFFRXLTS)                0.00       4.00 r
  data arrival time                                   4.00

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_29_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                      1558.02


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y_t2_reg_4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2158/Y (INVX2TS)                        0.12       2.63 f
  U3906/Y (OR3X1TS)                        0.52       3.15 f
  U3911/Y (CLKBUFX2TS)                     0.26       3.41 f
  U3912/Y (CLKBUFX2TS)                     0.24       3.65 f
  U3913/Y (INVX2TS)                        0.10       3.75 r
  U3914/Y (AO22XLTS)                       0.20       3.94 r
  y_t2_reg_4_/D (DFFRXLTS)                 0.00       3.94 r
  data arrival time                                   3.94

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  y_t2_reg_4_/CK (DFFRXLTS)                0.00    1562.50 r
  library setup time                      -0.44    1562.06
  data required time                               1562.06
  -----------------------------------------------------------
  data required time                               1562.06
  data arrival time                                  -3.94
  -----------------------------------------------------------
  slack (MET)                                      1558.11


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U4994/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U4995/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_13__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U4994/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U4996/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_14__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U4994/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U4997/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_15__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U4994/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U4999/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_16__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U5000/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U5001/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_17__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U5000/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U5002/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_18__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U5000/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U5003/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_19__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U5000/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U5005/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_20__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U5006/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U5007/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_21__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U5006/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U5008/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_22__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U5006/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U5009/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_23__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U5006/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U5011/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_24__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U5012/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U5013/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_25__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U5012/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U5014/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_26__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U5012/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U5015/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_27__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U4993/Y (CLKBUFX2TS)                     0.26   98440.30 f
  U5012/Y (CLKBUFX2TS)                     0.23   98440.53 f
  U5017/Y (AO22XLTS)                       0.46   98440.99 f
  x_fifo_reg_28__5_/D (DFFRXLTS)           0.00   98440.99 f
  data arrival time                               98440.99

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.99
  -----------------------------------------------------------
  slack (MET)                                      1558.61


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4475/Y (INVX2TS)                        0.13   98440.73 r
  U4476/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_4__10_/D (DFFRXLTS)           0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__10_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4475/Y (INVX2TS)                        0.13   98440.73 r
  U4478/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_5__10_/D (DFFRXLTS)           0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__10_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4475/Y (INVX2TS)                        0.13   98440.73 r
  U4479/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_6__10_/D (DFFRXLTS)           0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__10_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4475/Y (INVX2TS)                        0.13   98440.73 r
  U4480/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_7__10_/D (DFFRXLTS)           0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__10_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4482/Y (INVX2TS)                        0.13   98440.73 r
  U4483/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_8__10_/D (DFFRXLTS)           0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__10_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4482/Y (INVX2TS)                        0.13   98440.73 r
  U4486/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_9__10_/D (DFFRXLTS)           0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__10_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4482/Y (INVX2TS)                        0.13   98440.73 r
  U4487/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_10__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4482/Y (INVX2TS)                        0.13   98440.73 r
  U4488/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_11__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4490/Y (INVX2TS)                        0.13   98440.73 r
  U4491/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_12__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4490/Y (INVX2TS)                        0.13   98440.73 r
  U4493/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_13__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4490/Y (INVX2TS)                        0.13   98440.73 r
  U4494/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_14__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4490/Y (INVX2TS)                        0.13   98440.73 r
  U4495/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_15__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4496/Y (INVX2TS)                        0.13   98440.73 r
  U4497/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_16__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4496/Y (INVX2TS)                        0.13   98440.73 r
  U4499/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_17__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4496/Y (INVX2TS)                        0.13   98440.73 r
  U4500/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_18__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4496/Y (INVX2TS)                        0.13   98440.73 r
  U4501/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_19__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4502/Y (INVX2TS)                        0.13   98440.73 r
  U4503/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_20__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4502/Y (INVX2TS)                        0.13   98440.73 r
  U4505/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_21__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4502/Y (INVX2TS)                        0.13   98440.73 r
  U4506/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_22__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4502/Y (INVX2TS)                        0.13   98440.73 r
  U4507/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_23__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4508/Y (INVX2TS)                        0.13   98440.73 r
  U4509/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_24__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4508/Y (INVX2TS)                        0.13   98440.73 r
  U4514/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_25__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4508/Y (INVX2TS)                        0.13   98440.73 r
  U4515/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_26__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4508/Y (INVX2TS)                        0.13   98440.73 r
  U4516/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_27__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4517/Y (INVX2TS)                        0.13   98440.73 r
  U4518/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_28__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4517/Y (INVX2TS)                        0.13   98440.73 r
  U4520/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_29__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4517/Y (INVX2TS)                        0.13   98440.73 r
  U4521/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_30__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4517/Y (INVX2TS)                        0.13   98440.73 r
  U4522/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_31__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4523/Y (INVX2TS)                        0.13   98440.73 r
  U4524/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_32__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4523/Y (INVX2TS)                        0.13   98440.73 r
  U4526/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_33__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4523/Y (INVX2TS)                        0.13   98440.73 r
  U4527/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_34__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4481/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4523/Y (INVX2TS)                        0.13   98440.73 r
  U4528/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_35__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4529/Y (INVX2TS)                        0.13   98440.73 r
  U4530/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_36__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4529/Y (INVX2TS)                        0.13   98440.73 r
  U4532/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_37__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4529/Y (INVX2TS)                        0.13   98440.73 r
  U4533/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_38__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4529/Y (INVX2TS)                        0.13   98440.73 r
  U4534/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_39__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4535/Y (INVX2TS)                        0.13   98440.73 r
  U4536/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_40__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4535/Y (INVX2TS)                        0.13   98440.73 r
  U4541/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_41__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4535/Y (INVX2TS)                        0.13   98440.73 r
  U4542/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_42__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4535/Y (INVX2TS)                        0.13   98440.73 r
  U4543/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_43__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4544/Y (INVX2TS)                        0.13   98440.73 r
  U4545/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_44__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4544/Y (INVX2TS)                        0.13   98440.73 r
  U4547/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_45__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4544/Y (INVX2TS)                        0.13   98440.73 r
  U4548/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_46__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4474/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U4544/Y (INVX2TS)                        0.13   98440.73 r
  U4549/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_47__10_/D (DFFRXLTS)          0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U5067/Y (INVX2TS)                        0.13   98440.73 r
  U5070/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_0__4_/D (DFFRXLTS)            0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__4_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U5067/Y (INVX2TS)                        0.13   98440.73 r
  U5071/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_1__4_/D (DFFRXLTS)            0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__4_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U5067/Y (INVX2TS)                        0.13   98440.73 r
  U5072/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_2__4_/D (DFFRXLTS)            0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__4_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4489/Y (CLKBUFX2TS)                     0.30   98440.59 f
  U5067/Y (INVX2TS)                        0.13   98440.73 r
  U5073/Y (AO22XLTS)                       0.20   98440.93 r
  x_fifo_reg_3__4_/D (DFFRXLTS)            0.00   98440.93 r
  data arrival time                               98440.93

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__4_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.93
  -----------------------------------------------------------
  slack (MET)                                      1558.62


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4972/Y (CLKBUFX2TS)                     0.22   98440.50 f
  U4973/Y (AO22XLTS)                       0.47   98440.97 f
  x_fifo_reg_1__5_/D (DFFRXLTS)            0.00   98440.97 f
  data arrival time                               98440.97

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__5_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.97
  -----------------------------------------------------------
  slack (MET)                                      1558.63


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4972/Y (CLKBUFX2TS)                     0.22   98440.50 f
  U4974/Y (AO22XLTS)                       0.47   98440.97 f
  x_fifo_reg_2__5_/D (DFFRXLTS)            0.00   98440.97 f
  data arrival time                               98440.97

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__5_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.97
  -----------------------------------------------------------
  slack (MET)                                      1558.63


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4972/Y (CLKBUFX2TS)                     0.22   98440.50 f
  U4975/Y (AO22XLTS)                       0.47   98440.97 f
  x_fifo_reg_3__5_/D (DFFRXLTS)            0.00   98440.97 f
  data arrival time                               98440.97

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__5_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.97
  -----------------------------------------------------------
  slack (MET)                                      1558.63


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4972/Y (CLKBUFX2TS)                     0.22   98440.50 f
  U4977/Y (AO22XLTS)                       0.47   98440.97 f
  x_fifo_reg_4__5_/D (DFFRXLTS)            0.00   98440.97 f
  data arrival time                               98440.97

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__5_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.97
  -----------------------------------------------------------
  slack (MET)                                      1558.63


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4978/Y (CLKBUFX2TS)                     0.22   98440.50 f
  U4979/Y (AO22XLTS)                       0.47   98440.97 f
  x_fifo_reg_5__5_/D (DFFRXLTS)            0.00   98440.97 f
  data arrival time                               98440.97

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__5_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.97
  -----------------------------------------------------------
  slack (MET)                                      1558.63


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4978/Y (CLKBUFX2TS)                     0.22   98440.50 f
  U4980/Y (AO22XLTS)                       0.47   98440.97 f
  x_fifo_reg_6__5_/D (DFFRXLTS)            0.00   98440.97 f
  data arrival time                               98440.97

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__5_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.97
  -----------------------------------------------------------
  slack (MET)                                      1558.63


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4978/Y (CLKBUFX2TS)                     0.22   98440.50 f
  U4981/Y (AO22XLTS)                       0.47   98440.97 f
  x_fifo_reg_7__5_/D (DFFRXLTS)            0.00   98440.97 f
  data arrival time                               98440.97

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__5_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.97
  -----------------------------------------------------------
  slack (MET)                                      1558.63


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4978/Y (CLKBUFX2TS)                     0.22   98440.50 f
  U4985/Y (AO22XLTS)                       0.47   98440.97 f
  x_fifo_reg_8__5_/D (DFFRXLTS)            0.00   98440.97 f
  data arrival time                               98440.97

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__5_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.97
  -----------------------------------------------------------
  slack (MET)                                      1558.63


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4986/Y (CLKBUFX2TS)                     0.22   98440.50 f
  U4987/Y (AO22XLTS)                       0.47   98440.97 f
  x_fifo_reg_9__5_/D (DFFRXLTS)            0.00   98440.97 f
  data arrival time                               98440.97

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__5_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.97
  -----------------------------------------------------------
  slack (MET)                                      1558.63


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4986/Y (CLKBUFX2TS)                     0.22   98440.50 f
  U4988/Y (AO22XLTS)                       0.47   98440.97 f
  x_fifo_reg_10__5_/D (DFFRXLTS)           0.00   98440.97 f
  data arrival time                               98440.97

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.97
  -----------------------------------------------------------
  slack (MET)                                      1558.63


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4986/Y (CLKBUFX2TS)                     0.22   98440.50 f
  U4989/Y (AO22XLTS)                       0.47   98440.97 f
  x_fifo_reg_11__5_/D (DFFRXLTS)           0.00   98440.97 f
  data arrival time                               98440.97

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.97
  -----------------------------------------------------------
  slack (MET)                                      1558.63


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4986/Y (CLKBUFX2TS)                     0.22   98440.50 f
  U4991/Y (AO22XLTS)                       0.47   98440.97 f
  x_fifo_reg_12__5_/D (DFFRXLTS)           0.00   98440.97 f
  data arrival time                               98440.97

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.97
  -----------------------------------------------------------
  slack (MET)                                      1558.63


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4968/Y (CLKBUFX2TS)                     0.26   98440.28 f
  U4969/Y (AO22XLTS)                       0.47   98440.75 f
  x_fifo_reg_59__6_/D (DFFRXLTS)           0.00   98440.75 f
  data arrival time                               98440.75

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98440.75
  -----------------------------------------------------------
  slack (MET)                                      1558.85


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4468/Y (INVX2TS)                        0.11   98440.41 r
  U4470/Y (AO22XLTS)                       0.20   98440.60 r
  x_fifo_reg_0__10_/D (DFFRXLTS)           0.00   98440.60 r
  data arrival time                               98440.60

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__10_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.60
  -----------------------------------------------------------
  slack (MET)                                      1558.95


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4468/Y (INVX2TS)                        0.11   98440.41 r
  U4471/Y (AO22XLTS)                       0.20   98440.60 r
  x_fifo_reg_1__10_/D (DFFRXLTS)           0.00   98440.60 r
  data arrival time                               98440.60

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__10_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.60
  -----------------------------------------------------------
  slack (MET)                                      1558.95


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4468/Y (INVX2TS)                        0.11   98440.41 r
  U4472/Y (AO22XLTS)                       0.20   98440.60 r
  x_fifo_reg_2__10_/D (DFFRXLTS)           0.00   98440.60 r
  data arrival time                               98440.60

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__10_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.60
  -----------------------------------------------------------
  slack (MET)                                      1558.95


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U4467/Y (CLKBUFX2TS)                     0.27   98440.30 f
  U4468/Y (INVX2TS)                        0.11   98440.41 r
  U4473/Y (AO22XLTS)                       0.20   98440.60 r
  x_fifo_reg_3__10_/D (DFFRXLTS)           0.00   98440.60 r
  data arrival time                               98440.60

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__10_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.60
  -----------------------------------------------------------
  slack (MET)                                      1558.95


  Startpoint: valid_ALU_reg
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: N_mac_reg_4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk1 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_ALU_reg/CK (DFFSX1TS)              0.00       0.00 r
  valid_ALU_reg/QN (DFFSX1TS)              1.05       1.05 r
  U1854/Y (INVX2TS)                        0.16       1.21 f
  U1855/Y (INVX2TS)                        0.11       1.31 r
  U2238/Y (CLKBUFX2TS)                     0.20       1.52 r
  U2259/Y (CLKBUFX2TS)                     0.22       1.74 r
  U3481/Y (INVX2TS)                        0.10       1.84 f
  U3624/Y (NOR3XLTS)                       0.52       2.35 r
  U5448/Y (NAND2X1TS)                      0.33       2.68 f
  U5449/Y (XNOR2X1TS)                      0.24       2.92 r
  N_mac_reg_4_/D (DFFRXLTS)                0.00       2.92 r
  data arrival time                                   2.92

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_4_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.50    1562.00
  data required time                               1562.00
  -----------------------------------------------------------
  data required time                               1562.00
  data arrival time                                  -2.92
  -----------------------------------------------------------
  slack (MET)                                      1559.09


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U4819/Y (INVX2TS)                        0.14   98440.20 r
  U4820/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_32__7_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U4819/Y (INVX2TS)                        0.14   98440.20 r
  U4822/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_33__7_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U4819/Y (INVX2TS)                        0.14   98440.20 r
  U4823/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_34__7_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U4819/Y (INVX2TS)                        0.14   98440.20 r
  U4824/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_35__7_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5176/Y (INVX2TS)                        0.14   98440.20 r
  U5177/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_8__3_/D (DFFRXLTS)            0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__3_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5176/Y (INVX2TS)                        0.14   98440.20 r
  U5179/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_9__3_/D (DFFRXLTS)            0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__3_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5176/Y (INVX2TS)                        0.14   98440.20 r
  U5180/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_10__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5176/Y (INVX2TS)                        0.14   98440.20 r
  U5181/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_11__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5182/Y (INVX2TS)                        0.14   98440.20 r
  U5183/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_12__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5182/Y (INVX2TS)                        0.14   98440.20 r
  U5185/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_13__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5182/Y (INVX2TS)                        0.14   98440.20 r
  U5186/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_14__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5182/Y (INVX2TS)                        0.14   98440.20 r
  U5187/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_15__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5188/Y (INVX2TS)                        0.14   98440.20 r
  U5189/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_16__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5188/Y (INVX2TS)                        0.14   98440.20 r
  U5191/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_17__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5188/Y (INVX2TS)                        0.14   98440.20 r
  U5192/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_18__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5188/Y (INVX2TS)                        0.14   98440.20 r
  U5193/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_19__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5213/Y (INVX2TS)                        0.14   98440.20 r
  U5214/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_32__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5213/Y (INVX2TS)                        0.14   98440.20 r
  U5216/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_33__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5213/Y (INVX2TS)                        0.14   98440.20 r
  U5217/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_34__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5175/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5213/Y (INVX2TS)                        0.14   98440.20 r
  U5218/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_35__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5219/Y (INVX2TS)                        0.14   98440.20 r
  U5220/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_36__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5219/Y (INVX2TS)                        0.14   98440.20 r
  U5223/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_37__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5219/Y (INVX2TS)                        0.14   98440.20 r
  U5224/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_38__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5219/Y (INVX2TS)                        0.14   98440.20 r
  U5225/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_39__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5232/Y (INVX2TS)                        0.14   98440.20 r
  U5233/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_44__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5232/Y (INVX2TS)                        0.14   98440.20 r
  U5235/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_45__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5232/Y (INVX2TS)                        0.14   98440.20 r
  U5236/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_46__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5232/Y (INVX2TS)                        0.14   98440.20 r
  U5237/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_47__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5238/Y (INVX2TS)                        0.14   98440.20 r
  U5239/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_48__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5238/Y (INVX2TS)                        0.14   98440.20 r
  U5241/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_49__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5238/Y (INVX2TS)                        0.14   98440.20 r
  U5242/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_50__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4818/Y (CLKBUFX2TS)                     0.30   98440.05 f
  U5238/Y (INVX2TS)                        0.14   98440.20 r
  U5243/Y (AO22XLTS)                       0.20   98440.40 r
  x_fifo_reg_51__3_/D (DFFRXLTS)           0.00   98440.40 r
  data arrival time                               98440.40

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.40
  -----------------------------------------------------------
  slack (MET)                                      1559.16


  Startpoint: N_mac_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: N_mac_reg_2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  N_mac_reg_5_/CK (DFFRXLTS)               0.00       0.00 r
  N_mac_reg_5_/QN (DFFRXLTS)               0.83       0.83 f
  U1842/Y (INVX2TS)                        0.12       0.96 r
  U1843/Y (INVX2TS)                        0.07       1.03 f
  U2254/Y (NOR4XLTS)                       0.40       1.43 r
  U2255/Y (NAND4BXLTS)                     0.30       1.74 f
  U2256/Y (NOR2BX1TS)                      0.18       1.92 r
  U2257/Y (CLKAND2X2TS)                    0.26       2.18 r
  U2154/Y (CLKAND2X2TS)                    0.33       2.51 r
  U2156/Y (INVX2TS)                        0.12       2.63 f
  U2258/Y (NAND2X1TS)                      0.13       2.75 r
  U3625/Y (OAI32X1TS)                      0.17       2.92 f
  N_mac_reg_2_/D (DFFRXLTS)                0.00       2.92 f
  data arrival time                                   2.92

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_2_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.41    1562.09
  data required time                               1562.09
  -----------------------------------------------------------
  data required time                               1562.09
  data arrival time                                  -2.92
  -----------------------------------------------------------
  slack (MET)                                      1559.17


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5101/Y (INVX2TS)                        0.13   98440.17 r
  U5103/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_20__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5101/Y (INVX2TS)                        0.13   98440.17 r
  U5104/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_21__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5101/Y (INVX2TS)                        0.13   98440.17 r
  U5105/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_22__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5101/Y (INVX2TS)                        0.13   98440.17 r
  U5106/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_23__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5107/Y (INVX2TS)                        0.13   98440.17 r
  U5109/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_24__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5107/Y (INVX2TS)                        0.13   98440.17 r
  U5110/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_25__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5107/Y (INVX2TS)                        0.13   98440.17 r
  U5111/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_26__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5107/Y (INVX2TS)                        0.13   98440.17 r
  U5112/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_27__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5113/Y (INVX2TS)                        0.13   98440.17 r
  U5115/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_28__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5113/Y (INVX2TS)                        0.13   98440.17 r
  U5116/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_29__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5113/Y (INVX2TS)                        0.13   98440.17 r
  U5117/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_30__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5113/Y (INVX2TS)                        0.13   98440.17 r
  U5118/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_31__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5138/Y (INVX2TS)                        0.13   98440.17 r
  U5140/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_44__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5138/Y (INVX2TS)                        0.13   98440.17 r
  U5141/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_45__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5138/Y (INVX2TS)                        0.13   98440.17 r
  U5142/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_46__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5100/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5138/Y (INVX2TS)                        0.13   98440.17 r
  U5143/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_47__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5145/Y (INVX2TS)                        0.13   98440.17 r
  U5147/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_48__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5145/Y (INVX2TS)                        0.13   98440.17 r
  U5148/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_49__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5145/Y (INVX2TS)                        0.13   98440.17 r
  U5149/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_50__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5145/Y (INVX2TS)                        0.13   98440.17 r
  U5150/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_51__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5157/Y (INVX2TS)                        0.13   98440.17 r
  U5158/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_56__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5157/Y (INVX2TS)                        0.13   98440.17 r
  U5159/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_57__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5157/Y (INVX2TS)                        0.13   98440.17 r
  U5160/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_58__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5157/Y (INVX2TS)                        0.13   98440.17 r
  U5161/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_59__4_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5162/Y (INVX2TS)                        0.13   98440.17 r
  U5163/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_0__3_/D (DFFRXLTS)            0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__3_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5162/Y (INVX2TS)                        0.13   98440.17 r
  U5165/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_1__3_/D (DFFRXLTS)            0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__3_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5162/Y (INVX2TS)                        0.13   98440.17 r
  U5166/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_2__3_/D (DFFRXLTS)            0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__3_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5162/Y (INVX2TS)                        0.13   98440.17 r
  U5167/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_3__3_/D (DFFRXLTS)            0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__3_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5168/Y (INVX2TS)                        0.13   98440.17 r
  U5169/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_4__3_/D (DFFRXLTS)            0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__3_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5168/Y (INVX2TS)                        0.13   98440.17 r
  U5172/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_5__3_/D (DFFRXLTS)            0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__3_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5168/Y (INVX2TS)                        0.13   98440.17 r
  U5173/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_6__3_/D (DFFRXLTS)            0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__3_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5144/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5168/Y (INVX2TS)                        0.13   98440.17 r
  U5174/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_7__3_/D (DFFRXLTS)            0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__3_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5245/Y (INVX2TS)                        0.13   98440.17 r
  U5246/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_52__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5245/Y (INVX2TS)                        0.13   98440.17 r
  U5250/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_53__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5245/Y (INVX2TS)                        0.13   98440.17 r
  U5251/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_54__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5245/Y (INVX2TS)                        0.13   98440.17 r
  U5252/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_55__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5253/Y (INVX2TS)                        0.13   98440.17 r
  U5254/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_56__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5253/Y (INVX2TS)                        0.13   98440.17 r
  U5256/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_57__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5253/Y (INVX2TS)                        0.13   98440.17 r
  U5257/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_58__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5253/Y (INVX2TS)                        0.13   98440.17 r
  U5258/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_59__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5259/Y (INVX2TS)                        0.13   98440.17 r
  U5261/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_0__2_/D (DFFRXLTS)            0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__2_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5259/Y (INVX2TS)                        0.13   98440.17 r
  U5262/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_1__2_/D (DFFRXLTS)            0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__2_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5259/Y (INVX2TS)                        0.13   98440.17 r
  U5263/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_2__2_/D (DFFRXLTS)            0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__2_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5259/Y (INVX2TS)                        0.13   98440.17 r
  U5264/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_3__2_/D (DFFRXLTS)            0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__2_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5284/Y (INVX2TS)                        0.13   98440.17 r
  U5286/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_16__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5284/Y (INVX2TS)                        0.13   98440.17 r
  U5287/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_17__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5284/Y (INVX2TS)                        0.13   98440.17 r
  U5288/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_18__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5244/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5284/Y (INVX2TS)                        0.13   98440.17 r
  U5289/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_19__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5291/Y (INVX2TS)                        0.13   98440.17 r
  U5293/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_20__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5291/Y (INVX2TS)                        0.13   98440.17 r
  U5294/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_21__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5291/Y (INVX2TS)                        0.13   98440.17 r
  U5295/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_22__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5291/Y (INVX2TS)                        0.13   98440.17 r
  U5296/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_23__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5304/Y (INVX2TS)                        0.13   98440.17 r
  U5306/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_28__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5304/Y (INVX2TS)                        0.13   98440.17 r
  U5307/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_29__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5304/Y (INVX2TS)                        0.13   98440.17 r
  U5308/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_30__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5304/Y (INVX2TS)                        0.13   98440.17 r
  U5309/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_31__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5310/Y (INVX2TS)                        0.13   98440.17 r
  U5312/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_32__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5310/Y (INVX2TS)                        0.13   98440.17 r
  U5313/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_33__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5310/Y (INVX2TS)                        0.13   98440.17 r
  U5314/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_34__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5310/Y (INVX2TS)                        0.13   98440.17 r
  U5315/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_35__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5316/Y (INVX2TS)                        0.13   98440.17 r
  U5318/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_36__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5316/Y (INVX2TS)                        0.13   98440.17 r
  U5319/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_37__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5316/Y (INVX2TS)                        0.13   98440.17 r
  U5320/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_38__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5290/Y (CLKBUFX2TS)                     0.30   98440.04 f
  U5316/Y (INVX2TS)                        0.13   98440.17 r
  U5321/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_39__2_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U5194/Y (INVX2TS)                        0.12   98440.17 r
  U5195/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_20__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U5194/Y (INVX2TS)                        0.12   98440.17 r
  U5198/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_21__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U5194/Y (INVX2TS)                        0.12   98440.17 r
  U5199/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_22__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U5194/Y (INVX2TS)                        0.12   98440.17 r
  U5200/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_23__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U5201/Y (INVX2TS)                        0.12   98440.17 r
  U5202/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_24__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U5201/Y (INVX2TS)                        0.12   98440.17 r
  U5204/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_25__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U5201/Y (INVX2TS)                        0.12   98440.17 r
  U5205/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_26__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U5201/Y (INVX2TS)                        0.12   98440.17 r
  U5206/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_27__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U5207/Y (INVX2TS)                        0.12   98440.17 r
  U5208/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_28__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U5207/Y (INVX2TS)                        0.12   98440.17 r
  U5210/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_29__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U5207/Y (INVX2TS)                        0.12   98440.17 r
  U5211/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_30__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U4992/Y (CLKBUFX2TS)                     0.29   98440.05 f
  U5207/Y (INVX2TS)                        0.12   98440.17 r
  U5212/Y (AO22XLTS)                       0.20   98440.38 r
  x_fifo_reg_31__3_/D (DFFRXLTS)           0.00   98440.38 r
  data arrival time                               98440.38

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.38
  -----------------------------------------------------------
  slack (MET)                                      1559.18


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5119/Y (INVX2TS)                        0.12   98440.15 r
  U5122/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_32__4_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5119/Y (INVX2TS)                        0.12   98440.15 r
  U5123/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_33__4_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5119/Y (INVX2TS)                        0.12   98440.15 r
  U5124/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_34__4_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5119/Y (INVX2TS)                        0.12   98440.15 r
  U5125/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_35__4_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5126/Y (INVX2TS)                        0.12   98440.15 r
  U5128/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_36__4_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5126/Y (INVX2TS)                        0.12   98440.15 r
  U5129/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_37__4_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5126/Y (INVX2TS)                        0.12   98440.15 r
  U5130/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_38__4_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5126/Y (INVX2TS)                        0.12   98440.15 r
  U5131/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_39__4_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5132/Y (INVX2TS)                        0.12   98440.15 r
  U5134/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_40__4_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5132/Y (INVX2TS)                        0.12   98440.15 r
  U5135/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_41__4_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5132/Y (INVX2TS)                        0.12   98440.15 r
  U5136/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_42__4_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4967/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5132/Y (INVX2TS)                        0.12   98440.15 r
  U5137/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_43__4_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5265/Y (INVX2TS)                        0.12   98440.15 r
  U5267/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_4__2_/D (DFFRXLTS)            0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__2_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5265/Y (INVX2TS)                        0.12   98440.15 r
  U5268/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_5__2_/D (DFFRXLTS)            0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__2_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5265/Y (INVX2TS)                        0.12   98440.15 r
  U5269/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_6__2_/D (DFFRXLTS)            0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__2_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5265/Y (INVX2TS)                        0.12   98440.15 r
  U5270/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_7__2_/D (DFFRXLTS)            0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__2_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5271/Y (INVX2TS)                        0.12   98440.15 r
  U5274/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_8__2_/D (DFFRXLTS)            0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__2_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5271/Y (INVX2TS)                        0.12   98440.15 r
  U5275/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_9__2_/D (DFFRXLTS)            0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__2_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5271/Y (INVX2TS)                        0.12   98440.15 r
  U5276/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_10__2_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5271/Y (INVX2TS)                        0.12   98440.15 r
  U5277/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_11__2_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5278/Y (INVX2TS)                        0.12   98440.15 r
  U5280/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_12__2_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5278/Y (INVX2TS)                        0.12   98440.15 r
  U5281/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_13__2_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5278/Y (INVX2TS)                        0.12   98440.15 r
  U5282/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_14__2_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U4466/Y (CLKBUFX2TS)                     0.29   98440.02 f
  U5278/Y (INVX2TS)                        0.12   98440.15 r
  U5283/Y (AO22XLTS)                       0.20   98440.35 r
  x_fifo_reg_15__2_/D (DFFRXLTS)           0.00   98440.35 r
  data arrival time                               98440.35

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.35
  -----------------------------------------------------------
  slack (MET)                                      1559.20


  Startpoint: valid_ALU_reg
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: N_mac_reg_3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk1 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_ALU_reg/CK (DFFSX1TS)              0.00       0.00 r
  valid_ALU_reg/QN (DFFSX1TS)              1.05       1.05 r
  U1854/Y (INVX2TS)                        0.16       1.21 f
  U1855/Y (INVX2TS)                        0.11       1.31 r
  U2238/Y (CLKBUFX2TS)                     0.20       1.52 r
  U2259/Y (CLKBUFX2TS)                     0.22       1.74 r
  U3481/Y (INVX2TS)                        0.10       1.84 f
  U3624/Y (NOR3XLTS)                       0.52       2.35 r
  U5447/Y (AOI2BB2XLTS)                    0.42       2.78 r
  N_mac_reg_3_/D (DFFRXLTS)                0.00       2.78 r
  data arrival time                                   2.78

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_3_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.47    1562.03
  data required time                               1562.03
  -----------------------------------------------------------
  data required time                               1562.03
  data arrival time                                  -2.78
  -----------------------------------------------------------
  slack (MET)                                      1559.25


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5226/Y (INVX2TS)                        0.11   98439.87 r
  U5227/Y (AO22XLTS)                       0.20   98440.07 r
  x_fifo_reg_40__3_/D (DFFRXLTS)           0.00   98440.07 r
  data arrival time                               98440.07

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.07
  -----------------------------------------------------------
  slack (MET)                                      1559.48


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5226/Y (INVX2TS)                        0.11   98439.87 r
  U5229/Y (AO22XLTS)                       0.20   98440.07 r
  x_fifo_reg_41__3_/D (DFFRXLTS)           0.00   98440.07 r
  data arrival time                               98440.07

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.07
  -----------------------------------------------------------
  slack (MET)                                      1559.48


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5226/Y (INVX2TS)                        0.11   98439.87 r
  U5230/Y (AO22XLTS)                       0.20   98440.07 r
  x_fifo_reg_42__3_/D (DFFRXLTS)           0.00   98440.07 r
  data arrival time                               98440.07

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.07
  -----------------------------------------------------------
  slack (MET)                                      1559.48


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4817/Y (CLKBUFX2TS)                     0.27   98439.76 f
  U5226/Y (INVX2TS)                        0.11   98439.87 r
  U5231/Y (AO22XLTS)                       0.20   98440.07 r
  x_fifo_reg_43__3_/D (DFFRXLTS)           0.00   98440.07 r
  data arrival time                               98440.07

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.07
  -----------------------------------------------------------
  slack (MET)                                      1559.48


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5151/Y (INVX2TS)                        0.11   98439.84 r
  U5153/Y (AO22XLTS)                       0.20   98440.05 r
  x_fifo_reg_52__4_/D (DFFRXLTS)           0.00   98440.05 r
  data arrival time                               98440.05

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.05
  -----------------------------------------------------------
  slack (MET)                                      1559.51


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5151/Y (INVX2TS)                        0.11   98439.84 r
  U5154/Y (AO22XLTS)                       0.20   98440.05 r
  x_fifo_reg_53__4_/D (DFFRXLTS)           0.00   98440.05 r
  data arrival time                               98440.05

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.05
  -----------------------------------------------------------
  slack (MET)                                      1559.51


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5151/Y (INVX2TS)                        0.11   98439.84 r
  U5155/Y (AO22XLTS)                       0.20   98440.05 r
  x_fifo_reg_54__4_/D (DFFRXLTS)           0.00   98440.05 r
  data arrival time                               98440.05

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.05
  -----------------------------------------------------------
  slack (MET)                                      1559.51


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4966/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5151/Y (INVX2TS)                        0.11   98439.84 r
  U5156/Y (AO22XLTS)                       0.20   98440.05 r
  x_fifo_reg_55__4_/D (DFFRXLTS)           0.00   98440.05 r
  data arrival time                               98440.05

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.05
  -----------------------------------------------------------
  slack (MET)                                      1559.51


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5297/Y (INVX2TS)                        0.11   98439.84 r
  U5300/Y (AO22XLTS)                       0.20   98440.05 r
  x_fifo_reg_24__2_/D (DFFRXLTS)           0.00   98440.05 r
  data arrival time                               98440.05

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.05
  -----------------------------------------------------------
  slack (MET)                                      1559.51


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5297/Y (INVX2TS)                        0.11   98439.84 r
  U5301/Y (AO22XLTS)                       0.20   98440.05 r
  x_fifo_reg_25__2_/D (DFFRXLTS)           0.00   98440.05 r
  data arrival time                               98440.05

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.05
  -----------------------------------------------------------
  slack (MET)                                      1559.51


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5297/Y (INVX2TS)                        0.11   98439.84 r
  U5302/Y (AO22XLTS)                       0.20   98440.05 r
  x_fifo_reg_26__2_/D (DFFRXLTS)           0.00   98440.05 r
  data arrival time                               98440.05

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.05
  -----------------------------------------------------------
  slack (MET)                                      1559.51


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4465/Y (CLKBUFX2TS)                     0.27   98439.73 f
  U5297/Y (INVX2TS)                        0.11   98439.84 r
  U5303/Y (AO22XLTS)                       0.20   98440.05 r
  x_fifo_reg_27__2_/D (DFFRXLTS)           0.00   98440.05 r
  data arrival time                               98440.05

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98440.05
  -----------------------------------------------------------
  slack (MET)                                      1559.51


  Startpoint: valid_ALU_reg
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: N_mac_reg_1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk1 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_ALU_reg/CK (DFFSX1TS)              0.00       0.00 r
  valid_ALU_reg/QN (DFFSX1TS)              1.05       1.05 r
  U1854/Y (INVX2TS)                        0.16       1.21 f
  U1855/Y (INVX2TS)                        0.11       1.31 r
  U2238/Y (CLKBUFX2TS)                     0.20       1.52 r
  U2259/Y (CLKBUFX2TS)                     0.22       1.74 r
  U2260/Y (NOR2BX1TS)                      0.30       2.04 r
  U2261/Y (INVX2TS)                        0.13       2.17 f
  U3622/Y (OAI21XLTS)                      0.20       2.37 r
  N_mac_reg_1_/D (DFFRXLTS)                0.00       2.37 r
  data arrival time                                   2.37

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_1_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.48    1562.02
  data required time                               1562.02
  -----------------------------------------------------------
  data required time                               1562.02
  data arrival time                                  -2.37
  -----------------------------------------------------------
  slack (MET)                                      1559.65


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4091/Y (INVX2TS)                        0.13   98439.63 r
  U4092/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_12__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4091/Y (INVX2TS)                        0.13   98439.63 r
  U4094/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_13__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4091/Y (INVX2TS)                        0.13   98439.63 r
  U4095/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_14__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4091/Y (INVX2TS)                        0.13   98439.63 r
  U4096/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_15__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4105/Y (INVX2TS)                        0.13   98439.63 r
  U4106/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_20__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4105/Y (INVX2TS)                        0.13   98439.63 r
  U4108/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_21__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4105/Y (INVX2TS)                        0.13   98439.63 r
  U4109/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_22__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4105/Y (INVX2TS)                        0.13   98439.63 r
  U4110/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_23__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4111/Y (INVX2TS)                        0.13   98439.63 r
  U4112/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_24__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4111/Y (INVX2TS)                        0.13   98439.63 r
  U4115/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_25__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4111/Y (INVX2TS)                        0.13   98439.63 r
  U4116/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_26__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4111/Y (INVX2TS)                        0.13   98439.63 r
  U4117/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_27__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4118/Y (INVX2TS)                        0.13   98439.63 r
  U4119/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_28__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4118/Y (INVX2TS)                        0.13   98439.63 r
  U4121/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_29__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4118/Y (INVX2TS)                        0.13   98439.63 r
  U4122/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_30__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4088/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4089/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4090/Y (CLKBUFX2TS)                     0.32   98439.50 f
  U4118/Y (INVX2TS)                        0.13   98439.63 r
  U4123/Y (AO22XLTS)                       0.20   98439.84 r
  x_fifo_reg_31__14_/D (DFFRXLTS)          0.00   98439.84 r
  data arrival time                               98439.84

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.84
  -----------------------------------------------------------
  slack (MET)                                      1559.72


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U3958/Y (INVX2TS)                        0.13   98439.61 r
  U3966/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_0__15_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__15_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U3958/Y (INVX2TS)                        0.13   98439.61 r
  U3967/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_1__15_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__15_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U3958/Y (INVX2TS)                        0.13   98439.61 r
  U3969/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_2__15_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__15_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U3958/Y (INVX2TS)                        0.13   98439.61 r
  U3970/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_3__15_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__15_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4359/Y (INVX2TS)                        0.13   98439.61 r
  U4360/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_56__12_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4359/Y (INVX2TS)                        0.13   98439.61 r
  U4361/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_57__12_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4359/Y (INVX2TS)                        0.13   98439.61 r
  U4362/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_58__12_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4359/Y (INVX2TS)                        0.13   98439.61 r
  U4366/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_59__12_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4367/Y (INVX2TS)                        0.13   98439.61 r
  U4368/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_0__11_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__11_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4367/Y (INVX2TS)                        0.13   98439.61 r
  U4370/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_1__11_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__11_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4367/Y (INVX2TS)                        0.13   98439.61 r
  U4371/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_2__11_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__11_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4367/Y (INVX2TS)                        0.13   98439.61 r
  U4372/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_3__11_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__11_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4373/Y (INVX2TS)                        0.13   98439.61 r
  U4374/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_4__11_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__11_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4373/Y (INVX2TS)                        0.13   98439.61 r
  U4377/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_5__11_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__11_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4373/Y (INVX2TS)                        0.13   98439.61 r
  U4378/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_6__11_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__11_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4373/Y (INVX2TS)                        0.13   98439.61 r
  U4379/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_7__11_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__11_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4556/Y (INVX2TS)                        0.13   98439.61 r
  U4557/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_52__10_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4556/Y (INVX2TS)                        0.13   98439.61 r
  U4559/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_53__10_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4556/Y (INVX2TS)                        0.13   98439.61 r
  U4560/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_54__10_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4556/Y (INVX2TS)                        0.13   98439.61 r
  U4561/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_55__10_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4563/Y (INVX2TS)                        0.13   98439.61 r
  U4564/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_56__10_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4563/Y (INVX2TS)                        0.13   98439.61 r
  U4565/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_57__10_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4563/Y (INVX2TS)                        0.13   98439.61 r
  U4566/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_58__10_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4563/Y (INVX2TS)                        0.13   98439.61 r
  U4567/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_59__10_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4569/Y (INVX2TS)                        0.13   98439.61 r
  U4571/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_0__9_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__9_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4569/Y (INVX2TS)                        0.13   98439.61 r
  U4572/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_1__9_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__9_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4569/Y (INVX2TS)                        0.13   98439.61 r
  U4573/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_2__9_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__9_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4569/Y (INVX2TS)                        0.13   98439.61 r
  U4574/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_3__9_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__9_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4575/Y (INVX2TS)                        0.13   98439.61 r
  U4577/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_4__9_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__9_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4575/Y (INVX2TS)                        0.13   98439.61 r
  U4578/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_5__9_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__9_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4575/Y (INVX2TS)                        0.13   98439.61 r
  U4579/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_6__9_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__9_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4575/Y (INVX2TS)                        0.13   98439.61 r
  U4580/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_7__9_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__9_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4581/Y (INVX2TS)                        0.13   98439.61 r
  U4583/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_8__9_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__9_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4581/Y (INVX2TS)                        0.13   98439.61 r
  U4584/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_9__9_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__9_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4581/Y (INVX2TS)                        0.13   98439.61 r
  U4585/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_10__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4581/Y (INVX2TS)                        0.13   98439.61 r
  U4586/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_11__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4587/Y (INVX2TS)                        0.13   98439.61 r
  U4591/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_12__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4587/Y (INVX2TS)                        0.13   98439.61 r
  U4592/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_13__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4587/Y (INVX2TS)                        0.13   98439.61 r
  U4593/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_14__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4587/Y (INVX2TS)                        0.13   98439.61 r
  U4594/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_15__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4595/Y (INVX2TS)                        0.13   98439.61 r
  U4597/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_16__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4595/Y (INVX2TS)                        0.13   98439.61 r
  U4598/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_17__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4595/Y (INVX2TS)                        0.13   98439.61 r
  U4599/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_18__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4595/Y (INVX2TS)                        0.13   98439.61 r
  U4600/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_19__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4601/Y (INVX2TS)                        0.13   98439.61 r
  U4603/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_20__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4601/Y (INVX2TS)                        0.13   98439.61 r
  U4604/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_21__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4601/Y (INVX2TS)                        0.13   98439.61 r
  U4605/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_22__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4562/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4601/Y (INVX2TS)                        0.13   98439.61 r
  U4606/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_23__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4607/Y (INVX2TS)                        0.13   98439.61 r
  U4609/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_24__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4607/Y (INVX2TS)                        0.13   98439.61 r
  U4610/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_25__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4607/Y (INVX2TS)                        0.13   98439.61 r
  U4611/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_26__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4607/Y (INVX2TS)                        0.13   98439.61 r
  U4612/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_27__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4613/Y (INVX2TS)                        0.13   98439.61 r
  U4616/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_28__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4613/Y (INVX2TS)                        0.13   98439.61 r
  U4617/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_29__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4613/Y (INVX2TS)                        0.13   98439.61 r
  U4618/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_30__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U3957/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4613/Y (INVX2TS)                        0.13   98439.61 r
  U4619/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_31__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4628/Y (INVX2TS)                        0.13   98439.61 r
  U4630/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_36__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4628/Y (INVX2TS)                        0.13   98439.61 r
  U4631/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_37__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4628/Y (INVX2TS)                        0.13   98439.61 r
  U4632/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_38__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4628/Y (INVX2TS)                        0.13   98439.61 r
  U4633/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_39__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4635/Y (INVX2TS)                        0.13   98439.61 r
  U4637/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_40__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4635/Y (INVX2TS)                        0.13   98439.61 r
  U4638/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_41__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4635/Y (INVX2TS)                        0.13   98439.61 r
  U4639/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_42__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4635/Y (INVX2TS)                        0.13   98439.61 r
  U4640/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_43__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4642/Y (INVX2TS)                        0.13   98439.61 r
  U4645/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_44__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4642/Y (INVX2TS)                        0.13   98439.61 r
  U4646/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_45__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4642/Y (INVX2TS)                        0.13   98439.61 r
  U4647/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_46__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4642/Y (INVX2TS)                        0.13   98439.61 r
  U4648/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_47__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4649/Y (INVX2TS)                        0.13   98439.61 r
  U4651/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_48__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4649/Y (INVX2TS)                        0.13   98439.61 r
  U4652/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_49__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4649/Y (INVX2TS)                        0.13   98439.61 r
  U4653/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_50__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4649/Y (INVX2TS)                        0.13   98439.61 r
  U4654/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_51__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4655/Y (INVX2TS)                        0.13   98439.61 r
  U4657/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_52__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4655/Y (INVX2TS)                        0.13   98439.61 r
  U4658/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_53__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4655/Y (INVX2TS)                        0.13   98439.61 r
  U4659/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_54__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4655/Y (INVX2TS)                        0.13   98439.61 r
  U4660/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_55__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4661/Y (INVX2TS)                        0.13   98439.61 r
  U4663/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_56__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4661/Y (INVX2TS)                        0.13   98439.61 r
  U4664/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_57__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4661/Y (INVX2TS)                        0.13   98439.61 r
  U4665/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_58__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4661/Y (INVX2TS)                        0.13   98439.61 r
  U4668/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_59__9_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4669/Y (INVX2TS)                        0.13   98439.61 r
  U4670/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_0__8_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__8_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4669/Y (INVX2TS)                        0.13   98439.61 r
  U4671/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_1__8_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__8_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4669/Y (INVX2TS)                        0.13   98439.61 r
  U4672/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_2__8_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__8_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4669/Y (INVX2TS)                        0.13   98439.61 r
  U4674/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_3__8_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__8_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4675/Y (INVX2TS)                        0.13   98439.61 r
  U4676/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_4__8_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__8_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4675/Y (INVX2TS)                        0.13   98439.61 r
  U4677/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_5__8_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__8_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4675/Y (INVX2TS)                        0.13   98439.61 r
  U4678/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_6__8_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__8_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4634/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4675/Y (INVX2TS)                        0.13   98439.61 r
  U4680/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_7__8_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__8_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4681/Y (INVX2TS)                        0.13   98439.61 r
  U4682/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_8__8_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__8_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4681/Y (INVX2TS)                        0.13   98439.61 r
  U4683/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_9__8_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__8_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4681/Y (INVX2TS)                        0.13   98439.61 r
  U4684/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_10__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4681/Y (INVX2TS)                        0.13   98439.61 r
  U4686/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_11__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4687/Y (INVX2TS)                        0.13   98439.61 r
  U4688/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_12__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4687/Y (INVX2TS)                        0.13   98439.61 r
  U4689/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_13__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4687/Y (INVX2TS)                        0.13   98439.61 r
  U4690/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_14__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4687/Y (INVX2TS)                        0.13   98439.61 r
  U4693/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_15__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4694/Y (INVX2TS)                        0.13   98439.61 r
  U4695/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_16__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4694/Y (INVX2TS)                        0.13   98439.61 r
  U4696/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_17__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4694/Y (INVX2TS)                        0.13   98439.61 r
  U4697/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_18__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4627/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4694/Y (INVX2TS)                        0.13   98439.61 r
  U4699/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_19__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4708/Y (INVX2TS)                        0.13   98439.61 r
  U4709/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_24__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4708/Y (INVX2TS)                        0.13   98439.61 r
  U4710/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_25__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4708/Y (INVX2TS)                        0.13   98439.61 r
  U4711/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_26__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4708/Y (INVX2TS)                        0.13   98439.61 r
  U4713/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_27__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4715/Y (INVX2TS)                        0.13   98439.61 r
  U4716/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_28__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4715/Y (INVX2TS)                        0.13   98439.61 r
  U4717/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_29__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4715/Y (INVX2TS)                        0.13   98439.61 r
  U4718/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_30__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4715/Y (INVX2TS)                        0.13   98439.61 r
  U4721/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_31__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4741/Y (INVX2TS)                        0.13   98439.61 r
  U4742/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_44__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4741/Y (INVX2TS)                        0.13   98439.61 r
  U4743/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_45__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4741/Y (INVX2TS)                        0.13   98439.61 r
  U4744/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_46__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4741/Y (INVX2TS)                        0.13   98439.61 r
  U4746/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_47__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4747/Y (INVX2TS)                        0.13   98439.61 r
  U4748/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_48__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4747/Y (INVX2TS)                        0.13   98439.61 r
  U4749/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_49__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4747/Y (INVX2TS)                        0.13   98439.61 r
  U4750/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_50__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4747/Y (INVX2TS)                        0.13   98439.61 r
  U4752/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_51__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4753/Y (INVX2TS)                        0.13   98439.61 r
  U4754/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_52__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4753/Y (INVX2TS)                        0.13   98439.61 r
  U4755/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_53__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4753/Y (INVX2TS)                        0.13   98439.61 r
  U4756/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_54__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4714/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4753/Y (INVX2TS)                        0.13   98439.61 r
  U4757/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_55__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4758/Y (INVX2TS)                        0.13   98439.61 r
  U4759/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_56__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4758/Y (INVX2TS)                        0.13   98439.61 r
  U4760/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_57__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4758/Y (INVX2TS)                        0.13   98439.61 r
  U4761/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_58__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4758/Y (INVX2TS)                        0.13   98439.61 r
  U4765/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_59__8_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4766/Y (INVX2TS)                        0.13   98439.61 r
  U4767/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_0__7_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__7_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4766/Y (INVX2TS)                        0.13   98439.61 r
  U4769/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_1__7_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__7_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4766/Y (INVX2TS)                        0.13   98439.61 r
  U4770/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_2__7_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__7_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4766/Y (INVX2TS)                        0.13   98439.61 r
  U4771/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_3__7_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__7_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4772/Y (INVX2TS)                        0.13   98439.61 r
  U4773/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_4__7_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__7_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4772/Y (INVX2TS)                        0.13   98439.61 r
  U4776/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_5__7_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__7_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4772/Y (INVX2TS)                        0.13   98439.61 r
  U4777/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_6__7_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__7_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4707/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4772/Y (INVX2TS)                        0.13   98439.61 r
  U4778/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_7__7_/D (DFFRXLTS)            0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__7_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4786/Y (INVX2TS)                        0.13   98439.61 r
  U4787/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_12__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4786/Y (INVX2TS)                        0.13   98439.61 r
  U4789/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_13__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4786/Y (INVX2TS)                        0.13   98439.61 r
  U4790/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_14__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4786/Y (INVX2TS)                        0.13   98439.61 r
  U4791/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_15__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4792/Y (INVX2TS)                        0.13   98439.61 r
  U4793/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_16__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4792/Y (INVX2TS)                        0.13   98439.61 r
  U4795/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_17__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4792/Y (INVX2TS)                        0.13   98439.61 r
  U4796/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_18__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4358/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4792/Y (INVX2TS)                        0.13   98439.61 r
  U4797/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_19__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4798/Y (INVX2TS)                        0.13   98439.61 r
  U4799/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_20__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4798/Y (INVX2TS)                        0.13   98439.61 r
  U4802/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_21__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4798/Y (INVX2TS)                        0.13   98439.61 r
  U4803/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_22__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4798/Y (INVX2TS)                        0.13   98439.61 r
  U4804/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_23__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4805/Y (INVX2TS)                        0.13   98439.61 r
  U4806/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_24__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4805/Y (INVX2TS)                        0.13   98439.61 r
  U4808/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_25__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4805/Y (INVX2TS)                        0.13   98439.61 r
  U4809/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_26__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4805/Y (INVX2TS)                        0.13   98439.61 r
  U4810/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_27__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4811/Y (INVX2TS)                        0.13   98439.61 r
  U4812/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_28__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4811/Y (INVX2TS)                        0.13   98439.61 r
  U4814/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_29__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4811/Y (INVX2TS)                        0.13   98439.61 r
  U4815/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_30__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4785/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4811/Y (INVX2TS)                        0.13   98439.61 r
  U4816/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_31__7_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U5436/Y (INVX2TS)                        0.13   98439.61 r
  U5438/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_52__1_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U5436/Y (INVX2TS)                        0.13   98439.61 r
  U5439/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_53__1_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U5436/Y (INVX2TS)                        0.13   98439.61 r
  U5440/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_54__1_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4641/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U5436/Y (INVX2TS)                        0.13   98439.61 r
  U5441/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_55__1_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U5442/Y (INVX2TS)                        0.13   98439.61 r
  U5443/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_56__1_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U5442/Y (INVX2TS)                        0.13   98439.61 r
  U5444/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_57__1_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U5442/Y (INVX2TS)                        0.13   98439.61 r
  U5445/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_58__1_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4568/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U5442/Y (INVX2TS)                        0.13   98439.61 r
  U5446/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_59__1_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4061/Y (INVX2TS)                        0.12   98439.61 r
  U4062/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_56__15_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4061/Y (INVX2TS)                        0.12   98439.61 r
  U4063/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_57__15_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4061/Y (INVX2TS)                        0.12   98439.61 r
  U4065/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_58__15_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4061/Y (INVX2TS)                        0.12   98439.61 r
  U4066/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_59__15_/D (DFFRXLTS)          0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4067/Y (INVX2TS)                        0.12   98439.61 r
  U4068/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_0__14_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__14_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4067/Y (INVX2TS)                        0.12   98439.61 r
  U4070/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_1__14_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__14_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4067/Y (INVX2TS)                        0.12   98439.61 r
  U4071/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_2__14_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__14_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4067/Y (INVX2TS)                        0.12   98439.61 r
  U4072/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_3__14_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__14_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4073/Y (INVX2TS)                        0.12   98439.61 r
  U4074/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_4__14_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__14_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4073/Y (INVX2TS)                        0.12   98439.61 r
  U4076/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_5__14_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__14_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4073/Y (INVX2TS)                        0.12   98439.61 r
  U4077/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_6__14_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__14_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4060/Y (CLKBUFX2TS)                     0.30   98439.48 f
  U4073/Y (INVX2TS)                        0.12   98439.61 r
  U4078/Y (AO22XLTS)                       0.20   98439.81 r
  x_fifo_reg_7__14_/D (DFFRXLTS)           0.00   98439.81 r
  data arrival time                               98439.81

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__14_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.81
  -----------------------------------------------------------
  slack (MET)                                      1559.74


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4381/Y (INVX2TS)                        0.12   98439.59 r
  U4382/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_8__11_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__11_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4381/Y (INVX2TS)                        0.12   98439.59 r
  U4384/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_9__11_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__11_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4381/Y (INVX2TS)                        0.12   98439.59 r
  U4385/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_10__11_/D (DFFRXLTS)          0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4381/Y (INVX2TS)                        0.12   98439.59 r
  U4386/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_11__11_/D (DFFRXLTS)          0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4387/Y (INVX2TS)                        0.12   98439.59 r
  U4388/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_12__11_/D (DFFRXLTS)          0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4387/Y (INVX2TS)                        0.12   98439.59 r
  U4390/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_13__11_/D (DFFRXLTS)          0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4387/Y (INVX2TS)                        0.12   98439.59 r
  U4391/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_14__11_/D (DFFRXLTS)          0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4387/Y (INVX2TS)                        0.12   98439.59 r
  U4392/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_15__11_/D (DFFRXLTS)          0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4393/Y (INVX2TS)                        0.12   98439.59 r
  U4394/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_16__11_/D (DFFRXLTS)          0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4393/Y (INVX2TS)                        0.12   98439.59 r
  U4396/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_17__11_/D (DFFRXLTS)          0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4393/Y (INVX2TS)                        0.12   98439.59 r
  U4397/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_18__11_/D (DFFRXLTS)          0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4380/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4393/Y (INVX2TS)                        0.12   98439.59 r
  U4398/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_19__11_/D (DFFRXLTS)          0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4723/Y (INVX2TS)                        0.12   98439.59 r
  U4724/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_32__8_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4723/Y (INVX2TS)                        0.12   98439.59 r
  U4725/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_33__8_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4723/Y (INVX2TS)                        0.12   98439.59 r
  U4726/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_34__8_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4723/Y (INVX2TS)                        0.12   98439.59 r
  U4728/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_35__8_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4729/Y (INVX2TS)                        0.12   98439.59 r
  U4730/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_36__8_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4729/Y (INVX2TS)                        0.12   98439.59 r
  U4731/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_37__8_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4729/Y (INVX2TS)                        0.12   98439.59 r
  U4732/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_38__8_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4729/Y (INVX2TS)                        0.12   98439.59 r
  U4734/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_39__8_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4735/Y (INVX2TS)                        0.12   98439.59 r
  U4736/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_40__8_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4735/Y (INVX2TS)                        0.12   98439.59 r
  U4737/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_41__8_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4735/Y (INVX2TS)                        0.12   98439.59 r
  U4738/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_42__8_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4722/Y (CLKBUFX2TS)                     0.28   98439.46 f
  U4735/Y (INVX2TS)                        0.12   98439.59 r
  U4740/Y (AO22XLTS)                       0.20   98439.79 r
  x_fifo_reg_43__8_/D (DFFRXLTS)           0.00   98439.79 r
  data arrival time                               98439.79

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.79
  -----------------------------------------------------------
  slack (MET)                                      1559.77


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U3964/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U3968/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U3972/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_4__15_/D (DFFRXLTS)           0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__15_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U3964/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U3968/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U3973/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_5__15_/D (DFFRXLTS)           0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__15_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4270/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4271/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_0__12_/D (DFFRXLTS)           0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__12_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4270/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4272/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_1__12_/D (DFFRXLTS)           0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__12_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4270/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4273/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_2__12_/D (DFFRXLTS)           0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__12_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4270/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4274/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_3__12_/D (DFFRXLTS)           0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__12_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4276/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4277/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_4__12_/D (DFFRXLTS)           0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__12_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4276/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4278/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_5__12_/D (DFFRXLTS)           0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__12_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4276/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4279/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_6__12_/D (DFFRXLTS)           0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__12_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4276/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4280/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_7__12_/D (DFFRXLTS)           0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__12_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4283/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4284/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_8__12_/D (DFFRXLTS)           0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__12_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4283/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4285/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_9__12_/D (DFFRXLTS)           0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__12_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4283/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4286/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_10__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4283/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4287/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_11__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4289/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4290/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_12__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4289/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4291/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_13__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4289/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4292/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_14__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4269/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4289/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4293/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_15__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4296/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4297/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_16__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4296/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4298/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_17__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4296/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4299/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_18__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4296/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4300/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_19__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4302/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4303/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_20__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4302/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4304/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_21__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4302/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4305/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_22__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4302/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4306/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_23__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4308/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4309/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_24__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4308/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4310/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_25__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4308/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4311/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_26__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4308/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4312/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_27__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4314/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4315/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_28__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4314/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4316/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_29__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4314/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4317/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_30__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4295/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4314/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4318/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_31__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4321/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4322/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_32__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4321/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4323/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_33__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4321/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4324/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_34__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4321/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4325/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_35__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4328/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4329/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_36__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4328/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4330/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_37__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4328/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4331/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_38__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4328/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4332/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_39__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4334/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4335/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_40__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4334/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4336/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_41__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4334/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4337/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_42__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4334/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4338/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_43__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4340/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4341/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_44__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4340/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4342/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_45__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4340/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4343/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_46__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U4320/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4340/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4344/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_47__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U3964/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4346/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4347/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_48__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U3964/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4346/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4348/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_49__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U3964/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4346/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4349/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_50__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U3964/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4346/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4350/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_51__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U3964/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4352/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4353/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_52__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U3964/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4352/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4354/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_53__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U3964/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4352/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4355/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_54__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3962/Y (CLKBUFX2TS)                     0.23   98438.57 f
  U3963/Y (CLKBUFX2TS)                     0.23   98438.80 f
  U3964/Y (CLKBUFX2TS)                     0.23   98439.03 f
  U4352/Y (CLKBUFX2TS)                     0.23   98439.26 f
  U4356/Y (AO22XLTS)                       0.47   98439.73 f
  x_fifo_reg_55__12_/D (DFFRXLTS)          0.00   98439.73 f
  data arrival time                               98439.73

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.73
  -----------------------------------------------------------
  slack (MET)                                      1559.88


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U4863/Y (INVX2TS)                        0.13   98439.45 r
  U4864/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_56__7_/D (DFFRXLTS)           0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U4863/Y (INVX2TS)                        0.13   98439.45 r
  U4866/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_57__7_/D (DFFRXLTS)           0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U4863/Y (INVX2TS)                        0.13   98439.45 r
  U4867/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_58__7_/D (DFFRXLTS)           0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U4863/Y (INVX2TS)                        0.13   98439.45 r
  U4868/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_59__7_/D (DFFRXLTS)           0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U4869/Y (INVX2TS)                        0.13   98439.45 r
  U4871/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_0__6_/D (DFFRXLTS)            0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__6_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U4869/Y (INVX2TS)                        0.13   98439.45 r
  U4872/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_1__6_/D (DFFRXLTS)            0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__6_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U4869/Y (INVX2TS)                        0.13   98439.45 r
  U4873/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_2__6_/D (DFFRXLTS)            0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__6_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U4869/Y (INVX2TS)                        0.13   98439.45 r
  U4874/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_3__6_/D (DFFRXLTS)            0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__6_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U4875/Y (INVX2TS)                        0.13   98439.45 r
  U4877/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_4__6_/D (DFFRXLTS)            0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__6_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U4875/Y (INVX2TS)                        0.13   98439.45 r
  U4878/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_5__6_/D (DFFRXLTS)            0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__6_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U4875/Y (INVX2TS)                        0.13   98439.45 r
  U4879/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_6__6_/D (DFFRXLTS)            0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__6_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U4875/Y (INVX2TS)                        0.13   98439.45 r
  U4880/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_7__6_/D (DFFRXLTS)            0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__6_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U5061/Y (INVX2TS)                        0.13   98439.45 r
  U5062/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_56__5_/D (DFFRXLTS)           0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U5061/Y (INVX2TS)                        0.13   98439.45 r
  U5064/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_57__5_/D (DFFRXLTS)           0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U5061/Y (INVX2TS)                        0.13   98439.45 r
  U5065/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_58__5_/D (DFFRXLTS)           0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4862/Y (CLKBUFX2TS)                     0.32   98439.31 f
  U5061/Y (INVX2TS)                        0.13   98439.45 r
  U5066/Y (AO22XLTS)                       0.20   98439.65 r
  x_fifo_reg_59__5_/D (DFFRXLTS)           0.00   98439.65 r
  data arrival time                               98439.65

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.65
  -----------------------------------------------------------
  slack (MET)                                      1559.91


  Startpoint: valid_ALU_reg
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: N_mac_reg_0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk1 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_ALU_reg/CK (DFFSX1TS)              0.00       0.00 r
  valid_ALU_reg/QN (DFFSX1TS)              1.05       1.05 r
  U1854/Y (INVX2TS)                        0.16       1.21 f
  U1855/Y (INVX2TS)                        0.11       1.31 r
  U2238/Y (CLKBUFX2TS)                     0.20       1.52 r
  U2259/Y (CLKBUFX2TS)                     0.22       1.74 r
  U3481/Y (INVX2TS)                        0.10       1.84 f
  U3822/Y (MXI2XLTS)                       0.18       2.02 r
  N_mac_reg_0_/D (DFFRXLTS)                0.00       2.02 r
  data arrival time                                   2.02

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  N_mac_reg_0_/CK (DFFRXLTS)               0.00    1562.50 r
  library setup time                      -0.51    1561.99
  data required time                               1561.99
  -----------------------------------------------------------
  data required time                               1561.99
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                      1559.97


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4408/Y (INVX2TS)                        0.13   98439.38 r
  U4409/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_24__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4408/Y (INVX2TS)                        0.13   98439.38 r
  U4411/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_25__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4408/Y (INVX2TS)                        0.13   98439.38 r
  U4412/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_26__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4408/Y (INVX2TS)                        0.13   98439.38 r
  U4413/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_27__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4415/Y (INVX2TS)                        0.13   98439.38 r
  U4416/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_28__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4415/Y (INVX2TS)                        0.13   98439.38 r
  U4418/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_29__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4415/Y (INVX2TS)                        0.13   98439.38 r
  U4419/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_30__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4415/Y (INVX2TS)                        0.13   98439.38 r
  U4420/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_31__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4427/Y (INVX2TS)                        0.13   98439.38 r
  U4428/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_36__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4427/Y (INVX2TS)                        0.13   98439.38 r
  U4431/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_37__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4427/Y (INVX2TS)                        0.13   98439.38 r
  U4432/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_38__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4427/Y (INVX2TS)                        0.13   98439.38 r
  U4433/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_39__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4434/Y (INVX2TS)                        0.13   98439.38 r
  U4435/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_40__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4434/Y (INVX2TS)                        0.13   98439.38 r
  U4437/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_41__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4434/Y (INVX2TS)                        0.13   98439.38 r
  U4438/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_42__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4434/Y (INVX2TS)                        0.13   98439.38 r
  U4439/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_43__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4440/Y (INVX2TS)                        0.13   98439.38 r
  U4441/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_44__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4440/Y (INVX2TS)                        0.13   98439.38 r
  U4443/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_45__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4440/Y (INVX2TS)                        0.13   98439.38 r
  U4444/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_46__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4414/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4440/Y (INVX2TS)                        0.13   98439.38 r
  U4445/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_47__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4446/Y (INVX2TS)                        0.13   98439.38 r
  U4447/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_48__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4446/Y (INVX2TS)                        0.13   98439.38 r
  U4449/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_49__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4446/Y (INVX2TS)                        0.13   98439.38 r
  U4450/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_50__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4446/Y (INVX2TS)                        0.13   98439.38 r
  U4451/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_51__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4452/Y (INVX2TS)                        0.13   98439.38 r
  U4453/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_52__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4452/Y (INVX2TS)                        0.13   98439.38 r
  U4456/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_53__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4452/Y (INVX2TS)                        0.13   98439.38 r
  U4457/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_54__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4452/Y (INVX2TS)                        0.13   98439.38 r
  U4458/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_55__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4459/Y (INVX2TS)                        0.13   98439.38 r
  U4460/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_56__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4459/Y (INVX2TS)                        0.13   98439.38 r
  U4462/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_57__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4459/Y (INVX2TS)                        0.13   98439.38 r
  U4463/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_58__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4407/Y (CLKBUFX2TS)                     0.30   98439.24 f
  U4459/Y (INVX2TS)                        0.13   98439.38 r
  U4464/Y (AO22XLTS)                       0.20   98439.58 r
  x_fifo_reg_59__11_/D (DFFRXLTS)          0.00   98439.58 r
  data arrival time                               98439.58

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.58
  -----------------------------------------------------------
  slack (MET)                                      1559.98


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4099/Y (INVX2TS)                        0.13   98439.33 r
  U4100/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_16__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4099/Y (INVX2TS)                        0.13   98439.33 r
  U4102/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_17__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4099/Y (INVX2TS)                        0.13   98439.33 r
  U4103/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_18__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4099/Y (INVX2TS)                        0.13   98439.33 r
  U4104/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_19__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4125/Y (INVX2TS)                        0.13   98439.33 r
  U4126/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_32__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4125/Y (INVX2TS)                        0.13   98439.33 r
  U4128/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_33__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4125/Y (INVX2TS)                        0.13   98439.33 r
  U4129/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_34__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4125/Y (INVX2TS)                        0.13   98439.33 r
  U4130/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_35__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4131/Y (INVX2TS)                        0.13   98439.33 r
  U4132/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_36__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4131/Y (INVX2TS)                        0.13   98439.33 r
  U4134/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_37__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4131/Y (INVX2TS)                        0.13   98439.33 r
  U4135/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_38__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4131/Y (INVX2TS)                        0.13   98439.33 r
  U4136/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_39__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4137/Y (INVX2TS)                        0.13   98439.33 r
  U4138/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_40__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4137/Y (INVX2TS)                        0.13   98439.33 r
  U4141/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_41__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4137/Y (INVX2TS)                        0.13   98439.33 r
  U4142/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_42__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4137/Y (INVX2TS)                        0.13   98439.33 r
  U4143/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_43__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4144/Y (INVX2TS)                        0.13   98439.33 r
  U4145/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_44__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4144/Y (INVX2TS)                        0.13   98439.33 r
  U4147/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_45__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4144/Y (INVX2TS)                        0.13   98439.33 r
  U4148/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_46__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4144/Y (INVX2TS)                        0.13   98439.33 r
  U4149/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_47__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4150/Y (INVX2TS)                        0.13   98439.33 r
  U4151/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_48__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4150/Y (INVX2TS)                        0.13   98439.33 r
  U4153/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_49__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4150/Y (INVX2TS)                        0.13   98439.33 r
  U4154/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_50__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4150/Y (INVX2TS)                        0.13   98439.33 r
  U4155/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_51__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4156/Y (INVX2TS)                        0.13   98439.33 r
  U4157/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_52__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4156/Y (INVX2TS)                        0.13   98439.33 r
  U4159/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_53__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4156/Y (INVX2TS)                        0.13   98439.33 r
  U4160/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_54__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4098/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4156/Y (INVX2TS)                        0.13   98439.33 r
  U4161/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_55__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4162/Y (INVX2TS)                        0.13   98439.33 r
  U4163/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_56__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4162/Y (INVX2TS)                        0.13   98439.33 r
  U4166/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_57__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4162/Y (INVX2TS)                        0.13   98439.33 r
  U4167/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_58__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4124/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4162/Y (INVX2TS)                        0.13   98439.33 r
  U4168/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_59__14_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4170/Y (INVX2TS)                        0.13   98439.33 r
  U4174/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_0__13_/D (DFFRXLTS)           0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__13_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4170/Y (INVX2TS)                        0.13   98439.33 r
  U4176/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_1__13_/D (DFFRXLTS)           0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__13_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4170/Y (INVX2TS)                        0.13   98439.33 r
  U4177/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_2__13_/D (DFFRXLTS)           0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__13_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4170/Y (INVX2TS)                        0.13   98439.33 r
  U4178/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_3__13_/D (DFFRXLTS)           0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__13_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4185/Y (INVX2TS)                        0.13   98439.33 r
  U4186/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_8__13_/D (DFFRXLTS)           0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__13_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4185/Y (INVX2TS)                        0.13   98439.33 r
  U4188/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_9__13_/D (DFFRXLTS)           0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__13_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4185/Y (INVX2TS)                        0.13   98439.33 r
  U4189/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_10__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4185/Y (INVX2TS)                        0.13   98439.33 r
  U4190/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_11__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4191/Y (INVX2TS)                        0.13   98439.33 r
  U4192/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_12__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4191/Y (INVX2TS)                        0.13   98439.33 r
  U4195/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_13__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4191/Y (INVX2TS)                        0.13   98439.33 r
  U4196/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_14__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4191/Y (INVX2TS)                        0.13   98439.33 r
  U4197/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_15__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4198/Y (INVX2TS)                        0.13   98439.33 r
  U4199/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_16__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4198/Y (INVX2TS)                        0.13   98439.33 r
  U4201/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_17__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4198/Y (INVX2TS)                        0.13   98439.33 r
  U4202/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_18__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4097/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4169/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4198/Y (INVX2TS)                        0.13   98439.33 r
  U4203/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_19__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4205/Y (INVX2TS)                        0.13   98439.33 r
  U4206/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_20__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4205/Y (INVX2TS)                        0.13   98439.33 r
  U4208/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_21__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4205/Y (INVX2TS)                        0.13   98439.33 r
  U4209/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_22__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4205/Y (INVX2TS)                        0.13   98439.33 r
  U4210/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_23__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4211/Y (INVX2TS)                        0.13   98439.33 r
  U4212/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_24__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4211/Y (INVX2TS)                        0.13   98439.33 r
  U4214/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_25__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4211/Y (INVX2TS)                        0.13   98439.33 r
  U4215/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_26__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4211/Y (INVX2TS)                        0.13   98439.33 r
  U4216/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_27__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4217/Y (INVX2TS)                        0.13   98439.33 r
  U4218/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_28__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4217/Y (INVX2TS)                        0.13   98439.33 r
  U4221/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_29__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4217/Y (INVX2TS)                        0.13   98439.33 r
  U4222/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_30__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4217/Y (INVX2TS)                        0.13   98439.33 r
  U4223/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_31__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4242/Y (INVX2TS)                        0.13   98439.33 r
  U4243/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_44__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4242/Y (INVX2TS)                        0.13   98439.33 r
  U4246/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_45__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4242/Y (INVX2TS)                        0.13   98439.33 r
  U4247/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_46__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4204/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4242/Y (INVX2TS)                        0.13   98439.33 r
  U4248/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_47__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4249/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4250/Y (INVX2TS)                        0.13   98439.33 r
  U4251/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_48__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4249/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4250/Y (INVX2TS)                        0.13   98439.33 r
  U4253/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_49__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4249/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4250/Y (INVX2TS)                        0.13   98439.33 r
  U4254/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_50__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4249/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4250/Y (INVX2TS)                        0.13   98439.33 r
  U4255/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_51__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4249/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4262/Y (INVX2TS)                        0.13   98439.33 r
  U4263/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_56__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4249/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4262/Y (INVX2TS)                        0.13   98439.33 r
  U4265/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_57__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4249/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4262/Y (INVX2TS)                        0.13   98439.33 r
  U4266/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_58__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4249/Y (CLKBUFX2TS)                     0.30   98439.20 f
  U4262/Y (INVX2TS)                        0.13   98439.33 r
  U4267/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_59__13_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U2245/Y (CLKBUFX2TS)                     0.27   98439.21 f
  U4399/Y (INVX2TS)                        0.12   98439.33 r
  U4400/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_20__11_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U2245/Y (CLKBUFX2TS)                     0.27   98439.21 f
  U4399/Y (INVX2TS)                        0.12   98439.33 r
  U4404/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_21__11_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U2245/Y (CLKBUFX2TS)                     0.27   98439.21 f
  U4399/Y (INVX2TS)                        0.12   98439.33 r
  U4405/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_22__11_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U2245/Y (CLKBUFX2TS)                     0.27   98439.21 f
  U4399/Y (INVX2TS)                        0.12   98439.33 r
  U4406/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_23__11_/D (DFFRXLTS)          0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U2245/Y (CLKBUFX2TS)                     0.27   98439.21 f
  U5430/Y (INVX2TS)                        0.12   98439.33 r
  U5432/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_48__1_/D (DFFRXLTS)           0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U2245/Y (CLKBUFX2TS)                     0.27   98439.21 f
  U5430/Y (INVX2TS)                        0.12   98439.33 r
  U5433/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_49__1_/D (DFFRXLTS)           0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U2245/Y (CLKBUFX2TS)                     0.27   98439.21 f
  U5430/Y (INVX2TS)                        0.12   98439.33 r
  U5434/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_50__1_/D (DFFRXLTS)           0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U2245/Y (CLKBUFX2TS)                     0.27   98439.21 f
  U5430/Y (INVX2TS)                        0.12   98439.33 r
  U5435/Y (AO22XLTS)                       0.20   98439.53 r
  x_fifo_reg_51__1_/D (DFFRXLTS)           0.00   98439.53 r
  data arrival time                               98439.53

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.53
  -----------------------------------------------------------
  slack (MET)                                      1560.02


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4224/Y (INVX2TS)                        0.12   98439.30 r
  U4225/Y (AO22XLTS)                       0.20   98439.51 r
  x_fifo_reg_32__13_/D (DFFRXLTS)          0.00   98439.51 r
  data arrival time                               98439.51

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.51
  -----------------------------------------------------------
  slack (MET)                                      1560.05


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4224/Y (INVX2TS)                        0.12   98439.30 r
  U4227/Y (AO22XLTS)                       0.20   98439.51 r
  x_fifo_reg_33__13_/D (DFFRXLTS)          0.00   98439.51 r
  data arrival time                               98439.51

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.51
  -----------------------------------------------------------
  slack (MET)                                      1560.05


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4224/Y (INVX2TS)                        0.12   98439.30 r
  U4228/Y (AO22XLTS)                       0.20   98439.51 r
  x_fifo_reg_34__13_/D (DFFRXLTS)          0.00   98439.51 r
  data arrival time                               98439.51

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.51
  -----------------------------------------------------------
  slack (MET)                                      1560.05


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4224/Y (INVX2TS)                        0.12   98439.30 r
  U4229/Y (AO22XLTS)                       0.20   98439.51 r
  x_fifo_reg_35__13_/D (DFFRXLTS)          0.00   98439.51 r
  data arrival time                               98439.51

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.51
  -----------------------------------------------------------
  slack (MET)                                      1560.05


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4230/Y (INVX2TS)                        0.12   98439.30 r
  U4231/Y (AO22XLTS)                       0.20   98439.51 r
  x_fifo_reg_36__13_/D (DFFRXLTS)          0.00   98439.51 r
  data arrival time                               98439.51

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.51
  -----------------------------------------------------------
  slack (MET)                                      1560.05


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4230/Y (INVX2TS)                        0.12   98439.30 r
  U4233/Y (AO22XLTS)                       0.20   98439.51 r
  x_fifo_reg_37__13_/D (DFFRXLTS)          0.00   98439.51 r
  data arrival time                               98439.51

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.51
  -----------------------------------------------------------
  slack (MET)                                      1560.05


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4230/Y (INVX2TS)                        0.12   98439.30 r
  U4234/Y (AO22XLTS)                       0.20   98439.51 r
  x_fifo_reg_38__13_/D (DFFRXLTS)          0.00   98439.51 r
  data arrival time                               98439.51

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.51
  -----------------------------------------------------------
  slack (MET)                                      1560.05


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4230/Y (INVX2TS)                        0.12   98439.30 r
  U4235/Y (AO22XLTS)                       0.20   98439.51 r
  x_fifo_reg_39__13_/D (DFFRXLTS)          0.00   98439.51 r
  data arrival time                               98439.51

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.51
  -----------------------------------------------------------
  slack (MET)                                      1560.05


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4236/Y (INVX2TS)                        0.12   98439.30 r
  U4237/Y (AO22XLTS)                       0.20   98439.51 r
  x_fifo_reg_40__13_/D (DFFRXLTS)          0.00   98439.51 r
  data arrival time                               98439.51

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.51
  -----------------------------------------------------------
  slack (MET)                                      1560.05


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4236/Y (INVX2TS)                        0.12   98439.30 r
  U4239/Y (AO22XLTS)                       0.20   98439.51 r
  x_fifo_reg_41__13_/D (DFFRXLTS)          0.00   98439.51 r
  data arrival time                               98439.51

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.51
  -----------------------------------------------------------
  slack (MET)                                      1560.05


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4236/Y (INVX2TS)                        0.12   98439.30 r
  U4240/Y (AO22XLTS)                       0.20   98439.51 r
  x_fifo_reg_42__13_/D (DFFRXLTS)          0.00   98439.51 r
  data arrival time                               98439.51

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.51
  -----------------------------------------------------------
  slack (MET)                                      1560.05


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4058/Y (CLKBUFX2TS)                     0.25   98438.90 f
  U4059/Y (CLKBUFX2TS)                     0.28   98439.18 f
  U4236/Y (INVX2TS)                        0.12   98439.30 r
  U4241/Y (AO22XLTS)                       0.20   98439.51 r
  x_fifo_reg_43__13_/D (DFFRXLTS)          0.00   98439.51 r
  data arrival time                               98439.51

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.51
  -----------------------------------------------------------
  slack (MET)                                      1560.05


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4550/Y (INVX2TS)                        0.10   98439.28 r
  U4551/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_48__10_/D (DFFRXLTS)          0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4550/Y (INVX2TS)                        0.10   98439.28 r
  U4553/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_49__10_/D (DFFRXLTS)          0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4550/Y (INVX2TS)                        0.10   98439.28 r
  U4554/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_50__10_/D (DFFRXLTS)          0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U3956/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4550/Y (INVX2TS)                        0.10   98439.28 r
  U4555/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_51__10_/D (DFFRXLTS)          0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4621/Y (INVX2TS)                        0.10   98439.28 r
  U4623/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_32__9_/D (DFFRXLTS)           0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4621/Y (INVX2TS)                        0.10   98439.28 r
  U4624/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_33__9_/D (DFFRXLTS)           0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4621/Y (INVX2TS)                        0.10   98439.28 r
  U4625/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_34__9_/D (DFFRXLTS)           0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4620/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4621/Y (INVX2TS)                        0.10   98439.28 r
  U4626/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_35__9_/D (DFFRXLTS)           0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4701/Y (INVX2TS)                        0.10   98439.28 r
  U4702/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_20__8_/D (DFFRXLTS)           0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4701/Y (INVX2TS)                        0.10   98439.28 r
  U4703/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_21__8_/D (DFFRXLTS)           0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4701/Y (INVX2TS)                        0.10   98439.28 r
  U4704/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_22__8_/D (DFFRXLTS)           0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4700/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4701/Y (INVX2TS)                        0.10   98439.28 r
  U4706/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_23__8_/D (DFFRXLTS)           0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4779/Y (INVX2TS)                        0.10   98439.28 r
  U4780/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_8__7_/D (DFFRXLTS)            0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__7_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4779/Y (INVX2TS)                        0.10   98439.28 r
  U4782/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_9__7_/D (DFFRXLTS)            0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__7_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4779/Y (INVX2TS)                        0.10   98439.28 r
  U4783/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_10__7_/D (DFFRXLTS)           0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3955/Y (CLKBUFX2TS)                     0.26   98438.93 f
  U4357/Y (CLKBUFX2TS)                     0.25   98439.18 f
  U4779/Y (INVX2TS)                        0.10   98439.28 r
  U4784/Y (AO22XLTS)                       0.20   98439.48 r
  x_fifo_reg_11__7_/D (DFFRXLTS)           0.00   98439.48 r
  data arrival time                               98439.48

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.48
  -----------------------------------------------------------
  slack (MET)                                      1560.07


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5075/Y (INVX2TS)                        0.13   98439.14 r
  U5077/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_4__4_/D (DFFRXLTS)            0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__4_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5075/Y (INVX2TS)                        0.13   98439.14 r
  U5078/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_5__4_/D (DFFRXLTS)            0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__4_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5075/Y (INVX2TS)                        0.13   98439.14 r
  U5079/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_6__4_/D (DFFRXLTS)            0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__4_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5075/Y (INVX2TS)                        0.13   98439.14 r
  U5080/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_7__4_/D (DFFRXLTS)            0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__4_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5081/Y (INVX2TS)                        0.13   98439.14 r
  U5083/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_8__4_/D (DFFRXLTS)            0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__4_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5081/Y (INVX2TS)                        0.13   98439.14 r
  U5084/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_9__4_/D (DFFRXLTS)            0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__4_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5081/Y (INVX2TS)                        0.13   98439.14 r
  U5085/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_10__4_/D (DFFRXLTS)           0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5081/Y (INVX2TS)                        0.13   98439.14 r
  U5086/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_11__4_/D (DFFRXLTS)           0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5087/Y (INVX2TS)                        0.13   98439.14 r
  U5089/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_12__4_/D (DFFRXLTS)           0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5087/Y (INVX2TS)                        0.13   98439.14 r
  U5090/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_13__4_/D (DFFRXLTS)           0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5087/Y (INVX2TS)                        0.13   98439.14 r
  U5091/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_14__4_/D (DFFRXLTS)           0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5087/Y (INVX2TS)                        0.13   98439.14 r
  U5092/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_15__4_/D (DFFRXLTS)           0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5093/Y (INVX2TS)                        0.13   98439.14 r
  U5096/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_16__4_/D (DFFRXLTS)           0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5093/Y (INVX2TS)                        0.13   98439.14 r
  U5097/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_17__4_/D (DFFRXLTS)           0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5093/Y (INVX2TS)                        0.13   98439.14 r
  U5098/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_18__4_/D (DFFRXLTS)           0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4982/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4983/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U5074/Y (CLKBUFX2TS)                     0.31   98439.01 f
  U5093/Y (INVX2TS)                        0.13   98439.14 r
  U5099/Y (AO22XLTS)                       0.20   98439.34 r
  x_fifo_reg_19__4_/D (DFFRXLTS)           0.00   98439.34 r
  data arrival time                               98439.34

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.34
  -----------------------------------------------------------
  slack (MET)                                      1560.21


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: valid_ALU_reg
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U2245/Y (CLKBUFX2TS)                     0.27   98439.21 f
  U1693/Y (CLKAND2X2TS)                    0.23   98439.44 f
  valid_ALU_reg/D (DFFSX1TS)               0.00   98439.44 f
  data arrival time                               98439.44

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  valid_ALU_reg/CK (DFFSX1TS)              0.00   100000.00 r
  library setup time                      -0.34   99999.66
  data required time                              99999.66
  -----------------------------------------------------------
  data required time                              99999.66
  data arrival time                               -98439.44
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4843/Y (INVX2TS)                        0.12   98439.12 r
  U4844/Y (AO22XLTS)                       0.20   98439.32 r
  x_fifo_reg_44__7_/D (DFFRXLTS)           0.00   98439.32 r
  data arrival time                               98439.32

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.32
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4843/Y (INVX2TS)                        0.12   98439.12 r
  U4846/Y (AO22XLTS)                       0.20   98439.32 r
  x_fifo_reg_45__7_/D (DFFRXLTS)           0.00   98439.32 r
  data arrival time                               98439.32

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.32
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4843/Y (INVX2TS)                        0.12   98439.12 r
  U4847/Y (AO22XLTS)                       0.20   98439.32 r
  x_fifo_reg_46__7_/D (DFFRXLTS)           0.00   98439.32 r
  data arrival time                               98439.32

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.32
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4843/Y (INVX2TS)                        0.12   98439.12 r
  U4848/Y (AO22XLTS)                       0.20   98439.32 r
  x_fifo_reg_47__7_/D (DFFRXLTS)           0.00   98439.32 r
  data arrival time                               98439.32

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.32
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4849/Y (INVX2TS)                        0.12   98439.12 r
  U4850/Y (AO22XLTS)                       0.20   98439.32 r
  x_fifo_reg_48__7_/D (DFFRXLTS)           0.00   98439.32 r
  data arrival time                               98439.32

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.32
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4849/Y (INVX2TS)                        0.12   98439.12 r
  U4852/Y (AO22XLTS)                       0.20   98439.32 r
  x_fifo_reg_49__7_/D (DFFRXLTS)           0.00   98439.32 r
  data arrival time                               98439.32

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.32
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4849/Y (INVX2TS)                        0.12   98439.12 r
  U4853/Y (AO22XLTS)                       0.20   98439.32 r
  x_fifo_reg_50__7_/D (DFFRXLTS)           0.00   98439.32 r
  data arrival time                               98439.32

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.32
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4849/Y (INVX2TS)                        0.12   98439.12 r
  U4854/Y (AO22XLTS)                       0.20   98439.32 r
  x_fifo_reg_51__7_/D (DFFRXLTS)           0.00   98439.32 r
  data arrival time                               98439.32

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.32
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4855/Y (INVX2TS)                        0.12   98439.12 r
  U4856/Y (AO22XLTS)                       0.20   98439.32 r
  x_fifo_reg_52__7_/D (DFFRXLTS)           0.00   98439.32 r
  data arrival time                               98439.32

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.32
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4855/Y (INVX2TS)                        0.12   98439.12 r
  U4859/Y (AO22XLTS)                       0.20   98439.32 r
  x_fifo_reg_53__7_/D (DFFRXLTS)           0.00   98439.32 r
  data arrival time                               98439.32

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.32
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4855/Y (INVX2TS)                        0.12   98439.12 r
  U4860/Y (AO22XLTS)                       0.20   98439.32 r
  x_fifo_reg_54__7_/D (DFFRXLTS)           0.00   98439.32 r
  data arrival time                               98439.32

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.32
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4842/Y (CLKBUFX2TS)                     0.30   98438.99 f
  U4855/Y (INVX2TS)                        0.12   98439.12 r
  U4861/Y (AO22XLTS)                       0.20   98439.32 r
  x_fifo_reg_55__7_/D (DFFRXLTS)           0.00   98439.32 r
  data arrival time                               98439.32

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.32
  -----------------------------------------------------------
  slack (MET)                                      1560.23


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4039/Y (INVX2TS)                        0.13   98439.07 r
  U4040/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_44__15_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4039/Y (INVX2TS)                        0.13   98439.07 r
  U4041/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_45__15_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4039/Y (INVX2TS)                        0.13   98439.07 r
  U4043/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_46__15_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4039/Y (INVX2TS)                        0.13   98439.07 r
  U4044/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_47__15_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4045/Y (INVX2TS)                        0.13   98439.07 r
  U4046/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_48__15_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4045/Y (INVX2TS)                        0.13   98439.07 r
  U4047/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_49__15_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4045/Y (INVX2TS)                        0.13   98439.07 r
  U4049/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_50__15_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4045/Y (INVX2TS)                        0.13   98439.07 r
  U4050/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_51__15_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4051/Y (INVX2TS)                        0.13   98439.07 r
  U4052/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_52__15_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4051/Y (INVX2TS)                        0.13   98439.07 r
  U4053/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_53__15_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4051/Y (INVX2TS)                        0.13   98439.07 r
  U4056/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_54__15_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4051/Y (INVX2TS)                        0.13   98439.07 r
  U4057/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_55__15_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4079/Y (INVX2TS)                        0.13   98439.07 r
  U4080/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_8__14_/D (DFFRXLTS)           0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__14_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4079/Y (INVX2TS)                        0.13   98439.07 r
  U4085/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_9__14_/D (DFFRXLTS)           0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__14_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4079/Y (INVX2TS)                        0.13   98439.07 r
  U4086/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_10__14_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4037/Y (CLKBUFX2TS)                     0.26   98438.65 f
  U4038/Y (CLKBUFX2TS)                     0.29   98438.94 f
  U4079/Y (INVX2TS)                        0.13   98439.07 r
  U4087/Y (AO22XLTS)                       0.20   98439.27 r
  x_fifo_reg_11__14_/D (DFFRXLTS)          0.00   98439.27 r
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.28


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4421/Y (INVX2TS)                        0.11   98439.05 r
  U4422/Y (AO22XLTS)                       0.20   98439.25 r
  x_fifo_reg_32__11_/D (DFFRXLTS)          0.00   98439.25 r
  data arrival time                               98439.25

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.25
  -----------------------------------------------------------
  slack (MET)                                      1560.30


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4421/Y (INVX2TS)                        0.11   98439.05 r
  U4424/Y (AO22XLTS)                       0.20   98439.25 r
  x_fifo_reg_33__11_/D (DFFRXLTS)          0.00   98439.25 r
  data arrival time                               98439.25

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.25
  -----------------------------------------------------------
  slack (MET)                                      1560.30


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4421/Y (INVX2TS)                        0.11   98439.05 r
  U4425/Y (AO22XLTS)                       0.20   98439.25 r
  x_fifo_reg_34__11_/D (DFFRXLTS)          0.00   98439.25 r
  data arrival time                               98439.25

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.25
  -----------------------------------------------------------
  slack (MET)                                      1560.30


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U2244/Y (CLKBUFX2TS)                     0.27   98438.95 f
  U4421/Y (INVX2TS)                        0.11   98439.05 r
  U4426/Y (AO22XLTS)                       0.20   98439.25 r
  x_fifo_reg_35__11_/D (DFFRXLTS)          0.00   98439.25 r
  data arrival time                               98439.25

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.25
  -----------------------------------------------------------
  slack (MET)                                      1560.30


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3976/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3977/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_6__15_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__15_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3976/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3978/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_7__15_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__15_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3976/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3981/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_8__15_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__15_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3976/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3982/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_9__15_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__15_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3983/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3984/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_10__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3983/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3985/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_11__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3983/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3987/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_12__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3983/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3988/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_13__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3989/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3990/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_14__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3989/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3991/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_15__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3989/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3993/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_16__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3989/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3994/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_17__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3995/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3996/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_18__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3995/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3997/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_19__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3995/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U3999/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_20__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U3975/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U3995/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4000/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_21__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4002/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4003/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_22__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4002/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4004/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_23__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4002/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4006/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_24__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4002/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4007/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_25__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4008/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4009/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_26__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4008/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4010/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_27__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4008/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4013/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_28__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4008/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4014/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_29__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4015/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4016/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_30__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4015/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4017/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_31__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4015/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4019/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_32__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4015/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4020/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_33__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4021/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4022/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_34__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4021/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4023/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_35__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4021/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4025/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_36__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4001/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4021/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4026/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_37__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4027/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4028/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4029/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_38__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4027/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4028/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4030/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_39__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4027/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4028/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4032/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_40__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4027/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4028/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4033/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_41__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4027/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4034/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4035/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_42__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U3974/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4027/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4034/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4036/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_43__15_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4171/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4172/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4175/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4180/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_4__13_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__13_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4171/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4172/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4181/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4182/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_5__13_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__13_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4171/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4172/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4181/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4183/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_6__13_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__13_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4171/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4172/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4181/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4184/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_7__13_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__13_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4171/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4244/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4252/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4257/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_52__13_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4171/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4244/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4258/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4259/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_53__13_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4171/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4244/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4258/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4260/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_54__13_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4171/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4244/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4258/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U4261/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_55__13_/D (DFFRXLTS)          0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5325/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5326/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_40__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5325/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5327/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_41__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5325/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5328/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_42__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5325/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5329/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_43__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5331/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5332/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_44__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5331/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5333/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_45__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5331/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5334/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_46__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5331/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5335/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_47__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5337/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5338/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_48__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5337/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5339/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_49__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5337/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5340/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_50__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5337/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5341/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_51__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5343/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5344/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_52__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5343/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5345/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_53__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5343/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5346/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_54__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5324/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5343/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5347/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_55__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4171/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4172/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4173/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5349/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_56__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4171/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4172/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U4173/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5350/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_57__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U3960/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5247/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5248/Y (CLKBUFX2TS)                     0.23   98438.58 f
  U5255/Y (CLKBUFX2TS)                     0.22   98438.80 f
  U5351/Y (AO22XLTS)                       0.47   98439.27 f
  x_fifo_reg_58__2_/D (DFFRXLTS)           0.00   98439.27 f
  data arrival time                               98439.27

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.27
  -----------------------------------------------------------
  slack (MET)                                      1560.34


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3766/Y (INVX2TS)                        0.17   98438.85 r
  U3767/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_60__11_/D (DFFRXLTS)          0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3766/Y (INVX2TS)                        0.17   98438.85 r
  U3768/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_61__11_/D (DFFRXLTS)          0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3766/Y (INVX2TS)                        0.17   98438.85 r
  U3769/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_62__11_/D (DFFRXLTS)          0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3766/Y (INVX2TS)                        0.17   98438.85 r
  U3770/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_63__11_/D (DFFRXLTS)          0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__11_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3772/Y (INVX2TS)                        0.17   98438.85 r
  U3773/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_60__10_/D (DFFRXLTS)          0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3772/Y (INVX2TS)                        0.17   98438.85 r
  U3774/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_61__10_/D (DFFRXLTS)          0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3772/Y (INVX2TS)                        0.17   98438.85 r
  U3775/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_62__10_/D (DFFRXLTS)          0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3772/Y (INVX2TS)                        0.17   98438.85 r
  U3776/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_63__10_/D (DFFRXLTS)          0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__10_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3792/Y (INVX2TS)                        0.17   98438.85 r
  U3793/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_60__6_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3792/Y (INVX2TS)                        0.17   98438.85 r
  U3794/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_61__6_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3792/Y (INVX2TS)                        0.17   98438.85 r
  U3795/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_62__6_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3792/Y (INVX2TS)                        0.17   98438.85 r
  U3796/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_63__6_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3797/Y (INVX2TS)                        0.17   98438.85 r
  U3798/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_60__5_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3797/Y (INVX2TS)                        0.17   98438.85 r
  U3799/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_61__5_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3797/Y (INVX2TS)                        0.17   98438.85 r
  U3800/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_62__5_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3797/Y (INVX2TS)                        0.17   98438.85 r
  U3801/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_63__5_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3802/Y (INVX2TS)                        0.17   98438.85 r
  U3803/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_60__4_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3802/Y (INVX2TS)                        0.17   98438.85 r
  U3804/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_61__4_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3802/Y (INVX2TS)                        0.17   98438.85 r
  U3805/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_62__4_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3771/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3802/Y (INVX2TS)                        0.17   98438.85 r
  U3806/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_63__4_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__4_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3807/Y (INVX2TS)                        0.17   98438.85 r
  U3808/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_60__3_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3807/Y (INVX2TS)                        0.17   98438.85 r
  U3809/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_61__3_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3807/Y (INVX2TS)                        0.17   98438.85 r
  U3810/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_62__3_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3807/Y (INVX2TS)                        0.17   98438.85 r
  U3811/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_63__3_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__3_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3812/Y (INVX2TS)                        0.17   98438.85 r
  U3813/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_60__2_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3812/Y (INVX2TS)                        0.17   98438.85 r
  U3814/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_61__2_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3812/Y (INVX2TS)                        0.17   98438.85 r
  U3815/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_62__2_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3812/Y (INVX2TS)                        0.17   98438.85 r
  U3816/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_63__2_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3817/Y (INVX2TS)                        0.17   98438.85 r
  U3818/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_60__1_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3817/Y (INVX2TS)                        0.17   98438.85 r
  U3819/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_61__1_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3817/Y (INVX2TS)                        0.17   98438.85 r
  U3820/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_62__1_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3765/Y (CLKBUFX2TS)                     0.30   98438.68 f
  U3817/Y (INVX2TS)                        0.17   98438.85 r
  U3821/Y (MX2X1TS)                        0.33   98439.18 r
  x_fifo_reg_63__1_/D (DFFRXLTS)           0.00   98439.18 r
  data arrival time                               98439.18

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.18
  -----------------------------------------------------------
  slack (MET)                                      1560.38


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3750/Y (INVX2TS)                        0.16   98438.83 r
  U3751/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_60__14_/D (DFFRXLTS)          0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3750/Y (INVX2TS)                        0.16   98438.83 r
  U3752/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_61__14_/D (DFFRXLTS)          0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3750/Y (INVX2TS)                        0.16   98438.83 r
  U3753/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_62__14_/D (DFFRXLTS)          0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3750/Y (INVX2TS)                        0.16   98438.83 r
  U3754/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_63__14_/D (DFFRXLTS)          0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__14_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3755/Y (INVX2TS)                        0.16   98438.83 r
  U3756/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_60__13_/D (DFFRXLTS)          0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3755/Y (INVX2TS)                        0.16   98438.83 r
  U3757/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_61__13_/D (DFFRXLTS)          0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3755/Y (INVX2TS)                        0.16   98438.83 r
  U3758/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_62__13_/D (DFFRXLTS)          0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U3748/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3749/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3755/Y (INVX2TS)                        0.16   98438.83 r
  U3759/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_63__13_/D (DFFRXLTS)          0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__13_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3777/Y (INVX2TS)                        0.16   98438.83 r
  U3778/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_60__9_/D (DFFRXLTS)           0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3777/Y (INVX2TS)                        0.16   98438.83 r
  U3779/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_61__9_/D (DFFRXLTS)           0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3777/Y (INVX2TS)                        0.16   98438.83 r
  U3780/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_62__9_/D (DFFRXLTS)           0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3777/Y (INVX2TS)                        0.16   98438.83 r
  U3781/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_63__9_/D (DFFRXLTS)           0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__9_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3782/Y (INVX2TS)                        0.16   98438.83 r
  U3783/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_60__8_/D (DFFRXLTS)           0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3782/Y (INVX2TS)                        0.16   98438.83 r
  U3784/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_61__8_/D (DFFRXLTS)           0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3782/Y (INVX2TS)                        0.16   98438.83 r
  U3785/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_62__8_/D (DFFRXLTS)           0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3782/Y (INVX2TS)                        0.16   98438.83 r
  U3786/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_63__8_/D (DFFRXLTS)           0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__8_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3787/Y (INVX2TS)                        0.16   98438.83 r
  U3788/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_60__7_/D (DFFRXLTS)           0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3787/Y (INVX2TS)                        0.16   98438.83 r
  U3789/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_61__7_/D (DFFRXLTS)           0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3787/Y (INVX2TS)                        0.16   98438.83 r
  U3790/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_62__7_/D (DFFRXLTS)           0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U2243/Y (CLKBUFX2TS)                     0.29   98438.67 f
  U3787/Y (INVX2TS)                        0.16   98438.83 r
  U3791/Y (MX2X1TS)                        0.33   98439.16 r
  x_fifo_reg_63__7_/D (DFFRXLTS)           0.00   98439.16 r
  data arrival time                               98439.16

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98439.16
  -----------------------------------------------------------
  slack (MET)                                      1560.41


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_56__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U4881/Y (CLKBUFX2TS)                     0.27   98438.16 f
  U4882/Y (CLKBUFX2TS)                     0.30   98438.46 f
  U4959/Y (CLKBUFX2TS)                     0.30   98438.76 f
  U4960/Y (INVX2TS)                        0.12   98438.88 r
  U4963/Y (AO22XLTS)                       0.20   98439.09 r
  x_fifo_reg_56__6_/D (DFFRXLTS)           0.00   98439.09 r
  data arrival time                               98439.09

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_56__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.09
  -----------------------------------------------------------
  slack (MET)                                      1560.47


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_57__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U4881/Y (CLKBUFX2TS)                     0.27   98438.16 f
  U4882/Y (CLKBUFX2TS)                     0.30   98438.46 f
  U4959/Y (CLKBUFX2TS)                     0.30   98438.76 f
  U4960/Y (INVX2TS)                        0.12   98438.88 r
  U4964/Y (AO22XLTS)                       0.20   98439.09 r
  x_fifo_reg_57__6_/D (DFFRXLTS)           0.00   98439.09 r
  data arrival time                               98439.09

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_57__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.09
  -----------------------------------------------------------
  slack (MET)                                      1560.47


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_58__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U4881/Y (CLKBUFX2TS)                     0.27   98438.16 f
  U4882/Y (CLKBUFX2TS)                     0.30   98438.46 f
  U4959/Y (CLKBUFX2TS)                     0.30   98438.76 f
  U4960/Y (INVX2TS)                        0.12   98438.88 r
  U4965/Y (AO22XLTS)                       0.20   98439.09 r
  x_fifo_reg_58__6_/D (DFFRXLTS)           0.00   98439.09 r
  data arrival time                               98439.09

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_58__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.09
  -----------------------------------------------------------
  slack (MET)                                      1560.47


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U4881/Y (CLKBUFX2TS)                     0.27   98438.16 f
  U4882/Y (CLKBUFX2TS)                     0.30   98438.46 f
  U4959/Y (CLKBUFX2TS)                     0.30   98438.76 f
  U4970/Y (INVX2TS)                        0.12   98438.88 r
  U4971/Y (AO22XLTS)                       0.20   98439.09 r
  x_fifo_reg_0__5_/D (DFFRXLTS)            0.00   98439.09 r
  data arrival time                               98439.09

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__5_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.09
  -----------------------------------------------------------
  slack (MET)                                      1560.47


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4510/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4511/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4921/Y (INVX2TS)                        0.12   98438.82 r
  U4923/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_32__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4510/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4511/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4921/Y (INVX2TS)                        0.12   98438.82 r
  U4924/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_33__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4510/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4511/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4921/Y (INVX2TS)                        0.12   98438.82 r
  U4925/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_34__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4510/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4511/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4921/Y (INVX2TS)                        0.12   98438.82 r
  U4926/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_35__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4510/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4511/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4927/Y (INVX2TS)                        0.12   98438.82 r
  U4929/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_36__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4510/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4511/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4927/Y (INVX2TS)                        0.12   98438.82 r
  U4930/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_37__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4510/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4511/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4927/Y (INVX2TS)                        0.12   98438.82 r
  U4931/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_38__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4510/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4511/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4927/Y (INVX2TS)                        0.12   98438.82 r
  U4932/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_39__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4510/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4511/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4933/Y (INVX2TS)                        0.12   98438.82 r
  U4937/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_40__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4510/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4511/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4933/Y (INVX2TS)                        0.12   98438.82 r
  U4938/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_41__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4510/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4511/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4933/Y (INVX2TS)                        0.12   98438.82 r
  U4939/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_42__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4510/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4511/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4933/Y (INVX2TS)                        0.12   98438.82 r
  U4940/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_43__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4941/Y (INVX2TS)                        0.12   98438.82 r
  U4943/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_44__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4941/Y (INVX2TS)                        0.12   98438.82 r
  U4944/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_45__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4941/Y (INVX2TS)                        0.12   98438.82 r
  U4945/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_46__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4941/Y (INVX2TS)                        0.12   98438.82 r
  U4946/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_47__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4947/Y (INVX2TS)                        0.12   98438.82 r
  U4949/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_48__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4947/Y (INVX2TS)                        0.12   98438.82 r
  U4950/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_49__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4947/Y (INVX2TS)                        0.12   98438.82 r
  U4951/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_50__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4947/Y (INVX2TS)                        0.12   98438.82 r
  U4952/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_51__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4953/Y (INVX2TS)                        0.12   98438.82 r
  U4955/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_52__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4953/Y (INVX2TS)                        0.12   98438.82 r
  U4956/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_53__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4953/Y (INVX2TS)                        0.12   98438.82 r
  U4957/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_54__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U4840/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U4841/Y (CLKBUFX2TS)                     0.30   98438.70 f
  U4953/Y (INVX2TS)                        0.12   98438.82 r
  U4958/Y (AO22XLTS)                       0.20   98439.02 r
  x_fifo_reg_55__6_/D (DFFRXLTS)           0.00   98439.02 r
  data arrival time                               98439.02

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98439.02
  -----------------------------------------------------------
  slack (MET)                                      1560.53


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4762/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4800/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4821/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4826/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_36__7_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4829/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4830/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4831/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_37__7_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4829/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4830/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4832/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_38__7_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4829/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4830/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4833/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_39__7_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4829/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4830/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4835/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_40__7_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4829/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4836/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4837/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_41__7_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4829/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4836/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4838/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_42__7_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4829/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4836/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4839/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_43__7_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__7_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4885/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4886/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_8__6_/D (DFFRXLTS)            0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__6_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4885/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4887/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_9__6_/D (DFFRXLTS)            0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__6_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4885/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4888/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_10__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4885/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4889/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_11__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4891/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4892/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_12__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4891/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4893/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_13__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4891/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4894/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_14__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4891/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4895/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_15__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4897/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4898/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_16__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4897/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4899/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_17__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4897/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4900/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_18__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4897/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4901/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_19__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4903/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4904/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_20__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4903/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4905/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_21__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4903/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4906/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_22__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4884/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4903/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4907/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_23__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4909/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4910/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4911/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_24__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4909/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4910/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4912/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_25__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4909/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4910/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4913/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_26__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4909/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4910/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4914/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_27__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4909/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4916/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4917/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_28__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4909/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4916/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4918/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_29__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4909/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4916/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4919/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_30__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4828/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4909/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4916/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U4920/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_31__6_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__6_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5020/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5021/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_29__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5020/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5022/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_30__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5020/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5023/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_31__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5020/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5025/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_32__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5026/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5027/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_33__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5026/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5028/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_34__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5026/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5029/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_35__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5026/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5031/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_36__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5032/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5033/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_37__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5032/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5034/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_38__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5032/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5035/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_39__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5032/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5037/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_40__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5038/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5039/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_41__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5038/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5040/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_42__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5038/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5041/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_43__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5019/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5038/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5043/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_44__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5044/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5045/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5046/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_45__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5044/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5045/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5047/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_46__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5044/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5045/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5048/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_47__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_48__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5044/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5045/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5050/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_48__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_48__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_49__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5044/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5051/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5052/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_49__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_49__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_50__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5044/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5051/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5053/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_50__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_50__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_51__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5044/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5051/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5054/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_51__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_51__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_52__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5044/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5051/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5056/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_52__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_52__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_53__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5044/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5057/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5058/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_53__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_53__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_54__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5044/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5057/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5059/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_54__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_54__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_55__5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U3959/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U5018/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5044/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5057/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5060/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_55__5_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_55__5_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_59__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U4962/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5352/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_59__2_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_59__2_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5354/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5355/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_0__1_/D (DFFRXLTS)            0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_0__1_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5354/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5356/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_1__1_/D (DFFRXLTS)            0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_1__1_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5354/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5357/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_2__1_/D (DFFRXLTS)            0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_2__1_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5354/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5358/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_3__1_/D (DFFRXLTS)            0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_3__1_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5360/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5361/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_4__1_/D (DFFRXLTS)            0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_4__1_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5360/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5362/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_5__1_/D (DFFRXLTS)            0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_5__1_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5360/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5363/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_6__1_/D (DFFRXLTS)            0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_6__1_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5360/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5364/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_7__1_/D (DFFRXLTS)            0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_7__1_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5367/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5368/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_8__1_/D (DFFRXLTS)            0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_8__1_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5367/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5369/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_9__1_/D (DFFRXLTS)            0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_9__1_/CK (DFFRXLTS)           0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_10__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5367/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5370/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_10__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_10__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_11__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U4961/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5367/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5371/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_11__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_11__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_12__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5374/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5375/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_12__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_12__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_13__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5374/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5376/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_13__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_13__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_14__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5374/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5377/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_14__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_14__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_15__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5374/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5378/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_15__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_15__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_16__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5380/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5381/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_16__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_16__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_17__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5380/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5382/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_17__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_17__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_18__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5380/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5383/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_18__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_18__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_19__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5380/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5384/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_19__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_19__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_20__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5386/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5387/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_20__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_20__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_21__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5386/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5388/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_21__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_21__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_22__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5386/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5389/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_22__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_22__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_23__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5386/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5390/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_23__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_23__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_24__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5392/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5393/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_24__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_24__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_25__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5392/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5394/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_25__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_25__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_26__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5392/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5395/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_26__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_26__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_27__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5373/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5392/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5396/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_27__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_27__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_28__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5400/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5401/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_28__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_28__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_29__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5400/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5402/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_29__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_29__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_30__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5400/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5403/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_30__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_30__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_31__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5400/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5404/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_31__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_31__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_32__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5406/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5407/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_32__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_32__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_33__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5406/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5408/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_33__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_33__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_34__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5406/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5409/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_34__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_34__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_35__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5406/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5410/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_35__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_35__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_36__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5412/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5413/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_36__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_36__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_37__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5412/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5414/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_37__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_37__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_38__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5412/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5415/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_38__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_38__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_39__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5412/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5416/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_39__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_39__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_40__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5418/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5419/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_40__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_40__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_41__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5418/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5420/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_41__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_41__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_42__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5418/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5421/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_42__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_42__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_43__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U4827/Y (CLKBUFX2TS)                     0.20   98437.88 f
  U4934/Y (CLKBUFX2TS)                     0.23   98438.11 f
  U5399/Y (CLKBUFX2TS)                     0.23   98438.34 f
  U5418/Y (CLKBUFX2TS)                     0.22   98438.56 f
  U5422/Y (AO22XLTS)                       0.47   98439.03 f
  x_fifo_reg_43__1_/D (DFFRXLTS)           0.00   98439.03 f
  data arrival time                               98439.03

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_43__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.40   99999.60
  data required time                              99999.60
  -----------------------------------------------------------
  data required time                              99999.60
  data arrival time                               -98439.03
  -----------------------------------------------------------
  slack (MET)                                      1560.57


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U3743/Y (INVX2TS)                        0.16   98438.55 r
  U3744/Y (MX2X1TS)                        0.32   98438.88 r
  x_fifo_reg_60__15_/D (DFFRXLTS)          0.00   98438.88 r
  data arrival time                               98438.88

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98438.88
  -----------------------------------------------------------
  slack (MET)                                      1560.69


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U3743/Y (INVX2TS)                        0.16   98438.55 r
  U3745/Y (MX2X1TS)                        0.32   98438.88 r
  x_fifo_reg_61__15_/D (DFFRXLTS)          0.00   98438.88 r
  data arrival time                               98438.88

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98438.88
  -----------------------------------------------------------
  slack (MET)                                      1560.69


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U3743/Y (INVX2TS)                        0.16   98438.55 r
  U3746/Y (MX2X1TS)                        0.32   98438.88 r
  x_fifo_reg_62__15_/D (DFFRXLTS)          0.00   98438.88 r
  data arrival time                               98438.88

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98438.88
  -----------------------------------------------------------
  slack (MET)                                      1560.69


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U3741/Y (CLKBUFX2TS)                     0.23   98438.12 f
  U3742/Y (CLKBUFX2TS)                     0.27   98438.39 f
  U3743/Y (INVX2TS)                        0.16   98438.55 r
  U3747/Y (MX2X1TS)                        0.32   98438.88 r
  x_fifo_reg_63__15_/D (DFFRXLTS)          0.00   98438.88 r
  data arrival time                               98438.88

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__15_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98438.88
  -----------------------------------------------------------
  slack (MET)                                      1560.69


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_60__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3760/Y (INVX2TS)                        0.15   98438.53 r
  U3761/Y (MX2X1TS)                        0.32   98438.85 r
  x_fifo_reg_60__12_/D (DFFRXLTS)          0.00   98438.85 r
  data arrival time                               98438.85

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_60__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98438.85
  -----------------------------------------------------------
  slack (MET)                                      1560.71


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_61__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3760/Y (INVX2TS)                        0.15   98438.53 r
  U3762/Y (MX2X1TS)                        0.32   98438.85 r
  x_fifo_reg_61__12_/D (DFFRXLTS)          0.00   98438.85 r
  data arrival time                               98438.85

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_61__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98438.85
  -----------------------------------------------------------
  slack (MET)                                      1560.71


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_62__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3760/Y (INVX2TS)                        0.15   98438.53 r
  U3763/Y (MX2X1TS)                        0.32   98438.85 r
  x_fifo_reg_62__12_/D (DFFRXLTS)          0.00   98438.85 r
  data arrival time                               98438.85

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_62__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98438.85
  -----------------------------------------------------------
  slack (MET)                                      1560.71


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_63__12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U2242/Y (CLKBUFX2TS)                     0.26   98438.38 f
  U3760/Y (INVX2TS)                        0.15   98438.53 r
  U3764/Y (MX2X1TS)                        0.32   98438.85 r
  x_fifo_reg_63__12_/D (DFFRXLTS)          0.00   98438.85 r
  data arrival time                               98438.85

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_63__12_/CK (DFFRXLTS)         0.00   100000.00 r
  library setup time                      -0.44   99999.56
  data required time                              99999.56
  -----------------------------------------------------------
  data required time                              99999.56
  data arrival time                               -98438.85
  -----------------------------------------------------------
  slack (MET)                                      1560.71


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_44__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U5397/Y (CLKBUFX2TS)                     0.30   98438.43 f
  U5423/Y (INVX2TS)                        0.13   98438.56 r
  U5426/Y (AO22XLTS)                       0.20   98438.77 r
  x_fifo_reg_44__1_/D (DFFRXLTS)           0.00   98438.77 r
  data arrival time                               98438.77

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_44__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98438.77
  -----------------------------------------------------------
  slack (MET)                                      1560.79


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_45__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U5397/Y (CLKBUFX2TS)                     0.30   98438.43 f
  U5423/Y (INVX2TS)                        0.13   98438.56 r
  U5427/Y (AO22XLTS)                       0.20   98438.77 r
  x_fifo_reg_45__1_/D (DFFRXLTS)           0.00   98438.77 r
  data arrival time                               98438.77

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_45__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98438.77
  -----------------------------------------------------------
  slack (MET)                                      1560.79


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_46__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U5397/Y (CLKBUFX2TS)                     0.30   98438.43 f
  U5423/Y (INVX2TS)                        0.13   98438.56 r
  U5428/Y (AO22XLTS)                       0.20   98438.77 r
  x_fifo_reg_46__1_/D (DFFRXLTS)           0.00   98438.77 r
  data arrival time                               98438.77

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_46__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98438.77
  -----------------------------------------------------------
  slack (MET)                                      1560.79


  Startpoint: b_valid (input port clocked by clk2)
  Endpoint: x_fifo_reg_47__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)               98437.50   98437.50
  clock network delay (ideal)              0.00   98437.50
  input external delay                     0.05   98437.55 r
  b_valid (in)                             0.04   98437.59 r
  U2229/Y (INVX2TS)                        0.09   98437.67 f
  U2240/Y (CLKBUFX2TS)                     0.21   98437.88 f
  U2241/Y (CLKBUFX2TS)                     0.24   98438.12 f
  U5397/Y (CLKBUFX2TS)                     0.30   98438.43 f
  U5423/Y (INVX2TS)                        0.13   98438.56 r
  U5429/Y (AO22XLTS)                       0.20   98438.77 r
  x_fifo_reg_47__1_/D (DFFRXLTS)           0.00   98438.77 r
  data arrival time                               98438.77

  clock clk1 (rise edge)               100000.00  100000.00
  clock network delay (ideal)              0.00   100000.00
  x_fifo_reg_47__1_/CK (DFFRXLTS)          0.00   100000.00 r
  library setup time                      -0.44   99999.55
  data required time                              99999.55
  -----------------------------------------------------------
  data required time                              99999.55
  data arrival time                               -98438.77
  -----------------------------------------------------------
  slack (MET)                                      1560.79


  Startpoint: y_t2_reg_31_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: y[15] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_t2_reg_31_/CK (DFFRXLTS)               0.00       0.00 r
  y_t2_reg_31_/Q (DFFRXLTS)                0.84       0.84 f
  y[15] (out)                              0.00       0.84 f
  data arrival time                                   0.84

  clock clk2 (rise edge)                1562.50    1562.50
  clock network delay (ideal)              0.00    1562.50
  output external delay                   -0.05    1562.45
  data required time                               1562.45
  -----------------------------------------------------------
  data required time                               1562.45
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                      1561.61


1
