$date
	Wed Sep 22 00:23:22 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux16_1_8b_struc_tb $end
$var wire 8 ! Y [7:0] $end
$var reg 8 " X_0 [7:0] $end
$var reg 8 # X_1 [7:0] $end
$var reg 8 $ X_10 [7:0] $end
$var reg 8 % X_11 [7:0] $end
$var reg 8 & X_12 [7:0] $end
$var reg 8 ' X_13 [7:0] $end
$var reg 8 ( X_14 [7:0] $end
$var reg 8 ) X_15 [7:0] $end
$var reg 8 * X_2 [7:0] $end
$var reg 8 + X_3 [7:0] $end
$var reg 8 , X_4 [7:0] $end
$var reg 8 - X_5 [7:0] $end
$var reg 8 . X_6 [7:0] $end
$var reg 8 / X_7 [7:0] $end
$var reg 8 0 X_8 [7:0] $end
$var reg 8 1 X_9 [7:0] $end
$var reg 1 2 sel0 $end
$var reg 1 3 sel1 $end
$var reg 1 4 sel2 $end
$var reg 1 5 sel3 $end
$scope module mux16_1Prueba $end
$var wire 8 6 in0 [7:0] $end
$var wire 8 7 in1 [7:0] $end
$var wire 8 8 in10 [7:0] $end
$var wire 8 9 in11 [7:0] $end
$var wire 8 : in12 [7:0] $end
$var wire 8 ; in13 [7:0] $end
$var wire 8 < in14 [7:0] $end
$var wire 8 = in15 [7:0] $end
$var wire 8 > in2 [7:0] $end
$var wire 8 ? in3 [7:0] $end
$var wire 8 @ in4 [7:0] $end
$var wire 8 A in5 [7:0] $end
$var wire 8 B in6 [7:0] $end
$var wire 8 C in7 [7:0] $end
$var wire 8 D in8 [7:0] $end
$var wire 8 E in9 [7:0] $end
$var wire 1 2 sel0 $end
$var wire 1 3 sel1 $end
$var wire 1 4 sel2 $end
$var wire 1 5 sel3 $end
$var wire 8 F out [7:0] $end
$scope module eva1_01 $end
$var wire 1 3 sel $end
$var wire 8 G out [7:0] $end
$var wire 8 H in1 [7:0] $end
$var wire 8 I in0 [7:0] $end
$scope module bit0 $end
$var wire 1 J in0 $end
$var wire 1 K in1 $end
$var wire 1 L op_in0 $end
$var wire 1 M op_in1 $end
$var wire 1 N out $end
$var wire 1 3 sel $end
$var wire 1 O sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 P in0 $end
$var wire 1 Q in1 $end
$var wire 1 R op_in0 $end
$var wire 1 S op_in1 $end
$var wire 1 T out $end
$var wire 1 3 sel $end
$var wire 1 U sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 V in0 $end
$var wire 1 W in1 $end
$var wire 1 X op_in0 $end
$var wire 1 Y op_in1 $end
$var wire 1 Z out $end
$var wire 1 3 sel $end
$var wire 1 [ sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 \ in0 $end
$var wire 1 ] in1 $end
$var wire 1 ^ op_in0 $end
$var wire 1 _ op_in1 $end
$var wire 1 ` out $end
$var wire 1 3 sel $end
$var wire 1 a sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 b in0 $end
$var wire 1 c in1 $end
$var wire 1 d op_in0 $end
$var wire 1 e op_in1 $end
$var wire 1 f out $end
$var wire 1 3 sel $end
$var wire 1 g sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 h in0 $end
$var wire 1 i in1 $end
$var wire 1 j op_in0 $end
$var wire 1 k op_in1 $end
$var wire 1 l out $end
$var wire 1 3 sel $end
$var wire 1 m sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 n in0 $end
$var wire 1 o in1 $end
$var wire 1 p op_in0 $end
$var wire 1 q op_in1 $end
$var wire 1 r out $end
$var wire 1 3 sel $end
$var wire 1 s sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 t in0 $end
$var wire 1 u in1 $end
$var wire 1 v op_in0 $end
$var wire 1 w op_in1 $end
$var wire 1 x out $end
$var wire 1 3 sel $end
$var wire 1 y sel_not $end
$upscope $end
$upscope $end
$scope module eva1_23 $end
$var wire 1 3 sel $end
$var wire 8 z out [7:0] $end
$var wire 8 { in1 [7:0] $end
$var wire 8 | in0 [7:0] $end
$scope module bit0 $end
$var wire 1 } in0 $end
$var wire 1 ~ in1 $end
$var wire 1 !" op_in0 $end
$var wire 1 "" op_in1 $end
$var wire 1 #" out $end
$var wire 1 3 sel $end
$var wire 1 $" sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 %" in0 $end
$var wire 1 &" in1 $end
$var wire 1 '" op_in0 $end
$var wire 1 (" op_in1 $end
$var wire 1 )" out $end
$var wire 1 3 sel $end
$var wire 1 *" sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 +" in0 $end
$var wire 1 ," in1 $end
$var wire 1 -" op_in0 $end
$var wire 1 ." op_in1 $end
$var wire 1 /" out $end
$var wire 1 3 sel $end
$var wire 1 0" sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 1" in0 $end
$var wire 1 2" in1 $end
$var wire 1 3" op_in0 $end
$var wire 1 4" op_in1 $end
$var wire 1 5" out $end
$var wire 1 3 sel $end
$var wire 1 6" sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 7" in0 $end
$var wire 1 8" in1 $end
$var wire 1 9" op_in0 $end
$var wire 1 :" op_in1 $end
$var wire 1 ;" out $end
$var wire 1 3 sel $end
$var wire 1 <" sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 =" in0 $end
$var wire 1 >" in1 $end
$var wire 1 ?" op_in0 $end
$var wire 1 @" op_in1 $end
$var wire 1 A" out $end
$var wire 1 3 sel $end
$var wire 1 B" sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 C" in0 $end
$var wire 1 D" in1 $end
$var wire 1 E" op_in0 $end
$var wire 1 F" op_in1 $end
$var wire 1 G" out $end
$var wire 1 3 sel $end
$var wire 1 H" sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 I" in0 $end
$var wire 1 J" in1 $end
$var wire 1 K" op_in0 $end
$var wire 1 L" op_in1 $end
$var wire 1 M" out $end
$var wire 1 3 sel $end
$var wire 1 N" sel_not $end
$upscope $end
$upscope $end
$scope module eva1_45 $end
$var wire 1 3 sel $end
$var wire 8 O" out [7:0] $end
$var wire 8 P" in1 [7:0] $end
$var wire 8 Q" in0 [7:0] $end
$scope module bit0 $end
$var wire 1 R" in0 $end
$var wire 1 S" in1 $end
$var wire 1 T" op_in0 $end
$var wire 1 U" op_in1 $end
$var wire 1 V" out $end
$var wire 1 3 sel $end
$var wire 1 W" sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 X" in0 $end
$var wire 1 Y" in1 $end
$var wire 1 Z" op_in0 $end
$var wire 1 [" op_in1 $end
$var wire 1 \" out $end
$var wire 1 3 sel $end
$var wire 1 ]" sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 ^" in0 $end
$var wire 1 _" in1 $end
$var wire 1 `" op_in0 $end
$var wire 1 a" op_in1 $end
$var wire 1 b" out $end
$var wire 1 3 sel $end
$var wire 1 c" sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 d" in0 $end
$var wire 1 e" in1 $end
$var wire 1 f" op_in0 $end
$var wire 1 g" op_in1 $end
$var wire 1 h" out $end
$var wire 1 3 sel $end
$var wire 1 i" sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 j" in0 $end
$var wire 1 k" in1 $end
$var wire 1 l" op_in0 $end
$var wire 1 m" op_in1 $end
$var wire 1 n" out $end
$var wire 1 3 sel $end
$var wire 1 o" sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 p" in0 $end
$var wire 1 q" in1 $end
$var wire 1 r" op_in0 $end
$var wire 1 s" op_in1 $end
$var wire 1 t" out $end
$var wire 1 3 sel $end
$var wire 1 u" sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 v" in0 $end
$var wire 1 w" in1 $end
$var wire 1 x" op_in0 $end
$var wire 1 y" op_in1 $end
$var wire 1 z" out $end
$var wire 1 3 sel $end
$var wire 1 {" sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 |" in0 $end
$var wire 1 }" in1 $end
$var wire 1 ~" op_in0 $end
$var wire 1 !# op_in1 $end
$var wire 1 "# out $end
$var wire 1 3 sel $end
$var wire 1 ## sel_not $end
$upscope $end
$upscope $end
$scope module eva1_67 $end
$var wire 1 3 sel $end
$var wire 8 $# out [7:0] $end
$var wire 8 %# in1 [7:0] $end
$var wire 8 &# in0 [7:0] $end
$scope module bit0 $end
$var wire 1 '# in0 $end
$var wire 1 (# in1 $end
$var wire 1 )# op_in0 $end
$var wire 1 *# op_in1 $end
$var wire 1 +# out $end
$var wire 1 3 sel $end
$var wire 1 ,# sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 -# in0 $end
$var wire 1 .# in1 $end
$var wire 1 /# op_in0 $end
$var wire 1 0# op_in1 $end
$var wire 1 1# out $end
$var wire 1 3 sel $end
$var wire 1 2# sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 3# in0 $end
$var wire 1 4# in1 $end
$var wire 1 5# op_in0 $end
$var wire 1 6# op_in1 $end
$var wire 1 7# out $end
$var wire 1 3 sel $end
$var wire 1 8# sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 9# in0 $end
$var wire 1 :# in1 $end
$var wire 1 ;# op_in0 $end
$var wire 1 <# op_in1 $end
$var wire 1 =# out $end
$var wire 1 3 sel $end
$var wire 1 ># sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 ?# in0 $end
$var wire 1 @# in1 $end
$var wire 1 A# op_in0 $end
$var wire 1 B# op_in1 $end
$var wire 1 C# out $end
$var wire 1 3 sel $end
$var wire 1 D# sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 E# in0 $end
$var wire 1 F# in1 $end
$var wire 1 G# op_in0 $end
$var wire 1 H# op_in1 $end
$var wire 1 I# out $end
$var wire 1 3 sel $end
$var wire 1 J# sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 K# in0 $end
$var wire 1 L# in1 $end
$var wire 1 M# op_in0 $end
$var wire 1 N# op_in1 $end
$var wire 1 O# out $end
$var wire 1 3 sel $end
$var wire 1 P# sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 Q# in0 $end
$var wire 1 R# in1 $end
$var wire 1 S# op_in0 $end
$var wire 1 T# op_in1 $end
$var wire 1 U# out $end
$var wire 1 3 sel $end
$var wire 1 V# sel_not $end
$upscope $end
$upscope $end
$scope module eva2_01 $end
$var wire 8 W# in0 [7:0] $end
$var wire 8 X# in1 [7:0] $end
$var wire 1 4 sel $end
$var wire 8 Y# out [7:0] $end
$scope module bit0 $end
$var wire 1 Z# in0 $end
$var wire 1 [# in1 $end
$var wire 1 \# op_in0 $end
$var wire 1 ]# op_in1 $end
$var wire 1 ^# out $end
$var wire 1 4 sel $end
$var wire 1 _# sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 `# in0 $end
$var wire 1 a# in1 $end
$var wire 1 b# op_in0 $end
$var wire 1 c# op_in1 $end
$var wire 1 d# out $end
$var wire 1 4 sel $end
$var wire 1 e# sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 f# in0 $end
$var wire 1 g# in1 $end
$var wire 1 h# op_in0 $end
$var wire 1 i# op_in1 $end
$var wire 1 j# out $end
$var wire 1 4 sel $end
$var wire 1 k# sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 l# in0 $end
$var wire 1 m# in1 $end
$var wire 1 n# op_in0 $end
$var wire 1 o# op_in1 $end
$var wire 1 p# out $end
$var wire 1 4 sel $end
$var wire 1 q# sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 r# in0 $end
$var wire 1 s# in1 $end
$var wire 1 t# op_in0 $end
$var wire 1 u# op_in1 $end
$var wire 1 v# out $end
$var wire 1 4 sel $end
$var wire 1 w# sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 x# in0 $end
$var wire 1 y# in1 $end
$var wire 1 z# op_in0 $end
$var wire 1 {# op_in1 $end
$var wire 1 |# out $end
$var wire 1 4 sel $end
$var wire 1 }# sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 ~# in0 $end
$var wire 1 !$ in1 $end
$var wire 1 "$ op_in0 $end
$var wire 1 #$ op_in1 $end
$var wire 1 $$ out $end
$var wire 1 4 sel $end
$var wire 1 %$ sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 &$ in0 $end
$var wire 1 '$ in1 $end
$var wire 1 ($ op_in0 $end
$var wire 1 )$ op_in1 $end
$var wire 1 *$ out $end
$var wire 1 4 sel $end
$var wire 1 +$ sel_not $end
$upscope $end
$upscope $end
$scope module eva2_23 $end
$var wire 8 ,$ in0 [7:0] $end
$var wire 8 -$ in1 [7:0] $end
$var wire 1 4 sel $end
$var wire 8 .$ out [7:0] $end
$scope module bit0 $end
$var wire 1 /$ in0 $end
$var wire 1 0$ in1 $end
$var wire 1 1$ op_in0 $end
$var wire 1 2$ op_in1 $end
$var wire 1 3$ out $end
$var wire 1 4 sel $end
$var wire 1 4$ sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 5$ in0 $end
$var wire 1 6$ in1 $end
$var wire 1 7$ op_in0 $end
$var wire 1 8$ op_in1 $end
$var wire 1 9$ out $end
$var wire 1 4 sel $end
$var wire 1 :$ sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 ;$ in0 $end
$var wire 1 <$ in1 $end
$var wire 1 =$ op_in0 $end
$var wire 1 >$ op_in1 $end
$var wire 1 ?$ out $end
$var wire 1 4 sel $end
$var wire 1 @$ sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 A$ in0 $end
$var wire 1 B$ in1 $end
$var wire 1 C$ op_in0 $end
$var wire 1 D$ op_in1 $end
$var wire 1 E$ out $end
$var wire 1 4 sel $end
$var wire 1 F$ sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 G$ in0 $end
$var wire 1 H$ in1 $end
$var wire 1 I$ op_in0 $end
$var wire 1 J$ op_in1 $end
$var wire 1 K$ out $end
$var wire 1 4 sel $end
$var wire 1 L$ sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 M$ in0 $end
$var wire 1 N$ in1 $end
$var wire 1 O$ op_in0 $end
$var wire 1 P$ op_in1 $end
$var wire 1 Q$ out $end
$var wire 1 4 sel $end
$var wire 1 R$ sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 S$ in0 $end
$var wire 1 T$ in1 $end
$var wire 1 U$ op_in0 $end
$var wire 1 V$ op_in1 $end
$var wire 1 W$ out $end
$var wire 1 4 sel $end
$var wire 1 X$ sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 Y$ in0 $end
$var wire 1 Z$ in1 $end
$var wire 1 [$ op_in0 $end
$var wire 1 \$ op_in1 $end
$var wire 1 ]$ out $end
$var wire 1 4 sel $end
$var wire 1 ^$ sel_not $end
$upscope $end
$upscope $end
$scope module eva_final $end
$var wire 8 _$ in0 [7:0] $end
$var wire 8 `$ in1 [7:0] $end
$var wire 1 5 sel $end
$var wire 8 a$ out [7:0] $end
$scope module bit0 $end
$var wire 1 b$ in0 $end
$var wire 1 c$ in1 $end
$var wire 1 d$ op_in0 $end
$var wire 1 e$ op_in1 $end
$var wire 1 f$ out $end
$var wire 1 5 sel $end
$var wire 1 g$ sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 h$ in0 $end
$var wire 1 i$ in1 $end
$var wire 1 j$ op_in0 $end
$var wire 1 k$ op_in1 $end
$var wire 1 l$ out $end
$var wire 1 5 sel $end
$var wire 1 m$ sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 n$ in0 $end
$var wire 1 o$ in1 $end
$var wire 1 p$ op_in0 $end
$var wire 1 q$ op_in1 $end
$var wire 1 r$ out $end
$var wire 1 5 sel $end
$var wire 1 s$ sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 t$ in0 $end
$var wire 1 u$ in1 $end
$var wire 1 v$ op_in0 $end
$var wire 1 w$ op_in1 $end
$var wire 1 x$ out $end
$var wire 1 5 sel $end
$var wire 1 y$ sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 z$ in0 $end
$var wire 1 {$ in1 $end
$var wire 1 |$ op_in0 $end
$var wire 1 }$ op_in1 $end
$var wire 1 ~$ out $end
$var wire 1 5 sel $end
$var wire 1 !% sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 "% in0 $end
$var wire 1 #% in1 $end
$var wire 1 $% op_in0 $end
$var wire 1 %% op_in1 $end
$var wire 1 &% out $end
$var wire 1 5 sel $end
$var wire 1 '% sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 (% in0 $end
$var wire 1 )% in1 $end
$var wire 1 *% op_in0 $end
$var wire 1 +% op_in1 $end
$var wire 1 ,% out $end
$var wire 1 5 sel $end
$var wire 1 -% sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 .% in0 $end
$var wire 1 /% in1 $end
$var wire 1 0% op_in0 $end
$var wire 1 1% op_in1 $end
$var wire 1 2% out $end
$var wire 1 5 sel $end
$var wire 1 3% sel_not $end
$upscope $end
$upscope $end
$scope module mux01 $end
$var wire 8 4% in0 [7:0] $end
$var wire 8 5% in1 [7:0] $end
$var wire 1 2 sel $end
$var wire 8 6% out [7:0] $end
$scope module bit0 $end
$var wire 1 7% in0 $end
$var wire 1 8% in1 $end
$var wire 1 9% op_in0 $end
$var wire 1 :% op_in1 $end
$var wire 1 ;% out $end
$var wire 1 2 sel $end
$var wire 1 <% sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 =% in0 $end
$var wire 1 >% in1 $end
$var wire 1 ?% op_in0 $end
$var wire 1 @% op_in1 $end
$var wire 1 A% out $end
$var wire 1 2 sel $end
$var wire 1 B% sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 C% in0 $end
$var wire 1 D% in1 $end
$var wire 1 E% op_in0 $end
$var wire 1 F% op_in1 $end
$var wire 1 G% out $end
$var wire 1 2 sel $end
$var wire 1 H% sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 I% in0 $end
$var wire 1 J% in1 $end
$var wire 1 K% op_in0 $end
$var wire 1 L% op_in1 $end
$var wire 1 M% out $end
$var wire 1 2 sel $end
$var wire 1 N% sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 O% in0 $end
$var wire 1 P% in1 $end
$var wire 1 Q% op_in0 $end
$var wire 1 R% op_in1 $end
$var wire 1 S% out $end
$var wire 1 2 sel $end
$var wire 1 T% sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 U% in0 $end
$var wire 1 V% in1 $end
$var wire 1 W% op_in0 $end
$var wire 1 X% op_in1 $end
$var wire 1 Y% out $end
$var wire 1 2 sel $end
$var wire 1 Z% sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 [% in0 $end
$var wire 1 \% in1 $end
$var wire 1 ]% op_in0 $end
$var wire 1 ^% op_in1 $end
$var wire 1 _% out $end
$var wire 1 2 sel $end
$var wire 1 `% sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 a% in0 $end
$var wire 1 b% in1 $end
$var wire 1 c% op_in0 $end
$var wire 1 d% op_in1 $end
$var wire 1 e% out $end
$var wire 1 2 sel $end
$var wire 1 f% sel_not $end
$upscope $end
$upscope $end
$scope module mux1011 $end
$var wire 8 g% in0 [7:0] $end
$var wire 8 h% in1 [7:0] $end
$var wire 1 2 sel $end
$var wire 8 i% out [7:0] $end
$scope module bit0 $end
$var wire 1 j% in0 $end
$var wire 1 k% in1 $end
$var wire 1 l% op_in0 $end
$var wire 1 m% op_in1 $end
$var wire 1 n% out $end
$var wire 1 2 sel $end
$var wire 1 o% sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 p% in0 $end
$var wire 1 q% in1 $end
$var wire 1 r% op_in0 $end
$var wire 1 s% op_in1 $end
$var wire 1 t% out $end
$var wire 1 2 sel $end
$var wire 1 u% sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 v% in0 $end
$var wire 1 w% in1 $end
$var wire 1 x% op_in0 $end
$var wire 1 y% op_in1 $end
$var wire 1 z% out $end
$var wire 1 2 sel $end
$var wire 1 {% sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 |% in0 $end
$var wire 1 }% in1 $end
$var wire 1 ~% op_in0 $end
$var wire 1 !& op_in1 $end
$var wire 1 "& out $end
$var wire 1 2 sel $end
$var wire 1 #& sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 $& in0 $end
$var wire 1 %& in1 $end
$var wire 1 && op_in0 $end
$var wire 1 '& op_in1 $end
$var wire 1 (& out $end
$var wire 1 2 sel $end
$var wire 1 )& sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 *& in0 $end
$var wire 1 +& in1 $end
$var wire 1 ,& op_in0 $end
$var wire 1 -& op_in1 $end
$var wire 1 .& out $end
$var wire 1 2 sel $end
$var wire 1 /& sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 0& in0 $end
$var wire 1 1& in1 $end
$var wire 1 2& op_in0 $end
$var wire 1 3& op_in1 $end
$var wire 1 4& out $end
$var wire 1 2 sel $end
$var wire 1 5& sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 6& in0 $end
$var wire 1 7& in1 $end
$var wire 1 8& op_in0 $end
$var wire 1 9& op_in1 $end
$var wire 1 :& out $end
$var wire 1 2 sel $end
$var wire 1 ;& sel_not $end
$upscope $end
$upscope $end
$scope module mux1213 $end
$var wire 8 <& in0 [7:0] $end
$var wire 8 =& in1 [7:0] $end
$var wire 1 2 sel $end
$var wire 8 >& out [7:0] $end
$scope module bit0 $end
$var wire 1 ?& in0 $end
$var wire 1 @& in1 $end
$var wire 1 A& op_in0 $end
$var wire 1 B& op_in1 $end
$var wire 1 C& out $end
$var wire 1 2 sel $end
$var wire 1 D& sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 E& in0 $end
$var wire 1 F& in1 $end
$var wire 1 G& op_in0 $end
$var wire 1 H& op_in1 $end
$var wire 1 I& out $end
$var wire 1 2 sel $end
$var wire 1 J& sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 K& in0 $end
$var wire 1 L& in1 $end
$var wire 1 M& op_in0 $end
$var wire 1 N& op_in1 $end
$var wire 1 O& out $end
$var wire 1 2 sel $end
$var wire 1 P& sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 Q& in0 $end
$var wire 1 R& in1 $end
$var wire 1 S& op_in0 $end
$var wire 1 T& op_in1 $end
$var wire 1 U& out $end
$var wire 1 2 sel $end
$var wire 1 V& sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 W& in0 $end
$var wire 1 X& in1 $end
$var wire 1 Y& op_in0 $end
$var wire 1 Z& op_in1 $end
$var wire 1 [& out $end
$var wire 1 2 sel $end
$var wire 1 \& sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 ]& in0 $end
$var wire 1 ^& in1 $end
$var wire 1 _& op_in0 $end
$var wire 1 `& op_in1 $end
$var wire 1 a& out $end
$var wire 1 2 sel $end
$var wire 1 b& sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 c& in0 $end
$var wire 1 d& in1 $end
$var wire 1 e& op_in0 $end
$var wire 1 f& op_in1 $end
$var wire 1 g& out $end
$var wire 1 2 sel $end
$var wire 1 h& sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 i& in0 $end
$var wire 1 j& in1 $end
$var wire 1 k& op_in0 $end
$var wire 1 l& op_in1 $end
$var wire 1 m& out $end
$var wire 1 2 sel $end
$var wire 1 n& sel_not $end
$upscope $end
$upscope $end
$scope module mux1415 $end
$var wire 8 o& in0 [7:0] $end
$var wire 8 p& in1 [7:0] $end
$var wire 1 2 sel $end
$var wire 8 q& out [7:0] $end
$scope module bit0 $end
$var wire 1 r& in0 $end
$var wire 1 s& in1 $end
$var wire 1 t& op_in0 $end
$var wire 1 u& op_in1 $end
$var wire 1 v& out $end
$var wire 1 2 sel $end
$var wire 1 w& sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 x& in0 $end
$var wire 1 y& in1 $end
$var wire 1 z& op_in0 $end
$var wire 1 {& op_in1 $end
$var wire 1 |& out $end
$var wire 1 2 sel $end
$var wire 1 }& sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 ~& in0 $end
$var wire 1 !' in1 $end
$var wire 1 "' op_in0 $end
$var wire 1 #' op_in1 $end
$var wire 1 $' out $end
$var wire 1 2 sel $end
$var wire 1 %' sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 &' in0 $end
$var wire 1 '' in1 $end
$var wire 1 (' op_in0 $end
$var wire 1 )' op_in1 $end
$var wire 1 *' out $end
$var wire 1 2 sel $end
$var wire 1 +' sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 ,' in0 $end
$var wire 1 -' in1 $end
$var wire 1 .' op_in0 $end
$var wire 1 /' op_in1 $end
$var wire 1 0' out $end
$var wire 1 2 sel $end
$var wire 1 1' sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 2' in0 $end
$var wire 1 3' in1 $end
$var wire 1 4' op_in0 $end
$var wire 1 5' op_in1 $end
$var wire 1 6' out $end
$var wire 1 2 sel $end
$var wire 1 7' sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 8' in0 $end
$var wire 1 9' in1 $end
$var wire 1 :' op_in0 $end
$var wire 1 ;' op_in1 $end
$var wire 1 <' out $end
$var wire 1 2 sel $end
$var wire 1 =' sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 >' in0 $end
$var wire 1 ?' in1 $end
$var wire 1 @' op_in0 $end
$var wire 1 A' op_in1 $end
$var wire 1 B' out $end
$var wire 1 2 sel $end
$var wire 1 C' sel_not $end
$upscope $end
$upscope $end
$scope module mux23 $end
$var wire 8 D' in0 [7:0] $end
$var wire 8 E' in1 [7:0] $end
$var wire 1 2 sel $end
$var wire 8 F' out [7:0] $end
$scope module bit0 $end
$var wire 1 G' in0 $end
$var wire 1 H' in1 $end
$var wire 1 I' op_in0 $end
$var wire 1 J' op_in1 $end
$var wire 1 K' out $end
$var wire 1 2 sel $end
$var wire 1 L' sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 M' in0 $end
$var wire 1 N' in1 $end
$var wire 1 O' op_in0 $end
$var wire 1 P' op_in1 $end
$var wire 1 Q' out $end
$var wire 1 2 sel $end
$var wire 1 R' sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 S' in0 $end
$var wire 1 T' in1 $end
$var wire 1 U' op_in0 $end
$var wire 1 V' op_in1 $end
$var wire 1 W' out $end
$var wire 1 2 sel $end
$var wire 1 X' sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 Y' in0 $end
$var wire 1 Z' in1 $end
$var wire 1 [' op_in0 $end
$var wire 1 \' op_in1 $end
$var wire 1 ]' out $end
$var wire 1 2 sel $end
$var wire 1 ^' sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 _' in0 $end
$var wire 1 `' in1 $end
$var wire 1 a' op_in0 $end
$var wire 1 b' op_in1 $end
$var wire 1 c' out $end
$var wire 1 2 sel $end
$var wire 1 d' sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 e' in0 $end
$var wire 1 f' in1 $end
$var wire 1 g' op_in0 $end
$var wire 1 h' op_in1 $end
$var wire 1 i' out $end
$var wire 1 2 sel $end
$var wire 1 j' sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 k' in0 $end
$var wire 1 l' in1 $end
$var wire 1 m' op_in0 $end
$var wire 1 n' op_in1 $end
$var wire 1 o' out $end
$var wire 1 2 sel $end
$var wire 1 p' sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 q' in0 $end
$var wire 1 r' in1 $end
$var wire 1 s' op_in0 $end
$var wire 1 t' op_in1 $end
$var wire 1 u' out $end
$var wire 1 2 sel $end
$var wire 1 v' sel_not $end
$upscope $end
$upscope $end
$scope module mux45 $end
$var wire 8 w' in0 [7:0] $end
$var wire 8 x' in1 [7:0] $end
$var wire 1 2 sel $end
$var wire 8 y' out [7:0] $end
$scope module bit0 $end
$var wire 1 z' in0 $end
$var wire 1 {' in1 $end
$var wire 1 |' op_in0 $end
$var wire 1 }' op_in1 $end
$var wire 1 ~' out $end
$var wire 1 2 sel $end
$var wire 1 !( sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 "( in0 $end
$var wire 1 #( in1 $end
$var wire 1 $( op_in0 $end
$var wire 1 %( op_in1 $end
$var wire 1 &( out $end
$var wire 1 2 sel $end
$var wire 1 '( sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 (( in0 $end
$var wire 1 )( in1 $end
$var wire 1 *( op_in0 $end
$var wire 1 +( op_in1 $end
$var wire 1 ,( out $end
$var wire 1 2 sel $end
$var wire 1 -( sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 .( in0 $end
$var wire 1 /( in1 $end
$var wire 1 0( op_in0 $end
$var wire 1 1( op_in1 $end
$var wire 1 2( out $end
$var wire 1 2 sel $end
$var wire 1 3( sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 4( in0 $end
$var wire 1 5( in1 $end
$var wire 1 6( op_in0 $end
$var wire 1 7( op_in1 $end
$var wire 1 8( out $end
$var wire 1 2 sel $end
$var wire 1 9( sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 :( in0 $end
$var wire 1 ;( in1 $end
$var wire 1 <( op_in0 $end
$var wire 1 =( op_in1 $end
$var wire 1 >( out $end
$var wire 1 2 sel $end
$var wire 1 ?( sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 @( in0 $end
$var wire 1 A( in1 $end
$var wire 1 B( op_in0 $end
$var wire 1 C( op_in1 $end
$var wire 1 D( out $end
$var wire 1 2 sel $end
$var wire 1 E( sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 F( in0 $end
$var wire 1 G( in1 $end
$var wire 1 H( op_in0 $end
$var wire 1 I( op_in1 $end
$var wire 1 J( out $end
$var wire 1 2 sel $end
$var wire 1 K( sel_not $end
$upscope $end
$upscope $end
$scope module mux67 $end
$var wire 8 L( in0 [7:0] $end
$var wire 8 M( in1 [7:0] $end
$var wire 1 2 sel $end
$var wire 8 N( out [7:0] $end
$scope module bit0 $end
$var wire 1 O( in0 $end
$var wire 1 P( in1 $end
$var wire 1 Q( op_in0 $end
$var wire 1 R( op_in1 $end
$var wire 1 S( out $end
$var wire 1 2 sel $end
$var wire 1 T( sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 U( in0 $end
$var wire 1 V( in1 $end
$var wire 1 W( op_in0 $end
$var wire 1 X( op_in1 $end
$var wire 1 Y( out $end
$var wire 1 2 sel $end
$var wire 1 Z( sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 [( in0 $end
$var wire 1 \( in1 $end
$var wire 1 ]( op_in0 $end
$var wire 1 ^( op_in1 $end
$var wire 1 _( out $end
$var wire 1 2 sel $end
$var wire 1 `( sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 a( in0 $end
$var wire 1 b( in1 $end
$var wire 1 c( op_in0 $end
$var wire 1 d( op_in1 $end
$var wire 1 e( out $end
$var wire 1 2 sel $end
$var wire 1 f( sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 g( in0 $end
$var wire 1 h( in1 $end
$var wire 1 i( op_in0 $end
$var wire 1 j( op_in1 $end
$var wire 1 k( out $end
$var wire 1 2 sel $end
$var wire 1 l( sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 m( in0 $end
$var wire 1 n( in1 $end
$var wire 1 o( op_in0 $end
$var wire 1 p( op_in1 $end
$var wire 1 q( out $end
$var wire 1 2 sel $end
$var wire 1 r( sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 s( in0 $end
$var wire 1 t( in1 $end
$var wire 1 u( op_in0 $end
$var wire 1 v( op_in1 $end
$var wire 1 w( out $end
$var wire 1 2 sel $end
$var wire 1 x( sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 y( in0 $end
$var wire 1 z( in1 $end
$var wire 1 {( op_in0 $end
$var wire 1 |( op_in1 $end
$var wire 1 }( out $end
$var wire 1 2 sel $end
$var wire 1 ~( sel_not $end
$upscope $end
$upscope $end
$scope module mux89 $end
$var wire 8 !) in0 [7:0] $end
$var wire 8 ") in1 [7:0] $end
$var wire 1 2 sel $end
$var wire 8 #) out [7:0] $end
$scope module bit0 $end
$var wire 1 $) in0 $end
$var wire 1 %) in1 $end
$var wire 1 &) op_in0 $end
$var wire 1 ') op_in1 $end
$var wire 1 () out $end
$var wire 1 2 sel $end
$var wire 1 )) sel_not $end
$upscope $end
$scope module bit1 $end
$var wire 1 *) in0 $end
$var wire 1 +) in1 $end
$var wire 1 ,) op_in0 $end
$var wire 1 -) op_in1 $end
$var wire 1 .) out $end
$var wire 1 2 sel $end
$var wire 1 /) sel_not $end
$upscope $end
$scope module bit2 $end
$var wire 1 0) in0 $end
$var wire 1 1) in1 $end
$var wire 1 2) op_in0 $end
$var wire 1 3) op_in1 $end
$var wire 1 4) out $end
$var wire 1 2 sel $end
$var wire 1 5) sel_not $end
$upscope $end
$scope module bit3 $end
$var wire 1 6) in0 $end
$var wire 1 7) in1 $end
$var wire 1 8) op_in0 $end
$var wire 1 9) op_in1 $end
$var wire 1 :) out $end
$var wire 1 2 sel $end
$var wire 1 ;) sel_not $end
$upscope $end
$scope module bit4 $end
$var wire 1 <) in0 $end
$var wire 1 =) in1 $end
$var wire 1 >) op_in0 $end
$var wire 1 ?) op_in1 $end
$var wire 1 @) out $end
$var wire 1 2 sel $end
$var wire 1 A) sel_not $end
$upscope $end
$scope module bit5 $end
$var wire 1 B) in0 $end
$var wire 1 C) in1 $end
$var wire 1 D) op_in0 $end
$var wire 1 E) op_in1 $end
$var wire 1 F) out $end
$var wire 1 2 sel $end
$var wire 1 G) sel_not $end
$upscope $end
$scope module bit6 $end
$var wire 1 H) in0 $end
$var wire 1 I) in1 $end
$var wire 1 J) op_in0 $end
$var wire 1 K) op_in1 $end
$var wire 1 L) out $end
$var wire 1 2 sel $end
$var wire 1 M) sel_not $end
$upscope $end
$scope module bit7 $end
$var wire 1 N) in0 $end
$var wire 1 O) in1 $end
$var wire 1 P) op_in0 $end
$var wire 1 Q) op_in1 $end
$var wire 1 R) out $end
$var wire 1 2 sel $end
$var wire 1 S) sel_not $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1S)
0R)
0Q)
0P)
0O)
0N)
1M)
1L)
0K)
1J)
1I)
1H)
1G)
1F)
0E)
1D)
1C)
1B)
1A)
0@)
0?)
0>)
0=)
0<)
1;)
0:)
09)
08)
07)
06)
15)
04)
03)
02)
01)
00)
1/)
0.)
0-)
0,)
1+)
0*)
1))
1()
0')
1&)
0%)
1$)
b1100001 #)
b1100010 ")
b1100001 !)
1~(
0}(
0|(
0{(
0z(
0y(
1x(
0w(
0v(
0u(
0t(
0s(
1r(
0q(
0p(
0o(
0n(
0m(
1l(
0k(
0j(
0i(
0h(
0g(
1f(
0e(
0d(
0c(
0b(
0a(
1`(
0_(
0^(
0](
0\(
0[(
1Z(
1Y(
0X(
1W(
1V(
1U(
1T(
0S(
0R(
0Q(
1P(
0O(
b10 N(
b11 M(
b10 L(
1K(
1J(
0I(
1H(
1G(
1F(
1E(
1D(
0C(
1B(
1A(
1@(
1?(
1>(
0=(
1<(
1;(
1:(
19(
18(
07(
16(
15(
14(
13(
12(
01(
10(
1/(
1.(
1-(
1,(
0+(
1*(
1)(
1((
1'(
0&(
0%(
0$(
0#(
0"(
1!(
1~'
0}'
1|'
0{'
1z'
b11111101 y'
b11111100 x'
b11111101 w'
1v'
1u'
0t'
1s'
1r'
1q'
1p'
1o'
0n'
1m'
1l'
1k'
1j'
1i'
0h'
1g'
1f'
1e'
1d'
1c'
0b'
1a'
1`'
1_'
1^'
1]'
0\'
1['
1Z'
1Y'
1X'
1W'
0V'
1U'
1T'
1S'
1R'
1Q'
0P'
1O'
1N'
1M'
1L'
1K'
0J'
1I'
0H'
1G'
b11111111 F'
b11111110 E'
b11111111 D'
1C'
1B'
0A'
1@'
1?'
1>'
1='
0<'
0;'
0:'
19'
08'
17'
06'
05'
04'
13'
02'
11'
10'
0/'
1.'
1-'
1,'
1+'
0*'
0)'
0('
0''
0&'
1%'
0$'
0#'
0"'
0!'
0~&
1}&
1|&
0{&
1z&
0y&
1x&
1w&
1v&
0u&
1t&
0s&
1r&
b10010011 q&
b11110000 p&
b10010011 o&
1n&
1m&
0l&
1k&
1j&
1i&
1h&
0g&
0f&
0e&
0d&
0c&
1b&
0a&
0`&
0_&
0^&
0]&
1\&
1[&
0Z&
1Y&
1X&
1W&
1V&
0U&
0T&
0S&
0R&
0Q&
1P&
0O&
0N&
0M&
0L&
0K&
1J&
0I&
0H&
0G&
1F&
0E&
1D&
1C&
0B&
1A&
0@&
1?&
b10010001 >&
b10010010 =&
b10010001 <&
1;&
0:&
09&
08&
17&
06&
15&
14&
03&
12&
01&
10&
1/&
1.&
0-&
1,&
0+&
1*&
1)&
0(&
0'&
0&&
1%&
0$&
1#&
0"&
0!&
0~%
0}%
0|%
1{%
0z%
0y%
0x%
0w%
0v%
1u%
1t%
0s%
1r%
0q%
1p%
1o%
1n%
0m%
1l%
0k%
1j%
b1100011 i%
b10010000 h%
b1100011 g%
1f%
0e%
0d%
0c%
0b%
0a%
1`%
0_%
0^%
0]%
0\%
0[%
1Z%
0Y%
0X%
0W%
0V%
0U%
1T%
0S%
0R%
0Q%
0P%
0O%
1N%
0M%
0L%
0K%
0J%
0I%
1H%
0G%
0F%
0E%
0D%
0C%
1B%
0A%
0@%
0?%
0>%
0=%
1<%
0;%
0:%
09%
18%
07%
b0 6%
b1 5%
b0 4%
03%
12%
11%
00%
1/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
1~$
1}$
0|$
1{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
1l$
1k$
0j$
1i$
1h$
0g$
1f$
1e$
0d$
1c$
0b$
b10010011 a$
b10010011 `$
b10 _$
0^$
1]$
1\$
0[$
1Z$
0Y$
0X$
0W$
0V$
0U$
0T$
1S$
0R$
0Q$
0P$
0O$
0N$
1M$
0L$
1K$
1J$
0I$
1H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
19$
18$
07$
16$
15$
04$
13$
12$
01$
10$
1/$
b10010011 .$
b10010011 -$
b1100011 ,$
0+$
0*$
0)$
0($
0'$
1&$
0%$
0$$
0#$
0"$
0!$
1~#
0}#
0|#
0{#
0z#
0y#
1x#
0w#
0v#
0u#
0t#
0s#
1r#
0q#
0p#
0o#
0n#
0m#
1l#
0k#
0j#
0i#
0h#
0g#
1f#
0e#
1d#
1c#
0b#
1a#
1`#
0_#
0^#
0]#
0\#
0[#
1Z#
b10 Y#
b10 X#
b11111111 W#
0V#
1U#
1T#
0S#
1R#
1Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
1C#
1B#
0A#
1@#
1?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
11#
10#
0/#
1.#
0-#
0,#
1+#
1*#
0)#
1(#
1'#
b10010001 &#
b10010011 %#
b10010011 $#
0##
0"#
0!#
0~"
0}"
0|"
0{"
1z"
1y"
0x"
1w"
1v"
0u"
1t"
1s"
0r"
1q"
1p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
1\"
1["
0Z"
1Y"
0X"
0W"
1V"
1U"
0T"
1S"
1R"
b1100001 Q"
b1100011 P"
b1100011 O"
0N"
0M"
0L"
0K"
0J"
1I"
0H"
0G"
0F"
0E"
0D"
1C"
0B"
0A"
0@"
0?"
0>"
1="
0<"
0;"
0:"
09"
08"
17"
06"
05"
04"
03"
02"
11"
00"
0/"
0."
0-"
0,"
1+"
0*"
1)"
1("
0'"
1&"
0%"
0$"
0#"
0""
0!"
0~
1}
b11111101 |
b10 {
b10 z
0y
1x
1w
0v
1u
0t
0s
1r
1q
0p
1o
0n
0m
1l
1k
0j
1i
0h
0g
1f
1e
0d
1c
0b
0a
1`
1_
0^
1]
0\
0[
1Z
1Y
0X
1W
0V
0U
1T
1S
0R
1Q
0P
0O
1N
1M
0L
1K
0J
b0 I
b11111111 H
b11111111 G
b10010011 F
b1100010 E
b1100001 D
b11 C
b10 B
b11111100 A
b11111101 @
b11111110 ?
b11111111 >
b11110000 =
b10010011 <
b10010010 ;
b10010001 :
b10010000 9
b1100011 8
b1 7
b0 6
15
14
13
02
b1100010 1
b1100001 0
b11 /
b10 .
b11111100 -
b11111101 ,
b11111110 +
b11111111 *
b11110000 )
b10010011 (
b10010010 '
b10010001 &
b10010000 %
b1100011 $
b1 #
b0 "
b10010011 !
$end
#2
0/$
05$
1I$
0M$
0S$
1[$
00$
06$
0Z#
1r$
1x$
1&%
1,%
0V"
0\"
1G$
0t"
0z"
1Y$
0+#
01#
1N$
1T$
b11111110 G
b11111110 W#
0N
1[#
0d$
1p$
1v$
1|$
1$%
1*%
10%
0U"
0["
1n"
0s"
0y"
b10010000 O"
b10010000 ,$
1"#
0*#
00#
1I#
b11110000 $#
b11110000 -$
1O#
0M
b11 z
b11 X#
1#"
0b$
1n$
1t$
1z$
1"%
1(%
1.%
0#%
0)%
0S"
0Y"
1m"
0q"
0w"
1!#
0'#
0(#
0.#
1H#
1N#
0K
0}
1""
0R"
0^#
1h$
1j#
1p#
1v#
1|#
1$$
1*$
0c$
0i$
1{$
0Q$
0W$
1/%
1J
0n%
0t%
1k"
0.&
04&
1}"
0C&
1-#
0v&
0|&
1F#
1L#
b11111110 H
b11111110 F'
0K'
b11111100 |
b11111100 y'
0~'
1~
0()
1X"
0f$
1j$
1l$
1~$
b11111110 !
b11111110 F
b11111110 a$
12%
0\#
1b#
b11111110 Y#
b11111110 _$
1d#
1h#
1n#
1t#
1z#
1"$
1($
01$
03$
07$
09$
1K$
0O$
0U$
b10010000 .$
b10010000 `$
1]$
b1 I
b1 6%
1;%
0l%
0r%
1(&
0,&
02&
b10010000 P"
b10010000 i%
1:&
0A&
b10010010 &#
b10010010 >&
1I&
0Y&
0k&
0t&
0z&
0.'
16'
b11110000 %#
b11110000 q&
1<'
0@'
0I'
0O'
0U'
0['
0a'
0g'
0m'
0s'
0|'
0*(
00(
06(
0<(
0B(
0H(
b11 {
b11 N(
1S(
0W(
0&)
b1100010 Q"
b1100010 #)
1.)
0D)
0J)
1g$
0e$
1m$
0k$
1s$
1y$
1!%
0}$
1'%
1-%
13%
01%
1_#
1e#
0c#
1k#
1q#
1w#
1}#
1%$
1+$
14$
02$
1:$
08$
1@$
1F$
1L$
0J$
1R$
1X$
1^$
0\$
0<%
1:%
0B%
0H%
0N%
0T%
0Z%
0`%
0f%
0o%
0u%
0{%
0#&
0)&
1'&
0/&
05&
0;&
19&
0D&
0J&
1H&
0P&
0V&
0\&
1Z&
0b&
0h&
0n&
1l&
0w&
0}&
0%'
0+'
01'
1/'
07'
15'
0='
1;'
0C'
1A'
0L'
0R'
1P'
0X'
1V'
0^'
1\'
0d'
1b'
0j'
1h'
0p'
1n'
0v'
1t'
0!(
0'(
0-(
1+(
03(
11(
09(
17(
0?(
1=(
0E(
1C(
0K(
1I(
0T(
1R(
0Z(
1X(
0`(
0f(
0l(
0r(
0x(
0~(
0))
0/)
1-)
05)
0;)
0A)
0G)
1E)
0M)
1K)
0S)
05
04
12
#3
