

================================================================
== Vivado HLS Report for 'forw_back'
================================================================
* Date:           Fri Oct 28 14:10:05 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.117|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                      |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |               Loop Name              |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy.mnist_data.in                |     901|     901|         3|          1|          1|     900|    yes   |
        |- memcpy.conv_kernel_1.conv1          |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv_kernel_2.conv2          |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv_kernel_3.conv3          |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.fc_hidden_layer1.fc1         |  103681|  103681|         3|          1|          1|  103680|    yes   |
        |- memcpy.fc_hidden_layer2.fc2         |    8101|    8101|         3|          1|          1|    8100|    yes   |
        |- memcpy.fc_hidden_layer3.fc3         |     451|     451|         3|          1|          1|     450|    yes   |
        |- memcpy.out.probability_result.gep1  |      11|      11|         3|          1|          1|      10|    yes   |
        |- memcpy.out.probability_result.gep   |      11|      11|         3|          1|          1|      10|    yes   |
        |- memcpy.conv1.conv_kernel_1.gep      |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv2.conv_kernel_2.gep      |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv3.conv_kernel_3.gep      |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.fc1.fc_hidden_layer1.gep     |  103681|  103681|         3|          1|          1|  103680|    yes   |
        |- memcpy.fc2.fc_hidden_layer2.gep     |    8101|    8101|         3|          1|          1|    8100|    yes   |
        |- memcpy.fc3.fc_hidden_layer3.gep     |     451|     451|         3|          1|          1|     450|    yes   |
        +--------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 3
  * Pipeline-10: initiation interval (II) = 1, depth = 3
  * Pipeline-11: initiation interval (II) = 1, depth = 3
  * Pipeline-12: initiation interval (II) = 1, depth = 3
  * Pipeline-13: initiation interval (II) = 1, depth = 3
  * Pipeline-14: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 139
* Pipeline : 15
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 29 30 31 }
  Pipeline-3 : II = 1, D = 3, States = { 39 40 41 }
  Pipeline-4 : II = 1, D = 3, States = { 49 50 51 }
  Pipeline-5 : II = 1, D = 3, States = { 59 60 61 }
  Pipeline-6 : II = 1, D = 3, States = { 69 70 71 }
  Pipeline-7 : II = 1, D = 3, States = { 76 77 78 }
  Pipeline-8 : II = 1, D = 3, States = { 84 85 86 }
  Pipeline-9 : II = 1, D = 3, States = { 92 93 94 }
  Pipeline-10 : II = 1, D = 3, States = { 100 101 102 }
  Pipeline-11 : II = 1, D = 3, States = { 108 109 110 }
  Pipeline-12 : II = 1, D = 3, States = { 116 117 118 }
  Pipeline-13 : II = 1, D = 3, States = { 124 125 126 }
  Pipeline-14 : II = 1, D = 3, States = { 132 133 134 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 32 30 
30 --> 31 
31 --> 29 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 42 40 
40 --> 41 
41 --> 39 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 52 50 
50 --> 51 
51 --> 49 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 62 60 
60 --> 61 
61 --> 59 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 72 70 
70 --> 71 
71 --> 69 
72 --> 73 
73 --> 74 132 
74 --> 75 
75 --> 76 
76 --> 79 77 
77 --> 78 
78 --> 76 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 87 85 
85 --> 86 
86 --> 84 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 95 93 
93 --> 94 
94 --> 92 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 103 101 
101 --> 102 
102 --> 100 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 111 109 
109 --> 110 
110 --> 108 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 119 117 
117 --> 118 
118 --> 116 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 127 125 
125 --> 126 
126 --> 124 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 
132 --> 135 133 
133 --> 134 
134 --> 132 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 131 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 140 [1/1] (1.00ns)   --->   "%lr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lr)"   --->   Operation 140 'read' 'lr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 141 [1/1] (1.00ns)   --->   "%label_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %label_r)"   --->   Operation 141 'read' 'label_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 142 [1/1] (1.00ns)   --->   "%out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_r)"   --->   Operation 142 'read' 'out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 143 [1/1] (1.00ns)   --->   "%fc3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc3)"   --->   Operation 143 'read' 'fc3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 144 [1/1] (1.00ns)   --->   "%fc2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc2)"   --->   Operation 144 'read' 'fc2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 145 [1/1] (1.00ns)   --->   "%fc1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc1)"   --->   Operation 145 'read' 'fc1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 146 [1/1] (1.00ns)   --->   "%conv3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %conv3)"   --->   Operation 146 'read' 'conv3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 147 [1/1] (1.00ns)   --->   "%conv2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %conv2)"   --->   Operation 147 'read' 'conv2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 148 [1/1] (1.00ns)   --->   "%conv1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %conv1)"   --->   Operation 148 'read' 'conv1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 149 [1/1] (1.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_r)"   --->   Operation 149 'read' 'in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 150 [1/1] (1.00ns)   --->   "%flag_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %flag)"   --->   Operation 150 'read' 'flag_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%lr1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %lr_read, i32 2, i32 31)"   --->   Operation 151 'partselect' 'lr1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%out1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_read, i32 2, i32 31)"   --->   Operation 152 'partselect' 'out1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%fc = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc3_read, i32 2, i32 31)"   --->   Operation 153 'partselect' 'fc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%fc4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc2_read, i32 2, i32 31)"   --->   Operation 154 'partselect' 'fc4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%fc5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc1_read, i32 2, i32 31)"   --->   Operation 155 'partselect' 'fc5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %conv3_read, i32 2, i32 31)"   --->   Operation 156 'partselect' 'conv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %conv2_read, i32 2, i32 31)"   --->   Operation 157 'partselect' 'conv4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %conv1_read, i32 2, i32 31)"   --->   Operation 158 'partselect' 'conv5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%in1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_read, i32 2, i32 31)"   --->   Operation 159 'partselect' 'in1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%empty_29 = zext i30 %in1 to i64"   --->   Operation 160 'zext' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%data_addr_7 = getelementptr float* %data, i64 %empty_29"   --->   Operation 161 'getelementptr' 'data_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [7/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:207]   --->   Operation 162 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 163 [6/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:207]   --->   Operation 163 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 164 [5/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:207]   --->   Operation 164 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 165 [4/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:207]   --->   Operation 165 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 166 [3/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:207]   --->   Operation 166 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 167 [2/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:207]   --->   Operation 167 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%empty = zext i30 %out1 to i64"   --->   Operation 168 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%data_addr = getelementptr float* %data, i64 %empty"   --->   Operation 169 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%empty_23 = zext i30 %fc to i64"   --->   Operation 170 'zext' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr float* %data, i64 %empty_23"   --->   Operation 171 'getelementptr' 'data_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%empty_24 = zext i30 %fc4 to i64"   --->   Operation 172 'zext' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr float* %data, i64 %empty_24"   --->   Operation 173 'getelementptr' 'data_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%empty_25 = zext i30 %fc5 to i64"   --->   Operation 174 'zext' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr float* %data, i64 %empty_25"   --->   Operation 175 'getelementptr' 'data_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%empty_26 = zext i30 %conv to i64"   --->   Operation 176 'zext' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%data_addr_4 = getelementptr float* %data, i64 %empty_26"   --->   Operation 177 'getelementptr' 'data_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%empty_27 = zext i30 %conv4 to i64"   --->   Operation 178 'zext' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%data_addr_5 = getelementptr float* %data, i64 %empty_27"   --->   Operation 179 'getelementptr' 'data_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%empty_28 = zext i30 %conv5 to i64"   --->   Operation 180 'zext' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%data_addr_6 = getelementptr float* %data, i64 %empty_28"   --->   Operation 181 'getelementptr' 'data_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data), !map !73"   --->   Operation 182 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %flag) nounwind, !map !87"   --->   Operation 183 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %label_r) nounwind, !map !93"   --->   Operation 184 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 185 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @forw_back_str) nounwind"   --->   Operation 186 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lr, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:186]   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i32 0, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:186]   --->   Operation 188 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %flag, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:187]   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %label_r, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:188]   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_r, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:189]   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conv1, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:190]   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conv2, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:191]   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conv3, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:192]   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_r, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:193]   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fc1, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:194]   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fc2, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:195]   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fc3, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:196]   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:197]   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:205]   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:207]   --->   Operation 201 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 202 [1/1] (0.75ns)   --->   "br label %burst.rd.header" [f_b_1/forw_back_LTL.c:207]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.75>

State 9 <SV = 8> <Delay = 0.93>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%phi_ln207 = phi i10 [ 0, %0 ], [ %add_ln207, %burstread.region ]" [f_b_1/forw_back_LTL.c:207]   --->   Operation 203 'phi' 'phi_ln207' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.85ns)   --->   "%icmp_ln207 = icmp eq i10 %phi_ln207, -124" [f_b_1/forw_back_LTL.c:207]   --->   Operation 204 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900) nounwind"   --->   Operation 205 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.93ns)   --->   "%add_ln207 = add i10 %phi_ln207, 1" [f_b_1/forw_back_LTL.c:207]   --->   Operation 206 'add' 'add_ln207' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %icmp_ln207, label %burst.rd.header7.preheader, label %burstread.region" [f_b_1/forw_back_LTL.c:207]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 208 [1/1] (8.75ns)   --->   "%data_addr_7_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_7)" [f_b_1/forw_back_LTL.c:207]   --->   Operation 208 'read' 'data_addr_7_read' <Predicate = (!icmp_ln207)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.35>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:207]   --->   Operation 209 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:207]   --->   Operation 210 'specpipeline' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memcpy_OC_mnist_data)" [f_b_1/forw_back_LTL.c:207]   --->   Operation 211 'specloopname' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i10 %phi_ln207 to i64" [f_b_1/forw_back_LTL.c:207]   --->   Operation 212 'zext' 'zext_ln207' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%mnist_data_addr = getelementptr [900 x float]* @mnist_data, i64 0, i64 %zext_ln207" [f_b_1/forw_back_LTL.c:207]   --->   Operation 213 'getelementptr' 'mnist_data_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (1.35ns)   --->   "store float %data_addr_7_read, float* %mnist_data_addr, align 4" [f_b_1/forw_back_LTL.c:207]   --->   Operation 214 'store' <Predicate = (!icmp_ln207)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [f_b_1/forw_back_LTL.c:207]   --->   Operation 215 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [f_b_1/forw_back_LTL.c:207]   --->   Operation 216 'br' <Predicate = (!icmp_ln207)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 217 [7/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 217 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 218 [6/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 218 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 219 [5/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 219 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 220 [4/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 220 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 221 [3/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 221 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 222 [2/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 222 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 8.75>
ST_18 : Operation 223 [1/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 223 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 224 [1/1] (0.75ns)   --->   "br label %burst.rd.header7" [f_b_1/forw_back_LTL.c:208]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.75>

State 19 <SV = 16> <Delay = 0.88>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%phi_ln208 = phi i4 [ %add_ln208, %burstread.region1 ], [ 0, %burst.rd.header7.preheader ]" [f_b_1/forw_back_LTL.c:208]   --->   Operation 225 'phi' 'phi_ln208' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.88ns)   --->   "%icmp_ln208 = icmp eq i4 %phi_ln208, -7" [f_b_1/forw_back_LTL.c:208]   --->   Operation 226 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 227 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.86ns)   --->   "%add_ln208 = add i4 %phi_ln208, 1" [f_b_1/forw_back_LTL.c:208]   --->   Operation 228 'add' 'add_ln208' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "br i1 %icmp_ln208, label %burst.rd.header20.preheader, label %burstread.region1" [f_b_1/forw_back_LTL.c:208]   --->   Operation 229 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 8.75>
ST_20 : Operation 230 [1/1] (8.75ns)   --->   "%data_addr_6_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_6)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 230 'read' 'data_addr_6_read' <Predicate = (!icmp_ln208)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 0.79>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:208]   --->   Operation 231 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 232 'specpipeline' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_conv_kerne_2)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 233 'specloopname' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i4 %phi_ln208 to i64" [f_b_1/forw_back_LTL.c:208]   --->   Operation 234 'zext' 'zext_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%conv_kernel_1_addr = getelementptr [9 x float]* @conv_kernel_1, i64 0, i64 %zext_ln208" [f_b_1/forw_back_LTL.c:208]   --->   Operation 235 'getelementptr' 'conv_kernel_1_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.79ns)   --->   "store float %data_addr_6_read, float* %conv_kernel_1_addr, align 4" [f_b_1/forw_back_LTL.c:208]   --->   Operation 236 'store' <Predicate = (!icmp_ln208)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [f_b_1/forw_back_LTL.c:208]   --->   Operation 237 'specregionend' 'burstread_rend17' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (0.00ns)   --->   "br label %burst.rd.header7" [f_b_1/forw_back_LTL.c:208]   --->   Operation 238 'br' <Predicate = (!icmp_ln208)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 8.75>
ST_22 : Operation 239 [7/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 239 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 8.75>
ST_23 : Operation 240 [6/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 240 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 8.75>
ST_24 : Operation 241 [5/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 241 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 8.75>
ST_25 : Operation 242 [4/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 242 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 8.75>
ST_26 : Operation 243 [3/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 243 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 8.75>
ST_27 : Operation 244 [2/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 244 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 8.75>
ST_28 : Operation 245 [1/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 245 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 246 [1/1] (0.75ns)   --->   "br label %burst.rd.header20" [f_b_1/forw_back_LTL.c:209]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.75>

State 29 <SV = 24> <Delay = 0.88>
ST_29 : Operation 247 [1/1] (0.00ns)   --->   "%phi_ln209 = phi i4 [ %add_ln209, %burstread.region2 ], [ 0, %burst.rd.header20.preheader ]" [f_b_1/forw_back_LTL.c:209]   --->   Operation 247 'phi' 'phi_ln209' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 248 [1/1] (0.88ns)   --->   "%icmp_ln209 = icmp eq i4 %phi_ln209, -7" [f_b_1/forw_back_LTL.c:209]   --->   Operation 248 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 249 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 249 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 250 [1/1] (0.86ns)   --->   "%add_ln209 = add i4 %phi_ln209, 1" [f_b_1/forw_back_LTL.c:209]   --->   Operation 250 'add' 'add_ln209' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 251 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %burst.rd.header33.preheader, label %burstread.region2" [f_b_1/forw_back_LTL.c:209]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 25> <Delay = 8.75>
ST_30 : Operation 252 [1/1] (8.75ns)   --->   "%data_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_5)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 252 'read' 'data_addr_5_read' <Predicate = (!icmp_ln209)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 26> <Delay = 0.79>
ST_31 : Operation 253 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:209]   --->   Operation 253 'specregionbegin' 'burstread_rbegin2' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_31 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 254 'specpipeline' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_31 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_conv_kerne_1)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 255 'specloopname' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_31 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i4 %phi_ln209 to i64" [f_b_1/forw_back_LTL.c:209]   --->   Operation 256 'zext' 'zext_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_31 : Operation 257 [1/1] (0.00ns)   --->   "%conv_kernel_2_addr = getelementptr [9 x float]* @conv_kernel_2, i64 0, i64 %zext_ln209" [f_b_1/forw_back_LTL.c:209]   --->   Operation 257 'getelementptr' 'conv_kernel_2_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_31 : Operation 258 [1/1] (0.79ns)   --->   "store float %data_addr_5_read, float* %conv_kernel_2_addr, align 4" [f_b_1/forw_back_LTL.c:209]   --->   Operation 258 'store' <Predicate = (!icmp_ln209)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 259 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind" [f_b_1/forw_back_LTL.c:209]   --->   Operation 259 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_31 : Operation 260 [1/1] (0.00ns)   --->   "br label %burst.rd.header20" [f_b_1/forw_back_LTL.c:209]   --->   Operation 260 'br' <Predicate = (!icmp_ln209)> <Delay = 0.00>

State 32 <SV = 25> <Delay = 8.75>
ST_32 : Operation 261 [7/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 261 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 26> <Delay = 8.75>
ST_33 : Operation 262 [6/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 262 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 27> <Delay = 8.75>
ST_34 : Operation 263 [5/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 263 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 28> <Delay = 8.75>
ST_35 : Operation 264 [4/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 264 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 29> <Delay = 8.75>
ST_36 : Operation 265 [3/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 265 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 30> <Delay = 8.75>
ST_37 : Operation 266 [2/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 266 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 31> <Delay = 8.75>
ST_38 : Operation 267 [1/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 267 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 268 [1/1] (0.75ns)   --->   "br label %burst.rd.header33" [f_b_1/forw_back_LTL.c:210]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.75>

State 39 <SV = 32> <Delay = 0.88>
ST_39 : Operation 269 [1/1] (0.00ns)   --->   "%phi_ln210 = phi i4 [ %add_ln210, %burstread.region3 ], [ 0, %burst.rd.header33.preheader ]" [f_b_1/forw_back_LTL.c:210]   --->   Operation 269 'phi' 'phi_ln210' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 270 [1/1] (0.88ns)   --->   "%icmp_ln210 = icmp eq i4 %phi_ln210, -7" [f_b_1/forw_back_LTL.c:210]   --->   Operation 270 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 271 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 271 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 272 [1/1] (0.86ns)   --->   "%add_ln210 = add i4 %phi_ln210, 1" [f_b_1/forw_back_LTL.c:210]   --->   Operation 272 'add' 'add_ln210' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 273 [1/1] (0.00ns)   --->   "br i1 %icmp_ln210, label %burst.rd.header46.preheader, label %burstread.region3" [f_b_1/forw_back_LTL.c:210]   --->   Operation 273 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 33> <Delay = 8.75>
ST_40 : Operation 274 [1/1] (8.75ns)   --->   "%data_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_4)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 274 'read' 'data_addr_4_read' <Predicate = (!icmp_ln210)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 34> <Delay = 0.79>
ST_41 : Operation 275 [1/1] (0.00ns)   --->   "%burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:210]   --->   Operation 275 'specregionbegin' 'burstread_rbegin3' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_41 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 276 'specpipeline' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_41 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_conv_kerne)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 277 'specloopname' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_41 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i4 %phi_ln210 to i64" [f_b_1/forw_back_LTL.c:210]   --->   Operation 278 'zext' 'zext_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_41 : Operation 279 [1/1] (0.00ns)   --->   "%conv_kernel_3_addr = getelementptr [9 x float]* @conv_kernel_3, i64 0, i64 %zext_ln210" [f_b_1/forw_back_LTL.c:210]   --->   Operation 279 'getelementptr' 'conv_kernel_3_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_41 : Operation 280 [1/1] (0.79ns)   --->   "store float %data_addr_4_read, float* %conv_kernel_3_addr, align 4" [f_b_1/forw_back_LTL.c:210]   --->   Operation 280 'store' <Predicate = (!icmp_ln210)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_41 : Operation 281 [1/1] (0.00ns)   --->   "%burstread_rend43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3) nounwind" [f_b_1/forw_back_LTL.c:210]   --->   Operation 281 'specregionend' 'burstread_rend43' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_41 : Operation 282 [1/1] (0.00ns)   --->   "br label %burst.rd.header33" [f_b_1/forw_back_LTL.c:210]   --->   Operation 282 'br' <Predicate = (!icmp_ln210)> <Delay = 0.00>

State 42 <SV = 33> <Delay = 8.75>
ST_42 : Operation 283 [7/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 283 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 34> <Delay = 8.75>
ST_43 : Operation 284 [6/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 284 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 35> <Delay = 8.75>
ST_44 : Operation 285 [5/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 285 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 36> <Delay = 8.75>
ST_45 : Operation 286 [4/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 286 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 37> <Delay = 8.75>
ST_46 : Operation 287 [3/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 287 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 38> <Delay = 8.75>
ST_47 : Operation 288 [2/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 288 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 39> <Delay = 8.75>
ST_48 : Operation 289 [1/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 289 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 290 [1/1] (0.75ns)   --->   "br label %burst.rd.header46" [f_b_1/forw_back_LTL.c:211]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.75>

State 49 <SV = 40> <Delay = 1.02>
ST_49 : Operation 291 [1/1] (0.00ns)   --->   "%phi_ln211 = phi i17 [ %add_ln211, %burstread.region4 ], [ 0, %burst.rd.header46.preheader ]" [f_b_1/forw_back_LTL.c:211]   --->   Operation 291 'phi' 'phi_ln211' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 292 [1/1] (0.88ns)   --->   "%icmp_ln211 = icmp eq i17 %phi_ln211, -27392" [f_b_1/forw_back_LTL.c:211]   --->   Operation 292 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 293 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind"   --->   Operation 293 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 294 [1/1] (1.02ns)   --->   "%add_ln211 = add i17 %phi_ln211, 1" [f_b_1/forw_back_LTL.c:211]   --->   Operation 294 'add' 'add_ln211' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 295 [1/1] (0.00ns)   --->   "br i1 %icmp_ln211, label %burst.rd.header59.preheader, label %burstread.region4" [f_b_1/forw_back_LTL.c:211]   --->   Operation 295 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 41> <Delay = 8.75>
ST_50 : Operation 296 [1/1] (8.75ns)   --->   "%data_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_3)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 296 'read' 'data_addr_3_read' <Predicate = (!icmp_ln211)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 42> <Delay = 1.35>
ST_51 : Operation 297 [1/1] (0.00ns)   --->   "%burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:211]   --->   Operation 297 'specregionbegin' 'burstread_rbegin4' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_51 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 298 'specpipeline' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_51 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_fc_hidden_2)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 299 'specloopname' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_51 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i17 %phi_ln211 to i64" [f_b_1/forw_back_LTL.c:211]   --->   Operation 300 'zext' 'zext_ln211' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_51 : Operation 301 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln211" [f_b_1/forw_back_LTL.c:211]   --->   Operation 301 'getelementptr' 'fc_hidden_layer1_add' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (1.35ns)   --->   "store float %data_addr_3_read, float* %fc_hidden_layer1_add, align 4" [f_b_1/forw_back_LTL.c:211]   --->   Operation 302 'store' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_51 : Operation 303 [1/1] (0.00ns)   --->   "%burstread_rend56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4) nounwind" [f_b_1/forw_back_LTL.c:211]   --->   Operation 303 'specregionend' 'burstread_rend56' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_51 : Operation 304 [1/1] (0.00ns)   --->   "br label %burst.rd.header46" [f_b_1/forw_back_LTL.c:211]   --->   Operation 304 'br' <Predicate = (!icmp_ln211)> <Delay = 0.00>

State 52 <SV = 41> <Delay = 8.75>
ST_52 : Operation 305 [7/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 305 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 42> <Delay = 8.75>
ST_53 : Operation 306 [6/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 306 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 43> <Delay = 8.75>
ST_54 : Operation 307 [5/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 307 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 44> <Delay = 8.75>
ST_55 : Operation 308 [4/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 308 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 45> <Delay = 8.75>
ST_56 : Operation 309 [3/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 309 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 46> <Delay = 8.75>
ST_57 : Operation 310 [2/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 310 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 47> <Delay = 8.75>
ST_58 : Operation 311 [1/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 311 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 312 [1/1] (0.75ns)   --->   "br label %burst.rd.header59" [f_b_1/forw_back_LTL.c:212]   --->   Operation 312 'br' <Predicate = true> <Delay = 0.75>

State 59 <SV = 48> <Delay = 0.97>
ST_59 : Operation 313 [1/1] (0.00ns)   --->   "%phi_ln212 = phi i13 [ %add_ln212, %burstread.region5 ], [ 0, %burst.rd.header59.preheader ]" [f_b_1/forw_back_LTL.c:212]   --->   Operation 313 'phi' 'phi_ln212' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 314 [1/1] (0.86ns)   --->   "%icmp_ln212 = icmp eq i13 %phi_ln212, -92" [f_b_1/forw_back_LTL.c:212]   --->   Operation 314 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 315 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8100, i64 8100, i64 8100) nounwind"   --->   Operation 315 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 316 [1/1] (0.97ns)   --->   "%add_ln212 = add i13 %phi_ln212, 1" [f_b_1/forw_back_LTL.c:212]   --->   Operation 316 'add' 'add_ln212' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 317 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %burst.rd.header72.preheader, label %burstread.region5" [f_b_1/forw_back_LTL.c:212]   --->   Operation 317 'br' <Predicate = true> <Delay = 0.00>

State 60 <SV = 49> <Delay = 8.75>
ST_60 : Operation 318 [1/1] (8.75ns)   --->   "%data_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_2)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 318 'read' 'data_addr_2_read' <Predicate = (!icmp_ln212)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 50> <Delay = 0.99>
ST_61 : Operation 319 [1/1] (0.00ns)   --->   "%burstread_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:212]   --->   Operation 319 'specregionbegin' 'burstread_rbegin5' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_61 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 320 'specpipeline' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_61 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_fc_hidden_1)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 321 'specloopname' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_61 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i13 %phi_ln212 to i64" [f_b_1/forw_back_LTL.c:212]   --->   Operation 322 'zext' 'zext_ln212' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_61 : Operation 323 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln212" [f_b_1/forw_back_LTL.c:212]   --->   Operation 323 'getelementptr' 'fc_hidden_layer2_add' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_61 : Operation 324 [1/1] (0.99ns)   --->   "store float %data_addr_2_read, float* %fc_hidden_layer2_add, align 4" [f_b_1/forw_back_LTL.c:212]   --->   Operation 324 'store' <Predicate = (!icmp_ln212)> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>
ST_61 : Operation 325 [1/1] (0.00ns)   --->   "%burstread_rend69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin5) nounwind" [f_b_1/forw_back_LTL.c:212]   --->   Operation 325 'specregionend' 'burstread_rend69' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_61 : Operation 326 [1/1] (0.00ns)   --->   "br label %burst.rd.header59" [f_b_1/forw_back_LTL.c:212]   --->   Operation 326 'br' <Predicate = (!icmp_ln212)> <Delay = 0.00>

State 62 <SV = 49> <Delay = 8.75>
ST_62 : Operation 327 [7/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 327 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 50> <Delay = 8.75>
ST_63 : Operation 328 [6/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 328 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 51> <Delay = 8.75>
ST_64 : Operation 329 [5/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 329 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 52> <Delay = 8.75>
ST_65 : Operation 330 [4/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 330 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 53> <Delay = 8.75>
ST_66 : Operation 331 [3/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 331 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 54> <Delay = 8.75>
ST_67 : Operation 332 [2/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 332 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 55> <Delay = 8.75>
ST_68 : Operation 333 [1/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 333 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 334 [1/1] (0.75ns)   --->   "br label %burst.rd.header72" [f_b_1/forw_back_LTL.c:213]   --->   Operation 334 'br' <Predicate = true> <Delay = 0.75>

State 69 <SV = 56> <Delay = 0.92>
ST_69 : Operation 335 [1/1] (0.00ns)   --->   "%phi_ln213 = phi i9 [ %add_ln213, %burstread.region6 ], [ 0, %burst.rd.header72.preheader ]" [f_b_1/forw_back_LTL.c:213]   --->   Operation 335 'phi' 'phi_ln213' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 336 [1/1] (0.85ns)   --->   "%icmp_ln213 = icmp eq i9 %phi_ln213, -62" [f_b_1/forw_back_LTL.c:213]   --->   Operation 336 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 337 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450) nounwind"   --->   Operation 337 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 338 [1/1] (0.92ns)   --->   "%add_ln213 = add i9 %phi_ln213, 1" [f_b_1/forw_back_LTL.c:213]   --->   Operation 338 'add' 'add_ln213' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %burst.rd.end71, label %burstread.region6" [f_b_1/forw_back_LTL.c:213]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>

State 70 <SV = 57> <Delay = 8.75>
ST_70 : Operation 340 [1/1] (8.75ns)   --->   "%data_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_1)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 340 'read' 'data_addr_1_read' <Predicate = (!icmp_ln213)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 58> <Delay = 1.35>
ST_71 : Operation 341 [1/1] (0.00ns)   --->   "%burstread_rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:213]   --->   Operation 341 'specregionbegin' 'burstread_rbegin6' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_71 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 342 'specpipeline' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_71 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_fc_hidden_s)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 343 'specloopname' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_71 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i9 %phi_ln213 to i64" [f_b_1/forw_back_LTL.c:213]   --->   Operation 344 'zext' 'zext_ln213' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_71 : Operation 345 [1/1] (0.00ns)   --->   "%fc_hidden_layer3_add = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln213" [f_b_1/forw_back_LTL.c:213]   --->   Operation 345 'getelementptr' 'fc_hidden_layer3_add' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_71 : Operation 346 [1/1] (1.35ns)   --->   "store float %data_addr_1_read, float* %fc_hidden_layer3_add, align 4" [f_b_1/forw_back_LTL.c:213]   --->   Operation 346 'store' <Predicate = (!icmp_ln213)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_71 : Operation 347 [1/1] (0.00ns)   --->   "%burstread_rend82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin6) nounwind" [f_b_1/forw_back_LTL.c:213]   --->   Operation 347 'specregionend' 'burstread_rend82' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_71 : Operation 348 [1/1] (0.00ns)   --->   "br label %burst.rd.header72" [f_b_1/forw_back_LTL.c:213]   --->   Operation 348 'br' <Predicate = (!icmp_ln213)> <Delay = 0.00>

State 72 <SV = 57> <Delay = 1.11>
ST_72 : Operation 349 [1/1] (1.11ns)   --->   "%icmp_ln215 = icmp eq i32 %flag_read, 0" [f_b_1/forw_back_LTL.c:215]   --->   Operation 349 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 350 [2/2] (0.00ns)   --->   "call fastcc void @forward()" [f_b_1/forw_back_LTL.c:216]   --->   Operation 350 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 58> <Delay = 8.75>
ST_73 : Operation 351 [1/2] (0.00ns)   --->   "call fastcc void @forward()" [f_b_1/forw_back_LTL.c:216]   --->   Operation 351 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %icmp_ln215, label %burst.wr.header.preheader, label %1" [f_b_1/forw_back_LTL.c:215]   --->   Operation 352 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 353 [1/1] (8.75ns)   --->   "%data_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr, i32 10)" [f_b_1/forw_back_LTL.c:217]   --->   Operation 353 'writereq' 'data_addr_wr_req' <Predicate = (icmp_ln215)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 354 [1/1] (0.75ns)   --->   "br label %burst.wr.header" [f_b_1/forw_back_LTL.c:217]   --->   Operation 354 'br' <Predicate = (icmp_ln215)> <Delay = 0.75>

State 74 <SV = 59> <Delay = 0.79>
ST_74 : Operation 355 [2/2] (0.79ns)   --->   "call fastcc void @backward(i32 %label_read, float* %data, i30 %lr1)" [f_b_1/forw_back_LTL.c:221]   --->   Operation 355 'call' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 60> <Delay = 8.75>
ST_75 : Operation 356 [1/2] (0.00ns)   --->   "call fastcc void @backward(i32 %label_read, float* %data, i30 %lr1)" [f_b_1/forw_back_LTL.c:221]   --->   Operation 356 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 357 [1/1] (8.75ns)   --->   "%data_addr_wr_req35 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr, i32 10)" [f_b_1/forw_back_LTL.c:222]   --->   Operation 357 'writereq' 'data_addr_wr_req35' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 358 [1/1] (0.75ns)   --->   "br label %burst.wr.header98" [f_b_1/forw_back_LTL.c:222]   --->   Operation 358 'br' <Predicate = true> <Delay = 0.75>

State 76 <SV = 61> <Delay = 1.21>
ST_76 : Operation 359 [1/1] (0.00ns)   --->   "%phi_ln222 = phi i4 [ 0, %1 ], [ %add_ln222, %burstwrite.region1 ]" [f_b_1/forw_back_LTL.c:222]   --->   Operation 359 'phi' 'phi_ln222' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 360 [1/1] (0.88ns)   --->   "%icmp_ln222 = icmp eq i4 %phi_ln222, -6" [f_b_1/forw_back_LTL.c:222]   --->   Operation 360 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 361 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 361 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 362 [1/1] (0.86ns)   --->   "%add_ln222 = add i4 %phi_ln222, 1" [f_b_1/forw_back_LTL.c:222]   --->   Operation 362 'add' 'add_ln222' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 363 [1/1] (0.00ns)   --->   "br i1 %icmp_ln222, label %burst.wr.header122.preheader, label %burstwrite.region1" [f_b_1/forw_back_LTL.c:222]   --->   Operation 363 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i4 %phi_ln222 to i64" [f_b_1/forw_back_LTL.c:222]   --->   Operation 364 'zext' 'zext_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_76 : Operation 365 [1/1] (0.00ns)   --->   "%probability_result_a_1 = getelementptr [10 x float]* @probability_result, i64 0, i64 %zext_ln222" [f_b_1/forw_back_LTL.c:222]   --->   Operation 365 'getelementptr' 'probability_result_a_1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_76 : Operation 366 [2/2] (0.79ns)   --->   "%probability_result_l_1 = load float* %probability_result_a_1, align 4" [f_b_1/forw_back_LTL.c:222]   --->   Operation 366 'load' 'probability_result_l_1' <Predicate = (!icmp_ln222)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 77 <SV = 62> <Delay = 0.79>
ST_77 : Operation 367 [1/2] (0.79ns)   --->   "%probability_result_l_1 = load float* %probability_result_a_1, align 4" [f_b_1/forw_back_LTL.c:222]   --->   Operation 367 'load' 'probability_result_l_1' <Predicate = (!icmp_ln222)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 78 <SV = 63> <Delay = 8.75>
ST_78 : Operation 368 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:222]   --->   Operation 368 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_78 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:222]   --->   Operation 369 'specpipeline' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_78 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_out_OC_pro_1)" [f_b_1/forw_back_LTL.c:222]   --->   Operation 370 'specloopname' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_78 : Operation 371 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr, float %probability_result_l_1, i4 -1)" [f_b_1/forw_back_LTL.c:222]   --->   Operation 371 'write' <Predicate = (!icmp_ln222)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 372 [1/1] (0.00ns)   --->   "%burstwrite_rend110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1) nounwind" [f_b_1/forw_back_LTL.c:222]   --->   Operation 372 'specregionend' 'burstwrite_rend110' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_78 : Operation 373 [1/1] (0.00ns)   --->   "br label %burst.wr.header98" [f_b_1/forw_back_LTL.c:222]   --->   Operation 373 'br' <Predicate = (!icmp_ln222)> <Delay = 0.00>

State 79 <SV = 62> <Delay = 8.75>
ST_79 : Operation 374 [5/5] (8.75ns)   --->   "%data_addr_wr_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:222]   --->   Operation 374 'writeresp' 'data_addr_wr_resp36' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 63> <Delay = 8.75>
ST_80 : Operation 375 [4/5] (8.75ns)   --->   "%data_addr_wr_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:222]   --->   Operation 375 'writeresp' 'data_addr_wr_resp36' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 64> <Delay = 8.75>
ST_81 : Operation 376 [3/5] (8.75ns)   --->   "%data_addr_wr_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:222]   --->   Operation 376 'writeresp' 'data_addr_wr_resp36' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 65> <Delay = 8.75>
ST_82 : Operation 377 [2/5] (8.75ns)   --->   "%data_addr_wr_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:222]   --->   Operation 377 'writeresp' 'data_addr_wr_resp36' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 66> <Delay = 8.75>
ST_83 : Operation 378 [1/5] (8.75ns)   --->   "%data_addr_wr_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:222]   --->   Operation 378 'writeresp' 'data_addr_wr_resp36' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 379 [1/1] (8.75ns)   --->   "%data_addr_6_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:224]   --->   Operation 379 'writereq' 'data_addr_6_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 380 [1/1] (0.75ns)   --->   "br label %burst.wr.header122" [f_b_1/forw_back_LTL.c:224]   --->   Operation 380 'br' <Predicate = true> <Delay = 0.75>

State 84 <SV = 67> <Delay = 1.21>
ST_84 : Operation 381 [1/1] (0.00ns)   --->   "%phi_ln224 = phi i4 [ %add_ln224, %burstwrite.region2 ], [ 0, %burst.wr.header122.preheader ]" [f_b_1/forw_back_LTL.c:224]   --->   Operation 381 'phi' 'phi_ln224' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 382 [1/1] (0.88ns)   --->   "%icmp_ln224 = icmp eq i4 %phi_ln224, -7" [f_b_1/forw_back_LTL.c:224]   --->   Operation 382 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 383 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 383 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 384 [1/1] (0.86ns)   --->   "%add_ln224 = add i4 %phi_ln224, 1" [f_b_1/forw_back_LTL.c:224]   --->   Operation 384 'add' 'add_ln224' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 385 [1/1] (0.00ns)   --->   "br i1 %icmp_ln224, label %burst.wr.header146.preheader, label %burstwrite.region2" [f_b_1/forw_back_LTL.c:224]   --->   Operation 385 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i4 %phi_ln224 to i64" [f_b_1/forw_back_LTL.c:224]   --->   Operation 386 'zext' 'zext_ln224' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_84 : Operation 387 [1/1] (0.00ns)   --->   "%conv_kernel_1_addr_1 = getelementptr [9 x float]* @conv_kernel_1, i64 0, i64 %zext_ln224" [f_b_1/forw_back_LTL.c:224]   --->   Operation 387 'getelementptr' 'conv_kernel_1_addr_1' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_84 : Operation 388 [2/2] (0.79ns)   --->   "%conv_kernel_1_load = load float* %conv_kernel_1_addr_1, align 4" [f_b_1/forw_back_LTL.c:224]   --->   Operation 388 'load' 'conv_kernel_1_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 85 <SV = 68> <Delay = 0.79>
ST_85 : Operation 389 [1/2] (0.79ns)   --->   "%conv_kernel_1_load = load float* %conv_kernel_1_addr_1, align 4" [f_b_1/forw_back_LTL.c:224]   --->   Operation 389 'load' 'conv_kernel_1_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 86 <SV = 69> <Delay = 8.75>
ST_86 : Operation 390 [1/1] (0.00ns)   --->   "%burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:224]   --->   Operation 390 'specregionbegin' 'burstwrite_rbegin2' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_86 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:224]   --->   Operation 391 'specpipeline' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_86 : Operation 392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_conv1_OC_c)" [f_b_1/forw_back_LTL.c:224]   --->   Operation 392 'specloopname' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_86 : Operation 393 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_6, float %conv_kernel_1_load, i4 -1)" [f_b_1/forw_back_LTL.c:224]   --->   Operation 393 'write' <Predicate = (!icmp_ln224)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 394 [1/1] (0.00ns)   --->   "%burstwrite_rend134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin2) nounwind" [f_b_1/forw_back_LTL.c:224]   --->   Operation 394 'specregionend' 'burstwrite_rend134' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_86 : Operation 395 [1/1] (0.00ns)   --->   "br label %burst.wr.header122" [f_b_1/forw_back_LTL.c:224]   --->   Operation 395 'br' <Predicate = (!icmp_ln224)> <Delay = 0.00>

State 87 <SV = 68> <Delay = 8.75>
ST_87 : Operation 396 [5/5] (8.75ns)   --->   "%data_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_6)" [f_b_1/forw_back_LTL.c:224]   --->   Operation 396 'writeresp' 'data_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 69> <Delay = 8.75>
ST_88 : Operation 397 [4/5] (8.75ns)   --->   "%data_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_6)" [f_b_1/forw_back_LTL.c:224]   --->   Operation 397 'writeresp' 'data_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 70> <Delay = 8.75>
ST_89 : Operation 398 [3/5] (8.75ns)   --->   "%data_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_6)" [f_b_1/forw_back_LTL.c:224]   --->   Operation 398 'writeresp' 'data_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 71> <Delay = 8.75>
ST_90 : Operation 399 [2/5] (8.75ns)   --->   "%data_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_6)" [f_b_1/forw_back_LTL.c:224]   --->   Operation 399 'writeresp' 'data_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 72> <Delay = 8.75>
ST_91 : Operation 400 [1/5] (8.75ns)   --->   "%data_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_6)" [f_b_1/forw_back_LTL.c:224]   --->   Operation 400 'writeresp' 'data_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 401 [1/1] (8.75ns)   --->   "%data_addr_5_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:225]   --->   Operation 401 'writereq' 'data_addr_5_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 402 [1/1] (0.75ns)   --->   "br label %burst.wr.header146" [f_b_1/forw_back_LTL.c:225]   --->   Operation 402 'br' <Predicate = true> <Delay = 0.75>

State 92 <SV = 73> <Delay = 1.21>
ST_92 : Operation 403 [1/1] (0.00ns)   --->   "%phi_ln225 = phi i4 [ %add_ln225, %burstwrite.region3 ], [ 0, %burst.wr.header146.preheader ]" [f_b_1/forw_back_LTL.c:225]   --->   Operation 403 'phi' 'phi_ln225' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 404 [1/1] (0.88ns)   --->   "%icmp_ln225 = icmp eq i4 %phi_ln225, -7" [f_b_1/forw_back_LTL.c:225]   --->   Operation 404 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 405 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 405 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 406 [1/1] (0.86ns)   --->   "%add_ln225 = add i4 %phi_ln225, 1" [f_b_1/forw_back_LTL.c:225]   --->   Operation 406 'add' 'add_ln225' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 407 [1/1] (0.00ns)   --->   "br i1 %icmp_ln225, label %burst.wr.header170.preheader, label %burstwrite.region3" [f_b_1/forw_back_LTL.c:225]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i4 %phi_ln225 to i64" [f_b_1/forw_back_LTL.c:225]   --->   Operation 408 'zext' 'zext_ln225' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_92 : Operation 409 [1/1] (0.00ns)   --->   "%conv_kernel_2_addr_1 = getelementptr [9 x float]* @conv_kernel_2, i64 0, i64 %zext_ln225" [f_b_1/forw_back_LTL.c:225]   --->   Operation 409 'getelementptr' 'conv_kernel_2_addr_1' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_92 : Operation 410 [2/2] (0.79ns)   --->   "%conv_kernel_2_load = load float* %conv_kernel_2_addr_1, align 4" [f_b_1/forw_back_LTL.c:225]   --->   Operation 410 'load' 'conv_kernel_2_load' <Predicate = (!icmp_ln225)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 93 <SV = 74> <Delay = 0.79>
ST_93 : Operation 411 [1/2] (0.79ns)   --->   "%conv_kernel_2_load = load float* %conv_kernel_2_addr_1, align 4" [f_b_1/forw_back_LTL.c:225]   --->   Operation 411 'load' 'conv_kernel_2_load' <Predicate = (!icmp_ln225)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 94 <SV = 75> <Delay = 8.75>
ST_94 : Operation 412 [1/1] (0.00ns)   --->   "%burstwrite_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:225]   --->   Operation 412 'specregionbegin' 'burstwrite_rbegin3' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_94 : Operation 413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:225]   --->   Operation 413 'specpipeline' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_94 : Operation 414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_conv2_OC_c)" [f_b_1/forw_back_LTL.c:225]   --->   Operation 414 'specloopname' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_94 : Operation 415 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_5, float %conv_kernel_2_load, i4 -1)" [f_b_1/forw_back_LTL.c:225]   --->   Operation 415 'write' <Predicate = (!icmp_ln225)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 416 [1/1] (0.00ns)   --->   "%burstwrite_rend158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin3) nounwind" [f_b_1/forw_back_LTL.c:225]   --->   Operation 416 'specregionend' 'burstwrite_rend158' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_94 : Operation 417 [1/1] (0.00ns)   --->   "br label %burst.wr.header146" [f_b_1/forw_back_LTL.c:225]   --->   Operation 417 'br' <Predicate = (!icmp_ln225)> <Delay = 0.00>

State 95 <SV = 74> <Delay = 8.75>
ST_95 : Operation 418 [5/5] (8.75ns)   --->   "%data_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_5)" [f_b_1/forw_back_LTL.c:225]   --->   Operation 418 'writeresp' 'data_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 75> <Delay = 8.75>
ST_96 : Operation 419 [4/5] (8.75ns)   --->   "%data_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_5)" [f_b_1/forw_back_LTL.c:225]   --->   Operation 419 'writeresp' 'data_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 76> <Delay = 8.75>
ST_97 : Operation 420 [3/5] (8.75ns)   --->   "%data_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_5)" [f_b_1/forw_back_LTL.c:225]   --->   Operation 420 'writeresp' 'data_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 77> <Delay = 8.75>
ST_98 : Operation 421 [2/5] (8.75ns)   --->   "%data_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_5)" [f_b_1/forw_back_LTL.c:225]   --->   Operation 421 'writeresp' 'data_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 78> <Delay = 8.75>
ST_99 : Operation 422 [1/5] (8.75ns)   --->   "%data_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_5)" [f_b_1/forw_back_LTL.c:225]   --->   Operation 422 'writeresp' 'data_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 423 [1/1] (8.75ns)   --->   "%data_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 423 'writereq' 'data_addr_4_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 424 [1/1] (0.75ns)   --->   "br label %burst.wr.header170" [f_b_1/forw_back_LTL.c:226]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.75>

State 100 <SV = 79> <Delay = 1.21>
ST_100 : Operation 425 [1/1] (0.00ns)   --->   "%phi_ln226 = phi i4 [ %add_ln226, %burstwrite.region4 ], [ 0, %burst.wr.header170.preheader ]" [f_b_1/forw_back_LTL.c:226]   --->   Operation 425 'phi' 'phi_ln226' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 426 [1/1] (0.88ns)   --->   "%icmp_ln226 = icmp eq i4 %phi_ln226, -7" [f_b_1/forw_back_LTL.c:226]   --->   Operation 426 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 427 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 427 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 428 [1/1] (0.86ns)   --->   "%add_ln226 = add i4 %phi_ln226, 1" [f_b_1/forw_back_LTL.c:226]   --->   Operation 428 'add' 'add_ln226' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 429 [1/1] (0.00ns)   --->   "br i1 %icmp_ln226, label %burst.wr.header194.preheader, label %burstwrite.region4" [f_b_1/forw_back_LTL.c:226]   --->   Operation 429 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i4 %phi_ln226 to i64" [f_b_1/forw_back_LTL.c:226]   --->   Operation 430 'zext' 'zext_ln226' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_100 : Operation 431 [1/1] (0.00ns)   --->   "%conv_kernel_3_addr_1 = getelementptr [9 x float]* @conv_kernel_3, i64 0, i64 %zext_ln226" [f_b_1/forw_back_LTL.c:226]   --->   Operation 431 'getelementptr' 'conv_kernel_3_addr_1' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_100 : Operation 432 [2/2] (0.79ns)   --->   "%conv_kernel_3_load = load float* %conv_kernel_3_addr_1, align 4" [f_b_1/forw_back_LTL.c:226]   --->   Operation 432 'load' 'conv_kernel_3_load' <Predicate = (!icmp_ln226)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 101 <SV = 80> <Delay = 0.79>
ST_101 : Operation 433 [1/2] (0.79ns)   --->   "%conv_kernel_3_load = load float* %conv_kernel_3_addr_1, align 4" [f_b_1/forw_back_LTL.c:226]   --->   Operation 433 'load' 'conv_kernel_3_load' <Predicate = (!icmp_ln226)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 102 <SV = 81> <Delay = 8.75>
ST_102 : Operation 434 [1/1] (0.00ns)   --->   "%burstwrite_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:226]   --->   Operation 434 'specregionbegin' 'burstwrite_rbegin4' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_102 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 435 'specpipeline' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_102 : Operation 436 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_conv3_OC_c)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 436 'specloopname' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_102 : Operation 437 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_4, float %conv_kernel_3_load, i4 -1)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 437 'write' <Predicate = (!icmp_ln226)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 438 [1/1] (0.00ns)   --->   "%burstwrite_rend182 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin4) nounwind" [f_b_1/forw_back_LTL.c:226]   --->   Operation 438 'specregionend' 'burstwrite_rend182' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_102 : Operation 439 [1/1] (0.00ns)   --->   "br label %burst.wr.header170" [f_b_1/forw_back_LTL.c:226]   --->   Operation 439 'br' <Predicate = (!icmp_ln226)> <Delay = 0.00>

State 103 <SV = 80> <Delay = 8.75>
ST_103 : Operation 440 [5/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 440 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 81> <Delay = 8.75>
ST_104 : Operation 441 [4/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 441 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 82> <Delay = 8.75>
ST_105 : Operation 442 [3/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 442 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 83> <Delay = 8.75>
ST_106 : Operation 443 [2/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 443 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 84> <Delay = 8.75>
ST_107 : Operation 444 [1/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 444 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 445 [1/1] (8.75ns)   --->   "%data_addr_3_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:227]   --->   Operation 445 'writereq' 'data_addr_3_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 446 [1/1] (0.75ns)   --->   "br label %burst.wr.header194" [f_b_1/forw_back_LTL.c:227]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.75>

State 108 <SV = 85> <Delay = 1.35>
ST_108 : Operation 447 [1/1] (0.00ns)   --->   "%phi_ln227 = phi i17 [ %add_ln227, %burstwrite.region5 ], [ 0, %burst.wr.header194.preheader ]" [f_b_1/forw_back_LTL.c:227]   --->   Operation 447 'phi' 'phi_ln227' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 448 [1/1] (0.88ns)   --->   "%icmp_ln227 = icmp eq i17 %phi_ln227, -27392" [f_b_1/forw_back_LTL.c:227]   --->   Operation 448 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 449 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind"   --->   Operation 449 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 450 [1/1] (1.02ns)   --->   "%add_ln227 = add i17 %phi_ln227, 1" [f_b_1/forw_back_LTL.c:227]   --->   Operation 450 'add' 'add_ln227' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 451 [1/1] (0.00ns)   --->   "br i1 %icmp_ln227, label %burst.wr.header218.preheader, label %burstwrite.region5" [f_b_1/forw_back_LTL.c:227]   --->   Operation 451 'br' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i17 %phi_ln227 to i64" [f_b_1/forw_back_LTL.c:227]   --->   Operation 452 'zext' 'zext_ln227' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_108 : Operation 453 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add_1 = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln227" [f_b_1/forw_back_LTL.c:227]   --->   Operation 453 'getelementptr' 'fc_hidden_layer1_add_1' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_108 : Operation 454 [2/2] (1.35ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4" [f_b_1/forw_back_LTL.c:227]   --->   Operation 454 'load' 'fc_hidden_layer1_loa' <Predicate = (!icmp_ln227)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 109 <SV = 86> <Delay = 1.35>
ST_109 : Operation 455 [1/2] (1.35ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4" [f_b_1/forw_back_LTL.c:227]   --->   Operation 455 'load' 'fc_hidden_layer1_loa' <Predicate = (!icmp_ln227)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 110 <SV = 87> <Delay = 8.75>
ST_110 : Operation 456 [1/1] (0.00ns)   --->   "%burstwrite_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:227]   --->   Operation 456 'specregionbegin' 'burstwrite_rbegin5' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_110 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:227]   --->   Operation 457 'specpipeline' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_110 : Operation 458 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc1_OC_fc_s)" [f_b_1/forw_back_LTL.c:227]   --->   Operation 458 'specloopname' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_110 : Operation 459 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_3, float %fc_hidden_layer1_loa, i4 -1)" [f_b_1/forw_back_LTL.c:227]   --->   Operation 459 'write' <Predicate = (!icmp_ln227)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 460 [1/1] (0.00ns)   --->   "%burstwrite_rend206 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin5) nounwind" [f_b_1/forw_back_LTL.c:227]   --->   Operation 460 'specregionend' 'burstwrite_rend206' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_110 : Operation 461 [1/1] (0.00ns)   --->   "br label %burst.wr.header194" [f_b_1/forw_back_LTL.c:227]   --->   Operation 461 'br' <Predicate = (!icmp_ln227)> <Delay = 0.00>

State 111 <SV = 86> <Delay = 8.75>
ST_111 : Operation 462 [5/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_1/forw_back_LTL.c:227]   --->   Operation 462 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 87> <Delay = 8.75>
ST_112 : Operation 463 [4/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_1/forw_back_LTL.c:227]   --->   Operation 463 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 88> <Delay = 8.75>
ST_113 : Operation 464 [3/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_1/forw_back_LTL.c:227]   --->   Operation 464 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 89> <Delay = 8.75>
ST_114 : Operation 465 [2/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_1/forw_back_LTL.c:227]   --->   Operation 465 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 90> <Delay = 8.75>
ST_115 : Operation 466 [1/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_1/forw_back_LTL.c:227]   --->   Operation 466 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 467 [1/1] (8.75ns)   --->   "%data_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:228]   --->   Operation 467 'writereq' 'data_addr_2_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 468 [1/1] (0.75ns)   --->   "br label %burst.wr.header218" [f_b_1/forw_back_LTL.c:228]   --->   Operation 468 'br' <Predicate = true> <Delay = 0.75>

State 116 <SV = 91> <Delay = 1.19>
ST_116 : Operation 469 [1/1] (0.00ns)   --->   "%phi_ln228 = phi i13 [ %add_ln228, %burstwrite.region6 ], [ 0, %burst.wr.header218.preheader ]" [f_b_1/forw_back_LTL.c:228]   --->   Operation 469 'phi' 'phi_ln228' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 470 [1/1] (0.86ns)   --->   "%icmp_ln228 = icmp eq i13 %phi_ln228, -92" [f_b_1/forw_back_LTL.c:228]   --->   Operation 470 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 471 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8100, i64 8100, i64 8100) nounwind"   --->   Operation 471 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 472 [1/1] (0.97ns)   --->   "%add_ln228 = add i13 %phi_ln228, 1" [f_b_1/forw_back_LTL.c:228]   --->   Operation 472 'add' 'add_ln228' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 473 [1/1] (0.00ns)   --->   "br i1 %icmp_ln228, label %burst.wr.header242.preheader, label %burstwrite.region6" [f_b_1/forw_back_LTL.c:228]   --->   Operation 473 'br' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i13 %phi_ln228 to i64" [f_b_1/forw_back_LTL.c:228]   --->   Operation 474 'zext' 'zext_ln228' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_116 : Operation 475 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add_1 = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln228" [f_b_1/forw_back_LTL.c:228]   --->   Operation 475 'getelementptr' 'fc_hidden_layer2_add_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_116 : Operation 476 [2/2] (0.99ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4" [f_b_1/forw_back_LTL.c:228]   --->   Operation 476 'load' 'fc_hidden_layer2_loa' <Predicate = (!icmp_ln228)> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>

State 117 <SV = 92> <Delay = 0.99>
ST_117 : Operation 477 [1/2] (0.99ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4" [f_b_1/forw_back_LTL.c:228]   --->   Operation 477 'load' 'fc_hidden_layer2_loa' <Predicate = (!icmp_ln228)> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>

State 118 <SV = 93> <Delay = 8.75>
ST_118 : Operation 478 [1/1] (0.00ns)   --->   "%burstwrite_rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:228]   --->   Operation 478 'specregionbegin' 'burstwrite_rbegin6' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_118 : Operation 479 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:228]   --->   Operation 479 'specpipeline' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_118 : Operation 480 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc2_OC_fc_s)" [f_b_1/forw_back_LTL.c:228]   --->   Operation 480 'specloopname' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_118 : Operation 481 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_2, float %fc_hidden_layer2_loa, i4 -1)" [f_b_1/forw_back_LTL.c:228]   --->   Operation 481 'write' <Predicate = (!icmp_ln228)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 482 [1/1] (0.00ns)   --->   "%burstwrite_rend230 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin6) nounwind" [f_b_1/forw_back_LTL.c:228]   --->   Operation 482 'specregionend' 'burstwrite_rend230' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_118 : Operation 483 [1/1] (0.00ns)   --->   "br label %burst.wr.header218" [f_b_1/forw_back_LTL.c:228]   --->   Operation 483 'br' <Predicate = (!icmp_ln228)> <Delay = 0.00>

State 119 <SV = 92> <Delay = 8.75>
ST_119 : Operation 484 [5/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_1/forw_back_LTL.c:228]   --->   Operation 484 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 93> <Delay = 8.75>
ST_120 : Operation 485 [4/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_1/forw_back_LTL.c:228]   --->   Operation 485 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 94> <Delay = 8.75>
ST_121 : Operation 486 [3/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_1/forw_back_LTL.c:228]   --->   Operation 486 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 95> <Delay = 8.75>
ST_122 : Operation 487 [2/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_1/forw_back_LTL.c:228]   --->   Operation 487 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 96> <Delay = 8.75>
ST_123 : Operation 488 [1/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_1/forw_back_LTL.c:228]   --->   Operation 488 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 489 [1/1] (8.75ns)   --->   "%data_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 489 'writereq' 'data_addr_1_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 490 [1/1] (0.75ns)   --->   "br label %burst.wr.header242" [f_b_1/forw_back_LTL.c:229]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.75>

State 124 <SV = 97> <Delay = 1.35>
ST_124 : Operation 491 [1/1] (0.00ns)   --->   "%phi_ln229 = phi i9 [ %add_ln229, %burstwrite.region7 ], [ 0, %burst.wr.header242.preheader ]" [f_b_1/forw_back_LTL.c:229]   --->   Operation 491 'phi' 'phi_ln229' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 492 [1/1] (0.85ns)   --->   "%icmp_ln229 = icmp eq i9 %phi_ln229, -62" [f_b_1/forw_back_LTL.c:229]   --->   Operation 492 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 493 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450) nounwind"   --->   Operation 493 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 494 [1/1] (0.92ns)   --->   "%add_ln229 = add i9 %phi_ln229, 1" [f_b_1/forw_back_LTL.c:229]   --->   Operation 494 'add' 'add_ln229' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 495 [1/1] (0.00ns)   --->   "br i1 %icmp_ln229, label %memcpy.tail.loopexit, label %burstwrite.region7" [f_b_1/forw_back_LTL.c:229]   --->   Operation 495 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i9 %phi_ln229 to i64" [f_b_1/forw_back_LTL.c:229]   --->   Operation 496 'zext' 'zext_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_124 : Operation 497 [1/1] (0.00ns)   --->   "%fc_hidden_layer3_add_1 = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln229" [f_b_1/forw_back_LTL.c:229]   --->   Operation 497 'getelementptr' 'fc_hidden_layer3_add_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_124 : Operation 498 [2/2] (1.35ns)   --->   "%fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add_1, align 4" [f_b_1/forw_back_LTL.c:229]   --->   Operation 498 'load' 'fc_hidden_layer3_loa' <Predicate = (!icmp_ln229)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 125 <SV = 98> <Delay = 1.35>
ST_125 : Operation 499 [1/2] (1.35ns)   --->   "%fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add_1, align 4" [f_b_1/forw_back_LTL.c:229]   --->   Operation 499 'load' 'fc_hidden_layer3_loa' <Predicate = (!icmp_ln229)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 126 <SV = 99> <Delay = 8.75>
ST_126 : Operation 500 [1/1] (0.00ns)   --->   "%burstwrite_rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:229]   --->   Operation 500 'specregionbegin' 'burstwrite_rbegin7' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_126 : Operation 501 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 501 'specpipeline' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_126 : Operation 502 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc3_OC_fc_s)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 502 'specloopname' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_126 : Operation 503 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_1, float %fc_hidden_layer3_loa, i4 -1)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 503 'write' <Predicate = (!icmp_ln229)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 504 [1/1] (0.00ns)   --->   "%burstwrite_rend254 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin7) nounwind" [f_b_1/forw_back_LTL.c:229]   --->   Operation 504 'specregionend' 'burstwrite_rend254' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_126 : Operation 505 [1/1] (0.00ns)   --->   "br label %burst.wr.header242" [f_b_1/forw_back_LTL.c:229]   --->   Operation 505 'br' <Predicate = (!icmp_ln229)> <Delay = 0.00>

State 127 <SV = 98> <Delay = 8.75>
ST_127 : Operation 506 [5/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 506 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 99> <Delay = 8.75>
ST_128 : Operation 507 [4/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 507 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 100> <Delay = 8.75>
ST_129 : Operation 508 [3/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 508 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 101> <Delay = 8.75>
ST_130 : Operation 509 [2/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 509 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 102> <Delay = 8.75>
ST_131 : Operation 510 [1/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 510 'writeresp' 'data_addr_1_wr_resp' <Predicate = (!icmp_ln215)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 511 [1/1] (0.00ns)   --->   "br label %memcpy.tail"   --->   Operation 511 'br' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_131 : Operation 512 [1/1] (0.00ns)   --->   "ret void" [f_b_1/forw_back_LTL.c:231]   --->   Operation 512 'ret' <Predicate = true> <Delay = 0.00>

State 132 <SV = 59> <Delay = 1.21>
ST_132 : Operation 513 [1/1] (0.00ns)   --->   "%phi_ln217 = phi i4 [ %add_ln217, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [f_b_1/forw_back_LTL.c:217]   --->   Operation 513 'phi' 'phi_ln217' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 514 [1/1] (0.88ns)   --->   "%icmp_ln217 = icmp eq i4 %phi_ln217, -6" [f_b_1/forw_back_LTL.c:217]   --->   Operation 514 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 515 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 515 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 516 [1/1] (0.86ns)   --->   "%add_ln217 = add i4 %phi_ln217, 1" [f_b_1/forw_back_LTL.c:217]   --->   Operation 516 'add' 'add_ln217' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 517 [1/1] (0.00ns)   --->   "br i1 %icmp_ln217, label %memcpy.tail.loopexit26, label %burstwrite.region" [f_b_1/forw_back_LTL.c:217]   --->   Operation 517 'br' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i4 %phi_ln217 to i64" [f_b_1/forw_back_LTL.c:217]   --->   Operation 518 'zext' 'zext_ln217' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_132 : Operation 519 [1/1] (0.00ns)   --->   "%probability_result_a = getelementptr [10 x float]* @probability_result, i64 0, i64 %zext_ln217" [f_b_1/forw_back_LTL.c:217]   --->   Operation 519 'getelementptr' 'probability_result_a' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_132 : Operation 520 [2/2] (0.79ns)   --->   "%probability_result_l = load float* %probability_result_a, align 4" [f_b_1/forw_back_LTL.c:217]   --->   Operation 520 'load' 'probability_result_l' <Predicate = (!icmp_ln217)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 133 <SV = 60> <Delay = 0.79>
ST_133 : Operation 521 [1/2] (0.79ns)   --->   "%probability_result_l = load float* %probability_result_a, align 4" [f_b_1/forw_back_LTL.c:217]   --->   Operation 521 'load' 'probability_result_l' <Predicate = (!icmp_ln217)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 134 <SV = 61> <Delay = 8.75>
ST_134 : Operation 522 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:217]   --->   Operation 522 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_134 : Operation 523 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:217]   --->   Operation 523 'specpipeline' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_134 : Operation 524 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @memcpy_OC_out_OC_pro)" [f_b_1/forw_back_LTL.c:217]   --->   Operation 524 'specloopname' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_134 : Operation 525 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr, float %probability_result_l, i4 -1)" [f_b_1/forw_back_LTL.c:217]   --->   Operation 525 'write' <Predicate = (!icmp_ln217)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 526 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [f_b_1/forw_back_LTL.c:217]   --->   Operation 526 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_134 : Operation 527 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [f_b_1/forw_back_LTL.c:217]   --->   Operation 527 'br' <Predicate = (!icmp_ln217)> <Delay = 0.00>

State 135 <SV = 60> <Delay = 8.75>
ST_135 : Operation 528 [5/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:217]   --->   Operation 528 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 61> <Delay = 8.75>
ST_136 : Operation 529 [4/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:217]   --->   Operation 529 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 62> <Delay = 8.75>
ST_137 : Operation 530 [3/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:217]   --->   Operation 530 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 63> <Delay = 8.75>
ST_138 : Operation 531 [2/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:217]   --->   Operation 531 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 64> <Delay = 8.75>
ST_139 : Operation 532 [1/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:217]   --->   Operation 532 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 533 [1/1] (0.00ns)   --->   "br label %memcpy.tail"   --->   Operation 533 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'lr' [30]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr_7') [65]  (0 ns)
	bus request on port 'data' (f_b_1/forw_back_LTL.c:207) [85]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:207) [85]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:207) [85]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:207) [85]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:207) [85]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:207) [85]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:207) [85]  (8.75 ns)

 <State 9>: 0.934ns
The critical path consists of the following:
	'phi' operation ('phi_ln207', f_b_1/forw_back_LTL.c:207) with incoming values : ('add_ln207', f_b_1/forw_back_LTL.c:207) [88]  (0 ns)
	'add' operation ('add_ln207', f_b_1/forw_back_LTL.c:207) [91]  (0.934 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:207) [98]  (8.75 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('mnist_data_addr', f_b_1/forw_back_LTL.c:207) [99]  (0 ns)
	'store' operation ('store_ln207', f_b_1/forw_back_LTL.c:207) of variable 'data_addr_7_read', f_b_1/forw_back_LTL.c:207 on array 'mnist_data' [100]  (1.35 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [104]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [104]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [104]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [104]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [104]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [104]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [104]  (8.75 ns)

 <State 19>: 0.884ns
The critical path consists of the following:
	'phi' operation ('phi_ln208', f_b_1/forw_back_LTL.c:208) with incoming values : ('add_ln208', f_b_1/forw_back_LTL.c:208) [107]  (0 ns)
	'icmp' operation ('icmp_ln208', f_b_1/forw_back_LTL.c:208) [108]  (0.884 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:208) [117]  (8.75 ns)

 <State 21>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('conv_kernel_1_addr', f_b_1/forw_back_LTL.c:208) [118]  (0 ns)
	'store' operation ('store_ln208', f_b_1/forw_back_LTL.c:208) of variable 'data_addr_6_read', f_b_1/forw_back_LTL.c:208 on array 'conv_kernel_1' [119]  (0.79 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [123]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [123]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [123]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [123]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [123]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [123]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [123]  (8.75 ns)

 <State 29>: 0.884ns
The critical path consists of the following:
	'phi' operation ('phi_ln209', f_b_1/forw_back_LTL.c:209) with incoming values : ('add_ln209', f_b_1/forw_back_LTL.c:209) [126]  (0 ns)
	'icmp' operation ('icmp_ln209', f_b_1/forw_back_LTL.c:209) [127]  (0.884 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:209) [136]  (8.75 ns)

 <State 31>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('conv_kernel_2_addr', f_b_1/forw_back_LTL.c:209) [137]  (0 ns)
	'store' operation ('store_ln209', f_b_1/forw_back_LTL.c:209) of variable 'data_addr_5_read', f_b_1/forw_back_LTL.c:209 on array 'conv_kernel_2' [138]  (0.79 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [142]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [142]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [142]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [142]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [142]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [142]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [142]  (8.75 ns)

 <State 39>: 0.884ns
The critical path consists of the following:
	'phi' operation ('phi_ln210', f_b_1/forw_back_LTL.c:210) with incoming values : ('add_ln210', f_b_1/forw_back_LTL.c:210) [145]  (0 ns)
	'icmp' operation ('icmp_ln210', f_b_1/forw_back_LTL.c:210) [146]  (0.884 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:210) [155]  (8.75 ns)

 <State 41>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('conv_kernel_3_addr', f_b_1/forw_back_LTL.c:210) [156]  (0 ns)
	'store' operation ('store_ln210', f_b_1/forw_back_LTL.c:210) of variable 'data_addr_4_read', f_b_1/forw_back_LTL.c:210 on array 'conv_kernel_3' [157]  (0.79 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [161]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [161]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [161]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [161]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [161]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [161]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [161]  (8.75 ns)

 <State 49>: 1.03ns
The critical path consists of the following:
	'phi' operation ('phi_ln211', f_b_1/forw_back_LTL.c:211) with incoming values : ('add_ln211', f_b_1/forw_back_LTL.c:211) [164]  (0 ns)
	'add' operation ('add_ln211', f_b_1/forw_back_LTL.c:211) [167]  (1.03 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:211) [174]  (8.75 ns)

 <State 51>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('fc_hidden_layer1_add', f_b_1/forw_back_LTL.c:211) [175]  (0 ns)
	'store' operation ('store_ln211', f_b_1/forw_back_LTL.c:211) of variable 'data_addr_3_read', f_b_1/forw_back_LTL.c:211 on array 'fc_hidden_layer1' [176]  (1.35 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [180]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [180]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [180]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [180]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [180]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [180]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [180]  (8.75 ns)

 <State 59>: 0.975ns
The critical path consists of the following:
	'phi' operation ('phi_ln212', f_b_1/forw_back_LTL.c:212) with incoming values : ('add_ln212', f_b_1/forw_back_LTL.c:212) [183]  (0 ns)
	'add' operation ('add_ln212', f_b_1/forw_back_LTL.c:212) [186]  (0.975 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:212) [193]  (8.75 ns)

 <State 61>: 0.99ns
The critical path consists of the following:
	'getelementptr' operation ('fc_hidden_layer2_add', f_b_1/forw_back_LTL.c:212) [194]  (0 ns)
	'store' operation ('store_ln212', f_b_1/forw_back_LTL.c:212) of variable 'data_addr_2_read', f_b_1/forw_back_LTL.c:212 on array 'fc_hidden_layer2' [195]  (0.99 ns)

 <State 62>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [199]  (8.75 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [199]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [199]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [199]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [199]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [199]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [199]  (8.75 ns)

 <State 69>: 0.921ns
The critical path consists of the following:
	'phi' operation ('phi_ln213', f_b_1/forw_back_LTL.c:213) with incoming values : ('add_ln213', f_b_1/forw_back_LTL.c:213) [202]  (0 ns)
	'add' operation ('add_ln213', f_b_1/forw_back_LTL.c:213) [205]  (0.921 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:213) [212]  (8.75 ns)

 <State 71>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('fc_hidden_layer3_add', f_b_1/forw_back_LTL.c:213) [213]  (0 ns)
	'store' operation ('store_ln213', f_b_1/forw_back_LTL.c:213) of variable 'data_addr_1_read', f_b_1/forw_back_LTL.c:213 on array 'fc_hidden_layer3' [214]  (1.35 ns)

 <State 72>: 1.11ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln215', f_b_1/forw_back_LTL.c:215) [218]  (1.11 ns)

 <State 73>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:217) [365]  (8.75 ns)

 <State 74>: 0.79ns
The critical path consists of the following:
	'call' operation ('call_ln221', f_b_1/forw_back_LTL.c:221) to 'backward' [222]  (0.79 ns)

 <State 75>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:222) [223]  (8.75 ns)

 <State 76>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln222', f_b_1/forw_back_LTL.c:222) [227]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 77>: 0.79ns
The critical path consists of the following:
	'load' operation ('probability_result_l_1', f_b_1/forw_back_LTL.c:222) on array 'probability_result' [237]  (0.79 ns)

 <State 78>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:222) [238]  (8.75 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:222) [242]  (8.75 ns)

 <State 80>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:222) [242]  (8.75 ns)

 <State 81>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:222) [242]  (8.75 ns)

 <State 82>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:222) [242]  (8.75 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:222) [242]  (8.75 ns)

 <State 84>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln224', f_b_1/forw_back_LTL.c:224) [247]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 85>: 0.79ns
The critical path consists of the following:
	'load' operation ('conv_kernel_1_load', f_b_1/forw_back_LTL.c:224) on array 'conv_kernel_1' [257]  (0.79 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:224) [258]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:224) [262]  (8.75 ns)

 <State 88>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:224) [262]  (8.75 ns)

 <State 89>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:224) [262]  (8.75 ns)

 <State 90>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:224) [262]  (8.75 ns)

 <State 91>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:224) [262]  (8.75 ns)

 <State 92>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln225', f_b_1/forw_back_LTL.c:225) [267]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 93>: 0.79ns
The critical path consists of the following:
	'load' operation ('conv_kernel_2_load', f_b_1/forw_back_LTL.c:225) on array 'conv_kernel_2' [277]  (0.79 ns)

 <State 94>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:225) [278]  (8.75 ns)

 <State 95>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:225) [282]  (8.75 ns)

 <State 96>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:225) [282]  (8.75 ns)

 <State 97>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:225) [282]  (8.75 ns)

 <State 98>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:225) [282]  (8.75 ns)

 <State 99>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:225) [282]  (8.75 ns)

 <State 100>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln226', f_b_1/forw_back_LTL.c:226) [287]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 101>: 0.79ns
The critical path consists of the following:
	'load' operation ('conv_kernel_3_load', f_b_1/forw_back_LTL.c:226) on array 'conv_kernel_3' [297]  (0.79 ns)

 <State 102>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:226) [298]  (8.75 ns)

 <State 103>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:226) [302]  (8.75 ns)

 <State 104>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:226) [302]  (8.75 ns)

 <State 105>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:226) [302]  (8.75 ns)

 <State 106>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:226) [302]  (8.75 ns)

 <State 107>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:226) [302]  (8.75 ns)

 <State 108>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln227', f_b_1/forw_back_LTL.c:227) with incoming values : ('add_ln227', f_b_1/forw_back_LTL.c:227) [306]  (0 ns)
	'getelementptr' operation ('fc_hidden_layer1_add_1', f_b_1/forw_back_LTL.c:227) [316]  (0 ns)
	'load' operation ('fc_hidden_layer1_loa', f_b_1/forw_back_LTL.c:227) on array 'fc_hidden_layer1' [317]  (1.35 ns)

 <State 109>: 1.35ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer1_loa', f_b_1/forw_back_LTL.c:227) on array 'fc_hidden_layer1' [317]  (1.35 ns)

 <State 110>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:227) [318]  (8.75 ns)

 <State 111>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:227) [322]  (8.75 ns)

 <State 112>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:227) [322]  (8.75 ns)

 <State 113>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:227) [322]  (8.75 ns)

 <State 114>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:227) [322]  (8.75 ns)

 <State 115>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:227) [322]  (8.75 ns)

 <State 116>: 1.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln228', f_b_1/forw_back_LTL.c:228) [327]  (0.862 ns)
	blocking operation 0.331 ns on control path)

 <State 117>: 0.99ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer2_loa', f_b_1/forw_back_LTL.c:228) on array 'fc_hidden_layer2' [337]  (0.99 ns)

 <State 118>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:228) [338]  (8.75 ns)

 <State 119>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:228) [342]  (8.75 ns)

 <State 120>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:228) [342]  (8.75 ns)

 <State 121>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:228) [342]  (8.75 ns)

 <State 122>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:228) [342]  (8.75 ns)

 <State 123>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:228) [342]  (8.75 ns)

 <State 124>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln229', f_b_1/forw_back_LTL.c:229) with incoming values : ('add_ln229', f_b_1/forw_back_LTL.c:229) [346]  (0 ns)
	'getelementptr' operation ('fc_hidden_layer3_add_1', f_b_1/forw_back_LTL.c:229) [356]  (0 ns)
	'load' operation ('fc_hidden_layer3_loa', f_b_1/forw_back_LTL.c:229) on array 'fc_hidden_layer3' [357]  (1.35 ns)

 <State 125>: 1.35ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer3_loa', f_b_1/forw_back_LTL.c:229) on array 'fc_hidden_layer3' [357]  (1.35 ns)

 <State 126>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:229) [358]  (8.75 ns)

 <State 127>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:229) [362]  (8.75 ns)

 <State 128>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:229) [362]  (8.75 ns)

 <State 129>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:229) [362]  (8.75 ns)

 <State 130>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:229) [362]  (8.75 ns)

 <State 131>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:229) [362]  (8.75 ns)

 <State 132>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln217', f_b_1/forw_back_LTL.c:217) [369]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 133>: 0.79ns
The critical path consists of the following:
	'load' operation ('probability_result_l', f_b_1/forw_back_LTL.c:217) on array 'probability_result' [379]  (0.79 ns)

 <State 134>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:217) [380]  (8.75 ns)

 <State 135>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:217) [384]  (8.75 ns)

 <State 136>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:217) [384]  (8.75 ns)

 <State 137>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:217) [384]  (8.75 ns)

 <State 138>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:217) [384]  (8.75 ns)

 <State 139>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:217) [384]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
