
*** Running vivado
    with args -log design_1_pixel_processor_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pixel_processor_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_pixel_processor_0_0.tcl -notrace
Command: synth_design -top design_1_pixel_processor_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 307.430 ; gain = 97.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_pixel_processor_0_0' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_pixel_processor_0_0/synth/design_1_pixel_processor_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'pixel_processor' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/cf0b/sources_1/new/pixel_processor.v:23]
INFO: [Synth 8-256] done synthesizing module 'pixel_processor' (1#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/cf0b/sources_1/new/pixel_processor.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_pixel_processor_0_0' (2#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_pixel_processor_0_0/synth/design_1_pixel_processor_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 344.770 ; gain = 135.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 344.770 ; gain = 135.211
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_pixel_processor_0_0/constrs_1/imports/Xilinx/zybo-master.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_pixel_processor_0_0/constrs_1/imports/Xilinx/zybo-master.xdc] for cell 'inst'
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/design_1_pixel_processor_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/design_1_pixel_processor_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 618.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 618.020 ; gain = 408.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 618.020 ; gain = 408.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 618.020 ; gain = 408.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 618.020 ; gain = 408.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pixel_processor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[0]' (FD) to 'inst/pxl_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[1]' (FD) to 'inst/pxl_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[2]' (FD) to 'inst/pxl_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[3]' (FD) to 'inst/pxl_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[4]' (FD) to 'inst/pxl_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[5]' (FD) to 'inst/pxl_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[6]' (FD) to 'inst/pxl_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[7]' (FD) to 'inst/pxl_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[8]' (FD) to 'inst/pxl_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[9]' (FD) to 'inst/pxl_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[10]' (FD) to 'inst/pxl_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[11]' (FD) to 'inst/pxl_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[12]' (FD) to 'inst/pxl_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[13]' (FD) to 'inst/pxl_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[14]' (FD) to 'inst/pxl_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[15]' (FD) to 'inst/pxl_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[16]' (FD) to 'inst/pxl_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[17]' (FD) to 'inst/pxl_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[18]' (FD) to 'inst/pxl_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[19]' (FD) to 'inst/pxl_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[20]' (FD) to 'inst/pxl_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[21]' (FD) to 'inst/pxl_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[22]' (FD) to 'inst/pxl_out_reg[23]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 618.020 ; gain = 408.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 618.020 ; gain = 408.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 618.020 ; gain = 408.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 627.160 ; gain = 417.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 627.160 ; gain = 417.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 627.160 ; gain = 417.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 627.160 ; gain = 417.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 627.160 ; gain = 417.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 627.160 ; gain = 417.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 627.160 ; gain = 417.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT2   |     3|
|3     |LUT3   |    10|
|4     |LUT4   |    10|
|5     |LUT5   |     4|
|6     |LUT6   |     7|
|7     |FDRE   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    48|
|2     |  inst   |pixel_processor |    48|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 627.160 ; gain = 417.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 627.160 ; gain = 119.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 627.160 ; gain = 417.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_pixel_processor_0_0/constrs_1/imports/Xilinx/zybo-master.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_pixel_processor_0_0/constrs_1/imports/Xilinx/zybo-master.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 627.160 ; gain = 396.332
INFO: [Common 17-1381] The checkpoint 'C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/design_1_pixel_processor_0_0_synth_1/design_1_pixel_processor_0_0.dcp' has been generated.
