<?xml version="1.0"?>
<!--Created by PrimeWave Design Environment (TM), build , on Thu Apr  3 20:58:37 2025-->
<file-format version="2.0" name="netlisting-timestamps">
<module contextID="switched: analogLib cap hspice vl: hspice hspiceD schematic spice veriloga sl: hspice hspiceD" viewStopList="hspice hspiceD" viewSearchList="hspice hspiceD schematic spice veriloga" timestamp="28" isSubcircuit="1">
<LineageParams/>
<ParentParams/>
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters timestamp="1"/>
<lib_parameters timestamp="4"/>
<Terms timestamp="11"/>
<PortOrder><![CDATA[PLUSMINUS]]></PortOrder>
<ShortOptions timestamp="3580584169"/>
</module>
</file-format>
