{:input (genetic.crossover/dumb-crossover 1629830130 (genetic.representation/genetic-representation "examples/57913.FED53366.blif") (genetic.mutation/change-names-remove-clause 652428994 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_11, wire1_38, \\wire18_26_:missing , wire19_32, wire20_38, wire21_38);\n  wire \\:missing_edge ;\n  input wire0_11;\n  wire wire0_11;\n  wire wire12_38;\n  wire wire14;\n  wire wire15;\n  input \\wire18_26_:missing ;\n  wire \\wire18_26_:missing ;\n  input wire19_32;\n  wire wire19_32;\n  output wire1_38;\n  wire wire1_38;\n  output wire20_38;\n  wire wire20_38;\n  output wire21_38;\n  wire wire21_38;\n  wire wire22_34_37_39_40;\n  wire wire23_28;\n  wire wire23_38;\n  wire wire24_27;\n  wire wire24_28;\n  wire wire25_38;\n  wire \\wire26_:missing ;\n  wire wire27_16;\n  wire \\wire27_26_:missing ;\n  wire wire27_29;\n  wire wire27_31;\n  wire wire27_33;\n  wire \\wire27_4_:missing ;\n  wire \\wire27_4_:missing_6 ;\n  wire \\wire27_5_6_:missing ;\n  wire wire27_8;\n  wire wire27_9;\n  wire \\wire27_:missing ;\n  wire \\wire27_:missing_13 ;\n  wire \\wire27_:missing_14_15 ;\n  wire \\wire27_:missing_36_38 ;\n  wire wire28_29;\n  wire wire2_38_17;\n  wire \\wire2_:missing ;\n  wire wire39;\n  wire wire3_38;\n  wire \\wire3_:missing ;\n  wire wire4_5;\n  wire wire5_10;\n  wire \\wire7_:missing_10 ;\n  wire \\wire7_:missing_11 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_29_41 ;\n  wire \\wire:missing_30_31 ;\n  wire \\wire:missing_30_32 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_6 ;\n  wire \\wire:missing_8 ;\n  wire \\wire:missing_9 ;\n  wire \\wire:missing_edge ;\n  assign \\wire2_:missing  = 2'h1 >> wire2_38_17;\n  assign wire23_28 = 2'h1 >> wire23_38;\n  assign wire24_28 = 2'h1 >> wire24_27;\n  assign \\wire:missing_edge  = 2'h1 >> wire25_38;\n  assign \\wire3_:missing  = 2'h1 >> wire3_38;\n  assign \\wire26_:missing  = 4'h6 >> { \\wire18_26_:missing , \\wire27_26_:missing  };\n  assign \\wire27_:missing_13  = 4'h8 >> { \\wire27_:missing , \\wire27_26_:missing  };\n  assign wire28_29 = 4'h8 >> { wire24_28, wire23_28 };\n  assign \\wire:missing_29_41  = 4'h8 >> { wire27_29, wire28_29 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_30_32 , \\wire:missing_30_31  };\n  assign wire4_5 = 4'h6 >> { \\wire27_4_:missing , \\wire27_4_:missing_6  };\n  assign \\wire:missing_38  = 2'hx >> \\wire27_:missing_36_38 ;\n  assign wire5_10 = 4'h6 >> { \\wire27_5_6_:missing , wire4_5 };\n  assign \\wire:missing_6  = 4'h8 >> { \\wire27_5_6_:missing , \\wire27_4_:missing_6  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire7_:missing_11 , \\wire7_:missing_10  };\n  assign \\wire:missing_8  = 4'h6 >> { wire27_8, \\wire:missing_edge  };\n  assign \\wire:missing_9  = 4'h8 >> { \\wire:missing_edge , wire27_9 };\n  assign wire22_34_37_39_40 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_41  = \\wire:missing_29_41 ;\n  assign \\wire:missing_edge  = wire22_34_37_39_40;\n  assign wire39 = wire22_34_37_39_40;\n  assign \\wire:missing_edge  = wire22_34_37_39_40;\n  assign \\wire:missing_edge  = \\wire27_:missing_36_38 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire22_34_37_39_40;\n  assign \\wire:missing_edge  = wire27_33;\n  assign \\wire:missing_30_32  = wire19_32;\n  assign \\wire:missing_30_31  = wire27_31;\n  assign \\wire:missing_17  = wire2_38_17;\n  assign \\wire:missing_edge  = wire27_16;\n  assign wire15 = \\wire27_:missing_14_15 ;\n  assign wire14 = \\wire27_:missing_14_15 ;\n  assign \\wire:missing_edge  = \\wire27_:missing_13 ;\n  assign \\wire:missing_edge  = wire12_38;\n  assign \\wire7_:missing_11  = wire0_11;\n  assign \\wire7_:missing_10  = wire5_10;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:3.1-98.10\" *)\nmodule postsynth(wire0_11, wire1_38, \\wire18_26_:missing , wire19_32, wire20_38, wire21_38);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:5.9-5.17\" *)\n  input wire0_11;\n  wire wire0_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:7.8-7.17\" *)\n  wire wire12_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:10.9-10.28\" *)\n  input \\wire18_26_:missing ;\n  wire \\wire18_26_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:12.9-12.18\" *)\n  input wire19_32;\n  wire wire19_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:14.10-14.18\" *)\n  output wire1_38;\n  wire wire1_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:16.10-16.19\" *)\n  output wire20_38;\n  wire wire20_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:18.10-18.19\" *)\n  output wire21_38;\n  wire wire21_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:20.8-20.26\" *)\n  wire wire22_34_37_39_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:27.8-27.17\" *)\n  wire wire27_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:31.8-31.17\" *)\n  wire wire27_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:38.8-38.27\" *)\n  wire \\wire27_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:40.8-40.30\" *)\n  wire \\wire27_:missing_36_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:44.8-44.14\" *)\n  wire wire39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:50.8-50.26\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire7_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:54.8-54.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_30_32 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:55.8-55.24\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4EEA3C07.v:60.8-60.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_38 = 1'h1;\n  assign wire1_38 = 1'hx;\n  assign wire20_38 = 1'hx;\n  assign wire21_38 = 1'hx;\n  assign wire22_34_37_39_40 = 1'h1;\n  assign wire27_16 = 1'h1;\n  assign wire27_33 = 1'h1;\n  assign \\wire27_:missing_13  = 1'h1;\n  assign \\wire27_:missing_36_38  = 1'h1;\n  assign wire39 = 1'h1;\n  assign \\wire7_:missing_11  = wire0_11;\n  assign \\wire:missing_30_32  = wire19_32;\n  assign \\wire:missing_38  = 1'hx;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  1:42:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws/src/top.v'.\nSBY  1:42:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] Copy '/tmp/fuzzmount2DDF5D8C/4EEA3C07.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws/src/4EEA3C07.v'.\nSBY  1:42:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] Copy '/tmp/fuzzmount2DDF5D8C/4EEA3C07.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws/src/4EEA3C07.post.v'.\nSBY  1:42:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] engine_0: abc pdr\nSBY  1:42:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] base: Warning: Wire presynth.\\wire21_38 is used but has no driver.\nSBY  1:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] base: Warning: Wire presynth.\\wire20_38 is used but has no driver.\nSBY  1:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] base: Warning: Wire presynth.\\wire1_38 is used but has no driver.\nSBY  1:42:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] base: finished (returncode=0)\nSBY  1:42:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:42:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] aig: Warning: Wire presynth.\\wire21_38 is used but has no driver.\nSBY  1:42:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] aig: Warning: Wire presynth.\\wire20_38 is used but has no driver.\nSBY  1:42:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] aig: Warning: Wire presynth.\\wire1_38 is used but has no driver.\nSBY  1:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] aig: finished (returncode=0)\nSBY  1:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] engine_0: Warning: The network has no constraints.\nSBY  1:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] engine_0: finished (returncode=0)\nSBY  1:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] engine_0: Status returned by engine: FAIL\nSBY  1:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws'.\nSBY  1:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpy4bct9ws] DONE (FAIL, rc=2)\n", :err ""}}}