<html>
<head>
	<title>
Change log for ppc440_virtex5, 1.01.a
	</title>
	<meta cvs_header="$Id: ip_change_log_template.html,v 1.8.4.3 2011/02/04 23:55:41 salindac Exp $">
	<link href="../../../../../../doc/usenglish/css/xilhtml.css" rel="stylesheet" type="text/css">
	<style>
		P.Level1Heading {
			color: #000000;
			font-weight: bold;
			font-size: 1.05em;
			margin-bottom: 0em;
			margin-top: 0em;
		}
		P.Level2Heading  {
			font-weight: bold;
			margin-top: 2em;
			margin-bottom: 0em;
		}
		P.Level3Heading {
			font-weight: bold;
			margin-top: 2em;
		}
		.GreyBackground {
			background-color:#CCCCCC;
		}
		.PreformatFont  {
			font-family: Fixed, Mono, Courier New, Courier;
			font-size: .95em;
		}
	</style>
</head>
<body>
	<h3 class="PageHeader">Xilinx Processor IP Library</h3>
	<h1>
Change log for ppc440_virtex5, 1.01.a
	</h1>
	<hr class="whs1">

<!CORE-CHANGE-DATA>
<!bgn-change-data-table>
<!--@BEGIN_CHANGELOG SUMMARY CORE_NAME=ppc440_virtex5_v1_01_a STATE=ACTIVE LAST_UPDATED=10.1.2 -->
<!--@END_CHANGELOG -->
<table cellpadding="1" cellspacing="0" border="0"
   style="text-align: left; vertical-align: top;"
>
   <tbody>
      <!spacer><tr><td><p><br></p></td></tr>
      <tr>
         <td class="GreyBackground">
            <p class="Level1Heading">
Changes in 10.1.2, Update # 010
            </p>
            </a>
         </td>
      </tr>
      <tr>
         <td>
            <p class="Level2Heading">
10.1.2 - Changes in tool interface files (.mpd)
            </p>
            <hr class="whs1">
         </td>
      </tr>
      <tr>
         <td>
<!--@BEGIN_CHANGELOG EDK_K_SP2 CORE_NAME=ppc440_virtex5_v1_01_a STATE=ACTIVE TYPE=mpd --><pre>
Added in 10.1.2.
<!--@END_CHANGELOG --></pre>
         </td>
      </tr>
      <tr>
         <td>
            <p class="Level2Heading">
10.1.2 - Changes in TCL files associated with core (.tcl)
            </p>
            <hr class="whs1">
         </td>
      </tr>
      <tr>
         <td>
<!--@BEGIN_CHANGELOG EDK_K_SP2 CORE_NAME=ppc440_virtex5_v1_01_a TYPE=tcl --><pre>
- Added DRC error if PARAMETER C_MPLB_WDOG_ENABLE is explicitly set to 1 in MHS.
- Fixed MC clock frequency DRC rounding error.
<!--@END_CHANGELOG --></pre>
         </td>
      </tr>
   </tbody>
</table>
<!end-change-data-table>

	<p class="Copyright">
	Copyright &copy; 1995-2011 Xilinx, Inc. All rights reserved.
	</p>
</body>
</html>
