<!doctype html>
<html>
<head>
<title>DCULR (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DCULR (DDR_PHY) Register</p><h1>DCULR (DDR_PHY) Register</h1>
<h2>DCULR (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DCULR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000030C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD08030C (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0xF0000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DCU Loop Register</td></tr>
</table>
<p></p>
<h2>DCULR (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>XLEADDR</td><td class="center">31:28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xF</td><td>Expected Data Loop End Address: The last expected data cache word<br/>address that contains valid expected data. Expected data should<br/>looped between 0 and this address.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">27:18</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeros on reads.</td></tr>
<tr valign=top><td>IDA</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Increment DRAM Address: Indicates if set that DRAM addresses<br/>should be incremented every time a DRAM read/write command inside<br/>the loop is executed.</td></tr>
<tr valign=top><td>LINF</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Loop Infinite: Indicates if set that the loop should be executed<br/>indefinitely until stopped by the STOP command. Otherwise the loop is<br/>execute LCNT times.</td></tr>
<tr valign=top><td>LCNT</td><td class="center">15:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Loop Count: The number of times that the loop should be executed if<br/>LINF is not set.</td></tr>
<tr valign=top><td>LEADDR</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Loop End Address: Command cache word address where the loop<br/>should end.</td></tr>
<tr valign=top><td>LSADDR</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Loop Start Address: Command cache word address where the loop<br/>should start.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>