Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 25 16:17:52 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BallMaze_control_sets_placed.rpt
| Design       : BallMaze
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|      4 |            8 |
|      5 |            3 |
|      6 |            1 |
|      7 |            1 |
|      8 |            5 |
|     11 |            2 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           51 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              57 |           19 |
| Yes          | No                    | No                     |              61 |           20 |
| Yes          | No                    | Yes                    |              19 |            4 |
| Yes          | Yes                   | No                     |              52 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+
|         Clock Signal        |                    Enable Signal                    |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+
|  n_0_623_BUFG               |                                                     |                                    |                1 |              1 |
|  n_0_623_BUFG               | ballMotion0/ra0/spi0/FSM_sequential_state_reg[0]_0  | CPU_RESETN_instance/resetSignal    |                1 |              1 |
|  n_0_623_BUFG               |                                                     | CPU_RESETN_instance/resetSignal    |                1 |              3 |
|  videoClk108MHz_0/clk108MHz | ballMotion0/xAccelPos_stg2                          |                                    |                1 |              4 |
|  videoClk108MHz_0/clk108MHz | ballMotion0/yAccelPos_stg2                          |                                    |                1 |              4 |
|  videoClk108MHz_0/clk108MHz | ballMotion0/ballTick/xVel_stg2_reg[0]               |                                    |                2 |              4 |
|  videoClk108MHz_0/clk108MHz | ballMotion0/ballTick/E[0]                           | ballMotion0/ballTick/SR[0]         |                3 |              4 |
|  videoClk108MHz_0/clk108MHz | ballMotion0/ballTick/yVel_stg2_reg[2]_0             |                                    |                1 |              4 |
|  videoClk108MHz_0/clk108MHz | ballMotion0/ballTick/yVel_stg2_reg[2][0]            | ballMotion0/ballTick/q_reg[0]_0[0] |                4 |              4 |
|  n_0_623_BUFG               | ballMotion0/ra0/spi0/E[0]                           |                                    |                1 |              4 |
|  n_0_623_BUFG               | ballMotion0/ra0/spi0/q_reg[0][0]                    |                                    |                1 |              4 |
|  videoClk108MHz_0/clk108MHz |                                                     | videoPixelRGB_stg5[11]_i_1_n_1     |                2 |              5 |
|  videoClk108MHz_0/clk108MHz | videoColumn_stg1[10]_i_1_n_1                        |                                    |                2 |              5 |
|  n_0_623_BUFG               | ballMotion0/ra0/spi0/FSM_sequential_state_reg[4][0] | CPU_RESETN_instance/resetSignal    |                2 |              5 |
|  videoClk108MHz_0/clk108MHz | videoColumn_stg1[10]_i_1_n_1                        | videoRow_stg1                      |                2 |              6 |
|  videoClk108MHz_0/clk108MHz |                                                     | n_0_623_BUFG                       |                2 |              7 |
|  videoClk108MHz_0/clk108MHz | ballMotion0/ubc0/E[0]                               | CPU_RESETN_instance/resetSignal    |                3 |              8 |
|  videoClk108MHz_0/clk108MHz | ballMotion0/ubc1/E[0]                               | CPU_RESETN_instance/resetSignal    |                3 |              8 |
|  n_0_623_BUFG               | ballMotion0/ra0/spi0/FSM_sequential_state_reg[0][0] | CPU_RESETN_instance/resetSignal    |                5 |              8 |
|  n_0_623_BUFG               | ballMotion0/ra0/spi0/si_next                        | CPU_RESETN_instance/resetSignal    |                2 |              8 |
|  n_0_623_BUFG               | ballMotion0/ra0/counter                             | CPU_RESETN_instance/resetSignal    |                4 |              8 |
|  videoClk108MHz_0/clk108MHz |                                                     | videoColumn_stg1[10]_i_1_n_1       |                4 |             11 |
|  n_0_623_BUFG               | ballMotion0/ra0/spi0/n_reg[2]_i_1_n_1               | CPU_RESETN_instance/resetSignal    |                2 |             11 |
|  videoClk108MHz_0/clk108MHz |                                                     | VGA_B0                             |                5 |             12 |
|  videoClk108MHz_0/clk108MHz |                                                     | ballMotion0/ballTick/q[22]_i_1_n_1 |                6 |             22 |
|  videoClk108MHz_0/clk108MHz | VGA_VS_OBUF                                         |                                    |               11 |             32 |
|  videoClk108MHz_0/clk108MHz |                                                     |                                    |               50 |            137 |
+-----------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+


