Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 7670ff8735294ea6a95e3e23a1798908 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot calc_behav xil_defaultlib.calc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clockDivider(n=50000)
Compiling module xil_defaultlib.synchron
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.edgedec
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.addition
Compiling module xil_defaultlib.subtraction
Compiling module xil_defaultlib.multiplication
Compiling module xil_defaultlib.calc
Compiling module xil_defaultlib.glbl
Built simulation snapshot calc_behav
