#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Oct 25 02:30:19 2023
# Process ID: 25631
# Current directory: /home/s3310914/Documents/eca1
# Command line: vivado
# Log file: /home/s3310914/Documents/eca1/vivado.log
# Journal file: /home/s3310914/Documents/eca1/vivado.jou
# Running On: xoc2.ewi.utwente.nl, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 24, Host memory: 269882 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project test_project /home/s3310914/Documents/eca1/test_project -part xck26-sfvc784-2LV-c
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 9214.117 ; gain = 114.672 ; free physical = 188753 ; free virtual = 217925
set_property board_part xilinx.com:kv260_som:part0:1.4 [current_project]
create_bd_design "design_1"
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ultra_ps_e_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {2 644 -340} [get_bd_cells axi_dma_0]
set_property CONFIG.c_sg_include_stscntrl_strm {0} [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 64K ]>.
startgroup
set_property location {3 1158 127} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {3 1128 -133} [get_bd_cells axi_dma_0]
endgroup
set_property location {1 690 -85} [get_bd_cells ps8_0_axi_periph]
set_property location {0.5 309 -156} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {1 304 -108} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {1 320 -94} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {1 320 -101} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {3 1223 -37} [get_bd_cells axi_dma_0]
set_property location {3 1170 -147} [get_bd_cells axi_dma_0]
set_property location {3 1204 -37} [get_bd_cells axi_dma_0]
set_property location {3 1193 -55} [get_bd_cells axi_dma_0]
set_property location {3 1189 -72} [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
open_bd_design {/home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.1 xfft_0
endgroup
delete_bd_objs [get_bd_cells xfft_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {3 1165 -268} [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins rst_ps8_0_99M/peripheral_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {1 334 56} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_S2MM' to master interface '/axi_dma_0/M_AXI_S2MM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_SG' to master interface '/axi_dma_0/M_AXI_SG'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_dma_0/m_axi_sg_aclk
/axi_dma_0/m_axi_mm2s_aclk
/axi_dma_0/m_axi_s2mm_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_S2MM' to master interface '/axi_dma_0/M_AXI_S2MM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_SG' to master interface '/axi_dma_0/M_AXI_SG'. Please either complete or remove this path to resolve.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
make_wrapper -files [get_files /home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_data_fifo_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_zynq_ultra_ps_e_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_data_fifo_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_0
[Wed Oct 25 02:56:27 2023] Launched design_1_axi_dma_0_0_synth_1, design_1_axis_data_fifo_0_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_ds_1_synth_1, design_1_rst_ps8_0_99M_0_synth_1, design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_auto_ds_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: /home/s3310914/Documents/eca1/test_project/test_project.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axis_data_fifo_0_0_synth_1: /home/s3310914/Documents/eca1/test_project/test_project.runs/design_1_axis_data_fifo_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/s3310914/Documents/eca1/test_project/test_project.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_ds_1_synth_1: /home/s3310914/Documents/eca1/test_project/test_project.runs/design_1_auto_ds_1_synth_1/runme.log
design_1_rst_ps8_0_99M_0_synth_1: /home/s3310914/Documents/eca1/test_project/test_project.runs/design_1_rst_ps8_0_99M_0_synth_1/runme.log
design_1_zynq_ultra_ps_e_0_0_synth_1: /home/s3310914/Documents/eca1/test_project/test_project.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_1_auto_ds_0_synth_1: /home/s3310914/Documents/eca1/test_project/test_project.runs/design_1_auto_ds_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/s3310914/Documents/eca1/test_project/test_project.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/s3310914/Documents/eca1/test_project/test_project.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/test_project/test_project.runs/synth_1/runme.log
[Wed Oct 25 02:56:28 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/test_project/test_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 10381.844 ; gain = 246.090 ; free physical = 188078 ; free virtual = 217301
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Wed Oct 25 02:59:34 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/test_project/test_project.runs/synth_1/runme.log
[Wed Oct 25 02:59:34 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/test_project/test_project.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xck26-sfvc784-2LV-c
Top: design_1_wrapper
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11081.156 ; gain = 46.863 ; free physical = 183499 ; free virtual = 212760
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_sg_awaddr' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_awlen' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_awsize' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_awburst' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_awprot' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_awcache' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_awvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_wdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_wstrb' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_wlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_wvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_bready' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_araddr' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_arlen' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_arsize' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_arburst' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_arprot' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_arcache' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_arvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_sg_rready' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_araddr' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arlen' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arsize' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arburst' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arprot' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arcache' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_rready' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awaddr' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awlen' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awsize' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awburst' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awprot' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awcache' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_wdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_wstrb' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_wlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_wvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_bready' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 94 connections declared, but only 51 given [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:124]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (0#1) [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:381]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:1017]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:1017]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:1142]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:1142]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:1552]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:1552]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:977]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:977]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:977]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 37 given [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:977]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:381]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:288]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:288]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:288]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:288]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:288]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (0#1) [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [/home/s3310914/Documents/eca1/.Xil/Vivado-25631-xoc2.ewi.utwente.nl/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:299]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:299]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:299]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:299]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:299]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 84 connections declared, but only 79 given [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:299]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11150.074 ; gain = 115.781 ; free physical = 183252 ; free virtual = 212514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11150.074 ; gain = 115.781 ; free physical = 183208 ; free virtual = 212470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11150.074 ; gain = 115.781 ; free physical = 183208 ; free virtual = 212470
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 11170.586 ; gain = 0.000 ; free physical = 183026 ; free virtual = 212289
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/remote/labware/packages/xilinx/vivado/2023.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/remote/labware/packages/xilinx/vivado/2023.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 11 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11387.445 ; gain = 0.000 ; free physical = 182718 ; free virtual = 211980
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 9 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 11733.516 ; gain = 699.223 ; free physical = 182199 ; free virtual = 211462
54 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 11733.516 ; gain = 1351.672 ; free physical = 182199 ; free virtual = 211462
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] 
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] 
open_bd_design {/home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Wed Oct 25 10:49:30 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/test_project/test_project.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 12194.516 ; gain = 0.000 ; free physical = 177258 ; free virtual = 208390
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12219.137 ; gain = 0.000 ; free physical = 177008 ; free virtual = 208154
Restored from archive | CPU: 1.840000 secs | Memory: 8.779488 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12219.137 ; gain = 0.000 ; free physical = 177007 ; free virtual = 208153
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12618.828 ; gain = 0.000 ; free physical = 176618 ; free virtual = 207765
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 9 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 13402.598 ; gain = 1208.082 ; free physical = 176095 ; free virtual = 207250
open_bd_design {/home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
group_bd_cells fifo_hier [get_bd_cells axis_data_fifo_0] [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins fifo_hier/axis_data_fifo_0/S_AXIS] [get_bd_intf_pins fifo_hier/axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins fifo_hier/axis_data_fifo_0/M_AXIS] [get_bd_intf_pins fifo_hier/axi_dma_0/S_AXIS_S2MM]
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/ui/bd_882bf5d1.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/s3310914/Documents/eca1/test_project/test_project.runs/synth_1/design_1_wrapper.dcp to /home/s3310914/Documents/eca1/test_project/test_project.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-2670] Found an incomplete address path from address space '/fifo_hier/axi_dma_0/Data_MM2S' to master interface '/fifo_hier/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/fifo_hier/axi_dma_0/Data_S2MM' to master interface '/fifo_hier/axi_dma_0/M_AXI_S2MM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/fifo_hier/axi_dma_0/Data_SG' to master interface '/fifo_hier/axi_dma_0/M_AXI_SG'. Please either complete or remove this path to resolve.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/ui/bd_882bf5d1.ui> 
Verilog Output written to : /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/s3310914/Documents/eca1/test_project/test_project.srcs/sources_1/bd/design_1/ui/bd_882bf5d1.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/5/3/533eae5086494cf7/design_1_auto_ds_1.dcp to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/5/3/533eae5086494cf7/design_1_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/5/3/533eae5086494cf7/design_1_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/5/3/533eae5086494cf7/design_1_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/5/3/533eae5086494cf7/design_1_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 13.344 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/5/3/533eae5086494cf7/design_1_auto_ds_1.dcp to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/5/3/533eae5086494cf7/design_1_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/5/3/533eae5086494cf7/design_1_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/5/3/533eae5086494cf7/design_1_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/5/3/533eae5086494cf7/design_1_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 13.344 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/a/8/a81271f170b2e57f/design_1_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/a/8/a81271f170b2e57f/design_1_auto_pc_1.dcp to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/a/8/a81271f170b2e57f/design_1_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/a/8/a81271f170b2e57f/design_1_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/a/8/a81271f170b2e57f/design_1_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 13.344 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/a/8/a81271f170b2e57f/design_1_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/a/8/a81271f170b2e57f/design_1_auto_pc_1.dcp to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/a/8/a81271f170b2e57f/design_1_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/a/8/a81271f170b2e57f/design_1_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/test_project/test_project.cache/ip/2023.1/a/8/a81271f170b2e57f/design_1_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/test_project/test_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 13.344 MB.
[Wed Oct 25 11:27:25 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/test_project/test_project.runs/synth_1/runme.log
[Wed Oct 25 11:27:25 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/test_project/test_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 14401.316 ; gain = 215.074 ; free physical = 178510 ; free virtual = 209658
set_property location {3 1243 -50} [get_bd_cells fifo_hier]
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 13:28:13 2023...
