set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS18} [get_ports clock]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clock]

set_property PACKAGE_PIN U18 [get_ports {i_sample[15]}]
set_property PACKAGE_PIN U16 [get_ports {i_sample[14]}]
set_property PACKAGE_PIN V17 [get_ports {i_sample[13]}]
set_property PACKAGE_PIN T11 [get_ports {i_sample[12]}]
set_property PACKAGE_PIN U11 [get_ports {i_sample[11]}]
set_property PACKAGE_PIN U12 [get_ports {i_sample[10]}]
set_property PACKAGE_PIN V12 [get_ports {i_sample[9]}]
set_property PACKAGE_PIN V10 [get_ports {i_sample[8]}]
set_property PACKAGE_PIN V11 [get_ports {i_sample[7]}]
set_property PACKAGE_PIN U14 [get_ports {i_sample[6]}]
set_property PACKAGE_PIN V14 [get_ports {i_sample[5]}]
set_property PACKAGE_PIN T13 [get_ports {i_sample[4]}]
set_property PACKAGE_PIN U13 [get_ports {i_sample[3]}]
set_property PACKAGE_PIN T9 [get_ports {i_sample[2]}]
set_property PACKAGE_PIN T10 [get_ports {i_sample[1]}]
set_property PACKAGE_PIN R10 [get_ports {i_sample[0]}]
set_property PACKAGE_PIN R11 [get_ports {o_sample[31]}]
set_property PACKAGE_PIN K17 [get_ports {o_sample[30]}]
set_property PACKAGE_PIN K18 [get_ports {o_sample[29]}]
set_property PACKAGE_PIN L14 [get_ports {o_sample[28]}]
set_property PACKAGE_PIN M14 [get_ports {o_sample[27]}]
set_property PACKAGE_PIN L15 [get_ports {o_sample[26]}]
set_property PACKAGE_PIN L16 [get_ports {o_sample[25]}]
set_property PACKAGE_PIN L18 [get_ports {o_sample[24]}]
set_property PACKAGE_PIN M18 [get_ports {o_sample[23]}]
set_property PACKAGE_PIN R12 [get_ports {o_sample[22]}]
set_property PACKAGE_PIN R13 [get_ports {o_sample[21]}]
set_property PACKAGE_PIN L13 [get_ports {o_sample[20]}]
set_property PACKAGE_PIN M13 [get_ports {o_sample[19]}]
set_property PACKAGE_PIN R18 [get_ports {o_sample[18]}]
set_property PACKAGE_PIN T18 [get_ports {o_sample[17]}]
set_property PACKAGE_PIN N14 [get_ports {o_sample[16]}]
set_property PACKAGE_PIN P14 [get_ports {o_sample[15]}]
set_property PACKAGE_PIN N17 [get_ports {o_sample[14]}]
set_property PACKAGE_PIN P18 [get_ports {o_sample[13]}]
set_property PACKAGE_PIN M16 [get_ports {o_sample[12]}]
set_property PACKAGE_PIN M17 [get_ports {o_sample[11]}]
set_property PACKAGE_PIN N16 [get_ports {o_sample[10]}]
set_property PACKAGE_PIN P17 [get_ports {o_sample[9]}]
set_property PACKAGE_PIN R17 [get_ports {o_sample[8]}]
set_property PACKAGE_PIN P15 [get_ports {o_sample[7]}]
set_property PACKAGE_PIN R15 [get_ports {o_sample[6]}]
set_property PACKAGE_PIN T14 [get_ports {o_sample[5]}]
set_property PACKAGE_PIN T15 [get_ports {o_sample[4]}]
set_property PACKAGE_PIN R16 [get_ports {o_sample[3]}]
set_property PACKAGE_PIN T16 [get_ports {o_sample[2]}]
set_property PACKAGE_PIN V15 [get_ports {o_sample[1]}]
set_property PACKAGE_PIN V16 [get_ports {o_sample[0]}]
set_property PACKAGE_PIN U17 [get_ports i_reset_n]




set_property IOSTANDARD LVCMOS18 [get_ports i_reset_n]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sample[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sample[0]}]
