EESchema-LIBRARY Version 2.3
DEF ﻿LGA-2011 U 0 20 Y Y 8 L N
F0 "U" 200 250 50 H V L CNN
F1 "﻿LGA-2011" 200 150 50 H V L CNN
F2 "" 200 50 50 H I L CNN
F3 "" 200 -150 50 H I L CNN
DRAW
X DDR0_ACT_N CK16 0 0 200 R 50 50 1 1 B 
X DDR0_ALERT_N CD16 0 -100 200 R 50 50 1 1 B 
X DDR0_BA[0] CL21 0 -200 200 R 50 50 1 1 B 
X DDR0_BA[1] CH20 0 -300 200 R 50 50 1 1 B 
X DDR0_BG[0] CL17 0 -400 200 R 50 50 1 1 B 
X DDR0_BG[1] CN17 0 -500 200 R 50 50 1 1 B 
X DDR0_CID[2] CJ25 0 -600 200 R 50 50 1 1 B 
X DDR0_CKE[0] CJ17 0 -700 200 R 50 50 1 1 B 
X DDR0_CKE[1] CE17 0 -800 200 R 50 50 1 1 B 
X DDR0_CKE[2] CF16 0 -900 200 R 50 50 1 1 B 
X DDR0_CKE[3] CC17 0 -1000 200 R 50 50 1 1 B 
X DDR0_CKE[4] CN15 0 -1100 200 R 50 50 1 1 B 
X DDR0_CKE[5] CC15 0 -1200 200 R 50 50 1 1 B 
X DDR0_CLK_DN[0] CE21 0 -1300 200 R 50 50 1 1 B 
X DDR0_CLK_DN[1] CF18 0 -1400 200 R 50 50 1 1 B 
X DDR0_CLK_DN[2] CF20 0 -1500 200 R 50 50 1 1 B 
X DDR0_CLK_DN[3] CE19 0 -1600 200 R 50 50 1 1 B 
X DDR0_CLK_DP[0] CC21 0 -1700 200 R 50 50 1 1 B 
X DDR0_CLK_DP[1] CD18 0 -1800 200 R 50 50 1 1 B 
X DDR0_CLK_DP[2] CD20 0 -1900 200 R 50 50 1 1 B 
X DDR0_CLK_DP[3] CC19 0 -2000 200 R 50 50 1 1 B 
X DDR0_CS_N[0] CD22 0 -2100 200 R 50 50 1 1 B 
X DDR0_CS_N[1] CH22 0 -2200 200 R 50 50 1 1 B 
X DDR0_CS_N[2]/CID[0] CF26 0 -2300 200 R 50 50 1 1 B 
X DDR0_CS_N[3]/CID[1] CC25 0 -2400 200 R 50 50 1 1 B 
X DDR0_CS_N[4] CK22 0 -2500 200 R 50 50 1 1 B 
X DDR0_CS_N[5] CH24 0 -2600 200 R 50 50 1 1 B 
X DDR0_CS_N[6]/CID[3] CH26 0 -2700 200 R 50 50 1 1 B 
X DDR0_CS_N[7]/CID[4] CD26 0 -2800 200 R 50 50 1 1 B 
X DDR0_CS_N[8] CK24 0 -2900 200 R 50 50 1 1 B 
X DDR0_CS_N[9] CK26 0 -3000 200 R 50 50 1 1 B 
X DDR0_DQS_DN[0] BV6 0 -3100 200 R 50 50 1 1 B 
X DDR0_DQS_DN[1] BW11 0 -3200 200 R 50 50 1 1 B 
X DDR0_DQS_DN[2] CG11 0 -3300 200 R 50 50 1 1 B 
X DDR0_DQS_DN[3] CJ13 0 -3400 200 R 50 50 1 1 B 
X DDR0_DQS_DN[4] CM30 0 -3500 200 R 50 50 1 1 B 
X DDR0_DQS_DN[5] CF30 0 -3600 200 R 50 50 1 1 B 
X DDR0_DQS_DN[6] CE37 0 -3700 200 R 50 50 1 1 B 
X DDR0_DQS_DN[7] CL37 0 -3800 200 R 50 50 1 1 B 
X DDR0_DQS_DN[8] CT10 0 -3900 200 R 50 50 1 1 B 
X DDR0_DQS_DN[9] BW9 0 -4000 200 R 50 50 1 1 B 
X DDR0_DQS_DN[10] BV14 0 -4100 200 R 50 50 1 1 B 
X DDR0_DQS_DN[11] CH8 0 -4200 200 R 50 50 1 1 B 
X DDR0_DQS_DN[12] CF14 0 -4300 200 R 50 50 1 1 B 
X DDR0_DQS_DN[13] CJ29 0 -4400 200 R 50 50 1 1 B 
X DDR0_DQS_DN[14] CC29 0 -4500 200 R 50 50 1 1 B 
X DDR0_DQS_DN[15] CD36 0 -4600 200 R 50 50 1 1 B 
X DDR0_DQS_DN[16] CK36 0 -4700 200 R 50 50 1 1 B 
X DDR0_DQS_DN[17] CW9 0 -4800 200 R 50 50 1 1 B 
X DDR0_DQS_DP[0] BY6 0 -4900 200 R 50 50 1 1 B 
X DDR0_DQS_DP[1] BV12 0 -5000 200 R 50 50 1 1 B 
X DDR0_DQS_DP[2] CH10 0 -5100 200 R 50 50 1 1 B 
X DDR0_DQS_DP[3] CK14 0 -5200 200 R 50 50 1 1 B 
X DDR0_DQS_DP[4] CK30 0 -5300 200 R 50 50 1 1 B 
X DDR0_DQS_DP[5] CD30 0 -5400 200 R 50 50 1 1 B 
X DDR0_DQS_DP[6] CC37 0 -5500 200 R 50 50 1 1 B 
X DDR0_DQS_DP[7] CJ37 0 -5600 200 R 50 50 1 1 B 
X DDR0_DQS_DP[8] CV10 0 -5700 200 R 50 50 1 1 B 
X DDR0_DQS_DP[9] BV8 0 -5800 200 R 50 50 1 1 B 
X DDR0_DQS_DP[10] BU13 0 -5900 200 R 50 50 1 1 B 
X DDR0_DQS_DP[11] CG9 0 -6000 200 R 50 50 1 1 B 
X DDR0_DQS_DP[12] CG13 0 -6100 200 R 50 50 1 1 B 
X DDR0_DQS_DP[13] CL29 0 -6200 200 R 50 50 1 1 B 
X DDR0_DQS_DP[14] CE29 0 -6300 200 R 50 50 1 1 B 
X DDR0_DQS_DP[15] CF36 0 -6400 200 R 50 50 1 1 B 
X DDR0_DQS_DP[16] CM36 0 -6500 200 R 50 50 1 1 B 
X DDR0_DQS_DP[17] CU9 0 -6600 200 R 50 50 1 1 B 
X DDR0_DQ[0] BU7 0 -6700 200 R 50 50 1 1 B 
X DDR0_DQ[1] BT6 0 -6800 200 R 50 50 1 1 B 
X DDR0_DQ[2] CA9 0 -6900 200 R 50 50 1 1 B 
X DDR0_DQ[3] CB8 0 -7000 200 R 50 50 1 1 B 
X DDR0_DQ[4] BT8 0 -7100 200 R 50 50 1 1 B 
X DDR0_DQ[5] BU9 0 -7200 200 R 50 50 1 1 B 
X DDR0_DQ[6] CA7 0 -7300 200 R 50 50 1 1 B 
X DDR0_DQ[7] CB6 0 -7400 200 R 50 50 1 1 B 
X DDR0_DQ[8] BT12 0 -7500 200 R 50 50 1 1 B 
X DDR0_DQ[9] BU11 0 -7600 200 R 50 50 1 1 B 
X DDR0_DQ[10] BW13 0 -7700 200 R 50 50 1 1 B 
X DDR0_DQ[11] BY14 0 -7800 200 R 50 50 1 1 B 
X DDR0_DQ[12] BT14 0 -7900 200 R 50 50 1 1 B 
X DDR0_DQ[13] BU15 0 -8000 200 R 50 50 1 1 B 
X DDR0_DQ[14] CA11 0 -8100 200 R 50 50 1 1 B 
X DDR0_DQ[15] BY12 0 -8200 200 R 50 50 1 1 B 
X DDR0_DQ[16] CE9 0 -8300 200 R 50 50 1 1 B 
X DDR0_DQ[17] CF8 0 -8400 200 R 50 50 1 1 B 
X DDR0_DQ[18] CK10 0 -8500 200 R 50 50 1 1 B 
X DDR0_DQ[19] CJ11 0 -8600 200 R 50 50 1 1 B 
X DDR0_DQ[20] CD10 0 -8700 200 R 50 50 1 1 B 
X DDR0_DQ[21] CE11 0 -8800 200 R 50 50 1 1 B 
X DDR0_DQ[22] CK8 0 -8900 200 R 50 50 1 1 B 
X DDR0_DQ[23] CJ9 0 -9000 200 R 50 50 1 1 B 
X DDR0_DQ[24] CE13 0 -9100 200 R 50 50 1 1 B 
X DDR0_DQ[25] CG15 0 -9200 200 R 50 50 1 1 B 
X DDR0_DQ[26] CM14 0 -9300 200 R 50 50 1 1 B 
X DDR0_DQ[27] CH14 0 -9400 200 R 50 50 1 1 B 
X DDR0_DQ[28] CC13 0 -9500 200 R 50 50 1 1 B 
X DDR0_DQ[29] CD14 0 -9600 200 R 50 50 1 1 B 
X DDR0_DQ[30] CM12 0 -9700 200 R 50 50 1 1 B 
X DDR0_DQ[31] CL13 0 -9800 200 R 50 50 1 1 B 
X DDR0_DQ[32] CK28 0 -9900 200 R 50 50 1 1 B 
X DDR0_DQ[33] CH28 0 -10000 200 R 50 50 1 1 B 
X DDR0_DQ[34] CK32 0 -10100 200 R 50 50 1 1 B 
X DDR0_DQ[35] CH32 0 -10200 200 R 50 50 1 1 B 
X DDR0_DQ[36] CL27 0 -10300 200 R 50 50 1 1 B 
X DDR0_DQ[37] CJ27 0 -10400 200 R 50 50 1 1 B 
X DDR0_DQ[38] CL31 0 -10500 200 R 50 50 1 1 B 
X DDR0_DQ[39] CJ31 0 -10600 200 R 50 50 1 1 B 
X DDR0_DQ[40] CD28 0 -10700 200 R 50 50 1 1 B 
X DDR0_DQ[41] CB28 0 -10800 200 R 50 50 1 1 B 
X DDR0_DQ[42] CD32 0 -10900 200 R 50 50 1 1 B 
X DDR0_DQ[43] CB32 0 -11000 200 R 50 50 1 1 B 
X DDR0_DQ[44] CE27 0 -11100 200 R 50 50 1 1 B 
X DDR0_DQ[45] CC27 0 -11200 200 R 50 50 1 1 B 
X DDR0_DQ[46] CE31 0 -11300 200 R 50 50 1 1 B 
X DDR0_DQ[47] CC31 0 -11400 200 R 50 50 1 1 B 
X DDR0_DQ[48] CE35 0 -11500 200 R 50 50 1 1 B 
X DDR0_DQ[49] CC35 0 -11600 200 R 50 50 1 1 B 
X DDR0_DQ[50] CE39 0 -11700 200 R 50 50 1 1 B 
X DDR0_DQ[51] CC39 0 -11800 200 R 50 50 1 1 B 
X DDR0_DQ[52] CF34 0 -11900 200 R 50 50 1 1 B 
X DDR0_DQ[53] CD34 0 -12000 200 R 50 50 1 1 B 
X DDR0_DQ[54] CF38 0 -12100 200 R 50 50 1 1 B 
X DDR0_DQ[55] CD38 0 -12200 200 R 50 50 1 1 B 
X DDR0_DQ[56] CL35 0 -12300 200 R 50 50 1 1 B 
X DDR0_DQ[57] CJ35 0 -12400 200 R 50 50 1 1 B 
X DDR0_DQ[58] CL39 0 -12500 200 R 50 50 1 1 B 
X DDR0_DQ[59] CJ39 0 -12600 200 R 50 50 1 1 B 
X DDR0_DQ[60] CM34 0 -12700 200 R 50 50 1 1 B 
X DDR0_DQ[61] CK34 0 -12800 200 R 50 50 1 1 B 
X DDR0_DQ[62] CM38 0 -12900 200 R 50 50 1 1 B 
X DDR0_DQ[63] CK38 0 -13000 200 R 50 50 1 1 B 
X DDR0_ECC[0] CT8 0 -13100 200 R 50 50 1 1 B 
X DDR0_ECC[1] CV8 0 -13200 200 R 50 50 1 1 B 
X DDR0_ECC[2] CW11 0 -13300 200 R 50 50 1 1 B 
X DDR0_ECC[3] CU11 0 -13400 200 R 50 50 1 1 B 
X DDR0_ECC[4] CP8 0 -13500 200 R 50 50 1 1 B 
X DDR0_ECC[5] CN9 0 -13600 200 R 50 50 1 1 B 
X DDR0_ECC[6] CP10 0 -13700 200 R 50 50 1 1 B 
X DDR0_ECC[7] CR11 0 -13800 200 R 50 50 1 1 B 
X DDR0_MA[0] CP22 0 -13900 200 R 50 50 1 1 B 
X DDR0_MA[1] CR21 0 -14000 200 R 50 50 1 1 B 
X DDR0_MA[2] CT22 0 -14100 200 R 50 50 1 1 B 
X DDR0_MA[3] CN21 0 -14200 200 R 50 50 1 1 B 
X DDR0_MA[4] CP20 0 -14300 200 R 50 50 1 1 B 
X DDR0_MA[5] CL19 0 -14400 200 R 50 50 1 1 B 
X DDR0_MA[6] CN19 0 -14500 200 R 50 50 1 1 B 
X DDR0_MA[7] CH18 0 -14600 200 R 50 50 1 1 B 
X DDR0_MA[8] CJ19 0 -14700 200 R 50 50 1 1 B 
X DDR0_MA[9] CK18 0 -14800 200 R 50 50 1 1 B 
X DDR0_MA[10] CP24 0 -14900 200 R 50 50 1 1 B 
X DDR0_MA[11] CP18 0 -15000 200 R 50 50 1 1 B 
X DDR0_MA[12] CR17 0 -15100 200 R 50 50 1 1 B 
X DDR0_MA[13] CE23 0 -15200 200 R 50 50 1 1 B 
X DDR0_MA[14] CJ21 0 -15300 200 R 50 50 1 1 B 
X DDR0_MA[15] CL25 0 -15400 200 R 50 50 1 1 B 
X DDR0_MA[16] CL23 0 -15500 200 R 50 50 1 1 B 
X DDR0_MA[17] CD24 0 -15600 200 R 50 50 1 1 B 
X DDR0_ODT[0] CF22 0 -15700 200 R 50 50 1 1 B 
X DDR0_ODT[1] CN25 0 -15800 200 R 50 50 1 1 B 
X DDR0_ODT[2] CJ23 0 -15900 200 R 50 50 1 1 B 
X DDR0_ODT[3] CC23 0 -16000 200 R 50 50 1 1 B 
X DDR0_ODT[4] CF24 0 -16100 200 R 50 50 1 1 B 
X DDR0_ODT[5] CE25 0 -16200 200 R 50 50 1 1 B 
X DDR0_PAR CK20 0 -16300 200 R 50 50 1 1 B 
X DDR1_ACT_N CT16 0 -16400 200 R 50 50 1 1 B 
X DDR1_ALERT_N CR15 0 -16500 200 R 50 50 1 1 B 
X DDR1_BA[0] CW23 0 -16600 200 R 50 50 1 1 B 
X DDR1_BA[1] CV22 0 -16700 200 R 50 50 1 1 B 
X DDR1_BG[0] CV16 0 -16800 200 R 50 50 1 1 B 
X DDR1_BG[1] CP16 0 -16900 200 R 50 50 1 1 B 
X DDR1_CID[2] CR25 0 -17000 200 R 50 50 1 1 B 
X DDR1_CKE[0] DA17 0 -17100 200 R 50 50 1 1 B 
X DDR1_CKE[1] DC17 0 -17200 200 R 50 50 1 1 B 
X DDR1_CKE[2] DD16 0 -17300 200 R 50 50 1 1 B 
X DDR1_CKE[3] DF16 0 -17400 200 R 50 50 1 1 B 
X DDR1_CKE[4] CY16 0 -17500 200 R 50 50 1 1 B 
X DDR1_CKE[5] DA15 0 -17600 200 R 50 50 1 1 B 
X DDR1_CLK_DN[0] DC21 0 -17700 200 R 50 50 1 1 B 
X DDR1_CLK_DN[1] DD18 0 -17800 200 R 50 50 1 1 B 
X DDR1_CLK_DN[2] DD20 0 -17900 200 R 50 50 1 1 B 
X DDR1_CLK_DN[3] DC19 0 -18000 200 R 50 50 1 1 B 
X DDR1_CLK_DP[0] DE21 0 -18100 200 R 50 50 1 1 B 
X DDR1_CLK_DP[1] DF18 0 -18200 200 R 50 50 1 1 B 
X DDR1_CLK_DP[2] DF20 0 -18300 200 R 50 50 1 1 B 
X DDR1_CLK_DP[3] DE19 0 -18400 200 R 50 50 1 1 B 
X DDR1_CS_N[0] DF22 0 -18500 200 R 50 50 1 1 B 
X DDR1_CS_N[1] DE23 0 -18600 200 R 50 50 1 1 B 
X DDR1_CS_N[2]/CID[0] CT26 0 -18700 200 R 50 50 1 1 B 
X DDR1_CS_N[3]/CID[1] CP26 0 -18800 200 R 50 50 1 1 B 
X DDR1_CS_N[4] DA23 0 -18900 200 R 50 50 1 1 B 
X DDR1_CS_N[5] DD24 0 -19000 200 R 50 50 1 1 B 
X DDR1_CS_N[6]/CID[3] CY26 0 -19100 200 R 50 50 1 1 B 
X DDR1_CS_N[7]/CID[4] CV26 0 -19200 200 R 50 50 1 1 B 
X DDR1_CS_N[8] DF24 0 -19300 200 R 50 50 1 1 B 
X DDR1_CS_N[9] DF26 0 -19400 200 R 50 50 1 1 B 
X DDR1_DQS_DN[0] BW3 0 -19500 200 R 50 50 1 1 B 
X DDR1_DQS_DN[1] CH6 0 -19600 200 R 50 50 1 1 B 
X DDR1_DQS_DN[2] CV4 0 -19700 200 R 50 50 1 1 B 
X DDR1_DQS_DN[3] DC9 0 -19800 200 R 50 50 1 1 B 
X DDR1_DQS_DN[4] CV30 0 -19900 200 R 50 50 1 1 B 
X DDR1_DQS_DN[5] DB32 0 -20000 200 R 50 50 1 1 B 
X DDR1_DQS_DN[6] CU37 0 -20100 200 R 50 50 1 1 B 
X DDR1_DQS_DN[7] DA37 0 -20200 200 R 50 50 1 1 B 
X DDR1_DQS_DN[8] DA13 0 -20300 200 R 50 50 1 1 B 
X DDR1_DQS_DN[9] BW1 0 -20400 200 R 50 50 1 1 B 
X DDR1_DQS_DN[10] CG3 0 -20500 200 R 50 50 1 1 B 
X DDR1_DQS_DN[11] CU3 0 -20600 200 R 50 50 1 1 B 
X DDR1_DQS_DN[12] DD8 0 -20700 200 R 50 50 1 1 B 
X DDR1_DQS_DN[13] CR29 0 -20800 200 R 50 50 1 1 B 
X DDR1_DQS_DN[14] CY32 0 -20900 200 R 50 50 1 1 B 
X DDR1_DQS_DN[15] CT36 0 -21000 200 R 50 50 1 1 B 
X DDR1_DQS_DN[16] DE37 0 -21100 200 R 50 50 1 1 B 
X DDR1_DQS_DN[17] CY14 0 -21200 200 R 50 50 1 1 B 
X DDR1_DQS_DP[0] BY4 0 -21300 200 R 50 50 1 1 B 
X DDR1_DQS_DP[1] CJ5 0 -21400 200 R 50 50 1 1 B 
X DDR1_DQS_DP[2] CT4 0 -21500 200 R 50 50 1 1 B 
X DDR1_DQS_DP[3] DB10 0 -21600 200 R 50 50 1 1 B 
X DDR1_DQS_DP[4] CT30 0 -21700 200 R 50 50 1 1 B 
X DDR1_DQS_DP[5] DD32 0 -21800 200 R 50 50 1 1 B 
X DDR1_DQS_DP[6] CR37 0 -21900 200 R 50 50 1 1 B 
X DDR1_DQS_DP[7] DB38 0 -22000 200 R 50 50 1 1 B 
X DDR1_DQS_DP[8] DB14 0 -22100 200 R 50 50 1 1 B 
X DDR1_DQS_DP[9] BV2 0 -22200 200 R 50 50 1 1 B 
X DDR1_DQS_DP[10] CH4 0 -22300 200 R 50 50 1 1 B 
X DDR1_DQS_DP[11] CW3 0 -22400 200 R 50 50 1 1 B 
X DDR1_DQS_DP[12] DC7 0 -22500 200 R 50 50 1 1 B 
X DDR1_DQS_DP[13] CU29 0 -22600 200 R 50 50 1 1 B 
X DDR1_DQS_DP[14] DA31 0 -22700 200 R 50 50 1 1 B 
X DDR1_DQS_DP[15] CV36 0 -22800 200 R 50 50 1 1 B 
X DDR1_DQS_DP[16] DD36 0 -22900 200 R 50 50 1 1 B 
X DDR1_DQS_DP[17] CW13 0 -23000 200 R 50 50 1 1 B 
X DDR1_DQ[0] BV4 0 -23100 200 R 50 50 1 1 B 
X DDR1_DQ[1] BU1 0 -23200 200 R 50 50 1 1 B 
X DDR1_DQ[2] CA3 0 -23300 200 R 50 50 1 1 B 
X DDR1_DQ[3] CB4 0 -23400 200 R 50 50 1 1 B 
X DDR1_DQ[4] BT4 0 -23500 200 R 50 50 1 1 B 
X DDR1_DQ[5] BT2 0 -23600 200 R 50 50 1 1 B 
X DDR1_DQ[6] CA1 0 -23700 200 R 50 50 1 1 B 
X DDR1_DQ[7] BY2 0 -23800 200 R 50 50 1 1 B 
X DDR1_DQ[8] CE3 0 -23900 200 R 50 50 1 1 B 
X DDR1_DQ[9] CF4 0 -24000 200 R 50 50 1 1 B 
X DDR1_DQ[10] CL5 0 -24100 200 R 50 50 1 1 B 
X DDR1_DQ[11] CM4 0 -24200 200 R 50 50 1 1 B 
X DDR1_DQ[12] CE5 0 -24300 200 R 50 50 1 1 B 
X DDR1_DQ[13] CF6 0 -24400 200 R 50 50 1 1 B 
X DDR1_DQ[14] CK6 0 -24500 200 R 50 50 1 1 B 
X DDR1_DQ[15] CL3 0 -24600 200 R 50 50 1 1 B 
X DDR1_DQ[16] CR3 0 -24700 200 R 50 50 1 1 B 
X DDR1_DQ[17] CV2 0 -24800 200 R 50 50 1 1 B 
X DDR1_DQ[18] CT6 0 -24900 200 R 50 50 1 1 B 
X DDR1_DQ[19] CP6 0 -25000 200 R 50 50 1 1 B 
X DDR1_DQ[20] CR1 0 -25100 200 R 50 50 1 1 B 
X DDR1_DQ[21] CP2 0 -25200 200 R 50 50 1 1 B 
X DDR1_DQ[22] CU5 0 -25300 200 R 50 50 1 1 B 
X DDR1_DQ[23] CR5 0 -25400 200 R 50 50 1 1 B 
X DDR1_DQ[24] DA7 0 -25500 200 R 50 50 1 1 B 
X DDR1_DQ[25] DB8 0 -25600 200 R 50 50 1 1 B 
X DDR1_DQ[26] DE11 0 -25700 200 R 50 50 1 1 B 
X DDR1_DQ[27] DC11 0 -25800 200 R 50 50 1 1 B 
X DDR1_DQ[28] DA5 0 -25900 200 R 50 50 1 1 B 
X DDR1_DQ[29] CY6 0 -26000 200 R 50 50 1 1 B 
X DDR1_DQ[30] DE9 0 -26100 200 R 50 50 1 1 B 
X DDR1_DQ[31] DF10 0 -26200 200 R 50 50 1 1 B 
X DDR1_DQ[32] CT28 0 -26300 200 R 50 50 1 1 B 
X DDR1_DQ[33] CP28 0 -26400 200 R 50 50 1 1 B 
X DDR1_DQ[34] CT32 0 -26500 200 R 50 50 1 1 B 
X DDR1_DQ[35] CP32 0 -26600 200 R 50 50 1 1 B 
X DDR1_DQ[36] CU27 0 -26700 200 R 50 50 1 1 B 
X DDR1_DQ[37] CR27 0 -26800 200 R 50 50 1 1 B 
X DDR1_DQ[38] CU31 0 -26900 200 R 50 50 1 1 B 
X DDR1_DQ[39] CR31 0 -27000 200 R 50 50 1 1 B 
X DDR1_DQ[40] DA29 0 -27100 200 R 50 50 1 1 B 
X DDR1_DQ[41] DB30 0 -27200 200 R 50 50 1 1 B 
X DDR1_DQ[42] DC33 0 -27300 200 R 50 50 1 1 B 
X DDR1_DQ[43] DF34 0 -27400 200 R 50 50 1 1 B 
X DDR1_DQ[44] DB28 0 -27500 200 R 50 50 1 1 B 
X DDR1_DQ[45] CY28 0 -27600 200 R 50 50 1 1 B 
X DDR1_DQ[46] DA33 0 -27700 200 R 50 50 1 1 B 
X DDR1_DQ[47] DE33 0 -27800 200 R 50 50 1 1 B 
X DDR1_DQ[48] CU35 0 -27900 200 R 50 50 1 1 B 
X DDR1_DQ[49] CR35 0 -28000 200 R 50 50 1 1 B 
X DDR1_DQ[50] CU39 0 -28100 200 R 50 50 1 1 B 
X DDR1_DQ[51] CR39 0 -28200 200 R 50 50 1 1 B 
X DDR1_DQ[52] CV34 0 -28300 200 R 50 50 1 1 B 
X DDR1_DQ[53] CT34 0 -28400 200 R 50 50 1 1 B 
X DDR1_DQ[54] CV38 0 -28500 200 R 50 50 1 1 B 
X DDR1_DQ[55] CT38 0 -28600 200 R 50 50 1 1 B 
X DDR1_DQ[56] DC37 0 -28700 200 R 50 50 1 1 B 
X DDR1_DQ[57] DF36 0 -28800 200 R 50 50 1 1 B 
X DDR1_DQ[58] DC39 0 -28900 200 R 50 50 1 1 B 
X DDR1_DQ[59] DA39 0 -29000 200 R 50 50 1 1 B 
X DDR1_DQ[60] DC35 0 -29100 200 R 50 50 1 1 B 
X DDR1_DQ[61] DB36 0 -29200 200 R 50 50 1 1 B 
X DDR1_DQ[62] DF38 0 -29300 200 R 50 50 1 1 B 
X DDR1_DQ[63] DE39 0 -29400 200 R 50 50 1 1 B 
X DDR1_ECC[0] CU13 0 -29500 200 R 50 50 1 1 B 
X DDR1_ECC[1] CV14 0 -29600 200 R 50 50 1 1 B 
X DDR1_ECC[2] DD14 0 -29700 200 R 50 50 1 1 B 
X DDR1_ECC[3] DF14 0 -29800 200 R 50 50 1 1 B 
X DDR1_ECC[4] CR13 0 -29900 200 R 50 50 1 1 B 
X DDR1_ECC[5] CT14 0 -30000 200 R 50 50 1 1 B 
X DDR1_ECC[6] DC13 0 -30100 200 R 50 50 1 1 B 
X DDR1_ECC[7] DE13 0 -30200 200 R 50 50 1 1 B 
X DDR1_MA[0] CY22 0 -30300 200 R 50 50 1 1 B 
X DDR1_MA[1] DA21 0 -30400 200 R 50 50 1 1 B 
X DDR1_MA[2] CV20 0 -30500 200 R 50 50 1 1 B 
X DDR1_MA[3] CW21 0 -30600 200 R 50 50 1 1 B 
X DDR1_MA[4] CR19 0 -30700 200 R 50 50 1 1 B 
X DDR1_MA[5] CY20 0 -30800 200 R 50 50 1 1 B 
X DDR1_MA[6] CW19 0 -30900 200 R 50 50 1 1 B 
X DDR1_MA[7] CT18 0 -31000 200 R 50 50 1 1 B 
X DDR1_MA[8] DA19 0 -31100 200 R 50 50 1 1 B 
X DDR1_MA[9] CY18 0 -31200 200 R 50 50 1 1 B 
X DDR1_MA[10] CR23 0 -31300 200 R 50 50 1 1 B 
X DDR1_MA[11] CV18 0 -31400 200 R 50 50 1 1 B 
X DDR1_MA[12] CW17 0 -31500 200 R 50 50 1 1 B 
X DDR1_MA[13] CW25 0 -31600 200 R 50 50 1 1 B 
X DDR1_MA[14] CN23 0 -31700 200 R 50 50 1 1 B 
X DDR1_MA[15] CV24 0 -31800 200 R 50 50 1 1 B 
X DDR1_MA[16] CY24 0 -31900 200 R 50 50 1 1 B 
X DDR1_MA[17] CT24 0 -32000 200 R 50 50 1 1 B 
X DDR1_ODT[0] DD22 0 -32100 200 R 50 50 1 1 B 
X DDR1_ODT[1] DE25 0 -32200 200 R 50 50 1 1 B 
X DDR1_ODT[2] DC23 0 -32300 200 R 50 50 1 1 B 
X DDR1_ODT[3] DC25 0 -32400 200 R 50 50 1 1 B 
X DDR1_ODT[4] DA25 0 -32500 200 R 50 50 1 1 B 
X DDR1_ODT[5] DD26 0 -32600 200 R 50 50 1 1 B 
X DDR1_PAR CT20 0 -32700 200 R 50 50 1 1 B 
X DDR01_VREF BY16 0 -32800 200 R 50 50 1 1 B 
X DDR_RESET_C01_N DC15 0 -32900 200 R 50 50 1 1 B 
X DDR_SCL_C01 CK42 0 -33000 200 R 50 50 1 1 B 
X DDR_SDA_C01 CM42 0 -33100 200 R 50 50 1 1 B 
X DRAM_PWR_OK_C01 CH16 0 -33200 200 R 50 50 1 1 B 
X DRAM_PWR_OK_C23 W29 0 -33300 200 R 50 50 1 1 B 
S 200 100 1200 -33400 1 1 10 f
X DDR2_ACT_N AE21 0 0 200 R 50 50 2 1 B 
X DDR2_ALERT_N P22 0 -100 200 R 50 50 2 1 B 
X DDR2_BA[0] M14 0 -200 200 R 50 50 2 1 B 
X DDR2_BA[1] U17 0 -300 200 R 50 50 2 1 B 
X DDR2_BG[0] AA21 0 -400 200 R 50 50 2 1 B 
X DDR2_BG[1] AD20 0 -500 200 R 50 50 2 1 B 
X DDR2_CID[2] U13 0 -600 200 R 50 50 2 1 B 
X DDR2_CKE[0] R21 0 -700 200 R 50 50 2 1 B 
X DDR2_CKE[1] U21 0 -800 200 R 50 50 2 1 B 
X DDR2_CKE[2] T22 0 -900 200 R 50 50 2 1 B 
X DDR2_CKE[3] Y22 0 -1000 200 R 50 50 2 1 B 
X DDR2_CKE[4] AB22 0 -1100 200 R 50 50 2 1 B 
X DDR2_CKE[5] AD22 0 -1200 200 R 50 50 2 1 B 
X DDR2_CLK_DN[0] W17 0 -1300 200 R 50 50 2 1 B 
X DDR2_CLK_DN[1] Y20 0 -1400 200 R 50 50 2 1 B 
X DDR2_CLK_DN[2] Y18 0 -1500 200 R 50 50 2 1 B 
X DDR2_CLK_DN[3] W19 0 -1600 200 R 50 50 2 1 B 
X DDR2_CLK_DP[0] AA17 0 -1700 200 R 50 50 2 1 B 
X DDR2_CLK_DP[1] AB20 0 -1800 200 R 50 50 2 1 B 
X DDR2_CLK_DP[2] AB18 0 -1900 200 R 50 50 2 1 B 
X DDR2_CLK_DP[3] AA19 0 -2000 200 R 50 50 2 1 B 
X DDR2_CS_N[0] AB16 0 -2100 200 R 50 50 2 1 B 
X DDR2_CS_N[1] T16 0 -2200 200 R 50 50 2 1 B 
X DDR2_CS_N[2]/CID[0] W13 0 -2300 200 R 50 50 2 1 B 
X DDR2_CS_N[3]/CID[1] AA13 0 -2400 200 R 50 50 2 1 B 
X DDR2_CS_N[4] P16 0 -2500 200 R 50 50 2 1 B 
X DDR2_CS_N[5] U15 0 -2600 200 R 50 50 2 1 B 
X DDR2_CS_N[6]/CID[3] AC13 0 -2700 200 R 50 50 2 1 B 
X DDR2_CS_N[7]/CID[4] AD16 0 -2800 200 R 50 50 2 1 B 
X DDR2_CS_N[8] AD18 0 -2900 200 R 50 50 2 1 B 
X DDR2_CS_N[9] T12 0 -3000 200 R 50 50 2 1 B 
X DDR2_DQS_DN[0] W37 0 -3100 200 R 50 50 2 1 B 
X DDR2_DQS_DN[1] V32 0 -3200 200 R 50 50 2 1 B 
X DDR2_DQS_DN[2] AD32 0 -3300 200 R 50 50 2 1 B 
X DDR2_DQS_DN[3] W25 0 -3400 200 R 50 50 2 1 B 
X DDR2_DQS_DN[4] P8 0 -3500 200 R 50 50 2 1 B 
X DDR2_DQS_DN[5] Y10 0 -3600 200 R 50 50 2 1 B 
X DDR2_DQS_DN[6] AJ13 0 -3700 200 R 50 50 2 1 B 
X DDR2_DQS_DN[7] AH8 0 -3800 200 R 50 50 2 1 B 
X DDR2_DQS_DN[8] AE25 0 -3900 200 R 50 50 2 1 B 
X DDR2_DQS_DN[9] AC37 0 -4000 200 R 50 50 2 1 B 
X DDR2_DQS_DN[10] R33 0 -4100 200 R 50 50 2 1 B 
X DDR2_DQS_DN[11] AA33 0 -4200 200 R 50 50 2 1 B 
X DDR2_DQS_DN[12] T26 0 -4300 200 R 50 50 2 1 B 
X DDR2_DQS_DN[13] L7 0 -4400 200 R 50 50 2 1 B 
X DDR2_DQS_DN[14] W9 0 -4500 200 R 50 50 2 1 B 
X DDR2_DQS_DN[15] AJ15 0 -4600 200 R 50 50 2 1 B 
X DDR2_DQS_DN[16] AJ9 0 -4700 200 R 50 50 2 1 B 
X DDR2_DQS_DN[17] AB26 0 -4800 200 R 50 50 2 1 B 
X DDR2_DQS_DP[0] V38 0 -4900 200 R 50 50 2 1 B 
X DDR2_DQS_DP[1] U31 0 -5000 200 R 50 50 2 1 B 
X DDR2_DQS_DP[2] AB32 0 -5100 200 R 50 50 2 1 B 
X DDR2_DQS_DP[3] U25 0 -5200 200 R 50 50 2 1 B 
X DDR2_DQS_DP[4] N7 0 -5300 200 R 50 50 2 1 B 
X DDR2_DQS_DP[5] AB10 0 -5400 200 R 50 50 2 1 B 
X DDR2_DQS_DP[6] AH12 0 -5500 200 R 50 50 2 1 B 
X DDR2_DQS_DP[7] AJ7 0 -5600 200 R 50 50 2 1 B 
X DDR2_DQS_DP[8] AC25 0 -5700 200 R 50 50 2 1 B 
X DDR2_DQS_DP[9] AB38 0 -5800 200 R 50 50 2 1 B 
X DDR2_DQS_DP[10] T34 0 -5900 200 R 50 50 2 1 B 
X DDR2_DQS_DP[11] AC33 0 -6000 200 R 50 50 2 1 B 
X DDR2_DQS_DP[12] V26 0 -6100 200 R 50 50 2 1 B 
X DDR2_DQS_DP[13] M8 0 -6200 200 R 50 50 2 1 B 
X DDR2_DQS_DP[14] V8 0 -6300 200 R 50 50 2 1 B 
X DDR2_DQS_DP[15] AH16 0 -6400 200 R 50 50 2 1 B 
X DDR2_DQS_DP[16] AH10 0 -6500 200 R 50 50 2 1 B 
X DDR2_DQS_DP[17] AD26 0 -6600 200 R 50 50 2 1 B 
X DDR2_DQ[0] AD38 0 -6700 200 R 50 50 2 1 B 
X DDR2_DQ[1] AA37 0 -6800 200 R 50 50 2 1 B 
X DDR2_DQ[2] R37 0 -6900 200 R 50 50 2 1 B 
X DDR2_DQ[3] Y38 0 -7000 200 R 50 50 2 1 B 
X DDR2_DQ[4] AE37 0 -7100 200 R 50 50 2 1 B 
X DDR2_DQ[5] AC39 0 -7200 200 R 50 50 2 1 B 
X DDR2_DQ[6] T38 0 -7300 200 R 50 50 2 1 B 
X DDR2_DQ[7] U37 0 -7400 200 R 50 50 2 1 B 
X DDR2_DQ[8] V34 0 -7500 200 R 50 50 2 1 B 
X DDR2_DQ[9] U33 0 -7600 200 R 50 50 2 1 B 
X DDR2_DQ[10] V30 0 -7700 200 R 50 50 2 1 B 
X DDR2_DQ[11] T30 0 -7800 200 R 50 50 2 1 B 
X DDR2_DQ[12] U35 0 -7900 200 R 50 50 2 1 B 
X DDR2_DQ[13] R35 0 -8000 200 R 50 50 2 1 B 
X DDR2_DQ[14] T32 0 -8100 200 R 50 50 2 1 B 
X DDR2_DQ[15] W31 0 -8200 200 R 50 50 2 1 B 
X DDR2_DQ[16] AD34 0 -8300 200 R 50 50 2 1 B 
X DDR2_DQ[17] AB34 0 -8400 200 R 50 50 2 1 B 
X DDR2_DQ[18] AD30 0 -8500 200 R 50 50 2 1 B 
X DDR2_DQ[19] AB30 0 -8600 200 R 50 50 2 1 B 
X DDR2_DQ[20] AC35 0 -8700 200 R 50 50 2 1 B 
X DDR2_DQ[21] AA35 0 -8800 200 R 50 50 2 1 B 
X DDR2_DQ[22] AE31 0 -8900 200 R 50 50 2 1 B 
X DDR2_DQ[23] AC31 0 -9000 200 R 50 50 2 1 B 
X DDR2_DQ[24] U27 0 -9100 200 R 50 50 2 1 B 
X DDR2_DQ[25] R27 0 -9200 200 R 50 50 2 1 B 
X DDR2_DQ[26] U23 0 -9300 200 R 50 50 2 1 B 
X DDR2_DQ[27] R23 0 -9400 200 R 50 50 2 1 B 
X DDR2_DQ[28] V28 0 -9500 200 R 50 50 2 1 B 
X DDR2_DQ[29] T28 0 -9600 200 R 50 50 2 1 B 
X DDR2_DQ[30] V24 0 -9700 200 R 50 50 2 1 B 
X DDR2_DQ[31] T24 0 -9800 200 R 50 50 2 1 B 
X DDR2_DQ[32] N9 0 -9900 200 R 50 50 2 1 B 
X DDR2_DQ[33] K8 0 -10000 200 R 50 50 2 1 B 
X DDR2_DQ[34] R7 0 -10100 200 R 50 50 2 1 B 
X DDR2_DQ[35] P6 0 -10200 200 R 50 50 2 1 B 
X DDR2_DQ[36] J9 0 -10300 200 R 50 50 2 1 B 
X DDR2_DQ[37] L9 0 -10400 200 R 50 50 2 1 B 
X DDR2_DQ[38] K6 0 -10500 200 R 50 50 2 1 B 
X DDR2_DQ[39] M6 0 -10600 200 R 50 50 2 1 B 
X DDR2_DQ[40] U9 0 -10700 200 R 50 50 2 1 B 
X DDR2_DQ[41] W11 0 -10800 200 R 50 50 2 1 B 
X DDR2_DQ[42] AA11 0 -10900 200 R 50 50 2 1 B 
X DDR2_DQ[43] AB8 0 -11000 200 R 50 50 2 1 B 
X DDR2_DQ[44] T10 0 -11100 200 R 50 50 2 1 B 
X DDR2_DQ[45] U11 0 -11200 200 R 50 50 2 1 B 
X DDR2_DQ[46] AA9 0 -11300 200 R 50 50 2 1 B 
X DDR2_DQ[47] Y8 0 -11400 200 R 50 50 2 1 B 
X DDR2_DQ[48] AE11 0 -11500 200 R 50 50 2 1 B 
X DDR2_DQ[49] AF12 0 -11600 200 R 50 50 2 1 B 
X DDR2_DQ[50] AK12 0 -11700 200 R 50 50 2 1 B 
X DDR2_DQ[51] AL13 0 -11800 200 R 50 50 2 1 B 
X DDR2_DQ[52] AG15 0 -11900 200 R 50 50 2 1 B 
X DDR2_DQ[53] AF14 0 -12000 200 R 50 50 2 1 B 
X DDR2_DQ[54] AK14 0 -12100 200 R 50 50 2 1 B 
X DDR2_DQ[55] AL15 0 -12200 200 R 50 50 2 1 B 
X DDR2_DQ[56] AG9 0 -12300 200 R 50 50 2 1 B 
X DDR2_DQ[57] AG7 0 -12400 200 R 50 50 2 1 B 
X DDR2_DQ[58] AK10 0 -12500 200 R 50 50 2 1 B 
X DDR2_DQ[59] AL9 0 -12600 200 R 50 50 2 1 B 
X DDR2_DQ[60] AE7 0 -12700 200 R 50 50 2 1 B 
X DDR2_DQ[61] AE9 0 -12800 200 R 50 50 2 1 B 
X DDR2_DQ[62] AK8 0 -12900 200 R 50 50 2 1 B 
X DDR2_DQ[63] AL7 0 -13000 200 R 50 50 2 1 B 
X DDR2_ECC[0] AC27 0 -13100 200 R 50 50 2 1 B 
X DDR2_ECC[1] AA27 0 -13200 200 R 50 50 2 1 B 
X DDR2_ECC[2] AC23 0 -13300 200 R 50 50 2 1 B 
X DDR2_ECC[3] AA23 0 -13400 200 R 50 50 2 1 B 
X DDR2_ECC[4] AD28 0 -13500 200 R 50 50 2 1 B 
X DDR2_ECC[5] AB28 0 -13600 200 R 50 50 2 1 B 
X DDR2_ECC[6] AD24 0 -13700 200 R 50 50 2 1 B 
X DDR2_ECC[7] AB24 0 -13800 200 R 50 50 2 1 B 
X DDR2_MA[0] L15 0 -13900 200 R 50 50 2 1 B 
X DDR2_MA[1] M16 0 -14000 200 R 50 50 2 1 B 
X DDR2_MA[2] T18 0 -14100 200 R 50 50 2 1 B 
X DDR2_MA[3] L17 0 -14200 200 R 50 50 2 1 B 
X DDR2_MA[4] R19 0 -14300 200 R 50 50 2 1 B 
X DDR2_MA[5] P18 0 -14400 200 R 50 50 2 1 B 
X DDR2_MA[6] M18 0 -14500 200 R 50 50 2 1 B 
X DDR2_MA[7] U19 0 -14600 200 R 50 50 2 1 B 
X DDR2_MA[8] L19 0 -14700 200 R 50 50 2 1 B 
X DDR2_MA[9] P20 0 -14800 200 R 50 50 2 1 B 
X DDR2_MA[10] AA15 0 -14900 200 R 50 50 2 1 B 
X DDR2_MA[11] T20 0 -15000 200 R 50 50 2 1 B 
X DDR2_MA[12] W21 0 -15100 200 R 50 50 2 1 B 
X DDR2_MA[13] P12 0 -15200 200 R 50 50 2 1 B 
X DDR2_MA[14] Y14 0 -15300 200 R 50 50 2 1 B 
X DDR2_MA[15] R13 0 -15400 200 R 50 50 2 1 B 
X DDR2_MA[16] P14 0 -15500 200 R 50 50 2 1 B 
X DDR2_MA[17] T14 0 -15600 200 R 50 50 2 1 B 
X DDR2_ODT[0] Y16 0 -15700 200 R 50 50 2 1 B 
X DDR2_ODT[1] W15 0 -15800 200 R 50 50 2 1 B 
X DDR2_ODT[2] R15 0 -15900 200 R 50 50 2 1 B 
X DDR2_ODT[3] AB14 0 -16000 200 R 50 50 2 1 B 
X DDR2_ODT[4] AE17 0 -16100 200 R 50 50 2 1 B 
X DDR2_ODT[5] AD14 0 -16200 200 R 50 50 2 1 B 
X DDR2_PAR R17 0 -16300 200 R 50 50 2 1 B 
X DDR3_ACT_N L21 0 -16400 200 R 50 50 2 1 B 
X DDR3_ALERT_N M22 0 -16500 200 R 50 50 2 1 B 
X DDR3_BA[0] G13 0 -16600 200 R 50 50 2 1 B 
X DDR3_BA[1] K14 0 -16700 200 R 50 50 2 1 B 
X DDR3_BG[0] J21 0 -16800 200 R 50 50 2 1 B 
X DDR3_BG[1] G21 0 -16900 200 R 50 50 2 1 B 
X DDR3_CID[2] J11 0 -17000 200 R 50 50 2 1 B 
X DDR3_CKE[0] F22 0 -17100 200 R 50 50 2 1 B 
X DDR3_CKE[1] E21 0 -17200 200 R 50 50 2 1 B 
X DDR3_CKE[2] A21 0 -17300 200 R 50 50 2 1 B 
X DDR3_CKE[3] D22 0 -17400 200 R 50 50 2 1 B 
X DDR3_CKE[4] B22 0 -17500 200 R 50 50 2 1 B 
X DDR3_CKE[5] K22 0 -17600 200 R 50 50 2 1 B 
X DDR3_CLK_DN[0] C17 0 -17700 200 R 50 50 2 1 B 
X DDR3_CLK_DN[1] D20 0 -17800 200 R 50 50 2 1 B 
X DDR3_CLK_DN[2] D18 0 -17900 200 R 50 50 2 1 B 
X DDR3_CLK_DN[3] C19 0 -18000 200 R 50 50 2 1 B 
X DDR3_CLK_DP[0] A17 0 -18100 200 R 50 50 2 1 B 
X DDR3_CLK_DP[1] B20 0 -18200 200 R 50 50 2 1 B 
X DDR3_CLK_DP[2] B18 0 -18300 200 R 50 50 2 1 B 
X DDR3_CLK_DP[3] A19 0 -18400 200 R 50 50 2 1 B 
X DDR3_CS_N[0] B16 0 -18500 200 R 50 50 2 1 B 
X DDR3_CS_N[1] C15 0 -18600 200 R 50 50 2 1 B 
X DDR3_CS_N[2]/CID[0] F10 0 -18700 200 R 50 50 2 1 B 
X DDR3_CS_N[3]/CID[1] H10 0 -18800 200 R 50 50 2 1 B 
X DDR3_CS_N[4] A15 0 -18900 200 R 50 50 2 1 B 
X DDR3_CS_N[5] F14 0 -19000 200 R 50 50 2 1 B 
X DDR3_CS_N[6]/CID[3] G11 0 -19100 200 R 50 50 2 1 B 
X DDR3_CS_N[7]/CID[4] A11 0 -19200 200 R 50 50 2 1 B 
X DDR3_CS_N[8] B14 0 -19300 200 R 50 50 2 1 B 
X DDR3_CS_N[9] B12 0 -19400 200 R 50 50 2 1 B 
X DDR3_DQS_DN[0] C37 0 -19500 200 R 50 50 2 1 B 
X DDR3_DQS_DN[1] A33 0 -19600 200 R 50 50 2 1 B 
X DDR3_DQS_DN[2] K32 0 -19700 200 R 50 50 2 1 B 
X DDR3_DQS_DN[3] G25 0 -19800 200 R 50 50 2 1 B 
X DDR3_DQS_DN[4] G3 0 -19900 200 R 50 50 2 1 B 
X DDR3_DQS_DN[5] C7 0 -20000 200 R 50 50 2 1 B 
X DDR3_DQS_DN[6] AJ1 0 -20100 200 R 50 50 2 1 B 
X DDR3_DQS_DN[7] AA5 0 -20200 200 R 50 50 2 1 B 
X DDR3_DQS_DN[8] N25 0 -20300 200 R 50 50 2 1 B 
X DDR3_DQS_DN[9] H38 0 -20400 200 R 50 50 2 1 B 
X DDR3_DQS_DN[10] D34 0 -20500 200 R 50 50 2 1 B 
X DDR3_DQS_DN[11] L33 0 -20600 200 R 50 50 2 1 B 
X DDR3_DQS_DN[12] D26 0 -20700 200 R 50 50 2 1 B 
X DDR3_DQS_DN[13] L3 0 -20800 200 R 50 50 2 1 B 
X DDR3_DQS_DN[14] D8 0 -20900 200 R 50 50 2 1 B 
X DDR3_DQS_DN[15] AJ5 0 -21000 200 R 50 50 2 1 B 
X DDR3_DQS_DN[16] W5 0 -21100 200 R 50 50 2 1 B 
X DDR3_DQS_DN[17] K26 0 -21200 200 R 50 50 2 1 B 
X DDR3_DQS_DP[0] E37 0 -21300 200 R 50 50 2 1 B 
X DDR3_DQS_DP[1] B32 0 -21400 200 R 50 50 2 1 B 
X DDR3_DQS_DP[2] M32 0 -21500 200 R 50 50 2 1 B 
X DDR3_DQS_DP[3] E25 0 -21600 200 R 50 50 2 1 B 
X DDR3_DQS_DP[4] H2 0 -21700 200 R 50 50 2 1 B 
X DDR3_DQS_DP[5] E7 0 -21800 200 R 50 50 2 1 B 
X DDR3_DQS_DP[6] AK2 0 -21900 200 R 50 50 2 1 B 
X DDR3_DQS_DP[7] AB4 0 -22000 200 R 50 50 2 1 B 
X DDR3_DQS_DP[8] L25 0 -22100 200 R 50 50 2 1 B 
X DDR3_DQS_DP[9] F38 0 -22200 200 R 50 50 2 1 B 
X DDR3_DQS_DP[10] C35 0 -22300 200 R 50 50 2 1 B 
X DDR3_DQS_DP[11] J33 0 -22400 200 R 50 50 2 1 B 
X DDR3_DQS_DP[12] F26 0 -22500 200 R 50 50 2 1 B 
X DDR3_DQS_DP[13] M4 0 -22600 200 R 50 50 2 1 B 
X DDR3_DQS_DP[14] B8 0 -22700 200 R 50 50 2 1 B 
X DDR3_DQS_DP[15] AH4 0 -22800 200 R 50 50 2 1 B 
X DDR3_DQS_DP[16] Y6 0 -22900 200 R 50 50 2 1 B 
X DDR3_DQS_DP[17] M26 0 -23000 200 R 50 50 2 1 B 
X DDR3_DQ[0] D38 0 -23100 200 R 50 50 2 1 B 
X DDR3_DQ[1] B38 0 -23200 200 R 50 50 2 1 B 
X DDR3_DQ[2] L37 0 -23300 200 R 50 50 2 1 B 
X DDR3_DQ[3] M38 0 -23400 200 R 50 50 2 1 B 
X DDR3_DQ[4] C39 0 -23500 200 R 50 50 2 1 B 
X DDR3_DQ[5] J39 0 -23600 200 R 50 50 2 1 B 
X DDR3_DQ[6] G37 0 -23700 200 R 50 50 2 1 B 
X DDR3_DQ[7] K38 0 -23800 200 R 50 50 2 1 B 
X DDR3_DQ[8] A35 0 -23900 200 R 50 50 2 1 B 
X DDR3_DQ[9] B34 0 -24000 200 R 50 50 2 1 B 
X DDR3_DQ[10] G31 0 -24100 200 R 50 50 2 1 B 
X DDR3_DQ[11] E31 0 -24200 200 R 50 50 2 1 B 
X DDR3_DQ[12] F34 0 -24300 200 R 50 50 2 1 B 
X DDR3_DQ[13] E35 0 -24400 200 R 50 50 2 1 B 
X DDR3_DQ[14] D32 0 -24500 200 R 50 50 2 1 B 
X DDR3_DQ[15] E33 0 -24600 200 R 50 50 2 1 B 
X DDR3_DQ[16] K34 0 -24700 200 R 50 50 2 1 B 
X DDR3_DQ[17] M34 0 -24800 200 R 50 50 2 1 B 
X DDR3_DQ[18] K30 0 -24900 200 R 50 50 2 1 B 
X DDR3_DQ[19] M30 0 -25000 200 R 50 50 2 1 B 
X DDR3_DQ[20] J35 0 -25100 200 R 50 50 2 1 B 
X DDR3_DQ[21] L35 0 -25200 200 R 50 50 2 1 B 
X DDR3_DQ[22] L31 0 -25300 200 R 50 50 2 1 B 
X DDR3_DQ[23] N31 0 -25400 200 R 50 50 2 1 B 
X DDR3_DQ[24] F28 0 -25500 200 R 50 50 2 1 B 
X DDR3_DQ[25] E27 0 -25600 200 R 50 50 2 1 B 
X DDR3_DQ[26] F24 0 -25700 200 R 50 50 2 1 B 
X DDR3_DQ[27] E23 0 -25800 200 R 50 50 2 1 B 
X DDR3_DQ[28] G29 0 -25900 200 R 50 50 2 1 B 
X DDR3_DQ[29] E29 0 -26000 200 R 50 50 2 1 B 
X DDR3_DQ[30] C25 0 -26100 200 R 50 50 2 1 B 
X DDR3_DQ[31] B24 0 -26200 200 R 50 50 2 1 B 
X DDR3_DQ[32] K4 0 -26300 200 R 50 50 2 1 B 
X DDR3_DQ[33] H4 0 -26400 200 R 50 50 2 1 B 
X DDR3_DQ[34] J1 0 -26500 200 R 50 50 2 1 B 
X DDR3_DQ[35] L1 0 -26600 200 R 50 50 2 1 B 
X DDR3_DQ[36] P4 0 -26700 200 R 50 50 2 1 B 
X DDR3_DQ[37] N3 0 -26800 200 R 50 50 2 1 B 
X DDR3_DQ[38] K2 0 -26900 200 R 50 50 2 1 B 
X DDR3_DQ[39] R3 0 -27000 200 R 50 50 2 1 B 
X DDR3_DQ[40] E9 0 -27100 200 R 50 50 2 1 B 
X DDR3_DQ[41] F8 0 -27200 200 R 50 50 2 1 B 
X DDR3_DQ[42] E5 0 -27300 200 R 50 50 2 1 B 
X DDR3_DQ[43] F6 0 -27400 200 R 50 50 2 1 B 
X DDR3_DQ[44] C9 0 -27500 200 R 50 50 2 1 B 
X DDR3_DQ[45] A9 0 -27600 200 R 50 50 2 1 B 
X DDR3_DQ[46] D6 0 -27700 200 R 50 50 2 1 B 
X DDR3_DQ[47] G7 0 -27800 200 R 50 50 2 1 B 
X DDR3_DQ[48] AG3 0 -27900 200 R 50 50 2 1 B 
X DDR3_DQ[49] AG1 0 -28000 200 R 50 50 2 1 B 
X DDR3_DQ[50] AL3 0 -28100 200 R 50 50 2 1 B 
X DDR3_DQ[51] AL5 0 -28200 200 R 50 50 2 1 B 
X DDR3_DQ[52] AG5 0 -28300 200 R 50 50 2 1 B 
X DDR3_DQ[53] AE3 0 -28400 200 R 50 50 2 1 B 
X DDR3_DQ[54] AJ3 0 -28500 200 R 50 50 2 1 B 
X DDR3_DQ[55] AL1 0 -28600 200 R 50 50 2 1 B 
X DDR3_DQ[56] V4 0 -28700 200 R 50 50 2 1 B 
X DDR3_DQ[57] W3 0 -28800 200 R 50 50 2 1 B 
X DDR3_DQ[58] AC5 0 -28900 200 R 50 50 2 1 B 
X DDR3_DQ[59] AE5 0 -29000 200 R 50 50 2 1 B 
X DDR3_DQ[60] U5 0 -29100 200 R 50 50 2 1 B 
X DDR3_DQ[61] V6 0 -29200 200 R 50 50 2 1 B 
X DDR3_DQ[62] AC3 0 -29300 200 R 50 50 2 1 B 
X DDR3_DQ[63] AB6 0 -29400 200 R 50 50 2 1 B 
X DDR3_ECC[0] L27 0 -29500 200 R 50 50 2 1 B 
X DDR3_ECC[1] J27 0 -29600 200 R 50 50 2 1 B 
X DDR3_ECC[2] L23 0 -29700 200 R 50 50 2 1 B 
X DDR3_ECC[3] J23 0 -29800 200 R 50 50 2 1 B 
X DDR3_ECC[4] K28 0 -29900 200 R 50 50 2 1 B 
X DDR3_ECC[5] M28 0 -30000 200 R 50 50 2 1 B 
X DDR3_ECC[6] M24 0 -30100 200 R 50 50 2 1 B 
X DDR3_ECC[7] K24 0 -30200 200 R 50 50 2 1 B 
X DDR3_MA[0] G15 0 -30300 200 R 50 50 2 1 B 
X DDR3_MA[1] K16 0 -30400 200 R 50 50 2 1 B 
X DDR3_MA[2] F16 0 -30500 200 R 50 50 2 1 B 
X DDR3_MA[3] G17 0 -30600 200 R 50 50 2 1 B 
X DDR3_MA[4] J17 0 -30700 200 R 50 50 2 1 B 
X DDR3_MA[5] K18 0 -30800 200 R 50 50 2 1 B 
X DDR3_MA[6] F18 0 -30900 200 R 50 50 2 1 B 
X DDR3_MA[7] J19 0 -31000 200 R 50 50 2 1 B 
X DDR3_MA[8] G19 0 -31100 200 R 50 50 2 1 B 
X DDR3_MA[9] F20 0 -31200 200 R 50 50 2 1 B 
X DDR3_MA[10] L13 0 -31300 200 R 50 50 2 1 B 
X DDR3_MA[11] K20 0 -31400 200 R 50 50 2 1 B 
X DDR3_MA[12] M20 0 -31500 200 R 50 50 2 1 B 
X DDR3_MA[13] M12 0 -31600 200 R 50 50 2 1 B 
X DDR3_MA[14] K12 0 -31700 200 R 50 50 2 1 B 
X DDR3_MA[15] F12 0 -31800 200 R 50 50 2 1 B 
X DDR3_MA[16] J13 0 -31900 200 R 50 50 2 1 B 
X DDR3_MA[17] L11 0 -32000 200 R 50 50 2 1 B 
X DDR3_ODT[0] D16 0 -32100 200 R 50 50 2 1 B 
X DDR3_ODT[1] A13 0 -32200 200 R 50 50 2 1 B 
X DDR3_ODT[2] D14 0 -32300 200 R 50 50 2 1 B 
X DDR3_ODT[3] D12 0 -32400 200 R 50 50 2 1 B 
X DDR3_ODT[4] E13 0 -32500 200 R 50 50 2 1 B 
X DDR3_ODT[5] E11 0 -32600 200 R 50 50 2 1 B 
X DDR3_PAR J15 0 -32700 200 R 50 50 2 1 B 
X DDR23_VREF T40 0 -32800 200 R 50 50 2 1 B 
X DDR_RESET_C23_N C23 0 -32900 200 R 50 50 2 1 B 
X DDR_SCL_C23 V40 0 -33000 200 R 50 50 2 1 B 
X DDR_SDA_C23 Y40 0 -33100 200 R 50 50 2 1 B 
S 200 100 1200 -33200 2 1 10 f
X DMI_RX_DN[0] B50 0 0 200 R 50 50 3 1 B 
X DMI_RX_DN[1] C49 0 -100 200 R 50 50 3 1 B 
X DMI_RX_DN[2] B48 0 -200 200 R 50 50 3 1 B 
X DMI_RX_DN[3] C47 0 -300 200 R 50 50 3 1 B 
X DMI_RX_DP[0] D50 0 -400 200 R 50 50 3 1 B 
X DMI_RX_DP[1] E49 0 -500 200 R 50 50 3 1 B 
X DMI_RX_DP[2] D48 0 -600 200 R 50 50 3 1 B 
X DMI_RX_DP[3] E47 0 -700 200 R 50 50 3 1 B 
X DMI_TX_DN[0] C45 0 -800 200 R 50 50 3 1 B 
X DMI_TX_DN[1] B44 0 -900 200 R 50 50 3 1 B 
X DMI_TX_DN[2] C43 0 -1000 200 R 50 50 3 1 B 
X DMI_TX_DN[3] B42 0 -1100 200 R 50 50 3 1 B 
X DMI_TX_DP[0] E45 0 -1200 200 R 50 50 3 1 B 
X DMI_TX_DP[1] D44 0 -1300 200 R 50 50 3 1 B 
X DMI_TX_DP[2] E43 0 -1400 200 R 50 50 3 1 B 
X DMI_TX_DP[3] D42 0 -1500 200 R 50 50 3 1 B 
S 200 100 900 -1600 3 1 10 f
X BCLK0_DN CN41 0 0 200 R 50 50 4 1 B 
X BCLK0_DP CL41 0 -100 200 R 50 50 4 1 B 
X BCLK1_DN AW45 0 -200 200 R 50 50 4 1 B 
X BCLK1_DP BA45 0 -300 200 R 50 50 4 1 B 
X BIST_ENABLE AJ43 0 -400 200 R 50 50 4 1 B 
X BMCINIT AM48 0 -500 200 R 50 50 4 1 B 
X BPM_N[0] BC43 0 -600 200 R 50 50 4 1 B 
X BPM_N[1] BB44 0 -700 200 R 50 50 4 1 B 
X BPM_N[2] BE47 0 -800 200 R 50 50 4 1 B 
X BPM_N[3] BF46 0 -900 200 R 50 50 4 1 B 
X BPM_N[4] BE45 0 -1000 200 R 50 50 4 1 B 
X BPM_N[5] BD46 0 -1100 200 R 50 50 4 1 B 
X BPM_N[6] BA43 0 -1200 200 R 50 50 4 1 B 
X BPM_N[7] AW43 0 -1300 200 R 50 50 4 1 B 
X CATERR_N CC51 0 -1400 200 R 50 50 4 1 B 
X DEBUG_EN_N F40 0 -1500 200 R 50 50 4 1 B 
S 200 100 800 -1600 4 1 10 f
X EAR_N CE53 0 0 200 R 50 50 5 1 B 
X ERROR_N[0] BD50 0 -100 200 R 50 50 5 1 B 
X ERROR_N[1] BB48 0 -200 200 R 50 50 5 1 B 
X ERROR_N[2] BB52 0 -300 200 R 50 50 5 1 B 
X FIVR_FAULT CY40 0 -400 200 R 50 50 5 1 B 
X FRMAGENT Y48 0 -500 200 R 50 50 5 1 B 
X MEM_HOT_C01_N CL33 0 -600 200 R 50 50 5 1 B 
X MEM_HOT_C23_N P36 0 -700 200 R 50 50 5 1 B 
X MSMI_N H52 0 -800 200 R 50 50 5 1 B 
X PMSYNC K52 0 -900 200 R 50 50 5 1 B 
X PM_FAST_WAKE_N AV44 0 -1000 200 R 50 50 5 1 B 
X PRDY_N CU49 0 -1100 200 R 50 50 5 1 B 
X PREQ_N CW49 0 -1200 200 R 50 50 5 1 B 
X PROCHOT_N BL51 0 -1300 200 R 50 50 5 1 B 
X PROC_ID AB48 0 -1400 200 R 50 50 5 1 B 
X RESET_N CR43 0 -1500 200 R 50 50 5 1 B 
X SAFE_MODE_BOOT BK56 0 -1600 200 R 50 50 5 1 B 
X SKTOCC_N BU49 0 -1700 200 R 50 50 5 1 B 
X SOCKET_ID[0] CP52 0 -1800 200 R 50 50 5 1 B 
X SOCKET_ID[1] CC53 0 -1900 200 R 50 50 5 1 B 
X SVIDALERT_N AN43 0 -2000 200 R 50 50 5 1 B 
X SVIDCLK AU43 0 -2100 200 R 50 50 5 1 B 
X SVIDDATA AR43 0 -2200 200 R 50 50 5 1 B 
X TCK CA45 0 -2300 200 R 50 50 5 1 B 
X TDI CF42 0 -2400 200 R 50 50 5 1 B 
X TDO CG41 0 -2500 200 R 50 50 5 1 B 
X TEST[0] DB2 0 -2600 200 R 50 50 5 1 B 
X TEST[1] DB4 0 -2700 200 R 50 50 5 1 B 
X TEST[2] D2 0 -2800 200 R 50 50 5 1 B 
X TEST[3] C3 0 -2900 200 R 50 50 5 1 B 
X TEST[4] BA55 0 -3000 200 R 50 50 5 1 B 
X THERMTRIP_N BJ47 0 -3100 200 R 50 50 5 1 B 
X TMS BY46 0 -3200 200 R 50 50 5 1 B 
X TRST_N CV50 0 -3300 200 R 50 50 5 1 B 
X TXT_AGENT AH52 0 -3400 200 R 50 50 5 1 B 
X TXT_PLTEN AF52 0 -3500 200 R 50 50 5 1 B 
S 200 100 1000 -3600 5 1 10 f
X PE1A_RX_DN[0] C51 0 0 200 R 50 50 6 1 B 
X PE1A_RX_DN[1] D52 0 -100 200 R 50 50 6 1 B 
X PE1A_RX_DN[2] D54 0 -200 200 R 50 50 6 1 B 
X PE1A_RX_DN[3] E55 0 -300 200 R 50 50 6 1 B 
X PE1A_RX_DP[0] E51 0 -400 200 R 50 50 6 1 B 
X PE1A_RX_DP[1] F52 0 -500 200 R 50 50 6 1 B 
X PE1A_RX_DP[2] F54 0 -600 200 R 50 50 6 1 B 
X PE1A_RX_DP[3] G55 0 -700 200 R 50 50 6 1 B 
X PE1A_TX_DN[0] H42 0 -800 200 R 50 50 6 1 B 
X PE1A_TX_DN[1] J43 0 -900 200 R 50 50 6 1 B 
X PE1A_TX_DN[2] H44 0 -1000 200 R 50 50 6 1 B 
X PE1A_TX_DN[3] J45 0 -1100 200 R 50 50 6 1 B 
X PE1A_TX_DP[0] K42 0 -1200 200 R 50 50 6 1 B 
X PE1A_TX_DP[1] L43 0 -1300 200 R 50 50 6 1 B 
X PE1A_TX_DP[2] K44 0 -1400 200 R 50 50 6 1 B 
X PE1A_TX_DP[3] L45 0 -1500 200 R 50 50 6 1 B 
X PE1B_RX_DN[4] J53 0 -1600 200 R 50 50 6 1 B 
X PE1B_RX_DN[5] K54 0 -1700 200 R 50 50 6 1 B 
X PE1B_RX_DN[6] J57 0 -1800 200 R 50 50 6 1 B 
X PE1B_RX_DN[7] K56 0 -1900 200 R 50 50 6 1 B 
X PE1B_RX_DP[4] L53 0 -2000 200 R 50 50 6 1 B 
X PE1B_RX_DP[5] M54 0 -2100 200 R 50 50 6 1 B 
X PE1B_RX_DP[6] L57 0 -2200 200 R 50 50 6 1 B 
X PE1B_RX_DP[7] M56 0 -2300 200 R 50 50 6 1 B 
X PE1B_TX_DN[4] H46 0 -2400 200 R 50 50 6 1 B 
X PE1B_TX_DN[5] J47 0 -2500 200 R 50 50 6 1 B 
X PE1B_TX_DN[6] H48 0 -2600 200 R 50 50 6 1 B 
X PE1B_TX_DN[7] J49 0 -2700 200 R 50 50 6 1 B 
X PE1B_TX_DP[4] K46 0 -2800 200 R 50 50 6 1 B 
X PE1B_TX_DP[5] L47 0 -2900 200 R 50 50 6 1 B 
X PE1B_TX_DP[6] K48 0 -3000 200 R 50 50 6 1 B 
X PE1B_TX_DP[7] L49 0 -3100 200 R 50 50 6 1 B 
X PE2A_RX_DN[0] L55 0 -3200 200 R 50 50 6 1 B 
X PE2A_RX_DN[1] T54 0 -3300 200 R 50 50 6 1 B 
X PE2A_RX_DN[2] T56 0 -3400 200 R 50 50 6 1 B 
X PE2A_RX_DN[3] U55 0 -3500 200 R 50 50 6 1 B 
X PE2A_RX_DP[0] N55 0 -3600 200 R 50 50 6 1 B 
X PE2A_RX_DP[1] V54 0 -3700 200 R 50 50 6 1 B 
X PE2A_RX_DP[2] V56 0 -3800 200 R 50 50 6 1 B 
X PE2A_RX_DP[3] W55 0 -3900 200 R 50 50 6 1 B 
X PE2A_TX_DN[0] AN49 0 -4000 200 R 50 50 6 1 B 
X PE2A_TX_DN[1] AM50 0 -4100 200 R 50 50 6 1 B 
X PE2A_TX_DN[2] AN51 0 -4200 200 R 50 50 6 1 B 
X PE2A_TX_DN[3] AM52 0 -4300 200 R 50 50 6 1 B 
X PE2A_TX_DP[0] AR49 0 -4400 200 R 50 50 6 1 B 
X PE2A_TX_DP[1] AP50 0 -4500 200 R 50 50 6 1 B 
X PE2A_TX_DP[2] AR51 0 -4600 200 R 50 50 6 1 B 
X PE2A_TX_DP[3] AP52 0 -4700 200 R 50 50 6 1 B 
X PE2B_RX_DN[4] AB54 0 -4800 200 R 50 50 6 1 B 
X PE2B_RX_DN[5] AB56 0 -4900 200 R 50 50 6 1 B 
X PE2B_RX_DN[6] AC55 0 -5000 200 R 50 50 6 1 B 
X PE2B_RX_DN[7] AE57 0 -5100 200 R 50 50 6 1 B 
X PE2B_RX_DP[4] AD54 0 -5200 200 R 50 50 6 1 B 
X PE2B_RX_DP[5] AD56 0 -5300 200 R 50 50 6 1 B 
X PE2B_RX_DP[6] AE55 0 -5400 200 R 50 50 6 1 B 
X PE2B_RX_DP[7] AF58 0 -5500 200 R 50 50 6 1 B 
X PE2B_TX_DN[4] AG53 0 -5600 200 R 50 50 6 1 B 
X PE2B_TX_DN[5] AH54 0 -5700 200 R 50 50 6 1 B 
X PE2B_TX_DN[6] AN53 0 -5800 200 R 50 50 6 1 B 
X PE2B_TX_DN[7] AP54 0 -5900 200 R 50 50 6 1 B 
X PE2B_TX_DP[4] AJ53 0 -6000 200 R 50 50 6 1 B 
X PE2B_TX_DP[5] AK54 0 -6100 200 R 50 50 6 1 B 
X PE2B_TX_DP[6] AR53 0 -6200 200 R 50 50 6 1 B 
X PE2B_TX_DP[7] AT54 0 -6300 200 R 50 50 6 1 B 
X PE2C_RX_DN[8] AH56 0 -6400 200 R 50 50 6 1 B 
X PE2C_RX_DN[9] AK58 0 -6500 200 R 50 50 6 1 B 
X PE2C_RX_DN[10] AJ57 0 -6600 200 R 50 50 6 1 B 
X PE2C_RX_DN[11] AR57 0 -6700 200 R 50 50 6 1 B 
X PE2C_RX_DP[8] AK56 0 -6800 200 R 50 50 6 1 B 
X PE2C_RX_DP[9] AM58 0 -6900 200 R 50 50 6 1 B 
X PE2C_RX_DP[10] AL57 0 -7000 200 R 50 50 6 1 B 
X PE2C_RX_DP[11] AU57 0 -7100 200 R 50 50 6 1 B 
X PE2C_TX_DN[8] AV52 0 -7200 200 R 50 50 6 1 B 
X PE2C_TX_DN[9] AW53 0 -7300 200 R 50 50 6 1 B 
X PE2C_TX_DN[10] AY54 0 -7400 200 R 50 50 6 1 B 
X PE2C_TX_DN[11] AW51 0 -7500 200 R 50 50 6 1 B 
X PE2C_TX_DP[8] AY52 0 -7600 200 R 50 50 6 1 B 
X PE2C_TX_DP[9] BA53 0 -7700 200 R 50 50 6 1 B 
X PE2C_TX_DP[10] BB54 0 -7800 200 R 50 50 6 1 B 
X PE2C_TX_DP[11] BA51 0 -7900 200 R 50 50 6 1 B 
X PE2D_RX_DN[12] AT58 0 -8000 200 R 50 50 6 1 B 
X PE2D_RX_DN[13] AP56 0 -8100 200 R 50 50 6 1 B 
X PE2D_RX_DN[14] AY58 0 -8200 200 R 50 50 6 1 B 
X PE2D_RX_DN[15] AY56 0 -8300 200 R 50 50 6 1 B 
X PE2D_RX_DP[12] AV58 0 -8400 200 R 50 50 6 1 B 
X PE2D_RX_DP[13] AT56 0 -8500 200 R 50 50 6 1 B 
X PE2D_RX_DP[14] BA57 0 -8600 200 R 50 50 6 1 B 
X PE2D_RX_DP[15] BB56 0 -8700 200 R 50 50 6 1 B 
X PE2D_TX_DN[12] AV50 0 -8800 200 R 50 50 6 1 B 
X PE2D_TX_DN[13] AW49 0 -8900 200 R 50 50 6 1 B 
X PE2D_TX_DN[14] AV48 0 -9000 200 R 50 50 6 1 B 
X PE2D_TX_DN[15] AW47 0 -9100 200 R 50 50 6 1 B 
X PE2D_TX_DP[12] AY50 0 -9200 200 R 50 50 6 1 B 
X PE2D_TX_DP[13] BA49 0 -9300 200 R 50 50 6 1 B 
X PE2D_TX_DP[14] AY48 0 -9400 200 R 50 50 6 1 B 
X PE2D_TX_DP[15] BA47 0 -9500 200 R 50 50 6 1 B 
X PE3A_RX_DN[0] AF44 0 -9600 200 R 50 50 6 1 B 
X PE3A_RX_DN[1] AG45 0 -9700 200 R 50 50 6 1 B 
X PE3A_RX_DN[2] AF46 0 -9800 200 R 50 50 6 1 B 
X PE3A_RX_DN[3] AA49 0 -9900 200 R 50 50 6 1 B 
X PE3A_RX_DP[0] AH44 0 -10000 200 R 50 50 6 1 B 
X PE3A_RX_DP[1] AJ45 0 -10100 200 R 50 50 6 1 B 
X PE3A_RX_DP[2] AH46 0 -10200 200 R 50 50 6 1 B 
X PE3A_RX_DP[3] AC49 0 -10300 200 R 50 50 6 1 B 
X PE3A_TX_DN[0] H50 0 -10400 200 R 50 50 6 1 B 
X PE3A_TX_DN[1] J51 0 -10500 200 R 50 50 6 1 B 
X PE3A_TX_DN[2] R47 0 -10600 200 R 50 50 6 1 B 
X PE3A_TX_DN[3] P48 0 -10700 200 R 50 50 6 1 B 
X PE3A_TX_DP[0] K50 0 -10800 200 R 50 50 6 1 B 
X PE3A_TX_DP[1] L51 0 -10900 200 R 50 50 6 1 B 
X PE3A_TX_DP[2] U47 0 -11000 200 R 50 50 6 1 B 
X PE3A_TX_DP[3] T48 0 -11100 200 R 50 50 6 1 B 
X PE3B_RX_DN[4] Y50 0 -11200 200 R 50 50 6 1 B 
X PE3B_RX_DN[5] Y52 0 -11300 200 R 50 50 6 1 B 
X PE3B_RX_DN[6] AA53 0 -11400 200 R 50 50 6 1 B 
X PE3B_RX_DN[7] AA51 0 -11500 200 R 50 50 6 1 B 
X PE3B_RX_DP[4] AB50 0 -11600 200 R 50 50 6 1 B 
X PE3B_RX_DP[5] AB52 0 -11700 200 R 50 50 6 1 B 
X PE3B_RX_DP[6] AC53 0 -11800 200 R 50 50 6 1 B 
X PE3B_RX_DP[7] AC51 0 -11900 200 R 50 50 6 1 B 
X PE3B_TX_DN[4] P52 0 -12000 200 R 50 50 6 1 B 
X PE3B_TX_DN[5] R51 0 -12100 200 R 50 50 6 1 B 
X PE3B_TX_DN[6] P50 0 -12200 200 R 50 50 6 1 B 
X PE3B_TX_DN[7] R49 0 -12300 200 R 50 50 6 1 B 
X PE3B_TX_DP[4] T52 0 -12400 200 R 50 50 6 1 B 
X PE3B_TX_DP[5] U51 0 -12500 200 R 50 50 6 1 B 
X PE3B_TX_DP[6] T50 0 -12600 200 R 50 50 6 1 B 
X PE3B_TX_DP[7] U49 0 -12700 200 R 50 50 6 1 B 
X PE3C_RX_DN[8] AF48 0 -12800 200 R 50 50 6 1 B 
X PE3C_RX_DN[9] AG51 0 -12900 200 R 50 50 6 1 B 
X PE3C_RX_DN[10] AF50 0 -13000 200 R 50 50 6 1 B 
X PE3C_RX_DN[11] AG49 0 -13100 200 R 50 50 6 1 B 
X PE3C_RX_DP[8] AH48 0 -13200 200 R 50 50 6 1 B 
X PE3C_RX_DP[9] AJ51 0 -13300 200 R 50 50 6 1 B 
X PE3C_RX_DP[10] AH50 0 -13400 200 R 50 50 6 1 B 
X PE3C_RX_DP[11] AJ49 0 -13500 200 R 50 50 6 1 B 
X PE3C_TX_DN[8] P46 0 -13600 200 R 50 50 6 1 B 
X PE3C_TX_DN[9] R45 0 -13700 200 R 50 50 6 1 B 
X PE3C_TX_DN[10] AA47 0 -13800 200 R 50 50 6 1 B 
X PE3C_TX_DN[11] Y46 0 -13900 200 R 50 50 6 1 B 
X PE3C_TX_DP[8] T46 0 -14000 200 R 50 50 6 1 B 
X PE3C_TX_DP[9] U45 0 -14100 200 R 50 50 6 1 B 
X PE3C_TX_DP[10] AC47 0 -14200 200 R 50 50 6 1 B 
X PE3C_TX_DP[11] AB46 0 -14300 200 R 50 50 6 1 B 
X PE3D_RX_DN[12] AG47 0 -14400 200 R 50 50 6 1 B 
X PE3D_RX_DN[13] AN47 0 -14500 200 R 50 50 6 1 B 
X PE3D_RX_DN[14] AM46 0 -14600 200 R 50 50 6 1 B 
X PE3D_RX_DN[15] AN45 0 -14700 200 R 50 50 6 1 B 
X PE3D_RX_DP[12] AJ47 0 -14800 200 R 50 50 6 1 B 
X PE3D_RX_DP[13] AR47 0 -14900 200 R 50 50 6 1 B 
X PE3D_RX_DP[14] AP46 0 -15000 200 R 50 50 6 1 B 
X PE3D_RX_DP[15] AR45 0 -15100 200 R 50 50 6 1 B 
X PE3D_TX_DN[12] AA45 0 -15200 200 R 50 50 6 1 B 
X PE3D_TX_DN[13] Y44 0 -15300 200 R 50 50 6 1 B 
X PE3D_TX_DN[14] AC43 0 -15400 200 R 50 50 6 1 B 
X PE3D_TX_DN[15] T44 0 -15500 200 R 50 50 6 1 B 
X PE3D_TX_DP[12] AC45 0 -15600 200 R 50 50 6 1 B 
X PE3D_TX_DP[13] AB44 0 -15700 200 R 50 50 6 1 B 
X PE3D_TX_DP[14] AA43 0 -15800 200 R 50 50 6 1 B 
X PE3D_TX_DP[15] P44 0 -15900 200 R 50 50 6 1 B 
X PE_HP_SCL B46 0 -16000 200 R 50 50 6 1 B 
X PE_HP_SDA D46 0 -16100 200 R 50 50 6 1 B 
S 200 100 1000 -16200 6 1 10 f
X PECI CG55 0 0 200 R 50 50 7 1 B 
X PWRGOOD BJ53 0 -100 200 R 50 50 7 1 B 
X PWR_DEBUG_N AC41 0 -200 200 R 50 50 7 1 B 
X RSVD[80] CF40 0 -300 200 R 50 50 7 1 N 
X RSVD[80] CP40 0 -299 200 R 50 50 7 1 N N
X RSVD[80] R41 1 -299 200 R 50 50 7 1 N N
X RSVD[80] M40 2 -299 200 R 50 50 7 1 N N
X RSVD[80] AV46 3 -299 200 R 50 50 7 1 N N
X RSVD[80] N41 4 -299 200 R 50 50 7 1 N N
X RSVD[80] CU51 5 -299 200 R 50 50 7 1 N N
X RSVD[80] CW51 6 -299 200 R 50 50 7 1 N N
X RSVD[80] B54 7 -299 200 R 50 50 7 1 N N
X RSVD[80] F58 8 -299 200 R 50 50 7 1 N N
X RSVD[80] E57 9 -299 200 R 50 50 7 1 N N
X RSVD[80] DB56 10 -299 200 R 50 50 7 1 N N
X RSVD[80] A53 11 -299 200 R 50 50 7 1 N N
X RSVD[80] AL55 12 -299 200 R 50 50 7 1 N N
X RSVD[80] BD48 13 -299 200 R 50 50 7 1 N N
X RSVD[80] AJ55 14 -299 200 R 50 50 7 1 N N
X RSVD[80] AY46 15 -299 200 R 50 50 7 1 N N
X RSVD[80] CR51 16 -299 200 R 50 50 7 1 N N
X RSVD[80] BK44 17 -299 200 R 50 50 7 1 N N
X RSVD[80] BN45 18 -299 200 R 50 50 7 1 N N
X RSVD[80] BH46 19 -299 200 R 50 50 7 1 N N
X RSVD[80] BG43 20 -299 200 R 50 50 7 1 N N
X RSVD[80] BE43 21 -299 200 R 50 50 7 1 N N
X RSVD[80] BJ45 22 -299 200 R 50 50 7 1 N N
X RSVD[80] BH44 23 -299 200 R 50 50 7 1 N N
X RSVD[80] BJ43 24 -299 200 R 50 50 7 1 N N
X RSVD[80] BM44 25 -299 200 R 50 50 7 1 N N
X RSVD[80] BR45 26 -299 200 R 50 50 7 1 N N
X RSVD[80] BL43 27 -299 200 R 50 50 7 1 N N
X RSVD[80] BP44 28 -299 200 R 50 50 7 1 N N
X RSVD[80] BU43 29 -299 200 R 50 50 7 1 N N
X RSVD[80] BR43 30 -299 200 R 50 50 7 1 N N
X RSVD[80] BD44 31 -299 200 R 50 50 7 1 N N
X RSVD[80] BF44 32 -299 200 R 50 50 7 1 N N
X RSVD[80] BT44 33 -299 200 R 50 50 7 1 N N
X RSVD[80] CA43 34 -299 200 R 50 50 7 1 N N
X RSVD[80] BV44 35 -299 200 R 50 50 7 1 N N
X RSVD[80] BY44 36 -299 200 R 50 50 7 1 N N
X RSVD[80] DE53 37 -299 200 R 50 50 7 1 N N
X RSVD[80] C53 38 -299 200 R 50 50 7 1 N N
X RSVD[80] F56 39 -299 200 R 50 50 7 1 N N
X RSVD[80] D56 40 -299 200 R 50 50 7 1 N N
X RSVD[80] K58 41 -299 200 R 50 50 7 1 N N
X RSVD[80] H58 42 -299 200 R 50 50 7 1 N N
X RSVD[80] AU55 43 -299 200 R 50 50 7 1 N N
X RSVD[80] AR55 44 -299 200 R 50 50 7 1 N N
X RSVD[80] DE55 45 -299 200 R 50 50 7 1 N N
X RSVD[80] DD54 46 -299 200 R 50 50 7 1 N N
X RSVD[80] CY58 47 -299 200 R 50 50 7 1 N N
X RSVD[80] DA57 48 -299 200 R 50 50 7 1 N N
X RSVD[80] BP46 49 -299 200 R 50 50 7 1 N N
X RSVD[80] BM46 50 -299 200 R 50 50 7 1 N N
X RSVD[80] DC3 51 -299 200 R 50 50 7 1 N N
X RSVD[80] CY56 52 -299 200 R 50 50 7 1 N N
X RSVD[80] R53 53 -299 200 R 50 50 7 1 N N
X RSVD[80] U53 54 -299 200 R 50 50 7 1 N N
X RSVD[80] CT50 55 -299 200 R 50 50 7 1 N N
X RSVD[80] DA11 56 -299 200 R 50 50 7 1 N N
X RSVD[80] BL47 57 -299 200 R 50 50 7 1 N N
X RSVD[80] CA53 58 -299 200 R 50 50 7 1 N N
X RSVD[80] AM54 59 -299 200 R 50 50 7 1 N N
X RSVD[80] AP48 60 -299 200 R 50 50 7 1 N N
X RSVD[80] AE45 61 -299 200 R 50 50 7 1 N N
X RSVD[80] AA41 62 -299 200 R 50 50 7 1 N N
X RSVD[80] Y54 63 -299 200 R 50 50 7 1 N N
X RSVD[80] W41 64 -299 200 R 50 50 7 1 N N
X RSVD[80] V42 65 -299 200 R 50 50 7 1 N N
X RSVD[80] R43 66 -299 200 R 50 50 7 1 N N
X RSVD[80] P42 67 -299 200 R 50 50 7 1 N N
X RSVD[80] J41 68 -299 200 R 50 50 7 1 N N
X RSVD[80] H56 69 -299 200 R 50 50 7 1 N N
X RSVD[80] G43 70 -299 200 R 50 50 7 1 N N
X RSVD[80] F46 71 -299 200 R 50 50 7 1 N N
X RSVD[80] E53 72 -299 200 R 50 50 7 1 N N
X RSVD[80] BF48 73 -299 200 R 50 50 7 1 N N
X RSVD[80] C41 74 -299 200 R 50 50 7 1 N N
X RSVD[80] BH48 75 -299 200 R 50 50 7 1 N N
X RSVD[80] AM44 76 -299 200 R 50 50 7 1 N N
X RSVD[80] CN43 77 -299 200 R 50 50 7 1 N N
X RSVD[80] CL43 78 -299 200 R 50 50 7 1 N N
X VCCD_01[29] CB16 0 -400 200 R 50 50 7 1 W 
X VCCD_01[29] CB18 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CB20 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CB22 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CB24 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CB26 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CG17 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CG19 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CG21 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CG23 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CG25 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CM16 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CM18 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CM20 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CM22 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CM24 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CM26 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CU17 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CU19 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CU21 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CU23 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] CU25 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] DB16 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] DB18 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] DB20 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] DB22 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] DB24 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] DB26 0 -400 200 R 50 50 7 1 P N
X VCCD_01[29] DE17 0 -400 200 R 50 50 7 1 P N
X VCCD_23[27] AC15 0 -500 200 R 50 50 7 1 W 
X VCCD_23[27] AC17 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] AC19 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] AC21 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] C11 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] C13 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] C21 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] E15 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] E17 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] E19 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] H12 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] H14 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] H16 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] H18 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] H20 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] H22 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] N11 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] N13 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] N15 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] N17 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] N19 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] N21 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] V14 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] V16 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] V18 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] V20 0 -500 200 R 50 50 7 1 P N
X VCCD_23[27] V22 0 -500 200 R 50 50 7 1 P N
X VCCIN[173] CE41 0 -600 200 R 50 50 7 1 W 
X VCCIN[173] AF42 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AG23 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AG27 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AG29 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AG33 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AG35 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AG39 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AG41 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AH42 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AL17 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AM42 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AN11 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AN17 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AP10 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AP12 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AP14 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AP16 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AP2 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AP4 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AP6 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AP8 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AR1 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AR11 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AR13 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AR15 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AR17 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AR3 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AR5 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AR7 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AR9 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AT10 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AT12 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AT14 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AT16 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AT2 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AT4 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AT42 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AT6 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AT8 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AU1 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AU11 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AU13 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AU15 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AU17 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AU3 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AU5 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AU7 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AU9 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AV10 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AV12 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AV14 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AV16 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AV2 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AV4 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AV6 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AV8 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AW1 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] AY42 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BA1 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BA11 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BA13 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BA15 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BA17 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BA3 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BA5 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BA7 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BA9 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BB10 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BB12 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BB14 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BB16 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BB2 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BB4 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BB6 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BB8 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BC1 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BC11 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BC13 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BC15 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BC17 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BC3 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BC5 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BC7 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BC9 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BD10 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BD12 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BD14 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BD16 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BD2 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BD4 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BD42 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BD6 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BD8 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BE1 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BE11 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BE13 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BE15 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BE17 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BE3 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BE5 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BE7 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BE9 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BG1 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BH10 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BH12 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BH14 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BH16 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BH2 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BH4 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BH42 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BH6 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BH8 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BJ1 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BJ11 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BJ13 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BJ15 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BJ17 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BJ3 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BJ5 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BJ7 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BJ9 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BK10 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BK12 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BK14 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BK16 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BK2 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BK4 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BK6 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BK8 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BL1 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BL11 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BL13 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BL15 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BL17 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BL3 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BL5 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BL7 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BL9 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BM10 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BM12 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BM14 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BM16 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BM2 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BM4 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BM42 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BM6 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BM8 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BN11 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BN13 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BN15 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BN17 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BN3 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BN5 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BN7 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BN9 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BP10 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BP16 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BP42 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BR17 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BU17 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BV42 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BY18 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BY20 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BY22 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BY24 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BY26 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BY30 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BY34 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BY36 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BY38 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BY40 0 -600 200 R 50 50 7 1 P N
X VCCIN[173] BY42 0 -600 200 R 50 50 7 1 P N
X VCCIN_SENSE BN1 0 -700 200 R 50 50 7 1 W 
X VCCIO_IN CC41 0 -800 200 R 50 50 7 1 W 
X VCCPECI CD42 0 -900 200 R 50 50 7 1 W 
X VSS[631] A23 0 -1000 200 R 50 50 7 1 W 
X VSS[631] A37 0 -1000 200 R 50 50 7 1 P N
X VSS[631] A39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] A41 0 -1000 200 R 50 50 7 1 P N
X VSS[631] A43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] A45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] A47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] A49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] A5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] A51 0 -1000 200 R 50 50 7 1 P N
X VSS[631] A7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AA25 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AA29 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AA3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AA31 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AA39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AA55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AA7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AB12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AB36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AB40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AB42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AC11 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AC29 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AC7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AC9 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AD8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE13 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE19 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE23 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE27 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE29 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE35 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE41 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE51 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AE53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF16 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF18 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF2 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF20 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF22 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF24 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF26 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF28 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF30 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF32 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF34 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF38 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF54 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF56 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AF8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AG11 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AG13 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AG17 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AG19 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AG21 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AG25 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AG31 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AG37 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AG43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AG55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AG57 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AH14 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AH2 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AH58 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AH6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AJ11 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AJ17 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AK16 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AK4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AK42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AK44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AK46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AK48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AK50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AK52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AK6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AL11 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AL43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AL45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AL47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AL49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AL51 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AL53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AM10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AM12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AM14 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AM16 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AM2 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AM4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AM56 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AM6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AM8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AN1 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AN13 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AN15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AN3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AN5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AN55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AN57 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AN7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AN9 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AP42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AP44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AP58 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AT44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AT46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AT48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AT50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AT52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AU45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AU47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AU49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AU51 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AU53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AV42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AV54 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AV56 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AW11 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AW13 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AW15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AW17 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AW3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AW5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AW55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AW57 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AW7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AW9 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AY10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AY12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AY14 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AY16 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AY2 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AY4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AY44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AY6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] AY8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] B10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] B36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] B40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] B52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] B6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BB42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BB46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BB50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BB58 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BC45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BC47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BC49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BC51 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BC53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BC55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BC57 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BD52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BD54 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BD56 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BE49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BE51 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BF10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BF12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BF14 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BF16 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BF2 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BF4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BF42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BF6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BF8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BG11 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BG13 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BG15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BG17 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BG3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BG45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BG47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BG5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BG7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BG9 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BH58 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BJ55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BJ57 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BK42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BK46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BK48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BK50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BK52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BK54 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BL45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BL49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BL57 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BN43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BN57 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BP12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BP14 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BP4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BP58 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BP6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BP8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BR1 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BR11 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BR13 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BR15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BR3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BR5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BR53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BR55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BR57 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BR7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BR9 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BT10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BT16 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BT42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BT46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BT48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BT50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BT52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BT54 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BT56 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BU3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BU45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BU47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BU5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BU51 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BV10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BV16 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BW15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BW17 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BW43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BW5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BW7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BY10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BY28 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BY32 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BY58 0 -1000 200 R 50 50 7 1 P N
X VSS[631] BY8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] C33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] C5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] C55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA13 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA17 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA19 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA21 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA23 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA25 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA27 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA29 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA31 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA35 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA37 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA41 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CA57 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB14 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB2 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB30 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB34 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB38 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB54 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CB56 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CC11 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CC3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CC33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CC43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CC45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CC47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CC49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CC5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CC7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CC9 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CD12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CD4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CD40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CD6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CD8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CE15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CE33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CE43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CE45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CE7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CF10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CF12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CF28 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CF32 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CG27 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CG29 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CG31 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CG33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CG35 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CG37 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CG39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CG43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CG45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CG5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CG53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CG7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH30 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH34 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH38 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH54 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CH56 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CJ15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CJ3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CJ33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CJ41 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CJ43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CJ45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CJ47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CJ49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CJ51 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CJ7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CK12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CK4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CK40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CK52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CK54 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CL11 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CL15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CL7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CL9 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CM10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CM28 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CM32 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CM40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CM52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CM54 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CM6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CM8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN11 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN13 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN27 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN29 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN31 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN35 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN37 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN57 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CN7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP14 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP30 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP34 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP38 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CP56 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CR33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CR41 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CR45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CR47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CR49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CR7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CR9 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CT12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CT2 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CT40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CU1 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CU15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CU33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CU7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CV12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CV28 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CV32 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CV40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CV54 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CV58 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CV6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW1 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW27 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW29 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW31 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW35 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW37 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW57 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CW7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY2 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY30 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY34 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY38 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] CY8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] D10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] D24 0 -1000 200 R 50 50 7 1 P N
X VSS[631] D36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] D4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] D40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DA27 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DA3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DA35 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DA41 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DA43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DA45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DA47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DA49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DA51 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DA53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DA55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DA9 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DB12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DB34 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DB40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DB58 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DB6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DC5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DC53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DC55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DD10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DD12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DD34 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DD38 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DD40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DD6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DE15 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DE35 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DE7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DF12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DF40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DF42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DF44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DF46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DF48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DF50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DF52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] DF8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] E1 0 -1000 200 R 50 50 7 1 P N
X VSS[631] E3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] E39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] E41 0 -1000 200 R 50 50 7 1 P N
X VSS[631] F2 0 -1000 200 R 50 50 7 1 P N
X VSS[631] F30 0 -1000 200 R 50 50 7 1 P N
X VSS[631] F32 0 -1000 200 R 50 50 7 1 P N
X VSS[631] F36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] F4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] F42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] F44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] F48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] F50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G1 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G23 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G27 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G35 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G41 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G51 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G57 0 -1000 200 R 50 50 7 1 P N
X VSS[631] G9 0 -1000 200 R 50 50 7 1 P N
X VSS[631] H24 0 -1000 200 R 50 50 7 1 P N
X VSS[631] H26 0 -1000 200 R 50 50 7 1 P N
X VSS[631] H28 0 -1000 200 R 50 50 7 1 P N
X VSS[631] H30 0 -1000 200 R 50 50 7 1 P N
X VSS[631] H32 0 -1000 200 R 50 50 7 1 P N
X VSS[631] H34 0 -1000 200 R 50 50 7 1 P N
X VSS[631] H36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] H40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] H54 0 -1000 200 R 50 50 7 1 P N
X VSS[631] H6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] H8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] J25 0 -1000 200 R 50 50 7 1 P N
X VSS[631] J29 0 -1000 200 R 50 50 7 1 P N
X VSS[631] J3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] J31 0 -1000 200 R 50 50 7 1 P N
X VSS[631] J37 0 -1000 200 R 50 50 7 1 P N
X VSS[631] J5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] J55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] J7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] K10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] K36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] K40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] L29 0 -1000 200 R 50 50 7 1 P N
X VSS[631] L39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] L41 0 -1000 200 R 50 50 7 1 P N
X VSS[631] L5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] M10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] M2 0 -1000 200 R 50 50 7 1 P N
X VSS[631] M36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] M42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] M44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] M46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] M48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] M50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] M52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N23 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N27 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N29 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N35 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N37 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N51 0 -1000 200 R 50 50 7 1 P N
X VSS[631] N53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] P10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] P24 0 -1000 200 R 50 50 7 1 P N
X VSS[631] P26 0 -1000 200 R 50 50 7 1 P N
X VSS[631] P28 0 -1000 200 R 50 50 7 1 P N
X VSS[631] P30 0 -1000 200 R 50 50 7 1 P N
X VSS[631] P32 0 -1000 200 R 50 50 7 1 P N
X VSS[631] P34 0 -1000 200 R 50 50 7 1 P N
X VSS[631] P38 0 -1000 200 R 50 50 7 1 P N
X VSS[631] P40 0 -1000 200 R 50 50 7 1 P N
X VSS[631] P54 0 -1000 200 R 50 50 7 1 P N
X VSS[631] P56 0 -1000 200 R 50 50 7 1 P N
X VSS[631] R11 0 -1000 200 R 50 50 7 1 P N
X VSS[631] R25 0 -1000 200 R 50 50 7 1 P N
X VSS[631] R29 0 -1000 200 R 50 50 7 1 P N
X VSS[631] R31 0 -1000 200 R 50 50 7 1 P N
X VSS[631] R39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] R5 0 -1000 200 R 50 50 7 1 P N
X VSS[631] R55 0 -1000 200 R 50 50 7 1 P N
X VSS[631] R9 0 -1000 200 R 50 50 7 1 P N
X VSS[631] T36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] T4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] T42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] T6 0 -1000 200 R 50 50 7 1 P N
X VSS[631] T8 0 -1000 200 R 50 50 7 1 P N
X VSS[631] U29 0 -1000 200 R 50 50 7 1 P N
X VSS[631] U3 0 -1000 200 R 50 50 7 1 P N
X VSS[631] U39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] U41 0 -1000 200 R 50 50 7 1 P N
X VSS[631] U43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] U7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] V10 0 -1000 200 R 50 50 7 1 P N
X VSS[631] V12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] V36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] V44 0 -1000 200 R 50 50 7 1 P N
X VSS[631] V46 0 -1000 200 R 50 50 7 1 P N
X VSS[631] V48 0 -1000 200 R 50 50 7 1 P N
X VSS[631] V50 0 -1000 200 R 50 50 7 1 P N
X VSS[631] V52 0 -1000 200 R 50 50 7 1 P N
X VSS[631] W23 0 -1000 200 R 50 50 7 1 P N
X VSS[631] W27 0 -1000 200 R 50 50 7 1 P N
X VSS[631] W33 0 -1000 200 R 50 50 7 1 P N
X VSS[631] W35 0 -1000 200 R 50 50 7 1 P N
X VSS[631] W39 0 -1000 200 R 50 50 7 1 P N
X VSS[631] W43 0 -1000 200 R 50 50 7 1 P N
X VSS[631] W45 0 -1000 200 R 50 50 7 1 P N
X VSS[631] W47 0 -1000 200 R 50 50 7 1 P N
X VSS[631] W49 0 -1000 200 R 50 50 7 1 P N
X VSS[631] W51 0 -1000 200 R 50 50 7 1 P N
X VSS[631] W53 0 -1000 200 R 50 50 7 1 P N
X VSS[631] W7 0 -1000 200 R 50 50 7 1 P N
X VSS[631] Y12 0 -1000 200 R 50 50 7 1 P N
X VSS[631] Y24 0 -1000 200 R 50 50 7 1 P N
X VSS[631] Y26 0 -1000 200 R 50 50 7 1 P N
X VSS[631] Y28 0 -1000 200 R 50 50 7 1 P N
X VSS[631] Y30 0 -1000 200 R 50 50 7 1 P N
X VSS[631] Y32 0 -1000 200 R 50 50 7 1 P N
X VSS[631] Y34 0 -1000 200 R 50 50 7 1 P N
X VSS[631] Y36 0 -1000 200 R 50 50 7 1 P N
X VSS[631] Y4 0 -1000 200 R 50 50 7 1 P N
X VSS[631] Y42 0 -1000 200 R 50 50 7 1 P N
X VSS[631] Y56 0 -1000 200 R 50 50 7 1 P N
X VSS_VCCIN_SENSE BP2 0 -1100 200 R 50 50 7 1 W 
S 200 100 1000 -1200 7 1 10 f
X QPI0_CLKRX_DN BM58 0 0 200 R 50 50 8 1 B 
X QPI0_CLKRX_DP BK58 0 -100 200 R 50 50 8 1 B 
X QPI0_CLKTX_DN CF44 0 -200 200 R 50 50 8 1 B 
X QPI0_CLKTX_DP CD44 0 -300 200 R 50 50 8 1 B 
X QPI0_DRX_DN[0] BG51 0 -400 200 R 50 50 8 1 B 
X QPI0_DRX_DN[1] BF52 0 -500 200 R 50 50 8 1 B 
X QPI0_DRX_DN[2] BG53 0 -600 200 R 50 50 8 1 B 
X QPI0_DRX_DN[3] BG55 0 -700 200 R 50 50 8 1 B 
X QPI0_DRX_DN[4] BH56 0 -800 200 R 50 50 8 1 B 
X QPI0_DRX_DN[5] BH54 0 -900 200 R 50 50 8 1 B 
X QPI0_DRX_DN[6] BH50 0 -1000 200 R 50 50 8 1 B 
X QPI0_DRX_DN[7] BF58 0 -1100 200 R 50 50 8 1 B 
X QPI0_DRX_DN[8] BG57 0 -1200 200 R 50 50 8 1 B 
X QPI0_DRX_DN[9] BP56 0 -1300 200 R 50 50 8 1 B 
X QPI0_DRX_DN[10] BN55 0 -1400 200 R 50 50 8 1 B 
X QPI0_DRX_DN[11] BP54 0 -1500 200 R 50 50 8 1 B 
X QPI0_DRX_DN[12] BN53 0 -1600 200 R 50 50 8 1 B 
X QPI0_DRX_DN[13] BP52 0 -1700 200 R 50 50 8 1 B 
X QPI0_DRX_DN[14] BR51 0 -1800 200 R 50 50 8 1 B 
X QPI0_DRX_DN[15] BP50 0 -1900 200 R 50 50 8 1 B 
X QPI0_DRX_DN[16] BR49 0 -2000 200 R 50 50 8 1 B 
X QPI0_DRX_DN[17] BJ49 0 -2100 200 R 50 50 8 1 B 
X QPI0_DRX_DN[18] BP48 0 -2200 200 R 50 50 8 1 B 
X QPI0_DRX_DN[19] BR47 0 -2300 200 R 50 50 8 1 B 
X QPI0_DRX_DP[0] BJ51 0 -2400 200 R 50 50 8 1 B 
X QPI0_DRX_DP[1] BH52 0 -2500 200 R 50 50 8 1 B 
X QPI0_DRX_DP[2] BE53 0 -2600 200 R 50 50 8 1 B 
X QPI0_DRX_DP[3] BE55 0 -2700 200 R 50 50 8 1 B 
X QPI0_DRX_DP[4] BF56 0 -2800 200 R 50 50 8 1 B 
X QPI0_DRX_DP[5] BF54 0 -2900 200 R 50 50 8 1 B 
X QPI0_DRX_DP[6] BF50 0 -3000 200 R 50 50 8 1 B 
X QPI0_DRX_DP[7] BD58 0 -3100 200 R 50 50 8 1 B 
X QPI0_DRX_DP[8] BE57 0 -3200 200 R 50 50 8 1 B 
X QPI0_DRX_DP[9] BM56 0 -3300 200 R 50 50 8 1 B 
X QPI0_DRX_DP[10] BL55 0 -3400 200 R 50 50 8 1 B 
X QPI0_DRX_DP[11] BM54 0 -3500 200 R 50 50 8 1 B 
X QPI0_DRX_DP[12] BL53 0 -3600 200 R 50 50 8 1 B 
X QPI0_DRX_DP[13] BM52 0 -3700 200 R 50 50 8 1 B 
X QPI0_DRX_DP[14] BN51 0 -3800 200 R 50 50 8 1 B 
X QPI0_DRX_DP[15] BM50 0 -3900 200 R 50 50 8 1 B 
X QPI0_DRX_DP[16] BN49 0 -4000 200 R 50 50 8 1 B 
X QPI0_DRX_DP[17] BG49 0 -4100 200 R 50 50 8 1 B 
X QPI0_DRX_DP[18] BM48 0 -4200 200 R 50 50 8 1 B 
X QPI0_DRX_DP[19] BN47 0 -4300 200 R 50 50 8 1 B 
X QPI0_DTX_DN[0] BW49 0 -4400 200 R 50 50 8 1 B 
X QPI0_DTX_DN[1] BW51 0 -4500 200 R 50 50 8 1 B 
X QPI0_DTX_DN[2] BW53 0 -4600 200 R 50 50 8 1 B 
X QPI0_DTX_DN[3] BY54 0 -4700 200 R 50 50 8 1 B 
X QPI0_DTX_DN[4] BW55 0 -4800 200 R 50 50 8 1 B 
X QPI0_DTX_DN[5] BV58 0 -4900 200 R 50 50 8 1 B 
X QPI0_DTX_DN[6] BW47 0 -5000 200 R 50 50 8 1 B 
X QPI0_DTX_DN[7] BW57 0 -5100 200 R 50 50 8 1 B 
X QPI0_DTX_DN[8] BY56 0 -5200 200 R 50 50 8 1 B 
X QPI0_DTX_DN[9] BW45 0 -5300 200 R 50 50 8 1 B 
X QPI0_DTX_DN[10] CF46 0 -5400 200 R 50 50 8 1 B 
X QPI0_DTX_DN[11] BY52 0 -5500 200 R 50 50 8 1 B 
X QPI0_DTX_DN[12] CA47 0 -5600 200 R 50 50 8 1 B 
X QPI0_DTX_DN[13] CA49 0 -5700 200 R 50 50 8 1 B 
X QPI0_DTX_DN[14] CG47 0 -5800 200 R 50 50 8 1 B 
X QPI0_DTX_DN[15] CF48 0 -5900 200 R 50 50 8 1 B 
X QPI0_DTX_DN[16] CF50 0 -6000 200 R 50 50 8 1 B 
X QPI0_DTX_DN[17] CF52 0 -6100 200 R 50 50 8 1 B 
X QPI0_DTX_DN[18] CG51 0 -6200 200 R 50 50 8 1 B 
X QPI0_DTX_DN[19] CG49 0 -6300 200 R 50 50 8 1 B 
X QPI0_DTX_DP[0] BV50 0 -6400 200 R 50 50 8 1 B 
X QPI0_DTX_DP[1] BV52 0 -6500 200 R 50 50 8 1 B 
X QPI0_DTX_DP[2] BU53 0 -6600 200 R 50 50 8 1 B 
X QPI0_DTX_DP[3] BV54 0 -6700 200 R 50 50 8 1 B 
X QPI0_DTX_DP[4] BU55 0 -6800 200 R 50 50 8 1 B 
X QPI0_DTX_DP[5] BT58 0 -6900 200 R 50 50 8 1 B 
X QPI0_DTX_DP[6] BV48 0 -7000 200 R 50 50 8 1 B 
X QPI0_DTX_DP[7] BU57 0 -7100 200 R 50 50 8 1 B 
X QPI0_DTX_DP[8] BV56 0 -7200 200 R 50 50 8 1 B 
X QPI0_DTX_DP[9] BV46 0 -7300 200 R 50 50 8 1 B 
X QPI0_DTX_DP[10] CD46 0 -7400 200 R 50 50 8 1 B 
X QPI0_DTX_DP[11] CA51 0 -7500 200 R 50 50 8 1 B 
X QPI0_DTX_DP[12] BY48 0 -7600 200 R 50 50 8 1 B 
X QPI0_DTX_DP[13] BY50 0 -7700 200 R 50 50 8 1 B 
X QPI0_DTX_DP[14] CE47 0 -7800 200 R 50 50 8 1 B 
X QPI0_DTX_DP[15] CD48 0 -7900 200 R 50 50 8 1 B 
X QPI0_DTX_DP[16] CD50 0 -8000 200 R 50 50 8 1 B 
X QPI0_DTX_DP[17] CD52 0 -8100 200 R 50 50 8 1 B 
X QPI0_DTX_DP[18] CE51 0 -8200 200 R 50 50 8 1 B 
X QPI0_DTX_DP[19] CE49 0 -8300 200 R 50 50 8 1 B 
X QPI1_CLKRX_DN CL53 0 -8400 200 R 50 50 8 1 B 
X QPI1_CLKRX_DP CJ53 0 -8500 200 R 50 50 8 1 B 
X QPI1_CLKTX_DN CY54 0 -8600 200 R 50 50 8 1 B 
X QPI1_CLKTX_DP DB54 0 -8700 200 R 50 50 8 1 B 
X QPI1_DRX_DN[0] CM44 0 -8800 200 R 50 50 8 1 B 
X QPI1_DRX_DN[1] CN45 0 -8900 200 R 50 50 8 1 B 
X QPI1_DRX_DN[2] CM46 0 -9000 200 R 50 50 8 1 B 
X QPI1_DRX_DN[3] CN47 0 -9100 200 R 50 50 8 1 B 
X QPI1_DRX_DN[4] CM48 0 -9200 200 R 50 50 8 1 B 
X QPI1_DRX_DN[5] CN49 0 -9300 200 R 50 50 8 1 B 
X QPI1_DRX_DN[6] CM50 0 -9400 200 R 50 50 8 1 B 
X QPI1_DRX_DN[7] CN51 0 -9500 200 R 50 50 8 1 B 
X QPI1_DRX_DN[8] CV52 0 -9600 200 R 50 50 8 1 B 
X QPI1_DRX_DN[9] CU53 0 -9700 200 R 50 50 8 1 B 
X QPI1_DRX_DN[10] CT54 0 -9800 200 R 50 50 8 1 B 
X QPI1_DRX_DN[11] CR55 0 -9900 200 R 50 50 8 1 B 
X QPI1_DRX_DN[12] CT56 0 -10000 200 R 50 50 8 1 B 
X QPI1_DRX_DN[13] CR57 0 -10100 200 R 50 50 8 1 B 
X QPI1_DRX_DN[14] CP58 0 -10200 200 R 50 50 8 1 B 
X QPI1_DRX_DN[15] CK56 0 -10300 200 R 50 50 8 1 B 
X QPI1_DRX_DN[16] CL55 0 -10400 200 R 50 50 8 1 B 
X QPI1_DRX_DN[17] CF54 0 -10500 200 R 50 50 8 1 B 
X QPI1_DRX_DN[18] CF56 0 -10600 200 R 50 50 8 1 B 
X QPI1_DRX_DN[19] CE55 0 -10700 200 R 50 50 8 1 B 
X QPI1_DRX_DP[0] CK44 0 -10800 200 R 50 50 8 1 B 
X QPI1_DRX_DP[1] CL45 0 -10900 200 R 50 50 8 1 B 
X QPI1_DRX_DP[2] CK46 0 -11000 200 R 50 50 8 1 B 
X QPI1_DRX_DP[3] CL47 0 -11100 200 R 50 50 8 1 B 
X QPI1_DRX_DP[4] CK48 0 -11200 200 R 50 50 8 1 B 
X QPI1_DRX_DP[5] CL49 0 -11300 200 R 50 50 8 1 B 
X QPI1_DRX_DP[6] CK50 0 -11400 200 R 50 50 8 1 B 
X QPI1_DRX_DP[7] CL51 0 -11500 200 R 50 50 8 1 B 
X QPI1_DRX_DP[8] CT52 0 -11600 200 R 50 50 8 1 B 
X QPI1_DRX_DP[9] CR53 0 -11700 200 R 50 50 8 1 B 
X QPI1_DRX_DP[10] CP54 0 -11800 200 R 50 50 8 1 B 
X QPI1_DRX_DP[11] CU55 0 -11900 200 R 50 50 8 1 B 
X QPI1_DRX_DP[12] CV56 0 -12000 200 R 50 50 8 1 B 
X QPI1_DRX_DP[13] CU57 0 -12100 200 R 50 50 8 1 B 
X QPI1_DRX_DP[14] CT58 0 -12200 200 R 50 50 8 1 B 
X QPI1_DRX_DP[15] CM56 0 -12300 200 R 50 50 8 1 B 
X QPI1_DRX_DP[16] CJ55 0 -12400 200 R 50 50 8 1 B 
X QPI1_DRX_DP[17] CD54 0 -12500 200 R 50 50 8 1 B 
X QPI1_DRX_DP[18] CD56 0 -12600 200 R 50 50 8 1 B 
X QPI1_DRX_DP[19] CC55 0 -12700 200 R 50 50 8 1 B 
X QPI1_DTX_DN[0] DE41 0 -12800 200 R 50 50 8 1 B 
X QPI1_DTX_DN[1] DB42 0 -12900 200 R 50 50 8 1 B 
X QPI1_DTX_DN[2] CW41 0 -13000 200 R 50 50 8 1 B 
X QPI1_DTX_DN[3] DE43 0 -13100 200 R 50 50 8 1 B 
X QPI1_DTX_DN[4] DB44 0 -13200 200 R 50 50 8 1 B 
X QPI1_DTX_DN[5] CV42 0 -13300 200 R 50 50 8 1 B 
X QPI1_DTX_DN[6] DE45 0 -13400 200 R 50 50 8 1 B 
X QPI1_DTX_DN[7] DB46 0 -13500 200 R 50 50 8 1 B 
X QPI1_DTX_DN[8] CW43 0 -13600 200 R 50 50 8 1 B 
X QPI1_DTX_DN[9] DE47 0 -13700 200 R 50 50 8 1 B 
X QPI1_DTX_DN[10] DD48 0 -13800 200 R 50 50 8 1 B 
X QPI1_DTX_DN[11] CW45 0 -13900 200 R 50 50 8 1 B 
X QPI1_DTX_DN[12] DC49 0 -14000 200 R 50 50 8 1 B 
X QPI1_DTX_DN[13] DD50 0 -14100 200 R 50 50 8 1 B 
X QPI1_DTX_DN[14] CW47 0 -14200 200 R 50 50 8 1 B 
X QPI1_DTX_DN[15] DC51 0 -14300 200 R 50 50 8 1 B 
X QPI1_DTX_DN[16] DD52 0 -14400 200 R 50 50 8 1 B 
X QPI1_DTX_DN[17] CV48 0 -14500 200 R 50 50 8 1 B 
X QPI1_DTX_DN[18] CV46 0 -14600 200 R 50 50 8 1 B 
X QPI1_DTX_DN[19] CV44 0 -14700 200 R 50 50 8 1 B 
X QPI1_DTX_DP[0] DC41 0 -14800 200 R 50 50 8 1 B 
X QPI1_DTX_DP[1] DD42 0 -14900 200 R 50 50 8 1 B 
X QPI1_DTX_DP[2] CU41 0 -15000 200 R 50 50 8 1 B 
X QPI1_DTX_DP[3] DC43 0 -15100 200 R 50 50 8 1 B 
X QPI1_DTX_DP[4] DD44 0 -15200 200 R 50 50 8 1 B 
X QPI1_DTX_DP[5] CT42 0 -15300 200 R 50 50 8 1 B 
X QPI1_DTX_DP[6] DC45 0 -15400 200 R 50 50 8 1 B 
X QPI1_DTX_DP[7] DD46 0 -15500 200 R 50 50 8 1 B 
X QPI1_DTX_DP[8] CU43 0 -15600 200 R 50 50 8 1 B 
X QPI1_DTX_DP[9] DC47 0 -15700 200 R 50 50 8 1 B 
X QPI1_DTX_DP[10] DB48 0 -15800 200 R 50 50 8 1 B 
X QPI1_DTX_DP[11] CU45 0 -15900 200 R 50 50 8 1 B 
X QPI1_DTX_DP[12] DE49 0 -16000 200 R 50 50 8 1 B 
X QPI1_DTX_DP[13] DB50 0 -16100 200 R 50 50 8 1 B 
X QPI1_DTX_DP[14] CU47 0 -16200 200 R 50 50 8 1 B 
X QPI1_DTX_DP[15] DE51 0 -16300 200 R 50 50 8 1 B 
X QPI1_DTX_DP[16] DB52 0 -16400 200 R 50 50 8 1 B 
X QPI1_DTX_DP[17] CT48 0 -16500 200 R 50 50 8 1 B 
X QPI1_DTX_DP[18] CT46 0 -16600 200 R 50 50 8 1 B 
X QPI1_DTX_DP[19] CT44 0 -16700 200 R 50 50 8 1 B 
S 200 100 1000 -16800 8 1 10 f
ENDDRAW
ENDDEF
#End Library
