# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE0_NANO_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/LELEC2531/DE0_NANO_3 {C:/LELEC2531/DE0_NANO_3/my_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Oct 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/LELEC2531/DE0_NANO_3" C:/LELEC2531/DE0_NANO_3/my_pll.v 
# -- Compiling module my_pll
# 
# Top level modules:
# 	my_pll
# End time: 11:52:28 on Oct 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/LELEC2531/DE0_NANO_3/db {C:/LELEC2531/DE0_NANO_3/db/my_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Oct 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/LELEC2531/DE0_NANO_3/db" C:/LELEC2531/DE0_NANO_3/db/my_pll_altpll.v 
# -- Compiling module my_pll_altpll
# 
# Top level modules:
# 	my_pll_altpll
# End time: 11:52:28 on Oct 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/LELEC2531/DE0_NANO_3 {C:/LELEC2531/DE0_NANO_3/Homework_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Oct 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/LELEC2531/DE0_NANO_3" C:/LELEC2531/DE0_NANO_3/Homework_3.sv 
# -- Compiling module Homework_3
# -- Compiling module taillight
# 
# Top level modules:
# 	Homework_3
# End time: 11:52:28 on Oct 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/LELEC2531/DE0_NANO_3 {C:/LELEC2531/DE0_NANO_3/DE0_NANO_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Oct 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/LELEC2531/DE0_NANO_3" C:/LELEC2531/DE0_NANO_3/DE0_NANO_3.sv 
# -- Compiling module DE0_NANO_3
# -- Compiling module Clock_divider
# 
# Top level modules:
# 	DE0_NANO_3
# End time: 11:52:28 on Oct 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/LELEC2531/DE0_NANO_3 {C:/LELEC2531/DE0_NANO_3/test_homework_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Oct 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/LELEC2531/DE0_NANO_3" C:/LELEC2531/DE0_NANO_3/test_homework_3.sv 
# -- Compiling module test_homework_3
# 
# Top level modules:
# 	test_homework_3
# End time: 11:52:28 on Oct 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  test_homework_3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" test_homework_3 
# Start time: 11:52:28 on Oct 09,2021
# Loading sv_std.std
# Loading work.test_homework_3
# Loading work.Homework_3
# Loading work.taillight
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10500 ms
# End time: 11:52:46 on Oct 09,2021, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
