v 20130925 2
C 14900 66400 1 180 1 opamp-1.sym
{
T 15600 65600 5 10 0 0 180 6 1
device=OPAMP
T 15600 65800 5 10 1 1 180 6 1
refdes=U1
T 15600 65000 5 10 0 0 180 6 1
symversion=0.1
}
C 14000 66100 1 0 0 resistor-1.sym
{
T 14300 66500 5 10 0 0 0 0 1
device=RESISTOR
T 14200 66400 5 10 1 1 0 0 1
refdes=R1
}
C 14000 65700 1 0 0 resistor-1.sym
{
T 14300 66100 5 10 0 0 0 0 1
device=RESISTOR
T 14200 66000 5 10 1 1 0 0 1
refdes=R2
}
C 13100 65700 1 0 0 resistor-1.sym
{
T 13400 66100 5 10 0 0 0 0 1
device=RESISTOR
T 13300 66000 5 10 1 1 0 0 1
refdes=R3
}
C 15000 66600 1 0 0 resistor-1.sym
{
T 15300 67000 5 10 0 0 0 0 1
device=RESISTOR
T 15200 66900 5 10 1 1 0 0 1
refdes=R4
}
N 15900 66700 15900 66000 4
N 15000 66700 14900 66700 4
N 14900 66700 14900 66200 4
N 14000 66200 13100 66200 4
N 13100 65800 13100 66500 4
C 16800 66200 1 180 1 opamp-1.sym
{
T 17500 65400 5 10 0 0 180 6 1
device=OPAMP
T 17500 65600 5 10 1 1 180 6 1
refdes=U2
T 17500 64800 5 10 0 0 180 6 1
symversion=0.1
}
C 15900 65900 1 0 0 resistor-1.sym
{
T 16200 66300 5 10 0 0 0 0 1
device=RESISTOR
T 16100 66200 5 10 1 1 0 0 1
refdes=R5
}
C 16800 66300 1 0 0 capacitor-1.sym
{
T 17000 67000 5 10 0 0 0 0 1
device=CAPACITOR
T 17000 66800 5 10 1 1 0 0 1
refdes=C1
T 17000 67200 5 10 0 0 0 0 1
symversion=0.1
}
N 16800 66500 16800 66000 4
N 17700 66500 17800 66500 4
N 17800 64900 17800 66500 4
C 21300 68000 1 180 1 opamp-1.sym
{
T 22000 67200 5 10 0 0 180 6 1
device=OPAMP
T 22000 66600 5 10 0 0 180 6 1
symversion=0.1
T 22000 67400 5 10 1 1 180 6 1
refdes=U3
}
C 20400 67700 1 0 0 resistor-1.sym
{
T 20700 68100 5 10 0 0 0 0 1
device=RESISTOR
T 20600 68000 5 10 1 1 0 0 1
refdes=R7
}
C 20400 67300 1 0 0 resistor-1.sym
{
T 20700 67700 5 10 0 0 0 0 1
device=RESISTOR
T 20600 67600 5 10 1 1 0 0 1
refdes=R8
}
C 19500 67300 1 0 0 resistor-1.sym
{
T 19800 67700 5 10 0 0 0 0 1
device=RESISTOR
T 19700 67600 5 10 1 1 0 0 1
refdes=R9
}
C 21400 68200 1 0 0 resistor-1.sym
{
T 21700 68600 5 10 0 0 0 0 1
device=RESISTOR
T 21600 68500 5 10 1 1 0 0 1
refdes=R10
}
N 22300 66200 22300 68300 4
N 21400 68300 21300 68300 4
N 21300 68300 21300 67800 4
N 18500 67800 20400 67800 4
N 19500 67200 19500 67800 4
C 22500 66400 1 180 1 opamp-1.sym
{
T 23200 65600 5 10 0 0 180 6 1
device=OPAMP
T 23200 65800 5 10 1 1 180 6 1
refdes=U4
T 23200 65000 5 10 0 0 180 6 1
symversion=0.1
}
N 17800 65800 22500 65800 4
C 20900 66400 1 0 1 npn-2.sym
{
T 20300 66900 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 20500 66800 5 10 1 1 0 6 1
refdes=Q1
}
C 20300 66100 1 0 0 gnd-1.sym
C 13900 64500 1 0 0 gnd-1.sym
N 22300 66200 22500 66200 4
C 18500 67600 1 180 1 opamp-1.sym
{
T 19200 66800 5 10 0 0 180 6 1
device=OPAMP
T 19200 67000 5 10 1 1 180 6 1
refdes=U5
T 19200 66200 5 10 0 0 180 6 1
symversion=0.1
}
N 18500 67400 18500 67800 4
C 20900 66800 1 0 0 resistor-1.sym
{
T 21200 67200 5 10 0 0 0 0 1
device=RESISTOR
T 21100 67100 5 10 1 1 0 0 1
refdes=R11
}
C 12100 66200 1 180 1 opamp-1.sym
{
T 12800 65400 5 10 0 0 180 6 1
device=OPAMP
T 12800 65600 5 10 1 1 180 6 1
refdes=U6
T 12800 64800 5 10 0 0 180 6 1
symversion=0.1
}
N 13100 66500 12100 66500 4
N 12100 66500 12100 66000 4
C 14500 64800 1 0 1 npn-2.sym
{
T 13900 65300 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 14100 65200 5 10 1 1 0 6 1
refdes=Q2
}
C 14500 65200 1 0 0 resistor-1.sym
{
T 14800 65600 5 10 0 0 0 0 1
device=RESISTOR
T 14700 65500 5 10 1 1 0 0 1
refdes=R12
}
N 21800 66900 23500 66900 4
N 23500 63300 23500 66900 4
C 22500 65300 1 180 0 opamp-1.sym
{
T 21800 64500 5 10 0 0 180 0 1
device=OPAMP
T 21800 64700 5 10 1 1 180 0 1
refdes=U7
T 21800 63900 5 10 0 0 180 0 1
symversion=0.1
}
C 22500 65000 1 0 0 resistor-1.sym
{
T 22800 65400 5 10 0 0 0 0 1
device=RESISTOR
T 22700 65300 5 10 1 1 0 0 1
refdes=R13
}
C 21500 65400 1 0 0 resistor-1.sym
{
T 21800 65800 5 10 0 0 0 0 1
device=RESISTOR
T 21700 65700 5 10 1 1 0 0 1
refdes=R14
}
N 21500 64000 21500 65500 4
N 22400 65500 22500 65500 4
N 22500 65500 22500 65100 4
N 23400 65100 23500 65100 4
C 22400 64400 1 0 0 gnd-1.sym
N 15400 65300 21500 65300 4
C 20200 64600 1 180 1 opamp-1.sym
{
T 20900 63800 5 10 0 0 180 6 1
device=OPAMP
T 20900 63200 5 10 0 0 180 6 1
symversion=0.1
T 20900 64000 5 10 1 1 180 6 1
refdes=U8
}
C 19300 64300 1 0 0 resistor-1.sym
{
T 19600 64700 5 10 0 0 0 0 1
device=RESISTOR
T 19500 64600 5 10 1 1 0 0 1
refdes=R6
}
C 19300 63900 1 0 0 resistor-1.sym
{
T 19600 64300 5 10 0 0 0 0 1
device=RESISTOR
T 19500 64200 5 10 1 1 0 0 1
refdes=R15
}
C 18400 63900 1 0 0 resistor-1.sym
{
T 18700 64300 5 10 0 0 0 0 1
device=RESISTOR
T 18600 64200 5 10 1 1 0 0 1
refdes=R16
}
C 20300 64800 1 0 0 resistor-1.sym
{
T 20600 65200 5 10 0 0 0 0 1
device=RESISTOR
T 20500 65100 5 10 1 1 0 0 1
refdes=R17
}
N 21200 64900 21200 64200 4
N 20300 64900 20200 64900 4
N 20200 64900 20200 64400 4
N 19300 64400 18400 64400 4
N 18400 64000 18400 64700 4
C 19200 62700 1 0 0 gnd-1.sym
C 17400 64400 1 180 1 opamp-1.sym
{
T 18100 63600 5 10 0 0 180 6 1
device=OPAMP
T 18100 63000 5 10 0 0 180 6 1
symversion=0.1
T 18100 63800 5 10 1 1 180 6 1
refdes=U9
}
N 18400 64700 17400 64700 4
N 17400 64700 17400 64200 4
C 19800 63000 1 0 1 npn-2.sym
{
T 19200 63500 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 19400 63400 5 10 1 1 0 6 1
refdes=Q3
}
C 19800 63400 1 0 0 resistor-1.sym
{
T 20100 63800 5 10 0 0 0 0 1
device=RESISTOR
T 20000 63700 5 10 1 1 0 0 1
refdes=R18
}
N 17800 64900 17100 64900 4
N 17100 64900 17100 63800 4
N 17100 63800 17400 63800 4
N 21200 64200 24100 64200 4
C 17700 66900 1 0 0 input-1.sym
{
T 17700 67200 5 10 0 0 0 0 1
device=INPUT
}
C 11300 65500 1 0 0 input-1.sym
{
T 11300 65800 5 10 0 0 0 0 1
device=INPUT
}
C 24100 65900 1 0 0 output-1.sym
{
T 24200 66200 5 10 0 0 0 0 1
device=OUTPUT
}
C 24100 64100 1 0 0 output-1.sym
{
T 24200 64400 5 10 0 0 0 0 1
device=OUTPUT
}
C 24100 66500 1 0 0 output-1.sym
{
T 24200 66800 5 10 0 0 0 0 1
device=OUTPUT
}
N 24100 66000 23500 66000 4
N 24100 66600 21500 66600 4
N 21500 66600 21500 65800 4
T 25000 66500 9 10 1 0 0 0 1
triangular
T 25000 65900 9 10 1 0 0 0 1
cuadrada
T 25000 64100 9 10 1 0 0 0 1
diente de sierra
L 26000 66600 26100 66800 3 0 0 0 -1 -1
L 26300 66400 26100 66800 3 0 0 0 -1 -1
L 26400 66600 26300 66400 3 0 0 0 -1 -1
L 26000 65900 26000 66100 3 0 0 0 -1 -1
L 26200 66100 26000 66100 3 0 0 0 -1 -1
L 26200 65700 26200 66100 3 0 0 0 -1 -1
L 26400 65700 26200 65700 3 0 0 0 -1 -1
L 26400 65700 26400 65900 3 0 0 0 -1 -1
L 26400 64100 26400 64300 3 0 0 0 -1 -1
L 26600 63900 26400 64300 3 0 0 0 -1 -1
L 26600 64100 26600 63900 3 0 0 0 -1 -1
C 20700 63300 1 0 0 switch-spdt-1.sym
{
T 21100 64100 5 10 0 0 0 0 1
device=SPDT
T 21000 63200 5 10 1 1 0 0 1
refdes=S1
}
N 21600 63700 21900 63700 4
N 21900 63700 21900 64000 4
N 21900 64000 21500 64000 4
N 21600 63300 23500 63300 4
L 22000 63700 22000 63900 3 0 0 0 -1 -1
L 22200 63500 22000 63900 3 0 0 0 -1 -1
L 22200 63700 22200 63500 3 0 0 0 -1 -1
L 22200 63000 22200 63200 3 0 0 0 -1 -1
L 22000 62800 22200 63200 3 0 0 0 -1 -1
L 22000 63000 22000 62800 3 0 0 0 -1 -1
T 12400 63800 9 10 1 0 0 0 2
CC-BY-SA Santiago Calvo Ramos
<santiagocalvoramos@gmail.com>
C 16700 65300 1 0 0 gnd-1.sym
T 12400 68000 9 10 1 0 0 0 1
R1=R4=2R3=2R2
T 12400 67700 9 10 1 0 0 0 1
R7=R10=2R9=2R8
T 12400 67400 9 10 1 0 0 0 1
R6=R17=2R16=2R18
T 12400 67100 9 10 1 0 0 0 1
R14=R13
