==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.4
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc6slx45tfgg484-3'
@I [IMPL-8] Exporting RTL as an IP for System Generator for DSP (ISE).
@I [LIC-101] Checked in feature [VIVADO_HLS]
