// Seed: 2101060540
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always if (1 + id_6) #(1) $display;
  wire id_10;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3
);
  assign id_0 = 1;
  assign id_0 = ~id_3;
  always id_0 <= 1;
  wire id_5;
  wire id_6;
  wire id_7;
  or primCall (id_0, id_10, id_9, id_3, id_5, id_1, id_8, id_6, id_7, id_11);
  wand id_8, id_9;
  wire id_10, id_11;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11,
      id_10,
      id_8,
      id_10
  );
endmodule
