digraph "CFG for '_Z6vmultxdPKdS0_Pd' function" {
	label="CFG for '_Z6vmultxdPKdS0_Pd' function";

	Node0x48dd020 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = sext i32 %13 to i64\l  %15 = getelementptr inbounds double, double addrspace(1)* %1, i64 %14\l  %16 = load double, double addrspace(1)* %15, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %17 = fmul contract double %16, %0\l  %18 = getelementptr inbounds double, double addrspace(1)* %2, i64 %14\l  %19 = load double, double addrspace(1)* %18, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %20 = fmul contract double %17, %19\l  %21 = getelementptr inbounds double, double addrspace(1)* %3, i64 %14\l  store double %20, double addrspace(1)* %21, align 8, !tbaa !7\l  ret void\l}"];
}
