Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Nov 18 15:14:51 2022
| Host         : liara running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             293 |           66 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              61 |           27 |
| Yes          | No                    | No                     |             246 |           57 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             355 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                                                         Enable Signal                                                                                                         |                                                                                                                  Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                                                                                                               | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_154_4_fu_62/hdiv_16ns_16ns_16_5_no_dsp_1_U44/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q[1]_i_2_0 |                1 |              1 |         1.00 |
|  ap_clk      |                                                                                                                                                                                                                               | bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/ap_enable_reg_pp0_iter1_i_1_n_7                                                                                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      |                                                                                                                                                                                                                               | bd_0_i/hls_inst/inst/grp_send_data_burst_fu_300/ap_enable_reg_pp0_iter2_i_1_n_7                                                                                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                                                                                                                                                                            | ap_rst_n                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/reg_id_fu_170[0]_i_1_n_7                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                             |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                                                                                                                    | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_7                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_send_data_burst_fu_300/reg_id_fu_132[0]_i_1_n_7                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_send_data_burst_fu_300/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                             |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50/flow_control_loop_pipe_sequential_init_U/grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50_ap_start_reg_reg_5 | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50/flow_control_loop_pipe_sequential_init_U/grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50_ap_start_reg_reg_2                     |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_154_4_fu_62/flow_control_loop_pipe_sequential_init_U/j_4_fu_661                                                                                       | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_154_4_fu_62/flow_control_loop_pipe_sequential_init_U/grp_compute_Pipeline_VITIS_LOOP_154_4_fu_62_ap_start_reg_reg_1                                                       |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50/flow_control_loop_pipe_sequential_init_U/grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50_ap_start_reg_reg_4 | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50/flow_control_loop_pipe_sequential_init_U/grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50_ap_start_reg_reg_0                     |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72/flow_control_loop_pipe_sequential_init_U/grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72_ap_start_reg_reg_3 | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72/flow_control_loop_pipe_sequential_init_U/grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72_ap_start_reg_reg_0                     |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                             |                                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_154_4_fu_62/flow_control_loop_pipe_sequential_init_U/j_4_fu_660                                                                                       |                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72/flow_control_loop_pipe_sequential_init_U/grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72_ap_start_reg_reg_4 | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72/flow_control_loop_pipe_sequential_init_U/grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72_ap_start_reg_reg_2                     |                5 |             11 |         2.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_send_data_burst_fu_300/j_fu_136[2]_i_2_n_7                                                                                                                                                           | bd_0_i/hls_inst/inst/grp_send_data_burst_fu_300/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                             |                3 |             15 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178[13]_i_2_n_7                                                                                                                                                        | bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                             |                3 |             15 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_compute_fu_291/ap_CS_fsm_state5                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50/flow_control_loop_pipe_sequential_init_U/grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50_ap_start_reg_reg_4 |                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/flow_control_loop_pipe_sequential_init_U/icmp_ln39_fu_1536_p2                                                                                                                 |                                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_send_data_burst_fu_300/trunc_ln83_reg_2627[11]_i_1_n_7                                                                                                                                               |                                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72/flow_control_loop_pipe_sequential_init_U/grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72_ap_start_reg_reg_3 |                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                                                                                                                    | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_7                                                                                                                                                                                            |               15 |             26 |         1.73 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178[13]_i_2_n_7                                                                                                                                                        | bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/flow_control_loop_pipe_sequential_init_U/grp_recv_data_burst_fu_221_ap_start_reg_reg                                                                                                              |                4 |             30 |         7.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_send_data_burst_fu_300/j_fu_136[2]_i_2_n_7                                                                                                                                                           | bd_0_i/hls_inst/inst/grp_send_data_burst_fu_300/flow_control_loop_pipe_sequential_init_U/grp_send_data_burst_fu_300_ap_start_reg_reg                                                                                                              |                4 |             30 |         7.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/i_4_fu_166                                                                                                                                                                    | bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                   |                4 |             32 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_send_data_burst_fu_300/i_fu_128                                                                                                                                                                      | bd_0_i/hls_inst/inst/grp_send_data_burst_fu_300/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                   |                4 |             32 |         8.00 |
|  ap_clk      |                                                                                                                                                                                                                               | ap_rst_n                                                                                                                                                                                                                                          |               25 |             56 |         2.24 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ap_CS_fsm_reg[2][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_send_data_burst_fu_300/flow_control_loop_pipe_sequential_init_U/ap_done                                                                                                                              | ap_rst_n                                                                                                                                                                                                                                          |               23 |            128 |         5.57 |
|  ap_clk      |                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |               67 |            300 |         4.48 |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


