#include <luisa/core/logging.h>
#include <luisa/xir/module.h>
#include <luisa/xir/builder.h>
#include <luisa/xir/undefined.h>
#include <luisa/xir/passes/dom_tree.h>
#include <luisa/xir/passes/transpose_gep.h>
#include <luisa/xir/passes/mem2reg.h>

#include "helpers.h"

namespace luisa::compute::xir {

namespace detail {

[[nodiscard]] static bool is_alloca_promotable(AllocaInst *inst) noexcept {
    // check if it's a local variable
    if (inst->space() != AllocSpace::LOCAL) { return false; }
    // check if it's used as reference in other instructions than load/store
    for (auto &&use : inst->use_list()) {
        if (auto user = use.user()) {
            LUISA_DEBUG_ASSERT(user->isa<Instruction>(), "Invalid user.");
            switch (auto user_inst = static_cast<Instruction *>(user); user_inst->derived_instruction_tag()) {
                case DerivedInstructionTag::LOAD: break;
                case DerivedInstructionTag::STORE: break;
                default: return false;
            }
        }
    }
    return true;
}

struct AllocaAnalysis {

    const DomTree &dom;
    const luisa::unordered_map<Instruction *, uint> inst_indices;
    const luisa::unordered_map<BasicBlock *, uint> block_indices;

    luisa::unordered_map<BasicBlock *, StoreInst *> def_blocks;
    luisa::unordered_map<BasicBlock *, LoadInst *> use_blocks;
    luisa::unordered_set<BasicBlock *> live_in_blocks;

    void analyze(AllocaInst *inst) noexcept {
        def_blocks.clear();
        use_blocks.clear();
        // find def and use blocks
        for (auto &&use : inst->use_list()) {
            if (auto user = use.user()) {
                LUISA_DEBUG_ASSERT(user->isa<Instruction>(), "Invalid user.");
                switch (auto user_inst = static_cast<Instruction *>(user); user_inst->derived_instruction_tag()) {
                    case DerivedInstructionTag::LOAD: {
                        LUISA_DEBUG_ASSERT(user_inst->parent_block() != nullptr, "Invalid parent.");
                        auto [_, success] = use_blocks.try_emplace(user_inst->parent_block(), static_cast<LoadInst *>(user_inst));
                        LUISA_DEBUG_ASSERT(success, "Invalid state.");
                        break;
                    }
                    case DerivedInstructionTag::STORE: {
                        LUISA_DEBUG_ASSERT(user_inst->parent_block() != nullptr, "Invalid parent.");
                        auto [_, success] = def_blocks.try_emplace(user_inst->parent_block(), static_cast<StoreInst *>(user_inst));
                        LUISA_DEBUG_ASSERT(success, "Invalid state.");
                        break;
                    }
                    default: break;
                }
            }
        }
        // compute live-in blocks
        live_in_blocks.clear();
        luisa::fixed_vector<BasicBlock *, 64u> work_list;
        work_list.reserve(use_blocks.size());
        for (auto [use_block, _] : use_blocks) { work_list.emplace_back(use_block); }
        // extend the live-in block set by adding all non-defining predecessors of the known live-in blocks
        while (!work_list.empty()) {
            auto block = work_list.back();
            work_list.pop_back();
            if (live_in_blocks.emplace(block).second) {
                block->traverse_predecessors(true, [&](BasicBlock *pred) noexcept {
                    if (!def_blocks.contains(pred) && !live_in_blocks.contains(pred)) {
                        work_list.emplace_back(pred);
                    }
                });
            }
        }
    }
};

static void replace_load_with_value(LoadInst *load_inst, Value *value, Mem2RegInfo &info) noexcept {
    load_inst->replace_all_uses_with(value);
    load_inst->remove_self();
    info.removed_load_instructions.emplace(load_inst);
}

static void remove_store(StoreInst *store_inst, Mem2RegInfo &info) noexcept {
    store_inst->remove_self();
    info.removed_store_instructions.emplace(store_inst);
}

static void remove_alloca(AllocaInst *alloca_inst, Mem2RegInfo &info) noexcept {
    alloca_inst->remove_self();
    info.promoted_alloca_instructions.emplace(alloca_inst);
}

struct PhiInsertionAndRenaming {
    luisa::unordered_map<BasicBlock *, PhiInst *> block_to_phi;
    luisa::unordered_map<BasicBlock *, Value *> out_values;

    // the following fields are used across the processing of different alloca's
    luisa::vector<PhiInst *> inserted;

    template<typename T>
    [[nodiscard]] Value *find_dom_value_for_use_block(BasicBlock *use_block, const Type *type,
                                                      const luisa::unordered_map<BasicBlock *, T *> &defs_in_use_block,
                                                      const AllocaAnalysis &analysis) noexcept {
        // the load has a phi node in the same block
        if (auto iter = defs_in_use_block.find(use_block); iter != defs_in_use_block.end()) {
            return iter->second;
        }
        // the load is dominated by a store or a phi node
        if (auto node = analysis.dom.node_or_null(use_block)) {
            while (node != analysis.dom.root()) {
                auto parent = node->parent();
                LUISA_DEBUG_ASSERT(parent != nullptr, "Invalid parent.");
                if (auto iter = out_values.find(parent->block()); iter != out_values.end()) {
                    return iter->second;
                }
                node = parent;
            }
        }
        // not found, get an undef value
        return use_block->parent_module()->create_undefined(type);
    }

    void place_phi_nodes(AllocaInst *inst, const AllocaAnalysis &analysis, Mem2RegInfo &info) noexcept {
        // insert new phi nodes by traversing the closure of dominance frontiers of the def blocks
        block_to_phi.clear();
        out_values.clear();
        auto type = inst->type();
        luisa::fixed_vector<BasicBlock *, 64u> work_list;
        work_list.reserve(analysis.def_blocks.size());
        for (auto [def_block, _] : analysis.def_blocks) { work_list.emplace_back(def_block); }
        while (!work_list.empty()) {
            auto block = work_list.back();
            work_list.pop_back();
            for (auto frontier : analysis.dom.node(block)->frontiers()) {
                if (auto fb = frontier->block(); analysis.live_in_blocks.contains(fb)) {
                    if (auto iter = block_to_phi.try_emplace(fb, nullptr).first; iter->second == nullptr) {
                        // insert the phi node
                        XIRBuilder b;
                        b.set_insertion_point(fb->instructions().head_sentinel());
                        auto phi = b.phi(type);
                        iter->second = phi;
                        inserted.emplace_back(phi);
                        info.inserted_phi_instructions.emplace(phi);
                        // update the block-out value (note: we will overwrite it later if the block contains a store)
                        out_values[fb] = phi;
                        // replace the load instructions in the same block with the new phi node
                        if (auto use_iter = analysis.use_blocks.find(fb); use_iter != analysis.use_blocks.end()) {
                            replace_load_with_value(use_iter->second, phi, info);
                        }
                        // add the block to the work list to compute the closure
                        work_list.emplace_back(fb);
                    }
                }
            }
        }
        // overwrite the block-out values with the store values
        for (auto [def_block, store] : analysis.def_blocks) {
            out_values[def_block] = store->value();
        }
        // each of the use blocks must be dominated by some def/phi block, or it must contain undefined value
        for (auto [use_block, load_inst] : analysis.use_blocks) {
            if (!info.removed_load_instructions.contains(load_inst)) {
                auto dom_value = find_dom_value_for_use_block(use_block, type, block_to_phi, analysis);
                replace_load_with_value(load_inst, dom_value, info);
            }
        }
        // fill incomings of the phi nodes
        for (auto mapping : block_to_phi) {
            // earlier clang compilers have trouble with structural binding in lambda capture, so we manually unpack here
            auto phi_block = mapping.first;
            auto phi_inst = mapping.second;
            phi_block->traverse_predecessors(false, [&](BasicBlock *pred) noexcept {
                auto dom_value = find_dom_value_for_use_block(pred, type, out_values, analysis);
                phi_inst->add_incoming(dom_value, pred);
            });
        }
        // remove the stores and update the block-out values, possibly overwriting previously recorded phi nodes
        for (auto [def_block, store_inst] : analysis.def_blocks) {
            remove_store(store_inst, info);
        }
        // remove the local variable and record the promotion
        remove_alloca(inst, info);
    }

    void simplify_phi_nodes(Mem2RegInfo &info) noexcept {
        for (;;) {
            auto prev_inserted_count = info.inserted_phi_instructions.size();
            inserted.erase(std::remove_if(inserted.begin(), inserted.end(), [&](PhiInst *phi) noexcept {
                               if (remove_redundant_phi_instruction(phi)) {
                                   info.inserted_phi_instructions.erase(phi);
                                   return true;
                               }
                               return false;
                           }),
                           inserted.end());
            if (prev_inserted_count == info.inserted_phi_instructions.size()) { break; }
        }
    }
};

using AllocaStoreLoadSequence = luisa::unordered_map<BasicBlock *, std::vector<Instruction *>>;

// after this function, for each block, the must be at most one store and one load instruction for an
// alloca, and the load instruction must precede the store instruction if both exist
static void simplify_single_block_store_load(AllocaInst *inst, AllocaStoreLoadSequence &seq,
                                             const luisa::unordered_map<Instruction *, uint> &inst_indices,
                                             Mem2RegInfo &info) noexcept {
    // collect load/store instructions concerning the alloca
    seq.clear();
    for (auto &&use : inst->use_list()) {
        if (auto user = use.user()) {
            if (user->isa<LoadInst>() || user->isa<StoreInst>()) {
                auto user_inst = static_cast<Instruction *>(user);
                auto parent_block = user_inst->parent_block();
                LUISA_DEBUG_ASSERT(parent_block != nullptr, "Invalid parent.");
                seq[parent_block].emplace_back(user_inst);
            }
        }
    }
    // sort the load/store instructions per block and eliminate them when possible
    for (auto &&[block, instructions] : seq) {
        std::sort(instructions.begin(), instructions.end(), [&](Instruction *lhs, Instruction *rhs) noexcept {
            return inst_indices.at(lhs) < inst_indices.at(rhs);
        });
        // eliminate redundant loads and overwritten stores
        auto last_store = static_cast<StoreInst *>(nullptr);
        auto last_value = static_cast<Value *>(nullptr);
        for (auto store_or_load : instructions) {
            switch (store_or_load->derived_instruction_tag()) {
                case DerivedInstructionTag::LOAD: {
                    if (last_value != nullptr) {// we can forward the last loaded/stored value to this load
                        replace_load_with_value(static_cast<LoadInst *>(store_or_load), last_value, info);
                    } else {// otherwise, record this load
                        last_value = store_or_load;
                    }
                    break;
                }
                case DerivedInstructionTag::STORE: {
                    // we have overwritten the last store so remove it if any
                    if (last_store != nullptr) {
                        remove_store(last_store, info);
                    }
                    // record this store
                    last_store = static_cast<StoreInst *>(store_or_load);
                    last_value = last_store->value();
                    LUISA_DEBUG_ASSERT(last_value != nullptr, "Invalid store.");
                    break;
                }
                default: LUISA_ERROR_WITH_LOCATION("Invalid instruction.");
            }
        }
    }
    // if we find the alloca now is stored to only, we can remove it
    auto all_store = true;
    for (auto &&use : inst->use_list()) {
        if (auto user = use.user(); user != nullptr && !user->isa<StoreInst>()) {
            all_store = false;
            break;
        }
    }
    if (all_store) {
        // remove all users
        while (!inst->use_list().empty()) {
            remove_store(static_cast<StoreInst *>(inst->use_list().front().user()), info);
        }
        // remove self
        remove_alloca(inst, info);
    }
}

static void promote_alloca_instructions_in_function(Function *f, Mem2RegInfo &info) noexcept {
    if (auto def = f->definition()) {
        // run the transpose GEP pass first so we can possibly handle more aggregates
        if (auto transpose_gep_info = transpose_gep_pass_run_on_function(def);
            !transpose_gep_info.transposed_load_instructions.empty() ||
            !transpose_gep_info.transposed_store_instructions.empty()) {
            LUISA_VERBOSE("Transposed {} load instruction(s) and {} store instruction(s) in mem2reg pass.",
                          transpose_gep_info.transposed_load_instructions.size(),
                          transpose_gep_info.transposed_store_instructions.size());
        }
        // collect local alloca instructions that can be promoted
        luisa::vector<AllocaInst *> promotable;
        luisa::unordered_map<Instruction *, uint> inst_indices;
        luisa::unordered_map<BasicBlock *, uint> block_indices;
        def->traverse_basic_blocks(BasicBlockTraversalOrder::REVERSE_POST_ORDER, [&](BasicBlock *block) noexcept {
            block_indices.emplace(block, static_cast<uint>(block_indices.size()));
            block->traverse_instructions([&](Instruction *inst) noexcept {
                switch (inst->derived_instruction_tag()) {
                    case DerivedInstructionTag::ALLOCA: {
                        if (auto alloca_inst = static_cast<AllocaInst *>(inst); is_alloca_promotable(alloca_inst)) {
                            promotable.emplace_back(alloca_inst);
                        }
                        break;
                    }
                    case DerivedInstructionTag::LOAD: [[fallthrough]];
                    case DerivedInstructionTag::STORE: {
                        inst_indices.emplace(inst, static_cast<uint>(inst_indices.size()));
                        break;
                    }
                    default: break;
                }
            });
        });
        // do some simplification first
        if (!promotable.empty()) {
            AllocaStoreLoadSequence seq;
            for (auto inst : promotable) {
                simplify_single_block_store_load(inst, seq, inst_indices, info);
            }
        }
        // erase the alloca instructions that are already removed
        promotable.erase(
            std::remove_if(promotable.begin(), promotable.end(), [&](AllocaInst *inst) noexcept {
                return info.promoted_alloca_instructions.contains(inst);
            }),
            promotable.end());
        // perform the SSA rewrite pass for the remaining alloca instructions
        if (!promotable.empty()) {
            auto dom = compute_dom_tree(def);
            AllocaAnalysis analysis{.dom = dom,
                                    .inst_indices = inst_indices,
                                    .block_indices = block_indices};
            PhiInsertionAndRenaming insertion;
            for (auto inst : promotable) {
                // analyze and insert phi nodes
                analysis.analyze(inst);
                insertion.place_phi_nodes(inst, analysis, info);
            }
            insertion.simplify_phi_nodes(info);
        }
    }
}

}// namespace detail

Mem2RegInfo mem2reg_pass_run_on_function(Function *function) noexcept {
    Mem2RegInfo info;
    detail::promote_alloca_instructions_in_function(function, info);
    return info;
}

Mem2RegInfo mem2reg_pass_run_on_module(Module *module) noexcept {
    Mem2RegInfo info;
    for (auto &&f : module->function_list()) {
        detail::promote_alloca_instructions_in_function(&f, info);
    }
    return info;
}

}// namespace luisa::compute::xir
