<dec f='tvm/include/tvm/tir/schedule/state.h' l='71' type='2'/>
<doc f='tvm/include/tvm/tir/schedule/state.h' l='70'>/*! \brief Verify the correctness of affine_binding, region_cover and stage_pipeline */</doc>
<use f='tvm/src/tir/schedule/state.cc' l='1079' u='r' c='_ZNK3tvm3tir17ScheduleStateNode11DebugVerifyEv'/>
