Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/TopLevel_TopLevel_sch_tb_isim_beh.exe -prj C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/TopLevel_TopLevel_sch_tb_beh.prj work.TopLevel_TopLevel_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/twocompliment.vf" into library work
Analyzing Verilog file "C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/statemachine.v" into library work
Analyzing Verilog file "C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/slowclk5.v" into library work
Analyzing Verilog file "C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/Selector.vf" into library work
Analyzing Verilog file "C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/ringcounter.vf" into library work
Analyzing Verilog file "C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/negsign.vf" into library work
Analyzing Verilog file "C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/hex7seg.v" into library work
Analyzing Verilog file "C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/gradeconverter.v" into library work
Analyzing Verilog file "C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/grade.v" into library work
Analyzing Verilog file "C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/ff5.vf" into library work
Analyzing Verilog file "C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/TopLevel.vf" into library work
Analyzing Verilog file "C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/Testing.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FD
Compiling module INV
Compiling module ff5_MUSER_TopLevel
Compiling module IBUF
Compiling module BUF
Compiling module VCC
Compiling module GND
Compiling module XOR2
Compiling module FDCE(INIT=1'b0)
Compiling module FTCE_MXILINX_slow_clk5
Compiling module AND4
Compiling module AND3
Compiling module AND2
Compiling module CB4CE_MXILINX_slow_clk5
Compiling module slowclk5
Compiling module STARTUP_SPARTAN3E
Compiling module IBUFG
Compiling module AND2B1
Compiling module OR2
Compiling module M2_1_MXILINX_TopLevel
Compiling module FTCLEX_MXILINX_TopLevel
Compiling module AND2B2
Compiling module M2_1B1_MXILINX_TopLevel
Compiling module AND5
Compiling module AND4B3
Compiling module AND3B2
Compiling module AND3B3
Compiling module AND4B4
Compiling module AND5B4
Compiling module CB8CLED_MXILINX_TopLevel
Compiling module FDRE
Compiling module FTRSE_MXILINX_TopLevel
Compiling module CB8RE_MXILINX_TopLevel
Compiling module FDE
Compiling module ringcounter_MUSER_TopLevel
Compiling module AND3B1
Compiling module M2_1E_MXILINX_TopLevel
Compiling module MUXF5
Compiling module M4_1E_MXILINX_TopLevel
Compiling module Selector_MUSER_TopLevel
Compiling module hex7seg
Compiling module OBUF
Compiling module grade
Compiling module gradeconverter
Compiling module FMAP
Compiling module MUXCY_L
Compiling module MUXCY
Compiling module XORCY
Compiling module MUXCY_D
Compiling module ADD8_MXILINX_TopLevel
Compiling module twocompliment_MUSER_TopLevel
Compiling module negsign_MUSER_TopLevel
Compiling module statemachine
Compiling module TopLevel
Compiling module TopLevel_TopLevel_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 49 sub-compilation(s) to finish...
Compiled 57 Verilog Units
Built simulation executable C:/Users/asilv/Desktop/Final Lab 6/Testing19/Lab63/Lab6/Lab6/TopLevel_TopLevel_sch_tb_isim_beh.exe
Fuse Memory Usage: 30744 KB
Fuse CPU Usage: 1140 ms
