

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Thu Feb 13 20:31:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir3
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.560 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      106|      106|  0.530 us|  0.530 us|  102|  102|  loop auto-rewind stp (delay=2 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sample_loop  |      104|      104|         6|          1|          1|   100|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.96>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg_81 = alloca i32 1"   --->   Operation 9 'alloca' 'reg_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n10 = alloca i32 1"   --->   Operation 10 'alloca' 'n10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg = alloca i32 1" [fir.cpp:9]   --->   Operation 11 'alloca' 'reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_1 = alloca i32 1" [fir.cpp:9]   --->   Operation 12 'alloca' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_2 = alloca i32 1" [fir.cpp:9]   --->   Operation 13 'alloca' 'reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_3 = alloca i32 1" [fir.cpp:9]   --->   Operation 14 'alloca' 'reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_4 = alloca i32 1" [fir.cpp:9]   --->   Operation 15 'alloca' 'reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reg_5 = alloca i32 1" [fir.cpp:9]   --->   Operation 16 'alloca' 'reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reg_6 = alloca i32 1" [fir.cpp:9]   --->   Operation 17 'alloca' 'reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reg_7 = alloca i32 1" [fir.cpp:9]   --->   Operation 18 'alloca' 'reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [fir.cpp:5]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln5 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0" [fir.cpp:5]   --->   Operation 20 'specinterface' 'specinterface_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_r, void @empty_13, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_r"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_r, void @empty_13, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_r"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_7" [fir.cpp:9]   --->   Operation 26 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_6" [fir.cpp:9]   --->   Operation 27 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_5" [fir.cpp:9]   --->   Operation 28 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_4" [fir.cpp:9]   --->   Operation 29 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_3" [fir.cpp:9]   --->   Operation 30 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_2" [fir.cpp:9]   --->   Operation 31 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_1" [fir.cpp:9]   --->   Operation 32 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg" [fir.cpp:9]   --->   Operation 33 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %n10"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %reg_81"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln12 = br void %fpga_resource_hint.shift_loop.8" [fir.cpp:12]   --->   Operation 36 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%n10_load = load i7 %n10" [fir.cpp:12]   --->   Operation 37 'load' 'n10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_11 = load i17 %reg_5" [fir.cpp:25]   --->   Operation 38 'load' 'reg_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_10 = load i17 %reg_6" [fir.cpp:25]   --->   Operation 39 'load' 'reg_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%reg_9 = load i17 %reg_7" [fir.cpp:25]   --->   Operation 40 'load' 'reg_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.07ns)   --->   "%in_r_read = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %in_r" [fir.cpp:18]   --->   Operation 41 'read' 'in_r_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.62> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%reg_17 = trunc i24 %in_r_read" [fir.cpp:18]   --->   Operation 42 'trunc' 'reg_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i17 %reg_9" [fir.cpp:25]   --->   Operation 43 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.54ns)   --->   "%mul_ln25 = mul i32 %sext_ln25, i32 4294954188" [fir.cpp:25]   --->   Operation 44 'mul' 'mul_ln25' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln25_2 = sext i17 %reg_10" [fir.cpp:25]   --->   Operation 45 'sext' 'sext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.54ns)   --->   "%mul_ln25_1 = mul i32 %sext_ln25_2, i32 9830" [fir.cpp:25]   --->   Operation 46 'mul' 'mul_ln25_1' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%n = add i7 %n10_load, i7 1" [fir.cpp:12]   --->   Operation 47 'add' 'n' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.77ns)   --->   "%icmp_ln12 = icmp_eq  i7 %n10_load, i7 99" [fir.cpp:12]   --->   Operation 48 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_17, i17 %reg_7" [fir.cpp:9]   --->   Operation 49 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_9, i17 %reg_6" [fir.cpp:9]   --->   Operation 50 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_10, i17 %reg_5" [fir.cpp:9]   --->   Operation 51 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln12 = store i7 %n, i7 %n10" [fir.cpp:12]   --->   Operation 52 'store' 'store_ln12' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %fpga_resource_hint.shift_loop.8, void %for.end25" [fir.cpp:12]   --->   Operation 53 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%reg_14 = load i17 %reg_2" [fir.cpp:25]   --->   Operation 54 'load' 'reg_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%reg_13 = load i17 %reg_3" [fir.cpp:25]   --->   Operation 55 'load' 'reg_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%reg_12 = load i17 %reg_4" [fir.cpp:25]   --->   Operation 56 'load' 'reg_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (2.54ns)   --->   "%mul_ln25 = mul i32 %sext_ln25, i32 4294954188" [fir.cpp:25]   --->   Operation 57 'mul' 'mul_ln25' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln25, i64 12, i64 4, i64 1" [fir.cpp:24]   --->   Operation 58 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i17.i14, i17 %reg_17, i14 0" [fir.cpp:25]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i31 %shl_ln" [fir.cpp:25]   --->   Operation 60 'sext' 'sext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.01ns)   --->   "%add_ln25 = add i32 %sext_ln25_1, i32 %mul_ln25" [fir.cpp:25]   --->   Operation 61 'add' 'add_ln25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %add_ln25, i32 14, i32 31" [fir.cpp:25]   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/2] (2.54ns)   --->   "%mul_ln25_1 = mul i32 %sext_ln25_2, i32 9830" [fir.cpp:25]   --->   Operation 63 'mul' 'mul_ln25_1' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln25_1, i64 12, i64 4, i64 1" [fir.cpp:24]   --->   Operation 64 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln25_5 = sext i17 %reg_11" [fir.cpp:25]   --->   Operation 65 'sext' 'sext_ln25_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.54ns)   --->   "%mul_ln25_2 = mul i31 %sext_ln25_5, i31 2147477094" [fir.cpp:25]   --->   Operation 66 'mul' 'mul_ln25_2' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln25_7 = sext i17 %reg_12" [fir.cpp:25]   --->   Operation 67 'sext' 'sext_ln25_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.54ns)   --->   "%mul_ln25_3 = mul i29 %sext_ln25_7, i29 1638" [fir.cpp:25]   --->   Operation 68 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln25_9 = sext i17 %reg_13" [fir.cpp:25]   --->   Operation 69 'sext' 'sext_ln25_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.54ns)   --->   "%mul_ln25_4 = mul i32 %sext_ln25_9, i32 9830" [fir.cpp:25]   --->   Operation 70 'mul' 'mul_ln25_4' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_11, i17 %reg_4" [fir.cpp:9]   --->   Operation 71 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_12, i17 %reg_3" [fir.cpp:9]   --->   Operation 72 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_13, i17 %reg_2" [fir.cpp:9]   --->   Operation 73 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%reg_81_load = load i17 %reg_81" [fir.cpp:25]   --->   Operation 74 'load' 'reg_81_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%reg_16 = load i17 %reg" [fir.cpp:25]   --->   Operation 75 'load' 'reg_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%reg_15 = load i17 %reg_1" [fir.cpp:25]   --->   Operation 76 'load' 'reg_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln, i14 0" [fir.cpp:25]   --->   Operation 77 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln25_3 = sext i32 %tmp_1" [fir.cpp:25]   --->   Operation 78 'sext' 'sext_ln25_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln25_4 = sext i32 %mul_ln25_1" [fir.cpp:25]   --->   Operation 79 'sext' 'sext_ln25_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.01ns)   --->   "%add_ln25_1 = add i33 %sext_ln25_3, i33 %sext_ln25_4" [fir.cpp:25]   --->   Operation 80 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/2] (2.54ns)   --->   "%mul_ln25_2 = mul i31 %sext_ln25_5, i31 2147477094" [fir.cpp:25]   --->   Operation 81 'mul' 'mul_ln25_2' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i31 %mul_ln25_2, i64 12, i64 4, i64 1" [fir.cpp:24]   --->   Operation 82 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_1, i32 14, i32 32" [fir.cpp:25]   --->   Operation 83 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln25_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_2, i14 0" [fir.cpp:25]   --->   Operation 84 'bitconcatenate' 'shl_ln25_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln25_6 = sext i31 %mul_ln25_2" [fir.cpp:25]   --->   Operation 85 'sext' 'sext_ln25_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.01ns)   --->   "%add_ln25_2 = add i33 %shl_ln25_2, i33 %sext_ln25_6" [fir.cpp:25]   --->   Operation 86 'add' 'add_ln25_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/2] (2.54ns)   --->   "%mul_ln25_3 = mul i29 %sext_ln25_7, i29 1638" [fir.cpp:25]   --->   Operation 87 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i29 %mul_ln25_3, i64 12, i64 4, i64 1" [fir.cpp:24]   --->   Operation 88 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_2, i32 14, i32 32" [fir.cpp:25]   --->   Operation 89 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (2.54ns)   --->   "%mul_ln25_4 = mul i32 %sext_ln25_9, i32 9830" [fir.cpp:25]   --->   Operation 90 'mul' 'mul_ln25_4' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln25_4, i64 12, i64 4, i64 1" [fir.cpp:24]   --->   Operation 91 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln25_11 = sext i17 %reg_14" [fir.cpp:25]   --->   Operation 92 'sext' 'sext_ln25_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (2.54ns)   --->   "%mul_ln25_5 = mul i32 %sext_ln25_11, i32 4294957465" [fir.cpp:25]   --->   Operation 93 'mul' 'mul_ln25_5' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln25_13 = sext i17 %reg_15" [fir.cpp:25]   --->   Operation 94 'sext' 'sext_ln25_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (2.54ns)   --->   "%mul_ln25_6 = mul i31 %sext_ln25_13, i31 6553" [fir.cpp:25]   --->   Operation 95 'mul' 'mul_ln25_6' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln25_15 = sext i17 %reg_16" [fir.cpp:25]   --->   Operation 96 'sext' 'sext_ln25_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (2.54ns)   --->   "%mul_ln25_7 = mul i30 %sext_ln25_15, i30 3276" [fir.cpp:25]   --->   Operation 97 'mul' 'mul_ln25_7' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln25_17 = sext i17 %reg_81_load" [fir.cpp:25]   --->   Operation 98 'sext' 'sext_ln25_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (2.54ns)   --->   "%mul_ln25_8 = mul i30 %sext_ln25_17, i30 1073738547" [fir.cpp:25]   --->   Operation 99 'mul' 'mul_ln25_8' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_14, i17 %reg_1" [fir.cpp:9]   --->   Operation 100 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_15, i17 %reg" [fir.cpp:9]   --->   Operation 101 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln25 = store i17 %reg_16, i17 %reg_81" [fir.cpp:25]   --->   Operation 102 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.56>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln25_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_3, i14 0" [fir.cpp:25]   --->   Operation 103 'bitconcatenate' 'shl_ln25_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln25_8 = sext i29 %mul_ln25_3" [fir.cpp:25]   --->   Operation 104 'sext' 'sext_ln25_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.01ns)   --->   "%add_ln25_3 = add i33 %shl_ln25_3, i33 %sext_ln25_8" [fir.cpp:25]   --->   Operation 105 'add' 'add_ln25_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_3, i32 14, i32 32" [fir.cpp:25]   --->   Operation 106 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln25_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_4, i14 0" [fir.cpp:25]   --->   Operation 107 'bitconcatenate' 'shl_ln25_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln25_10 = sext i32 %mul_ln25_4" [fir.cpp:25]   --->   Operation 108 'sext' 'sext_ln25_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.01ns)   --->   "%add_ln25_4 = add i33 %shl_ln25_4, i33 %sext_ln25_10" [fir.cpp:25]   --->   Operation 109 'add' 'add_ln25_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/2] (2.54ns)   --->   "%mul_ln25_5 = mul i32 %sext_ln25_11, i32 4294957465" [fir.cpp:25]   --->   Operation 110 'mul' 'mul_ln25_5' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln25_5, i64 12, i64 4, i64 1" [fir.cpp:24]   --->   Operation 111 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_4, i32 14, i32 32" [fir.cpp:25]   --->   Operation 112 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln25_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_5, i14 0" [fir.cpp:25]   --->   Operation 113 'bitconcatenate' 'shl_ln25_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln25_12 = sext i32 %mul_ln25_5" [fir.cpp:25]   --->   Operation 114 'sext' 'sext_ln25_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.01ns)   --->   "%add_ln25_5 = add i33 %shl_ln25_5, i33 %sext_ln25_12" [fir.cpp:25]   --->   Operation 115 'add' 'add_ln25_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/2] (2.54ns)   --->   "%mul_ln25_6 = mul i31 %sext_ln25_13, i31 6553" [fir.cpp:25]   --->   Operation 116 'mul' 'mul_ln25_6' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i31 %mul_ln25_6, i64 12, i64 4, i64 1" [fir.cpp:24]   --->   Operation 117 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_5, i32 14, i32 32" [fir.cpp:25]   --->   Operation 118 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/2] (2.54ns)   --->   "%mul_ln25_7 = mul i30 %sext_ln25_15, i30 3276" [fir.cpp:25]   --->   Operation 119 'mul' 'mul_ln25_7' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln25_7, i64 12, i64 4, i64 1" [fir.cpp:24]   --->   Operation 120 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/2] (2.54ns)   --->   "%mul_ln25_8 = mul i30 %sext_ln25_17, i30 1073738547" [fir.cpp:25]   --->   Operation 121 'mul' 'mul_ln25_8' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 1> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln25_8, i64 12, i64 4, i64 1" [fir.cpp:24]   --->   Operation 122 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln25_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_6, i14 0" [fir.cpp:25]   --->   Operation 123 'bitconcatenate' 'shl_ln25_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln25_14 = sext i31 %mul_ln25_6" [fir.cpp:25]   --->   Operation 124 'sext' 'sext_ln25_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.01ns)   --->   "%add_ln25_6 = add i33 %shl_ln25_6, i33 %sext_ln25_14" [fir.cpp:25]   --->   Operation 125 'add' 'add_ln25_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_6, i32 14, i32 32" [fir.cpp:25]   --->   Operation 126 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln25_7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_7, i14 0" [fir.cpp:25]   --->   Operation 127 'bitconcatenate' 'shl_ln25_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln25_16 = sext i30 %mul_ln25_7" [fir.cpp:25]   --->   Operation 128 'sext' 'sext_ln25_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (1.01ns)   --->   "%add_ln25_7 = add i33 %shl_ln25_7, i33 %sext_ln25_16" [fir.cpp:25]   --->   Operation 129 'add' 'add_ln25_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_7, i32 14, i32 32" [fir.cpp:25]   --->   Operation 130 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln25_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_8, i14 0" [fir.cpp:25]   --->   Operation 131 'bitconcatenate' 'shl_ln25_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln25_18 = sext i30 %mul_ln25_8" [fir.cpp:25]   --->   Operation 132 'sext' 'sext_ln25_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.01ns)   --->   "%add_ln25_8 = add i33 %shl_ln25_8, i33 %sext_ln25_18" [fir.cpp:25]   --->   Operation 133 'add' 'add_ln25_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_8, i32 14, i32 32" [fir.cpp:29]   --->   Operation 134 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i19 %tmp_9" [fir.cpp:29]   --->   Operation 135 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (0.47ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_r, i24 %zext_ln29" [fir.cpp:29]   --->   Operation 136 'write' 'write_ln29' <Predicate = true> <Delay = 0.47> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.62> <Adapter> <Opcode : 'read' 'write'>

State 6 <SV = 5> <Delay = 0.47>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [fir.cpp:9]   --->   Operation 137 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [fir.cpp:9]   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [fir.cpp:12]   --->   Operation 139 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [fir.cpp:22]   --->   Operation 140 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin4" [fir.cpp:25]   --->   Operation 141 'specregionend' 'rend16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [fir.cpp:22]   --->   Operation 142 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin6" [fir.cpp:25]   --->   Operation 143 'specregionend' 'rend14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [fir.cpp:22]   --->   Operation 144 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin8" [fir.cpp:25]   --->   Operation 145 'specregionend' 'rend12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [fir.cpp:22]   --->   Operation 146 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin9" [fir.cpp:25]   --->   Operation 147 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [fir.cpp:22]   --->   Operation 148 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin7" [fir.cpp:25]   --->   Operation 149 'specregionend' 'rend8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [fir.cpp:22]   --->   Operation 150 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin5" [fir.cpp:25]   --->   Operation 151 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [fir.cpp:22]   --->   Operation 152 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin3" [fir.cpp:25]   --->   Operation 153 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [fir.cpp:22]   --->   Operation 154 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin1" [fir.cpp:25]   --->   Operation 155 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [fir.cpp:22]   --->   Operation 156 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin" [fir.cpp:25]   --->   Operation 157 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/2] (0.47ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_r, i24 %zext_ln29" [fir.cpp:29]   --->   Operation 158 'write' 'write_ln29' <Predicate = true> <Delay = 0.47> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.62> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 159 [1/1] (0.42ns)   --->   "%ret_ln31 = ret" [fir.cpp:31]   --->   Operation 159 'ret' 'ret_ln31' <Predicate = (icmp_ln12)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.969ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln9', fir.cpp:9) of constant 0 on local variable 'reg', fir.cpp:9 [20]  (0.427 ns)
	'load' operation 17 bit ('reg', fir.cpp:25) on local variable 'reg', fir.cpp:9 [41]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln25', fir.cpp:25) [49]  (2.542 ns)

 <State 2>: 3.558ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln25', fir.cpp:25) [49]  (2.542 ns)
	'add' operation 32 bit ('add_ln25', fir.cpp:25) [53]  (1.016 ns)

 <State 3>: 3.560ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln25_2', fir.cpp:25) [67]  (2.542 ns)
	'add' operation 33 bit ('add_ln25_2', fir.cpp:25) [72]  (1.018 ns)

 <State 4>: 3.560ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln25_5', fir.cpp:25) [94]  (2.542 ns)
	'add' operation 33 bit ('add_ln25_5', fir.cpp:25) [99]  (1.018 ns)

 <State 5>: 3.529ns
The critical path consists of the following:
	'add' operation 33 bit ('add_ln25_6', fir.cpp:25) [108]  (1.018 ns)
	'add' operation 33 bit ('add_ln25_7', fir.cpp:25) [117]  (1.018 ns)
	'add' operation 33 bit ('add_ln25_8', fir.cpp:25) [126]  (1.018 ns)
	axis write operation ('write_ln29', fir.cpp:29) on port 'out_r' (fir.cpp:29) [130]  (0.475 ns)

 <State 6>: 0.475ns
The critical path consists of the following:
	axis write operation ('write_ln29', fir.cpp:29) on port 'out_r' (fir.cpp:29) [130]  (0.475 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
