<profile>

<section name = "Vitis HLS Report for 'au_merge'" level="0">
<item name = "Date">Wed Sep  3 20:05:55 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">spmm_prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.342 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1073741841, 4.000 ns, 4.295 sec, 1, 1073741841, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110">au_merge_Pipeline_VITIS_LOOP_176_13, 2, 1073741833, 8.000 ns, 4.295 sec, 2, 1073741833, no</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124">au_merge_Pipeline_VITIS_LOOP_157_12, 2, 1073741840, 8.000 ns, 4.295 sec, 2, 1073741840, no</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136">au_merge_Pipeline_VITIS_LOOP_176_11, 2, 1073741833, 8.000 ns, 4.295 sec, 2, 1073741833, no</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150">au_merge_Pipeline_VITIS_LOOP_176_1, 2, 1073741833, 8.000 ns, 4.295 sec, 2, 1073741833, no</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164">au_merge_Pipeline_VITIS_LOOP_157_1, 2, 1073741840, 8.000 ns, 4.295 sec, 2, 1073741840, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 146, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 20, 5079, 2810, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 463, -</column>
<column name="Register">-, -, 140, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164">au_merge_Pipeline_VITIS_LOOP_157_1, 0, 4, 1005, 562, 0</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124">au_merge_Pipeline_VITIS_LOOP_157_12, 0, 4, 1005, 562, 0</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150">au_merge_Pipeline_VITIS_LOOP_176_1, 0, 4, 1023, 562, 0</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136">au_merge_Pipeline_VITIS_LOOP_176_11, 0, 4, 1023, 562, 0</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110">au_merge_Pipeline_VITIS_LOOP_176_13, 0, 4, 1023, 562, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln193_fu_188_p2">and, 0, 0, 32, 32, 32</column>
<column name="and_ln196_fu_206_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op31_call_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op33_call_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op35_call_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op37_call_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op39_call_state2">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_176_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln193_1_fu_194_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln193_fu_182_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln196_fu_200_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln197_fu_212_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AU0_address0">26, 5, 16, 80</column>
<column name="AU0_address1">26, 5, 16, 80</column>
<column name="AU0_ce0">26, 5, 1, 5</column>
<column name="AU0_ce1">26, 5, 1, 5</column>
<column name="AU0_d0">26, 5, 32, 160</column>
<column name="AU0_we0">26, 5, 1, 5</column>
<column name="AU1_address0">26, 5, 16, 80</column>
<column name="AU1_address1">26, 5, 16, 80</column>
<column name="AU1_ce0">26, 5, 1, 5</column>
<column name="AU1_ce1">26, 5, 1, 5</column>
<column name="AU1_d0">26, 5, 32, 160</column>
<column name="AU1_we0">26, 5, 1, 5</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_phi_mux_phi_ln208_1_phi_fu_96_p12">20, 4, 32, 128</column>
<column name="ap_phi_mux_phi_ln208_phi_fu_79_p12">14, 3, 32, 96</column>
<column name="ap_return_0">9, 2, 32, 64</column>
<column name="ap_return_1">9, 2, 32, 64</column>
<column name="phi_ln208_1_reg_93">14, 3, 32, 96</column>
<column name="phi_ln208_reg_76">9, 2, 32, 64</column>
<column name="streamA38_read">31, 6, 1, 6</column>
<column name="streamB39_read">31, 6, 1, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln196_reg_271">1, 0, 1, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_return_0_preg">32, 0, 32, 0</column>
<column name="ap_return_1_preg">32, 0, 32, 0</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln193_1_reg_267">1, 0, 1, 0</column>
<column name="icmp_ln194_reg_283">1, 0, 1, 0</column>
<column name="icmp_ln197_reg_275">1, 0, 1, 0</column>
<column name="icmp_ln199_reg_279">1, 0, 1, 0</column>
<column name="phi_ln208_1_reg_93">32, 0, 32, 0</column>
<column name="phi_ln208_reg_76">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, au_merge, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, au_merge, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, au_merge, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, au_merge, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, au_merge, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, au_merge, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, au_merge, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, au_merge, return value</column>
<column name="streamA38_dout">in, 32, ap_fifo, streamA38, pointer</column>
<column name="streamA38_empty_n">in, 1, ap_fifo, streamA38, pointer</column>
<column name="streamA38_read">out, 1, ap_fifo, streamA38, pointer</column>
<column name="streamB39_dout">in, 32, ap_fifo, streamB39, pointer</column>
<column name="streamB39_empty_n">in, 1, ap_fifo, streamB39, pointer</column>
<column name="streamB39_read">out, 1, ap_fifo, streamB39, pointer</column>
<column name="rowA">in, 32, ap_none, rowA, scalar</column>
<column name="rowB">in, 32, ap_none, rowB, scalar</column>
<column name="AU0_address0">out, 16, ap_memory, AU0, array</column>
<column name="AU0_ce0">out, 1, ap_memory, AU0, array</column>
<column name="AU0_we0">out, 1, ap_memory, AU0, array</column>
<column name="AU0_d0">out, 32, ap_memory, AU0, array</column>
<column name="AU0_address1">out, 16, ap_memory, AU0, array</column>
<column name="AU0_ce1">out, 1, ap_memory, AU0, array</column>
<column name="AU0_q1">in, 32, ap_memory, AU0, array</column>
<column name="AU1_address0">out, 16, ap_memory, AU1, array</column>
<column name="AU1_ce0">out, 1, ap_memory, AU1, array</column>
<column name="AU1_we0">out, 1, ap_memory, AU1, array</column>
<column name="AU1_d0">out, 32, ap_memory, AU1, array</column>
<column name="AU1_address1">out, 16, ap_memory, AU1, array</column>
<column name="AU1_ce1">out, 1, ap_memory, AU1, array</column>
<column name="AU1_q1">in, 32, ap_memory, AU1, array</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="K">in, 30, ap_none, K, scalar</column>
</table>
</item>
</section>
</profile>
