!s32i = !cir.int<s, 32>
!s64i = !cir.int<s, 64>
!s8i = !cir.int<s, 8>
!void = !cir.void
#fn_attr = #cir<extra({inline = #cir.inline<no>, nothrow = #cir.nothrow, optnone = #cir.optnone})>
!ty_anon2E1_ = !cir.struct<struct "anon.1" {!s8i, !s8i, !s8i, !s8i} #cir.record.decl.ast>
!ty_anon2E0_ = !cir.struct<union "anon.0" {!ty_anon2E1_, !s64i}>
module @"/home/ladisgin/git_proj/test_projects/juliet-c/testcases/CWE188_Reliance_on_Data_Memory_Layout/CWE188_Reliance_on_Data_Memory_Layout__union_17.c" attributes {cir.lang = #cir.lang<c>, cir.sob = #cir.signed_overflow_behavior<undefined>, cir.triple = "x86_64-unknown-linux-gnu", dlti.dl_spec = #dlti.dl_spec<#dlti.dl_entry<i32, dense<32> : vector<2xi64>>, #dlti.dl_entry<i16, dense<16> : vector<2xi64>>, #dlti.dl_entry<i8, dense<8> : vector<2xi64>>, #dlti.dl_entry<!llvm.ptr<272>, dense<64> : vector<4xi64>>, #dlti.dl_entry<!llvm.ptr<271>, dense<32> : vector<4xi64>>, #dlti.dl_entry<f64, dense<64> : vector<2xi64>>, #dlti.dl_entry<f128, dense<128> : vector<2xi64>>, #dlti.dl_entry<!llvm.ptr<270>, dense<32> : vector<4xi64>>, #dlti.dl_entry<f16, dense<16> : vector<2xi64>>, #dlti.dl_entry<i128, dense<128> : vector<2xi64>>, #dlti.dl_entry<i64, dense<64> : vector<2xi64>>, #dlti.dl_entry<!llvm.ptr, dense<64> : vector<4xi64>>, #dlti.dl_entry<i1, dense<8> : vector<2xi64>>, #dlti.dl_entry<f80, dense<128> : vector<2xi64>>, #dlti.dl_entry<"dlti.endianness", "little">, #dlti.dl_entry<"dlti.stack_alignment", 128 : i64>>, llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"} {
  cir.func private  @printIntLine(!s32i) loc(#loc60)
  cir.func no_proto  @CWE188_Reliance_on_Data_Memory_Layout__union_17_bad() extra(#fn_attr) {
    %0 = cir.alloca !s32i, !cir.ptr<!s32i>, ["j"] {alignment = 4 : i64} loc(#loc62)
    cir.scope {
      %1 = cir.const #cir.int<0> : !s32i loc(#loc9)
      cir.store %1, %0 : !s32i, !cir.ptr<!s32i> loc(#loc64)
      cir.for : cond {
        %2 = cir.load %0 : !cir.ptr<!s32i>, !s32i loc(#loc11)
        %3 = cir.const #cir.int<1> : !s32i loc(#loc12)
        %4 = cir.cmp(lt, %2, %3) : !s32i, !s32i loc(#loc65)
        %5 = cir.cast(int_to_bool, %4 : !s32i), !cir.bool loc(#loc13)
        cir.condition(%5) loc(#loc13)
      } body {
        cir.scope {
          cir.scope {
            %2 = cir.alloca !ty_anon2E0_, !cir.ptr<!ty_anon2E0_>, ["unionStructLong"] {alignment = 8 : i64} loc(#loc68)
            %3 = cir.const #cir.int<270544960> : !s32i loc(#loc19)
            %4 = cir.cast(integral, %3 : !s32i), !s64i loc(#loc19)
            %5 = cir.get_member %2[1] {name = "longNumber"} : !cir.ptr<!ty_anon2E0_> -> !cir.ptr<!s64i> loc(#loc20)
            cir.store %4, %5 : !s64i, !cir.ptr<!s64i> loc(#loc69)
            %6 = cir.const #cir.int<128> : !s32i loc(#loc22)
            %7 = cir.get_member %2[0] {name = "structChars"} : !cir.ptr<!ty_anon2E0_> -> !cir.ptr<!ty_anon2E1_> loc(#loc23)
            %8 = cir.get_member %7[3] {name = "charFourth"} : !cir.ptr<!ty_anon2E1_> -> !cir.ptr<!s8i> loc(#loc24)
            %9 = cir.load %8 : !cir.ptr<!s8i>, !s8i loc(#loc25)
            %10 = cir.cast(integral, %9 : !s8i), !s32i loc(#loc25)
            %11 = cir.binop(or, %10, %6) : !s32i loc(#loc70)
            %12 = cir.cast(integral, %11 : !s32i), !s8i loc(#loc70)
            cir.store %12, %8 : !s8i, !cir.ptr<!s8i> loc(#loc70)
            %13 = cir.get_member %2[1] {name = "longNumber"} : !cir.ptr<!ty_anon2E0_> -> !cir.ptr<!s64i> loc(#loc20)
            %14 = cir.load %13 : !cir.ptr<!s64i>, !s64i loc(#loc27)
            %15 = cir.cast(integral, %14 : !s64i), !s32i loc(#loc27)
            cir.call @printIntLine(%15) : (!s32i) -> () loc(#loc28)
          } loc(#loc67)
        } loc(#loc66)
        cir.yield loc(#loc8)
      } step {
        %2 = cir.load %0 : !cir.ptr<!s32i>, !s32i loc(#loc29)
        %3 = cir.unary(inc, %2) : !s32i, !s32i loc(#loc30)
        cir.store %3, %0 : !s32i, !cir.ptr<!s32i> loc(#loc71)
        cir.yield loc(#loc63)
      } loc(#loc63)
    } loc(#loc63)
    cir.return loc(#loc4)
  } loc(#loc61)
  cir.func no_proto  @CWE188_Reliance_on_Data_Memory_Layout__union_17_good() extra(#fn_attr) {
    %0 = cir.get_global @good1 : !cir.ptr<!cir.func<!void ()>> loc(#loc73)
    cir.call %0() : (!cir.ptr<!cir.func<!void ()>>) -> () loc(#loc33)
    cir.return loc(#loc32)
  } loc(#loc72)
  cir.func no_proto internal private  @good1() extra(#fn_attr) {
    %0 = cir.alloca !s32i, !cir.ptr<!s32i>, ["k"] {alignment = 4 : i64} loc(#loc75)
    cir.scope {
      %1 = cir.const #cir.int<0> : !s32i loc(#loc41)
      cir.store %1, %0 : !s32i, !cir.ptr<!s32i> loc(#loc77)
      cir.for : cond {
        %2 = cir.load %0 : !cir.ptr<!s32i>, !s32i loc(#loc43)
        %3 = cir.const #cir.int<1> : !s32i loc(#loc44)
        %4 = cir.cmp(lt, %2, %3) : !s32i, !s32i loc(#loc78)
        %5 = cir.cast(int_to_bool, %4 : !s32i), !cir.bool loc(#loc45)
        cir.condition(%5) loc(#loc45)
      } body {
        cir.scope {
          cir.scope {
            %2 = cir.alloca !s64i, !cir.ptr<!s64i>, ["longNumber"] {alignment = 8 : i64} loc(#loc81)
            %3 = cir.const #cir.int<270544960> : !s32i loc(#loc51)
            %4 = cir.cast(integral, %3 : !s32i), !s64i loc(#loc51)
            cir.store %4, %2 : !s64i, !cir.ptr<!s64i> loc(#loc82)
            %5 = cir.const #cir.int<9223372036854775807> : !s64i loc(#loc53)
            %6 = cir.unary(minus, %5) : !s64i, !s64i loc(#loc53)
            %7 = cir.const #cir.int<1> : !s64i loc(#loc53)
            %8 = cir.binop(sub, %6, %7) nsw : !s64i loc(#loc53)
            %9 = cir.load %2 : !cir.ptr<!s64i>, !s64i loc(#loc54)
            %10 = cir.binop(or, %9, %8) : !s64i loc(#loc83)
            cir.store %10, %2 : !s64i, !cir.ptr<!s64i> loc(#loc83)
            %11 = cir.load %2 : !cir.ptr<!s64i>, !s64i loc(#loc56)
            %12 = cir.cast(integral, %11 : !s64i), !s32i loc(#loc56)
            cir.call @printIntLine(%12) : (!s32i) -> () loc(#loc57)
          } loc(#loc80)
        } loc(#loc79)
        cir.yield loc(#loc40)
      } step {
        %2 = cir.load %0 : !cir.ptr<!s32i>, !s32i loc(#loc58)
        %3 = cir.unary(inc, %2) : !s32i, !s32i loc(#loc59)
        cir.store %3, %0 : !s32i, !cir.ptr<!s32i> loc(#loc84)
        cir.yield loc(#loc76)
      } loc(#loc76)
    } loc(#loc76)
    cir.return loc(#loc36)
  } loc(#loc74)
} loc(#loc)
#loc = loc("/home/ladisgin/git_proj/test_projects/juliet-c/testcases/CWE188_Reliance_on_Data_Memory_Layout/CWE188_Reliance_on_Data_Memory_Layout__union_17.c":0:0)
#loc1 = loc("../../testcasesupport/std_testcase_io.h":18:1)
#loc2 = loc("../../testcasesupport/std_testcase_io.h":18:33)
#loc3 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":20:1)
#loc4 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":41:1)
#loc5 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":22:5)
#loc6 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":22:9)
#loc7 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":23:5)
#loc8 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":40:5)
#loc9 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":23:13)
#loc10 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":23:9)
#loc11 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":23:16)
#loc12 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":23:20)
#loc13 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":23:18)
#loc14 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":24:5)
#loc15 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":25:9)
#loc16 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":39:9)
#loc17 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":26:13)
#loc18 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":33:15)
#loc19 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":34:42)
#loc20 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":32:22)
#loc21 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":34:13)
#loc22 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":37:55)
#loc23 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":31:19)
#loc24 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":30:60)
#loc25 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":37:52)
#loc26 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":37:13)
#loc27 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":38:42)
#loc28 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":38:13)
#loc29 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":23:24)
#loc30 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":23:23)
#loc31 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":68:1)
#loc32 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":71:1)
#loc33 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":70:5)
#loc34 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":70:11)
#loc35 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":48:1)
#loc36 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":66:1)
#loc37 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":50:5)
#loc38 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":50:9)
#loc39 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":51:5)
#loc40 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":65:5)
#loc41 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":51:13)
#loc42 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":51:9)
#loc43 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":51:16)
#loc44 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":51:20)
#loc45 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":51:18)
#loc46 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":52:5)
#loc47 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":53:9)
#loc48 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":64:9)
#loc49 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":54:13)
#loc50 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":54:18)
#loc51 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":55:26)
#loc52 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":55:13)
#loc53 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":62:27)
#loc54 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":62:24)
#loc55 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":62:13)
#loc56 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":63:26)
#loc57 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":63:13)
#loc58 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":51:24)
#loc59 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_17.c":51:23)
#loc60 = loc(fused[#loc1, #loc2])
#loc61 = loc(fused[#loc3, #loc4])
#loc62 = loc(fused[#loc5, #loc6])
#loc63 = loc(fused[#loc7, #loc8])
#loc64 = loc(fused[#loc10, #loc9])
#loc65 = loc(fused[#loc11, #loc12])
#loc66 = loc(fused[#loc14, #loc8])
#loc67 = loc(fused[#loc15, #loc16])
#loc68 = loc(fused[#loc17, #loc18])
#loc69 = loc(fused[#loc21, #loc19])
#loc70 = loc(fused[#loc26, #loc22])
#loc71 = loc(fused[#loc30, #loc29])
#loc72 = loc(fused[#loc31, #loc32])
#loc73 = loc(fused[#loc33, #loc34])
#loc74 = loc(fused[#loc35, #loc36])
#loc75 = loc(fused[#loc37, #loc38])
#loc76 = loc(fused[#loc39, #loc40])
#loc77 = loc(fused[#loc42, #loc41])
#loc78 = loc(fused[#loc43, #loc44])
#loc79 = loc(fused[#loc46, #loc40])
#loc80 = loc(fused[#loc47, #loc48])
#loc81 = loc(fused[#loc49, #loc50])
#loc82 = loc(fused[#loc52, #loc51])
#loc83 = loc(fused[#loc55, #loc53])
#loc84 = loc(fused[#loc59, #loc58])
