$date
	Tue Sep 28 23:19:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module m_rca_tb $end
$var wire 5 ! sum [4:0] $end
$var reg 4 " a0 [3:0] $end
$var reg 4 # a1 [3:0] $end
$var reg 4 $ b0 [3:0] $end
$var reg 4 % b1 [3:0] $end
$var reg 1 & c_in $end
$scope module mrca $end
$var wire 4 ' a0 [3:0] $end
$var wire 4 ( a1 [3:0] $end
$var wire 4 ) b0 [3:0] $end
$var wire 4 * b1 [3:0] $end
$var wire 1 & c_in $end
$var wire 5 + sum [4:0] $end
$var wire 4 , s [3:0] $end
$var wire 5 - carry [4:0] $end
$scope begin genblk1[0] $end
$scope module f $end
$var wire 1 . a0 $end
$var wire 1 / a1 $end
$var wire 1 0 b0 $end
$var wire 1 1 b1 $end
$var wire 1 2 c_in $end
$var reg 1 3 a $end
$var reg 1 4 b $end
$var reg 1 5 c_out $end
$var reg 1 6 d $end
$var reg 1 7 e $end
$var reg 1 8 f $end
$var reg 1 9 s $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module f $end
$var wire 1 : a0 $end
$var wire 1 ; a1 $end
$var wire 1 < b0 $end
$var wire 1 = b1 $end
$var wire 1 > c_in $end
$var reg 1 ? a $end
$var reg 1 @ b $end
$var reg 1 A c_out $end
$var reg 1 B d $end
$var reg 1 C e $end
$var reg 1 D f $end
$var reg 1 E s $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module f $end
$var wire 1 F a0 $end
$var wire 1 G a1 $end
$var wire 1 H b0 $end
$var wire 1 I b1 $end
$var wire 1 J c_in $end
$var reg 1 K a $end
$var reg 1 L b $end
$var reg 1 M c_out $end
$var reg 1 N d $end
$var reg 1 O e $end
$var reg 1 P f $end
$var reg 1 Q s $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module f $end
$var wire 1 R a0 $end
$var wire 1 S a1 $end
$var wire 1 T b0 $end
$var wire 1 U b1 $end
$var wire 1 V c_in $end
$var reg 1 W a $end
$var reg 1 X b $end
$var reg 1 Y c_out $end
$var reg 1 Z d $end
$var reg 1 [ e $end
$var reg 1 \ f $end
$var reg 1 ] s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
1Q
0P
0O
0N
0M
1L
0K
0J
1I
0H
0G
0F
1E
0D
0C
0B
0A
1@
0?
0>
0=
1<
0;
0:
19
08
07
06
05
04
13
02
01
00
1/
0.
b0 -
b111 ,
b111 +
b100 *
b10 )
b1 (
b0 '
0&
b100 %
b10 $
b1 #
b0 "
b111 !
$end
#2
1]
1V
1M
0Q
1O
1J
1A
1D
1C
1>
1E
1B
15
1?
b1010 !
b1010 +
b1010 ,
09
18
12
11
10
0/
1;
1.
b1111 -
1&
b101 %
b101 *
b11 $
b11 )
b10 #
b10 (
b1 "
b1 '
#4
0J
0]
0A
0V
0C
0M
0>
0Q
0O
05
1E
0D
0B
0L
b11 !
b11 +
b11 ,
19
08
0?
02
01
1=
00
0<
1H
1/
0.
1:
b0 -
0&
b110 %
b110 *
b100 $
b100 )
b11 #
b11 (
b10 "
b10 '
#6
1]
1V
1M
1P
1J
1A
1D
1C
1>
1E
1B
0Q
15
1?
1K
b1010 !
b1010 +
b1010 ,
09
18
12
11
10
0/
0;
1G
1.
b1111 -
1&
b111 %
b111 *
b101 $
b101 )
b100 #
b100 (
b11 "
b11 '
#8
0V
0M
1Q
0J
0A
0C
0Y
0>
1]
0[
05
1E
0D
0B
0P
0O
1X
b1111 !
b1111 +
b1111 ,
19
08
0?
1L
0K
02
01
0=
0I
1U
00
1<
1/
0.
0:
1F
b0 -
0&
b1000 %
b1000 *
b110 $
b110 )
b101 #
b101 (
b100 "
b100 '
#10
1Y
0]
1[
1V
1M
0Q
1O
1J
1A
1D
1C
1>
1E
1B
15
1?
b10010 !
b10010 +
b10 ,
09
18
12
11
10
0/
1;
1.
b11111 -
1&
b1001 %
b1001 *
b111 $
b111 )
b110 #
b110 (
b101 "
b101 '
#12
0J
0A
0V
0C
0M
0Y
0>
0Q
0O
0]
0[
05
1E
0D
0B
0L
0X
b11 !
b11 +
b11 ,
19
08
0?
02
01
1=
00
0<
0H
1T
1/
0.
1:
b0 -
0&
b1010 %
b1010 *
b1000 $
b1000 )
b111 #
b111 (
b110 "
b110 '
#14
1Y
1\
1V
1M
1P
1J
1A
1D
1C
1>
1E
1B
0Q
0]
15
1?
1K
1W
b10010 !
b10010 +
b10 ,
09
18
12
11
10
0/
0;
0G
1S
1.
b11111 -
1&
b1011 %
b1011 *
b1001 $
b1001 )
b1000 #
b1000 (
b111 "
b111 '
#16
0V
0M
1Q
0J
0A
0C
0Y
0>
05
1E
0D
0B
0P
0O
0]
0\
b111 !
b111 +
b111 ,
19
08
0?
1L
0K
0W
02
01
0=
1I
00
1<
1/
0.
0:
0F
1R
b0 -
0&
b1100 %
b1100 *
b1010 $
b1010 )
b1001 #
b1001 (
b1000 "
b1000 '
#18
1]
1V
1M
0Q
1O
1J
1A
1D
1C
1>
1E
1B
15
1?
b1010 !
b1010 +
b1010 ,
09
18
12
11
10
0/
1;
1.
b1111 -
1&
b1101 %
b1101 *
b1011 $
b1011 )
b1010 #
b1010 (
b1001 "
b1001 '
#20
0J
0]
0A
0V
0C
0M
0>
0Q
0O
05
1E
0D
0B
0L
b11 !
b11 +
b11 ,
19
08
0?
02
01
1=
00
0<
1H
1/
0.
1:
b0 -
0&
b1110 %
b1110 *
b1100 $
b1100 )
b1011 #
b1011 (
b1010 "
b1010 '
