#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000256880eb620 .scope module, "tb_rca_32bit" "tb_rca_32bit" 2 3;
 .timescale -9 -12;
v0000025688162a00_0 .var "a", 31 0;
v00000256881626e0_0 .var "b", 31 0;
v0000025688162780_0 .var "c_in", 0 0;
v0000025688162f00_0 .net "c_out", 0 0, L_0000025688171540;  1 drivers
v0000025688163cc0_0 .net "ovf_flag", 0 0, L_00000256881765f0;  1 drivers
v0000025688164080_0 .var "sub_mode", 0 0;
v0000025688163d60_0 .net "sum_result", 31 0, L_0000025688170a00;  1 drivers
v0000025688164d00_0 .var/i "tests_fail", 31 0;
v00000256881644e0_0 .var/i "tests_pass", 31 0;
v0000025688164a80_0 .var/i "tests_run", 31 0;
S_00000256880f7a00 .scope module, "DUT" "rca_32bit" 2 17, 3 14 0, S_00000256880eb620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /INPUT 1 "subtract_mode";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "carry_out";
    .port_info 6 /OUTPUT 1 "overflow";
L_00000256881778c0 .functor BUFZ 1, v0000025688162780_0, C4<0>, C4<0>, C4<0>;
L_00000256881765f0 .functor XOR 1, L_0000025688170aa0, L_00000256881708c0, C4<0>, C4<0>;
L_0000025688177930 .functor NOT 32, v00000256881626e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025688175f60 .functor OR 1, v0000025688164080_0, v0000025688162780_0, C4<0>, C4<0>;
v0000025688162be0_0 .net *"_ivl_229", 0 0, L_00000256881778c0;  1 drivers
v00000256881617e0_0 .net *"_ivl_233", 0 0, L_0000025688170aa0;  1 drivers
v0000025688161a60_0 .net *"_ivl_235", 0 0, L_00000256881708c0;  1 drivers
v0000025688162140_0 .net *"_ivl_238", 31 0, L_0000025688177930;  1 drivers
v0000025688161600_0 .net "b_operand", 31 0, L_00000256881714a0;  1 drivers
v0000025688162820_0 .net "carry_chain", 32 0, L_0000025688170820;  1 drivers
v0000025688161b00_0 .net "carry_in", 0 0, v0000025688162780_0;  1 drivers
v0000025688163040_0 .net "carry_out", 0 0, L_0000025688171540;  alias, 1 drivers
v00000256881621e0_0 .net "effective_cin", 0 0, L_0000025688175f60;  1 drivers
v00000256881616a0_0 .net "operand_a", 31 0, v0000025688162a00_0;  1 drivers
v00000256881635e0_0 .net "operand_b", 31 0, v00000256881626e0_0;  1 drivers
v00000256881634a0_0 .net "overflow", 0 0, L_00000256881765f0;  alias, 1 drivers
v0000025688162320_0 .net "result", 31 0, L_0000025688170a00;  alias, 1 drivers
v0000025688161740_0 .net "subtract_mode", 0 0, v0000025688164080_0;  1 drivers
L_0000025688163e00 .part v0000025688162a00_0, 0, 1;
L_0000025688164ee0 .part L_00000256881714a0, 0, 1;
L_0000025688164260 .part L_0000025688170820, 0, 1;
L_0000025688164b20 .part v0000025688162a00_0, 1, 1;
L_0000025688163ea0 .part L_00000256881714a0, 1, 1;
L_0000025688164120 .part L_0000025688170820, 1, 1;
L_0000025688164da0 .part v0000025688162a00_0, 2, 1;
L_00000256881649e0 .part L_00000256881714a0, 2, 1;
L_0000025688164bc0 .part L_0000025688170820, 2, 1;
L_0000025688163f40 .part v0000025688162a00_0, 3, 1;
L_0000025688164760 .part L_00000256881714a0, 3, 1;
L_0000025688164e40 .part L_0000025688170820, 3, 1;
L_0000025688164c60 .part v0000025688162a00_0, 4, 1;
L_0000025688164f80 .part L_00000256881714a0, 4, 1;
L_0000025688163fe0 .part L_0000025688170820, 4, 1;
L_0000025688164440 .part v0000025688162a00_0, 5, 1;
L_00000256881641c0 .part L_00000256881714a0, 5, 1;
L_0000025688163c20 .part L_0000025688170820, 5, 1;
L_00000256881646c0 .part v0000025688162a00_0, 6, 1;
L_0000025688165020 .part L_00000256881714a0, 6, 1;
L_00000256881650c0 .part L_0000025688170820, 6, 1;
L_0000025688164300 .part v0000025688162a00_0, 7, 1;
L_0000025688163a40 .part L_00000256881714a0, 7, 1;
L_0000025688163ae0 .part L_0000025688170820, 7, 1;
L_00000256881643a0 .part v0000025688162a00_0, 8, 1;
L_0000025688164580 .part L_00000256881714a0, 8, 1;
L_0000025688163b80 .part L_0000025688170820, 8, 1;
L_0000025688164620 .part v0000025688162a00_0, 9, 1;
L_0000025688164800 .part L_00000256881714a0, 9, 1;
L_00000256881648a0 .part L_0000025688170820, 9, 1;
L_0000025688164940 .part v0000025688162a00_0, 10, 1;
L_000002568816d9e0 .part L_00000256881714a0, 10, 1;
L_000002568816e980 .part L_0000025688170820, 10, 1;
L_000002568816f560 .part v0000025688162a00_0, 11, 1;
L_000002568816ed40 .part L_00000256881714a0, 11, 1;
L_000002568816db20 .part L_0000025688170820, 11, 1;
L_000002568816eb60 .part v0000025688162a00_0, 12, 1;
L_000002568816e3e0 .part L_00000256881714a0, 12, 1;
L_000002568816dc60 .part L_0000025688170820, 12, 1;
L_000002568816fb00 .part v0000025688162a00_0, 13, 1;
L_000002568816f100 .part L_00000256881714a0, 13, 1;
L_000002568816f6a0 .part L_0000025688170820, 13, 1;
L_000002568816e840 .part v0000025688162a00_0, 14, 1;
L_000002568816df80 .part L_00000256881714a0, 14, 1;
L_000002568816dda0 .part L_0000025688170820, 14, 1;
L_000002568816e340 .part v0000025688162a00_0, 15, 1;
L_000002568816fba0 .part L_00000256881714a0, 15, 1;
L_000002568816de40 .part L_0000025688170820, 15, 1;
L_000002568816f9c0 .part v0000025688162a00_0, 16, 1;
L_000002568816d8a0 .part L_00000256881714a0, 16, 1;
L_000002568816f060 .part L_0000025688170820, 16, 1;
L_000002568816dd00 .part v0000025688162a00_0, 17, 1;
L_000002568816d940 .part L_00000256881714a0, 17, 1;
L_000002568816f920 .part L_0000025688170820, 17, 1;
L_000002568816e160 .part v0000025688162a00_0, 18, 1;
L_000002568816e200 .part L_00000256881714a0, 18, 1;
L_000002568816e480 .part L_0000025688170820, 18, 1;
L_000002568816e8e0 .part v0000025688162a00_0, 19, 1;
L_000002568816e020 .part L_00000256881714a0, 19, 1;
L_000002568816f600 .part L_0000025688170820, 19, 1;
L_000002568816ee80 .part v0000025688162a00_0, 20, 1;
L_000002568816f740 .part L_00000256881714a0, 20, 1;
L_000002568816fc40 .part L_0000025688170820, 20, 1;
L_000002568816e0c0 .part v0000025688162a00_0, 21, 1;
L_000002568816f4c0 .part L_00000256881714a0, 21, 1;
L_000002568816da80 .part L_0000025688170820, 21, 1;
L_000002568816e2a0 .part v0000025688162a00_0, 22, 1;
L_000002568816f7e0 .part L_00000256881714a0, 22, 1;
L_000002568816e520 .part L_0000025688170820, 22, 1;
L_000002568816fce0 .part v0000025688162a00_0, 23, 1;
L_000002568816ea20 .part L_00000256881714a0, 23, 1;
L_000002568816f880 .part L_0000025688170820, 23, 1;
L_000002568816f1a0 .part v0000025688162a00_0, 24, 1;
L_000002568816ede0 .part L_00000256881714a0, 24, 1;
L_000002568816e5c0 .part L_0000025688170820, 24, 1;
L_000002568816ec00 .part v0000025688162a00_0, 25, 1;
L_000002568816dee0 .part L_00000256881714a0, 25, 1;
L_000002568816ef20 .part L_0000025688170820, 25, 1;
L_000002568816fa60 .part v0000025688162a00_0, 26, 1;
L_000002568816e660 .part L_00000256881714a0, 26, 1;
L_000002568816e700 .part L_0000025688170820, 26, 1;
L_000002568816dbc0 .part v0000025688162a00_0, 27, 1;
L_000002568816e7a0 .part L_00000256881714a0, 27, 1;
L_000002568816fd80 .part L_0000025688170820, 27, 1;
L_000002568816eac0 .part v0000025688162a00_0, 28, 1;
L_000002568816efc0 .part L_00000256881714a0, 28, 1;
L_000002568816f240 .part L_0000025688170820, 28, 1;
L_000002568816fe20 .part v0000025688162a00_0, 29, 1;
L_000002568816fec0 .part L_00000256881714a0, 29, 1;
L_000002568816ff60 .part L_0000025688170820, 29, 1;
L_000002568816f2e0 .part v0000025688162a00_0, 30, 1;
L_000002568816f380 .part L_00000256881714a0, 30, 1;
L_0000025688170000 .part L_0000025688170820, 30, 1;
L_000002568816eca0 .part v0000025688162a00_0, 31, 1;
L_000002568816f420 .part L_00000256881714a0, 31, 1;
L_0000025688170be0 .part L_0000025688170820, 31, 1;
LS_0000025688170a00_0_0 .concat8 [ 1 1 1 1], L_00000256880e1f00, L_00000256880e1cd0, L_00000256880e2210, L_00000256880e1a30;
LS_0000025688170a00_0_4 .concat8 [ 1 1 1 1], L_00000256880e1e20, L_000002568816c2a0, L_000002568816c1c0, L_000002568816beb0;
LS_0000025688170a00_0_8 .concat8 [ 1 1 1 1], L_000002568816bf20, L_000002568816c0e0, L_000002568816c460, L_000002568816d370;
LS_0000025688170a00_0_12 .concat8 [ 1 1 1 1], L_000002568816cce0, L_000002568816d140, L_000002568816cdc0, L_000002568816cf10;
LS_0000025688170a00_0_16 .concat8 [ 1 1 1 1], L_000002568816d3e0, L_0000025688174b90, L_0000025688175140, L_0000025688175610;
LS_0000025688170a00_0_20 .concat8 [ 1 1 1 1], L_0000025688174420, L_0000025688175840, L_0000025688175990, L_0000025688175290;
LS_0000025688170a00_0_24 .concat8 [ 1 1 1 1], L_0000025688175760, L_00000256881757d0, L_0000025688174e30, L_0000025688175df0;
LS_0000025688170a00_0_28 .concat8 [ 1 1 1 1], L_0000025688175d10, L_0000025688176890, L_0000025688176970, L_0000025688177850;
LS_0000025688170a00_1_0 .concat8 [ 4 4 4 4], LS_0000025688170a00_0_0, LS_0000025688170a00_0_4, LS_0000025688170a00_0_8, LS_0000025688170a00_0_12;
LS_0000025688170a00_1_4 .concat8 [ 4 4 4 4], LS_0000025688170a00_0_16, LS_0000025688170a00_0_20, LS_0000025688170a00_0_24, LS_0000025688170a00_0_28;
L_0000025688170a00 .concat8 [ 16 16 0 0], LS_0000025688170a00_1_0, LS_0000025688170a00_1_4;
LS_0000025688170820_0_0 .concat8 [ 1 1 1 1], L_00000256881778c0, L_00000256880e1950, L_00000256880e2050, L_00000256880e2360;
LS_0000025688170820_0_4 .concat8 [ 1 1 1 1], L_00000256880e1db0, L_000002568816ba50, L_000002568816b890, L_000002568816c310;
LS_0000025688170820_0_8 .concat8 [ 1 1 1 1], L_000002568816bb30, L_000002568816b970, L_000002568816c000, L_000002568816cb20;
LS_0000025688170820_0_12 .concat8 [ 1 1 1 1], L_000002568816c880, L_000002568816d290, L_000002568816d760, L_000002568816c960;
LS_0000025688170820_0_16 .concat8 [ 1 1 1 1], L_000002568816c9d0, L_0000025688175530, L_00000256881755a0, L_00000256881750d0;
LS_0000025688170820_0_20 .concat8 [ 1 1 1 1], L_0000025688174570, L_0000025688174ab0, L_0000025688174260, L_00000256881747a0;
LS_0000025688170820_0_24 .concat8 [ 1 1 1 1], L_0000025688175a00, L_0000025688175a70, L_0000025688174960, L_00000256881741f0;
LS_0000025688170820_0_28 .concat8 [ 1 1 1 1], L_0000025688175c30, L_0000025688176b30, L_0000025688175ef0, L_0000025688176120;
LS_0000025688170820_0_32 .concat8 [ 1 0 0 0], L_0000025688177000;
LS_0000025688170820_1_0 .concat8 [ 4 4 4 4], LS_0000025688170820_0_0, LS_0000025688170820_0_4, LS_0000025688170820_0_8, LS_0000025688170820_0_12;
LS_0000025688170820_1_4 .concat8 [ 4 4 4 4], LS_0000025688170820_0_16, LS_0000025688170820_0_20, LS_0000025688170820_0_24, LS_0000025688170820_0_28;
LS_0000025688170820_1_8 .concat8 [ 1 0 0 0], LS_0000025688170820_0_32;
L_0000025688170820 .concat8 [ 16 16 1 0], LS_0000025688170820_1_0, LS_0000025688170820_1_4, LS_0000025688170820_1_8;
L_0000025688171540 .part L_0000025688170820, 32, 1;
L_0000025688170aa0 .part L_0000025688170820, 31, 1;
L_00000256881708c0 .part L_0000025688170820, 32, 1;
L_00000256881714a0 .functor MUXZ 32, v00000256881626e0_0, L_0000025688177930, v0000025688164080_0, C4<>;
S_0000025688067ce0 .scope generate, "adder_stage[0]" "adder_stage[0]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1810 .param/l "idx" 0 3 36, +C4<00>;
S_0000025688067e70 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_0000025688067ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_00000256880e1bf0 .functor XOR 1, L_0000025688163e00, L_0000025688164ee0, C4<0>, C4<0>;
L_00000256880e1f00 .functor XOR 1, L_00000256880e1bf0, L_0000025688164260, C4<0>, C4<0>;
L_00000256880e2600 .functor AND 1, L_0000025688163e00, L_0000025688164ee0, C4<1>, C4<1>;
L_00000256880e21a0 .functor XOR 1, L_0000025688163e00, L_0000025688164ee0, C4<0>, C4<0>;
L_00000256880e1c60 .functor AND 1, L_0000025688164260, L_00000256880e21a0, C4<1>, C4<1>;
L_00000256880e1950 .functor OR 1, L_00000256880e2600, L_00000256880e1c60, C4<0>, C4<0>;
v00000256880e0a70_0 .net *"_ivl_0", 0 0, L_00000256880e1bf0;  1 drivers
v00000256880e1150_0 .net *"_ivl_4", 0 0, L_00000256880e2600;  1 drivers
v00000256880e0610_0 .net *"_ivl_6", 0 0, L_00000256880e21a0;  1 drivers
v00000256880dfe90_0 .net *"_ivl_8", 0 0, L_00000256880e1c60;  1 drivers
v00000256880dfb70_0 .net "bit_a", 0 0, L_0000025688163e00;  1 drivers
v00000256880df710_0 .net "bit_b", 0 0, L_0000025688164ee0;  1 drivers
v00000256880e11f0_0 .net "carry_in", 0 0, L_0000025688164260;  1 drivers
v00000256880df7b0_0 .net "carry_out", 0 0, L_00000256880e1950;  1 drivers
v00000256880dfc10_0 .net "sum_bit", 0 0, L_00000256880e1f00;  1 drivers
S_00000256880652d0 .scope generate, "adder_stage[1]" "adder_stage[1]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f18d0 .param/l "idx" 0 3 36, +C4<01>;
S_0000025688065460 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_00000256880652d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_00000256880e2130 .functor XOR 1, L_0000025688164b20, L_0000025688163ea0, C4<0>, C4<0>;
L_00000256880e1cd0 .functor XOR 1, L_00000256880e2130, L_0000025688164120, C4<0>, C4<0>;
L_00000256880e1f70 .functor AND 1, L_0000025688164b20, L_0000025688163ea0, C4<1>, C4<1>;
L_00000256880e2280 .functor XOR 1, L_0000025688164b20, L_0000025688163ea0, C4<0>, C4<0>;
L_00000256880e1b10 .functor AND 1, L_0000025688164120, L_00000256880e2280, C4<1>, C4<1>;
L_00000256880e2050 .functor OR 1, L_00000256880e1f70, L_00000256880e1b10, C4<0>, C4<0>;
v00000256880e0430_0 .net *"_ivl_0", 0 0, L_00000256880e2130;  1 drivers
v00000256880dfcb0_0 .net *"_ivl_4", 0 0, L_00000256880e1f70;  1 drivers
v00000256880df8f0_0 .net *"_ivl_6", 0 0, L_00000256880e2280;  1 drivers
v00000256880e1330_0 .net *"_ivl_8", 0 0, L_00000256880e1b10;  1 drivers
v00000256880e01b0_0 .net "bit_a", 0 0, L_0000025688164b20;  1 drivers
v00000256880e06b0_0 .net "bit_b", 0 0, L_0000025688163ea0;  1 drivers
v00000256880df850_0 .net "carry_in", 0 0, L_0000025688164120;  1 drivers
v00000256880e13d0_0 .net "carry_out", 0 0, L_00000256880e2050;  1 drivers
v00000256880e02f0_0 .net "sum_bit", 0 0, L_00000256880e1cd0;  1 drivers
S_0000025687e16730 .scope generate, "adder_stage[2]" "adder_stage[2]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1750 .param/l "idx" 0 3 36, +C4<010>;
S_0000025687e168c0 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_0000025687e16730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_00000256880e2520 .functor XOR 1, L_0000025688164da0, L_00000256881649e0, C4<0>, C4<0>;
L_00000256880e2210 .functor XOR 1, L_00000256880e2520, L_0000025688164bc0, C4<0>, C4<0>;
L_00000256880e19c0 .functor AND 1, L_0000025688164da0, L_00000256881649e0, C4<1>, C4<1>;
L_00000256880e1800 .functor XOR 1, L_0000025688164da0, L_00000256881649e0, C4<0>, C4<0>;
L_00000256880e1aa0 .functor AND 1, L_0000025688164bc0, L_00000256880e1800, C4<1>, C4<1>;
L_00000256880e2360 .functor OR 1, L_00000256880e19c0, L_00000256880e1aa0, C4<0>, C4<0>;
v00000256880e04d0_0 .net *"_ivl_0", 0 0, L_00000256880e2520;  1 drivers
v00000256880e0bb0_0 .net *"_ivl_4", 0 0, L_00000256880e19c0;  1 drivers
v00000256880e0c50_0 .net *"_ivl_6", 0 0, L_00000256880e1800;  1 drivers
v00000256880e0e30_0 .net *"_ivl_8", 0 0, L_00000256880e1aa0;  1 drivers
v00000256880e0f70_0 .net "bit_a", 0 0, L_0000025688164da0;  1 drivers
v00000256880e1470_0 .net "bit_b", 0 0, L_00000256881649e0;  1 drivers
v00000256880e0390_0 .net "carry_in", 0 0, L_0000025688164bc0;  1 drivers
v00000256880df990_0 .net "carry_out", 0 0, L_00000256880e2360;  1 drivers
v00000256880e1010_0 .net "sum_bit", 0 0, L_00000256880e2210;  1 drivers
S_0000025687e16a50 .scope generate, "adder_stage[3]" "adder_stage[3]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1390 .param/l "idx" 0 3 36, +C4<011>;
S_00000256880f97e0 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_0000025687e16a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_00000256880e23d0 .functor XOR 1, L_0000025688163f40, L_0000025688164760, C4<0>, C4<0>;
L_00000256880e1a30 .functor XOR 1, L_00000256880e23d0, L_0000025688164e40, C4<0>, C4<0>;
L_00000256880e2590 .functor AND 1, L_0000025688163f40, L_0000025688164760, C4<1>, C4<1>;
L_00000256880e2440 .functor XOR 1, L_0000025688163f40, L_0000025688164760, C4<0>, C4<0>;
L_00000256880e1d40 .functor AND 1, L_0000025688164e40, L_00000256880e2440, C4<1>, C4<1>;
L_00000256880e1db0 .functor OR 1, L_00000256880e2590, L_00000256880e1d40, C4<0>, C4<0>;
v00000256880dfd50_0 .net *"_ivl_0", 0 0, L_00000256880e23d0;  1 drivers
v00000256880e0750_0 .net *"_ivl_4", 0 0, L_00000256880e2590;  1 drivers
v00000256880dff30_0 .net *"_ivl_6", 0 0, L_00000256880e2440;  1 drivers
v00000256880e07f0_0 .net *"_ivl_8", 0 0, L_00000256880e1d40;  1 drivers
v00000256880dffd0_0 .net "bit_a", 0 0, L_0000025688163f40;  1 drivers
v00000256880e0890_0 .net "bit_b", 0 0, L_0000025688164760;  1 drivers
v00000256880e0930_0 .net "carry_in", 0 0, L_0000025688164e40;  1 drivers
v00000256880e15b0_0 .net "carry_out", 0 0, L_00000256880e1db0;  1 drivers
v00000256880983b0_0 .net "sum_bit", 0 0, L_00000256880e1a30;  1 drivers
S_00000256880f9970 .scope generate, "adder_stage[4]" "adder_stage[4]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1710 .param/l "idx" 0 3 36, +C4<0100>;
S_00000256880f9b00 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_00000256880f9970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_00000256880e1870 .functor XOR 1, L_0000025688164c60, L_0000025688164f80, C4<0>, C4<0>;
L_00000256880e1e20 .functor XOR 1, L_00000256880e1870, L_0000025688163fe0, C4<0>, C4<0>;
L_00000256880e18e0 .functor AND 1, L_0000025688164c60, L_0000025688164f80, C4<1>, C4<1>;
L_00000256880e1e90 .functor XOR 1, L_0000025688164c60, L_0000025688164f80, C4<0>, C4<0>;
L_000002568816bc10 .functor AND 1, L_0000025688163fe0, L_00000256880e1e90, C4<1>, C4<1>;
L_000002568816ba50 .functor OR 1, L_00000256880e18e0, L_000002568816bc10, C4<0>, C4<0>;
v0000025688097ff0_0 .net *"_ivl_0", 0 0, L_00000256880e1870;  1 drivers
v0000025688097550_0 .net *"_ivl_4", 0 0, L_00000256880e18e0;  1 drivers
v00000256880975f0_0 .net *"_ivl_6", 0 0, L_00000256880e1e90;  1 drivers
v0000025688098090_0 .net *"_ivl_8", 0 0, L_000002568816bc10;  1 drivers
v0000025688098590_0 .net "bit_a", 0 0, L_0000025688164c60;  1 drivers
v0000025688096b50_0 .net "bit_b", 0 0, L_0000025688164f80;  1 drivers
v0000025688097910_0 .net "carry_in", 0 0, L_0000025688163fe0;  1 drivers
v00000256880979b0_0 .net "carry_out", 0 0, L_000002568816ba50;  1 drivers
v0000025688097af0_0 .net "sum_bit", 0 0, L_00000256880e1e20;  1 drivers
S_000002568815c030 .scope generate, "adder_stage[5]" "adder_stage[5]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1250 .param/l "idx" 0 3 36, +C4<0101>;
S_000002568815c530 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568815c030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_000002568816b660 .functor XOR 1, L_0000025688164440, L_00000256881641c0, C4<0>, C4<0>;
L_000002568816c2a0 .functor XOR 1, L_000002568816b660, L_0000025688163c20, C4<0>, C4<0>;
L_000002568816bd60 .functor AND 1, L_0000025688164440, L_00000256881641c0, C4<1>, C4<1>;
L_000002568816bac0 .functor XOR 1, L_0000025688164440, L_00000256881641c0, C4<0>, C4<0>;
L_000002568816c230 .functor AND 1, L_0000025688163c20, L_000002568816bac0, C4<1>, C4<1>;
L_000002568816b890 .functor OR 1, L_000002568816bd60, L_000002568816c230, C4<0>, C4<0>;
v00000256880bed90_0 .net *"_ivl_0", 0 0, L_000002568816b660;  1 drivers
v00000256880be9d0_0 .net *"_ivl_4", 0 0, L_000002568816bd60;  1 drivers
v00000256880bf0b0_0 .net *"_ivl_6", 0 0, L_000002568816bac0;  1 drivers
v00000256880be570_0 .net *"_ivl_8", 0 0, L_000002568816c230;  1 drivers
v00000256880be1b0_0 .net "bit_a", 0 0, L_0000025688164440;  1 drivers
v00000256880be390_0 .net "bit_b", 0 0, L_00000256881641c0;  1 drivers
v00000256880be890_0 .net "carry_in", 0 0, L_0000025688163c20;  1 drivers
v00000256880beb10_0 .net "carry_out", 0 0, L_000002568816b890;  1 drivers
v00000256880beed0_0 .net "sum_bit", 0 0, L_000002568816c2a0;  1 drivers
S_000002568815c210 .scope generate, "adder_stage[6]" "adder_stage[6]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f11d0 .param/l "idx" 0 3 36, +C4<0110>;
S_000002568815c6c0 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568815c210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_000002568816bdd0 .functor XOR 1, L_00000256881646c0, L_0000025688165020, C4<0>, C4<0>;
L_000002568816c1c0 .functor XOR 1, L_000002568816bdd0, L_00000256881650c0, C4<0>, C4<0>;
L_000002568816c4d0 .functor AND 1, L_00000256881646c0, L_0000025688165020, C4<1>, C4<1>;
L_000002568816be40 .functor XOR 1, L_00000256881646c0, L_0000025688165020, C4<0>, C4<0>;
L_000002568816b6d0 .functor AND 1, L_00000256881650c0, L_000002568816be40, C4<1>, C4<1>;
L_000002568816c310 .functor OR 1, L_000002568816c4d0, L_000002568816b6d0, C4<0>, C4<0>;
v00000256880bef70_0 .net *"_ivl_0", 0 0, L_000002568816bdd0;  1 drivers
v00000256880d4fe0_0 .net *"_ivl_4", 0 0, L_000002568816c4d0;  1 drivers
v00000256880d4a40_0 .net *"_ivl_6", 0 0, L_000002568816be40;  1 drivers
v00000256880d4c20_0 .net *"_ivl_8", 0 0, L_000002568816b6d0;  1 drivers
v00000256880d4360_0 .net "bit_a", 0 0, L_00000256881646c0;  1 drivers
v00000256880d3780_0 .net "bit_b", 0 0, L_0000025688165020;  1 drivers
v00000256880d3aa0_0 .net "carry_in", 0 0, L_00000256881650c0;  1 drivers
v00000256880d4400_0 .net "carry_out", 0 0, L_000002568816c310;  1 drivers
v00000256880d4900_0 .net "sum_bit", 0 0, L_000002568816c1c0;  1 drivers
S_000002568815c850 .scope generate, "adder_stage[7]" "adder_stage[7]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1ad0 .param/l "idx" 0 3 36, +C4<0111>;
S_000002568815cd00 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568815c850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_000002568816c070 .functor XOR 1, L_0000025688164300, L_0000025688163a40, C4<0>, C4<0>;
L_000002568816beb0 .functor XOR 1, L_000002568816c070, L_0000025688163ae0, C4<0>, C4<0>;
L_000002568816c540 .functor AND 1, L_0000025688164300, L_0000025688163a40, C4<1>, C4<1>;
L_000002568816b740 .functor XOR 1, L_0000025688164300, L_0000025688163a40, C4<0>, C4<0>;
L_000002568816c380 .functor AND 1, L_0000025688163ae0, L_000002568816b740, C4<1>, C4<1>;
L_000002568816bb30 .functor OR 1, L_000002568816c540, L_000002568816c380, C4<0>, C4<0>;
v00000256880d3f00_0 .net *"_ivl_0", 0 0, L_000002568816c070;  1 drivers
v00000256880d4220_0 .net *"_ivl_4", 0 0, L_000002568816c540;  1 drivers
v00000256880a3f40_0 .net *"_ivl_6", 0 0, L_000002568816b740;  1 drivers
v00000256880a43a0_0 .net *"_ivl_8", 0 0, L_000002568816c380;  1 drivers
v00000256880a46c0_0 .net "bit_a", 0 0, L_0000025688164300;  1 drivers
v00000256880a3720_0 .net "bit_b", 0 0, L_0000025688163a40;  1 drivers
v00000256880a49e0_0 .net "carry_in", 0 0, L_0000025688163ae0;  1 drivers
v00000256880a3a40_0 .net "carry_out", 0 0, L_000002568816bb30;  1 drivers
v00000256880a4f80_0 .net "sum_bit", 0 0, L_000002568816beb0;  1 drivers
S_000002568815ce90 .scope generate, "adder_stage[8]" "adder_stage[8]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1450 .param/l "idx" 0 3 36, +C4<01000>;
S_000002568815c9e0 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568815ce90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_000002568816bba0 .functor XOR 1, L_00000256881643a0, L_0000025688164580, C4<0>, C4<0>;
L_000002568816bf20 .functor XOR 1, L_000002568816bba0, L_0000025688163b80, C4<0>, C4<0>;
L_000002568816b7b0 .functor AND 1, L_00000256881643a0, L_0000025688164580, C4<1>, C4<1>;
L_000002568816c3f0 .functor XOR 1, L_00000256881643a0, L_0000025688164580, C4<0>, C4<0>;
L_000002568816bc80 .functor AND 1, L_0000025688163b80, L_000002568816c3f0, C4<1>, C4<1>;
L_000002568816b970 .functor OR 1, L_000002568816b7b0, L_000002568816bc80, C4<0>, C4<0>;
v00000256880a5020_0 .net *"_ivl_0", 0 0, L_000002568816bba0;  1 drivers
v00000256880a3b80_0 .net *"_ivl_4", 0 0, L_000002568816b7b0;  1 drivers
v00000256880b06b0_0 .net *"_ivl_6", 0 0, L_000002568816c3f0;  1 drivers
v00000256880af0d0_0 .net *"_ivl_8", 0 0, L_000002568816bc80;  1 drivers
v00000256880af710_0 .net "bit_a", 0 0, L_00000256881643a0;  1 drivers
v00000256880afad0_0 .net "bit_b", 0 0, L_0000025688164580;  1 drivers
v00000256880afb70_0 .net "carry_in", 0 0, L_0000025688163b80;  1 drivers
v00000256880afd50_0 .net "carry_out", 0 0, L_000002568816b970;  1 drivers
v00000256880b07f0_0 .net "sum_bit", 0 0, L_000002568816bf20;  1 drivers
S_000002568815d020 .scope generate, "adder_stage[9]" "adder_stage[9]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1210 .param/l "idx" 0 3 36, +C4<01001>;
S_000002568815cb70 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568815d020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_000002568816bf90 .functor XOR 1, L_0000025688164620, L_0000025688164800, C4<0>, C4<0>;
L_000002568816c0e0 .functor XOR 1, L_000002568816bf90, L_00000256881648a0, C4<0>, C4<0>;
L_000002568816c150 .functor AND 1, L_0000025688164620, L_0000025688164800, C4<1>, C4<1>;
L_000002568816bcf0 .functor XOR 1, L_0000025688164620, L_0000025688164800, C4<0>, C4<0>;
L_000002568816b9e0 .functor AND 1, L_00000256881648a0, L_000002568816bcf0, C4<1>, C4<1>;
L_000002568816c000 .functor OR 1, L_000002568816c150, L_000002568816b9e0, C4<0>, C4<0>;
v00000256880b0890_0 .net *"_ivl_0", 0 0, L_000002568816bf90;  1 drivers
v00000256880b0b10_0 .net *"_ivl_4", 0 0, L_000002568816c150;  1 drivers
v00000256880c9ab0_0 .net *"_ivl_6", 0 0, L_000002568816bcf0;  1 drivers
v00000256880c9b50_0 .net *"_ivl_8", 0 0, L_000002568816b9e0;  1 drivers
v00000256880cab90_0 .net "bit_a", 0 0, L_0000025688164620;  1 drivers
v00000256880c9e70_0 .net "bit_b", 0 0, L_0000025688164800;  1 drivers
v00000256880cae10_0 .net "carry_in", 0 0, L_00000256881648a0;  1 drivers
v00000256880cb130_0 .net "carry_out", 0 0, L_000002568816c000;  1 drivers
v00000256880ca050_0 .net "sum_bit", 0 0, L_000002568816c0e0;  1 drivers
S_000002568815c3a0 .scope generate, "adder_stage[10]" "adder_stage[10]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1490 .param/l "idx" 0 3 36, +C4<01010>;
S_0000025688108200 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568815c3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_000002568816b820 .functor XOR 1, L_0000025688164940, L_000002568816d9e0, C4<0>, C4<0>;
L_000002568816c460 .functor XOR 1, L_000002568816b820, L_000002568816e980, C4<0>, C4<0>;
L_000002568816b900 .functor AND 1, L_0000025688164940, L_000002568816d9e0, C4<1>, C4<1>;
L_00000256880e24b0 .functor XOR 1, L_0000025688164940, L_000002568816d9e0, C4<0>, C4<0>;
L_000002568816ca40 .functor AND 1, L_000002568816e980, L_00000256880e24b0, C4<1>, C4<1>;
L_000002568816cb20 .functor OR 1, L_000002568816b900, L_000002568816ca40, C4<0>, C4<0>;
v00000256880ca230_0 .net *"_ivl_0", 0 0, L_000002568816b820;  1 drivers
v0000025688090110_0 .net *"_ivl_4", 0 0, L_000002568816b900;  1 drivers
v0000025688090610_0 .net *"_ivl_6", 0 0, L_00000256880e24b0;  1 drivers
v00000256880909d0_0 .net *"_ivl_8", 0 0, L_000002568816ca40;  1 drivers
v0000025688090b10_0 .net "bit_a", 0 0, L_0000025688164940;  1 drivers
v000002568810b7a0_0 .net "bit_b", 0 0, L_000002568816d9e0;  1 drivers
v000002568810a800_0 .net "carry_in", 0 0, L_000002568816e980;  1 drivers
v000002568810a6c0_0 .net "carry_out", 0 0, L_000002568816cb20;  1 drivers
v000002568810b520_0 .net "sum_bit", 0 0, L_000002568816c460;  1 drivers
S_0000025688108070 .scope generate, "adder_stage[11]" "adder_stage[11]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1b90 .param/l "idx" 0 3 36, +C4<01011>;
S_0000025688108840 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_0000025688108070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_000002568816d5a0 .functor XOR 1, L_000002568816f560, L_000002568816ed40, C4<0>, C4<0>;
L_000002568816d370 .functor XOR 1, L_000002568816d5a0, L_000002568816db20, C4<0>, C4<0>;
L_000002568816cc00 .functor AND 1, L_000002568816f560, L_000002568816ed40, C4<1>, C4<1>;
L_000002568816cab0 .functor XOR 1, L_000002568816f560, L_000002568816ed40, C4<0>, C4<0>;
L_000002568816d4c0 .functor AND 1, L_000002568816db20, L_000002568816cab0, C4<1>, C4<1>;
L_000002568816c880 .functor OR 1, L_000002568816cc00, L_000002568816d4c0, C4<0>, C4<0>;
v000002568810b5c0_0 .net *"_ivl_0", 0 0, L_000002568816d5a0;  1 drivers
v000002568810a8a0_0 .net *"_ivl_4", 0 0, L_000002568816cc00;  1 drivers
v000002568810a1c0_0 .net *"_ivl_6", 0 0, L_000002568816cab0;  1 drivers
v000002568810ad00_0 .net *"_ivl_8", 0 0, L_000002568816d4c0;  1 drivers
v000002568810a580_0 .net "bit_a", 0 0, L_000002568816f560;  1 drivers
v000002568810a3a0_0 .net "bit_b", 0 0, L_000002568816ed40;  1 drivers
v000002568810a940_0 .net "carry_in", 0 0, L_000002568816db20;  1 drivers
v000002568810a9e0_0 .net "carry_out", 0 0, L_000002568816c880;  1 drivers
v000002568810af80_0 .net "sum_bit", 0 0, L_000002568816d370;  1 drivers
S_0000025688108cf0 .scope generate, "adder_stage[12]" "adder_stage[12]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f0d90 .param/l "idx" 0 3 36, +C4<01100>;
S_0000025688109330 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_0000025688108cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_000002568816d220 .functor XOR 1, L_000002568816eb60, L_000002568816e3e0, C4<0>, C4<0>;
L_000002568816cce0 .functor XOR 1, L_000002568816d220, L_000002568816dc60, C4<0>, C4<0>;
L_000002568816cb90 .functor AND 1, L_000002568816eb60, L_000002568816e3e0, C4<1>, C4<1>;
L_000002568816cc70 .functor XOR 1, L_000002568816eb60, L_000002568816e3e0, C4<0>, C4<0>;
L_000002568816d680 .functor AND 1, L_000002568816dc60, L_000002568816cc70, C4<1>, C4<1>;
L_000002568816d290 .functor OR 1, L_000002568816cb90, L_000002568816d680, C4<0>, C4<0>;
v000002568810bd40_0 .net *"_ivl_0", 0 0, L_000002568816d220;  1 drivers
v000002568810b3e0_0 .net *"_ivl_4", 0 0, L_000002568816cb90;  1 drivers
v000002568810aa80_0 .net *"_ivl_6", 0 0, L_000002568816cc70;  1 drivers
v000002568810a440_0 .net *"_ivl_8", 0 0, L_000002568816d680;  1 drivers
v000002568810b980_0 .net "bit_a", 0 0, L_000002568816eb60;  1 drivers
v000002568810ab20_0 .net "bit_b", 0 0, L_000002568816e3e0;  1 drivers
v000002568810a620_0 .net "carry_in", 0 0, L_000002568816dc60;  1 drivers
v000002568810a300_0 .net "carry_out", 0 0, L_000002568816d290;  1 drivers
v000002568810bca0_0 .net "sum_bit", 0 0, L_000002568816cce0;  1 drivers
S_0000025688108390 .scope generate, "adder_stage[13]" "adder_stage[13]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f14d0 .param/l "idx" 0 3 36, +C4<01101>;
S_00000256881086b0 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_0000025688108390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_000002568816d610 .functor XOR 1, L_000002568816fb00, L_000002568816f100, C4<0>, C4<0>;
L_000002568816d140 .functor XOR 1, L_000002568816d610, L_000002568816f6a0, C4<0>, C4<0>;
L_000002568816cd50 .functor AND 1, L_000002568816fb00, L_000002568816f100, C4<1>, C4<1>;
L_000002568816cff0 .functor XOR 1, L_000002568816fb00, L_000002568816f100, C4<0>, C4<0>;
L_000002568816d6f0 .functor AND 1, L_000002568816f6a0, L_000002568816cff0, C4<1>, C4<1>;
L_000002568816d760 .functor OR 1, L_000002568816cd50, L_000002568816d6f0, C4<0>, C4<0>;
v000002568810a4e0_0 .net *"_ivl_0", 0 0, L_000002568816d610;  1 drivers
v000002568810b660_0 .net *"_ivl_4", 0 0, L_000002568816cd50;  1 drivers
v000002568810abc0_0 .net *"_ivl_6", 0 0, L_000002568816cff0;  1 drivers
v000002568810bde0_0 .net *"_ivl_8", 0 0, L_000002568816d6f0;  1 drivers
v000002568810ada0_0 .net "bit_a", 0 0, L_000002568816fb00;  1 drivers
v000002568810be80_0 .net "bit_b", 0 0, L_000002568816f100;  1 drivers
v000002568810b700_0 .net "carry_in", 0 0, L_000002568816f6a0;  1 drivers
v000002568810b840_0 .net "carry_out", 0 0, L_000002568816d760;  1 drivers
v000002568810bf20_0 .net "sum_bit", 0 0, L_000002568816d140;  1 drivers
S_00000256881094c0 .scope generate, "adder_stage[14]" "adder_stage[14]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1790 .param/l "idx" 0 3 36, +C4<01110>;
S_0000025688109970 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_00000256881094c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_000002568816d530 .functor XOR 1, L_000002568816e840, L_000002568816df80, C4<0>, C4<0>;
L_000002568816cdc0 .functor XOR 1, L_000002568816d530, L_000002568816dda0, C4<0>, C4<0>;
L_000002568816c8f0 .functor AND 1, L_000002568816e840, L_000002568816df80, C4<1>, C4<1>;
L_000002568816cea0 .functor XOR 1, L_000002568816e840, L_000002568816df80, C4<0>, C4<0>;
L_000002568816ce30 .functor AND 1, L_000002568816dda0, L_000002568816cea0, C4<1>, C4<1>;
L_000002568816c960 .functor OR 1, L_000002568816c8f0, L_000002568816ce30, C4<0>, C4<0>;
v000002568810b200_0 .net *"_ivl_0", 0 0, L_000002568816d530;  1 drivers
v000002568810bac0_0 .net *"_ivl_4", 0 0, L_000002568816c8f0;  1 drivers
v000002568810b8e0_0 .net *"_ivl_6", 0 0, L_000002568816cea0;  1 drivers
v000002568810a080_0 .net *"_ivl_8", 0 0, L_000002568816ce30;  1 drivers
v000002568810ac60_0 .net "bit_a", 0 0, L_000002568816e840;  1 drivers
v000002568810ba20_0 .net "bit_b", 0 0, L_000002568816df80;  1 drivers
v000002568810bb60_0 .net "carry_in", 0 0, L_000002568816dda0;  1 drivers
v000002568810a120_0 .net "carry_out", 0 0, L_000002568816c960;  1 drivers
v000002568810b020_0 .net "sum_bit", 0 0, L_000002568816cdc0;  1 drivers
S_0000025688108b60 .scope generate, "adder_stage[15]" "adder_stage[15]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f17d0 .param/l "idx" 0 3 36, +C4<01111>;
S_00000256881089d0 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_0000025688108b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_000002568816d300 .functor XOR 1, L_000002568816e340, L_000002568816fba0, C4<0>, C4<0>;
L_000002568816cf10 .functor XOR 1, L_000002568816d300, L_000002568816de40, C4<0>, C4<0>;
L_000002568816cf80 .functor AND 1, L_000002568816e340, L_000002568816fba0, C4<1>, C4<1>;
L_000002568816d060 .functor XOR 1, L_000002568816e340, L_000002568816fba0, C4<0>, C4<0>;
L_000002568816d0d0 .functor AND 1, L_000002568816de40, L_000002568816d060, C4<1>, C4<1>;
L_000002568816c9d0 .functor OR 1, L_000002568816cf80, L_000002568816d0d0, C4<0>, C4<0>;
v000002568810a760_0 .net *"_ivl_0", 0 0, L_000002568816d300;  1 drivers
v000002568810ae40_0 .net *"_ivl_4", 0 0, L_000002568816cf80;  1 drivers
v000002568810a260_0 .net *"_ivl_6", 0 0, L_000002568816d060;  1 drivers
v000002568810aee0_0 .net *"_ivl_8", 0 0, L_000002568816d0d0;  1 drivers
v000002568810b0c0_0 .net "bit_a", 0 0, L_000002568816e340;  1 drivers
v000002568810b160_0 .net "bit_b", 0 0, L_000002568816fba0;  1 drivers
v000002568810b2a0_0 .net "carry_in", 0 0, L_000002568816de40;  1 drivers
v000002568810b340_0 .net "carry_out", 0 0, L_000002568816c9d0;  1 drivers
v000002568810b480_0 .net "sum_bit", 0 0, L_000002568816cf10;  1 drivers
S_0000025688108e80 .scope generate, "adder_stage[16]" "adder_stage[16]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1850 .param/l "idx" 0 3 36, +C4<010000>;
S_0000025688108520 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_0000025688108e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_000002568816d1b0 .functor XOR 1, L_000002568816f9c0, L_000002568816d8a0, C4<0>, C4<0>;
L_000002568816d3e0 .functor XOR 1, L_000002568816d1b0, L_000002568816f060, C4<0>, C4<0>;
L_000002568816d450 .functor AND 1, L_000002568816f9c0, L_000002568816d8a0, C4<1>, C4<1>;
L_0000025688174ff0 .functor XOR 1, L_000002568816f9c0, L_000002568816d8a0, C4<0>, C4<0>;
L_0000025688174c00 .functor AND 1, L_000002568816f060, L_0000025688174ff0, C4<1>, C4<1>;
L_0000025688175530 .functor OR 1, L_000002568816d450, L_0000025688174c00, C4<0>, C4<0>;
v000002568810bc00_0 .net *"_ivl_0", 0 0, L_000002568816d1b0;  1 drivers
v00000256881606b0_0 .net *"_ivl_4", 0 0, L_000002568816d450;  1 drivers
v0000025688160e30_0 .net *"_ivl_6", 0 0, L_0000025688174ff0;  1 drivers
v0000025688160610_0 .net *"_ivl_8", 0 0, L_0000025688174c00;  1 drivers
v000002568815ffd0_0 .net "bit_a", 0 0, L_000002568816f9c0;  1 drivers
v0000025688160b10_0 .net "bit_b", 0 0, L_000002568816d8a0;  1 drivers
v0000025688160070_0 .net "carry_in", 0 0, L_000002568816f060;  1 drivers
v000002568815ff30_0 .net "carry_out", 0 0, L_0000025688175530;  1 drivers
v000002568815fcb0_0 .net "sum_bit", 0 0, L_000002568816d3e0;  1 drivers
S_0000025688109b00 .scope generate, "adder_stage[17]" "adder_stage[17]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1550 .param/l "idx" 0 3 36, +C4<010001>;
S_0000025688109010 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_0000025688109b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0000025688174490 .functor XOR 1, L_000002568816dd00, L_000002568816d940, C4<0>, C4<0>;
L_0000025688174b90 .functor XOR 1, L_0000025688174490, L_000002568816f920, C4<0>, C4<0>;
L_0000025688175370 .functor AND 1, L_000002568816dd00, L_000002568816d940, C4<1>, C4<1>;
L_0000025688174f10 .functor XOR 1, L_000002568816dd00, L_000002568816d940, C4<0>, C4<0>;
L_00000256881756f0 .functor AND 1, L_000002568816f920, L_0000025688174f10, C4<1>, C4<1>;
L_00000256881755a0 .functor OR 1, L_0000025688175370, L_00000256881756f0, C4<0>, C4<0>;
v0000025688160a70_0 .net *"_ivl_0", 0 0, L_0000025688174490;  1 drivers
v0000025688160ed0_0 .net *"_ivl_4", 0 0, L_0000025688175370;  1 drivers
v0000025688160bb0_0 .net *"_ivl_6", 0 0, L_0000025688174f10;  1 drivers
v000002568815fb70_0 .net *"_ivl_8", 0 0, L_00000256881756f0;  1 drivers
v0000025688160890_0 .net "bit_a", 0 0, L_000002568816dd00;  1 drivers
v0000025688160c50_0 .net "bit_b", 0 0, L_000002568816d940;  1 drivers
v0000025688160f70_0 .net "carry_in", 0 0, L_000002568816f920;  1 drivers
v0000025688160110_0 .net "carry_out", 0 0, L_00000256881755a0;  1 drivers
v00000256881601b0_0 .net "sum_bit", 0 0, L_0000025688174b90;  1 drivers
S_0000025688109650 .scope generate, "adder_stage[18]" "adder_stage[18]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1350 .param/l "idx" 0 3 36, +C4<010010>;
S_00000256881091a0 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_0000025688109650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0000025688174f80 .functor XOR 1, L_000002568816e160, L_000002568816e200, C4<0>, C4<0>;
L_0000025688175140 .functor XOR 1, L_0000025688174f80, L_000002568816e480, C4<0>, C4<0>;
L_0000025688174ea0 .functor AND 1, L_000002568816e160, L_000002568816e200, C4<1>, C4<1>;
L_00000256881746c0 .functor XOR 1, L_000002568816e160, L_000002568816e200, C4<0>, C4<0>;
L_0000025688175060 .functor AND 1, L_000002568816e480, L_00000256881746c0, C4<1>, C4<1>;
L_00000256881750d0 .functor OR 1, L_0000025688174ea0, L_0000025688175060, C4<0>, C4<0>;
v0000025688160250_0 .net *"_ivl_0", 0 0, L_0000025688174f80;  1 drivers
v00000256881602f0_0 .net *"_ivl_4", 0 0, L_0000025688174ea0;  1 drivers
v0000025688160cf0_0 .net *"_ivl_6", 0 0, L_00000256881746c0;  1 drivers
v0000025688161010_0 .net *"_ivl_8", 0 0, L_0000025688175060;  1 drivers
v0000025688160d90_0 .net "bit_a", 0 0, L_000002568816e160;  1 drivers
v00000256881610b0_0 .net "bit_b", 0 0, L_000002568816e200;  1 drivers
v0000025688160390_0 .net "carry_in", 0 0, L_000002568816e480;  1 drivers
v0000025688160430_0 .net "carry_out", 0 0, L_00000256881750d0;  1 drivers
v00000256881604d0_0 .net "sum_bit", 0 0, L_0000025688175140;  1 drivers
S_00000256881097e0 .scope generate, "adder_stage[19]" "adder_stage[19]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1290 .param/l "idx" 0 3 36, +C4<010011>;
S_0000025688109c90 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_00000256881097e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0000025688175920 .functor XOR 1, L_000002568816e8e0, L_000002568816e020, C4<0>, C4<0>;
L_0000025688175610 .functor XOR 1, L_0000025688175920, L_000002568816f600, C4<0>, C4<0>;
L_0000025688175450 .functor AND 1, L_000002568816e8e0, L_000002568816e020, C4<1>, C4<1>;
L_00000256881742d0 .functor XOR 1, L_000002568816e8e0, L_000002568816e020, C4<0>, C4<0>;
L_00000256881743b0 .functor AND 1, L_000002568816f600, L_00000256881742d0, C4<1>, C4<1>;
L_0000025688174570 .functor OR 1, L_0000025688175450, L_00000256881743b0, C4<0>, C4<0>;
v0000025688160570_0 .net *"_ivl_0", 0 0, L_0000025688175920;  1 drivers
v0000025688160750_0 .net *"_ivl_4", 0 0, L_0000025688175450;  1 drivers
v000002568815fc10_0 .net *"_ivl_6", 0 0, L_00000256881742d0;  1 drivers
v000002568815fa30_0 .net *"_ivl_8", 0 0, L_00000256881743b0;  1 drivers
v000002568815fad0_0 .net "bit_a", 0 0, L_000002568816e8e0;  1 drivers
v00000256881607f0_0 .net "bit_b", 0 0, L_000002568816e020;  1 drivers
v0000025688160930_0 .net "carry_in", 0 0, L_000002568816f600;  1 drivers
v00000256881609d0_0 .net "carry_out", 0 0, L_0000025688174570;  1 drivers
v000002568815fd50_0 .net "sum_bit", 0 0, L_0000025688175610;  1 drivers
S_0000025688109e20 .scope generate, "adder_stage[20]" "adder_stage[20]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1590 .param/l "idx" 0 3 36, +C4<010100>;
S_000002568810c090 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_0000025688109e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_00000256881754c0 .functor XOR 1, L_000002568816ee80, L_000002568816f740, C4<0>, C4<0>;
L_0000025688174420 .functor XOR 1, L_00000256881754c0, L_000002568816fc40, C4<0>, C4<0>;
L_0000025688174500 .functor AND 1, L_000002568816ee80, L_000002568816f740, C4<1>, C4<1>;
L_00000256881745e0 .functor XOR 1, L_000002568816ee80, L_000002568816f740, C4<0>, C4<0>;
L_0000025688174810 .functor AND 1, L_000002568816fc40, L_00000256881745e0, C4<1>, C4<1>;
L_0000025688174ab0 .functor OR 1, L_0000025688174500, L_0000025688174810, C4<0>, C4<0>;
v000002568815fdf0_0 .net *"_ivl_0", 0 0, L_00000256881754c0;  1 drivers
v000002568815fe90_0 .net *"_ivl_4", 0 0, L_0000025688174500;  1 drivers
v000002568815d690_0 .net *"_ivl_6", 0 0, L_00000256881745e0;  1 drivers
v000002568815de10_0 .net *"_ivl_8", 0 0, L_0000025688174810;  1 drivers
v000002568815e630_0 .net "bit_a", 0 0, L_000002568816ee80;  1 drivers
v000002568815ee50_0 .net "bit_b", 0 0, L_000002568816f740;  1 drivers
v000002568815f2b0_0 .net "carry_in", 0 0, L_000002568816fc40;  1 drivers
v000002568815d910_0 .net "carry_out", 0 0, L_0000025688174ab0;  1 drivers
v000002568815eef0_0 .net "sum_bit", 0 0, L_0000025688174420;  1 drivers
S_000002568810de40 .scope generate, "adder_stage[21]" "adder_stage[21]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f0e90 .param/l "idx" 0 3 36, +C4<010101>;
S_000002568810c540 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568810de40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0000025688174c70 .functor XOR 1, L_000002568816e0c0, L_000002568816f4c0, C4<0>, C4<0>;
L_0000025688175840 .functor XOR 1, L_0000025688174c70, L_000002568816da80, C4<0>, C4<0>;
L_00000256881758b0 .functor AND 1, L_000002568816e0c0, L_000002568816f4c0, C4<1>, C4<1>;
L_0000025688174730 .functor XOR 1, L_000002568816e0c0, L_000002568816f4c0, C4<0>, C4<0>;
L_0000025688174650 .functor AND 1, L_000002568816da80, L_0000025688174730, C4<1>, C4<1>;
L_0000025688174260 .functor OR 1, L_00000256881758b0, L_0000025688174650, C4<0>, C4<0>;
v000002568815f490_0 .net *"_ivl_0", 0 0, L_0000025688174c70;  1 drivers
v000002568815d730_0 .net *"_ivl_4", 0 0, L_00000256881758b0;  1 drivers
v000002568815deb0_0 .net *"_ivl_6", 0 0, L_0000025688174730;  1 drivers
v000002568815d550_0 .net *"_ivl_8", 0 0, L_0000025688174650;  1 drivers
v000002568815e130_0 .net "bit_a", 0 0, L_000002568816e0c0;  1 drivers
v000002568815e090_0 .net "bit_b", 0 0, L_000002568816f4c0;  1 drivers
v000002568815eb30_0 .net "carry_in", 0 0, L_000002568816da80;  1 drivers
v000002568815dcd0_0 .net "carry_out", 0 0, L_0000025688174260;  1 drivers
v000002568815e1d0_0 .net "sum_bit", 0 0, L_0000025688175840;  1 drivers
S_000002568810d030 .scope generate, "adder_stage[22]" "adder_stage[22]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1b50 .param/l "idx" 0 3 36, +C4<010110>;
S_000002568810c220 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568810d030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0000025688174ce0 .functor XOR 1, L_000002568816e2a0, L_000002568816f7e0, C4<0>, C4<0>;
L_0000025688175990 .functor XOR 1, L_0000025688174ce0, L_000002568816e520, C4<0>, C4<0>;
L_00000256881751b0 .functor AND 1, L_000002568816e2a0, L_000002568816f7e0, C4<1>, C4<1>;
L_0000025688175220 .functor XOR 1, L_000002568816e2a0, L_000002568816f7e0, C4<0>, C4<0>;
L_0000025688175680 .functor AND 1, L_000002568816e520, L_0000025688175220, C4<1>, C4<1>;
L_00000256881747a0 .functor OR 1, L_00000256881751b0, L_0000025688175680, C4<0>, C4<0>;
v000002568815d2d0_0 .net *"_ivl_0", 0 0, L_0000025688174ce0;  1 drivers
v000002568815d230_0 .net *"_ivl_4", 0 0, L_00000256881751b0;  1 drivers
v000002568815f710_0 .net *"_ivl_6", 0 0, L_0000025688175220;  1 drivers
v000002568815f0d0_0 .net *"_ivl_8", 0 0, L_0000025688175680;  1 drivers
v000002568815df50_0 .net "bit_a", 0 0, L_000002568816e2a0;  1 drivers
v000002568815d410_0 .net "bit_b", 0 0, L_000002568816f7e0;  1 drivers
v000002568815f530_0 .net "carry_in", 0 0, L_000002568816e520;  1 drivers
v000002568815ef90_0 .net "carry_out", 0 0, L_00000256881747a0;  1 drivers
v000002568815e590_0 .net "sum_bit", 0 0, L_0000025688175990;  1 drivers
S_000002568810cea0 .scope generate, "adder_stage[23]" "adder_stage[23]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1a50 .param/l "idx" 0 3 36, +C4<010111>;
S_000002568810c6d0 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568810cea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_00000256881740a0 .functor XOR 1, L_000002568816fce0, L_000002568816ea20, C4<0>, C4<0>;
L_0000025688175290 .functor XOR 1, L_00000256881740a0, L_000002568816f880, C4<0>, C4<0>;
L_0000025688175300 .functor AND 1, L_000002568816fce0, L_000002568816ea20, C4<1>, C4<1>;
L_0000025688174110 .functor XOR 1, L_000002568816fce0, L_000002568816ea20, C4<0>, C4<0>;
L_0000025688174d50 .functor AND 1, L_000002568816f880, L_0000025688174110, C4<1>, C4<1>;
L_0000025688175a00 .functor OR 1, L_0000025688175300, L_0000025688174d50, C4<0>, C4<0>;
v000002568815d7d0_0 .net *"_ivl_0", 0 0, L_00000256881740a0;  1 drivers
v000002568815e4f0_0 .net *"_ivl_4", 0 0, L_0000025688175300;  1 drivers
v000002568815dff0_0 .net *"_ivl_6", 0 0, L_0000025688174110;  1 drivers
v000002568815f210_0 .net *"_ivl_8", 0 0, L_0000025688174d50;  1 drivers
v000002568815e270_0 .net "bit_a", 0 0, L_000002568816fce0;  1 drivers
v000002568815f170_0 .net "bit_b", 0 0, L_000002568816ea20;  1 drivers
v000002568815e9f0_0 .net "carry_in", 0 0, L_000002568816f880;  1 drivers
v000002568815ebd0_0 .net "carry_out", 0 0, L_0000025688175a00;  1 drivers
v000002568815dc30_0 .net "sum_bit", 0 0, L_0000025688175290;  1 drivers
S_000002568810d1c0 .scope generate, "adder_stage[24]" "adder_stage[24]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1c10 .param/l "idx" 0 3 36, +C4<011000>;
S_000002568810db20 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568810d1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0000025688174880 .functor XOR 1, L_000002568816f1a0, L_000002568816ede0, C4<0>, C4<0>;
L_0000025688175760 .functor XOR 1, L_0000025688174880, L_000002568816e5c0, C4<0>, C4<0>;
L_00000256881753e0 .functor AND 1, L_000002568816f1a0, L_000002568816ede0, C4<1>, C4<1>;
L_00000256881748f0 .functor XOR 1, L_000002568816f1a0, L_000002568816ede0, C4<0>, C4<0>;
L_0000025688174dc0 .functor AND 1, L_000002568816e5c0, L_00000256881748f0, C4<1>, C4<1>;
L_0000025688175a70 .functor OR 1, L_00000256881753e0, L_0000025688174dc0, C4<0>, C4<0>;
v000002568815ea90_0 .net *"_ivl_0", 0 0, L_0000025688174880;  1 drivers
v000002568815d870_0 .net *"_ivl_4", 0 0, L_00000256881753e0;  1 drivers
v000002568815d9b0_0 .net *"_ivl_6", 0 0, L_00000256881748f0;  1 drivers
v000002568815dd70_0 .net *"_ivl_8", 0 0, L_0000025688174dc0;  1 drivers
v000002568815d5f0_0 .net "bit_a", 0 0, L_000002568816f1a0;  1 drivers
v000002568815e3b0_0 .net "bit_b", 0 0, L_000002568816ede0;  1 drivers
v000002568815e310_0 .net "carry_in", 0 0, L_000002568816e5c0;  1 drivers
v000002568815da50_0 .net "carry_out", 0 0, L_0000025688175a70;  1 drivers
v000002568815f030_0 .net "sum_bit", 0 0, L_0000025688175760;  1 drivers
S_000002568810dcb0 .scope generate, "adder_stage[25]" "adder_stage[25]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f15d0 .param/l "idx" 0 3 36, +C4<011001>;
S_000002568810c3b0 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568810dcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0000025688173ee0 .functor XOR 1, L_000002568816ec00, L_000002568816dee0, C4<0>, C4<0>;
L_00000256881757d0 .functor XOR 1, L_0000025688173ee0, L_000002568816ef20, C4<0>, C4<0>;
L_0000025688173f50 .functor AND 1, L_000002568816ec00, L_000002568816dee0, C4<1>, C4<1>;
L_0000025688173fc0 .functor XOR 1, L_000002568816ec00, L_000002568816dee0, C4<0>, C4<0>;
L_0000025688174a40 .functor AND 1, L_000002568816ef20, L_0000025688173fc0, C4<1>, C4<1>;
L_0000025688174960 .functor OR 1, L_0000025688173f50, L_0000025688174a40, C4<0>, C4<0>;
v000002568815ec70_0 .net *"_ivl_0", 0 0, L_0000025688173ee0;  1 drivers
v000002568815f3f0_0 .net *"_ivl_4", 0 0, L_0000025688173f50;  1 drivers
v000002568815daf0_0 .net *"_ivl_6", 0 0, L_0000025688173fc0;  1 drivers
v000002568815f5d0_0 .net *"_ivl_8", 0 0, L_0000025688174a40;  1 drivers
v000002568815d4b0_0 .net "bit_a", 0 0, L_000002568816ec00;  1 drivers
v000002568815f670_0 .net "bit_b", 0 0, L_000002568816dee0;  1 drivers
v000002568815e450_0 .net "carry_in", 0 0, L_000002568816ef20;  1 drivers
v000002568815ed10_0 .net "carry_out", 0 0, L_0000025688174960;  1 drivers
v000002568815edb0_0 .net "sum_bit", 0 0, L_00000256881757d0;  1 drivers
S_000002568810cd10 .scope generate, "adder_stage[26]" "adder_stage[26]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1190 .param/l "idx" 0 3 36, +C4<011010>;
S_000002568810c860 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568810cd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0000025688174030 .functor XOR 1, L_000002568816fa60, L_000002568816e660, C4<0>, C4<0>;
L_0000025688174e30 .functor XOR 1, L_0000025688174030, L_000002568816e700, C4<0>, C4<0>;
L_0000025688174b20 .functor AND 1, L_000002568816fa60, L_000002568816e660, C4<1>, C4<1>;
L_0000025688174180 .functor XOR 1, L_000002568816fa60, L_000002568816e660, C4<0>, C4<0>;
L_00000256881749d0 .functor AND 1, L_000002568816e700, L_0000025688174180, C4<1>, C4<1>;
L_00000256881741f0 .functor OR 1, L_0000025688174b20, L_00000256881749d0, C4<0>, C4<0>;
v000002568815e6d0_0 .net *"_ivl_0", 0 0, L_0000025688174030;  1 drivers
v000002568815e770_0 .net *"_ivl_4", 0 0, L_0000025688174b20;  1 drivers
v000002568815f350_0 .net *"_ivl_6", 0 0, L_0000025688174180;  1 drivers
v000002568815db90_0 .net *"_ivl_8", 0 0, L_00000256881749d0;  1 drivers
v000002568815e810_0 .net "bit_a", 0 0, L_000002568816fa60;  1 drivers
v000002568815e8b0_0 .net "bit_b", 0 0, L_000002568816e660;  1 drivers
v000002568815e950_0 .net "carry_in", 0 0, L_000002568816e700;  1 drivers
v000002568815f7b0_0 .net "carry_out", 0 0, L_00000256881741f0;  1 drivers
v000002568815f850_0 .net "sum_bit", 0 0, L_0000025688174e30;  1 drivers
S_000002568810d350 .scope generate, "adder_stage[27]" "adder_stage[27]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1a90 .param/l "idx" 0 3 36, +C4<011011>;
S_000002568810c9f0 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568810d350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0000025688174340 .functor XOR 1, L_000002568816dbc0, L_000002568816e7a0, C4<0>, C4<0>;
L_0000025688175df0 .functor XOR 1, L_0000025688174340, L_000002568816fd80, C4<0>, C4<0>;
L_0000025688175bc0 .functor AND 1, L_000002568816dbc0, L_000002568816e7a0, C4<1>, C4<1>;
L_0000025688175ca0 .functor XOR 1, L_000002568816dbc0, L_000002568816e7a0, C4<0>, C4<0>;
L_0000025688175d80 .functor AND 1, L_000002568816fd80, L_0000025688175ca0, C4<1>, C4<1>;
L_0000025688175c30 .functor OR 1, L_0000025688175bc0, L_0000025688175d80, C4<0>, C4<0>;
v000002568815f8f0_0 .net *"_ivl_0", 0 0, L_0000025688174340;  1 drivers
v000002568815f990_0 .net *"_ivl_4", 0 0, L_0000025688175bc0;  1 drivers
v000002568815d370_0 .net *"_ivl_6", 0 0, L_0000025688175ca0;  1 drivers
v0000025688162d20_0 .net *"_ivl_8", 0 0, L_0000025688175d80;  1 drivers
v0000025688162280_0 .net "bit_a", 0 0, L_000002568816dbc0;  1 drivers
v0000025688163720_0 .net "bit_b", 0 0, L_000002568816e7a0;  1 drivers
v0000025688162fa0_0 .net "carry_in", 0 0, L_000002568816fd80;  1 drivers
v00000256881630e0_0 .net "carry_out", 0 0, L_0000025688175c30;  1 drivers
v0000025688163900_0 .net "sum_bit", 0 0, L_0000025688175df0;  1 drivers
S_000002568810cb80 .scope generate, "adder_stage[28]" "adder_stage[28]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1910 .param/l "idx" 0 3 36, +C4<011100>;
S_000002568810d4e0 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568810cb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0000025688175b50 .functor XOR 1, L_000002568816eac0, L_000002568816efc0, C4<0>, C4<0>;
L_0000025688175d10 .functor XOR 1, L_0000025688175b50, L_000002568816f240, C4<0>, C4<0>;
L_0000025688175ae0 .functor AND 1, L_000002568816eac0, L_000002568816efc0, C4<1>, C4<1>;
L_0000025688176900 .functor XOR 1, L_000002568816eac0, L_000002568816efc0, C4<0>, C4<0>;
L_00000256881762e0 .functor AND 1, L_000002568816f240, L_0000025688176900, C4<1>, C4<1>;
L_0000025688176b30 .functor OR 1, L_0000025688175ae0, L_00000256881762e0, C4<0>, C4<0>;
v00000256881628c0_0 .net *"_ivl_0", 0 0, L_0000025688175b50;  1 drivers
v0000025688163400_0 .net *"_ivl_4", 0 0, L_0000025688175ae0;  1 drivers
v0000025688162c80_0 .net *"_ivl_6", 0 0, L_0000025688176900;  1 drivers
v0000025688162aa0_0 .net *"_ivl_8", 0 0, L_00000256881762e0;  1 drivers
v00000256881639a0_0 .net "bit_a", 0 0, L_000002568816eac0;  1 drivers
v0000025688161f60_0 .net "bit_b", 0 0, L_000002568816efc0;  1 drivers
v0000025688161d80_0 .net "carry_in", 0 0, L_000002568816f240;  1 drivers
v0000025688163220_0 .net "carry_out", 0 0, L_0000025688176b30;  1 drivers
v0000025688162960_0 .net "sum_bit", 0 0, L_0000025688175d10;  1 drivers
S_000002568810d670 .scope generate, "adder_stage[29]" "adder_stage[29]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f12d0 .param/l "idx" 0 3 36, +C4<011101>;
S_000002568810d800 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568810d670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0000025688177a80 .functor XOR 1, L_000002568816fe20, L_000002568816fec0, C4<0>, C4<0>;
L_0000025688176890 .functor XOR 1, L_0000025688177a80, L_000002568816ff60, C4<0>, C4<0>;
L_0000025688176cf0 .functor AND 1, L_000002568816fe20, L_000002568816fec0, C4<1>, C4<1>;
L_00000256881777e0 .functor XOR 1, L_000002568816fe20, L_000002568816fec0, C4<0>, C4<0>;
L_00000256881769e0 .functor AND 1, L_000002568816ff60, L_00000256881777e0, C4<1>, C4<1>;
L_0000025688175ef0 .functor OR 1, L_0000025688176cf0, L_00000256881769e0, C4<0>, C4<0>;
v0000025688161240_0 .net *"_ivl_0", 0 0, L_0000025688177a80;  1 drivers
v0000025688161ce0_0 .net *"_ivl_4", 0 0, L_0000025688176cf0;  1 drivers
v0000025688163180_0 .net *"_ivl_6", 0 0, L_00000256881777e0;  1 drivers
v00000256881612e0_0 .net *"_ivl_8", 0 0, L_00000256881769e0;  1 drivers
v0000025688163540_0 .net "bit_a", 0 0, L_000002568816fe20;  1 drivers
v0000025688161920_0 .net "bit_b", 0 0, L_000002568816fec0;  1 drivers
v00000256881623c0_0 .net "carry_in", 0 0, L_000002568816ff60;  1 drivers
v0000025688161e20_0 .net "carry_out", 0 0, L_0000025688175ef0;  1 drivers
v0000025688161ba0_0 .net "sum_bit", 0 0, L_0000025688176890;  1 drivers
S_000002568810d990 .scope generate, "adder_stage[30]" "adder_stage[30]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1310 .param/l "idx" 0 3 36, +C4<011110>;
S_00000256881656f0 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_000002568810d990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0000025688176350 .functor XOR 1, L_000002568816f2e0, L_000002568816f380, C4<0>, C4<0>;
L_0000025688176970 .functor XOR 1, L_0000025688176350, L_0000025688170000, C4<0>, C4<0>;
L_0000025688176ac0 .functor AND 1, L_000002568816f2e0, L_000002568816f380, C4<1>, C4<1>;
L_0000025688177770 .functor XOR 1, L_000002568816f2e0, L_000002568816f380, C4<0>, C4<0>;
L_0000025688176040 .functor AND 1, L_0000025688170000, L_0000025688177770, C4<1>, C4<1>;
L_0000025688176120 .functor OR 1, L_0000025688176ac0, L_0000025688176040, C4<0>, C4<0>;
v00000256881625a0_0 .net *"_ivl_0", 0 0, L_0000025688176350;  1 drivers
v0000025688161380_0 .net *"_ivl_4", 0 0, L_0000025688176ac0;  1 drivers
v0000025688161420_0 .net *"_ivl_6", 0 0, L_0000025688177770;  1 drivers
v0000025688162dc0_0 .net *"_ivl_8", 0 0, L_0000025688176040;  1 drivers
v0000025688162e60_0 .net "bit_a", 0 0, L_000002568816f2e0;  1 drivers
v00000256881614c0_0 .net "bit_b", 0 0, L_000002568816f380;  1 drivers
v00000256881632c0_0 .net "carry_in", 0 0, L_0000025688170000;  1 drivers
v0000025688162b40_0 .net "carry_out", 0 0, L_0000025688176120;  1 drivers
v0000025688161560_0 .net "sum_bit", 0 0, L_0000025688176970;  1 drivers
S_0000025688166500 .scope generate, "adder_stage[31]" "adder_stage[31]" 3 36, 3 36 0, S_00000256880f7a00;
 .timescale -9 -12;
P_00000256880f1b10 .param/l "idx" 0 3 36, +C4<011111>;
S_0000025688165880 .scope module, "FA" "fa_1bit" 3 37, 3 3 0, S_0000025688166500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "bit_a";
    .port_info 1 /INPUT 1 "bit_b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_00000256881766d0 .functor XOR 1, L_000002568816eca0, L_000002568816f420, C4<0>, C4<0>;
L_0000025688177850 .functor XOR 1, L_00000256881766d0, L_0000025688170be0, C4<0>, C4<0>;
L_0000025688176f90 .functor AND 1, L_000002568816eca0, L_000002568816f420, C4<1>, C4<1>;
L_00000256881760b0 .functor XOR 1, L_000002568816eca0, L_000002568816f420, C4<0>, C4<0>;
L_00000256881771c0 .functor AND 1, L_0000025688170be0, L_00000256881760b0, C4<1>, C4<1>;
L_0000025688177000 .functor OR 1, L_0000025688176f90, L_00000256881771c0, C4<0>, C4<0>;
v0000025688161ec0_0 .net *"_ivl_0", 0 0, L_00000256881766d0;  1 drivers
v0000025688161c40_0 .net *"_ivl_4", 0 0, L_0000025688176f90;  1 drivers
v0000025688162640_0 .net *"_ivl_6", 0 0, L_00000256881760b0;  1 drivers
v0000025688162000_0 .net *"_ivl_8", 0 0, L_00000256881771c0;  1 drivers
v0000025688163360_0 .net "bit_a", 0 0, L_000002568816eca0;  1 drivers
v00000256881620a0_0 .net "bit_b", 0 0, L_000002568816f420;  1 drivers
v0000025688161880_0 .net "carry_in", 0 0, L_0000025688170be0;  1 drivers
v00000256881619c0_0 .net "carry_out", 0 0, L_0000025688177000;  1 drivers
v00000256881637c0_0 .net "sum_bit", 0 0, L_0000025688177850;  1 drivers
S_0000025688165d30 .scope task, "test_case" "test_case" 2 27, 2 27 0, S_00000256880eb620;
 .timescale -9 -12;
v0000025688162460_0 .var "desc", 100 0;
v0000025688163680_0 .var "exp_cout", 0 0;
v0000025688162500_0 .var "exp_ovf", 0 0;
v0000025688163860_0 .var "exp_sum", 31 0;
TD_tb_rca_32bit.test_case ;
    %load/vec4 v0000025688164a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025688164a80_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000025688163d60_0;
    %load/vec4 v0000025688163860_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_0.3, 6;
    %load/vec4 v0000025688162f00_0;
    %load/vec4 v0000025688163680_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000025688163cc0_0;
    %load/vec4 v0000025688162500_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 37 "$display", "[PASS] %0d: %s", v0000025688164a80_0, v0000025688162460_0 {0 0 0};
    %load/vec4 v00000256881644e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000256881644e0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 40 "$display", "[FAIL] %0d: %s", v0000025688164a80_0, v0000025688162460_0 {0 0 0};
    %vpi_call 2 41 "$display", "  Input: A=0x%h, B=0x%h, Cin=%b, Mode=%b", v0000025688162a00_0, v00000256881626e0_0, v0000025688162780_0, v0000025688164080_0 {0 0 0};
    %vpi_call 2 42 "$display", "  Expected: Sum=0x%h, Cout=%b, Ovf=%b", v0000025688163860_0, v0000025688163680_0, v0000025688162500_0 {0 0 0};
    %vpi_call 2 43 "$display", "  Got:      Sum=0x%h, Cout=%b, Ovf=%b", v0000025688163d60_0, v0000025688162f00_0, v0000025688163cc0_0 {0 0 0};
    %load/vec4 v0000025688164d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025688164d00_0, 0, 32;
T_0.1 ;
    %end;
    .scope S_00000256880eb620;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025688164a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000256881644e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025688164d00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162780_0, 0, 1;
    %vpi_call 2 56 "$display", "====================================================" {0 0 0};
    %vpi_call 2 57 "$display", "         32-bit Ripple Carry Adder Test" {0 0 0};
    %vpi_call 2 58 "$display", "====================================================\012" {0 0 0};
    %vpi_call 2 60 "$display", "--- Addition Mode Tests ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 2924340238, 0, 34;
    %concati/vec4 3639273024, 0, 36;
    %concati/vec4 2053468783, 0, 31;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 3607545426, 0, 33;
    %concati/vec4 3267938514, 0, 37;
    %concati/vec4 1953066862, 0, 31;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 3057300112, 0, 36;
    %concati/vec4 3772312294, 0, 34;
    %concati/vec4 544173669, 0, 31;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 2265380658, 0, 33;
    %concati/vec4 3070687027, 0, 32;
    %concati/vec4 3605419634, 0, 32;
    %concati/vec4 9, 0, 4;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 2263242354, 0, 33;
    %concati/vec4 3068548723, 0, 32;
    %concati/vec4 3607557938, 0, 32;
    %concati/vec4 9, 0, 4;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 3962473774, 0, 34;
    %concati/vec4 3433303756, 0, 32;
    %concati/vec4 3057300153, 0, 34;
    %concati/vec4 1, 0, 1;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 2697128168, 0, 38;
    %concati/vec4 3403996224, 0, 32;
    %concati/vec4 1952805748, 0, 31;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688162780_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 3142296385, 0, 32;
    %concati/vec4 3334661348, 0, 38;
    %concati/vec4 2032167278, 0, 31;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162780_0, 0, 1;
    %vpi_call 2 87 "$display", "\012--- Subtraction Mode Tests ---" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 3565270437, 0, 63;
    %concati/vec4 3117796480, 0, 32;
    %concati/vec4 51, 0, 6;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 3124017970, 0, 36;
    %concati/vec4 2419667641, 0, 32;
    %concati/vec4 3132504596, 0, 32;
    %concati/vec4 1, 0, 1;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 2474181483, 0, 32;
    %concati/vec4 2531743538, 0, 33;
    %concati/vec4 2053468783, 0, 36;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 3864412678, 0, 33;
    %concati/vec4 3600213847, 0, 32;
    %concati/vec4 3357268889, 0, 34;
    %concati/vec4 1, 0, 2;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 2878931819, 0, 32;
    %concati/vec4 2531395382, 0, 33;
    %concati/vec4 2524374614, 0, 32;
    %concati/vec4 4, 0, 4;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %vpi_call 2 103 "$display", "\012--- Edge Cases ---" {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 3591864839, 0, 33;
    %concati/vec4 3639273024, 0, 37;
    %concati/vec4 2053468783, 0, 31;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 2665269824, 0, 38;
    %concati/vec4 3772312294, 0, 32;
    %concati/vec4 544039288, 0, 31;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000025688162a00_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v00000256881626e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025688164080_0, 0, 1;
    %pushi/vec4 3939439447, 0, 32;
    %store/vec4 v0000025688163860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688163680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025688162500_0, 0, 1;
    %pushi/vec4 3523688278, 0, 33;
    %concati/vec4 2635896920, 0, 34;
    %concati/vec4 3709492187, 0, 32;
    %concati/vec4 2, 0, 2;
    %store/vec4 v0000025688162460_0, 0, 101;
    %fork TD_tb_rca_32bit.test_case, S_0000025688165d30;
    %join;
    %vpi_call 2 113 "$display", "\012====================================================" {0 0 0};
    %vpi_call 2 114 "$display", "                   Test Summary" {0 0 0};
    %vpi_call 2 115 "$display", "====================================================" {0 0 0};
    %vpi_call 2 116 "$display", "Total: %0d | Pass: %0d | Fail: %0d", v0000025688164a80_0, v00000256881644e0_0, v0000025688164d00_0 {0 0 0};
    %load/vec4 v0000025688164d00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 119 "$display", "Result: ALL TESTS PASSED" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 121 "$display", "Result: SOME TESTS FAILED" {0 0 0};
T_1.1 ;
    %vpi_call 2 122 "$display", "====================================================\012" {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000256880eb620;
T_2 ;
    %vpi_call 2 128 "$dumpfile", "rca_32bit.vcd" {0 0 0};
    %vpi_call 2 129 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000256880eb620 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_rca_32bit.v";
    "rca_32bit.v";
