---
layout: default
title: zenn-articles
---

# ã€Semiconductorã€‘âš¡ 08-09. What Is HCI? â€” Why High Electric Fields Destroy MOSFETs
topics: ["Semiconductor", "HCI", "Reliability", "MOSFET", "BSIM4"]

---

## âš¡ Introduction

In the previous article, we discussed  
**NBTI (Negative Bias Temperature Instability)**,  
a reliability degradation mechanism dominated by **time and temperature**.

In this article, we focus on another major degradation mechanism:  
ğŸ‘‰ **HCI (Hot Carrier Injection)**.

- NBTI: â±ï¸ *Time Ã— Temperature*  
- HCI: âš¡ *Electric Field Ã— Energy*  

In other words, HCI represents:

> **â€œThe price paid for pushing a device to operate faster and harder.â€**

---

## ğŸ”¥ What Is HCI?

HCI is a **reliability degradation phenomenon** that occurs in MOSFETs when:

- A high drain voltage is applied
- A strong electric field forms near the drain
- Carriers gain very high kinetic energy (hot carriers)

Key characteristics include:
- HCI appears predominantly in **nMOSFETs**
- It is accelerated under **high-speed and high-voltage operation**

This clearly distinguishes HCI from NBTI.

---

## ğŸ§  What Is Happening Physically?

Near the drain region, MOSFETs experience:

- A steep potential gradient
- Extremely strong lateral electric fields

As a result:

1. Carriers are strongly accelerated  
2. They reach high-energy (hot carrier) states  
3. Some carriers are injected into the gate oxide  
4. Interface states and oxide traps are generated  

ğŸ‘‰ **The MOSFET damages its own gate oxide.**

This is the essence of HCI.

---

## ğŸ“‰ Impact on Device Characteristics

HCI-induced damage manifests as:

- Threshold voltage variation
- Carrier mobility degradation
- Reduced drain current
- Degraded output characteristics (Vdâ€“Id)

Most importantly, these effects are observed as:

> **Changes in DC characteristics *after* prolonged high-$V_d$ operation**

---

## ğŸ†š Difference Between NBTI and HCI

| Aspect | NBTI | HCI |
|---|---|---|
| Primary device | pMOS | nMOS |
| Dominant factor | Time, temperature | Electric field, voltage |
| Damage location | Interface states | Interface + oxide |
| Main effect | $V_t$ shift | Mobility loss, $I_d$ reduction |
| Dependence | Time-dependent | Voltage / field-dependent |

ğŸ‘‰ **They are fundamentally different degradation mechanisms**  
ğŸ‘‰ Their mitigation strategies are also different

---

## ğŸ“ How BSIM4 Treats HCI

In BSIM4, HCI is represented by:

- Modeling degradation as **parameter variations**
- Assuming degradation depends on electric field and bias conditions
- Comparing device characteristics before and after degradation

However, an important limitation must be noted:

> **BSIM4 alone does not directly simulate time evolution**

Therefore, SemiDevKit adopts a hybrid approach:

- ğŸ§ª **SPICE**: Accurate extraction at $t = 0$  
- ğŸ§® **Python**: Time-dependent degradation modeling for $t > 0$

---

## ğŸ§° HCI Analysis with SemiDevKit

The following module is used:

- **BSIM4 Analyzer Reliability**  
  [https://samizo-aitl.github.io/SemiDevKit/bsim/bsim4_analyzer_reliability/](https://samizo-aitl.github.io/SemiDevKit/bsim/bsim4_analyzer_reliability/)

This framework provides fully automated:
- Initial Vgâ€“Id / Vdâ€“Id extraction
- Threshold voltage extraction using gmmax and constant-current methods
- Application of HCI degradation models
- Reconstruction of degraded device characteristics

---

## ğŸ”¬ HCI Analysis Flow

```
t = 0
 â”œâ”€ VGâ€“ID sweep
 â”‚     â”œâ†’ Vtg0 (gmmax method)
 â”‚     â””â†’ Vtc0 (constant-current method)
 â”œâ”€ DC extraction
 â”‚     â””â†’ Idlin0 / Idsat0

t > 0
 â”œâ”€ Apply Î”Vth(t) model
 â”œâ”€ Apply Î”Id(t) model
 â”œâ”€ Reconstruct Vtg1 / Vtc1 / Idlin1 / Idsat1

â†’ Export CSV results
â†’ Generate degradation plots
â†’ Overlay VGâ€“ID curves
```

---

## ğŸš€ Execution Example

```bash
cd bsim/bsim4_analyzer_reliability/run
python run_hci_nmos.py
```

---

## ğŸ“Š Example Results

### â–  NMOS HCI: Vgâ€“Id Degradation (Linear Scale)

<img src="https://samizo-aitl.github.io/SemiDevKit/assets/bsim4_analyzer_reliability/nmos_hci_vgid.png" width="80%">

ğŸ‘‰ Reduced $g_m$ and on-current  
ğŸ‘‰ A direct cause of critical-path delay increase

---

### â–  NMOS HCI: Î”Vtg vs. Stress Time

<img src="https://samizo-aitl.github.io/SemiDevKit/assets/bsim4_analyzer_reliability/hci_dvtg.png" width="80%">

ğŸ‘‰ Early-stage degradation dominates  
ğŸ‘‰ Higher voltage conditions accelerate degradation

---

## âš ï¸ Why HCI Matters

HCI is strongly linked to:

- High-frequency clock design
- High-voltage margin design
- Output driver reliability

It clearly illustrates the trade-off:

> **â€œChasing performance shortens device lifetime.â€**

---

## ğŸ”— TCAD / BSIM / SPICE: A Single Continuous Chain

HCI fits naturally into the same framework as previous topics:

- **TCAD**: High electric fields and energetic carriers near the drain  
- **BSIM4**: Parameterized degradation modeling  
- **SPICE**: Circuit-level impact evaluation  

ğŸ‘‰ **Physics â†’ Model â†’ Circuit â†’ Degradation**

This single conceptual chain is **completed in the HCI chapter**.

---

## ğŸ“š Series Summary

Throughout this series, we consistently followed this path:

1. TCAD (physical phenomena)
2. BSIM4 (compact modeling)
3. Paramus (model generation)
4. SPICE (DC / AC / CV analysis)
5. DIM (L/W scaling)
6. Reliability (NBTI / HCI)

With SemiDevKit, it is possible to experience **the entire flow without relying on commercial EDA tools**.

---

## ğŸ“ Summary

- âš¡ HCI is a high-electric-field-induced degradation mechanism  
- ğŸ”µ It primarily affects nMOSFETs  
- ğŸš€ It trades performance for long-term reliability  
- ğŸ§ª BSIM4 + SPICE + Python enable clear evaluation  

MOSFETs are no longer judged by:

> **â€œHow fast can they run?â€**

but by:

> **â€œHow long can they keep running fast?â€**

---

## ğŸ”— Related Links

- SemiDevKit (Project Hub)  
  [https://samizo-aitl.github.io/SemiDevKit/](https://samizo-aitl.github.io/SemiDevKit/)

