INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/nco.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nco
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/phase_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phase_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/song_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/toplevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sources_1/new/triangle_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangle_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alanj/Documents/UIUC 2024-25/Tetris-FPGA/audio_test/audio_test.srcs/sim_1/new/sim_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
