**# Erioroty Encoder in Verilog**

The priority_encoder_8bit module has an 8-bit input in and a 3-bit output out.

The valid output indicates if there is any valid input (at least one bit is '1').

The always block uses a case statement to prioritize the highest bit position which is '1'.

The Output:


![Screenshot 2024-07-09 140845](https://github.com/panda12384/prioroty_encoder/assets/160568759/1e45a8c8-f14a-41a6-b1a3-5e7e0293f4cb)
