cocci_test_suite() {
	const struct {
		unsigned int rate;
		u8 div;
		u8 tp1;
	} cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 908 */[];
	struct edid *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 846 */;
	struct mhl_burst_bits_per_pixel_fmt *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 729 */;
	u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 727 */;
	struct mhl3_burst_header *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 719 */;
	struct mhl_burst_blk_rcv_buffer_info *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 700 */;
	u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 670 */[3];
	u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 658 */[2];
	struct sii8620 {
		struct drm_bridge bridge;
		struct device *dev;
		struct rc_dev *rc_dev;
		struct clk *clk_xtal;
		struct gpio_desc *gpio_reset;
		struct gpio_desc *gpio_int;
		struct regulator_bulk_data supplies[2];
		struct mutex lock;
		int error;
		unsigned int use_packed_pixel:1;
		enum sii8620_mode mode;
		enum sii8620_sink_type sink_type;
		u8 cbus_status;
		u8 stat[MHL_DST_SIZE];
		u8 xstat[MHL_XDS_SIZE];
		u8 devcap[MHL_DCAP_SIZE];
		u8 xdevcap[MHL_XDC_SIZE];
		bool feature_complete;
		bool devcap_read;
		bool sink_detected;
		struct edid *edid;
		unsigned int gen2_write_burst:1;
		enum sii8620_mt_state mt_state;
		struct extcon_dev *extcon;
		struct notifier_block extcon_nb;
		struct work_struct extcon_wq;
		int cable_state;
		struct list_head mt_queue;
		struct {
			int r_size;
			int r_count;
			int rx_ack;
			int rx_count;
			u8 rx_buf[32];
			int tx_count;
			u8 tx_buf[32];
		} burst;
	} cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 64 */;
	enum sii8620_mt_state{MT_STATE_READY, MT_STATE_BUSY, MT_STATE_DONE,} cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 58 */;
	enum sii8620_sink_type{SINK_NONE, SINK_HDMI, SINK_DVI,} cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 52 */;
	u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 516 */[MHL_DCAP_SIZE];
	char cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 489 */[20];
	const char *const cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 483 */[];
	enum sii8620_mode{CM_DISCONNECTED, CM_DISCOVERY, CM_MHL1, CM_MHL3, CM_ECBUS_S,} cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 44 */;
	sii8620_cb cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 397 */;
	const u16 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 246 */[];
	struct i2c_driver cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2380 */;
	const struct i2c_device_id cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2374 */[];
	const struct of_device_id cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2368 */[];
	const u16 *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 236 */;
	struct sii8620 *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 236 */;
	int cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 236 */;
	void cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 236 */;
	u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 232 */[];
	const struct i2c_device_id *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2286 */;
	struct i2c_client *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2285 */;
	const struct drm_bridge_funcs cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2278 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2265 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2245 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2225 */;
	struct sii8620 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2202 */;
	struct drm_bridge *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2200 */;
	struct device_node *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2166 */;
	struct extcon_dev *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2165 */;
	unsigned long cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2153 */;
	struct notifier_block *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2152 */;
	struct work_struct *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2135 */;
	struct rc_dev *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2098 */;
	u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2055 */[5];
	struct device *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2054 */;
	u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2028 */[LEN_FAST_INTR_STAT];
	const struct {
		int bit;
		void (*handler)(struct sii8620 *ctx);
	} cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2012 */[];
	irqreturn_t cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2010 */;
	const u8 *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2005 */;
	unsigned int cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 2005 */;
	struct i2c_msg cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 193 */;
	struct sii8620_mt_msg *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1828 */;
	struct sii8620_mt_msg cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1812 */;
	u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1776 */[MHL_INT_SIZE];
	u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1748 */[16];
	enum mhl_burst_id cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1739 */;
	struct mhl_burst_emsc_support *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1738 */;
	u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1699 */[MHL_DST_SIZE];
	u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1642 */[17];
	struct i2c_msg cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 150 */[];
	u16 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 145 */;
	enum sii8620_mode cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1432 */;
	void cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 135 */(struct sii8620 *ctx);
	const u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1325 */[MHL_XDC_SIZE];
	const u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1307 */[MHL_DCAP_SIZE];
	const u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 120 */[];
	const struct {
		int max_clk;
		u8 zone;
		u8 link_rate;
		u8 rrp_decode;
	} cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1175 */[];
	struct sii8620_mt_msg {
		struct list_head node;
		u8 reg[4];
		u8 ret;
		sii8620_mt_msg_cb send;
		sii8620_mt_msg_cb recv;
		sii8620_cb continuation;
	} cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 111 */;
	u8 cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1101 */[31];
	union hdmi_infoframe cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1100 */;
	struct mhl3_infoframe cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1099 */;
	void (*cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 109 */)(struct sii8620 *ctx,
								       int ret);
	bool cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1083 */;
	u8 *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1062 */;
	const int cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1061 */;
	void (*cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 106 */)(struct sii8620 *ctx,
								       struct sii8620_mt_msg *msg);
	void *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1059 */;
	size_t cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1059 */;
	ssize_t cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1058 */;
	struct mhl3_infoframe *cocci_id/* drivers/gpu/drm/bridge/sil-sii8620.c 1049 */;
}
