<stg><name>md5_transform</name>


<trans_list>

<trans id="1090" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %data_addr = getelementptr i8 %data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="6">
<![CDATA[
entry:5 %data_load = load i6 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %data_addr_1 = getelementptr i8 %data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="6">
<![CDATA[
entry:7 %data_load_1 = load i6 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="6">
<![CDATA[
entry:5 %data_load = load i6 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="6">
<![CDATA[
entry:7 %data_load_1 = load i6 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %data_addr_2 = getelementptr i8 %data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_addr_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="6">
<![CDATA[
entry:9 %data_load_2 = load i6 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %data_addr_3 = getelementptr i8 %data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="6">
<![CDATA[
entry:11 %data_load_3 = load i6 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="6">
<![CDATA[
entry:9 %data_load_2 = load i6 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="6">
<![CDATA[
entry:11 %data_load_3 = load i6 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %data_addr_11 = getelementptr i8 %data, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_addr_11"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="6">
<![CDATA[
entry:14 %data_load_12 = load i6 %data_addr_11

]]></Node>
<StgValue><ssdm name="data_load_12"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %data_addr_16 = getelementptr i8 %data, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_addr_16"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="6">
<![CDATA[
entry:16 %data_load_16 = load i6 %data_addr_16

]]></Node>
<StgValue><ssdm name="data_load_16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="6">
<![CDATA[
entry:14 %data_load_12 = load i6 %data_addr_11

]]></Node>
<StgValue><ssdm name="data_load_12"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="6">
<![CDATA[
entry:16 %data_load_16 = load i6 %data_addr_16

]]></Node>
<StgValue><ssdm name="data_load_16"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %data_addr_17 = getelementptr i8 %data, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_addr_17"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="6">
<![CDATA[
entry:18 %data_load_17 = load i6 %data_addr_17

]]></Node>
<StgValue><ssdm name="data_load_17"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %data_addr_18 = getelementptr i8 %data, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_addr_18"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="6">
<![CDATA[
entry:20 %data_load_18 = load i6 %data_addr_18

]]></Node>
<StgValue><ssdm name="data_load_18"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="130" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="6">
<![CDATA[
entry:18 %data_load_17 = load i6 %data_addr_17

]]></Node>
<StgValue><ssdm name="data_load_17"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="6">
<![CDATA[
entry:20 %data_load_18 = load i6 %data_addr_18

]]></Node>
<StgValue><ssdm name="data_load_18"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %data_addr_19 = getelementptr i8 %data, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="data_addr_19"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
entry:23 %data_load_19 = load i6 %data_addr_19

]]></Node>
<StgValue><ssdm name="data_load_19"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %data_addr_20 = getelementptr i8 %data, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="data_addr_20"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
entry:25 %data_load_20 = load i6 %data_addr_20

]]></Node>
<StgValue><ssdm name="data_load_20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
entry:23 %data_load_19 = load i6 %data_addr_19

]]></Node>
<StgValue><ssdm name="data_load_19"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
entry:25 %data_load_20 = load i6 %data_addr_20

]]></Node>
<StgValue><ssdm name="data_load_20"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %data_addr_21 = getelementptr i8 %data, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="data_addr_21"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="6">
<![CDATA[
entry:27 %data_load_21 = load i6 %data_addr_21

]]></Node>
<StgValue><ssdm name="data_load_21"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %data_addr_22 = getelementptr i8 %data, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="data_addr_22"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="6">
<![CDATA[
entry:29 %data_load_22 = load i6 %data_addr_22

]]></Node>
<StgValue><ssdm name="data_load_22"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="142" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="6">
<![CDATA[
entry:27 %data_load_21 = load i6 %data_addr_21

]]></Node>
<StgValue><ssdm name="data_load_21"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="6">
<![CDATA[
entry:29 %data_load_22 = load i6 %data_addr_22

]]></Node>
<StgValue><ssdm name="data_load_22"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %data_addr_23 = getelementptr i8 %data, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="data_addr_23"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="6">
<![CDATA[
entry:32 %data_load_23 = load i6 %data_addr_23

]]></Node>
<StgValue><ssdm name="data_load_23"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %data_addr_24 = getelementptr i8 %data, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="data_addr_24"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="6">
<![CDATA[
entry:34 %data_load_24 = load i6 %data_addr_24

]]></Node>
<StgValue><ssdm name="data_load_24"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="148" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="6">
<![CDATA[
entry:32 %data_load_23 = load i6 %data_addr_23

]]></Node>
<StgValue><ssdm name="data_load_23"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="6">
<![CDATA[
entry:34 %data_load_24 = load i6 %data_addr_24

]]></Node>
<StgValue><ssdm name="data_load_24"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %data_addr_25 = getelementptr i8 %data, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="data_addr_25"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="6">
<![CDATA[
entry:36 %data_load_25 = load i6 %data_addr_25

]]></Node>
<StgValue><ssdm name="data_load_25"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %data_addr_26 = getelementptr i8 %data, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="data_addr_26"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="6">
<![CDATA[
entry:38 %data_load_26 = load i6 %data_addr_26

]]></Node>
<StgValue><ssdm name="data_load_26"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="154" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="6">
<![CDATA[
entry:36 %data_load_25 = load i6 %data_addr_25

]]></Node>
<StgValue><ssdm name="data_load_25"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="6">
<![CDATA[
entry:38 %data_load_26 = load i6 %data_addr_26

]]></Node>
<StgValue><ssdm name="data_load_26"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %data_addr_4 = getelementptr i8 %data, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="data_addr_4"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="6">
<![CDATA[
entry:41 %data_load_4 = load i6 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_load_4"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %data_addr_27 = getelementptr i8 %data, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="data_addr_27"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="6">
<![CDATA[
entry:43 %data_load_27 = load i6 %data_addr_27

]]></Node>
<StgValue><ssdm name="data_load_27"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %ctx_state_3_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_3_read

]]></Node>
<StgValue><ssdm name="ctx_state_3_read_1"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %ctx_state_2_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_2_read

]]></Node>
<StgValue><ssdm name="ctx_state_2_read_1"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %ctx_state_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_1_read

]]></Node>
<StgValue><ssdm name="ctx_state_1_read_1"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="6">
<![CDATA[
entry:41 %data_load_4 = load i6 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_load_4"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="6">
<![CDATA[
entry:43 %data_load_27 = load i6 %data_addr_27

]]></Node>
<StgValue><ssdm name="data_load_27"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %data_addr_28 = getelementptr i8 %data, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="data_addr_28"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="6">
<![CDATA[
entry:45 %data_load_28 = load i6 %data_addr_28

]]></Node>
<StgValue><ssdm name="data_load_28"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %data_addr_29 = getelementptr i8 %data, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="data_addr_29"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="6">
<![CDATA[
entry:47 %data_load_29 = load i6 %data_addr_29

]]></Node>
<StgValue><ssdm name="data_load_29"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:148 %and_ln39 = and i32 %ctx_state_2_read_1, i32 %ctx_state_1_read_1

]]></Node>
<StgValue><ssdm name="and_ln39"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:149 %xor_ln39 = xor i32 %ctx_state_1_read_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:150 %and_ln39_1 = and i32 %ctx_state_3_read_1, i32 %xor_ln39

]]></Node>
<StgValue><ssdm name="and_ln39_1"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:151 %or_ln39 = or i32 %and_ln39_1, i32 %and_ln39

]]></Node>
<StgValue><ssdm name="or_ln39"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:153 %add_ln39_1 = add i32 %or_ln39, i32 3614090360

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %ctx_state_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_0_read

]]></Node>
<StgValue><ssdm name="ctx_state_0_read_1"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:12 %or_ln32_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_3, i8 %data_load_2, i8 %data_load_1, i8 %data_load

]]></Node>
<StgValue><ssdm name="or_ln32_5"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="6">
<![CDATA[
entry:45 %data_load_28 = load i6 %data_addr_28

]]></Node>
<StgValue><ssdm name="data_load_28"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="6">
<![CDATA[
entry:47 %data_load_29 = load i6 %data_addr_29

]]></Node>
<StgValue><ssdm name="data_load_29"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %data_addr_5 = getelementptr i8 %data, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="data_addr_5"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="6">
<![CDATA[
entry:50 %data_load_5 = load i6 %data_addr_5

]]></Node>
<StgValue><ssdm name="data_load_5"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %data_addr_30 = getelementptr i8 %data, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="data_addr_30"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="6">
<![CDATA[
entry:52 %data_load_30 = load i6 %data_addr_30

]]></Node>
<StgValue><ssdm name="data_load_30"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:152 %add_ln39 = add i32 %or_ln32_5, i32 %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154 %a = add i32 %add_ln39_1, i32 %add_ln39

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="32">
<![CDATA[
entry:155 %trunc_ln39 = trunc i32 %a

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:156 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %a, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:157 %or_ln39_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln39, i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln39_1"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:158 %a_1 = add i32 %or_ln39_1, i32 %ctx_state_1_read_1

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:21 %or_ln32_5_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_18, i8 %data_load_17, i8 %data_load_16, i8 %data_load_12

]]></Node>
<StgValue><ssdm name="or_ln32_5_1"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="6">
<![CDATA[
entry:50 %data_load_5 = load i6 %data_addr_5

]]></Node>
<StgValue><ssdm name="data_load_5"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="6">
<![CDATA[
entry:52 %data_load_30 = load i6 %data_addr_30

]]></Node>
<StgValue><ssdm name="data_load_30"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %data_addr_31 = getelementptr i8 %data, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="data_addr_31"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="6">
<![CDATA[
entry:54 %data_load_31 = load i6 %data_addr_31

]]></Node>
<StgValue><ssdm name="data_load_31"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %data_addr_32 = getelementptr i8 %data, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="data_addr_32"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="6">
<![CDATA[
entry:56 %data_load_32 = load i6 %data_addr_32

]]></Node>
<StgValue><ssdm name="data_load_32"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:159 %and_ln40 = and i32 %a_1, i32 %ctx_state_1_read_1

]]></Node>
<StgValue><ssdm name="and_ln40"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:160 %xor_ln40 = xor i32 %a_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln40"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:161 %and_ln40_1 = and i32 %ctx_state_2_read_1, i32 %xor_ln40

]]></Node>
<StgValue><ssdm name="and_ln40_1"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:162 %or_ln40 = or i32 %and_ln40, i32 %and_ln40_1

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:163 %add_ln40 = add i32 %or_ln32_5_1, i32 %ctx_state_3_read_1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:164 %add_ln40_1 = add i32 %or_ln40, i32 3905402710

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:165 %d = add i32 %add_ln40_1, i32 %add_ln40

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="20" op_0_bw="32">
<![CDATA[
entry:166 %trunc_ln40 = trunc i32 %d

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:167 %lshr_ln1 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %d, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="204" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="6">
<![CDATA[
entry:54 %data_load_31 = load i6 %data_addr_31

]]></Node>
<StgValue><ssdm name="data_load_31"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="6">
<![CDATA[
entry:56 %data_load_32 = load i6 %data_addr_32

]]></Node>
<StgValue><ssdm name="data_load_32"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %data_addr_6 = getelementptr i8 %data, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="data_addr_6"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="6">
<![CDATA[
entry:59 %data_load_6 = load i6 %data_addr_6

]]></Node>
<StgValue><ssdm name="data_load_6"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %data_addr_33 = getelementptr i8 %data, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="data_addr_33"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="6">
<![CDATA[
entry:61 %data_load_33 = load i6 %data_addr_33

]]></Node>
<StgValue><ssdm name="data_load_33"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:168 %or_ln40_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln40, i12 %lshr_ln1

]]></Node>
<StgValue><ssdm name="or_ln40_1"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:169 %d_1 = add i32 %or_ln40_1, i32 %a_1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:170 %and_ln41 = and i32 %d_1, i32 %a_1

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:171 %xor_ln41 = xor i32 %d_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln41"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:172 %and_ln41_1 = and i32 %ctx_state_1_read_1, i32 %xor_ln41

]]></Node>
<StgValue><ssdm name="and_ln41_1"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:173 %or_ln41 = or i32 %and_ln41, i32 %and_ln41_1

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:175 %add_ln41_1 = add i32 %or_ln41, i32 606105819

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:30 %or_ln32_5_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_22, i8 %data_load_21, i8 %data_load_20, i8 %data_load_19

]]></Node>
<StgValue><ssdm name="or_ln32_5_2"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="6">
<![CDATA[
entry:59 %data_load_6 = load i6 %data_addr_6

]]></Node>
<StgValue><ssdm name="data_load_6"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="6">
<![CDATA[
entry:61 %data_load_33 = load i6 %data_addr_33

]]></Node>
<StgValue><ssdm name="data_load_33"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %data_addr_34 = getelementptr i8 %data, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="data_addr_34"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="6">
<![CDATA[
entry:63 %data_load_34 = load i6 %data_addr_34

]]></Node>
<StgValue><ssdm name="data_load_34"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %data_addr_35 = getelementptr i8 %data, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="data_addr_35"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="6">
<![CDATA[
entry:65 %data_load_35 = load i6 %data_addr_35

]]></Node>
<StgValue><ssdm name="data_load_35"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:174 %add_ln41 = add i32 %or_ln32_5_2, i32 %ctx_state_2_read_1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:176 %c = add i32 %add_ln41_1, i32 %add_ln41

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="32">
<![CDATA[
entry:177 %trunc_ln41 = trunc i32 %c

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:178 %lshr_ln2 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %c, i32 15, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
entry:179 %or_ln41_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %trunc_ln41, i17 %lshr_ln2

]]></Node>
<StgValue><ssdm name="or_ln41_1"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:180 %c_1 = add i32 %or_ln41_1, i32 %d_1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:39 %or_ln32_5_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_26, i8 %data_load_25, i8 %data_load_24, i8 %data_load_23

]]></Node>
<StgValue><ssdm name="or_ln32_5_3"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="6">
<![CDATA[
entry:63 %data_load_34 = load i6 %data_addr_34

]]></Node>
<StgValue><ssdm name="data_load_34"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="6">
<![CDATA[
entry:65 %data_load_35 = load i6 %data_addr_35

]]></Node>
<StgValue><ssdm name="data_load_35"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %data_addr_7 = getelementptr i8 %data, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="data_addr_7"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="6">
<![CDATA[
entry:68 %data_load_7 = load i6 %data_addr_7

]]></Node>
<StgValue><ssdm name="data_load_7"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %data_addr_36 = getelementptr i8 %data, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="data_addr_36"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="6">
<![CDATA[
entry:70 %data_load_36 = load i6 %data_addr_36

]]></Node>
<StgValue><ssdm name="data_load_36"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:181 %and_ln42 = and i32 %c_1, i32 %d_1

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:182 %xor_ln42 = xor i32 %c_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:183 %and_ln42_1 = and i32 %a_1, i32 %xor_ln42

]]></Node>
<StgValue><ssdm name="and_ln42_1"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:184 %or_ln42 = or i32 %and_ln42, i32 %and_ln42_1

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:185 %add_ln42 = add i32 %or_ln32_5_3, i32 %ctx_state_1_read_1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:186 %add_ln42_1 = add i32 %or_ln42, i32 3250441966

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:187 %b = add i32 %add_ln42_1, i32 %add_ln42

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32">
<![CDATA[
entry:188 %trunc_ln42 = trunc i32 %b

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:189 %lshr_ln3 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %b, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="246" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="6">
<![CDATA[
entry:68 %data_load_7 = load i6 %data_addr_7

]]></Node>
<StgValue><ssdm name="data_load_7"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="6">
<![CDATA[
entry:70 %data_load_36 = load i6 %data_addr_36

]]></Node>
<StgValue><ssdm name="data_load_36"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %data_addr_37 = getelementptr i8 %data, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="data_addr_37"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="6">
<![CDATA[
entry:72 %data_load_37 = load i6 %data_addr_37

]]></Node>
<StgValue><ssdm name="data_load_37"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %data_addr_38 = getelementptr i8 %data, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="data_addr_38"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="6">
<![CDATA[
entry:74 %data_load_38 = load i6 %data_addr_38

]]></Node>
<StgValue><ssdm name="data_load_38"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="22">
<![CDATA[
entry:190 %or_ln42_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i22, i10 %trunc_ln42, i22 %lshr_ln3

]]></Node>
<StgValue><ssdm name="or_ln42_1"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:191 %b_1 = add i32 %or_ln42_1, i32 %c_1

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:192 %and_ln43 = and i32 %b_1, i32 %c_1

]]></Node>
<StgValue><ssdm name="and_ln43"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:193 %xor_ln43 = xor i32 %b_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln43"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:194 %and_ln43_1 = and i32 %d_1, i32 %xor_ln43

]]></Node>
<StgValue><ssdm name="and_ln43_1"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:195 %or_ln43 = or i32 %and_ln43, i32 %and_ln43_1

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:197 %add_ln43_1 = add i32 %or_ln43, i32 4118548399

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:48 %or_ln32_5_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_29, i8 %data_load_28, i8 %data_load_27, i8 %data_load_4

]]></Node>
<StgValue><ssdm name="or_ln32_5_4"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="6">
<![CDATA[
entry:72 %data_load_37 = load i6 %data_addr_37

]]></Node>
<StgValue><ssdm name="data_load_37"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="6">
<![CDATA[
entry:74 %data_load_38 = load i6 %data_addr_38

]]></Node>
<StgValue><ssdm name="data_load_38"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %data_addr_8 = getelementptr i8 %data, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="data_addr_8"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="6">
<![CDATA[
entry:77 %data_load_8 = load i6 %data_addr_8

]]></Node>
<StgValue><ssdm name="data_load_8"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %data_addr_39 = getelementptr i8 %data, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="data_addr_39"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="6">
<![CDATA[
entry:79 %data_load_39 = load i6 %data_addr_39

]]></Node>
<StgValue><ssdm name="data_load_39"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:196 %add_ln43 = add i32 %or_ln32_5_4, i32 %a_1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:198 %a_2 = add i32 %add_ln43_1, i32 %add_ln43

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="25" op_0_bw="32">
<![CDATA[
entry:199 %trunc_ln43 = trunc i32 %a_2

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:200 %lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %a_2, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:201 %or_ln43_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln43, i7 %lshr_ln4

]]></Node>
<StgValue><ssdm name="or_ln43_1"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:202 %a_3 = add i32 %or_ln43_1, i32 %b_1

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:57 %or_ln32_5_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_32, i8 %data_load_31, i8 %data_load_30, i8 %data_load_5

]]></Node>
<StgValue><ssdm name="or_ln32_5_5"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="6">
<![CDATA[
entry:77 %data_load_8 = load i6 %data_addr_8

]]></Node>
<StgValue><ssdm name="data_load_8"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="6">
<![CDATA[
entry:79 %data_load_39 = load i6 %data_addr_39

]]></Node>
<StgValue><ssdm name="data_load_39"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %data_addr_40 = getelementptr i8 %data, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="data_addr_40"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
entry:81 %data_load_40 = load i6 %data_addr_40

]]></Node>
<StgValue><ssdm name="data_load_40"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %data_addr_41 = getelementptr i8 %data, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="data_addr_41"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="6">
<![CDATA[
entry:83 %data_load_41 = load i6 %data_addr_41

]]></Node>
<StgValue><ssdm name="data_load_41"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:203 %and_ln44 = and i32 %a_3, i32 %b_1

]]></Node>
<StgValue><ssdm name="and_ln44"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:204 %xor_ln44 = xor i32 %a_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln44"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:205 %and_ln44_1 = and i32 %c_1, i32 %xor_ln44

]]></Node>
<StgValue><ssdm name="and_ln44_1"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:206 %or_ln44 = or i32 %and_ln44, i32 %and_ln44_1

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:207 %add_ln44 = add i32 %d_1, i32 %or_ln32_5_5

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:208 %add_ln44_1 = add i32 %or_ln44, i32 1200080426

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:209 %d_2 = add i32 %add_ln44_1, i32 %add_ln44

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="20" op_0_bw="32">
<![CDATA[
entry:210 %trunc_ln44 = trunc i32 %d_2

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:211 %lshr_ln5 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %d_2, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:66 %or_ln32_5_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_35, i8 %data_load_34, i8 %data_load_33, i8 %data_load_6

]]></Node>
<StgValue><ssdm name="or_ln32_5_6"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
entry:81 %data_load_40 = load i6 %data_addr_40

]]></Node>
<StgValue><ssdm name="data_load_40"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="6">
<![CDATA[
entry:83 %data_load_41 = load i6 %data_addr_41

]]></Node>
<StgValue><ssdm name="data_load_41"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:85 %data_addr_9 = getelementptr i8 %data, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="data_addr_9"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="6">
<![CDATA[
entry:86 %data_load_9 = load i6 %data_addr_9

]]></Node>
<StgValue><ssdm name="data_load_9"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %data_addr_42 = getelementptr i8 %data, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="data_addr_42"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="6">
<![CDATA[
entry:88 %data_load_42 = load i6 %data_addr_42

]]></Node>
<StgValue><ssdm name="data_load_42"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:212 %or_ln44_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln44, i12 %lshr_ln5

]]></Node>
<StgValue><ssdm name="or_ln44_1"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:213 %d_3 = add i32 %or_ln44_1, i32 %a_3

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:214 %and_ln45 = and i32 %d_3, i32 %a_3

]]></Node>
<StgValue><ssdm name="and_ln45"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:215 %xor_ln45 = xor i32 %d_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln45"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:216 %and_ln45_1 = and i32 %b_1, i32 %xor_ln45

]]></Node>
<StgValue><ssdm name="and_ln45_1"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:217 %or_ln45 = or i32 %and_ln45, i32 %and_ln45_1

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:219 %add_ln45_1 = add i32 %or_ln32_5_6, i32 %or_ln45

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="302" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="6">
<![CDATA[
entry:86 %data_load_9 = load i6 %data_addr_9

]]></Node>
<StgValue><ssdm name="data_load_9"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="6">
<![CDATA[
entry:88 %data_load_42 = load i6 %data_addr_42

]]></Node>
<StgValue><ssdm name="data_load_42"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %data_addr_43 = getelementptr i8 %data, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="data_addr_43"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="6">
<![CDATA[
entry:90 %data_load_43 = load i6 %data_addr_43

]]></Node>
<StgValue><ssdm name="data_load_43"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %data_addr_44 = getelementptr i8 %data, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="data_addr_44"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="6">
<![CDATA[
entry:92 %data_load_44 = load i6 %data_addr_44

]]></Node>
<StgValue><ssdm name="data_load_44"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:218 %add_ln45 = add i32 %c_1, i32 2821735955

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:220 %c_2 = add i32 %add_ln45_1, i32 %add_ln45

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="15" op_0_bw="32">
<![CDATA[
entry:221 %trunc_ln45 = trunc i32 %c_2

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:222 %lshr_ln6 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %c_2, i32 15, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
entry:223 %or_ln45_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %trunc_ln45, i17 %lshr_ln6

]]></Node>
<StgValue><ssdm name="or_ln45_1"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:224 %c_3 = add i32 %or_ln45_1, i32 %d_3

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:75 %or_ln32_5_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_38, i8 %data_load_37, i8 %data_load_36, i8 %data_load_7

]]></Node>
<StgValue><ssdm name="or_ln32_5_7"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="6">
<![CDATA[
entry:90 %data_load_43 = load i6 %data_addr_43

]]></Node>
<StgValue><ssdm name="data_load_43"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="6">
<![CDATA[
entry:92 %data_load_44 = load i6 %data_addr_44

]]></Node>
<StgValue><ssdm name="data_load_44"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %data_addr_10 = getelementptr i8 %data, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="data_addr_10"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="6">
<![CDATA[
entry:95 %data_load_10 = load i6 %data_addr_10

]]></Node>
<StgValue><ssdm name="data_load_10"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %data_addr_45 = getelementptr i8 %data, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="data_addr_45"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
entry:97 %data_load_45 = load i6 %data_addr_45

]]></Node>
<StgValue><ssdm name="data_load_45"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:225 %and_ln46 = and i32 %c_3, i32 %d_3

]]></Node>
<StgValue><ssdm name="and_ln46"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:226 %xor_ln46 = xor i32 %c_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln46"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:227 %and_ln46_1 = and i32 %a_3, i32 %xor_ln46

]]></Node>
<StgValue><ssdm name="and_ln46_1"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:228 %or_ln46 = or i32 %and_ln46, i32 %and_ln46_1

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:229 %add_ln46 = add i32 %b_1, i32 %or_ln32_5_7

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:230 %add_ln46_1 = add i32 %or_ln46, i32 4249261313

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:231 %b_2 = add i32 %add_ln46_1, i32 %add_ln46

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="32">
<![CDATA[
entry:232 %trunc_ln46 = trunc i32 %b_2

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:233 %lshr_ln7 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %b_2, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="330" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="6">
<![CDATA[
entry:95 %data_load_10 = load i6 %data_addr_10

]]></Node>
<StgValue><ssdm name="data_load_10"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
entry:97 %data_load_45 = load i6 %data_addr_45

]]></Node>
<StgValue><ssdm name="data_load_45"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98 %data_addr_46 = getelementptr i8 %data, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="data_addr_46"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="6">
<![CDATA[
entry:99 %data_load_46 = load i6 %data_addr_46

]]></Node>
<StgValue><ssdm name="data_load_46"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:100 %data_addr_47 = getelementptr i8 %data, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="data_addr_47"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="6">
<![CDATA[
entry:101 %data_load_47 = load i6 %data_addr_47

]]></Node>
<StgValue><ssdm name="data_load_47"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="22">
<![CDATA[
entry:234 %or_ln46_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i22, i10 %trunc_ln46, i22 %lshr_ln7

]]></Node>
<StgValue><ssdm name="or_ln46_1"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:235 %b_3 = add i32 %or_ln46_1, i32 %c_3

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:236 %and_ln47 = and i32 %b_3, i32 %c_3

]]></Node>
<StgValue><ssdm name="and_ln47"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:237 %xor_ln47 = xor i32 %b_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln47"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:238 %and_ln47_1 = and i32 %d_3, i32 %xor_ln47

]]></Node>
<StgValue><ssdm name="and_ln47_1"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:239 %or_ln47 = or i32 %and_ln47, i32 %and_ln47_1

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:241 %add_ln47_1 = add i32 %or_ln47, i32 1770035416

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:84 %or_ln32_5_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_41, i8 %data_load_40, i8 %data_load_39, i8 %data_load_8

]]></Node>
<StgValue><ssdm name="or_ln32_5_8"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="6">
<![CDATA[
entry:99 %data_load_46 = load i6 %data_addr_46

]]></Node>
<StgValue><ssdm name="data_load_46"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="6">
<![CDATA[
entry:101 %data_load_47 = load i6 %data_addr_47

]]></Node>
<StgValue><ssdm name="data_load_47"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:103 %data_addr_48 = getelementptr i8 %data, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="data_addr_48"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="6">
<![CDATA[
entry:104 %data_load_11 = load i6 %data_addr_48

]]></Node>
<StgValue><ssdm name="data_load_11"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %data_addr_49 = getelementptr i8 %data, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="data_addr_49"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="6">
<![CDATA[
entry:106 %data_load_48 = load i6 %data_addr_49

]]></Node>
<StgValue><ssdm name="data_load_48"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:240 %add_ln47 = add i32 %a_3, i32 %or_ln32_5_8

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:242 %a_4 = add i32 %add_ln47_1, i32 %add_ln47

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="25" op_0_bw="32">
<![CDATA[
entry:243 %trunc_ln47 = trunc i32 %a_4

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:244 %lshr_ln8 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %a_4, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:245 %or_ln47_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln47, i7 %lshr_ln8

]]></Node>
<StgValue><ssdm name="or_ln47_1"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:246 %a_5 = add i32 %or_ln47_1, i32 %b_3

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:93 %or_ln32_5_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_44, i8 %data_load_43, i8 %data_load_42, i8 %data_load_9

]]></Node>
<StgValue><ssdm name="or_ln32_5_9"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="6">
<![CDATA[
entry:104 %data_load_11 = load i6 %data_addr_48

]]></Node>
<StgValue><ssdm name="data_load_11"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="6">
<![CDATA[
entry:106 %data_load_48 = load i6 %data_addr_49

]]></Node>
<StgValue><ssdm name="data_load_48"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %data_addr_50 = getelementptr i8 %data, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="data_addr_50"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="6">
<![CDATA[
entry:108 %data_load_49 = load i6 %data_addr_50

]]></Node>
<StgValue><ssdm name="data_load_49"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %data_addr_51 = getelementptr i8 %data, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="data_addr_51"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="6">
<![CDATA[
entry:110 %data_load_50 = load i6 %data_addr_51

]]></Node>
<StgValue><ssdm name="data_load_50"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:247 %and_ln48 = and i32 %a_5, i32 %b_3

]]></Node>
<StgValue><ssdm name="and_ln48"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:248 %xor_ln48 = xor i32 %a_5, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:249 %and_ln48_1 = and i32 %c_3, i32 %xor_ln48

]]></Node>
<StgValue><ssdm name="and_ln48_1"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:250 %or_ln48 = or i32 %and_ln48, i32 %and_ln48_1

]]></Node>
<StgValue><ssdm name="or_ln48"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:251 %add_ln48 = add i32 %d_3, i32 2336552879

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:252 %add_ln48_1 = add i32 %or_ln32_5_9, i32 %or_ln48

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:253 %d_4 = add i32 %add_ln48_1, i32 %add_ln48

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="20" op_0_bw="32">
<![CDATA[
entry:254 %trunc_ln48 = trunc i32 %d_4

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:255 %lshr_ln9 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %d_4, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="372" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="6">
<![CDATA[
entry:108 %data_load_49 = load i6 %data_addr_50

]]></Node>
<StgValue><ssdm name="data_load_49"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="6">
<![CDATA[
entry:110 %data_load_50 = load i6 %data_addr_51

]]></Node>
<StgValue><ssdm name="data_load_50"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:112 %data_addr_12 = getelementptr i8 %data, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="data_addr_12"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="6">
<![CDATA[
entry:113 %data_load_51 = load i6 %data_addr_12

]]></Node>
<StgValue><ssdm name="data_load_51"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114 %data_addr_52 = getelementptr i8 %data, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="data_addr_52"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="6">
<![CDATA[
entry:115 %data_load_52 = load i6 %data_addr_52

]]></Node>
<StgValue><ssdm name="data_load_52"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:256 %or_ln48_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln48, i12 %lshr_ln9

]]></Node>
<StgValue><ssdm name="or_ln48_1"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:257 %d_5 = add i32 %or_ln48_1, i32 %a_5

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:258 %and_ln49 = and i32 %d_5, i32 %a_5

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:259 %xor_ln49 = xor i32 %d_5, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:260 %and_ln49_1 = and i32 %b_3, i32 %xor_ln49

]]></Node>
<StgValue><ssdm name="and_ln49_1"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:261 %or_ln49 = or i32 %and_ln49, i32 %and_ln49_1

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:263 %add_ln49_1 = add i32 %or_ln49, i32 4294925233

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="385" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:102 %or_ln32_5_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_47, i8 %data_load_46, i8 %data_load_45, i8 %data_load_10

]]></Node>
<StgValue><ssdm name="or_ln32_5_s"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="6">
<![CDATA[
entry:113 %data_load_51 = load i6 %data_addr_12

]]></Node>
<StgValue><ssdm name="data_load_51"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="6">
<![CDATA[
entry:115 %data_load_52 = load i6 %data_addr_52

]]></Node>
<StgValue><ssdm name="data_load_52"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:116 %data_addr_53 = getelementptr i8 %data, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="data_addr_53"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="6">
<![CDATA[
entry:117 %data_load_53 = load i6 %data_addr_53

]]></Node>
<StgValue><ssdm name="data_load_53"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:118 %data_addr_54 = getelementptr i8 %data, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="data_addr_54"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="6">
<![CDATA[
entry:119 %data_load_54 = load i6 %data_addr_54

]]></Node>
<StgValue><ssdm name="data_load_54"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:262 %add_ln49 = add i32 %c_3, i32 %or_ln32_5_s

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:264 %c_4 = add i32 %add_ln49_1, i32 %add_ln49

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="32">
<![CDATA[
entry:265 %trunc_ln49 = trunc i32 %c_4

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:266 %lshr_ln10 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %c_4, i32 15, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
entry:267 %or_ln49_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %trunc_ln49, i17 %lshr_ln10

]]></Node>
<StgValue><ssdm name="or_ln49_1"/></StgValue>
</operation>

<operation id="397" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:268 %c_5 = add i32 %or_ln49_1, i32 %d_5

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="398" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:111 %or_ln32_5_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_50, i8 %data_load_49, i8 %data_load_48, i8 %data_load_11

]]></Node>
<StgValue><ssdm name="or_ln32_5_10"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="6">
<![CDATA[
entry:117 %data_load_53 = load i6 %data_addr_53

]]></Node>
<StgValue><ssdm name="data_load_53"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="6">
<![CDATA[
entry:119 %data_load_54 = load i6 %data_addr_54

]]></Node>
<StgValue><ssdm name="data_load_54"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:121 %data_addr_13 = getelementptr i8 %data, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="data_addr_13"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="6">
<![CDATA[
entry:122 %data_load_13 = load i6 %data_addr_13

]]></Node>
<StgValue><ssdm name="data_load_13"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %data_addr_55 = getelementptr i8 %data, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="data_addr_55"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="6">
<![CDATA[
entry:124 %data_load_55 = load i6 %data_addr_55

]]></Node>
<StgValue><ssdm name="data_load_55"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:269 %and_ln50 = and i32 %c_5, i32 %d_5

]]></Node>
<StgValue><ssdm name="and_ln50"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:270 %xor_ln50 = xor i32 %c_5, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln50"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:271 %and_ln50_1 = and i32 %a_5, i32 %xor_ln50

]]></Node>
<StgValue><ssdm name="and_ln50_1"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:272 %or_ln50 = or i32 %and_ln50, i32 %and_ln50_1

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:273 %add_ln50 = add i32 %b_3, i32 2304563134

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:274 %add_ln50_1 = add i32 %or_ln32_5_10, i32 %or_ln50

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:275 %b_4 = add i32 %add_ln50_1, i32 %add_ln50

]]></Node>
<StgValue><ssdm name="b_4"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="32">
<![CDATA[
entry:276 %trunc_ln50 = trunc i32 %b_4

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:277 %lshr_ln11 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %b_4, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="414" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="6">
<![CDATA[
entry:122 %data_load_13 = load i6 %data_addr_13

]]></Node>
<StgValue><ssdm name="data_load_13"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="6">
<![CDATA[
entry:124 %data_load_55 = load i6 %data_addr_55

]]></Node>
<StgValue><ssdm name="data_load_55"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %data_addr_56 = getelementptr i8 %data, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="data_addr_56"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="6">
<![CDATA[
entry:126 %data_load_56 = load i6 %data_addr_56

]]></Node>
<StgValue><ssdm name="data_load_56"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:127 %data_addr_57 = getelementptr i8 %data, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="data_addr_57"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="6">
<![CDATA[
entry:128 %data_load_57 = load i6 %data_addr_57

]]></Node>
<StgValue><ssdm name="data_load_57"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="22">
<![CDATA[
entry:278 %or_ln50_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i22, i10 %trunc_ln50, i22 %lshr_ln11

]]></Node>
<StgValue><ssdm name="or_ln50_1"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:279 %b_5 = add i32 %or_ln50_1, i32 %c_5

]]></Node>
<StgValue><ssdm name="b_5"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:280 %and_ln51 = and i32 %b_5, i32 %c_5

]]></Node>
<StgValue><ssdm name="and_ln51"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:281 %xor_ln51 = xor i32 %b_5, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln51"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:282 %and_ln51_1 = and i32 %d_5, i32 %xor_ln51

]]></Node>
<StgValue><ssdm name="and_ln51_1"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:283 %or_ln51 = or i32 %and_ln51, i32 %and_ln51_1

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:285 %add_ln51_1 = add i32 %or_ln51, i32 1804603682

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="427" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:120 %or_ln32_5_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_54, i8 %data_load_53, i8 %data_load_52, i8 %data_load_51

]]></Node>
<StgValue><ssdm name="or_ln32_5_11"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="6">
<![CDATA[
entry:126 %data_load_56 = load i6 %data_addr_56

]]></Node>
<StgValue><ssdm name="data_load_56"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="6">
<![CDATA[
entry:128 %data_load_57 = load i6 %data_addr_57

]]></Node>
<StgValue><ssdm name="data_load_57"/></StgValue>
</operation>

<operation id="430" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:130 %data_addr_14 = getelementptr i8 %data, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="data_addr_14"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="6">
<![CDATA[
entry:131 %data_load_14 = load i6 %data_addr_14

]]></Node>
<StgValue><ssdm name="data_load_14"/></StgValue>
</operation>

<operation id="432" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:132 %data_addr_58 = getelementptr i8 %data, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="data_addr_58"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="6">
<![CDATA[
entry:133 %data_load_58 = load i6 %data_addr_58

]]></Node>
<StgValue><ssdm name="data_load_58"/></StgValue>
</operation>

<operation id="434" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:284 %add_ln51 = add i32 %a_5, i32 %or_ln32_5_11

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="435" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:286 %a_6 = add i32 %add_ln51_1, i32 %add_ln51

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="25" op_0_bw="32">
<![CDATA[
entry:287 %trunc_ln51 = trunc i32 %a_6

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:288 %lshr_ln12 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %a_6, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln12"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:289 %or_ln51_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln51, i7 %lshr_ln12

]]></Node>
<StgValue><ssdm name="or_ln51_1"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:290 %a_7 = add i32 %or_ln51_1, i32 %b_5

]]></Node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="440" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:129 %or_ln32_5_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_57, i8 %data_load_56, i8 %data_load_55, i8 %data_load_13

]]></Node>
<StgValue><ssdm name="or_ln32_5_12"/></StgValue>
</operation>

<operation id="441" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="6">
<![CDATA[
entry:131 %data_load_14 = load i6 %data_addr_14

]]></Node>
<StgValue><ssdm name="data_load_14"/></StgValue>
</operation>

<operation id="442" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="6">
<![CDATA[
entry:133 %data_load_58 = load i6 %data_addr_58

]]></Node>
<StgValue><ssdm name="data_load_58"/></StgValue>
</operation>

<operation id="443" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:134 %data_addr_59 = getelementptr i8 %data, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="data_addr_59"/></StgValue>
</operation>

<operation id="444" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="6">
<![CDATA[
entry:135 %data_load_59 = load i6 %data_addr_59

]]></Node>
<StgValue><ssdm name="data_load_59"/></StgValue>
</operation>

<operation id="445" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:136 %data_addr_60 = getelementptr i8 %data, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="data_addr_60"/></StgValue>
</operation>

<operation id="446" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="6">
<![CDATA[
entry:137 %data_load_60 = load i6 %data_addr_60

]]></Node>
<StgValue><ssdm name="data_load_60"/></StgValue>
</operation>

<operation id="447" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:291 %and_ln52 = and i32 %a_7, i32 %b_5

]]></Node>
<StgValue><ssdm name="and_ln52"/></StgValue>
</operation>

<operation id="448" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:292 %xor_ln52 = xor i32 %a_7, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="449" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:293 %and_ln52_1 = and i32 %c_5, i32 %xor_ln52

]]></Node>
<StgValue><ssdm name="and_ln52_1"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:294 %or_ln52 = or i32 %and_ln52, i32 %and_ln52_1

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="451" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:295 %add_ln52 = add i32 %d_5, i32 %or_ln32_5_12

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="452" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:296 %add_ln52_1 = add i32 %or_ln52, i32 4254626195

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:297 %d_6 = add i32 %add_ln52_1, i32 %add_ln52

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="20" op_0_bw="32">
<![CDATA[
entry:298 %trunc_ln52 = trunc i32 %d_6

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:299 %lshr_ln13 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %d_6, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln13"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="456" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="6">
<![CDATA[
entry:135 %data_load_59 = load i6 %data_addr_59

]]></Node>
<StgValue><ssdm name="data_load_59"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="6">
<![CDATA[
entry:137 %data_load_60 = load i6 %data_addr_60

]]></Node>
<StgValue><ssdm name="data_load_60"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:139 %data_addr_15 = getelementptr i8 %data, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="data_addr_15"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="6">
<![CDATA[
entry:140 %data_load_15 = load i6 %data_addr_15

]]></Node>
<StgValue><ssdm name="data_load_15"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %data_addr_61 = getelementptr i8 %data, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="data_addr_61"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="6">
<![CDATA[
entry:142 %data_load_61 = load i6 %data_addr_61

]]></Node>
<StgValue><ssdm name="data_load_61"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:300 %or_ln52_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln52, i12 %lshr_ln13

]]></Node>
<StgValue><ssdm name="or_ln52_1"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:301 %d_7 = add i32 %or_ln52_1, i32 %a_7

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:303 %xor_ln53 = xor i32 %d_7, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln53"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="465" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:138 %or_ln32_5_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_60, i8 %data_load_59, i8 %data_load_58, i8 %data_load_14

]]></Node>
<StgValue><ssdm name="or_ln32_5_13"/></StgValue>
</operation>

<operation id="466" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="6">
<![CDATA[
entry:140 %data_load_15 = load i6 %data_addr_15

]]></Node>
<StgValue><ssdm name="data_load_15"/></StgValue>
</operation>

<operation id="467" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="6">
<![CDATA[
entry:142 %data_load_61 = load i6 %data_addr_61

]]></Node>
<StgValue><ssdm name="data_load_61"/></StgValue>
</operation>

<operation id="468" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %data_addr_62 = getelementptr i8 %data, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="data_addr_62"/></StgValue>
</operation>

<operation id="469" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="6">
<![CDATA[
entry:144 %data_load_62 = load i6 %data_addr_62

]]></Node>
<StgValue><ssdm name="data_load_62"/></StgValue>
</operation>

<operation id="470" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145 %data_addr_63 = getelementptr i8 %data, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="data_addr_63"/></StgValue>
</operation>

<operation id="471" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="6">
<![CDATA[
entry:146 %data_load_63 = load i6 %data_addr_63

]]></Node>
<StgValue><ssdm name="data_load_63"/></StgValue>
</operation>

<operation id="472" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:302 %and_ln53 = and i32 %d_7, i32 %a_7

]]></Node>
<StgValue><ssdm name="and_ln53"/></StgValue>
</operation>

<operation id="473" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:304 %and_ln53_1 = and i32 %b_5, i32 %xor_ln53

]]></Node>
<StgValue><ssdm name="and_ln53_1"/></StgValue>
</operation>

<operation id="474" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:305 %or_ln53 = or i32 %and_ln53, i32 %and_ln53_1

]]></Node>
<StgValue><ssdm name="or_ln53"/></StgValue>
</operation>

<operation id="475" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:306 %add_ln53 = add i32 %c_5, i32 2792965006

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="476" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:307 %add_ln53_1 = add i32 %or_ln32_5_13, i32 %or_ln53

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="477" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:308 %c_6 = add i32 %add_ln53_1, i32 %add_ln53

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>

<operation id="478" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="15" op_0_bw="32">
<![CDATA[
entry:309 %trunc_ln53 = trunc i32 %c_6

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:310 %lshr_ln14 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %c_6, i32 15, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln14"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="480" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="6">
<![CDATA[
entry:144 %data_load_62 = load i6 %data_addr_62

]]></Node>
<StgValue><ssdm name="data_load_62"/></StgValue>
</operation>

<operation id="481" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="6">
<![CDATA[
entry:146 %data_load_63 = load i6 %data_addr_63

]]></Node>
<StgValue><ssdm name="data_load_63"/></StgValue>
</operation>

<operation id="482" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
entry:311 %or_ln53_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %trunc_ln53, i17 %lshr_ln14

]]></Node>
<StgValue><ssdm name="or_ln53_1"/></StgValue>
</operation>

<operation id="483" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:312 %c_7 = add i32 %or_ln53_1, i32 %d_7

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="484" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:313 %and_ln54 = and i32 %c_7, i32 %d_7

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="485" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:314 %xor_ln54 = xor i32 %c_7, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="486" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:315 %and_ln54_1 = and i32 %a_7, i32 %xor_ln54

]]></Node>
<StgValue><ssdm name="and_ln54_1"/></StgValue>
</operation>

<operation id="487" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:316 %or_ln54 = or i32 %and_ln54, i32 %and_ln54_1

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="488" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:318 %add_ln54_1 = add i32 %or_ln54, i32 1236535329

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="489" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:147 %or_ln32_5_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_63, i8 %data_load_62, i8 %data_load_61, i8 %data_load_15

]]></Node>
<StgValue><ssdm name="or_ln32_5_14"/></StgValue>
</operation>

<operation id="490" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:317 %add_ln54 = add i32 %b_5, i32 %or_ln32_5_14

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="491" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:319 %b_6 = add i32 %add_ln54_1, i32 %add_ln54

]]></Node>
<StgValue><ssdm name="b_6"/></StgValue>
</operation>

<operation id="492" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="32">
<![CDATA[
entry:320 %trunc_ln54 = trunc i32 %b_6

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="493" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:321 %lshr_ln15 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %b_6, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln15"/></StgValue>
</operation>

<operation id="494" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="22">
<![CDATA[
entry:322 %or_ln54_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i22, i10 %trunc_ln54, i22 %lshr_ln15

]]></Node>
<StgValue><ssdm name="or_ln54_1"/></StgValue>
</operation>

<operation id="495" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:323 %b_7 = add i32 %or_ln54_1, i32 %c_7

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="496" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:324 %and_ln56 = and i32 %b_7, i32 %d_7

]]></Node>
<StgValue><ssdm name="and_ln56"/></StgValue>
</operation>

<operation id="497" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:325 %and_ln56_1 = and i32 %c_7, i32 %xor_ln53

]]></Node>
<StgValue><ssdm name="and_ln56_1"/></StgValue>
</operation>

<operation id="498" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:326 %or_ln56 = or i32 %and_ln56, i32 %and_ln56_1

]]></Node>
<StgValue><ssdm name="or_ln56"/></StgValue>
</operation>

<operation id="499" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:327 %add_ln56 = add i32 %a_7, i32 %or_ln32_5_1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="500" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:328 %add_ln56_1 = add i32 %or_ln56, i32 4129170786

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="501" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:329 %a_8 = add i32 %add_ln56_1, i32 %add_ln56

]]></Node>
<StgValue><ssdm name="a_8"/></StgValue>
</operation>

<operation id="502" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="27" op_0_bw="32">
<![CDATA[
entry:330 %trunc_ln56 = trunc i32 %a_8

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="503" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:331 %lshr_ln16 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %a_8, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln16"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="504" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
entry:332 %or_ln56_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln56, i5 %lshr_ln16

]]></Node>
<StgValue><ssdm name="or_ln56_1"/></StgValue>
</operation>

<operation id="505" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:333 %a_9 = add i32 %or_ln56_1, i32 %b_7

]]></Node>
<StgValue><ssdm name="a_9"/></StgValue>
</operation>

<operation id="506" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:334 %and_ln57 = and i32 %a_9, i32 %c_7

]]></Node>
<StgValue><ssdm name="and_ln57"/></StgValue>
</operation>

<operation id="507" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:335 %and_ln57_1 = and i32 %b_7, i32 %xor_ln54

]]></Node>
<StgValue><ssdm name="and_ln57_1"/></StgValue>
</operation>

<operation id="508" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:336 %or_ln57 = or i32 %and_ln57, i32 %and_ln57_1

]]></Node>
<StgValue><ssdm name="or_ln57"/></StgValue>
</operation>

<operation id="509" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:338 %add_ln57_1 = add i32 %or_ln57, i32 3225465664

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="510" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:337 %add_ln57 = add i32 %d_7, i32 %or_ln32_5_6

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="511" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:339 %d_8 = add i32 %add_ln57_1, i32 %add_ln57

]]></Node>
<StgValue><ssdm name="d_8"/></StgValue>
</operation>

<operation id="512" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="23" op_0_bw="32">
<![CDATA[
entry:340 %trunc_ln57 = trunc i32 %d_8

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="513" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:341 %lshr_ln17 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %d_8, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln17"/></StgValue>
</operation>

<operation id="514" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
entry:342 %or_ln57_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %trunc_ln57, i9 %lshr_ln17

]]></Node>
<StgValue><ssdm name="or_ln57_1"/></StgValue>
</operation>

<operation id="515" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:343 %d_9 = add i32 %or_ln57_1, i32 %a_9

]]></Node>
<StgValue><ssdm name="d_9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="516" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:344 %and_ln58 = and i32 %d_9, i32 %b_7

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="517" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:345 %xor_ln58 = xor i32 %b_7, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="518" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:346 %and_ln58_1 = and i32 %a_9, i32 %xor_ln58

]]></Node>
<StgValue><ssdm name="and_ln58_1"/></StgValue>
</operation>

<operation id="519" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:347 %or_ln58 = or i32 %and_ln58, i32 %and_ln58_1

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="520" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:348 %add_ln58 = add i32 %c_7, i32 %or_ln32_5_10

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="521" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:349 %add_ln58_1 = add i32 %or_ln58, i32 643717713

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="522" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:350 %c_8 = add i32 %add_ln58_1, i32 %add_ln58

]]></Node>
<StgValue><ssdm name="c_8"/></StgValue>
</operation>

<operation id="523" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="18" op_0_bw="32">
<![CDATA[
entry:351 %trunc_ln58 = trunc i32 %c_8

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="524" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:352 %lshr_ln18 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %c_8, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln18"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="525" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:353 %or_ln58_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln58, i14 %lshr_ln18

]]></Node>
<StgValue><ssdm name="or_ln58_1"/></StgValue>
</operation>

<operation id="526" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:354 %c_9 = add i32 %or_ln58_1, i32 %d_9

]]></Node>
<StgValue><ssdm name="c_9"/></StgValue>
</operation>

<operation id="527" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:355 %and_ln59 = and i32 %c_9, i32 %a_9

]]></Node>
<StgValue><ssdm name="and_ln59"/></StgValue>
</operation>

<operation id="528" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:356 %xor_ln59 = xor i32 %a_9, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln59"/></StgValue>
</operation>

<operation id="529" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:357 %and_ln59_1 = and i32 %d_9, i32 %xor_ln59

]]></Node>
<StgValue><ssdm name="and_ln59_1"/></StgValue>
</operation>

<operation id="530" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:358 %or_ln59 = or i32 %and_ln59, i32 %and_ln59_1

]]></Node>
<StgValue><ssdm name="or_ln59"/></StgValue>
</operation>

<operation id="531" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:360 %add_ln59_1 = add i32 %or_ln59, i32 3921069994

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="532" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:359 %add_ln59 = add i32 %b_7, i32 %or_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="533" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:361 %b_8 = add i32 %add_ln59_1, i32 %add_ln59

]]></Node>
<StgValue><ssdm name="b_8"/></StgValue>
</operation>

<operation id="534" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="32">
<![CDATA[
entry:362 %trunc_ln59 = trunc i32 %b_8

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="535" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:363 %lshr_ln19 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %b_8, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln19"/></StgValue>
</operation>

<operation id="536" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="12" op_2_bw="20">
<![CDATA[
entry:364 %or_ln59_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i12.i20, i12 %trunc_ln59, i20 %lshr_ln19

]]></Node>
<StgValue><ssdm name="or_ln59_1"/></StgValue>
</operation>

<operation id="537" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:365 %b_9 = add i32 %or_ln59_1, i32 %c_9

]]></Node>
<StgValue><ssdm name="b_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="538" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:366 %and_ln60 = and i32 %b_9, i32 %d_9

]]></Node>
<StgValue><ssdm name="and_ln60"/></StgValue>
</operation>

<operation id="539" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:367 %xor_ln60 = xor i32 %d_9, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln60"/></StgValue>
</operation>

<operation id="540" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:368 %and_ln60_1 = and i32 %c_9, i32 %xor_ln60

]]></Node>
<StgValue><ssdm name="and_ln60_1"/></StgValue>
</operation>

<operation id="541" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:369 %or_ln60 = or i32 %and_ln60, i32 %and_ln60_1

]]></Node>
<StgValue><ssdm name="or_ln60"/></StgValue>
</operation>

<operation id="542" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:370 %add_ln60 = add i32 %a_9, i32 %or_ln32_5_5

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="543" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:371 %add_ln60_1 = add i32 %or_ln60, i32 3593408605

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="544" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:372 %a_10 = add i32 %add_ln60_1, i32 %add_ln60

]]></Node>
<StgValue><ssdm name="a_10"/></StgValue>
</operation>

<operation id="545" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="27" op_0_bw="32">
<![CDATA[
entry:373 %trunc_ln60 = trunc i32 %a_10

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="546" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:374 %lshr_ln20 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %a_10, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln20"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="547" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
entry:375 %or_ln60_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln60, i5 %lshr_ln20

]]></Node>
<StgValue><ssdm name="or_ln60_1"/></StgValue>
</operation>

<operation id="548" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:376 %a_11 = add i32 %or_ln60_1, i32 %b_9

]]></Node>
<StgValue><ssdm name="a_11"/></StgValue>
</operation>

<operation id="549" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:377 %and_ln61 = and i32 %a_11, i32 %c_9

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="550" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:378 %xor_ln61 = xor i32 %c_9, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln61"/></StgValue>
</operation>

<operation id="551" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:379 %and_ln61_1 = and i32 %b_9, i32 %xor_ln61

]]></Node>
<StgValue><ssdm name="and_ln61_1"/></StgValue>
</operation>

<operation id="552" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:380 %or_ln61 = or i32 %and_ln61, i32 %and_ln61_1

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="553" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:382 %add_ln61_1 = add i32 %or_ln61, i32 38016083

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="554" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:381 %add_ln61 = add i32 %d_9, i32 %or_ln32_5_s

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="555" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:383 %d_10 = add i32 %add_ln61_1, i32 %add_ln61

]]></Node>
<StgValue><ssdm name="d_10"/></StgValue>
</operation>

<operation id="556" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="23" op_0_bw="32">
<![CDATA[
entry:384 %trunc_ln61 = trunc i32 %d_10

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="557" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:385 %lshr_ln21 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %d_10, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln21"/></StgValue>
</operation>

<operation id="558" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
entry:386 %or_ln61_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %trunc_ln61, i9 %lshr_ln21

]]></Node>
<StgValue><ssdm name="or_ln61_1"/></StgValue>
</operation>

<operation id="559" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:387 %d_11 = add i32 %or_ln61_1, i32 %a_11

]]></Node>
<StgValue><ssdm name="d_11"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="560" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:388 %and_ln62 = and i32 %d_11, i32 %b_9

]]></Node>
<StgValue><ssdm name="and_ln62"/></StgValue>
</operation>

<operation id="561" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:389 %xor_ln62 = xor i32 %b_9, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln62"/></StgValue>
</operation>

<operation id="562" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:390 %and_ln62_1 = and i32 %a_11, i32 %xor_ln62

]]></Node>
<StgValue><ssdm name="and_ln62_1"/></StgValue>
</operation>

<operation id="563" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:391 %or_ln62 = or i32 %and_ln62, i32 %and_ln62_1

]]></Node>
<StgValue><ssdm name="or_ln62"/></StgValue>
</operation>

<operation id="564" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:392 %add_ln62 = add i32 %c_9, i32 %or_ln32_5_14

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="565" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:393 %add_ln62_1 = add i32 %or_ln62, i32 3634488961

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="566" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:394 %c_10 = add i32 %add_ln62_1, i32 %add_ln62

]]></Node>
<StgValue><ssdm name="c_10"/></StgValue>
</operation>

<operation id="567" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="18" op_0_bw="32">
<![CDATA[
entry:395 %trunc_ln62 = trunc i32 %c_10

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="568" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:396 %lshr_ln22 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %c_10, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln22"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="569" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:397 %or_ln62_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln62, i14 %lshr_ln22

]]></Node>
<StgValue><ssdm name="or_ln62_1"/></StgValue>
</operation>

<operation id="570" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:398 %c_11 = add i32 %or_ln62_1, i32 %d_11

]]></Node>
<StgValue><ssdm name="c_11"/></StgValue>
</operation>

<operation id="571" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:399 %and_ln63 = and i32 %c_11, i32 %a_11

]]></Node>
<StgValue><ssdm name="and_ln63"/></StgValue>
</operation>

<operation id="572" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:400 %xor_ln63 = xor i32 %a_11, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln63"/></StgValue>
</operation>

<operation id="573" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:401 %and_ln63_1 = and i32 %d_11, i32 %xor_ln63

]]></Node>
<StgValue><ssdm name="and_ln63_1"/></StgValue>
</operation>

<operation id="574" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:402 %or_ln63 = or i32 %and_ln63, i32 %and_ln63_1

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="575" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:404 %add_ln63_1 = add i32 %or_ln63, i32 3889429448

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="576" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:403 %add_ln63 = add i32 %b_9, i32 %or_ln32_5_4

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="577" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:405 %b_10 = add i32 %add_ln63_1, i32 %add_ln63

]]></Node>
<StgValue><ssdm name="b_10"/></StgValue>
</operation>

<operation id="578" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="32">
<![CDATA[
entry:406 %trunc_ln63 = trunc i32 %b_10

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="579" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:407 %lshr_ln23 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %b_10, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln23"/></StgValue>
</operation>

<operation id="580" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="12" op_2_bw="20">
<![CDATA[
entry:408 %or_ln63_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i12.i20, i12 %trunc_ln63, i20 %lshr_ln23

]]></Node>
<StgValue><ssdm name="or_ln63_1"/></StgValue>
</operation>

<operation id="581" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:409 %b_11 = add i32 %or_ln63_1, i32 %c_11

]]></Node>
<StgValue><ssdm name="b_11"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="582" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:410 %and_ln64 = and i32 %b_11, i32 %d_11

]]></Node>
<StgValue><ssdm name="and_ln64"/></StgValue>
</operation>

<operation id="583" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:411 %xor_ln64 = xor i32 %d_11, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln64"/></StgValue>
</operation>

<operation id="584" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:412 %and_ln64_1 = and i32 %c_11, i32 %xor_ln64

]]></Node>
<StgValue><ssdm name="and_ln64_1"/></StgValue>
</operation>

<operation id="585" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:413 %or_ln64 = or i32 %and_ln64, i32 %and_ln64_1

]]></Node>
<StgValue><ssdm name="or_ln64"/></StgValue>
</operation>

<operation id="586" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:414 %add_ln64 = add i32 %a_11, i32 %or_ln32_5_9

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="587" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:415 %add_ln64_1 = add i32 %or_ln64, i32 568446438

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="588" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:416 %a_12 = add i32 %add_ln64_1, i32 %add_ln64

]]></Node>
<StgValue><ssdm name="a_12"/></StgValue>
</operation>

<operation id="589" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="27" op_0_bw="32">
<![CDATA[
entry:417 %trunc_ln64 = trunc i32 %a_12

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="590" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:418 %lshr_ln24 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %a_12, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln24"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="591" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
entry:419 %or_ln64_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln64, i5 %lshr_ln24

]]></Node>
<StgValue><ssdm name="or_ln64_1"/></StgValue>
</operation>

<operation id="592" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:420 %a_13 = add i32 %or_ln64_1, i32 %b_11

]]></Node>
<StgValue><ssdm name="a_13"/></StgValue>
</operation>

<operation id="593" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:421 %and_ln65 = and i32 %a_13, i32 %c_11

]]></Node>
<StgValue><ssdm name="and_ln65"/></StgValue>
</operation>

<operation id="594" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:422 %xor_ln65 = xor i32 %c_11, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65"/></StgValue>
</operation>

<operation id="595" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:423 %and_ln65_1 = and i32 %b_11, i32 %xor_ln65

]]></Node>
<StgValue><ssdm name="and_ln65_1"/></StgValue>
</operation>

<operation id="596" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:424 %or_ln65 = or i32 %and_ln65, i32 %and_ln65_1

]]></Node>
<StgValue><ssdm name="or_ln65"/></StgValue>
</operation>

<operation id="597" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:426 %add_ln65_1 = add i32 %or_ln65, i32 3275163606

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="598" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:425 %add_ln65 = add i32 %d_11, i32 %or_ln32_5_13

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="599" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:427 %d_12 = add i32 %add_ln65_1, i32 %add_ln65

]]></Node>
<StgValue><ssdm name="d_12"/></StgValue>
</operation>

<operation id="600" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="23" op_0_bw="32">
<![CDATA[
entry:428 %trunc_ln65 = trunc i32 %d_12

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="601" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:429 %lshr_ln25 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %d_12, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25"/></StgValue>
</operation>

<operation id="602" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
entry:430 %or_ln65_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %trunc_ln65, i9 %lshr_ln25

]]></Node>
<StgValue><ssdm name="or_ln65_1"/></StgValue>
</operation>

<operation id="603" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:431 %d_13 = add i32 %or_ln65_1, i32 %a_13

]]></Node>
<StgValue><ssdm name="d_13"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="604" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:432 %and_ln66 = and i32 %d_13, i32 %b_11

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="605" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:433 %xor_ln66 = xor i32 %b_11, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="606" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:434 %and_ln66_1 = and i32 %a_13, i32 %xor_ln66

]]></Node>
<StgValue><ssdm name="and_ln66_1"/></StgValue>
</operation>

<operation id="607" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:435 %or_ln66 = or i32 %and_ln66, i32 %and_ln66_1

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>

<operation id="608" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:436 %add_ln66 = add i32 %c_11, i32 %or_ln32_5_3

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="609" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:437 %add_ln66_1 = add i32 %or_ln66, i32 4107603335

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="610" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:438 %c_12 = add i32 %add_ln66_1, i32 %add_ln66

]]></Node>
<StgValue><ssdm name="c_12"/></StgValue>
</operation>

<operation id="611" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="32">
<![CDATA[
entry:439 %trunc_ln66 = trunc i32 %c_12

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="612" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:440 %lshr_ln26 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %c_12, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln26"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="613" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:441 %or_ln66_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln66, i14 %lshr_ln26

]]></Node>
<StgValue><ssdm name="or_ln66_1"/></StgValue>
</operation>

<operation id="614" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:442 %c_13 = add i32 %or_ln66_1, i32 %d_13

]]></Node>
<StgValue><ssdm name="c_13"/></StgValue>
</operation>

<operation id="615" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:443 %and_ln67 = and i32 %c_13, i32 %a_13

]]></Node>
<StgValue><ssdm name="and_ln67"/></StgValue>
</operation>

<operation id="616" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:444 %xor_ln67 = xor i32 %a_13, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln67"/></StgValue>
</operation>

<operation id="617" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:445 %and_ln67_1 = and i32 %d_13, i32 %xor_ln67

]]></Node>
<StgValue><ssdm name="and_ln67_1"/></StgValue>
</operation>

<operation id="618" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:446 %or_ln67 = or i32 %and_ln67, i32 %and_ln67_1

]]></Node>
<StgValue><ssdm name="or_ln67"/></StgValue>
</operation>

<operation id="619" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:448 %add_ln67_1 = add i32 %or_ln67, i32 1163531501

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="620" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:447 %add_ln67 = add i32 %b_11, i32 %or_ln32_5_8

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="621" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:449 %b_12 = add i32 %add_ln67_1, i32 %add_ln67

]]></Node>
<StgValue><ssdm name="b_12"/></StgValue>
</operation>

<operation id="622" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="32">
<![CDATA[
entry:450 %trunc_ln67 = trunc i32 %b_12

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="623" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:451 %lshr_ln27 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %b_12, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln27"/></StgValue>
</operation>

<operation id="624" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="12" op_2_bw="20">
<![CDATA[
entry:452 %or_ln67_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i12.i20, i12 %trunc_ln67, i20 %lshr_ln27

]]></Node>
<StgValue><ssdm name="or_ln67_1"/></StgValue>
</operation>

<operation id="625" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:453 %b_13 = add i32 %or_ln67_1, i32 %c_13

]]></Node>
<StgValue><ssdm name="b_13"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="626" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:454 %and_ln68 = and i32 %b_13, i32 %d_13

]]></Node>
<StgValue><ssdm name="and_ln68"/></StgValue>
</operation>

<operation id="627" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:455 %xor_ln68 = xor i32 %d_13, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln68"/></StgValue>
</operation>

<operation id="628" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:456 %and_ln68_1 = and i32 %c_13, i32 %xor_ln68

]]></Node>
<StgValue><ssdm name="and_ln68_1"/></StgValue>
</operation>

<operation id="629" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:457 %or_ln68 = or i32 %and_ln68, i32 %and_ln68_1

]]></Node>
<StgValue><ssdm name="or_ln68"/></StgValue>
</operation>

<operation id="630" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:458 %add_ln68 = add i32 %a_13, i32 2850285829

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="631" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:459 %add_ln68_1 = add i32 %or_ln32_5_12, i32 %or_ln68

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="632" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:460 %a_14 = add i32 %add_ln68_1, i32 %add_ln68

]]></Node>
<StgValue><ssdm name="a_14"/></StgValue>
</operation>

<operation id="633" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="27" op_0_bw="32">
<![CDATA[
entry:461 %trunc_ln68 = trunc i32 %a_14

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="634" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:462 %lshr_ln28 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %a_14, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln28"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="635" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
entry:463 %or_ln68_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln68, i5 %lshr_ln28

]]></Node>
<StgValue><ssdm name="or_ln68_1"/></StgValue>
</operation>

<operation id="636" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:464 %a_15 = add i32 %or_ln68_1, i32 %b_13

]]></Node>
<StgValue><ssdm name="a_15"/></StgValue>
</operation>

<operation id="637" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:465 %and_ln69 = and i32 %a_15, i32 %c_13

]]></Node>
<StgValue><ssdm name="and_ln69"/></StgValue>
</operation>

<operation id="638" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:466 %xor_ln69 = xor i32 %c_13, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln69"/></StgValue>
</operation>

<operation id="639" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:467 %and_ln69_1 = and i32 %b_13, i32 %xor_ln69

]]></Node>
<StgValue><ssdm name="and_ln69_1"/></StgValue>
</operation>

<operation id="640" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:468 %or_ln69 = or i32 %and_ln69, i32 %and_ln69_1

]]></Node>
<StgValue><ssdm name="or_ln69"/></StgValue>
</operation>

<operation id="641" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:470 %add_ln69_1 = add i32 %or_ln69, i32 4243563512

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="642" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:469 %add_ln69 = add i32 %d_13, i32 %or_ln32_5_2

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="643" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:471 %d_14 = add i32 %add_ln69_1, i32 %add_ln69

]]></Node>
<StgValue><ssdm name="d_14"/></StgValue>
</operation>

<operation id="644" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="23" op_0_bw="32">
<![CDATA[
entry:472 %trunc_ln69 = trunc i32 %d_14

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="645" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:473 %lshr_ln29 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %d_14, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln29"/></StgValue>
</operation>

<operation id="646" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
entry:474 %or_ln69_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %trunc_ln69, i9 %lshr_ln29

]]></Node>
<StgValue><ssdm name="or_ln69_1"/></StgValue>
</operation>

<operation id="647" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:475 %d_15 = add i32 %or_ln69_1, i32 %a_15

]]></Node>
<StgValue><ssdm name="d_15"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="648" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:476 %and_ln70 = and i32 %d_15, i32 %b_13

]]></Node>
<StgValue><ssdm name="and_ln70"/></StgValue>
</operation>

<operation id="649" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:477 %xor_ln70 = xor i32 %b_13, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln70"/></StgValue>
</operation>

<operation id="650" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:478 %and_ln70_1 = and i32 %a_15, i32 %xor_ln70

]]></Node>
<StgValue><ssdm name="and_ln70_1"/></StgValue>
</operation>

<operation id="651" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:479 %or_ln70 = or i32 %and_ln70, i32 %and_ln70_1

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="652" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:480 %add_ln70 = add i32 %c_13, i32 %or_ln32_5_7

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="653" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:481 %add_ln70_1 = add i32 %or_ln70, i32 1735328473

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="654" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:482 %c_14 = add i32 %add_ln70_1, i32 %add_ln70

]]></Node>
<StgValue><ssdm name="c_14"/></StgValue>
</operation>

<operation id="655" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="18" op_0_bw="32">
<![CDATA[
entry:483 %trunc_ln70 = trunc i32 %c_14

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="656" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:484 %lshr_ln30 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %c_14, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln30"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="657" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:485 %or_ln70_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln70, i14 %lshr_ln30

]]></Node>
<StgValue><ssdm name="or_ln70_1"/></StgValue>
</operation>

<operation id="658" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:486 %c_15 = add i32 %or_ln70_1, i32 %d_15

]]></Node>
<StgValue><ssdm name="c_15"/></StgValue>
</operation>

<operation id="659" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:487 %and_ln71 = and i32 %c_15, i32 %a_15

]]></Node>
<StgValue><ssdm name="and_ln71"/></StgValue>
</operation>

<operation id="660" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:488 %xor_ln71 = xor i32 %a_15, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln71"/></StgValue>
</operation>

<operation id="661" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:489 %and_ln71_1 = and i32 %d_15, i32 %xor_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_1"/></StgValue>
</operation>

<operation id="662" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:490 %or_ln71 = or i32 %and_ln71, i32 %and_ln71_1

]]></Node>
<StgValue><ssdm name="or_ln71"/></StgValue>
</operation>

<operation id="663" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:492 %add_ln71_1 = add i32 %or_ln32_5_11, i32 %or_ln71

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="664" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:491 %add_ln71 = add i32 %b_13, i32 2368359562

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="665" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:493 %b_14 = add i32 %add_ln71_1, i32 %add_ln71

]]></Node>
<StgValue><ssdm name="b_14"/></StgValue>
</operation>

<operation id="666" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="32">
<![CDATA[
entry:494 %trunc_ln71 = trunc i32 %b_14

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="667" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:495 %lshr_ln31 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %b_14, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln31"/></StgValue>
</operation>

<operation id="668" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="12" op_2_bw="20">
<![CDATA[
entry:496 %or_ln71_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i12.i20, i12 %trunc_ln71, i20 %lshr_ln31

]]></Node>
<StgValue><ssdm name="or_ln71_1"/></StgValue>
</operation>

<operation id="669" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:497 %b_15 = add i32 %or_ln71_1, i32 %c_15

]]></Node>
<StgValue><ssdm name="b_15"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="670" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:498 %xor_ln73 = xor i32 %d_15, i32 %b_15

]]></Node>
<StgValue><ssdm name="xor_ln73"/></StgValue>
</operation>

<operation id="671" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:499 %xor_ln73_1 = xor i32 %xor_ln73, i32 %c_15

]]></Node>
<StgValue><ssdm name="xor_ln73_1"/></StgValue>
</operation>

<operation id="672" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:500 %add_ln73 = add i32 %a_15, i32 %or_ln32_5_5

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="673" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:501 %add_ln73_1 = add i32 %xor_ln73_1, i32 4294588738

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="674" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:502 %a_16 = add i32 %add_ln73_1, i32 %add_ln73

]]></Node>
<StgValue><ssdm name="a_16"/></StgValue>
</operation>

<operation id="675" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="28" op_0_bw="32">
<![CDATA[
entry:503 %trunc_ln73 = trunc i32 %a_16

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="676" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:504 %lshr_ln32 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %a_16, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln32"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="677" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:505 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln73, i4 %lshr_ln32

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="678" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:506 %a_17 = add i32 %or_ln, i32 %b_15

]]></Node>
<StgValue><ssdm name="a_17"/></StgValue>
</operation>

<operation id="679" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:507 %xor_ln74 = xor i32 %c_15, i32 %a_17

]]></Node>
<StgValue><ssdm name="xor_ln74"/></StgValue>
</operation>

<operation id="680" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:508 %xor_ln74_1 = xor i32 %xor_ln74, i32 %b_15

]]></Node>
<StgValue><ssdm name="xor_ln74_1"/></StgValue>
</operation>

<operation id="681" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:510 %add_ln74_1 = add i32 %or_ln32_5_8, i32 %xor_ln74_1

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="682" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:509 %add_ln74 = add i32 %d_15, i32 2272392833

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="683" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:511 %d_16 = add i32 %add_ln74_1, i32 %add_ln74

]]></Node>
<StgValue><ssdm name="d_16"/></StgValue>
</operation>

<operation id="684" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="21" op_0_bw="32">
<![CDATA[
entry:512 %trunc_ln74 = trunc i32 %d_16

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="685" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:513 %lshr_ln33 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %d_16, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln33"/></StgValue>
</operation>

<operation id="686" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
entry:514 %or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %trunc_ln74, i11 %lshr_ln33

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="687" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:515 %d_17 = add i32 %or_ln1, i32 %a_17

]]></Node>
<StgValue><ssdm name="d_17"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="688" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:516 %xor_ln75 = xor i32 %b_15, i32 %d_17

]]></Node>
<StgValue><ssdm name="xor_ln75"/></StgValue>
</operation>

<operation id="689" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:517 %xor_ln75_1 = xor i32 %xor_ln75, i32 %a_17

]]></Node>
<StgValue><ssdm name="xor_ln75_1"/></StgValue>
</operation>

<operation id="690" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:518 %add_ln75 = add i32 %c_15, i32 %or_ln32_5_10

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="691" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:519 %add_ln75_1 = add i32 %xor_ln75_1, i32 1839030562

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="692" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:520 %c_16 = add i32 %add_ln75_1, i32 %add_ln75

]]></Node>
<StgValue><ssdm name="c_16"/></StgValue>
</operation>

<operation id="693" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="32">
<![CDATA[
entry:521 %trunc_ln75 = trunc i32 %c_16

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="694" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:522 %lshr_ln34 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %c_16, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln34"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="695" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:523 %or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln75, i16 %lshr_ln34

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="696" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:524 %c_17 = add i32 %or_ln2, i32 %d_17

]]></Node>
<StgValue><ssdm name="c_17"/></StgValue>
</operation>

<operation id="697" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:525 %xor_ln76 = xor i32 %a_17, i32 %c_17

]]></Node>
<StgValue><ssdm name="xor_ln76"/></StgValue>
</operation>

<operation id="698" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:526 %xor_ln76_1 = xor i32 %xor_ln76, i32 %d_17

]]></Node>
<StgValue><ssdm name="xor_ln76_1"/></StgValue>
</operation>

<operation id="699" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:528 %add_ln76_1 = add i32 %xor_ln76_1, i32 4259657740

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="700" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:527 %add_ln76 = add i32 %b_15, i32 %or_ln32_5_13

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="701" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:529 %b_16 = add i32 %add_ln76_1, i32 %add_ln76

]]></Node>
<StgValue><ssdm name="b_16"/></StgValue>
</operation>

<operation id="702" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="9" op_0_bw="32">
<![CDATA[
entry:530 %trunc_ln76 = trunc i32 %b_16

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="703" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:531 %lshr_ln35 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %b_16, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35"/></StgValue>
</operation>

<operation id="704" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
entry:532 %or_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i23, i9 %trunc_ln76, i23 %lshr_ln35

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="705" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:533 %b_17 = add i32 %or_ln3, i32 %c_17

]]></Node>
<StgValue><ssdm name="b_17"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="706" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:534 %xor_ln77 = xor i32 %d_17, i32 %b_17

]]></Node>
<StgValue><ssdm name="xor_ln77"/></StgValue>
</operation>

<operation id="707" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:535 %xor_ln77_1 = xor i32 %xor_ln77, i32 %c_17

]]></Node>
<StgValue><ssdm name="xor_ln77_1"/></StgValue>
</operation>

<operation id="708" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:536 %add_ln77 = add i32 %a_17, i32 2763975236

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="709" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:537 %add_ln77_1 = add i32 %or_ln32_5_1, i32 %xor_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="710" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:538 %a_18 = add i32 %add_ln77_1, i32 %add_ln77

]]></Node>
<StgValue><ssdm name="a_18"/></StgValue>
</operation>

<operation id="711" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="28" op_0_bw="32">
<![CDATA[
entry:539 %trunc_ln77 = trunc i32 %a_18

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="712" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:540 %lshr_ln36 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %a_18, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln36"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="713" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:541 %or_ln4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln77, i4 %lshr_ln36

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="714" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:542 %a_19 = add i32 %or_ln4, i32 %b_17

]]></Node>
<StgValue><ssdm name="a_19"/></StgValue>
</operation>

<operation id="715" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:543 %xor_ln78 = xor i32 %c_17, i32 %a_19

]]></Node>
<StgValue><ssdm name="xor_ln78"/></StgValue>
</operation>

<operation id="716" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:544 %xor_ln78_1 = xor i32 %xor_ln78, i32 %b_17

]]></Node>
<StgValue><ssdm name="xor_ln78_1"/></StgValue>
</operation>

<operation id="717" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:546 %add_ln78_1 = add i32 %xor_ln78_1, i32 1272893353

]]></Node>
<StgValue><ssdm name="add_ln78_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="718" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:545 %add_ln78 = add i32 %d_17, i32 %or_ln32_5_4

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="719" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:547 %d_18 = add i32 %add_ln78_1, i32 %add_ln78

]]></Node>
<StgValue><ssdm name="d_18"/></StgValue>
</operation>

<operation id="720" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="21" op_0_bw="32">
<![CDATA[
entry:548 %trunc_ln78 = trunc i32 %d_18

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="721" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:549 %lshr_ln37 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %d_18, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37"/></StgValue>
</operation>

<operation id="722" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
entry:550 %or_ln5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %trunc_ln78, i11 %lshr_ln37

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="723" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:551 %d_19 = add i32 %or_ln5, i32 %a_19

]]></Node>
<StgValue><ssdm name="d_19"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="724" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:552 %xor_ln79 = xor i32 %b_17, i32 %d_19

]]></Node>
<StgValue><ssdm name="xor_ln79"/></StgValue>
</operation>

<operation id="725" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:553 %xor_ln79_1 = xor i32 %xor_ln79, i32 %a_19

]]></Node>
<StgValue><ssdm name="xor_ln79_1"/></StgValue>
</operation>

<operation id="726" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:554 %add_ln79 = add i32 %c_17, i32 %or_ln32_5_7

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="727" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:555 %add_ln79_1 = add i32 %xor_ln79_1, i32 4139469664

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="728" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:556 %c_18 = add i32 %add_ln79_1, i32 %add_ln79

]]></Node>
<StgValue><ssdm name="c_18"/></StgValue>
</operation>

<operation id="729" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="32">
<![CDATA[
entry:557 %trunc_ln79 = trunc i32 %c_18

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="730" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:558 %lshr_ln38 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %c_18, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln38"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="731" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:559 %or_ln6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln79, i16 %lshr_ln38

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="732" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:560 %c_19 = add i32 %or_ln6, i32 %d_19

]]></Node>
<StgValue><ssdm name="c_19"/></StgValue>
</operation>

<operation id="733" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:561 %xor_ln80 = xor i32 %a_19, i32 %c_19

]]></Node>
<StgValue><ssdm name="xor_ln80"/></StgValue>
</operation>

<operation id="734" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:562 %xor_ln80_1 = xor i32 %xor_ln80, i32 %d_19

]]></Node>
<StgValue><ssdm name="xor_ln80_1"/></StgValue>
</operation>

<operation id="735" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:564 %add_ln80_1 = add i32 %or_ln32_5_s, i32 %xor_ln80_1

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="736" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:563 %add_ln80 = add i32 %b_17, i32 3200236656

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="737" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:565 %b_18 = add i32 %add_ln80_1, i32 %add_ln80

]]></Node>
<StgValue><ssdm name="b_18"/></StgValue>
</operation>

<operation id="738" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="9" op_0_bw="32">
<![CDATA[
entry:566 %trunc_ln80 = trunc i32 %b_18

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="739" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:567 %lshr_ln39 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %b_18, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln39"/></StgValue>
</operation>

<operation id="740" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
entry:568 %or_ln7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i23, i9 %trunc_ln80, i23 %lshr_ln39

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="741" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:569 %b_19 = add i32 %or_ln7, i32 %c_19

]]></Node>
<StgValue><ssdm name="b_19"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="742" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:570 %xor_ln81 = xor i32 %d_19, i32 %b_19

]]></Node>
<StgValue><ssdm name="xor_ln81"/></StgValue>
</operation>

<operation id="743" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:571 %xor_ln81_1 = xor i32 %xor_ln81, i32 %c_19

]]></Node>
<StgValue><ssdm name="xor_ln81_1"/></StgValue>
</operation>

<operation id="744" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:572 %add_ln81 = add i32 %a_19, i32 %or_ln32_5_12

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="745" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:573 %add_ln81_1 = add i32 %xor_ln81_1, i32 681279174

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="746" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:574 %a_20 = add i32 %add_ln81_1, i32 %add_ln81

]]></Node>
<StgValue><ssdm name="a_20"/></StgValue>
</operation>

<operation id="747" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="28" op_0_bw="32">
<![CDATA[
entry:575 %trunc_ln81 = trunc i32 %a_20

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="748" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:576 %lshr_ln40 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %a_20, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln40"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="749" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:577 %or_ln8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln81, i4 %lshr_ln40

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="750" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:578 %a_21 = add i32 %or_ln8, i32 %b_19

]]></Node>
<StgValue><ssdm name="a_21"/></StgValue>
</operation>

<operation id="751" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:579 %xor_ln82 = xor i32 %c_19, i32 %a_21

]]></Node>
<StgValue><ssdm name="xor_ln82"/></StgValue>
</operation>

<operation id="752" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:580 %xor_ln82_1 = xor i32 %xor_ln82, i32 %b_19

]]></Node>
<StgValue><ssdm name="xor_ln82_1"/></StgValue>
</operation>

<operation id="753" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:582 %add_ln82_1 = add i32 %xor_ln82_1, i32 3936430074

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="754" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:581 %add_ln82 = add i32 %d_19, i32 %or_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="755" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:583 %d_20 = add i32 %add_ln82_1, i32 %add_ln82

]]></Node>
<StgValue><ssdm name="d_20"/></StgValue>
</operation>

<operation id="756" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="21" op_0_bw="32">
<![CDATA[
entry:584 %trunc_ln82 = trunc i32 %d_20

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="757" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:585 %lshr_ln41 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %d_20, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln41"/></StgValue>
</operation>

<operation id="758" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
entry:586 %or_ln9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %trunc_ln82, i11 %lshr_ln41

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="759" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:587 %d_21 = add i32 %or_ln9, i32 %a_21

]]></Node>
<StgValue><ssdm name="d_21"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="760" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:588 %xor_ln83 = xor i32 %b_19, i32 %d_21

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="761" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:589 %xor_ln83_1 = xor i32 %xor_ln83, i32 %a_21

]]></Node>
<StgValue><ssdm name="xor_ln83_1"/></StgValue>
</operation>

<operation id="762" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:590 %add_ln83 = add i32 %c_19, i32 %or_ln32_5_3

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="763" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:591 %add_ln83_1 = add i32 %xor_ln83_1, i32 3572445317

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="764" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:592 %c_20 = add i32 %add_ln83_1, i32 %add_ln83

]]></Node>
<StgValue><ssdm name="c_20"/></StgValue>
</operation>

<operation id="765" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="32">
<![CDATA[
entry:593 %trunc_ln83 = trunc i32 %c_20

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="766" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:594 %lshr_ln42 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %c_20, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln42"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="767" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:595 %or_ln10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln83, i16 %lshr_ln42

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="768" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:596 %c_21 = add i32 %or_ln10, i32 %d_21

]]></Node>
<StgValue><ssdm name="c_21"/></StgValue>
</operation>

<operation id="769" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:597 %xor_ln84 = xor i32 %a_21, i32 %c_21

]]></Node>
<StgValue><ssdm name="xor_ln84"/></StgValue>
</operation>

<operation id="770" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:598 %xor_ln84_1 = xor i32 %xor_ln84, i32 %d_21

]]></Node>
<StgValue><ssdm name="xor_ln84_1"/></StgValue>
</operation>

<operation id="771" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:600 %add_ln84_1 = add i32 %xor_ln84_1, i32 76029189

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="772" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:599 %add_ln84 = add i32 %b_19, i32 %or_ln32_5_6

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="773" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:601 %b_20 = add i32 %add_ln84_1, i32 %add_ln84

]]></Node>
<StgValue><ssdm name="b_20"/></StgValue>
</operation>

<operation id="774" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="9" op_0_bw="32">
<![CDATA[
entry:602 %trunc_ln84 = trunc i32 %b_20

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="775" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:603 %lshr_ln43 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %b_20, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln43"/></StgValue>
</operation>

<operation id="776" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
entry:604 %or_ln11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i23, i9 %trunc_ln84, i23 %lshr_ln43

]]></Node>
<StgValue><ssdm name="or_ln11"/></StgValue>
</operation>

<operation id="777" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:605 %b_21 = add i32 %or_ln11, i32 %c_21

]]></Node>
<StgValue><ssdm name="b_21"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="778" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:606 %xor_ln85 = xor i32 %d_21, i32 %b_21

]]></Node>
<StgValue><ssdm name="xor_ln85"/></StgValue>
</operation>

<operation id="779" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:607 %xor_ln85_1 = xor i32 %xor_ln85, i32 %c_21

]]></Node>
<StgValue><ssdm name="xor_ln85_1"/></StgValue>
</operation>

<operation id="780" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:608 %add_ln85 = add i32 %a_21, i32 %or_ln32_5_9

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="781" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:609 %add_ln85_1 = add i32 %xor_ln85_1, i32 3654602809

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="782" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:610 %a_22 = add i32 %add_ln85_1, i32 %add_ln85

]]></Node>
<StgValue><ssdm name="a_22"/></StgValue>
</operation>

<operation id="783" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="28" op_0_bw="32">
<![CDATA[
entry:611 %trunc_ln85 = trunc i32 %a_22

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="784" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:612 %lshr_ln44 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %a_22, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln44"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="785" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:613 %or_ln12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln85, i4 %lshr_ln44

]]></Node>
<StgValue><ssdm name="or_ln12"/></StgValue>
</operation>

<operation id="786" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:614 %a_23 = add i32 %or_ln12, i32 %b_21

]]></Node>
<StgValue><ssdm name="a_23"/></StgValue>
</operation>

<operation id="787" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:615 %xor_ln86 = xor i32 %c_21, i32 %a_23

]]></Node>
<StgValue><ssdm name="xor_ln86"/></StgValue>
</operation>

<operation id="788" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:616 %xor_ln86_1 = xor i32 %xor_ln86, i32 %b_21

]]></Node>
<StgValue><ssdm name="xor_ln86_1"/></StgValue>
</operation>

<operation id="789" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:618 %add_ln86_1 = add i32 %xor_ln86_1, i32 3873151461

]]></Node>
<StgValue><ssdm name="add_ln86_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="790" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:617 %add_ln86 = add i32 %d_21, i32 %or_ln32_5_11

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="791" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:619 %d_22 = add i32 %add_ln86_1, i32 %add_ln86

]]></Node>
<StgValue><ssdm name="d_22"/></StgValue>
</operation>

<operation id="792" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="21" op_0_bw="32">
<![CDATA[
entry:620 %trunc_ln86 = trunc i32 %d_22

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="793" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:621 %lshr_ln45 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %d_22, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln45"/></StgValue>
</operation>

<operation id="794" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
entry:622 %or_ln13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %trunc_ln86, i11 %lshr_ln45

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="795" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:623 %d_23 = add i32 %or_ln13, i32 %a_23

]]></Node>
<StgValue><ssdm name="d_23"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="796" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:624 %xor_ln87 = xor i32 %b_21, i32 %d_23

]]></Node>
<StgValue><ssdm name="xor_ln87"/></StgValue>
</operation>

<operation id="797" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:625 %xor_ln87_1 = xor i32 %xor_ln87, i32 %a_23

]]></Node>
<StgValue><ssdm name="xor_ln87_1"/></StgValue>
</operation>

<operation id="798" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:626 %add_ln87 = add i32 %c_21, i32 %or_ln32_5_14

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="799" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:627 %add_ln87_1 = add i32 %xor_ln87_1, i32 530742520

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="800" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:628 %c_22 = add i32 %add_ln87_1, i32 %add_ln87

]]></Node>
<StgValue><ssdm name="c_22"/></StgValue>
</operation>

<operation id="801" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="32">
<![CDATA[
entry:629 %trunc_ln87 = trunc i32 %c_22

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="802" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:630 %lshr_ln46 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %c_22, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln46"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="803" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:631 %or_ln14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln87, i16 %lshr_ln46

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="804" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:632 %c_23 = add i32 %or_ln14, i32 %d_23

]]></Node>
<StgValue><ssdm name="c_23"/></StgValue>
</operation>

<operation id="805" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:633 %xor_ln88 = xor i32 %a_23, i32 %c_23

]]></Node>
<StgValue><ssdm name="xor_ln88"/></StgValue>
</operation>

<operation id="806" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:634 %xor_ln88_1 = xor i32 %xor_ln88, i32 %d_23

]]></Node>
<StgValue><ssdm name="xor_ln88_1"/></StgValue>
</operation>

<operation id="807" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:636 %add_ln88_1 = add i32 %xor_ln88_1, i32 3299628645

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="808" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:635 %add_ln88 = add i32 %b_21, i32 %or_ln32_5_2

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="809" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:637 %b_22 = add i32 %add_ln88_1, i32 %add_ln88

]]></Node>
<StgValue><ssdm name="b_22"/></StgValue>
</operation>

<operation id="810" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="9" op_0_bw="32">
<![CDATA[
entry:638 %trunc_ln88 = trunc i32 %b_22

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="811" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:639 %lshr_ln47 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %b_22, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln47"/></StgValue>
</operation>

<operation id="812" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
entry:640 %or_ln15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i23, i9 %trunc_ln88, i23 %lshr_ln47

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="813" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:641 %b_23 = add i32 %or_ln15, i32 %c_23

]]></Node>
<StgValue><ssdm name="b_23"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="814" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:642 %xor_ln90 = xor i32 %d_23, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln90"/></StgValue>
</operation>

<operation id="815" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:643 %or_ln90 = or i32 %b_23, i32 %xor_ln90

]]></Node>
<StgValue><ssdm name="or_ln90"/></StgValue>
</operation>

<operation id="816" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:644 %xor_ln90_1 = xor i32 %or_ln90, i32 %c_23

]]></Node>
<StgValue><ssdm name="xor_ln90_1"/></StgValue>
</operation>

<operation id="817" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:645 %add_ln90 = add i32 %a_23, i32 %or_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="818" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:646 %add_ln90_1 = add i32 %xor_ln90_1, i32 4096336452

]]></Node>
<StgValue><ssdm name="add_ln90_1"/></StgValue>
</operation>

<operation id="819" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:647 %a_24 = add i32 %add_ln90_1, i32 %add_ln90

]]></Node>
<StgValue><ssdm name="a_24"/></StgValue>
</operation>

<operation id="820" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="26" op_0_bw="32">
<![CDATA[
entry:648 %trunc_ln90 = trunc i32 %a_24

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="821" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:649 %lshr_ln48 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %a_24, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln48"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="822" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
entry:650 %or_ln90_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %trunc_ln90, i6 %lshr_ln48

]]></Node>
<StgValue><ssdm name="or_ln90_1"/></StgValue>
</operation>

<operation id="823" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:651 %a_25 = add i32 %or_ln90_1, i32 %b_23

]]></Node>
<StgValue><ssdm name="a_25"/></StgValue>
</operation>

<operation id="824" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:652 %xor_ln91 = xor i32 %c_23, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln91"/></StgValue>
</operation>

<operation id="825" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:653 %or_ln91 = or i32 %a_25, i32 %xor_ln91

]]></Node>
<StgValue><ssdm name="or_ln91"/></StgValue>
</operation>

<operation id="826" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:654 %xor_ln91_1 = xor i32 %or_ln91, i32 %b_23

]]></Node>
<StgValue><ssdm name="xor_ln91_1"/></StgValue>
</operation>

<operation id="827" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:656 %add_ln91_1 = add i32 %xor_ln91_1, i32 1126891415

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="828" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:655 %add_ln91 = add i32 %d_23, i32 %or_ln32_5_7

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="829" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:657 %d_24 = add i32 %add_ln91_1, i32 %add_ln91

]]></Node>
<StgValue><ssdm name="d_24"/></StgValue>
</operation>

<operation id="830" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="22" op_0_bw="32">
<![CDATA[
entry:658 %trunc_ln91 = trunc i32 %d_24

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="831" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:659 %lshr_ln49 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %d_24, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49"/></StgValue>
</operation>

<operation id="832" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:660 %or_ln91_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln91, i10 %lshr_ln49

]]></Node>
<StgValue><ssdm name="or_ln91_1"/></StgValue>
</operation>

<operation id="833" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:661 %d_25 = add i32 %or_ln91_1, i32 %a_25

]]></Node>
<StgValue><ssdm name="d_25"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="834" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:662 %xor_ln92 = xor i32 %b_23, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="835" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:663 %or_ln92 = or i32 %d_25, i32 %xor_ln92

]]></Node>
<StgValue><ssdm name="or_ln92"/></StgValue>
</operation>

<operation id="836" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:664 %xor_ln92_1 = xor i32 %or_ln92, i32 %a_25

]]></Node>
<StgValue><ssdm name="xor_ln92_1"/></StgValue>
</operation>

<operation id="837" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:665 %add_ln92 = add i32 %c_23, i32 2878612391

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="838" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:666 %add_ln92_1 = add i32 %or_ln32_5_13, i32 %xor_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="839" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:667 %c_24 = add i32 %add_ln92_1, i32 %add_ln92

]]></Node>
<StgValue><ssdm name="c_24"/></StgValue>
</operation>

<operation id="840" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="17" op_0_bw="32">
<![CDATA[
entry:668 %trunc_ln92 = trunc i32 %c_24

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>

<operation id="841" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:669 %lshr_ln50 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %c_24, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="842" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:670 %or_ln92_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln92, i15 %lshr_ln50

]]></Node>
<StgValue><ssdm name="or_ln92_1"/></StgValue>
</operation>

<operation id="843" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:671 %c_25 = add i32 %or_ln92_1, i32 %d_25

]]></Node>
<StgValue><ssdm name="c_25"/></StgValue>
</operation>

<operation id="844" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:672 %xor_ln93 = xor i32 %a_25, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln93"/></StgValue>
</operation>

<operation id="845" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:673 %or_ln93 = or i32 %c_25, i32 %xor_ln93

]]></Node>
<StgValue><ssdm name="or_ln93"/></StgValue>
</operation>

<operation id="846" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:674 %xor_ln93_1 = xor i32 %or_ln93, i32 %d_25

]]></Node>
<StgValue><ssdm name="xor_ln93_1"/></StgValue>
</operation>

<operation id="847" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:676 %add_ln93_1 = add i32 %xor_ln93_1, i32 4237533241

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="848" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:675 %add_ln93 = add i32 %b_23, i32 %or_ln32_5_5

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="849" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:677 %b_24 = add i32 %add_ln93_1, i32 %add_ln93

]]></Node>
<StgValue><ssdm name="b_24"/></StgValue>
</operation>

<operation id="850" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="11" op_0_bw="32">
<![CDATA[
entry:678 %trunc_ln93 = trunc i32 %b_24

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="851" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:679 %lshr_ln51 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %b_24, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51"/></StgValue>
</operation>

<operation id="852" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:680 %or_ln93_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln93, i21 %lshr_ln51

]]></Node>
<StgValue><ssdm name="or_ln93_1"/></StgValue>
</operation>

<operation id="853" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:681 %b_25 = add i32 %or_ln93_1, i32 %c_25

]]></Node>
<StgValue><ssdm name="b_25"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="854" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:682 %xor_ln94 = xor i32 %d_25, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln94"/></StgValue>
</operation>

<operation id="855" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:683 %or_ln94 = or i32 %b_25, i32 %xor_ln94

]]></Node>
<StgValue><ssdm name="or_ln94"/></StgValue>
</operation>

<operation id="856" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:684 %xor_ln94_1 = xor i32 %or_ln94, i32 %c_25

]]></Node>
<StgValue><ssdm name="xor_ln94_1"/></StgValue>
</operation>

<operation id="857" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:685 %add_ln94 = add i32 %a_25, i32 %or_ln32_5_11

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="858" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:686 %add_ln94_1 = add i32 %xor_ln94_1, i32 1700485571

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="859" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:687 %a_26 = add i32 %add_ln94_1, i32 %add_ln94

]]></Node>
<StgValue><ssdm name="a_26"/></StgValue>
</operation>

<operation id="860" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="26" op_0_bw="32">
<![CDATA[
entry:688 %trunc_ln94 = trunc i32 %a_26

]]></Node>
<StgValue><ssdm name="trunc_ln94"/></StgValue>
</operation>

<operation id="861" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:689 %lshr_ln52 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %a_26, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln52"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="862" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
entry:690 %or_ln94_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %trunc_ln94, i6 %lshr_ln52

]]></Node>
<StgValue><ssdm name="or_ln94_1"/></StgValue>
</operation>

<operation id="863" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:691 %a_27 = add i32 %or_ln94_1, i32 %b_25

]]></Node>
<StgValue><ssdm name="a_27"/></StgValue>
</operation>

<operation id="864" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:692 %xor_ln95 = xor i32 %c_25, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln95"/></StgValue>
</operation>

<operation id="865" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:693 %or_ln95 = or i32 %a_27, i32 %xor_ln95

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="866" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:694 %xor_ln95_1 = xor i32 %or_ln95, i32 %b_25

]]></Node>
<StgValue><ssdm name="xor_ln95_1"/></StgValue>
</operation>

<operation id="867" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:696 %add_ln95_1 = add i32 %or_ln32_5_3, i32 %xor_ln95_1

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="868" st_id="91" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:695 %add_ln95 = add i32 %d_25, i32 2399980690

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="869" st_id="91" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:697 %d_26 = add i32 %add_ln95_1, i32 %add_ln95

]]></Node>
<StgValue><ssdm name="d_26"/></StgValue>
</operation>

<operation id="870" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="22" op_0_bw="32">
<![CDATA[
entry:698 %trunc_ln95 = trunc i32 %d_26

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="871" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:699 %lshr_ln53 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %d_26, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln53"/></StgValue>
</operation>

<operation id="872" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:700 %or_ln95_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln95, i10 %lshr_ln53

]]></Node>
<StgValue><ssdm name="or_ln95_1"/></StgValue>
</operation>

<operation id="873" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:701 %d_27 = add i32 %or_ln95_1, i32 %a_27

]]></Node>
<StgValue><ssdm name="d_27"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="874" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:702 %xor_ln96 = xor i32 %b_25, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln96"/></StgValue>
</operation>

<operation id="875" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:703 %or_ln96 = or i32 %d_27, i32 %xor_ln96

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>

<operation id="876" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:704 %xor_ln96_1 = xor i32 %or_ln96, i32 %a_27

]]></Node>
<StgValue><ssdm name="xor_ln96_1"/></StgValue>
</operation>

<operation id="877" st_id="92" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:705 %add_ln96 = add i32 %c_25, i32 %or_ln32_5_s

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="878" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:706 %add_ln96_1 = add i32 %xor_ln96_1, i32 4293915773

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="879" st_id="92" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:707 %c_26 = add i32 %add_ln96_1, i32 %add_ln96

]]></Node>
<StgValue><ssdm name="c_26"/></StgValue>
</operation>

<operation id="880" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="17" op_0_bw="32">
<![CDATA[
entry:708 %trunc_ln96 = trunc i32 %c_26

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="881" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:709 %lshr_ln54 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %c_26, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln54"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="882" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:710 %or_ln96_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln96, i15 %lshr_ln54

]]></Node>
<StgValue><ssdm name="or_ln96_1"/></StgValue>
</operation>

<operation id="883" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:711 %c_27 = add i32 %or_ln96_1, i32 %d_27

]]></Node>
<StgValue><ssdm name="c_27"/></StgValue>
</operation>

<operation id="884" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:712 %xor_ln97 = xor i32 %a_27, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln97"/></StgValue>
</operation>

<operation id="885" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:713 %or_ln97 = or i32 %c_27, i32 %xor_ln97

]]></Node>
<StgValue><ssdm name="or_ln97"/></StgValue>
</operation>

<operation id="886" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:714 %xor_ln97_1 = xor i32 %or_ln97, i32 %d_27

]]></Node>
<StgValue><ssdm name="xor_ln97_1"/></StgValue>
</operation>

<operation id="887" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:716 %add_ln97_1 = add i32 %or_ln32_5_1, i32 %xor_ln97_1

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="888" st_id="94" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:715 %add_ln97 = add i32 %b_25, i32 2240044497

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="889" st_id="94" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:717 %b_26 = add i32 %add_ln97_1, i32 %add_ln97

]]></Node>
<StgValue><ssdm name="b_26"/></StgValue>
</operation>

<operation id="890" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="11" op_0_bw="32">
<![CDATA[
entry:718 %trunc_ln97 = trunc i32 %b_26

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="891" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:719 %lshr_ln55 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %b_26, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln55"/></StgValue>
</operation>

<operation id="892" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:720 %or_ln97_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln97, i21 %lshr_ln55

]]></Node>
<StgValue><ssdm name="or_ln97_1"/></StgValue>
</operation>

<operation id="893" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:721 %b_27 = add i32 %or_ln97_1, i32 %c_27

]]></Node>
<StgValue><ssdm name="b_27"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="894" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:722 %xor_ln98 = xor i32 %d_27, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln98"/></StgValue>
</operation>

<operation id="895" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:723 %or_ln98 = or i32 %b_27, i32 %xor_ln98

]]></Node>
<StgValue><ssdm name="or_ln98"/></StgValue>
</operation>

<operation id="896" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:724 %xor_ln98_1 = xor i32 %or_ln98, i32 %c_27

]]></Node>
<StgValue><ssdm name="xor_ln98_1"/></StgValue>
</operation>

<operation id="897" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:725 %add_ln98 = add i32 %a_27, i32 %or_ln32_5_8

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="898" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:726 %add_ln98_1 = add i32 %xor_ln98_1, i32 1873313359

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="899" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:727 %a_28 = add i32 %add_ln98_1, i32 %add_ln98

]]></Node>
<StgValue><ssdm name="a_28"/></StgValue>
</operation>

<operation id="900" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="26" op_0_bw="32">
<![CDATA[
entry:728 %trunc_ln98 = trunc i32 %a_28

]]></Node>
<StgValue><ssdm name="trunc_ln98"/></StgValue>
</operation>

<operation id="901" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:729 %lshr_ln56 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %a_28, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln56"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="902" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
entry:730 %or_ln98_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %trunc_ln98, i6 %lshr_ln56

]]></Node>
<StgValue><ssdm name="or_ln98_1"/></StgValue>
</operation>

<operation id="903" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:731 %a_29 = add i32 %or_ln98_1, i32 %b_27

]]></Node>
<StgValue><ssdm name="a_29"/></StgValue>
</operation>

<operation id="904" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:732 %xor_ln99 = xor i32 %c_27, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln99"/></StgValue>
</operation>

<operation id="905" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:733 %or_ln99 = or i32 %a_29, i32 %xor_ln99

]]></Node>
<StgValue><ssdm name="or_ln99"/></StgValue>
</operation>

<operation id="906" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:734 %xor_ln99_1 = xor i32 %or_ln99, i32 %b_27

]]></Node>
<StgValue><ssdm name="xor_ln99_1"/></StgValue>
</operation>

<operation id="907" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:736 %add_ln99_1 = add i32 %xor_ln99_1, i32 4264355552

]]></Node>
<StgValue><ssdm name="add_ln99_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="908" st_id="97" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:735 %add_ln99 = add i32 %d_27, i32 %or_ln32_5_14

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="909" st_id="97" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:737 %d_28 = add i32 %add_ln99_1, i32 %add_ln99

]]></Node>
<StgValue><ssdm name="d_28"/></StgValue>
</operation>

<operation id="910" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="22" op_0_bw="32">
<![CDATA[
entry:738 %trunc_ln99 = trunc i32 %d_28

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>

<operation id="911" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:739 %lshr_ln57 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %d_28, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln57"/></StgValue>
</operation>

<operation id="912" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:740 %or_ln99_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln99, i10 %lshr_ln57

]]></Node>
<StgValue><ssdm name="or_ln99_1"/></StgValue>
</operation>

<operation id="913" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:741 %d_29 = add i32 %or_ln99_1, i32 %a_29

]]></Node>
<StgValue><ssdm name="d_29"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="914" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:742 %xor_ln100 = xor i32 %b_27, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln100"/></StgValue>
</operation>

<operation id="915" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:743 %or_ln100 = or i32 %d_29, i32 %xor_ln100

]]></Node>
<StgValue><ssdm name="or_ln100"/></StgValue>
</operation>

<operation id="916" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:744 %xor_ln100_1 = xor i32 %or_ln100, i32 %a_29

]]></Node>
<StgValue><ssdm name="xor_ln100_1"/></StgValue>
</operation>

<operation id="917" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:745 %add_ln100 = add i32 %c_27, i32 2734768916

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="918" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:746 %add_ln100_1 = add i32 %or_ln32_5_6, i32 %xor_ln100_1

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="919" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:747 %c_28 = add i32 %add_ln100_1, i32 %add_ln100

]]></Node>
<StgValue><ssdm name="c_28"/></StgValue>
</operation>

<operation id="920" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="17" op_0_bw="32">
<![CDATA[
entry:748 %trunc_ln100 = trunc i32 %c_28

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="921" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:749 %lshr_ln58 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %c_28, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln58"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="922" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:750 %or_ln100_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln100, i15 %lshr_ln58

]]></Node>
<StgValue><ssdm name="or_ln100_1"/></StgValue>
</operation>

<operation id="923" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:751 %c_29 = add i32 %or_ln100_1, i32 %d_29

]]></Node>
<StgValue><ssdm name="c_29"/></StgValue>
</operation>

<operation id="924" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:752 %xor_ln101 = xor i32 %a_29, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln101"/></StgValue>
</operation>

<operation id="925" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:753 %or_ln101 = or i32 %c_29, i32 %xor_ln101

]]></Node>
<StgValue><ssdm name="or_ln101"/></StgValue>
</operation>

<operation id="926" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:754 %xor_ln101_1 = xor i32 %or_ln101, i32 %d_29

]]></Node>
<StgValue><ssdm name="xor_ln101_1"/></StgValue>
</operation>

<operation id="927" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:756 %add_ln101_1 = add i32 %xor_ln101_1, i32 1309151649

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="928" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:755 %add_ln101 = add i32 %b_27, i32 %or_ln32_5_12

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="929" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:757 %b_28 = add i32 %add_ln101_1, i32 %add_ln101

]]></Node>
<StgValue><ssdm name="b_28"/></StgValue>
</operation>

<operation id="930" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="11" op_0_bw="32">
<![CDATA[
entry:758 %trunc_ln101 = trunc i32 %b_28

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="931" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:759 %lshr_ln59 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %b_28, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln59"/></StgValue>
</operation>

<operation id="932" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:760 %or_ln101_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln101, i21 %lshr_ln59

]]></Node>
<StgValue><ssdm name="or_ln101_1"/></StgValue>
</operation>

<operation id="933" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:761 %b_29 = add i32 %or_ln101_1, i32 %c_29

]]></Node>
<StgValue><ssdm name="b_29"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="934" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:762 %xor_ln102 = xor i32 %d_29, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln102"/></StgValue>
</operation>

<operation id="935" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:763 %or_ln102 = or i32 %b_29, i32 %xor_ln102

]]></Node>
<StgValue><ssdm name="or_ln102"/></StgValue>
</operation>

<operation id="936" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:764 %xor_ln102_1 = xor i32 %or_ln102, i32 %c_29

]]></Node>
<StgValue><ssdm name="xor_ln102_1"/></StgValue>
</operation>

<operation id="937" st_id="101" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:765 %add_ln102 = add i32 %a_29, i32 %or_ln32_5_4

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="938" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:766 %add_ln102_1 = add i32 %xor_ln102_1, i32 4149444226

]]></Node>
<StgValue><ssdm name="add_ln102_1"/></StgValue>
</operation>

<operation id="939" st_id="101" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:767 %a_30 = add i32 %add_ln102_1, i32 %add_ln102

]]></Node>
<StgValue><ssdm name="a_30"/></StgValue>
</operation>

<operation id="940" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="26" op_0_bw="32">
<![CDATA[
entry:768 %trunc_ln102 = trunc i32 %a_30

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="941" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:769 %lshr_ln60 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %a_30, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln60"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="942" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
entry:770 %or_ln102_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %trunc_ln102, i6 %lshr_ln60

]]></Node>
<StgValue><ssdm name="or_ln102_1"/></StgValue>
</operation>

<operation id="943" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:771 %a_31 = add i32 %or_ln102_1, i32 %b_29

]]></Node>
<StgValue><ssdm name="a_31"/></StgValue>
</operation>

<operation id="944" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:772 %xor_ln103 = xor i32 %c_29, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln103"/></StgValue>
</operation>

<operation id="945" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:773 %or_ln103 = or i32 %a_31, i32 %xor_ln103

]]></Node>
<StgValue><ssdm name="or_ln103"/></StgValue>
</operation>

<operation id="946" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:774 %xor_ln103_1 = xor i32 %or_ln103, i32 %b_29

]]></Node>
<StgValue><ssdm name="xor_ln103_1"/></StgValue>
</operation>

<operation id="947" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:776 %add_ln103_1 = add i32 %or_ln32_5_10, i32 %xor_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="948" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:775 %add_ln103 = add i32 %d_29, i32 3174756917

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="949" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:777 %d_30 = add i32 %add_ln103_1, i32 %add_ln103

]]></Node>
<StgValue><ssdm name="d_30"/></StgValue>
</operation>

<operation id="950" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="22" op_0_bw="32">
<![CDATA[
entry:778 %trunc_ln103 = trunc i32 %d_30

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="951" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:779 %lshr_ln61 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %d_30, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln61"/></StgValue>
</operation>

<operation id="952" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:780 %or_ln103_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln103, i10 %lshr_ln61

]]></Node>
<StgValue><ssdm name="or_ln103_1"/></StgValue>
</operation>

<operation id="953" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:781 %d_31 = add i32 %or_ln103_1, i32 %a_31

]]></Node>
<StgValue><ssdm name="d_31"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="954" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:782 %xor_ln104 = xor i32 %b_29, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln104"/></StgValue>
</operation>

<operation id="955" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:783 %or_ln104 = or i32 %d_31, i32 %xor_ln104

]]></Node>
<StgValue><ssdm name="or_ln104"/></StgValue>
</operation>

<operation id="956" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:784 %xor_ln104_1 = xor i32 %or_ln104, i32 %a_31

]]></Node>
<StgValue><ssdm name="xor_ln104_1"/></StgValue>
</operation>

<operation id="957" st_id="104" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:785 %add_ln104 = add i32 %c_29, i32 %or_ln32_5_2

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="958" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:786 %add_ln104_1 = add i32 %xor_ln104_1, i32 718787259

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="959" st_id="104" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:787 %c_30 = add i32 %add_ln104_1, i32 %add_ln104

]]></Node>
<StgValue><ssdm name="c_30"/></StgValue>
</operation>

<operation id="960" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="17" op_0_bw="32">
<![CDATA[
entry:788 %trunc_ln104 = trunc i32 %c_30

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="961" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:789 %lshr_ln62 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %c_30, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln62"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="962" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:790 %or_ln104_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln104, i15 %lshr_ln62

]]></Node>
<StgValue><ssdm name="or_ln104_1"/></StgValue>
</operation>

<operation id="963" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:791 %c_31 = add i32 %or_ln104_1, i32 %d_31

]]></Node>
<StgValue><ssdm name="c_31"/></StgValue>
</operation>

<operation id="964" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:792 %xor_ln105 = xor i32 %a_31, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="965" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:793 %or_ln105 = or i32 %c_31, i32 %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="966" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:794 %xor_ln105_1 = xor i32 %or_ln105, i32 %d_31

]]></Node>
<StgValue><ssdm name="xor_ln105_1"/></StgValue>
</operation>

<operation id="967" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:796 %add_ln105_1 = add i32 %xor_ln105_1, i32 3951481745

]]></Node>
<StgValue><ssdm name="add_ln105_1"/></StgValue>
</operation>

<operation id="968" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:801 %add_ln107 = add i32 %a_31, i32 %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="969" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:805 %add_ln110 = add i32 %d_31, i32 %ctx_state_3_read_1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="970" st_id="106" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:795 %add_ln105 = add i32 %b_29, i32 %or_ln32_5_9

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="971" st_id="106" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:797 %b_30 = add i32 %add_ln105_1, i32 %add_ln105

]]></Node>
<StgValue><ssdm name="b_30"/></StgValue>
</operation>

<operation id="972" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="11" op_0_bw="32">
<![CDATA[
entry:798 %trunc_ln105 = trunc i32 %b_30

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="973" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:799 %lshr_ln63 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %b_30, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln63"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="974" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:800 %or_ln105_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln105, i21 %lshr_ln63

]]></Node>
<StgValue><ssdm name="or_ln105_1"/></StgValue>
</operation>

<operation id="975" st_id="107" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:802 %add_ln108_1 = add i32 %or_ln105_1, i32 %ctx_state_1_read_1

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="976" st_id="107" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:803 %add_ln108 = add i32 %add_ln108_1, i32 %c_31

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="977" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:804 %add_ln109 = add i32 %c_31, i32 %ctx_state_2_read_1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="978" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
entry:806 %mrv = insertvalue i128 <undef>, i32 %add_ln107

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="979" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
entry:807 %mrv_1 = insertvalue i128 %mrv, i32 %add_ln108

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="980" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
entry:808 %mrv_2 = insertvalue i128 %mrv_1, i32 %add_ln109

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="981" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
entry:809 %mrv_3 = insertvalue i128 %mrv_2, i32 %add_ln110

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="982" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="128">
<![CDATA[
entry:810 %ret_ln111 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln111"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
