{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672855709977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672855709978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  4 19:08:29 2023 " "Processing started: Wed Jan  4 19:08:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672855709978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855709978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855709978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672855710393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672855710393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keypress_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keypress_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypress_detector " "Found entity 1: keypress_detector" {  } { { "rtl/keypress_detector.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/keypress_detector.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/tb_domains_intersection.sv 1 1 " "Found 1 design units, including 1 entities, in source file sim/tb_domains_intersection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_domains_intersection " "Found entity 1: tb_domains_intersection" {  } { { "sim/tb_domains_intersection.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/sim/tb_domains_intersection.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "rtl/receiver.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/receiver.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/domains_intersection.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/domains_intersection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 domains_intersection " "Found entity 1: domains_intersection" {  } { { "rtl/domains_intersection.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/tb_sender.sv 1 1 " "Found 1 design units, including 1 entities, in source file sim/tb_sender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sender " "Found entity 1: tb_sender" {  } { { "sim/tb_sender.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/sim/tb_sender.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sender.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sender " "Found entity 1: sender" {  } { { "rtl/sender.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/tb_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file sim/tb_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pll " "Found entity 1: tb_pll" {  } { { "sim/tb_pll.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/sim/tb_pll.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key de0_nano_soc_baseline.v(136) " "Verilog HDL Declaration information at de0_nano_soc_baseline.v(136): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "de0_nano_soc_baseline.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672855717191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ip/fifo.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano_soc_baseline " "Elaborating entity \"de0_nano_soc_baseline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672855717241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypress_detector keypress_detector:u_keypress_detector " "Elaborating entity \"keypress_detector\" for hierarchy \"keypress_detector:u_keypress_detector\"" {  } { { "de0_nano_soc_baseline.v" "u_keypress_detector" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717243 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "keypress_detector.sv(72) " "Verilog HDL Case Statement warning at keypress_detector.sv(72): case item expression covers a value already covered by a previous case item" {  } { { "rtl/keypress_detector.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/keypress_detector.sv" 72 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1672855717244 "|de0_nano_soc_baseline|keypress_detector:u_keypress_detector"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "keypress_detector.sv(103) " "Verilog HDL Case Statement warning at keypress_detector.sv(103): case item expression covers a value already covered by a previous case item" {  } { { "rtl/keypress_detector.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/keypress_detector.sv" 103 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1672855717244 "|de0_nano_soc_baseline|keypress_detector:u_keypress_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "domains_intersection domains_intersection:u_domains_intersections " "Elaborating entity \"domains_intersection\" for hierarchy \"domains_intersection:u_domains_intersections\"" {  } { { "de0_nano_soc_baseline.v" "u_domains_intersections" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll domains_intersection:u_domains_intersections\|pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"domains_intersection:u_domains_intersections\|pll:u_pll\"" {  } { { "rtl/domains_intersection.sv" "u_pll" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 domains_intersection:u_domains_intersections\|pll:u_pll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"domains_intersection:u_domains_intersections\|pll:u_pll\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll domains_intersection:u_domains_intersections\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"domains_intersection:u_domains_intersections\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717279 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1672855717282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "domains_intersection:u_domains_intersections\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"domains_intersection:u_domains_intersections\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "domains_intersection:u_domains_intersections\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"domains_intersection:u_domains_intersections\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 199.000000 MHz " "Parameter \"output_clock_frequency0\" = \"199.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 49.750000 MHz " "Parameter \"output_clock_frequency1\" = \"49.750000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717282 ""}  } { { "pll/pll_0002.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672855717282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender domains_intersection:u_domains_intersections\|sender:u_sender " "Elaborating entity \"sender\" for hierarchy \"domains_intersection:u_domains_intersections\|sender:u_sender\"" {  } { { "rtl/domains_intersection.sv" "u_sender" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sender.sv(47) " "Verilog HDL assignment warning at sender.sv(47): truncated value with size 8 to match size of target (4)" {  } { { "rtl/sender.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672855717285 "|de0_nano_soc_baseline|domains_intersection:u_domains_intersections|sender:u_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sender.sv(65) " "Verilog HDL assignment warning at sender.sv(65): truncated value with size 8 to match size of target (4)" {  } { { "rtl/sender.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672855717285 "|de0_nano_soc_baseline|domains_intersection:u_domains_intersections|sender:u_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender.sv(69) " "Verilog HDL assignment warning at sender.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "rtl/sender.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672855717285 "|de0_nano_soc_baseline|domains_intersection:u_domains_intersections|sender:u_sender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo domains_intersection:u_domains_intersections\|fifo:u_fifo " "Elaborating entity \"fifo\" for hierarchy \"domains_intersection:u_domains_intersections\|fifo:u_fifo\"" {  } { { "rtl/domains_intersection.sv" "u_fifo" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/fifo.v" "dcfifo_component" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/fifo.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672855717541 ""}  } { { "ip/fifo.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672855717541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mfl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mfl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mfl1 " "Found entity 1: dcfifo_mfl1" {  } { { "db/dcfifo_mfl1.tdf" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mfl1 domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated " "Elaborating entity \"dcfifo_mfl1\" for hierarchy \"domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ag6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ag6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ag6 " "Found entity 1: a_graycounter_ag6" {  } { { "db/a_graycounter_ag6.tdf" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/a_graycounter_ag6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ag6 domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|a_graycounter_ag6:rdptr_g1p " "Elaborating entity \"a_graycounter_ag6\" for hierarchy \"domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|a_graycounter_ag6:rdptr_g1p\"" {  } { { "db/dcfifo_mfl1.tdf" "rdptr_g1p" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6ub " "Found entity 1: a_graycounter_6ub" {  } { { "db/a_graycounter_6ub.tdf" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/a_graycounter_6ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6ub domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|a_graycounter_6ub:wrptr_g1p " "Elaborating entity \"a_graycounter_6ub\" for hierarchy \"domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|a_graycounter_6ub:wrptr_g1p\"" {  } { { "db/dcfifo_mfl1.tdf" "wrptr_g1p" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efa1 " "Found entity 1: altsyncram_efa1" {  } { { "db/altsyncram_efa1.tdf" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/altsyncram_efa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efa1 domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|altsyncram_efa1:fifo_ram " "Elaborating entity \"altsyncram_efa1\" for hierarchy \"domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|altsyncram_efa1:fifo_ram\"" {  } { { "db/dcfifo_mfl1.tdf" "fifo_ram" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/alt_synch_pipe_e9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\"" {  } { { "db/dcfifo_mfl1.tdf" "rs_dgwp" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dffpipe_vu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe10 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe10\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe10" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/alt_synch_pipe_e9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f9l " "Found entity 1: alt_synch_pipe_f9l" {  } { { "db/alt_synch_pipe_f9l.tdf" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/alt_synch_pipe_f9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f9l domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_f9l\" for hierarchy \"domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\"" {  } { { "db/dcfifo_mfl1.tdf" "ws_dgrp" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\|dffpipe_0v8:dffpipe13 " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\|dffpipe_0v8:dffpipe13\"" {  } { { "db/alt_synch_pipe_f9l.tdf" "dffpipe13" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/alt_synch_pipe_f9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672855717854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855717854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|cmpr_uu5:rdempty_eq_comp " "Elaborating entity \"cmpr_uu5\" for hierarchy \"domains_intersection:u_domains_intersections\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_mfl1:auto_generated\|cmpr_uu5:rdempty_eq_comp\"" {  } { { "db/dcfifo_mfl1.tdf" "rdempty_eq_comp" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/db/dcfifo_mfl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver domains_intersection:u_domains_intersections\|receiver:u_receiver " "Elaborating entity \"receiver\" for hierarchy \"domains_intersection:u_domains_intersections\|receiver:u_receiver\"" {  } { { "rtl/domains_intersection.sv" "u_receiver" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855717857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672855718378 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/output_files/lab2.map.smsg " "Generated suppressed messages file D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855718580 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "6 0 2 0 0 " "Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672855718728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672855718728 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672855718807 "|de0_nano_soc_baseline|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672855718807 "|de0_nano_soc_baseline|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672855718807 "|de0_nano_soc_baseline|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672855718807 "|de0_nano_soc_baseline|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672855718807 "|de0_nano_soc_baseline|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672855718807 "|de0_nano_soc_baseline|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672855718807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672855718808 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672855718808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672855718808 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1672855718808 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1672855718808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672855718808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672855718831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  4 19:08:38 2023 " "Processing ended: Wed Jan  4 19:08:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672855718831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672855718831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672855718831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672855718831 ""}
