
SD-CARD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000d964  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040d964  0040d964  0001d964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009f0  20400000  0040d96c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000baec  204009f0  0040e35c  000209f0  2**2
                  ALLOC
  4 .stack        00002004  2040c4dc  00419e48  000209f0  2**0
                  ALLOC
  5 .heap         00000200  2040e4e0  0041be4c  000209f0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209f0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a1e  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002fcad  00000000  00000000  00020a77  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00006241  00000000  00000000  00050724  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00013e26  00000000  00000000  00056965  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001528  00000000  00000000  0006a78b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000018e0  00000000  00000000  0006bcb3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00028c4d  00000000  00000000  0006d593  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00019c7c  00000000  00000000  000961e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009d259  00000000  00000000  000afe5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004944  00000000  00000000  0014d0b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 e4 40 20 75 25 40 00 73 25 40 00 73 25 40 00     ..@ u%@.s%@.s%@.
  400010:	73 25 40 00 73 25 40 00 73 25 40 00 00 00 00 00     s%@.s%@.s%@.....
	...
  40002c:	73 25 40 00 73 25 40 00 00 00 00 00 73 25 40 00     s%@.s%@.....s%@.
  40003c:	73 25 40 00 73 25 40 00 73 25 40 00 1d 65 40 00     s%@.s%@.s%@..e@.
  40004c:	73 25 40 00 73 25 40 00 73 25 40 00 73 25 40 00     s%@.s%@.s%@.s%@.
  40005c:	73 25 40 00 73 25 40 00 00 00 00 00 d5 1d 40 00     s%@.s%@.......@.
  40006c:	e9 1d 40 00 fd 1d 40 00 73 25 40 00 73 25 40 00     ..@...@.s%@.s%@.
  40007c:	73 25 40 00 11 1e 40 00 25 1e 40 00 73 25 40 00     s%@...@.%.@.s%@.
  40008c:	73 25 40 00 73 25 40 00 73 25 40 00 73 25 40 00     s%@.s%@.s%@.s%@.
  40009c:	73 25 40 00 73 25 40 00 73 25 40 00 73 25 40 00     s%@.s%@.s%@.s%@.
  4000ac:	73 25 40 00 73 25 40 00 73 25 40 00 73 25 40 00     s%@.s%@.s%@.s%@.
  4000bc:	73 25 40 00 73 25 40 00 73 25 40 00 73 25 40 00     s%@.s%@.s%@.s%@.
  4000cc:	73 25 40 00 00 00 00 00 73 25 40 00 00 00 00 00     s%@.....s%@.....
  4000dc:	73 25 40 00 73 25 40 00 73 25 40 00 73 25 40 00     s%@.s%@.s%@.s%@.
  4000ec:	73 25 40 00 73 25 40 00 73 25 40 00 73 25 40 00     s%@.s%@.s%@.s%@.
  4000fc:	73 25 40 00 73 25 40 00 73 25 40 00 73 25 40 00     s%@.s%@.s%@.s%@.
  40010c:	73 25 40 00 73 25 40 00 00 00 00 00 00 00 00 00     s%@.s%@.........
  40011c:	00 00 00 00 73 25 40 00 73 25 40 00 73 25 40 00     ....s%@.s%@.s%@.
  40012c:	73 25 40 00 73 25 40 00 00 00 00 00 73 25 40 00     s%@.s%@.....s%@.
  40013c:	73 25 40 00                                         s%@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009f0 	.word	0x204009f0
  40015c:	00000000 	.word	0x00000000
  400160:	0040d96c 	.word	0x0040d96c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040d96c 	.word	0x0040d96c
  4001a0:	204009f4 	.word	0x204009f4
  4001a4:	0040d96c 	.word	0x0040d96c
  4001a8:	00000000 	.word	0x00000000

004001ac <sd_mmc_configure_slot>:

/**
 * \brief Configures the driver with the selected card configuration
 */
static void sd_mmc_configure_slot(void)
{
  4001ac:	b510      	push	{r4, lr}
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <sd_mmc_configure_slot+0x20>)
  4001b0:	6819      	ldr	r1, [r3, #0]
  4001b2:	f891 3022 	ldrb.w	r3, [r1, #34]	; 0x22
  4001b6:	3300      	adds	r3, #0
  4001b8:	bf18      	it	ne
  4001ba:	2301      	movne	r3, #1
  4001bc:	7c4a      	ldrb	r2, [r1, #17]
  4001be:	6809      	ldr	r1, [r1, #0]
  4001c0:	4803      	ldr	r0, [pc, #12]	; (4001d0 <sd_mmc_configure_slot+0x24>)
  4001c2:	7800      	ldrb	r0, [r0, #0]
  4001c4:	4c03      	ldr	r4, [pc, #12]	; (4001d4 <sd_mmc_configure_slot+0x28>)
  4001c6:	47a0      	blx	r4
  4001c8:	bd10      	pop	{r4, pc}
  4001ca:	bf00      	nop
  4001cc:	20400a0c 	.word	0x20400a0c
  4001d0:	20400a15 	.word	0x20400a15
  4001d4:	00401665 	.word	0x00401665

004001d8 <sd_mmc_select_slot>:
	if (slot >= SD_MMC_MEM_CNT) {
  4001d8:	b108      	cbz	r0, 4001de <sd_mmc_select_slot+0x6>
		return SD_MMC_ERR_SLOT;
  4001da:	2004      	movs	r0, #4
  4001dc:	4770      	bx	lr
	if (ioport_get_pin_level(sd_mmc_cards[slot].cd_gpio)
  4001de:	4b32      	ldr	r3, [pc, #200]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  4001e0:	689a      	ldr	r2, [r3, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4001e2:	4b32      	ldr	r3, [pc, #200]	; (4002ac <sd_mmc_select_slot+0xd4>)
  4001e4:	eb03 1352 	add.w	r3, r3, r2, lsr #5
  4001e8:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4001ea:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  4001ec:	f002 021f 	and.w	r2, r2, #31
  4001f0:	2301      	movs	r3, #1
  4001f2:	fa03 f202 	lsl.w	r2, r3, r2
  4001f6:	420a      	tst	r2, r1
  4001f8:	d010      	beq.n	40021c <sd_mmc_select_slot+0x44>
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
  4001fa:	4b2b      	ldr	r3, [pc, #172]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  4001fc:	7b9b      	ldrb	r3, [r3, #14]
  4001fe:	2b01      	cmp	r3, #1
  400200:	d004      	beq.n	40020c <sd_mmc_select_slot+0x34>
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  400202:	2204      	movs	r2, #4
  400204:	4b28      	ldr	r3, [pc, #160]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  400206:	739a      	strb	r2, [r3, #14]
		return SD_MMC_ERR_NO_CARD;
  400208:	2002      	movs	r0, #2
  40020a:	4770      	bx	lr
	if (sd_mmc_sam_systick_used) {
  40020c:	4b28      	ldr	r3, [pc, #160]	; (4002b0 <sd_mmc_select_slot+0xd8>)
  40020e:	781b      	ldrb	r3, [r3, #0]
  400210:	2b00      	cmp	r3, #0
  400212:	d0f6      	beq.n	400202 <sd_mmc_select_slot+0x2a>
		SysTick->CTRL = 0;
  400214:	2200      	movs	r2, #0
  400216:	4b27      	ldr	r3, [pc, #156]	; (4002b4 <sd_mmc_select_slot+0xdc>)
  400218:	601a      	str	r2, [r3, #0]
  40021a:	e7f2      	b.n	400202 <sd_mmc_select_slot+0x2a>
{
  40021c:	b510      	push	{r4, lr}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
  40021e:	4b22      	ldr	r3, [pc, #136]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  400220:	7b9b      	ldrb	r3, [r3, #14]
  400222:	2b04      	cmp	r3, #4
  400224:	d005      	beq.n	400232 <sd_mmc_select_slot+0x5a>
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
  400226:	2b01      	cmp	r3, #1
  400228:	d019      	beq.n	40025e <sd_mmc_select_slot+0x86>
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
  40022a:	2b03      	cmp	r3, #3
  40022c:	d12c      	bne.n	400288 <sd_mmc_select_slot+0xb0>
		return SD_MMC_ERR_UNUSABLE;
  40022e:	2003      	movs	r0, #3
  400230:	bd10      	pop	{r4, pc}
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
  400232:	2201      	movs	r2, #1
  400234:	4b1c      	ldr	r3, [pc, #112]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  400236:	739a      	strb	r2, [r3, #14]
	if (!SysTick->CTRL) {
  400238:	4b1e      	ldr	r3, [pc, #120]	; (4002b4 <sd_mmc_select_slot+0xdc>)
  40023a:	681b      	ldr	r3, [r3, #0]
  40023c:	b93b      	cbnz	r3, 40024e <sd_mmc_select_slot+0x76>
		sd_mmc_sam_systick_used = true;
  40023e:	4b1c      	ldr	r3, [pc, #112]	; (4002b0 <sd_mmc_select_slot+0xd8>)
  400240:	701a      	strb	r2, [r3, #0]
		SysTick->LOAD = (sysclk_get_cpu_hz() / (8 * 1000))
  400242:	4b1c      	ldr	r3, [pc, #112]	; (4002b4 <sd_mmc_select_slot+0xdc>)
  400244:	491c      	ldr	r1, [pc, #112]	; (4002b8 <sd_mmc_select_slot+0xe0>)
  400246:	6059      	str	r1, [r3, #4]
		SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
  400248:	601a      	str	r2, [r3, #0]
		return SD_MMC_ERR_NO_CARD;
  40024a:	2002      	movs	r0, #2
  40024c:	bd10      	pop	{r4, pc}
		sd_mmc_sam_systick_used = false;
  40024e:	2200      	movs	r2, #0
  400250:	4b17      	ldr	r3, [pc, #92]	; (4002b0 <sd_mmc_select_slot+0xd8>)
  400252:	701a      	strb	r2, [r3, #0]
		delay_ms(SD_MMC_DEBOUNCE_TIMEOUT);
  400254:	4819      	ldr	r0, [pc, #100]	; (4002bc <sd_mmc_select_slot+0xe4>)
  400256:	4b1a      	ldr	r3, [pc, #104]	; (4002c0 <sd_mmc_select_slot+0xe8>)
  400258:	4798      	blx	r3
		return SD_MMC_ERR_NO_CARD;
  40025a:	2002      	movs	r0, #2
  40025c:	bd10      	pop	{r4, pc}
	if (!sd_mmc_sam_systick_used) {
  40025e:	4b14      	ldr	r3, [pc, #80]	; (4002b0 <sd_mmc_select_slot+0xd8>)
  400260:	781b      	ldrb	r3, [r3, #0]
  400262:	b13b      	cbz	r3, 400274 <sd_mmc_select_slot+0x9c>
	if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
  400264:	4b13      	ldr	r3, [pc, #76]	; (4002b4 <sd_mmc_select_slot+0xdc>)
  400266:	681b      	ldr	r3, [r3, #0]
  400268:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40026c:	d01a      	beq.n	4002a4 <sd_mmc_select_slot+0xcc>
		SysTick->CTRL = 0;
  40026e:	2200      	movs	r2, #0
  400270:	4b10      	ldr	r3, [pc, #64]	; (4002b4 <sd_mmc_select_slot+0xdc>)
  400272:	601a      	str	r2, [r3, #0]
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
  400274:	4b0c      	ldr	r3, [pc, #48]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  400276:	2202      	movs	r2, #2
  400278:	739a      	strb	r2, [r3, #14]
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
  40027a:	4a12      	ldr	r2, [pc, #72]	; (4002c4 <sd_mmc_select_slot+0xec>)
  40027c:	601a      	str	r2, [r3, #0]
		sd_mmc_cards[slot].bus_width = 1;
  40027e:	2201      	movs	r2, #1
  400280:	745a      	strb	r2, [r3, #17]
		sd_mmc_cards[slot].high_speed = 0;
  400282:	2200      	movs	r2, #0
  400284:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_slot_sel = slot;
  400288:	2200      	movs	r2, #0
  40028a:	4b0f      	ldr	r3, [pc, #60]	; (4002c8 <sd_mmc_select_slot+0xf0>)
  40028c:	701a      	strb	r2, [r3, #0]
	sd_mmc_card = &sd_mmc_cards[slot];
  40028e:	4c06      	ldr	r4, [pc, #24]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  400290:	4b0e      	ldr	r3, [pc, #56]	; (4002cc <sd_mmc_select_slot+0xf4>)
  400292:	601c      	str	r4, [r3, #0]
	sd_mmc_configure_slot();
  400294:	4b0e      	ldr	r3, [pc, #56]	; (4002d0 <sd_mmc_select_slot+0xf8>)
  400296:	4798      	blx	r3
			SD_MMC_INIT_ONGOING : SD_MMC_OK;
  400298:	7ba0      	ldrb	r0, [r4, #14]
  40029a:	2802      	cmp	r0, #2
  40029c:	bf14      	ite	ne
  40029e:	2000      	movne	r0, #0
  4002a0:	2001      	moveq	r0, #1
  4002a2:	bd10      	pop	{r4, pc}
			return SD_MMC_ERR_NO_CARD;
  4002a4:	2002      	movs	r0, #2
  4002a6:	bd10      	pop	{r4, pc}
  4002a8:	2040000c 	.word	0x2040000c
  4002ac:	00200707 	.word	0x00200707
  4002b0:	20400a14 	.word	0x20400a14
  4002b4:	e000e010 	.word	0xe000e010
  4002b8:	023c3460 	.word	0x023c3460
  4002bc:	0303af6b 	.word	0x0303af6b
  4002c0:	20400001 	.word	0x20400001
  4002c4:	00061a80 	.word	0x00061a80
  4002c8:	20400a15 	.word	0x20400a15
  4002cc:	20400a0c 	.word	0x20400a0c
  4002d0:	004001ad 	.word	0x004001ad

004002d4 <sdio_cmd52>:
{
  4002d4:	b538      	push	{r3, r4, r5, lr}
  4002d6:	9c04      	ldr	r4, [sp, #16]
		| ((uint32_t)reg_addr << SDIO_CMD52_REG_ADRR))) {
  4002d8:	0252      	lsls	r2, r2, #9
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
  4002da:	ea42 62c3 	orr.w	r2, r2, r3, lsl #27
  4002de:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
  4002e2:	ea42 72c0 	orr.w	r2, r2, r0, lsl #31
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
  4002e6:	7821      	ldrb	r1, [r4, #0]
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
  4002e8:	4311      	orrs	r1, r2
  4002ea:	f241 3034 	movw	r0, #4916	; 0x1334
  4002ee:	4b05      	ldr	r3, [pc, #20]	; (400304 <sdio_cmd52+0x30>)
  4002f0:	4798      	blx	r3
  4002f2:	4605      	mov	r5, r0
  4002f4:	b908      	cbnz	r0, 4002fa <sdio_cmd52+0x26>
}
  4002f6:	4628      	mov	r0, r5
  4002f8:	bd38      	pop	{r3, r4, r5, pc}
	*io_data = driver_get_response() & 0xFF;
  4002fa:	4b03      	ldr	r3, [pc, #12]	; (400308 <sdio_cmd52+0x34>)
  4002fc:	4798      	blx	r3
  4002fe:	7020      	strb	r0, [r4, #0]
	return true;
  400300:	e7f9      	b.n	4002f6 <sdio_cmd52+0x22>
  400302:	bf00      	nop
  400304:	0040174d 	.word	0x0040174d
  400308:	00401771 	.word	0x00401771

0040030c <sd_mmc_cmd9_mci>:
{
  40030c:	b510      	push	{r4, lr}
	if (!driver_send_cmd(SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
  40030e:	4b09      	ldr	r3, [pc, #36]	; (400334 <sd_mmc_cmd9_mci+0x28>)
  400310:	681b      	ldr	r3, [r3, #0]
  400312:	8999      	ldrh	r1, [r3, #12]
  400314:	0409      	lsls	r1, r1, #16
  400316:	f641 3009 	movw	r0, #6921	; 0x1b09
  40031a:	4b07      	ldr	r3, [pc, #28]	; (400338 <sd_mmc_cmd9_mci+0x2c>)
  40031c:	4798      	blx	r3
  40031e:	4604      	mov	r4, r0
  400320:	b908      	cbnz	r0, 400326 <sd_mmc_cmd9_mci+0x1a>
}
  400322:	4620      	mov	r0, r4
  400324:	bd10      	pop	{r4, pc}
	driver_get_response_128(sd_mmc_card->csd);
  400326:	4b03      	ldr	r3, [pc, #12]	; (400334 <sd_mmc_cmd9_mci+0x28>)
  400328:	6818      	ldr	r0, [r3, #0]
  40032a:	3012      	adds	r0, #18
  40032c:	4b03      	ldr	r3, [pc, #12]	; (40033c <sd_mmc_cmd9_mci+0x30>)
  40032e:	4798      	blx	r3
	return true;
  400330:	e7f7      	b.n	400322 <sd_mmc_cmd9_mci+0x16>
  400332:	bf00      	nop
  400334:	20400a0c 	.word	0x20400a0c
  400338:	0040174d 	.word	0x0040174d
  40033c:	00401779 	.word	0x00401779

00400340 <sd_mmc_deselect_slot>:

/**
 * \brief Deselect the current card slot
 */
static void sd_mmc_deselect_slot(void)
{
  400340:	b508      	push	{r3, lr}
	if (sd_mmc_slot_sel < SD_MMC_MEM_CNT) {
  400342:	4b04      	ldr	r3, [pc, #16]	; (400354 <sd_mmc_deselect_slot+0x14>)
  400344:	781b      	ldrb	r3, [r3, #0]
  400346:	b103      	cbz	r3, 40034a <sd_mmc_deselect_slot+0xa>
  400348:	bd08      	pop	{r3, pc}
		driver_deselect_device(sd_mmc_slot_sel);
  40034a:	2000      	movs	r0, #0
  40034c:	4b02      	ldr	r3, [pc, #8]	; (400358 <sd_mmc_deselect_slot+0x18>)
  40034e:	4798      	blx	r3
	}
}
  400350:	e7fa      	b.n	400348 <sd_mmc_deselect_slot+0x8>
  400352:	bf00      	nop
  400354:	20400a15 	.word	0x20400a15
  400358:	00401729 	.word	0x00401729

0040035c <sd_mmc_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void sd_mmc_init(void)
{
  40035c:	b508      	push	{r3, lr}
	//! Enable the PMC clock for the card detect pins
#if (defined SD_MMC_0_CD_GPIO) && (SAM) && (!SAM4L)
# include "pmc.h"
# define SD_MMC_ENABLE_CD_PIN(slot, unused) \
	pmc_enable_periph_clk(SD_MMC_##slot##_CD_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_CD_PIN, ~)
  40035e:	2010      	movs	r0, #16
  400360:	4b05      	ldr	r3, [pc, #20]	; (400378 <sd_mmc_init+0x1c>)
  400362:	4798      	blx	r3
	pmc_enable_periph_clk(SD_MMC_##slot##_WP_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_WP_PIN, ~)
# undef SD_MMC_ENABLE_WP_PIN
#endif
	for (uint8_t slot = 0; slot < SD_MMC_MEM_CNT; slot++) {
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  400364:	2204      	movs	r2, #4
  400366:	4b05      	ldr	r3, [pc, #20]	; (40037c <sd_mmc_init+0x20>)
  400368:	739a      	strb	r2, [r3, #14]
	}
	sd_mmc_slot_sel = 0xFF; // No slot configurated
  40036a:	22ff      	movs	r2, #255	; 0xff
  40036c:	4b04      	ldr	r3, [pc, #16]	; (400380 <sd_mmc_init+0x24>)
  40036e:	701a      	strb	r2, [r3, #0]
	driver_init();
  400370:	4b04      	ldr	r3, [pc, #16]	; (400384 <sd_mmc_init+0x28>)
  400372:	4798      	blx	r3
  400374:	bd08      	pop	{r3, pc}
  400376:	bf00      	nop
  400378:	00401f59 	.word	0x00401f59
  40037c:	2040000c 	.word	0x2040000c
  400380:	20400a15 	.word	0x20400a15
  400384:	00401629 	.word	0x00401629

00400388 <sd_mmc_check>:
{
	return SD_MMC_MEM_CNT;
}

sd_mmc_err_t sd_mmc_check(uint8_t slot)
{
  400388:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40038c:	b095      	sub	sp, #84	; 0x54
	sd_mmc_err_t sd_mmc_err;

	sd_mmc_err = sd_mmc_select_slot(slot);
  40038e:	4ba7      	ldr	r3, [pc, #668]	; (40062c <sd_mmc_check+0x2a4>)
  400390:	4798      	blx	r3
  400392:	4604      	mov	r4, r0
	if (sd_mmc_err != SD_MMC_INIT_ONGOING) {
  400394:	2801      	cmp	r0, #1
  400396:	d005      	beq.n	4003a4 <sd_mmc_check+0x1c>
		sd_mmc_deselect_slot();
  400398:	4ba5      	ldr	r3, [pc, #660]	; (400630 <sd_mmc_check+0x2a8>)
  40039a:	4798      	blx	r3
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}
  40039c:	4620      	mov	r0, r4
  40039e:	b015      	add	sp, #84	; 0x54
  4003a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint8_t data = 0x08;
  4003a4:	ae14      	add	r6, sp, #80	; 0x50
  4003a6:	2308      	movs	r3, #8
  4003a8:	f806 3d45 	strb.w	r3, [r6, #-69]!
	sd_mmc_card->type = CARD_TYPE_SD;
  4003ac:	4ba1      	ldr	r3, [pc, #644]	; (400634 <sd_mmc_check+0x2ac>)
  4003ae:	681b      	ldr	r3, [r3, #0]
  4003b0:	2701      	movs	r7, #1
  4003b2:	73df      	strb	r7, [r3, #15]
	sd_mmc_card->version = CARD_VER_UNKNOWN;
  4003b4:	2500      	movs	r5, #0
  4003b6:	741d      	strb	r5, [r3, #16]
	sd_mmc_card->rca = 0;
  4003b8:	819d      	strh	r5, [r3, #12]
	driver_send_clock();
  4003ba:	4b9f      	ldr	r3, [pc, #636]	; (400638 <sd_mmc_check+0x2b0>)
  4003bc:	4798      	blx	r3
	sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA,SDIO_CCCR_IOA, 0, &data);
  4003be:	9600      	str	r6, [sp, #0]
  4003c0:	462b      	mov	r3, r5
  4003c2:	2206      	movs	r2, #6
  4003c4:	4629      	mov	r1, r5
  4003c6:	4638      	mov	r0, r7
  4003c8:	4e9c      	ldr	r6, [pc, #624]	; (40063c <sd_mmc_check+0x2b4>)
  4003ca:	47b0      	blx	r6
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  4003cc:	4629      	mov	r1, r5
  4003ce:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4003d2:	4b9b      	ldr	r3, [pc, #620]	; (400640 <sd_mmc_check+0x2b8>)
  4003d4:	4798      	blx	r3
  4003d6:	b930      	cbnz	r0, 4003e6 <sd_mmc_check+0x5e>
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
  4003d8:	4b96      	ldr	r3, [pc, #600]	; (400634 <sd_mmc_check+0x2ac>)
  4003da:	681b      	ldr	r3, [r3, #0]
  4003dc:	2403      	movs	r4, #3
  4003de:	739c      	strb	r4, [r3, #14]
	sd_mmc_deselect_slot();
  4003e0:	4b93      	ldr	r3, [pc, #588]	; (400630 <sd_mmc_check+0x2a8>)
  4003e2:	4798      	blx	r3
	return SD_MMC_ERR_UNUSABLE;
  4003e4:	e7da      	b.n	40039c <sd_mmc_check+0x14>
	if (!driver_send_cmd(SD_CMD8_SEND_IF_COND,
  4003e6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
  4003ea:	f245 5008 	movw	r0, #21768	; 0x5508
  4003ee:	4b94      	ldr	r3, [pc, #592]	; (400640 <sd_mmc_check+0x2b8>)
  4003f0:	4798      	blx	r3
  4003f2:	2800      	cmp	r0, #0
  4003f4:	f040 8093 	bne.w	40051e <sd_mmc_check+0x196>
	*v2 = 0;
  4003f8:	f04f 0900 	mov.w	r9, #0
	if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND, 0)) {
  4003fc:	2100      	movs	r1, #0
  4003fe:	f244 5005 	movw	r0, #17669	; 0x4505
  400402:	4b8f      	ldr	r3, [pc, #572]	; (400640 <sd_mmc_check+0x2b8>)
  400404:	4798      	blx	r3
  400406:	2800      	cmp	r0, #0
  400408:	f040 8097 	bne.w	40053a <sd_mmc_check+0x1b2>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  40040c:	4b89      	ldr	r3, [pc, #548]	; (400634 <sd_mmc_check+0x2ac>)
  40040e:	681b      	ldr	r3, [r3, #0]
  400410:	7bdb      	ldrb	r3, [r3, #15]
  400412:	f013 0f01 	tst.w	r3, #1
  400416:	f040 80b5 	bne.w	400584 <sd_mmc_check+0x1fc>
	if (!driver_send_cmd(SD_CMD3_SEND_RELATIVE_ADDR, 0)) {
  40041a:	2100      	movs	r1, #0
  40041c:	f245 1003 	movw	r0, #20739	; 0x5103
  400420:	4b87      	ldr	r3, [pc, #540]	; (400640 <sd_mmc_check+0x2b8>)
  400422:	4798      	blx	r3
  400424:	2800      	cmp	r0, #0
  400426:	d0d7      	beq.n	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->rca = (driver_get_response() >> 16) & 0xFFFF;
  400428:	4d82      	ldr	r5, [pc, #520]	; (400634 <sd_mmc_check+0x2ac>)
  40042a:	682e      	ldr	r6, [r5, #0]
  40042c:	4b85      	ldr	r3, [pc, #532]	; (400644 <sd_mmc_check+0x2bc>)
  40042e:	4798      	blx	r3
  400430:	0c00      	lsrs	r0, r0, #16
  400432:	81b0      	strh	r0, [r6, #12]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400434:	682b      	ldr	r3, [r5, #0]
  400436:	7bdb      	ldrb	r3, [r3, #15]
  400438:	f013 0f01 	tst.w	r3, #1
  40043c:	d034      	beq.n	4004a8 <sd_mmc_check+0x120>
		if (!sd_mmc_cmd9_mci()) {
  40043e:	4b82      	ldr	r3, [pc, #520]	; (400648 <sd_mmc_check+0x2c0>)
  400440:	4798      	blx	r3
  400442:	2800      	cmp	r0, #0
  400444:	d0c8      	beq.n	4003d8 <sd_mmc_check+0x50>
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
  400446:	682b      	ldr	r3, [r5, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400448:	7d5a      	ldrb	r2, [r3, #21]
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
  40044a:	f3c2 00c3 	ubfx	r0, r2, #3, #4
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  40044e:	f002 0207 	and.w	r2, r2, #7
	sd_mmc_card->clock = unit * mul * 1000;
  400452:	497e      	ldr	r1, [pc, #504]	; (40064c <sd_mmc_check+0x2c4>)
  400454:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  400458:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40045c:	fb02 f201 	mul.w	r2, r2, r1
  400460:	497b      	ldr	r1, [pc, #492]	; (400650 <sd_mmc_check+0x2c8>)
  400462:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  400466:	fb02 f201 	mul.w	r2, r2, r1
  40046a:	601a      	str	r2, [r3, #0]
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
  40046c:	7c9a      	ldrb	r2, [r3, #18]
  40046e:	0992      	lsrs	r2, r2, #6
  400470:	f040 820c 	bne.w	40088c <sd_mmc_check+0x504>
  400474:	7e99      	ldrb	r1, [r3, #26]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400476:	7e58      	ldrb	r0, [r3, #25]
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400478:	7e1a      	ldrb	r2, [r3, #24]
  40047a:	0292      	lsls	r2, r2, #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  40047c:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
  400480:	ea42 12a1 	orr.w	r2, r2, r1, asr #6
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400484:	7f18      	ldrb	r0, [r3, #28]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400486:	7ed9      	ldrb	r1, [r3, #27]
  400488:	0049      	lsls	r1, r1, #1
  40048a:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
	}
	value &=  ((uint32_t)1 << size) - 1;
  40048e:	f3c2 020b 	ubfx	r2, r2, #0, #12
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  400492:	3201      	adds	r2, #1
  400494:	f001 0107 	and.w	r1, r1, #7
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  400498:	3102      	adds	r1, #2
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  40049a:	408a      	lsls	r2, r1
  40049c:	7dd9      	ldrb	r1, [r3, #23]
  40049e:	f001 010f 	and.w	r1, r1, #15
		sd_mmc_card->capacity = blocknr *
  4004a2:	408a      	lsls	r2, r1
				/ 1024;
  4004a4:	0a92      	lsrs	r2, r2, #10
		sd_mmc_card->capacity = blocknr *
  4004a6:	605a      	str	r2, [r3, #4]
			(uint32_t)sd_mmc_card->rca << 16)) {
  4004a8:	4b62      	ldr	r3, [pc, #392]	; (400634 <sd_mmc_check+0x2ac>)
  4004aa:	681b      	ldr	r3, [r3, #0]
  4004ac:	8999      	ldrh	r1, [r3, #12]
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  4004ae:	0409      	lsls	r1, r1, #16
  4004b0:	f243 1007 	movw	r0, #12551	; 0x3107
  4004b4:	4b62      	ldr	r3, [pc, #392]	; (400640 <sd_mmc_check+0x2b8>)
  4004b6:	4798      	blx	r3
  4004b8:	2800      	cmp	r0, #0
  4004ba:	d08d      	beq.n	4003d8 <sd_mmc_check+0x50>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  4004bc:	4b5d      	ldr	r3, [pc, #372]	; (400634 <sd_mmc_check+0x2ac>)
  4004be:	681b      	ldr	r3, [r3, #0]
  4004c0:	7bda      	ldrb	r2, [r3, #15]
  4004c2:	f012 0f01 	tst.w	r2, #1
  4004c6:	f040 81ee 	bne.w	4008a6 <sd_mmc_check+0x51e>
	if (IS_SDIO()) {
  4004ca:	4b5a      	ldr	r3, [pc, #360]	; (400634 <sd_mmc_check+0x2ac>)
  4004cc:	681b      	ldr	r3, [r3, #0]
  4004ce:	7bdb      	ldrb	r3, [r3, #15]
  4004d0:	f013 0f04 	tst.w	r3, #4
  4004d4:	f000 829d 	beq.w	400a12 <sd_mmc_check+0x68a>
  4004d8:	2509      	movs	r5, #9
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_old, 0, &addr_cis[i]);
  4004da:	2700      	movs	r7, #0
  4004dc:	4e57      	ldr	r6, [pc, #348]	; (40063c <sd_mmc_check+0x2b4>)
  4004de:	f1a5 0309 	sub.w	r3, r5, #9
  4004e2:	aa03      	add	r2, sp, #12
  4004e4:	4413      	add	r3, r2
  4004e6:	9300      	str	r3, [sp, #0]
  4004e8:	463b      	mov	r3, r7
  4004ea:	462a      	mov	r2, r5
  4004ec:	4639      	mov	r1, r7
  4004ee:	4638      	mov	r0, r7
  4004f0:	47b0      	blx	r6
		addr_old++;
  4004f2:	3501      	adds	r5, #1
	for(i = 0; i < 4; i++) {
  4004f4:	2d0d      	cmp	r5, #13
  4004f6:	d1f2      	bne.n	4004de <sd_mmc_check+0x156>
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
  4004f8:	f89d 300d 	ldrb.w	r3, [sp, #13]
  4004fc:	f89d 900c 	ldrb.w	r9, [sp, #12]
  400500:	eb09 2903 	add.w	r9, r9, r3, lsl #8
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
  400504:	f89d 300e 	ldrb.w	r3, [sp, #14]
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
  400508:	eb09 4903 	add.w	r9, r9, r3, lsl #16
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
  40050c:	f89d 300f 	ldrb.w	r3, [sp, #15]
  400510:	eb09 6903 	add.w	r9, r9, r3, lsl #24
	addr_new = addr_old;
  400514:	464e      	mov	r6, r9
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  400516:	f04f 0800 	mov.w	r8, #0
  40051a:	4f48      	ldr	r7, [pc, #288]	; (40063c <sd_mmc_check+0x2b4>)
  40051c:	e23a      	b.n	400994 <sd_mmc_check+0x60c>
	resp = driver_get_response();
  40051e:	4b49      	ldr	r3, [pc, #292]	; (400644 <sd_mmc_check+0x2bc>)
  400520:	4798      	blx	r3
	if (resp == 0xFFFFFFFF) {
  400522:	f1b0 3fff 	cmp.w	r0, #4294967295
  400526:	f000 834a 	beq.w	400bbe <sd_mmc_check+0x836>
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE))
  40052a:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40052e:	f5b0 7fd5 	cmp.w	r0, #426	; 0x1aa
  400532:	f47f af51 	bne.w	4003d8 <sd_mmc_check+0x50>
	*v2 = 1;
  400536:	46b9      	mov	r9, r7
  400538:	e760      	b.n	4003fc <sd_mmc_check+0x74>
	resp = driver_get_response();
  40053a:	4b42      	ldr	r3, [pc, #264]	; (400644 <sd_mmc_check+0x2bc>)
  40053c:	4798      	blx	r3
	if ((resp & OCR_SDIO_NF) == 0) {
  40053e:	f010 4fe0 	tst.w	r0, #1879048192	; 0x70000000
  400542:	f43f af63 	beq.w	40040c <sd_mmc_check+0x84>
  400546:	f241 3589 	movw	r5, #5001	; 0x1389
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
  40054a:	f244 5805 	movw	r8, #17669	; 0x4505
  40054e:	4e3c      	ldr	r6, [pc, #240]	; (400640 <sd_mmc_check+0x2b8>)
		resp = driver_get_response();
  400550:	4f3c      	ldr	r7, [pc, #240]	; (400644 <sd_mmc_check+0x2bc>)
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
  400552:	f400 11fc 	and.w	r1, r0, #2064384	; 0x1f8000
  400556:	4640      	mov	r0, r8
  400558:	47b0      	blx	r6
  40055a:	2800      	cmp	r0, #0
  40055c:	f43f af3c 	beq.w	4003d8 <sd_mmc_check+0x50>
		resp = driver_get_response();
  400560:	47b8      	blx	r7
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
  400562:	2800      	cmp	r0, #0
  400564:	db02      	blt.n	40056c <sd_mmc_check+0x1e4>
		if (cmd5_retry-- == 0) {
  400566:	3d01      	subs	r5, #1
  400568:	d1f3      	bne.n	400552 <sd_mmc_check+0x1ca>
  40056a:	e735      	b.n	4003d8 <sd_mmc_check+0x50>
	if ((resp & OCR_SDIO_MP) > 0) {
  40056c:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
  400570:	d104      	bne.n	40057c <sd_mmc_check+0x1f4>
		sd_mmc_card->type = CARD_TYPE_SDIO;
  400572:	4b30      	ldr	r3, [pc, #192]	; (400634 <sd_mmc_check+0x2ac>)
  400574:	681b      	ldr	r3, [r3, #0]
  400576:	2204      	movs	r2, #4
  400578:	73da      	strb	r2, [r3, #15]
  40057a:	e74e      	b.n	40041a <sd_mmc_check+0x92>
		sd_mmc_card->type = CARD_TYPE_SD_COMBO;
  40057c:	4b2d      	ldr	r3, [pc, #180]	; (400634 <sd_mmc_check+0x2ac>)
  40057e:	681b      	ldr	r3, [r3, #0]
  400580:	2205      	movs	r2, #5
  400582:	73da      	strb	r2, [r3, #15]
  400584:	f1b9 0f00 	cmp.w	r9, #0
  400588:	4f32      	ldr	r7, [pc, #200]	; (400654 <sd_mmc_check+0x2cc>)
  40058a:	bf14      	ite	ne
  40058c:	46b9      	movne	r9, r7
  40058e:	f44f 19fc 	moveq.w	r9, #2064384	; 0x1f8000
	if ((resp & OCR_SDIO_NF) == 0) {
  400592:	f640 0535 	movw	r5, #2101	; 0x835
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  400596:	f04f 0800 	mov.w	r8, #0
  40059a:	4e29      	ldr	r6, [pc, #164]	; (400640 <sd_mmc_check+0x2b8>)
		resp = driver_get_response();
  40059c:	4f29      	ldr	r7, [pc, #164]	; (400644 <sd_mmc_check+0x2bc>)
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  40059e:	4641      	mov	r1, r8
  4005a0:	f241 1037 	movw	r0, #4407	; 0x1137
  4005a4:	47b0      	blx	r6
  4005a6:	b148      	cbz	r0, 4005bc <sd_mmc_check+0x234>
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
  4005a8:	4649      	mov	r1, r9
  4005aa:	f244 5029 	movw	r0, #17705	; 0x4529
  4005ae:	47b0      	blx	r6
  4005b0:	b120      	cbz	r0, 4005bc <sd_mmc_check+0x234>
		resp = driver_get_response();
  4005b2:	47b8      	blx	r7
		if (resp & OCR_POWER_UP_BUSY) {
  4005b4:	2800      	cmp	r0, #0
  4005b6:	db20      	blt.n	4005fa <sd_mmc_check+0x272>
		if (retry-- == 0) {
  4005b8:	3d01      	subs	r5, #1
  4005ba:	d1f0      	bne.n	40059e <sd_mmc_check+0x216>
			sd_mmc_card->type = CARD_TYPE_MMC;
  4005bc:	4b1d      	ldr	r3, [pc, #116]	; (400634 <sd_mmc_check+0x2ac>)
  4005be:	681b      	ldr	r3, [r3, #0]
  4005c0:	2202      	movs	r2, #2
  4005c2:	73da      	strb	r2, [r3, #15]
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  4005c4:	2100      	movs	r1, #0
  4005c6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4005ca:	4b1d      	ldr	r3, [pc, #116]	; (400640 <sd_mmc_check+0x2b8>)
  4005cc:	4798      	blx	r3
  4005ce:	2800      	cmp	r0, #0
  4005d0:	f43f af02 	beq.w	4003d8 <sd_mmc_check+0x50>
  4005d4:	f241 0569 	movw	r5, #4201	; 0x1069
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  4005d8:	f8df 8078 	ldr.w	r8, [pc, #120]	; 400654 <sd_mmc_check+0x2cc>
  4005dc:	4e18      	ldr	r6, [pc, #96]	; (400640 <sd_mmc_check+0x2b8>)
		resp = driver_get_response();
  4005de:	4f19      	ldr	r7, [pc, #100]	; (400644 <sd_mmc_check+0x2bc>)
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  4005e0:	4641      	mov	r1, r8
  4005e2:	f244 5001 	movw	r0, #17665	; 0x4501
  4005e6:	47b0      	blx	r6
  4005e8:	2800      	cmp	r0, #0
  4005ea:	f43f aef5 	beq.w	4003d8 <sd_mmc_check+0x50>
		resp = driver_get_response();
  4005ee:	47b8      	blx	r7
		if (resp & OCR_POWER_UP_BUSY) {
  4005f0:	2800      	cmp	r0, #0
  4005f2:	db31      	blt.n	400658 <sd_mmc_check+0x2d0>
		if (retry-- == 0) {
  4005f4:	3d01      	subs	r5, #1
  4005f6:	d1f3      	bne.n	4005e0 <sd_mmc_check+0x258>
  4005f8:	e6ee      	b.n	4003d8 <sd_mmc_check+0x50>
			if ((resp & OCR_CCS) != 0) {
  4005fa:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
  4005fe:	d005      	beq.n	40060c <sd_mmc_check+0x284>
				sd_mmc_card->type |= CARD_TYPE_HC;
  400600:	4b0c      	ldr	r3, [pc, #48]	; (400634 <sd_mmc_check+0x2ac>)
  400602:	681a      	ldr	r2, [r3, #0]
  400604:	7bd3      	ldrb	r3, [r2, #15]
  400606:	f043 0308 	orr.w	r3, r3, #8
  40060a:	73d3      	strb	r3, [r2, #15]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  40060c:	4b09      	ldr	r3, [pc, #36]	; (400634 <sd_mmc_check+0x2ac>)
  40060e:	681b      	ldr	r3, [r3, #0]
  400610:	7bdb      	ldrb	r3, [r3, #15]
  400612:	f013 0f01 	tst.w	r3, #1
  400616:	f43f af00 	beq.w	40041a <sd_mmc_check+0x92>
		if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  40061a:	2100      	movs	r1, #0
  40061c:	f645 3002 	movw	r0, #23298	; 0x5b02
  400620:	4b07      	ldr	r3, [pc, #28]	; (400640 <sd_mmc_check+0x2b8>)
  400622:	4798      	blx	r3
  400624:	2800      	cmp	r0, #0
  400626:	f47f aef8 	bne.w	40041a <sd_mmc_check+0x92>
  40062a:	e6d5      	b.n	4003d8 <sd_mmc_check+0x50>
  40062c:	004001d9 	.word	0x004001d9
  400630:	00400341 	.word	0x00400341
  400634:	20400a0c 	.word	0x20400a0c
  400638:	0040172b 	.word	0x0040172b
  40063c:	004002d5 	.word	0x004002d5
  400640:	0040174d 	.word	0x0040174d
  400644:	00401771 	.word	0x00401771
  400648:	0040030d 	.word	0x0040030d
  40064c:	0040cdb4 	.word	0x0040cdb4
  400650:	0040cdd0 	.word	0x0040cdd0
  400654:	401f8000 	.word	0x401f8000
			if ((resp & OCR_ACCESS_MODE_MASK)
  400658:	f000 40c0 	and.w	r0, r0, #1610612736	; 0x60000000
  40065c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  400660:	d027      	beq.n	4006b2 <sd_mmc_check+0x32a>
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  400662:	2100      	movs	r1, #0
  400664:	f645 3002 	movw	r0, #23298	; 0x5b02
  400668:	4ba5      	ldr	r3, [pc, #660]	; (400900 <sd_mmc_check+0x578>)
  40066a:	4798      	blx	r3
  40066c:	2800      	cmp	r0, #0
  40066e:	f43f aeb3 	beq.w	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->rca = 1;
  400672:	4ba4      	ldr	r3, [pc, #656]	; (400904 <sd_mmc_check+0x57c>)
  400674:	681b      	ldr	r3, [r3, #0]
  400676:	2201      	movs	r2, #1
  400678:	819a      	strh	r2, [r3, #12]
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
  40067a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40067e:	f241 1003 	movw	r0, #4355	; 0x1103
  400682:	4b9f      	ldr	r3, [pc, #636]	; (400900 <sd_mmc_check+0x578>)
  400684:	4798      	blx	r3
  400686:	2800      	cmp	r0, #0
  400688:	f43f aea6 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!sd_mmc_cmd9_mci()) {
  40068c:	4b9e      	ldr	r3, [pc, #632]	; (400908 <sd_mmc_check+0x580>)
  40068e:	4798      	blx	r3
  400690:	2800      	cmp	r0, #0
  400692:	f43f aea1 	beq.w	4003d8 <sd_mmc_check+0x50>
	switch (MMC_CSD_SPEC_VERS(sd_mmc_card->csd)) {
  400696:	4b9b      	ldr	r3, [pc, #620]	; (400904 <sd_mmc_check+0x57c>)
  400698:	681a      	ldr	r2, [r3, #0]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  40069a:	7c93      	ldrb	r3, [r2, #18]
	value &=  ((uint32_t)1 << size) - 1;
  40069c:	f3c3 0383 	ubfx	r3, r3, #2, #4
  4006a0:	3b01      	subs	r3, #1
  4006a2:	2b03      	cmp	r3, #3
  4006a4:	d80c      	bhi.n	4006c0 <sd_mmc_check+0x338>
  4006a6:	e8df f013 	tbh	[pc, r3, lsl #1]
  4006aa:	00cd      	.short	0x00cd
  4006ac:	00d300d0 	.word	0x00d300d0
  4006b0:	00d6      	.short	0x00d6
				sd_mmc_card->type |= CARD_TYPE_HC;
  4006b2:	4b94      	ldr	r3, [pc, #592]	; (400904 <sd_mmc_check+0x57c>)
  4006b4:	681a      	ldr	r2, [r3, #0]
  4006b6:	7bd3      	ldrb	r3, [r2, #15]
  4006b8:	f043 0308 	orr.w	r3, r3, #8
  4006bc:	73d3      	strb	r3, [r2, #15]
  4006be:	e7d0      	b.n	400662 <sd_mmc_check+0x2da>
		sd_mmc_card->version = CARD_VER_MMC_1_2;
  4006c0:	2312      	movs	r3, #18
  4006c2:	7413      	strb	r3, [r2, #16]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4006c4:	7d53      	ldrb	r3, [r2, #21]
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
  4006c6:	f3c3 00c3 	ubfx	r0, r3, #3, #4
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  4006ca:	f003 0307 	and.w	r3, r3, #7
	sd_mmc_card->clock = unit * mul * 1000;
  4006ce:	498f      	ldr	r1, [pc, #572]	; (40090c <sd_mmc_check+0x584>)
  4006d0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  4006d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  4006d8:	fb03 f301 	mul.w	r3, r3, r1
  4006dc:	498c      	ldr	r1, [pc, #560]	; (400910 <sd_mmc_check+0x588>)
  4006de:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  4006e2:	fb03 f301 	mul.w	r3, r3, r1
  4006e6:	6013      	str	r3, [r2, #0]
  4006e8:	7e91      	ldrb	r1, [r2, #26]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  4006ea:	7e50      	ldrb	r0, [r2, #25]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4006ec:	7e13      	ldrb	r3, [r2, #24]
  4006ee:	029b      	lsls	r3, r3, #10
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4006f0:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
  4006f4:	ea43 13a1 	orr.w	r3, r3, r1, asr #6
	value &=  ((uint32_t)1 << size) - 1;
  4006f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
  4006fc:	f640 71ff 	movw	r1, #4095	; 0xfff
  400700:	428b      	cmp	r3, r1
  400702:	d00f      	beq.n	400724 <sd_mmc_check+0x39c>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400704:	7f10      	ldrb	r0, [r2, #28]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400706:	7ed1      	ldrb	r1, [r2, #27]
  400708:	0049      	lsls	r1, r1, #1
  40070a:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  40070e:	3301      	adds	r3, #1
	value &=  ((uint32_t)1 << size) - 1;
  400710:	f001 0107 	and.w	r1, r1, #7
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  400714:	3102      	adds	r1, #2
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  400716:	408b      	lsls	r3, r1
  400718:	7dd1      	ldrb	r1, [r2, #23]
  40071a:	f001 010f 	and.w	r1, r1, #15
		sd_mmc_card->capacity = blocknr *
  40071e:	408b      	lsls	r3, r1
			(1 << MMC_CSD_READ_BL_LEN(sd_mmc_card->csd)) / 1024;
  400720:	0a9b      	lsrs	r3, r3, #10
		sd_mmc_card->capacity = blocknr *
  400722:	6053      	str	r3, [r2, #4]
			(uint32_t)sd_mmc_card->rca << 16)) {
  400724:	8991      	ldrh	r1, [r2, #12]
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  400726:	0409      	lsls	r1, r1, #16
  400728:	f243 1007 	movw	r0, #12551	; 0x3107
  40072c:	4b74      	ldr	r3, [pc, #464]	; (400900 <sd_mmc_check+0x578>)
  40072e:	4798      	blx	r3
  400730:	2800      	cmp	r0, #0
  400732:	f43f ae51 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
  400736:	4b73      	ldr	r3, [pc, #460]	; (400904 <sd_mmc_check+0x57c>)
  400738:	681b      	ldr	r3, [r3, #0]
  40073a:	7c1b      	ldrb	r3, [r3, #16]
  40073c:	2b3f      	cmp	r3, #63	; 0x3f
  40073e:	f240 8097 	bls.w	400870 <sd_mmc_check+0x4e8>
	if (!driver_adtc_start(MMC_CMD8_SEND_EXT_CSD, 0,
  400742:	2100      	movs	r1, #0
  400744:	9100      	str	r1, [sp, #0]
  400746:	2301      	movs	r3, #1
  400748:	f44f 7200 	mov.w	r2, #512	; 0x200
  40074c:	4871      	ldr	r0, [pc, #452]	; (400914 <sd_mmc_check+0x58c>)
  40074e:	4d72      	ldr	r5, [pc, #456]	; (400918 <sd_mmc_check+0x590>)
  400750:	47a8      	blx	r5
  400752:	2800      	cmp	r0, #0
  400754:	f43f ae40 	beq.w	4003d8 <sd_mmc_check+0x50>
  400758:	2500      	movs	r5, #0
		if (!driver_read_word(&ext_csd)) {
  40075a:	4e70      	ldr	r6, [pc, #448]	; (40091c <sd_mmc_check+0x594>)
  40075c:	a803      	add	r0, sp, #12
  40075e:	47b0      	blx	r6
  400760:	2800      	cmp	r0, #0
  400762:	f43f ae39 	beq.w	4003d8 <sd_mmc_check+0x50>
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
  400766:	3501      	adds	r5, #1
  400768:	b2ad      	uxth	r5, r5
  40076a:	2d32      	cmp	r5, #50	; 0x32
  40076c:	d1f6      	bne.n	40075c <sd_mmc_check+0x3d4>
			& MMC_CTYPE_52MHZ;
  40076e:	9e03      	ldr	r6, [sp, #12]
  400770:	f006 0602 	and.w	r6, r6, #2
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
  400774:	4b63      	ldr	r3, [pc, #396]	; (400904 <sd_mmc_check+0x57c>)
  400776:	681b      	ldr	r3, [r3, #0]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400778:	7e9a      	ldrb	r2, [r3, #26]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  40077a:	7e59      	ldrb	r1, [r3, #25]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  40077c:	7e1b      	ldrb	r3, [r3, #24]
  40077e:	029b      	lsls	r3, r3, #10
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400780:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  400784:	ea43 13a2 	orr.w	r3, r3, r2, asr #6
	value &=  ((uint32_t)1 << size) - 1;
  400788:	f3c3 030b 	ubfx	r3, r3, #0, #12
  40078c:	f640 72ff 	movw	r2, #4095	; 0xfff
  400790:	4293      	cmp	r3, r2
  400792:	d10e      	bne.n	4007b2 <sd_mmc_check+0x42a>
			if (!driver_read_word(&sec_count)) {
  400794:	4f61      	ldr	r7, [pc, #388]	; (40091c <sd_mmc_check+0x594>)
  400796:	a804      	add	r0, sp, #16
  400798:	47b8      	blx	r7
  40079a:	2800      	cmp	r0, #0
  40079c:	f43f ae1c 	beq.w	4003d8 <sd_mmc_check+0x50>
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
  4007a0:	3501      	adds	r5, #1
  4007a2:	b2ad      	uxth	r5, r5
  4007a4:	2d35      	cmp	r5, #53	; 0x35
  4007a6:	d9f6      	bls.n	400796 <sd_mmc_check+0x40e>
		sd_mmc_card->capacity = sec_count / 2;
  4007a8:	4b56      	ldr	r3, [pc, #344]	; (400904 <sd_mmc_check+0x57c>)
  4007aa:	681a      	ldr	r2, [r3, #0]
  4007ac:	9b04      	ldr	r3, [sp, #16]
  4007ae:	085b      	lsrs	r3, r3, #1
  4007b0:	6053      	str	r3, [r2, #4]
		if (!driver_read_word(&sec_count)) {
  4007b2:	4f5a      	ldr	r7, [pc, #360]	; (40091c <sd_mmc_check+0x594>)
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  4007b4:	2d7f      	cmp	r5, #127	; 0x7f
  4007b6:	d951      	bls.n	40085c <sd_mmc_check+0x4d4>
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
  4007b8:	4b59      	ldr	r3, [pc, #356]	; (400920 <sd_mmc_check+0x598>)
  4007ba:	7818      	ldrb	r0, [r3, #0]
  4007bc:	4b59      	ldr	r3, [pc, #356]	; (400924 <sd_mmc_check+0x59c>)
  4007be:	4798      	blx	r3
  4007c0:	2803      	cmp	r0, #3
  4007c2:	d91d      	bls.n	400800 <sd_mmc_check+0x478>
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
  4007c4:	4b56      	ldr	r3, [pc, #344]	; (400920 <sd_mmc_check+0x598>)
  4007c6:	7818      	ldrb	r0, [r3, #0]
  4007c8:	4b56      	ldr	r3, [pc, #344]	; (400924 <sd_mmc_check+0x59c>)
  4007ca:	4798      	blx	r3
  4007cc:	4605      	mov	r5, r0
	switch (bus_width) {
  4007ce:	2804      	cmp	r0, #4
  4007d0:	d04c      	beq.n	40086c <sd_mmc_check+0x4e4>
		arg = MMC_CMD6_ACCESS_SET_BITS
  4007d2:	4b55      	ldr	r3, [pc, #340]	; (400928 <sd_mmc_check+0x5a0>)
  4007d4:	4955      	ldr	r1, [pc, #340]	; (40092c <sd_mmc_check+0x5a4>)
  4007d6:	2808      	cmp	r0, #8
  4007d8:	bf18      	it	ne
  4007da:	4619      	movne	r1, r3
	if (!driver_send_cmd(MMC_CMD6_SWITCH, arg)) {
  4007dc:	f243 1006 	movw	r0, #12550	; 0x3106
  4007e0:	4b47      	ldr	r3, [pc, #284]	; (400900 <sd_mmc_check+0x578>)
  4007e2:	4798      	blx	r3
  4007e4:	2800      	cmp	r0, #0
  4007e6:	f43f adf7 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  4007ea:	4b51      	ldr	r3, [pc, #324]	; (400930 <sd_mmc_check+0x5a8>)
  4007ec:	4798      	blx	r3
  4007ee:	f010 0f80 	tst.w	r0, #128	; 0x80
  4007f2:	f47f adf1 	bne.w	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->bus_width = bus_width;
  4007f6:	4b43      	ldr	r3, [pc, #268]	; (400904 <sd_mmc_check+0x57c>)
  4007f8:	681b      	ldr	r3, [r3, #0]
  4007fa:	745d      	strb	r5, [r3, #17]
			sd_mmc_configure_slot();
  4007fc:	4b4d      	ldr	r3, [pc, #308]	; (400934 <sd_mmc_check+0x5ac>)
  4007fe:	4798      	blx	r3
		if (driver_is_high_speed_capable() && b_authorize_high_speed) {
  400800:	4b4d      	ldr	r3, [pc, #308]	; (400938 <sd_mmc_check+0x5b0>)
  400802:	4798      	blx	r3
  400804:	b1be      	cbz	r6, 400836 <sd_mmc_check+0x4ae>
  400806:	b1b0      	cbz	r0, 400836 <sd_mmc_check+0x4ae>
	if (!driver_send_cmd(MMC_CMD6_SWITCH,
  400808:	494c      	ldr	r1, [pc, #304]	; (40093c <sd_mmc_check+0x5b4>)
  40080a:	f243 1006 	movw	r0, #12550	; 0x3106
  40080e:	4b3c      	ldr	r3, [pc, #240]	; (400900 <sd_mmc_check+0x578>)
  400810:	4798      	blx	r3
  400812:	2800      	cmp	r0, #0
  400814:	f43f ade0 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400818:	4b45      	ldr	r3, [pc, #276]	; (400930 <sd_mmc_check+0x5a8>)
  40081a:	4798      	blx	r3
  40081c:	f010 0f80 	tst.w	r0, #128	; 0x80
  400820:	f47f adda 	bne.w	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->high_speed = 1;
  400824:	4b37      	ldr	r3, [pc, #220]	; (400904 <sd_mmc_check+0x57c>)
  400826:	681b      	ldr	r3, [r3, #0]
  400828:	2201      	movs	r2, #1
  40082a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock = 52000000lu;
  40082e:	4a44      	ldr	r2, [pc, #272]	; (400940 <sd_mmc_check+0x5b8>)
  400830:	601a      	str	r2, [r3, #0]
			sd_mmc_configure_slot();
  400832:	4b40      	ldr	r3, [pc, #256]	; (400934 <sd_mmc_check+0x5ac>)
  400834:	4798      	blx	r3
		arg = MMC_CMD6_ACCESS_SET_BITS
  400836:	250a      	movs	r5, #10
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400838:	f44f 7800 	mov.w	r8, #512	; 0x200
  40083c:	f241 1710 	movw	r7, #4368	; 0x1110
  400840:	4e2f      	ldr	r6, [pc, #188]	; (400900 <sd_mmc_check+0x578>)
  400842:	e01d      	b.n	400880 <sd_mmc_check+0x4f8>
		sd_mmc_card->version = CARD_VER_MMC_1_4;
  400844:	2314      	movs	r3, #20
  400846:	7413      	strb	r3, [r2, #16]
  400848:	e73c      	b.n	4006c4 <sd_mmc_check+0x33c>
		sd_mmc_card->version = CARD_VER_MMC_2_2;
  40084a:	2322      	movs	r3, #34	; 0x22
  40084c:	7413      	strb	r3, [r2, #16]
  40084e:	e739      	b.n	4006c4 <sd_mmc_check+0x33c>
		sd_mmc_card->version = CARD_VER_MMC_3;
  400850:	2330      	movs	r3, #48	; 0x30
  400852:	7413      	strb	r3, [r2, #16]
  400854:	e736      	b.n	4006c4 <sd_mmc_check+0x33c>
		sd_mmc_card->version = CARD_VER_MMC_4;
  400856:	2340      	movs	r3, #64	; 0x40
  400858:	7413      	strb	r3, [r2, #16]
  40085a:	e733      	b.n	4006c4 <sd_mmc_check+0x33c>
		if (!driver_read_word(&sec_count)) {
  40085c:	a804      	add	r0, sp, #16
  40085e:	47b8      	blx	r7
  400860:	2800      	cmp	r0, #0
  400862:	f43f adb9 	beq.w	4003d8 <sd_mmc_check+0x50>
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  400866:	3501      	adds	r5, #1
  400868:	b2ad      	uxth	r5, r5
  40086a:	e7a3      	b.n	4007b4 <sd_mmc_check+0x42c>
		arg = MMC_CMD6_ACCESS_SET_BITS
  40086c:	4935      	ldr	r1, [pc, #212]	; (400944 <sd_mmc_check+0x5bc>)
  40086e:	e7b5      	b.n	4007dc <sd_mmc_check+0x454>
		sd_mmc_configure_slot();
  400870:	4b30      	ldr	r3, [pc, #192]	; (400934 <sd_mmc_check+0x5ac>)
  400872:	4798      	blx	r3
  400874:	e7df      	b.n	400836 <sd_mmc_check+0x4ae>
  400876:	3d01      	subs	r5, #1
	while (retry--) {
  400878:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
  40087c:	f43f adac 	beq.w	4003d8 <sd_mmc_check+0x50>
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400880:	4641      	mov	r1, r8
  400882:	4638      	mov	r0, r7
  400884:	47b0      	blx	r6
  400886:	2800      	cmp	r0, #0
  400888:	d0f5      	beq.n	400876 <sd_mmc_check+0x4ee>
  40088a:	e10e      	b.n	400aaa <sd_mmc_check+0x722>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  40088c:	7ed9      	ldrb	r1, [r3, #27]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  40088e:	7e98      	ldrb	r0, [r3, #26]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400890:	7e5a      	ldrb	r2, [r3, #25]
  400892:	0412      	lsls	r2, r2, #16
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400894:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  400898:	430a      	orrs	r2, r1
	value &=  ((uint32_t)1 << size) - 1;
  40089a:	f3c2 0215 	ubfx	r2, r2, #0, #22
				* 512;
  40089e:	3201      	adds	r2, #1
  4008a0:	0252      	lsls	r2, r2, #9
		sd_mmc_card->capacity =
  4008a2:	605a      	str	r2, [r3, #4]
  4008a4:	e600      	b.n	4004a8 <sd_mmc_check+0x120>
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  4008a6:	8999      	ldrh	r1, [r3, #12]
  4008a8:	0409      	lsls	r1, r1, #16
  4008aa:	f241 1037 	movw	r0, #4407	; 0x1137
  4008ae:	4b14      	ldr	r3, [pc, #80]	; (400900 <sd_mmc_check+0x578>)
  4008b0:	4798      	blx	r3
  4008b2:	2800      	cmp	r0, #0
  4008b4:	f43f ad90 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!driver_adtc_start(SD_ACMD51_SEND_SCR, 0,
  4008b8:	2301      	movs	r3, #1
  4008ba:	9300      	str	r3, [sp, #0]
  4008bc:	2208      	movs	r2, #8
  4008be:	2100      	movs	r1, #0
  4008c0:	4821      	ldr	r0, [pc, #132]	; (400948 <sd_mmc_check+0x5c0>)
  4008c2:	4d15      	ldr	r5, [pc, #84]	; (400918 <sd_mmc_check+0x590>)
  4008c4:	47a8      	blx	r5
  4008c6:	2800      	cmp	r0, #0
  4008c8:	f43f ad86 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!driver_start_read_blocks(scr, 1)) {
  4008cc:	2101      	movs	r1, #1
  4008ce:	a804      	add	r0, sp, #16
  4008d0:	4b1e      	ldr	r3, [pc, #120]	; (40094c <sd_mmc_check+0x5c4>)
  4008d2:	4798      	blx	r3
  4008d4:	2800      	cmp	r0, #0
  4008d6:	f43f ad7f 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!driver_wait_end_of_read_blocks()) {
  4008da:	4b1d      	ldr	r3, [pc, #116]	; (400950 <sd_mmc_check+0x5c8>)
  4008dc:	4798      	blx	r3
  4008de:	2800      	cmp	r0, #0
  4008e0:	f43f ad7a 	beq.w	4003d8 <sd_mmc_check+0x50>
	switch (SD_SCR_SD_SPEC(scr)) {
  4008e4:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4008e8:	f003 030f 	and.w	r3, r3, #15
  4008ec:	2b01      	cmp	r3, #1
  4008ee:	d036      	beq.n	40095e <sd_mmc_check+0x5d6>
  4008f0:	b383      	cbz	r3, 400954 <sd_mmc_check+0x5cc>
  4008f2:	2b02      	cmp	r3, #2
  4008f4:	d038      	beq.n	400968 <sd_mmc_check+0x5e0>
		sd_mmc_card->version = CARD_VER_SD_1_0;
  4008f6:	4b03      	ldr	r3, [pc, #12]	; (400904 <sd_mmc_check+0x57c>)
  4008f8:	681b      	ldr	r3, [r3, #0]
  4008fa:	2210      	movs	r2, #16
  4008fc:	741a      	strb	r2, [r3, #16]
  4008fe:	e5e4      	b.n	4004ca <sd_mmc_check+0x142>
  400900:	0040174d 	.word	0x0040174d
  400904:	20400a0c 	.word	0x20400a0c
  400908:	0040030d 	.word	0x0040030d
  40090c:	0040cdb4 	.word	0x0040cdb4
  400910:	0040cd74 	.word	0x0040cd74
  400914:	00081108 	.word	0x00081108
  400918:	004017a9 	.word	0x004017a9
  40091c:	00401871 	.word	0x00401871
  400920:	20400a15 	.word	0x20400a15
  400924:	00401655 	.word	0x00401655
  400928:	01b70000 	.word	0x01b70000
  40092c:	01b70200 	.word	0x01b70200
  400930:	00401771 	.word	0x00401771
  400934:	004001ad 	.word	0x004001ad
  400938:	0040165f 	.word	0x0040165f
  40093c:	03b90100 	.word	0x03b90100
  400940:	03197500 	.word	0x03197500
  400944:	01b70100 	.word	0x01b70100
  400948:	00081133 	.word	0x00081133
  40094c:	004018e5 	.word	0x004018e5
  400950:	004019dd 	.word	0x004019dd
		sd_mmc_card->version = CARD_VER_SD_1_0;
  400954:	4b9b      	ldr	r3, [pc, #620]	; (400bc4 <sd_mmc_check+0x83c>)
  400956:	681b      	ldr	r3, [r3, #0]
  400958:	2210      	movs	r2, #16
  40095a:	741a      	strb	r2, [r3, #16]
  40095c:	e5b5      	b.n	4004ca <sd_mmc_check+0x142>
		sd_mmc_card->version = CARD_VER_SD_1_10;
  40095e:	4b99      	ldr	r3, [pc, #612]	; (400bc4 <sd_mmc_check+0x83c>)
  400960:	681b      	ldr	r3, [r3, #0]
  400962:	221a      	movs	r2, #26
  400964:	741a      	strb	r2, [r3, #16]
  400966:	e5b0      	b.n	4004ca <sd_mmc_check+0x142>
		if (SD_SCR_SD_SPEC3(scr) == SD_SCR_SD_SPEC_3_00) {
  400968:	f89d 3012 	ldrb.w	r3, [sp, #18]
  40096c:	09db      	lsrs	r3, r3, #7
			sd_mmc_card->version = CARD_VER_SD_3_0;
  40096e:	4b95      	ldr	r3, [pc, #596]	; (400bc4 <sd_mmc_check+0x83c>)
  400970:	681b      	ldr	r3, [r3, #0]
  400972:	bf14      	ite	ne
  400974:	2230      	movne	r2, #48	; 0x30
			sd_mmc_card->version = CARD_VER_SD_2_0;
  400976:	2220      	moveq	r2, #32
  400978:	741a      	strb	r2, [r3, #16]
  40097a:	e5a6      	b.n	4004ca <sd_mmc_check+0x142>
		if (buf[1] == 0) {
  40097c:	f89d 3011 	ldrb.w	r3, [sp, #17]
  400980:	2b00      	cmp	r3, #0
  400982:	f43f ad29 	beq.w	4003d8 <sd_mmc_check+0x50>
		addr_new += buf[1]-1;
  400986:	3302      	adds	r3, #2
  400988:	441e      	add	r6, r3
		if (addr_new > (addr_old + 256)) {
  40098a:	f509 7380 	add.w	r3, r9, #256	; 0x100
  40098e:	429e      	cmp	r6, r3
  400990:	f63f ad22 	bhi.w	4003d8 <sd_mmc_check+0x50>
	addr_new = addr_old;
  400994:	2500      	movs	r5, #0
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  400996:	ab04      	add	r3, sp, #16
  400998:	442b      	add	r3, r5
  40099a:	9300      	str	r3, [sp, #0]
  40099c:	4643      	mov	r3, r8
  40099e:	1972      	adds	r2, r6, r5
  4009a0:	4641      	mov	r1, r8
  4009a2:	4640      	mov	r0, r8
  4009a4:	47b8      	blx	r7
  4009a6:	3501      	adds	r5, #1
		for(i=0; i<3; i++) {
  4009a8:	2d03      	cmp	r5, #3
  4009aa:	d1f4      	bne.n	400996 <sd_mmc_check+0x60e>
		if (buf[0] == SDIO_CISTPL_END) {
  4009ac:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4009b0:	2bff      	cmp	r3, #255	; 0xff
  4009b2:	f43f ad11 	beq.w	4003d8 <sd_mmc_check+0x50>
		if (buf[0] == SDIO_CISTPL_FUNCE && buf[2] == 0x00) {
  4009b6:	2b22      	cmp	r3, #34	; 0x22
  4009b8:	d1e0      	bne.n	40097c <sd_mmc_check+0x5f4>
  4009ba:	f89d 3012 	ldrb.w	r3, [sp, #18]
  4009be:	2b00      	cmp	r3, #0
  4009c0:	d1dc      	bne.n	40097c <sd_mmc_check+0x5f4>
  4009c2:	ad04      	add	r5, sp, #16
  4009c4:	f106 0906 	add.w	r9, r6, #6
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  4009c8:	f04f 0800 	mov.w	r8, #0
  4009cc:	4f7e      	ldr	r7, [pc, #504]	; (400bc8 <sd_mmc_check+0x840>)
  4009ce:	9500      	str	r5, [sp, #0]
  4009d0:	4643      	mov	r3, r8
  4009d2:	4632      	mov	r2, r6
  4009d4:	4641      	mov	r1, r8
  4009d6:	4640      	mov	r0, r8
  4009d8:	47b8      	blx	r7
		addr_new++;
  4009da:	3601      	adds	r6, #1
  4009dc:	3501      	adds	r5, #1
	for(i = 0; i < 6; i++) {
  4009de:	454e      	cmp	r6, r9
  4009e0:	d1f5      	bne.n	4009ce <sd_mmc_check+0x646>
	tplfe_max_tran_speed = buf[5];
  4009e2:	f89d 3015 	ldrb.w	r3, [sp, #21]
  4009e6:	2b32      	cmp	r3, #50	; 0x32
  4009e8:	bf28      	it	cs
  4009ea:	2332      	movcs	r3, #50	; 0x32
	sd_mmc_card->clock = unit * mul * 1000;
  4009ec:	4a75      	ldr	r2, [pc, #468]	; (400bc4 <sd_mmc_check+0x83c>)
  4009ee:	6812      	ldr	r2, [r2, #0]
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
  4009f0:	f3c3 00c3 	ubfx	r0, r3, #3, #4
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
  4009f4:	f003 0307 	and.w	r3, r3, #7
	sd_mmc_card->clock = unit * mul * 1000;
  4009f8:	4974      	ldr	r1, [pc, #464]	; (400bcc <sd_mmc_check+0x844>)
  4009fa:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  4009fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  400a02:	fb03 f301 	mul.w	r3, r3, r1
  400a06:	4972      	ldr	r1, [pc, #456]	; (400bd0 <sd_mmc_check+0x848>)
  400a08:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  400a0c:	fb03 f301 	mul.w	r3, r3, r1
  400a10:	6013      	str	r3, [r2, #0]
	if ((4 <= driver_get_bus_width(sd_mmc_slot_sel))) {
  400a12:	4b70      	ldr	r3, [pc, #448]	; (400bd4 <sd_mmc_check+0x84c>)
  400a14:	7818      	ldrb	r0, [r3, #0]
  400a16:	4b70      	ldr	r3, [pc, #448]	; (400bd8 <sd_mmc_check+0x850>)
  400a18:	4798      	blx	r3
  400a1a:	2803      	cmp	r0, #3
  400a1c:	d922      	bls.n	400a64 <sd_mmc_check+0x6dc>
		if (IS_SDIO()) {
  400a1e:	4b69      	ldr	r3, [pc, #420]	; (400bc4 <sd_mmc_check+0x83c>)
  400a20:	681b      	ldr	r3, [r3, #0]
  400a22:	7bdb      	ldrb	r3, [r3, #15]
  400a24:	f013 0f04 	tst.w	r3, #4
  400a28:	d146      	bne.n	400ab8 <sd_mmc_check+0x730>
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  400a2a:	4b66      	ldr	r3, [pc, #408]	; (400bc4 <sd_mmc_check+0x83c>)
  400a2c:	681b      	ldr	r3, [r3, #0]
  400a2e:	7bda      	ldrb	r2, [r3, #15]
  400a30:	f012 0f01 	tst.w	r2, #1
  400a34:	d014      	beq.n	400a60 <sd_mmc_check+0x6d8>
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  400a36:	8999      	ldrh	r1, [r3, #12]
  400a38:	0409      	lsls	r1, r1, #16
  400a3a:	f241 1037 	movw	r0, #4407	; 0x1137
  400a3e:	4b67      	ldr	r3, [pc, #412]	; (400bdc <sd_mmc_check+0x854>)
  400a40:	4798      	blx	r3
  400a42:	2800      	cmp	r0, #0
  400a44:	f43f acc8 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!driver_send_cmd(SD_ACMD6_SET_BUS_WIDTH, 0x2)) {
  400a48:	2102      	movs	r1, #2
  400a4a:	f241 1006 	movw	r0, #4358	; 0x1106
  400a4e:	4b63      	ldr	r3, [pc, #396]	; (400bdc <sd_mmc_check+0x854>)
  400a50:	4798      	blx	r3
  400a52:	2800      	cmp	r0, #0
  400a54:	f43f acc0 	beq.w	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->bus_width = 4;
  400a58:	4b5a      	ldr	r3, [pc, #360]	; (400bc4 <sd_mmc_check+0x83c>)
  400a5a:	681b      	ldr	r3, [r3, #0]
  400a5c:	2204      	movs	r2, #4
  400a5e:	745a      	strb	r2, [r3, #17]
		sd_mmc_configure_slot();
  400a60:	4b5f      	ldr	r3, [pc, #380]	; (400be0 <sd_mmc_check+0x858>)
  400a62:	4798      	blx	r3
	if (driver_is_high_speed_capable()) {
  400a64:	4b5f      	ldr	r3, [pc, #380]	; (400be4 <sd_mmc_check+0x85c>)
  400a66:	4798      	blx	r3
  400a68:	b180      	cbz	r0, 400a8c <sd_mmc_check+0x704>
		if (IS_SDIO()) {
  400a6a:	4b56      	ldr	r3, [pc, #344]	; (400bc4 <sd_mmc_check+0x83c>)
  400a6c:	681b      	ldr	r3, [r3, #0]
  400a6e:	7bdb      	ldrb	r3, [r3, #15]
  400a70:	f013 0f04 	tst.w	r3, #4
  400a74:	d141      	bne.n	400afa <sd_mmc_check+0x772>
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  400a76:	4b53      	ldr	r3, [pc, #332]	; (400bc4 <sd_mmc_check+0x83c>)
  400a78:	681b      	ldr	r3, [r3, #0]
  400a7a:	7bda      	ldrb	r2, [r3, #15]
  400a7c:	f012 0f01 	tst.w	r2, #1
  400a80:	d002      	beq.n	400a88 <sd_mmc_check+0x700>
			if (sd_mmc_card->version > CARD_VER_SD_1_0) {
  400a82:	7c1b      	ldrb	r3, [r3, #16]
  400a84:	2b10      	cmp	r3, #16
  400a86:	d85e      	bhi.n	400b46 <sd_mmc_check+0x7be>
		sd_mmc_configure_slot();
  400a88:	4b55      	ldr	r3, [pc, #340]	; (400be0 <sd_mmc_check+0x858>)
  400a8a:	4798      	blx	r3
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400a8c:	4b4d      	ldr	r3, [pc, #308]	; (400bc4 <sd_mmc_check+0x83c>)
  400a8e:	681b      	ldr	r3, [r3, #0]
  400a90:	7bdb      	ldrb	r3, [r3, #15]
  400a92:	f013 0f01 	tst.w	r3, #1
  400a96:	d008      	beq.n	400aaa <sd_mmc_check+0x722>
		if (!driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400a98:	f44f 7100 	mov.w	r1, #512	; 0x200
  400a9c:	f241 1010 	movw	r0, #4368	; 0x1110
  400aa0:	4b4e      	ldr	r3, [pc, #312]	; (400bdc <sd_mmc_check+0x854>)
  400aa2:	4798      	blx	r3
	if (sd_mmc_is_spi()? sd_mmc_spi_card_init()
  400aa4:	2800      	cmp	r0, #0
  400aa6:	f43f ac97 	beq.w	4003d8 <sd_mmc_check+0x50>
		sd_mmc_card->state = SD_MMC_CARD_STATE_READY;
  400aaa:	4b46      	ldr	r3, [pc, #280]	; (400bc4 <sd_mmc_check+0x83c>)
  400aac:	681b      	ldr	r3, [r3, #0]
  400aae:	2200      	movs	r2, #0
  400ab0:	739a      	strb	r2, [r3, #14]
		sd_mmc_deselect_slot();
  400ab2:	4b4d      	ldr	r3, [pc, #308]	; (400be8 <sd_mmc_check+0x860>)
  400ab4:	4798      	blx	r3
		return SD_MMC_INIT_ONGOING;
  400ab6:	e471      	b.n	40039c <sd_mmc_check+0x14>
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_CAP,
  400ab8:	ab04      	add	r3, sp, #16
  400aba:	9300      	str	r3, [sp, #0]
  400abc:	2300      	movs	r3, #0
  400abe:	2208      	movs	r2, #8
  400ac0:	4619      	mov	r1, r3
  400ac2:	4618      	mov	r0, r3
  400ac4:	4d40      	ldr	r5, [pc, #256]	; (400bc8 <sd_mmc_check+0x840>)
  400ac6:	47a8      	blx	r5
  400ac8:	2800      	cmp	r0, #0
  400aca:	f43f ac85 	beq.w	4003d8 <sd_mmc_check+0x50>
	if ((u8_value & SDIO_CAP_4BLS) != SDIO_CAP_4BLS) {
  400ace:	f99d 3010 	ldrsb.w	r3, [sp, #16]
  400ad2:	2b00      	cmp	r3, #0
  400ad4:	daa9      	bge.n	400a2a <sd_mmc_check+0x6a2>
	u8_value = SDIO_BUSWIDTH_4B;
  400ad6:	ab14      	add	r3, sp, #80	; 0x50
  400ad8:	2202      	movs	r2, #2
  400ada:	f803 2d40 	strb.w	r2, [r3, #-64]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_BUS_CTRL,
  400ade:	9300      	str	r3, [sp, #0]
  400ae0:	2301      	movs	r3, #1
  400ae2:	2207      	movs	r2, #7
  400ae4:	2100      	movs	r1, #0
  400ae6:	4618      	mov	r0, r3
  400ae8:	47a8      	blx	r5
  400aea:	2800      	cmp	r0, #0
  400aec:	f43f ac74 	beq.w	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->bus_width = 4;
  400af0:	4b34      	ldr	r3, [pc, #208]	; (400bc4 <sd_mmc_check+0x83c>)
  400af2:	681b      	ldr	r3, [r3, #0]
  400af4:	2204      	movs	r2, #4
  400af6:	745a      	strb	r2, [r3, #17]
  400af8:	e797      	b.n	400a2a <sd_mmc_check+0x6a2>
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_HS, 0, &u8_value)) {
  400afa:	ab04      	add	r3, sp, #16
  400afc:	9300      	str	r3, [sp, #0]
  400afe:	2300      	movs	r3, #0
  400b00:	2213      	movs	r2, #19
  400b02:	4619      	mov	r1, r3
  400b04:	4618      	mov	r0, r3
  400b06:	4d30      	ldr	r5, [pc, #192]	; (400bc8 <sd_mmc_check+0x840>)
  400b08:	47a8      	blx	r5
  400b0a:	2800      	cmp	r0, #0
  400b0c:	f43f ac64 	beq.w	4003d8 <sd_mmc_check+0x50>
	if ((u8_value & SDIO_SHS) != SDIO_SHS) {
  400b10:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400b14:	f013 0f01 	tst.w	r3, #1
  400b18:	d0ad      	beq.n	400a76 <sd_mmc_check+0x6ee>
	u8_value = SDIO_EHS;
  400b1a:	ab14      	add	r3, sp, #80	; 0x50
  400b1c:	2202      	movs	r2, #2
  400b1e:	f803 2d40 	strb.w	r2, [r3, #-64]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_HS,
  400b22:	9300      	str	r3, [sp, #0]
  400b24:	2301      	movs	r3, #1
  400b26:	2213      	movs	r2, #19
  400b28:	2100      	movs	r1, #0
  400b2a:	4618      	mov	r0, r3
  400b2c:	47a8      	blx	r5
  400b2e:	2800      	cmp	r0, #0
  400b30:	f43f ac52 	beq.w	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->high_speed = 1;
  400b34:	4b23      	ldr	r3, [pc, #140]	; (400bc4 <sd_mmc_check+0x83c>)
  400b36:	681b      	ldr	r3, [r3, #0]
  400b38:	2201      	movs	r2, #1
  400b3a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock *= 2;
  400b3e:	681a      	ldr	r2, [r3, #0]
  400b40:	0052      	lsls	r2, r2, #1
  400b42:	601a      	str	r2, [r3, #0]
  400b44:	e797      	b.n	400a76 <sd_mmc_check+0x6ee>
	uint8_t switch_status[SD_SW_STATUS_BSIZE] = {0};
  400b46:	2540      	movs	r5, #64	; 0x40
  400b48:	462a      	mov	r2, r5
  400b4a:	2100      	movs	r1, #0
  400b4c:	a804      	add	r0, sp, #16
  400b4e:	4b27      	ldr	r3, [pc, #156]	; (400bec <sd_mmc_check+0x864>)
  400b50:	4798      	blx	r3
	if (!driver_adtc_start(SD_CMD6_SWITCH_FUNC,
  400b52:	2301      	movs	r3, #1
  400b54:	9300      	str	r3, [sp, #0]
  400b56:	462a      	mov	r2, r5
  400b58:	4925      	ldr	r1, [pc, #148]	; (400bf0 <sd_mmc_check+0x868>)
  400b5a:	4826      	ldr	r0, [pc, #152]	; (400bf4 <sd_mmc_check+0x86c>)
  400b5c:	4d26      	ldr	r5, [pc, #152]	; (400bf8 <sd_mmc_check+0x870>)
  400b5e:	47a8      	blx	r5
  400b60:	2800      	cmp	r0, #0
  400b62:	f43f ac39 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!driver_start_read_blocks(switch_status, 1)) {
  400b66:	2101      	movs	r1, #1
  400b68:	a804      	add	r0, sp, #16
  400b6a:	4b24      	ldr	r3, [pc, #144]	; (400bfc <sd_mmc_check+0x874>)
  400b6c:	4798      	blx	r3
  400b6e:	2800      	cmp	r0, #0
  400b70:	f43f ac32 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!driver_wait_end_of_read_blocks()) {
  400b74:	4b22      	ldr	r3, [pc, #136]	; (400c00 <sd_mmc_check+0x878>)
  400b76:	4798      	blx	r3
  400b78:	2800      	cmp	r0, #0
  400b7a:	f43f ac2d 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400b7e:	4b21      	ldr	r3, [pc, #132]	; (400c04 <sd_mmc_check+0x87c>)
  400b80:	4798      	blx	r3
  400b82:	f010 0f80 	tst.w	r0, #128	; 0x80
  400b86:	f47f ac27 	bne.w	4003d8 <sd_mmc_check+0x50>
	if (SD_SW_STATUS_FUN_GRP1_RC(switch_status)
  400b8a:	f89d 3020 	ldrb.w	r3, [sp, #32]
  400b8e:	f003 030f 	and.w	r3, r3, #15
  400b92:	2b0f      	cmp	r3, #15
  400b94:	f43f af78 	beq.w	400a88 <sd_mmc_check+0x700>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400b98:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400b9c:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
	if (SD_SW_STATUS_FUN_GRP1_BUSY(switch_status)) {
  400ba0:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
  400ba4:	f47f ac18 	bne.w	4003d8 <sd_mmc_check+0x50>
	driver_send_clock();
  400ba8:	4b17      	ldr	r3, [pc, #92]	; (400c08 <sd_mmc_check+0x880>)
  400baa:	4798      	blx	r3
	sd_mmc_card->high_speed = 1;
  400bac:	4b05      	ldr	r3, [pc, #20]	; (400bc4 <sd_mmc_check+0x83c>)
  400bae:	681b      	ldr	r3, [r3, #0]
  400bb0:	2201      	movs	r2, #1
  400bb2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock *= 2;
  400bb6:	681a      	ldr	r2, [r3, #0]
  400bb8:	0052      	lsls	r2, r2, #1
  400bba:	601a      	str	r2, [r3, #0]
  400bbc:	e764      	b.n	400a88 <sd_mmc_check+0x700>
	*v2 = 0;
  400bbe:	f04f 0900 	mov.w	r9, #0
  400bc2:	e41b      	b.n	4003fc <sd_mmc_check+0x74>
  400bc4:	20400a0c 	.word	0x20400a0c
  400bc8:	004002d5 	.word	0x004002d5
  400bcc:	0040cdb4 	.word	0x0040cdb4
  400bd0:	0040cdd0 	.word	0x0040cdd0
  400bd4:	20400a15 	.word	0x20400a15
  400bd8:	00401655 	.word	0x00401655
  400bdc:	0040174d 	.word	0x0040174d
  400be0:	004001ad 	.word	0x004001ad
  400be4:	0040165f 	.word	0x0040165f
  400be8:	00400341 	.word	0x00400341
  400bec:	00406ac5 	.word	0x00406ac5
  400bf0:	80ffff01 	.word	0x80ffff01
  400bf4:	00081106 	.word	0x00081106
  400bf8:	004017a9 	.word	0x004017a9
  400bfc:	004018e5 	.word	0x004018e5
  400c00:	004019dd 	.word	0x004019dd
  400c04:	00401771 	.word	0x00401771
  400c08:	0040172b 	.word	0x0040172b

00400c0c <sd_mmc_get_type>:

card_type_t sd_mmc_get_type(uint8_t slot)
{
  400c0c:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  400c0e:	4b05      	ldr	r3, [pc, #20]	; (400c24 <sd_mmc_get_type+0x18>)
  400c10:	4798      	blx	r3
  400c12:	b108      	cbz	r0, 400c18 <sd_mmc_get_type+0xc>
		return CARD_TYPE_UNKNOWN;
  400c14:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->type;
}
  400c16:	bd08      	pop	{r3, pc}
	sd_mmc_deselect_slot();
  400c18:	4b03      	ldr	r3, [pc, #12]	; (400c28 <sd_mmc_get_type+0x1c>)
  400c1a:	4798      	blx	r3
	return sd_mmc_card->type;
  400c1c:	4b03      	ldr	r3, [pc, #12]	; (400c2c <sd_mmc_get_type+0x20>)
  400c1e:	681b      	ldr	r3, [r3, #0]
  400c20:	7bd8      	ldrb	r0, [r3, #15]
  400c22:	bd08      	pop	{r3, pc}
  400c24:	004001d9 	.word	0x004001d9
  400c28:	00400341 	.word	0x00400341
  400c2c:	20400a0c 	.word	0x20400a0c

00400c30 <sd_mmc_get_capacity>:
	sd_mmc_deselect_slot();
	return sd_mmc_card->version;
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
  400c30:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  400c32:	4b05      	ldr	r3, [pc, #20]	; (400c48 <sd_mmc_get_capacity+0x18>)
  400c34:	4798      	blx	r3
  400c36:	b108      	cbz	r0, 400c3c <sd_mmc_get_capacity+0xc>
		return 0;
  400c38:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->capacity;
}
  400c3a:	bd08      	pop	{r3, pc}
	sd_mmc_deselect_slot();
  400c3c:	4b03      	ldr	r3, [pc, #12]	; (400c4c <sd_mmc_get_capacity+0x1c>)
  400c3e:	4798      	blx	r3
	return sd_mmc_card->capacity;
  400c40:	4b03      	ldr	r3, [pc, #12]	; (400c50 <sd_mmc_get_capacity+0x20>)
  400c42:	681b      	ldr	r3, [r3, #0]
  400c44:	6858      	ldr	r0, [r3, #4]
  400c46:	bd08      	pop	{r3, pc}
  400c48:	004001d9 	.word	0x004001d9
  400c4c:	00400341 	.word	0x00400341
  400c50:	20400a0c 	.word	0x20400a0c

00400c54 <sd_mmc_is_write_protected>:
			== SD_MMC_0_WP_DETECT_VALUE) {
		return true;
	}
#endif
	return false;
}
  400c54:	2000      	movs	r0, #0
  400c56:	4770      	bx	lr

00400c58 <sd_mmc_init_read_blocks>:

sd_mmc_err_t sd_mmc_init_read_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  400c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400c5c:	b082      	sub	sp, #8
  400c5e:	468a      	mov	sl, r1
  400c60:	4691      	mov	r9, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  400c62:	4b26      	ldr	r3, [pc, #152]	; (400cfc <sd_mmc_init_read_blocks+0xa4>)
  400c64:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  400c66:	4680      	mov	r8, r0
  400c68:	b118      	cbz	r0, 400c72 <sd_mmc_init_read_blocks+0x1a>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
  400c6a:	4640      	mov	r0, r8
  400c6c:	b002      	add	sp, #8
  400c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400c72:	4c23      	ldr	r4, [pc, #140]	; (400d00 <sd_mmc_init_read_blocks+0xa8>)
					(uint32_t)sd_mmc_card->rca << 16)) {
  400c74:	4e23      	ldr	r6, [pc, #140]	; (400d04 <sd_mmc_init_read_blocks+0xac>)
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  400c76:	4d24      	ldr	r5, [pc, #144]	; (400d08 <sd_mmc_init_read_blocks+0xb0>)
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  400c78:	4f24      	ldr	r7, [pc, #144]	; (400d0c <sd_mmc_init_read_blocks+0xb4>)
					(uint32_t)sd_mmc_card->rca << 16)) {
  400c7a:	6833      	ldr	r3, [r6, #0]
  400c7c:	8999      	ldrh	r1, [r3, #12]
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  400c7e:	0409      	lsls	r1, r1, #16
  400c80:	f241 100d 	movw	r0, #4365	; 0x110d
  400c84:	47a8      	blx	r5
  400c86:	b128      	cbz	r0, 400c94 <sd_mmc_init_read_blocks+0x3c>
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  400c88:	47b8      	blx	r7
  400c8a:	f410 7f80 	tst.w	r0, #256	; 0x100
  400c8e:	d117      	bne.n	400cc0 <sd_mmc_init_read_blocks+0x68>
		if (nec_timeout-- == 0) {
  400c90:	3c01      	subs	r4, #1
  400c92:	d1f2      	bne.n	400c7a <sd_mmc_init_read_blocks+0x22>
		sd_mmc_deselect_slot();
  400c94:	4b1e      	ldr	r3, [pc, #120]	; (400d10 <sd_mmc_init_read_blocks+0xb8>)
  400c96:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400c98:	f04f 0805 	mov.w	r8, #5
  400c9c:	e7e5      	b.n	400c6a <sd_mmc_init_read_blocks+0x12>
		resp = driver_get_response();
  400c9e:	4b1b      	ldr	r3, [pc, #108]	; (400d0c <sd_mmc_init_read_blocks+0xb4>)
  400ca0:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  400ca2:	4b1c      	ldr	r3, [pc, #112]	; (400d14 <sd_mmc_init_read_blocks+0xbc>)
  400ca4:	4003      	ands	r3, r0
  400ca6:	b933      	cbnz	r3, 400cb6 <sd_mmc_init_read_blocks+0x5e>
	sd_mmc_nb_block_remaining = nb_block;
  400ca8:	4b1b      	ldr	r3, [pc, #108]	; (400d18 <sd_mmc_init_read_blocks+0xc0>)
  400caa:	f8a3 9000 	strh.w	r9, [r3]
	sd_mmc_nb_block_to_tranfer = nb_block;
  400cae:	4b1b      	ldr	r3, [pc, #108]	; (400d1c <sd_mmc_init_read_blocks+0xc4>)
  400cb0:	f8a3 9000 	strh.w	r9, [r3]
	return SD_MMC_OK;
  400cb4:	e7d9      	b.n	400c6a <sd_mmc_init_read_blocks+0x12>
			sd_mmc_deselect_slot();
  400cb6:	4b16      	ldr	r3, [pc, #88]	; (400d10 <sd_mmc_init_read_blocks+0xb8>)
  400cb8:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400cba:	f04f 0805 	mov.w	r8, #5
  400cbe:	e7d4      	b.n	400c6a <sd_mmc_init_read_blocks+0x12>
		cmd = SDMMC_CMD17_READ_SINGLE_BLOCK;
  400cc0:	4b17      	ldr	r3, [pc, #92]	; (400d20 <sd_mmc_init_read_blocks+0xc8>)
  400cc2:	4818      	ldr	r0, [pc, #96]	; (400d24 <sd_mmc_init_read_blocks+0xcc>)
  400cc4:	f1b9 0f01 	cmp.w	r9, #1
  400cc8:	bf98      	it	ls
  400cca:	4618      	movls	r0, r3
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  400ccc:	4b0d      	ldr	r3, [pc, #52]	; (400d04 <sd_mmc_init_read_blocks+0xac>)
  400cce:	681b      	ldr	r3, [r3, #0]
  400cd0:	7bdb      	ldrb	r3, [r3, #15]
  400cd2:	f013 0f08 	tst.w	r3, #8
  400cd6:	d101      	bne.n	400cdc <sd_mmc_init_read_blocks+0x84>
		arg = (start * SD_MMC_BLOCK_SIZE);
  400cd8:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  400cdc:	2301      	movs	r3, #1
  400cde:	9300      	str	r3, [sp, #0]
  400ce0:	464b      	mov	r3, r9
  400ce2:	f44f 7200 	mov.w	r2, #512	; 0x200
  400ce6:	4651      	mov	r1, sl
  400ce8:	4c0f      	ldr	r4, [pc, #60]	; (400d28 <sd_mmc_init_read_blocks+0xd0>)
  400cea:	47a0      	blx	r4
  400cec:	2800      	cmp	r0, #0
  400cee:	d1d6      	bne.n	400c9e <sd_mmc_init_read_blocks+0x46>
		sd_mmc_deselect_slot();
  400cf0:	4b07      	ldr	r3, [pc, #28]	; (400d10 <sd_mmc_init_read_blocks+0xb8>)
  400cf2:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400cf4:	f04f 0805 	mov.w	r8, #5
  400cf8:	e7b7      	b.n	400c6a <sd_mmc_init_read_blocks+0x12>
  400cfa:	bf00      	nop
  400cfc:	004001d9 	.word	0x004001d9
  400d00:	00030d41 	.word	0x00030d41
  400d04:	20400a0c 	.word	0x20400a0c
  400d08:	0040174d 	.word	0x0040174d
  400d0c:	00401771 	.word	0x00401771
  400d10:	00400341 	.word	0x00400341
  400d14:	e4580000 	.word	0xe4580000
  400d18:	20400a10 	.word	0x20400a10
  400d1c:	20400a12 	.word	0x20400a12
  400d20:	00081111 	.word	0x00081111
  400d24:	00101112 	.word	0x00101112
  400d28:	004017a9 	.word	0x004017a9

00400d2c <sd_mmc_start_read_blocks>:

sd_mmc_err_t sd_mmc_start_read_blocks(void *dest, uint16_t nb_block)
{
  400d2c:	b510      	push	{r4, lr}
  400d2e:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);

	if (!driver_start_read_blocks(dest, nb_block)) {
  400d30:	4b06      	ldr	r3, [pc, #24]	; (400d4c <sd_mmc_start_read_blocks+0x20>)
  400d32:	4798      	blx	r3
  400d34:	b920      	cbnz	r0, 400d40 <sd_mmc_start_read_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400d36:	2200      	movs	r2, #0
  400d38:	4b05      	ldr	r3, [pc, #20]	; (400d50 <sd_mmc_start_read_blocks+0x24>)
  400d3a:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  400d3c:	2005      	movs	r0, #5
  400d3e:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  400d40:	4a03      	ldr	r2, [pc, #12]	; (400d50 <sd_mmc_start_read_blocks+0x24>)
  400d42:	8813      	ldrh	r3, [r2, #0]
  400d44:	1b1c      	subs	r4, r3, r4
  400d46:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  400d48:	2000      	movs	r0, #0
}
  400d4a:	bd10      	pop	{r4, pc}
  400d4c:	004018e5 	.word	0x004018e5
  400d50:	20400a10 	.word	0x20400a10

00400d54 <sd_mmc_wait_end_of_read_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(bool abort)
{
  400d54:	b510      	push	{r4, lr}
  400d56:	4604      	mov	r4, r0
	if (!driver_wait_end_of_read_blocks()) {
  400d58:	4b13      	ldr	r3, [pc, #76]	; (400da8 <sd_mmc_wait_end_of_read_blocks+0x54>)
  400d5a:	4798      	blx	r3
  400d5c:	b908      	cbnz	r0, 400d62 <sd_mmc_wait_end_of_read_blocks+0xe>
		return SD_MMC_ERR_COMM;
  400d5e:	2005      	movs	r0, #5
  400d60:	bd10      	pop	{r4, pc}
	}
	if (abort) {
  400d62:	b184      	cbz	r4, 400d86 <sd_mmc_wait_end_of_read_blocks+0x32>
		sd_mmc_nb_block_remaining = 0;
  400d64:	2200      	movs	r2, #0
  400d66:	4b11      	ldr	r3, [pc, #68]	; (400dac <sd_mmc_wait_end_of_read_blocks+0x58>)
  400d68:	801a      	strh	r2, [r3, #0]
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop read operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  400d6a:	4b11      	ldr	r3, [pc, #68]	; (400db0 <sd_mmc_wait_end_of_read_blocks+0x5c>)
  400d6c:	881b      	ldrh	r3, [r3, #0]
  400d6e:	2b01      	cmp	r3, #1
  400d70:	d00f      	beq.n	400d92 <sd_mmc_wait_end_of_read_blocks+0x3e>
		return SD_MMC_OK;
	}
	// WORKAROUND for no compliance card (Atmel Internal ref. !MMC7 !SD19):
	// The errors on this command must be ignored
	// and one retry can be necessary in SPI mode for no compliance card.
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  400d72:	2100      	movs	r1, #0
  400d74:	f243 100c 	movw	r0, #12556	; 0x310c
  400d78:	4b0e      	ldr	r3, [pc, #56]	; (400db4 <sd_mmc_wait_end_of_read_blocks+0x60>)
  400d7a:	4798      	blx	r3
  400d7c:	b168      	cbz	r0, 400d9a <sd_mmc_wait_end_of_read_blocks+0x46>
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
	}
	sd_mmc_deselect_slot();
  400d7e:	4b0e      	ldr	r3, [pc, #56]	; (400db8 <sd_mmc_wait_end_of_read_blocks+0x64>)
  400d80:	4798      	blx	r3
	return SD_MMC_OK;
  400d82:	2000      	movs	r0, #0
  400d84:	bd10      	pop	{r4, pc}
	} else if (sd_mmc_nb_block_remaining) {
  400d86:	4b09      	ldr	r3, [pc, #36]	; (400dac <sd_mmc_wait_end_of_read_blocks+0x58>)
  400d88:	881b      	ldrh	r3, [r3, #0]
  400d8a:	2b00      	cmp	r3, #0
  400d8c:	d0ed      	beq.n	400d6a <sd_mmc_wait_end_of_read_blocks+0x16>
		return SD_MMC_OK;
  400d8e:	2000      	movs	r0, #0
}
  400d90:	bd10      	pop	{r4, pc}
		sd_mmc_deselect_slot();
  400d92:	4b09      	ldr	r3, [pc, #36]	; (400db8 <sd_mmc_wait_end_of_read_blocks+0x64>)
  400d94:	4798      	blx	r3
		return SD_MMC_OK;
  400d96:	2000      	movs	r0, #0
  400d98:	bd10      	pop	{r4, pc}
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
  400d9a:	2100      	movs	r1, #0
  400d9c:	f243 100c 	movw	r0, #12556	; 0x310c
  400da0:	4b04      	ldr	r3, [pc, #16]	; (400db4 <sd_mmc_wait_end_of_read_blocks+0x60>)
  400da2:	4798      	blx	r3
  400da4:	e7eb      	b.n	400d7e <sd_mmc_wait_end_of_read_blocks+0x2a>
  400da6:	bf00      	nop
  400da8:	004019dd 	.word	0x004019dd
  400dac:	20400a10 	.word	0x20400a10
  400db0:	20400a12 	.word	0x20400a12
  400db4:	0040174d 	.word	0x0040174d
  400db8:	00400341 	.word	0x00400341

00400dbc <sd_mmc_init_write_blocks>:

sd_mmc_err_t sd_mmc_init_write_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  400dbc:	b570      	push	{r4, r5, r6, lr}
  400dbe:	b082      	sub	sp, #8
  400dc0:	460e      	mov	r6, r1
  400dc2:	4615      	mov	r5, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  400dc4:	4b16      	ldr	r3, [pc, #88]	; (400e20 <sd_mmc_init_write_blocks+0x64>)
  400dc6:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  400dc8:	4604      	mov	r4, r0
  400dca:	b9b8      	cbnz	r0, 400dfc <sd_mmc_init_write_blocks+0x40>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD25_WRITE_MULTIPLE_BLOCK;
	} else {
		cmd = SDMMC_CMD24_WRITE_BLOCK;
  400dcc:	4b15      	ldr	r3, [pc, #84]	; (400e24 <sd_mmc_init_write_blocks+0x68>)
  400dce:	4816      	ldr	r0, [pc, #88]	; (400e28 <sd_mmc_init_write_blocks+0x6c>)
  400dd0:	2d01      	cmp	r5, #1
  400dd2:	bf98      	it	ls
  400dd4:	4618      	movls	r0, r3
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  400dd6:	4b15      	ldr	r3, [pc, #84]	; (400e2c <sd_mmc_init_write_blocks+0x70>)
  400dd8:	681b      	ldr	r3, [r3, #0]
  400dda:	7bdb      	ldrb	r3, [r3, #15]
  400ddc:	f013 0f08 	tst.w	r3, #8
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
  400de0:	bf08      	it	eq
  400de2:	0276      	lsleq	r6, r6, #9
	}
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  400de4:	2301      	movs	r3, #1
  400de6:	9300      	str	r3, [sp, #0]
  400de8:	462b      	mov	r3, r5
  400dea:	f44f 7200 	mov.w	r2, #512	; 0x200
  400dee:	4631      	mov	r1, r6
  400df0:	4e0f      	ldr	r6, [pc, #60]	; (400e30 <sd_mmc_init_write_blocks+0x74>)
  400df2:	47b0      	blx	r6
  400df4:	b928      	cbnz	r0, 400e02 <sd_mmc_init_write_blocks+0x46>
		sd_mmc_deselect_slot();
  400df6:	4b0f      	ldr	r3, [pc, #60]	; (400e34 <sd_mmc_init_write_blocks+0x78>)
  400df8:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400dfa:	2405      	movs	r4, #5
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
  400dfc:	4620      	mov	r0, r4
  400dfe:	b002      	add	sp, #8
  400e00:	bd70      	pop	{r4, r5, r6, pc}
		resp = driver_get_response();
  400e02:	4b0d      	ldr	r3, [pc, #52]	; (400e38 <sd_mmc_init_write_blocks+0x7c>)
  400e04:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  400e06:	4b0d      	ldr	r3, [pc, #52]	; (400e3c <sd_mmc_init_write_blocks+0x80>)
  400e08:	4003      	ands	r3, r0
  400e0a:	b923      	cbnz	r3, 400e16 <sd_mmc_init_write_blocks+0x5a>
	sd_mmc_nb_block_remaining = nb_block;
  400e0c:	4b0c      	ldr	r3, [pc, #48]	; (400e40 <sd_mmc_init_write_blocks+0x84>)
  400e0e:	801d      	strh	r5, [r3, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
  400e10:	4b0c      	ldr	r3, [pc, #48]	; (400e44 <sd_mmc_init_write_blocks+0x88>)
  400e12:	801d      	strh	r5, [r3, #0]
	return SD_MMC_OK;
  400e14:	e7f2      	b.n	400dfc <sd_mmc_init_write_blocks+0x40>
			sd_mmc_deselect_slot();
  400e16:	4b07      	ldr	r3, [pc, #28]	; (400e34 <sd_mmc_init_write_blocks+0x78>)
  400e18:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400e1a:	2405      	movs	r4, #5
  400e1c:	e7ee      	b.n	400dfc <sd_mmc_init_write_blocks+0x40>
  400e1e:	bf00      	nop
  400e20:	004001d9 	.word	0x004001d9
  400e24:	00089118 	.word	0x00089118
  400e28:	00109119 	.word	0x00109119
  400e2c:	20400a0c 	.word	0x20400a0c
  400e30:	004017a9 	.word	0x004017a9
  400e34:	00400341 	.word	0x00400341
  400e38:	00401771 	.word	0x00401771
  400e3c:	e4580000 	.word	0xe4580000
  400e40:	20400a10 	.word	0x20400a10
  400e44:	20400a12 	.word	0x20400a12

00400e48 <sd_mmc_start_write_blocks>:

sd_mmc_err_t sd_mmc_start_write_blocks(const void *src, uint16_t nb_block)
{
  400e48:	b510      	push	{r4, lr}
  400e4a:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);
	if (!driver_start_write_blocks(src, nb_block)) {
  400e4c:	4b06      	ldr	r3, [pc, #24]	; (400e68 <sd_mmc_start_write_blocks+0x20>)
  400e4e:	4798      	blx	r3
  400e50:	b920      	cbnz	r0, 400e5c <sd_mmc_start_write_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400e52:	2200      	movs	r2, #0
  400e54:	4b05      	ldr	r3, [pc, #20]	; (400e6c <sd_mmc_start_write_blocks+0x24>)
  400e56:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  400e58:	2005      	movs	r0, #5
  400e5a:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  400e5c:	4a03      	ldr	r2, [pc, #12]	; (400e6c <sd_mmc_start_write_blocks+0x24>)
  400e5e:	8813      	ldrh	r3, [r2, #0]
  400e60:	1b1c      	subs	r4, r3, r4
  400e62:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  400e64:	2000      	movs	r0, #0
}
  400e66:	bd10      	pop	{r4, pc}
  400e68:	00401a41 	.word	0x00401a41
  400e6c:	20400a10 	.word	0x20400a10

00400e70 <sd_mmc_wait_end_of_write_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(bool abort)
{
  400e70:	b510      	push	{r4, lr}
  400e72:	4604      	mov	r4, r0
	if (!driver_wait_end_of_write_blocks()) {
  400e74:	4b12      	ldr	r3, [pc, #72]	; (400ec0 <sd_mmc_wait_end_of_write_blocks+0x50>)
  400e76:	4798      	blx	r3
  400e78:	b908      	cbnz	r0, 400e7e <sd_mmc_wait_end_of_write_blocks+0xe>
		return SD_MMC_ERR_COMM;
  400e7a:	2005      	movs	r0, #5
  400e7c:	bd10      	pop	{r4, pc}
	}
	if (abort) {
  400e7e:	b184      	cbz	r4, 400ea2 <sd_mmc_wait_end_of_write_blocks+0x32>
		sd_mmc_nb_block_remaining = 0;
  400e80:	2200      	movs	r2, #0
  400e82:	4b10      	ldr	r3, [pc, #64]	; (400ec4 <sd_mmc_wait_end_of_write_blocks+0x54>)
  400e84:	801a      	strh	r2, [r3, #0]
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop write operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  400e86:	4b10      	ldr	r3, [pc, #64]	; (400ec8 <sd_mmc_wait_end_of_write_blocks+0x58>)
  400e88:	881b      	ldrh	r3, [r3, #0]
  400e8a:	2b01      	cmp	r3, #1
  400e8c:	d00f      	beq.n	400eae <sd_mmc_wait_end_of_write_blocks+0x3e>
	}

	if (sd_mmc_is_mci()) {
		// Note: SPI multiblock writes terminate using a special
		// token, not a STOP_TRANSMISSION request.
		if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  400e8e:	2100      	movs	r1, #0
  400e90:	f243 100c 	movw	r0, #12556	; 0x310c
  400e94:	4b0d      	ldr	r3, [pc, #52]	; (400ecc <sd_mmc_wait_end_of_write_blocks+0x5c>)
  400e96:	4798      	blx	r3
  400e98:	b968      	cbnz	r0, 400eb6 <sd_mmc_wait_end_of_write_blocks+0x46>
			sd_mmc_deselect_slot();
  400e9a:	4b0d      	ldr	r3, [pc, #52]	; (400ed0 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400e9c:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400e9e:	2005      	movs	r0, #5
  400ea0:	bd10      	pop	{r4, pc}
	} else if (sd_mmc_nb_block_remaining) {
  400ea2:	4b08      	ldr	r3, [pc, #32]	; (400ec4 <sd_mmc_wait_end_of_write_blocks+0x54>)
  400ea4:	881b      	ldrh	r3, [r3, #0]
  400ea6:	2b00      	cmp	r3, #0
  400ea8:	d0ed      	beq.n	400e86 <sd_mmc_wait_end_of_write_blocks+0x16>
		return SD_MMC_OK;
  400eaa:	2000      	movs	r0, #0
		}
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
  400eac:	bd10      	pop	{r4, pc}
		sd_mmc_deselect_slot();
  400eae:	4b08      	ldr	r3, [pc, #32]	; (400ed0 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400eb0:	4798      	blx	r3
		return SD_MMC_OK;
  400eb2:	2000      	movs	r0, #0
  400eb4:	bd10      	pop	{r4, pc}
	sd_mmc_deselect_slot();
  400eb6:	4b06      	ldr	r3, [pc, #24]	; (400ed0 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400eb8:	4798      	blx	r3
	return SD_MMC_OK;
  400eba:	2000      	movs	r0, #0
  400ebc:	bd10      	pop	{r4, pc}
  400ebe:	bf00      	nop
  400ec0:	00401b39 	.word	0x00401b39
  400ec4:	20400a10 	.word	0x20400a10
  400ec8:	20400a12 	.word	0x20400a12
  400ecc:	0040174d 	.word	0x0040174d
  400ed0:	00400341 	.word	0x00400341

00400ed4 <sd_mmc_test_unit_ready>:
 */

static bool sd_mmc_ejected[2] = {false, false};

Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
  400ed4:	b510      	push	{r4, lr}
  400ed6:	4604      	mov	r4, r0
	switch (sd_mmc_check(slot))
  400ed8:	4b0f      	ldr	r3, [pc, #60]	; (400f18 <sd_mmc_test_unit_ready+0x44>)
  400eda:	4798      	blx	r3
  400edc:	2801      	cmp	r0, #1
  400ede:	d018      	beq.n	400f12 <sd_mmc_test_unit_ready+0x3e>
  400ee0:	b118      	cbz	r0, 400eea <sd_mmc_test_unit_ready+0x16>
  400ee2:	2802      	cmp	r0, #2
  400ee4:	d010      	beq.n	400f08 <sd_mmc_test_unit_ready+0x34>
	case SD_MMC_ERR_NO_CARD:
		sd_mmc_ejected[slot] = false;
		return CTRL_NO_PRESENT;

	default:
		return CTRL_FAIL;
  400ee6:	2001      	movs	r0, #1
  400ee8:	bd10      	pop	{r4, pc}
		if (sd_mmc_ejected[slot]) {
  400eea:	4b0c      	ldr	r3, [pc, #48]	; (400f1c <sd_mmc_test_unit_ready+0x48>)
  400eec:	5d1b      	ldrb	r3, [r3, r4]
  400eee:	b10b      	cbz	r3, 400ef4 <sd_mmc_test_unit_ready+0x20>
			return CTRL_NO_PRESENT;
  400ef0:	2002      	movs	r0, #2
	}
}
  400ef2:	bd10      	pop	{r4, pc}
		if (sd_mmc_get_type(slot) & (CARD_TYPE_SD | CARD_TYPE_MMC)) {
  400ef4:	4620      	mov	r0, r4
  400ef6:	4b0a      	ldr	r3, [pc, #40]	; (400f20 <sd_mmc_test_unit_ready+0x4c>)
  400ef8:	4798      	blx	r3
  400efa:	f000 0003 	and.w	r0, r0, #3
		return CTRL_NO_PRESENT;
  400efe:	2800      	cmp	r0, #0
  400f00:	bf14      	ite	ne
  400f02:	2000      	movne	r0, #0
  400f04:	2002      	moveq	r0, #2
  400f06:	bd10      	pop	{r4, pc}
		sd_mmc_ejected[slot] = false;
  400f08:	2200      	movs	r2, #0
  400f0a:	4b04      	ldr	r3, [pc, #16]	; (400f1c <sd_mmc_test_unit_ready+0x48>)
  400f0c:	551a      	strb	r2, [r3, r4]
		return CTRL_NO_PRESENT;
  400f0e:	2002      	movs	r0, #2
  400f10:	bd10      	pop	{r4, pc}
		return CTRL_BUSY;
  400f12:	2003      	movs	r0, #3
  400f14:	bd10      	pop	{r4, pc}
  400f16:	bf00      	nop
  400f18:	00400389 	.word	0x00400389
  400f1c:	20400a18 	.word	0x20400a18
  400f20:	00400c0d 	.word	0x00400c0d

00400f24 <sd_mmc_test_unit_ready_0>:

Ctrl_status sd_mmc_test_unit_ready_0(void)
{
  400f24:	b508      	push	{r3, lr}
	return sd_mmc_test_unit_ready(0);
  400f26:	2000      	movs	r0, #0
  400f28:	4b01      	ldr	r3, [pc, #4]	; (400f30 <sd_mmc_test_unit_ready_0+0xc>)
  400f2a:	4798      	blx	r3
}
  400f2c:	bd08      	pop	{r3, pc}
  400f2e:	bf00      	nop
  400f30:	00400ed5 	.word	0x00400ed5

00400f34 <sd_mmc_read_capacity>:
{
	return sd_mmc_test_unit_ready(1);
}

Ctrl_status sd_mmc_read_capacity(uint8_t slot, uint32_t *nb_sector)
{
  400f34:	b538      	push	{r3, r4, r5, lr}
  400f36:	4604      	mov	r4, r0
  400f38:	460d      	mov	r5, r1
	// Return last sector address (-1)
	*nb_sector = (sd_mmc_get_capacity(slot) * 2) - 1;
  400f3a:	4b04      	ldr	r3, [pc, #16]	; (400f4c <sd_mmc_read_capacity+0x18>)
  400f3c:	4798      	blx	r3
  400f3e:	0040      	lsls	r0, r0, #1
  400f40:	3801      	subs	r0, #1
  400f42:	6028      	str	r0, [r5, #0]
	return sd_mmc_test_unit_ready(slot);
  400f44:	4620      	mov	r0, r4
  400f46:	4b02      	ldr	r3, [pc, #8]	; (400f50 <sd_mmc_read_capacity+0x1c>)
  400f48:	4798      	blx	r3
}
  400f4a:	bd38      	pop	{r3, r4, r5, pc}
  400f4c:	00400c31 	.word	0x00400c31
  400f50:	00400ed5 	.word	0x00400ed5

00400f54 <sd_mmc_read_capacity_0>:

Ctrl_status sd_mmc_read_capacity_0(uint32_t *nb_sector)
{
  400f54:	b508      	push	{r3, lr}
	return sd_mmc_read_capacity(0, nb_sector);
  400f56:	4601      	mov	r1, r0
  400f58:	2000      	movs	r0, #0
  400f5a:	4b01      	ldr	r3, [pc, #4]	; (400f60 <sd_mmc_read_capacity_0+0xc>)
  400f5c:	4798      	blx	r3
}
  400f5e:	bd08      	pop	{r3, pc}
  400f60:	00400f35 	.word	0x00400f35

00400f64 <sd_mmc_wr_protect_0>:
{
	return sd_mmc_is_write_protected(slot);
}

bool sd_mmc_wr_protect_0(void)
{
  400f64:	b508      	push	{r3, lr}
	return sd_mmc_is_write_protected(slot);
  400f66:	2000      	movs	r0, #0
  400f68:	4b01      	ldr	r3, [pc, #4]	; (400f70 <sd_mmc_wr_protect_0+0xc>)
  400f6a:	4798      	blx	r3
	return sd_mmc_wr_protect(0);
}
  400f6c:	bd08      	pop	{r3, pc}
  400f6e:	bf00      	nop
  400f70:	00400c55 	.word	0x00400c55

00400f74 <sd_mmc_mem_2_ram>:
/**
 * \name MEM <-> RAM Interface
 * @{
 */
Ctrl_status sd_mmc_mem_2_ram(uint8_t slot, uint32_t addr, void *ram)
{
  400f74:	b510      	push	{r4, lr}
  400f76:	4614      	mov	r4, r2
	switch (sd_mmc_init_read_blocks(slot, addr, 1)) {
  400f78:	2201      	movs	r2, #1
  400f7a:	4b0a      	ldr	r3, [pc, #40]	; (400fa4 <sd_mmc_mem_2_ram+0x30>)
  400f7c:	4798      	blx	r3
  400f7e:	b120      	cbz	r0, 400f8a <sd_mmc_mem_2_ram+0x16>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
  400f80:	2802      	cmp	r0, #2
  400f82:	bf0c      	ite	eq
  400f84:	2002      	moveq	r0, #2
  400f86:	2001      	movne	r0, #1
  400f88:	bd10      	pop	{r4, pc}
	}
	if (SD_MMC_OK != sd_mmc_start_read_blocks(ram, 1)) {
  400f8a:	2101      	movs	r1, #1
  400f8c:	4620      	mov	r0, r4
  400f8e:	4b06      	ldr	r3, [pc, #24]	; (400fa8 <sd_mmc_mem_2_ram+0x34>)
  400f90:	4798      	blx	r3
  400f92:	b108      	cbz	r0, 400f98 <sd_mmc_mem_2_ram+0x24>
		return CTRL_FAIL;
  400f94:	2001      	movs	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
  400f96:	bd10      	pop	{r4, pc}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
  400f98:	4b04      	ldr	r3, [pc, #16]	; (400fac <sd_mmc_mem_2_ram+0x38>)
  400f9a:	4798      	blx	r3
		return CTRL_NO_PRESENT;
  400f9c:	3000      	adds	r0, #0
  400f9e:	bf18      	it	ne
  400fa0:	2001      	movne	r0, #1
  400fa2:	bd10      	pop	{r4, pc}
  400fa4:	00400c59 	.word	0x00400c59
  400fa8:	00400d2d 	.word	0x00400d2d
  400fac:	00400d55 	.word	0x00400d55

00400fb0 <sd_mmc_mem_2_ram_0>:

Ctrl_status sd_mmc_mem_2_ram_0(uint32_t addr, void *ram)
{
  400fb0:	b508      	push	{r3, lr}
	return sd_mmc_mem_2_ram(0, addr, ram);
  400fb2:	460a      	mov	r2, r1
  400fb4:	4601      	mov	r1, r0
  400fb6:	2000      	movs	r0, #0
  400fb8:	4b01      	ldr	r3, [pc, #4]	; (400fc0 <sd_mmc_mem_2_ram_0+0x10>)
  400fba:	4798      	blx	r3
}
  400fbc:	bd08      	pop	{r3, pc}
  400fbe:	bf00      	nop
  400fc0:	00400f75 	.word	0x00400f75

00400fc4 <sd_mmc_ram_2_mem>:
{
	return sd_mmc_mem_2_ram(1, addr, ram);
}

Ctrl_status sd_mmc_ram_2_mem(uint8_t slot, uint32_t addr, const void *ram)
{
  400fc4:	b510      	push	{r4, lr}
  400fc6:	4614      	mov	r4, r2
	switch (sd_mmc_init_write_blocks(slot, addr, 1)) {
  400fc8:	2201      	movs	r2, #1
  400fca:	4b0a      	ldr	r3, [pc, #40]	; (400ff4 <sd_mmc_ram_2_mem+0x30>)
  400fcc:	4798      	blx	r3
  400fce:	b120      	cbz	r0, 400fda <sd_mmc_ram_2_mem+0x16>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
  400fd0:	2802      	cmp	r0, #2
  400fd2:	bf0c      	ite	eq
  400fd4:	2002      	moveq	r0, #2
  400fd6:	2001      	movne	r0, #1
  400fd8:	bd10      	pop	{r4, pc}
	}
	if (SD_MMC_OK != sd_mmc_start_write_blocks(ram, 1)) {
  400fda:	2101      	movs	r1, #1
  400fdc:	4620      	mov	r0, r4
  400fde:	4b06      	ldr	r3, [pc, #24]	; (400ff8 <sd_mmc_ram_2_mem+0x34>)
  400fe0:	4798      	blx	r3
  400fe2:	b108      	cbz	r0, 400fe8 <sd_mmc_ram_2_mem+0x24>
		return CTRL_FAIL;
  400fe4:	2001      	movs	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
  400fe6:	bd10      	pop	{r4, pc}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
  400fe8:	4b04      	ldr	r3, [pc, #16]	; (400ffc <sd_mmc_ram_2_mem+0x38>)
  400fea:	4798      	blx	r3
		return CTRL_NO_PRESENT;
  400fec:	3000      	adds	r0, #0
  400fee:	bf18      	it	ne
  400ff0:	2001      	movne	r0, #1
  400ff2:	bd10      	pop	{r4, pc}
  400ff4:	00400dbd 	.word	0x00400dbd
  400ff8:	00400e49 	.word	0x00400e49
  400ffc:	00400e71 	.word	0x00400e71

00401000 <sd_mmc_ram_2_mem_0>:

Ctrl_status sd_mmc_ram_2_mem_0(uint32_t addr, const void *ram)
{
  401000:	b508      	push	{r3, lr}
	return sd_mmc_ram_2_mem(0, addr, ram);
  401002:	460a      	mov	r2, r1
  401004:	4601      	mov	r1, r0
  401006:	2000      	movs	r0, #0
  401008:	4b01      	ldr	r3, [pc, #4]	; (401010 <sd_mmc_ram_2_mem_0+0x10>)
  40100a:	4798      	blx	r3
}
  40100c:	bd08      	pop	{r3, pc}
  40100e:	bf00      	nop
  401010:	00400fc5 	.word	0x00400fc5

00401014 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401014:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401016:	4810      	ldr	r0, [pc, #64]	; (401058 <sysclk_init+0x44>)
  401018:	4b10      	ldr	r3, [pc, #64]	; (40105c <sysclk_init+0x48>)
  40101a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40101c:	213e      	movs	r1, #62	; 0x3e
  40101e:	2000      	movs	r0, #0
  401020:	4b0f      	ldr	r3, [pc, #60]	; (401060 <sysclk_init+0x4c>)
  401022:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401024:	4c0f      	ldr	r4, [pc, #60]	; (401064 <sysclk_init+0x50>)
  401026:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  401028:	2800      	cmp	r0, #0
  40102a:	d0fc      	beq.n	401026 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40102c:	4b0e      	ldr	r3, [pc, #56]	; (401068 <sysclk_init+0x54>)
  40102e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401030:	4a0e      	ldr	r2, [pc, #56]	; (40106c <sysclk_init+0x58>)
  401032:	4b0f      	ldr	r3, [pc, #60]	; (401070 <sysclk_init+0x5c>)
  401034:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  401036:	4c0f      	ldr	r4, [pc, #60]	; (401074 <sysclk_init+0x60>)
  401038:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40103a:	2800      	cmp	r0, #0
  40103c:	d0fc      	beq.n	401038 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40103e:	2002      	movs	r0, #2
  401040:	4b0d      	ldr	r3, [pc, #52]	; (401078 <sysclk_init+0x64>)
  401042:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401044:	2000      	movs	r0, #0
  401046:	4b0d      	ldr	r3, [pc, #52]	; (40107c <sysclk_init+0x68>)
  401048:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40104a:	4b0d      	ldr	r3, [pc, #52]	; (401080 <sysclk_init+0x6c>)
  40104c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40104e:	4802      	ldr	r0, [pc, #8]	; (401058 <sysclk_init+0x44>)
  401050:	4b02      	ldr	r3, [pc, #8]	; (40105c <sysclk_init+0x48>)
  401052:	4798      	blx	r3
  401054:	bd10      	pop	{r4, pc}
  401056:	bf00      	nop
  401058:	11e1a300 	.word	0x11e1a300
  40105c:	00402749 	.word	0x00402749
  401060:	00401ed5 	.word	0x00401ed5
  401064:	00401f29 	.word	0x00401f29
  401068:	00401f39 	.word	0x00401f39
  40106c:	20183f01 	.word	0x20183f01
  401070:	400e0600 	.word	0x400e0600
  401074:	00401f49 	.word	0x00401f49
  401078:	00401e39 	.word	0x00401e39
  40107c:	00401e71 	.word	0x00401e71
  401080:	0040263d 	.word	0x0040263d

00401084 <mem_test_unit_ready>:

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
  401084:	b108      	cbz	r0, 40108a <mem_test_unit_ready+0x6>
  401086:	2001      	movs	r0, #1
  401088:	4770      	bx	lr
{
  40108a:	b508      	push	{r3, lr}
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
  40108c:	4b01      	ldr	r3, [pc, #4]	; (401094 <mem_test_unit_ready+0x10>)
  40108e:	4798      	blx	r3
  401090:	bd08      	pop	{r3, pc}
  401092:	bf00      	nop
  401094:	00400f25 	.word	0x00400f25

00401098 <mem_read_capacity>:

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
  401098:	b108      	cbz	r0, 40109e <mem_read_capacity+0x6>
  40109a:	2001      	movs	r0, #1
  40109c:	4770      	bx	lr
{
  40109e:	b508      	push	{r3, lr}
  4010a0:	4608      	mov	r0, r1
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
  4010a2:	4b01      	ldr	r3, [pc, #4]	; (4010a8 <mem_read_capacity+0x10>)
  4010a4:	4798      	blx	r3
  4010a6:	bd08      	pop	{r3, pc}
  4010a8:	00400f55 	.word	0x00400f55

004010ac <mem_sector_size>:
#endif

  Ctrl_access_unlock();

  return sector_size;
}
  4010ac:	fab0 f080 	clz	r0, r0
  4010b0:	0940      	lsrs	r0, r0, #5
  4010b2:	4770      	bx	lr

004010b4 <mem_wr_protect>:

  if (!Ctrl_access_lock()) return true;

  wr_protect =
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  4010b4:	b108      	cbz	r0, 4010ba <mem_wr_protect+0x6>
  4010b6:	2001      	movs	r0, #1
  4010b8:	4770      	bx	lr
{
  4010ba:	b508      	push	{r3, lr}
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  4010bc:	4b01      	ldr	r3, [pc, #4]	; (4010c4 <mem_wr_protect+0x10>)
  4010be:	4798      	blx	r3
  4010c0:	bd08      	pop	{r3, pc}
  4010c2:	bf00      	nop
  4010c4:	00400f65 	.word	0x00400f65

004010c8 <memory_2_ram>:
  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(1);
  status =
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
  4010c8:	b108      	cbz	r0, 4010ce <memory_2_ram+0x6>
  4010ca:	2001      	movs	r0, #1
  4010cc:	4770      	bx	lr
{
  4010ce:	b508      	push	{r3, lr}
  4010d0:	4608      	mov	r0, r1
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
  4010d2:	4611      	mov	r1, r2
  4010d4:	4b01      	ldr	r3, [pc, #4]	; (4010dc <memory_2_ram+0x14>)
  4010d6:	4798      	blx	r3
  4010d8:	bd08      	pop	{r3, pc}
  4010da:	bf00      	nop
  4010dc:	00400fb1 	.word	0x00400fb1

004010e0 <ram_2_memory>:
  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(1);
  status =
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
  4010e0:	b108      	cbz	r0, 4010e6 <ram_2_memory+0x6>
  4010e2:	2001      	movs	r0, #1
  4010e4:	4770      	bx	lr
{
  4010e6:	b508      	push	{r3, lr}
  4010e8:	4608      	mov	r0, r1
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
  4010ea:	4611      	mov	r1, r2
  4010ec:	4b01      	ldr	r3, [pc, #4]	; (4010f4 <ram_2_memory+0x14>)
  4010ee:	4798      	blx	r3
  4010f0:	bd08      	pop	{r3, pc}
  4010f2:	bf00      	nop
  4010f4:	00401001 	.word	0x00401001

004010f8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4010f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4010fc:	b980      	cbnz	r0, 401120 <_read+0x28>
  4010fe:	460c      	mov	r4, r1
  401100:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  401102:	2a00      	cmp	r2, #0
  401104:	dd0f      	ble.n	401126 <_read+0x2e>
  401106:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  401108:	4e08      	ldr	r6, [pc, #32]	; (40112c <_read+0x34>)
  40110a:	4d09      	ldr	r5, [pc, #36]	; (401130 <_read+0x38>)
  40110c:	6830      	ldr	r0, [r6, #0]
  40110e:	4621      	mov	r1, r4
  401110:	682b      	ldr	r3, [r5, #0]
  401112:	4798      	blx	r3
		ptr++;
  401114:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  401116:	42bc      	cmp	r4, r7
  401118:	d1f8      	bne.n	40110c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40111a:	4640      	mov	r0, r8
  40111c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  401120:	f04f 38ff 	mov.w	r8, #4294967295
  401124:	e7f9      	b.n	40111a <_read+0x22>
	for (; len > 0; --len) {
  401126:	4680      	mov	r8, r0
  401128:	e7f7      	b.n	40111a <_read+0x22>
  40112a:	bf00      	nop
  40112c:	2040c448 	.word	0x2040c448
  401130:	2040c440 	.word	0x2040c440

00401134 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  401134:	3801      	subs	r0, #1
  401136:	2802      	cmp	r0, #2
  401138:	d815      	bhi.n	401166 <_write+0x32>
{
  40113a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40113e:	460e      	mov	r6, r1
  401140:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  401142:	b19a      	cbz	r2, 40116c <_write+0x38>
  401144:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401146:	f8df 8038 	ldr.w	r8, [pc, #56]	; 401180 <_write+0x4c>
  40114a:	4f0c      	ldr	r7, [pc, #48]	; (40117c <_write+0x48>)
  40114c:	f8d8 0000 	ldr.w	r0, [r8]
  401150:	f815 1b01 	ldrb.w	r1, [r5], #1
  401154:	683b      	ldr	r3, [r7, #0]
  401156:	4798      	blx	r3
  401158:	2800      	cmp	r0, #0
  40115a:	db0a      	blt.n	401172 <_write+0x3e>
  40115c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40115e:	3c01      	subs	r4, #1
  401160:	d1f4      	bne.n	40114c <_write+0x18>
  401162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  401166:	f04f 30ff 	mov.w	r0, #4294967295
  40116a:	4770      	bx	lr
	for (; len != 0; --len) {
  40116c:	4610      	mov	r0, r2
  40116e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  401172:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  401176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40117a:	bf00      	nop
  40117c:	2040c444 	.word	0x2040c444
  401180:	2040c448 	.word	0x2040c448

00401184 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  401184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401186:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40118a:	4bb8      	ldr	r3, [pc, #736]	; (40146c <board_init+0x2e8>)
  40118c:	605a      	str	r2, [r3, #4]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40118e:	f3bf 8f5f 	dmb	sy
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  401192:	4fb7      	ldr	r7, [pc, #732]	; (401470 <board_init+0x2ec>)
  401194:	4638      	mov	r0, r7
  401196:	4db7      	ldr	r5, [pc, #732]	; (401474 <board_init+0x2f0>)
  401198:	47a8      	blx	r5
	dw_region_attr =
  40119a:	4eb7      	ldr	r6, [pc, #732]	; (401478 <board_init+0x2f4>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40119c:	ea40 0106 	orr.w	r1, r0, r6
  4011a0:	2011      	movs	r0, #17
  4011a2:	4cb6      	ldr	r4, [pc, #728]	; (40147c <board_init+0x2f8>)
  4011a4:	47a0      	blx	r4
		mpu_cal_mpu_region_size(IFLASH_END_ADDRESS - IFLASH_START_ADDRESS) |
  4011a6:	48b6      	ldr	r0, [pc, #728]	; (401480 <board_init+0x2fc>)
  4011a8:	47a8      	blx	r5
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4011aa:	49b6      	ldr	r1, [pc, #728]	; (401484 <board_init+0x300>)
  4011ac:	4301      	orrs	r1, r0
  4011ae:	48b6      	ldr	r0, [pc, #728]	; (401488 <board_init+0x304>)
  4011b0:	47a0      	blx	r4
		mpu_cal_mpu_region_size(DTCM_END_ADDRESS - DTCM_START_ADDRESS) |
  4011b2:	4638      	mov	r0, r7
  4011b4:	47a8      	blx	r5
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4011b6:	ea40 0106 	orr.w	r1, r0, r6
  4011ba:	48b4      	ldr	r0, [pc, #720]	; (40148c <board_init+0x308>)
  4011bc:	47a0      	blx	r4
		mpu_cal_mpu_region_size(SRAM_FIRST_END_ADDRESS - SRAM_FIRST_START_ADDRESS)
  4011be:	48b4      	ldr	r0, [pc, #720]	; (401490 <board_init+0x30c>)
  4011c0:	47a8      	blx	r5
	dw_region_attr =
  4011c2:	f106 7608 	add.w	r6, r6, #35651584	; 0x2200000
  4011c6:	f506 3640 	add.w	r6, r6, #196608	; 0x30000
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4011ca:	ea40 0106 	orr.w	r1, r0, r6
  4011ce:	48b1      	ldr	r0, [pc, #708]	; (401494 <board_init+0x310>)
  4011d0:	47a0      	blx	r4
		mpu_cal_mpu_region_size(SRAM_SECOND_END_ADDRESS - SRAM_SECOND_START_ADDRESS) |
  4011d2:	48b1      	ldr	r0, [pc, #708]	; (401498 <board_init+0x314>)
  4011d4:	47a8      	blx	r5
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4011d6:	ea40 0106 	orr.w	r1, r0, r6
  4011da:	48b0      	ldr	r0, [pc, #704]	; (40149c <board_init+0x318>)
  4011dc:	47a0      	blx	r4
		mpu_cal_mpu_region_size(PERIPHERALS_END_ADDRESS - PERIPHERALS_START_ADDRESS)
  4011de:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
  4011e2:	47a8      	blx	r5
	dw_region_attr = MPU_AP_FULL_ACCESS |
  4011e4:	4eae      	ldr	r6, [pc, #696]	; (4014a0 <board_init+0x31c>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4011e6:	ea40 0106 	orr.w	r1, r0, r6
  4011ea:	48ae      	ldr	r0, [pc, #696]	; (4014a4 <board_init+0x320>)
  4011ec:	47a0      	blx	r4
		mpu_cal_mpu_region_size(EXT_EBI_END_ADDRESS - EXT_EBI_START_ADDRESS) |
  4011ee:	f06f 4070 	mvn.w	r0, #4026531840	; 0xf0000000
  4011f2:	47a8      	blx	r5
	dw_region_attr =
  4011f4:	4fac      	ldr	r7, [pc, #688]	; (4014a8 <board_init+0x324>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4011f6:	ea40 0107 	orr.w	r1, r0, r7
  4011fa:	48ac      	ldr	r0, [pc, #688]	; (4014ac <board_init+0x328>)
  4011fc:	47a0      	blx	r4
		mpu_cal_mpu_region_size(SDRAM_END_ADDRESS - SDRAM_START_ADDRESS) |
  4011fe:	f06f 4070 	mvn.w	r0, #4026531840	; 0xf0000000
  401202:	47a8      	blx	r5
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401204:	49aa      	ldr	r1, [pc, #680]	; (4014b0 <board_init+0x32c>)
  401206:	4301      	orrs	r1, r0
  401208:	48aa      	ldr	r0, [pc, #680]	; (4014b4 <board_init+0x330>)
  40120a:	47a0      	blx	r4
		mpu_cal_mpu_region_size(QSPI_END_ADDRESS - QSPI_START_ADDRESS) |
  40120c:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
  401210:	47a8      	blx	r5
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401212:	ea40 0107 	orr.w	r1, r0, r7
  401216:	48a8      	ldr	r0, [pc, #672]	; (4014b8 <board_init+0x334>)
  401218:	47a0      	blx	r4
		mpu_cal_mpu_region_size(USBHSRAM_END_ADDRESS - USBHSRAM_START_ADDRESS) |
  40121a:	48a8      	ldr	r0, [pc, #672]	; (4014bc <board_init+0x338>)
  40121c:	47a8      	blx	r5
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40121e:	ea40 0106 	orr.w	r1, r0, r6
  401222:	48a7      	ldr	r0, [pc, #668]	; (4014c0 <board_init+0x33c>)
  401224:	47a0      	blx	r4
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  401226:	4ca7      	ldr	r4, [pc, #668]	; (4014c4 <board_init+0x340>)
  401228:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40122a:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
  40122e:	6263      	str	r3, [r4, #36]	; 0x24
	mpu_enable( MPU_ENABLE | MPU_PRIVDEFENA);
  401230:	2005      	movs	r0, #5
  401232:	4ba5      	ldr	r3, [pc, #660]	; (4014c8 <board_init+0x344>)
  401234:	4798      	blx	r3
  __ASM volatile ("dsb");
  401236:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40123a:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb");
  40123e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401242:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  401246:	2300      	movs	r3, #0
  401248:	f8c4 3250 	str.w	r3, [r4, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40124c:	6963      	ldr	r3, [r4, #20]
  40124e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  401252:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb");
  401254:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401258:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40125c:	f8d4 7080 	ldr.w	r7, [r4, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  401260:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401264:	f007 0007 	and.w	r0, r7, #7
  401268:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  40126a:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40126e:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  401272:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  401276:	f3bf 8f4f 	dsb	sy
  40127a:	f04f 34ff 	mov.w	r4, #4294967295
  40127e:	fa04 fc00 	lsl.w	ip, r4, r0
  401282:	fa06 f000 	lsl.w	r0, r6, r0
  401286:	fa04 f40e 	lsl.w	r4, r4, lr
  40128a:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40128e:	4d8d      	ldr	r5, [pc, #564]	; (4014c4 <board_init+0x340>)
         int32_t tmpways = ways;
  401290:	463a      	mov	r2, r7
  401292:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  401294:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  401298:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40129c:	3a01      	subs	r2, #1
  40129e:	4423      	add	r3, r4
  4012a0:	f1b2 3fff 	cmp.w	r2, #4294967295
  4012a4:	d1f6      	bne.n	401294 <board_init+0x110>
        } while(sets--);
  4012a6:	3e01      	subs	r6, #1
  4012a8:	4460      	add	r0, ip
  4012aa:	f1b6 3fff 	cmp.w	r6, #4294967295
  4012ae:	d1ef      	bne.n	401290 <board_init+0x10c>
  4012b0:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4012b4:	4b83      	ldr	r3, [pc, #524]	; (4014c4 <board_init+0x340>)
  4012b6:	695a      	ldr	r2, [r3, #20]
  4012b8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4012bc:	615a      	str	r2, [r3, #20]
  4012be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012c2:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4012c6:	4a81      	ldr	r2, [pc, #516]	; (4014cc <board_init+0x348>)
  4012c8:	4981      	ldr	r1, [pc, #516]	; (4014d0 <board_init+0x34c>)
  4012ca:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4012cc:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4012d0:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4012d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012d6:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4012da:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4012de:	f022 0201 	bic.w	r2, r2, #1
  4012e2:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4012e6:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4012ea:	f022 0201 	bic.w	r2, r2, #1
  4012ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4012f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012f6:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4012fa:	200a      	movs	r0, #10
  4012fc:	4c75      	ldr	r4, [pc, #468]	; (4014d4 <board_init+0x350>)
  4012fe:	47a0      	blx	r4
  401300:	200b      	movs	r0, #11
  401302:	47a0      	blx	r4
  401304:	200c      	movs	r0, #12
  401306:	47a0      	blx	r4
  401308:	2010      	movs	r0, #16
  40130a:	47a0      	blx	r4
  40130c:	2011      	movs	r0, #17
  40130e:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401310:	4a71      	ldr	r2, [pc, #452]	; (4014d8 <board_init+0x354>)
  401312:	f44f 7380 	mov.w	r3, #256	; 0x100
  401316:	6113      	str	r3, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401318:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40131c:	6313      	str	r3, [r2, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40131e:	4b6f      	ldr	r3, [pc, #444]	; (4014dc <board_init+0x358>)
  401320:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401324:	6159      	str	r1, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401326:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40132a:	6659      	str	r1, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40132c:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401330:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  401332:	6219      	str	r1, [r3, #32]
		base->PIO_IFSCER = mask;
  401334:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  401338:	6f18      	ldr	r0, [r3, #112]	; 0x70
  40133a:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
  40133e:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401340:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401342:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
  401346:	6758      	str	r0, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401348:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40134c:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  401350:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  401354:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401358:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40135a:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40135e:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401360:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401362:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401366:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401368:	f420 1000 	bic.w	r0, r0, #2097152	; 0x200000
  40136c:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40136e:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401370:	f420 1000 	bic.w	r0, r0, #2097152	; 0x200000
  401374:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401376:	6059      	str	r1, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401378:	4859      	ldr	r0, [pc, #356]	; (4014e0 <board_init+0x35c>)
  40137a:	f8d0 1114 	ldr.w	r1, [r0, #276]	; 0x114
  40137e:	f041 0110 	orr.w	r1, r1, #16
  401382:	f8c0 1114 	str.w	r1, [r0, #276]	; 0x114
		base->PIO_PUDR = mask;
  401386:	f500 20b2 	add.w	r0, r0, #364544	; 0x59000
  40138a:	2110      	movs	r1, #16
  40138c:	6601      	str	r1, [r0, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40138e:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
		base->PIO_MDDR = mask;
  401392:	6541      	str	r1, [r0, #84]	; 0x54
		base->PIO_IFDR = mask;
  401394:	6241      	str	r1, [r0, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401396:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40139a:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40139c:	430c      	orrs	r4, r1
  40139e:	6704      	str	r4, [r0, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4013a0:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4013a2:	430c      	orrs	r4, r1
  4013a4:	6744      	str	r4, [r0, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4013a6:	6041      	str	r1, [r0, #4]
		base->PIO_PUDR = mask;
  4013a8:	2008      	movs	r0, #8
  4013aa:	6618      	str	r0, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4013ac:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4013b0:	6558      	str	r0, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4013b2:	6258      	str	r0, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4013b4:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4013b8:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  4013ba:	f024 0408 	bic.w	r4, r4, #8
  4013be:	671c      	str	r4, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4013c0:	6f5c      	ldr	r4, [r3, #116]	; 0x74
  4013c2:	f024 0408 	bic.w	r4, r4, #8
  4013c6:	675c      	str	r4, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4013c8:	6058      	str	r0, [r3, #4]
		base->PIO_PUDR = mask;
  4013ca:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4013cc:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4013d0:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4013d2:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4013d4:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4013d8:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4013da:	f020 0010 	bic.w	r0, r0, #16
  4013de:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4013e0:	6f58      	ldr	r0, [r3, #116]	; 0x74
  4013e2:	f020 0010 	bic.w	r0, r0, #16
  4013e6:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4013e8:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  4013ea:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4013ee:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4013f0:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4013f4:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4013f6:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4013f8:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4013fc:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4013fe:	f020 5080 	bic.w	r0, r0, #268435456	; 0x10000000
  401402:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401404:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401406:	4308      	orrs	r0, r1
  401408:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40140a:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  40140c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  401410:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401412:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401416:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401418:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40141a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40141e:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401420:	4308      	orrs	r0, r1
  401422:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401424:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401426:	4308      	orrs	r0, r1
  401428:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40142a:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  40142c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401430:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401432:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401436:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401438:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40143a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40143e:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401440:	f020 4080 	bic.w	r0, r0, #1073741824	; 0x40000000
  401444:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401446:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401448:	4308      	orrs	r0, r1
  40144a:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40144c:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  40144e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401452:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401454:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401458:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40145a:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40145c:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401460:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401462:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  401466:	6718      	str	r0, [r3, #112]	; 0x70
  401468:	e03c      	b.n	4014e4 <board_init+0x360>
  40146a:	bf00      	nop
  40146c:	400e1850 	.word	0x400e1850
  401470:	003fffff 	.word	0x003fffff
  401474:	00401bb5 	.word	0x00401bb5
  401478:	01000001 	.word	0x01000001
  40147c:	00401ba9 	.word	0x00401ba9
  401480:	001fffff 	.word	0x001fffff
  401484:	06230001 	.word	0x06230001
  401488:	00400012 	.word	0x00400012
  40148c:	20000013 	.word	0x20000013
  401490:	0003ffff 	.word	0x0003ffff
  401494:	20400014 	.word	0x20400014
  401498:	0001ffff 	.word	0x0001ffff
  40149c:	20440015 	.word	0x20440015
  4014a0:	13010001 	.word	0x13010001
  4014a4:	40000016 	.word	0x40000016
  4014a8:	03000001 	.word	0x03000001
  4014ac:	60000017 	.word	0x60000017
  4014b0:	03250001 	.word	0x03250001
  4014b4:	70000018 	.word	0x70000018
  4014b8:	80000019 	.word	0x80000019
  4014bc:	000fffff 	.word	0x000fffff
  4014c0:	a010001a 	.word	0xa010001a
  4014c4:	e000ed00 	.word	0xe000ed00
  4014c8:	00401b9d 	.word	0x00401b9d
  4014cc:	400e0c00 	.word	0x400e0c00
  4014d0:	5a00080c 	.word	0x5a00080c
  4014d4:	00401f59 	.word	0x00401f59
  4014d8:	400e1200 	.word	0x400e1200
  4014dc:	400e0e00 	.word	0x400e0e00
  4014e0:	40088000 	.word	0x40088000
		base->PIO_ABCDSR[1] |= mask;
  4014e4:	6f58      	ldr	r0, [r3, #116]	; 0x74
  4014e6:	4308      	orrs	r0, r1
  4014e8:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4014ea:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  4014ec:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4014f0:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4014f2:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4014f6:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4014f8:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4014fa:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4014fe:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401500:	f020 6080 	bic.w	r0, r0, #67108864	; 0x4000000
  401504:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401506:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401508:	4308      	orrs	r0, r1
  40150a:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40150c:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  40150e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401512:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401514:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401518:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40151a:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40151c:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401520:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401522:	f020 6000 	bic.w	r0, r0, #134217728	; 0x8000000
  401526:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401528:	6f58      	ldr	r0, [r3, #116]	; 0x74
  40152a:	4308      	orrs	r0, r1
  40152c:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40152e:	6059      	str	r1, [r3, #4]
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401530:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  401534:	6153      	str	r3, [r2, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401536:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		base->PIO_PUER = mask;
  40153a:	6653      	str	r3, [r2, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40153c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  401540:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  401542:	6253      	str	r3, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401544:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401548:	6f13      	ldr	r3, [r2, #112]	; 0x70
  40154a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  40154e:	6713      	str	r3, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401550:	6f53      	ldr	r3, [r2, #116]	; 0x74
  401552:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401556:	6753      	str	r3, [r2, #116]	; 0x74
  401558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40155a:	bf00      	nop

0040155c <hsmci_reset>:

/**
 * \brief Reset the HSMCI interface
 */
static void hsmci_reset(void)
{
  40155c:	b470      	push	{r4, r5, r6}
	uint32_t mr = HSMCI->HSMCI_MR;
  40155e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401562:	685d      	ldr	r5, [r3, #4]
	uint32_t dtor = HSMCI->HSMCI_DTOR;
  401564:	689c      	ldr	r4, [r3, #8]
	uint32_t sdcr = HSMCI->HSMCI_SDCR;
  401566:	68d8      	ldr	r0, [r3, #12]
	uint32_t cstor = HSMCI->HSMCI_CSTOR;
  401568:	69d9      	ldr	r1, [r3, #28]
	uint32_t cfg = HSMCI->HSMCI_CFG;
  40156a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	HSMCI->HSMCI_CR = HSMCI_CR_SWRST;
  40156c:	2680      	movs	r6, #128	; 0x80
  40156e:	601e      	str	r6, [r3, #0]
	HSMCI->HSMCI_MR = mr;
  401570:	605d      	str	r5, [r3, #4]
	HSMCI->HSMCI_DTOR = dtor;
  401572:	609c      	str	r4, [r3, #8]
	HSMCI->HSMCI_SDCR = sdcr;
  401574:	60d8      	str	r0, [r3, #12]
	HSMCI->HSMCI_CSTOR = cstor;
  401576:	61d9      	str	r1, [r3, #28]
	HSMCI->HSMCI_CFG = cfg;
  401578:	655a      	str	r2, [r3, #84]	; 0x54
#ifdef HSMCI_SR_DMADONE
	HSMCI->HSMCI_DMA = 0;
#endif
#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	HSMCI->HSMCI_DMA = 0;
  40157a:	2200      	movs	r2, #0
  40157c:	651a      	str	r2, [r3, #80]	; 0x50
#endif
#endif
	// Enable the HSMCI
	HSMCI->HSMCI_CR = HSMCI_CR_PWSEN | HSMCI_CR_MCIEN;
  40157e:	2205      	movs	r2, #5
  401580:	601a      	str	r2, [r3, #0]
}
  401582:	bc70      	pop	{r4, r5, r6}
  401584:	4770      	bx	lr
	...

00401588 <hsmci_send_cmd_execute>:
 *
 * \return true if success, otherwise false
 */
static bool hsmci_send_cmd_execute(uint32_t cmdr, sdmmc_cmd_def_t cmd,
		uint32_t arg)
{
  401588:	b508      	push	{r3, lr}
	uint32_t sr;

	cmdr |= HSMCI_CMDR_CMDNB(cmd) | HSMCI_CMDR_SPCMD_STD;
  40158a:	f001 033f 	and.w	r3, r1, #63	; 0x3f
  40158e:	4318      	orrs	r0, r3
	if (cmd & SDMMC_RESP_PRESENT) {
  401590:	f411 7f80 	tst.w	r1, #256	; 0x100
  401594:	d004      	beq.n	4015a0 <hsmci_send_cmd_execute+0x18>
		cmdr |= HSMCI_CMDR_MAXLAT;
		if (cmd & SDMMC_RESP_136) {
  401596:	f411 6f00 	tst.w	r1, #2048	; 0x800
  40159a:	d00e      	beq.n	4015ba <hsmci_send_cmd_execute+0x32>
			cmdr |= HSMCI_CMDR_RSPTYP_136_BIT;
  40159c:	f440 5084 	orr.w	r0, r0, #4224	; 0x1080
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
		} else {
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
		}
	}
	if (cmd & SDMMC_CMD_OPENDRAIN) {
  4015a0:	f411 4f80 	tst.w	r1, #16384	; 0x4000
		cmdr |= HSMCI_CMDR_OPDCMD_OPENDRAIN;
  4015a4:	bf18      	it	ne
  4015a6:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
	}

	// Write argument
	HSMCI->HSMCI_ARGR = arg;
  4015aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4015ae:	611a      	str	r2, [r3, #16]
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;
  4015b0:	6158      	str	r0, [r3, #20]

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
  4015b2:	4618      	mov	r0, r3
		if (cmd & SDMMC_RESP_CRC) {
  4015b4:	f401 5280 	and.w	r2, r1, #4096	; 0x1000
  4015b8:	e00d      	b.n	4015d6 <hsmci_send_cmd_execute+0x4e>
		} else if (cmd & SDMMC_RESP_BUSY) {
  4015ba:	f411 5f00 	tst.w	r1, #8192	; 0x2000
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
  4015be:	bf14      	ite	ne
  4015c0:	f440 5086 	orrne.w	r0, r0, #4288	; 0x10c0
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
  4015c4:	f440 5082 	orreq.w	r0, r0, #4160	; 0x1040
  4015c8:	e7ea      	b.n	4015a0 <hsmci_send_cmd_execute+0x18>
						__func__, cmd, sr);
				hsmci_reset();
				return false;
			}
		} else {
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  4015ca:	f413 0f1b 	tst.w	r3, #10158080	; 0x9b0000
  4015ce:	d10c      	bne.n	4015ea <hsmci_send_cmd_execute+0x62>
						__func__, cmd, sr);
				hsmci_reset();
				return false;
			}
		}
	} while (!(sr & HSMCI_SR_CMDRDY));
  4015d0:	f013 0f01 	tst.w	r3, #1
  4015d4:	d10d      	bne.n	4015f2 <hsmci_send_cmd_execute+0x6a>
		sr = HSMCI->HSMCI_SR;
  4015d6:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (cmd & SDMMC_RESP_CRC) {
  4015d8:	2a00      	cmp	r2, #0
  4015da:	d0f6      	beq.n	4015ca <hsmci_send_cmd_execute+0x42>
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  4015dc:	f413 0f1f 	tst.w	r3, #10420224	; 0x9f0000
  4015e0:	d0f6      	beq.n	4015d0 <hsmci_send_cmd_execute+0x48>
				hsmci_reset();
  4015e2:	4b10      	ldr	r3, [pc, #64]	; (401624 <hsmci_send_cmd_execute+0x9c>)
  4015e4:	4798      	blx	r3
				return false;
  4015e6:	2000      	movs	r0, #0
  4015e8:	bd08      	pop	{r3, pc}
				hsmci_reset();
  4015ea:	4b0e      	ldr	r3, [pc, #56]	; (401624 <hsmci_send_cmd_execute+0x9c>)
  4015ec:	4798      	blx	r3
				return false;
  4015ee:	2000      	movs	r0, #0
  4015f0:	bd08      	pop	{r3, pc}

	if (cmd & SDMMC_RESP_BUSY) {
  4015f2:	f411 5f00 	tst.w	r1, #8192	; 0x2000
  4015f6:	d103      	bne.n	401600 <hsmci_send_cmd_execute+0x78>
		if (!hsmci_wait_busy()) {
			return false;
		}
	}
	return true;
  4015f8:	2001      	movs	r0, #1
  4015fa:	bd08      	pop	{r3, pc}
	return true;
  4015fc:	2001      	movs	r0, #1
  4015fe:	bd08      	pop	{r3, pc}
		sr = HSMCI->HSMCI_SR;
  401600:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401606:	f04f 32ff 	mov.w	r2, #4294967295
  40160a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	} while (!((sr & HSMCI_SR_NOTBUSY) && ((sr & HSMCI_SR_DTIP) == 0)));
  40160e:	f003 0330 	and.w	r3, r3, #48	; 0x30
  401612:	2b20      	cmp	r3, #32
  401614:	d0f2      	beq.n	4015fc <hsmci_send_cmd_execute+0x74>
		sr = HSMCI->HSMCI_SR;
  401616:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (busy_wait-- == 0) {
  401618:	3a01      	subs	r2, #1
  40161a:	d1f8      	bne.n	40160e <hsmci_send_cmd_execute+0x86>
			hsmci_reset();
  40161c:	4b01      	ldr	r3, [pc, #4]	; (401624 <hsmci_send_cmd_execute+0x9c>)
  40161e:	4798      	blx	r3
			return false;
  401620:	2000      	movs	r0, #0
  401622:	bd08      	pop	{r3, pc}
  401624:	0040155d 	.word	0x0040155d

00401628 <hsmci_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void hsmci_init(void)
{
  401628:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_HSMCI);
  40162a:	2012      	movs	r0, #18
  40162c:	4c08      	ldr	r4, [pc, #32]	; (401650 <hsmci_init+0x28>)
  40162e:	47a0      	blx	r4
#endif

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	// Enable clock for DMA controller
	pmc_enable_periph_clk(ID_XDMAC);
  401630:	203a      	movs	r0, #58	; 0x3a
  401632:	47a0      	blx	r4
#endif
#endif

	// Set the Data Timeout Register to 2 Mega Cycles
	HSMCI->HSMCI_DTOR = HSMCI_DTOR_DTOMUL_1048576 | HSMCI_DTOR_DTOCYC(2);
  401634:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401638:	2272      	movs	r2, #114	; 0x72
  40163a:	609a      	str	r2, [r3, #8]
	// Set Completion Signal Timeout to 2 Mega Cycles
	HSMCI->HSMCI_CSTOR = HSMCI_CSTOR_CSTOMUL_1048576 | HSMCI_CSTOR_CSTOCYC(2);
  40163c:	61da      	str	r2, [r3, #28]
	// Set Configuration Register
	HSMCI->HSMCI_CFG = HSMCI_CFG_FIFOMODE | HSMCI_CFG_FERRCTRL;
  40163e:	2211      	movs	r2, #17
  401640:	655a      	str	r2, [r3, #84]	; 0x54
	// Set power saving to maximum value
	HSMCI->HSMCI_MR = HSMCI_MR_PWSDIV_Msk;
  401642:	f44f 62e0 	mov.w	r2, #1792	; 0x700
  401646:	605a      	str	r2, [r3, #4]

	// Enable the HSMCI and the Power Saving
	HSMCI->HSMCI_CR = HSMCI_CR_MCIEN | HSMCI_CR_PWSEN;
  401648:	2205      	movs	r2, #5
  40164a:	601a      	str	r2, [r3, #0]
  40164c:	bd10      	pop	{r4, pc}
  40164e:	bf00      	nop
  401650:	00401f59 	.word	0x00401f59

00401654 <hsmci_get_bus_width>:
}

uint8_t hsmci_get_bus_width(uint8_t slot)
{
	switch (slot) {
  401654:	2800      	cmp	r0, #0
		return SD_MMC_HSMCI_SLOT_1_SIZE;
#endif
	default:
		return 0; // Slot number wrong
	}
}
  401656:	bf0c      	ite	eq
  401658:	2004      	moveq	r0, #4
  40165a:	2000      	movne	r0, #0
  40165c:	4770      	bx	lr

0040165e <hsmci_is_high_speed_capable>:

bool hsmci_is_high_speed_capable(void)
{
	return true;
}
  40165e:	2001      	movs	r0, #1
  401660:	4770      	bx	lr
	...

00401664 <hsmci_select_device>:
void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;

	if (high_speed) {
  401664:	b37b      	cbz	r3, 4016c6 <hsmci_select_device+0x62>
		HSMCI->HSMCI_CFG |= HSMCI_CFG_HSMODE;
  401666:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  40166a:	6d43      	ldr	r3, [r0, #84]	; 0x54
  40166c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  401670:	6543      	str	r3, [r0, #84]	; 0x54
	if ((speed * 2) < mck) {
  401672:	4b2b      	ldr	r3, [pc, #172]	; (401720 <hsmci_select_device+0xbc>)
  401674:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
  401678:	d337      	bcc.n	4016ea <hsmci_select_device+0x86>
{
  40167a:	b410      	push	{r4}
		div = (mck / speed) - 2;
  40167c:	4829      	ldr	r0, [pc, #164]	; (401724 <hsmci_select_device+0xc0>)
  40167e:	fbb0 f3f1 	udiv	r3, r0, r1
		if (mck % speed) {
  401682:	fb01 0113 	mls	r1, r1, r3, r0
  401686:	bb29      	cbnz	r1, 4016d4 <hsmci_select_device+0x70>
		div = (mck / speed) - 2;
  401688:	3b02      	subs	r3, #2
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  40168a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40168e:	6848      	ldr	r0, [r1, #4]
  401690:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
  401694:	6048      	str	r0, [r1, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  401696:	684c      	ldr	r4, [r1, #4]
  401698:	f3c3 0047 	ubfx	r0, r3, #1, #8
  40169c:	4320      	orrs	r0, r4
  40169e:	6048      	str	r0, [r1, #4]
	if (clkodd) {
  4016a0:	f013 0f01 	tst.w	r3, #1
  4016a4:	d018      	beq.n	4016d8 <hsmci_select_device+0x74>
		HSMCI->HSMCI_MR |= HSMCI_MR_CLKODD;
  4016a6:	684b      	ldr	r3, [r1, #4]
  4016a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4016ac:	604b      	str	r3, [r1, #4]
#endif
	default:
		Assert(false); // Slot number wrong
	}

	switch (bus_width) {
  4016ae:	2a04      	cmp	r2, #4
  4016b0:	d019      	beq.n	4016e6 <hsmci_select_device+0x82>
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  4016b2:	2a08      	cmp	r2, #8
  4016b4:	bf0c      	ite	eq
  4016b6:	22c0      	moveq	r2, #192	; 0xc0
  4016b8:	2200      	movne	r2, #0
		break;

	default:
		Assert(false); // Bus width wrong
	}
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
  4016ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4016be:	60da      	str	r2, [r3, #12]
}
  4016c0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4016c4:	4770      	bx	lr
		HSMCI->HSMCI_CFG &= ~HSMCI_CFG_HSMODE;
  4016c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  4016ca:	6d43      	ldr	r3, [r0, #84]	; 0x54
  4016cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  4016d0:	6543      	str	r3, [r0, #84]	; 0x54
  4016d2:	e7ce      	b.n	401672 <hsmci_select_device+0xe>
			div++;
  4016d4:	3b01      	subs	r3, #1
  4016d6:	e7d8      	b.n	40168a <hsmci_select_device+0x26>
		HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKODD;
  4016d8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4016dc:	684b      	ldr	r3, [r1, #4]
  4016de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4016e2:	604b      	str	r3, [r1, #4]
  4016e4:	e7e3      	b.n	4016ae <hsmci_select_device+0x4a>
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
  4016e6:	2280      	movs	r2, #128	; 0x80
  4016e8:	e7e7      	b.n	4016ba <hsmci_select_device+0x56>
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  4016ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4016ee:	6859      	ldr	r1, [r3, #4]
  4016f0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  4016f4:	6059      	str	r1, [r3, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  4016f6:	6859      	ldr	r1, [r3, #4]
  4016f8:	6059      	str	r1, [r3, #4]
		HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKODD;
  4016fa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4016fe:	684b      	ldr	r3, [r1, #4]
  401700:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401704:	604b      	str	r3, [r1, #4]
	switch (bus_width) {
  401706:	2a04      	cmp	r2, #4
  401708:	d007      	beq.n	40171a <hsmci_select_device+0xb6>
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  40170a:	2a08      	cmp	r2, #8
  40170c:	bf0c      	ite	eq
  40170e:	22c0      	moveq	r2, #192	; 0xc0
  401710:	2200      	movne	r2, #0
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
  401712:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401716:	60da      	str	r2, [r3, #12]
  401718:	4770      	bx	lr
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
  40171a:	2280      	movs	r2, #128	; 0x80
  40171c:	e7f9      	b.n	401712 <hsmci_select_device+0xae>
  40171e:	bf00      	nop
  401720:	08f0d17f 	.word	0x08f0d17f
  401724:	08f0d180 	.word	0x08f0d180

00401728 <hsmci_deselect_device>:

void hsmci_deselect_device(uint8_t slot)
{
  401728:	4770      	bx	lr

0040172a <hsmci_send_clock>:
}

void hsmci_send_clock(void)
{
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  40172a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40172e:	685a      	ldr	r2, [r3, #4]
  401730:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  401734:	605a      	str	r2, [r3, #4]
	// Write argument
	HSMCI->HSMCI_ARGR = 0;
  401736:	2200      	movs	r2, #0
  401738:	611a      	str	r2, [r3, #16]
	// Write and start initialization command
	HSMCI->HSMCI_CMDR = HSMCI_CMDR_RSPTYP_NORESP
  40173a:	f44f 6210 	mov.w	r2, #2304	; 0x900
  40173e:	615a      	str	r2, [r3, #20]
			| HSMCI_CMDR_SPCMD_INIT
			| HSMCI_CMDR_OPDCMD_OPENDRAIN;
	// Wait end of initialization command
	while (!(HSMCI->HSMCI_SR & HSMCI_SR_CMDRDY));
  401740:	461a      	mov	r2, r3
  401742:	6c13      	ldr	r3, [r2, #64]	; 0x40
  401744:	f013 0f01 	tst.w	r3, #1
  401748:	d0fb      	beq.n	401742 <hsmci_send_clock+0x18>
}
  40174a:	4770      	bx	lr

0040174c <hsmci_send_cmd>:

bool hsmci_send_cmd(sdmmc_cmd_def_t cmd, uint32_t arg)
{
  40174c:	b510      	push	{r4, lr}
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  40174e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401752:	685a      	ldr	r2, [r3, #4]
  401754:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  401758:	605a      	str	r2, [r3, #4]
	HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
#endif
#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
  40175a:	2400      	movs	r4, #0
  40175c:	651c      	str	r4, [r3, #80]	; 0x50
#endif
#endif
	HSMCI->HSMCI_BLKR = 0;
  40175e:	619c      	str	r4, [r3, #24]
	return hsmci_send_cmd_execute(0, cmd, arg);
  401760:	460a      	mov	r2, r1
  401762:	4601      	mov	r1, r0
  401764:	4620      	mov	r0, r4
  401766:	4b01      	ldr	r3, [pc, #4]	; (40176c <hsmci_send_cmd+0x20>)
  401768:	4798      	blx	r3
}
  40176a:	bd10      	pop	{r4, pc}
  40176c:	00401589 	.word	0x00401589

00401770 <hsmci_get_response>:

uint32_t hsmci_get_response(void)
{
	return HSMCI->HSMCI_RSPR[0];
  401770:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401774:	6a18      	ldr	r0, [r3, #32]
}
  401776:	4770      	bx	lr

00401778 <hsmci_get_response_128>:

void hsmci_get_response_128(uint8_t* response)
{
  401778:	b410      	push	{r4}
  40177a:	1d03      	adds	r3, r0, #4
  40177c:	3014      	adds	r0, #20
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
  40177e:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  401782:	6a22      	ldr	r2, [r4, #32]
		*response = (response_32 >> 24) & 0xFF;
  401784:	0e11      	lsrs	r1, r2, #24
  401786:	f803 1c04 	strb.w	r1, [r3, #-4]
		response++;
		*response = (response_32 >> 16) & 0xFF;
  40178a:	0c11      	lsrs	r1, r2, #16
  40178c:	f803 1c03 	strb.w	r1, [r3, #-3]
		response++;
		*response = (response_32 >>  8) & 0xFF;
  401790:	0a11      	lsrs	r1, r2, #8
  401792:	f803 1c02 	strb.w	r1, [r3, #-2]
		response++;
		*response = (response_32 >>  0) & 0xFF;
  401796:	f803 2c01 	strb.w	r2, [r3, #-1]
  40179a:	3304      	adds	r3, #4
	for (uint8_t i = 0; i < 4; i++) {
  40179c:	4283      	cmp	r3, r0
  40179e:	d1f0      	bne.n	401782 <hsmci_get_response_128+0xa>
		response++;
	}
}
  4017a0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4017a4:	4770      	bx	lr
	...

004017a8 <hsmci_adtc_start>:

bool hsmci_adtc_start(sdmmc_cmd_def_t cmd, uint32_t arg, uint16_t block_size, uint16_t nb_block, bool access_block)
{
  4017a8:	b570      	push	{r4, r5, r6, lr}
  4017aa:	f89d 4010 	ldrb.w	r4, [sp, #16]
	}
#endif

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	if (access_block) {
  4017ae:	b384      	cbz	r4, 401812 <hsmci_adtc_start+0x6a>
		// Enable DMA for HSMCI
		HSMCI->HSMCI_DMA = HSMCI_DMA_DMAEN;
  4017b0:	f44f 7580 	mov.w	r5, #256	; 0x100
  4017b4:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  4017b8:	6525      	str	r5, [r4, #80]	; 0x50
#endif
#endif
	// Enabling Read/Write Proof allows to stop the HSMCI Clock during
	// read/write  access if the internal FIFO is full.
	// This will guarantee data integrity, not bandwidth.
	HSMCI->HSMCI_MR |= HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF;
  4017ba:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  4017be:	686c      	ldr	r4, [r5, #4]
  4017c0:	f444 54c0 	orr.w	r4, r4, #6144	; 0x1800
  4017c4:	606c      	str	r4, [r5, #4]
	// Force byte transfer if needed
	if (block_size & 0x3) {
  4017c6:	f012 0f03 	tst.w	r2, #3
  4017ca:	d027      	beq.n	40181c <hsmci_adtc_start+0x74>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  4017cc:	686c      	ldr	r4, [r5, #4]
  4017ce:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4017d2:	606c      	str	r4, [r5, #4]
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
	}

	if (cmd & SDMMC_CMD_WRITE) {
  4017d4:	f400 4400 	and.w	r4, r0, #32768	; 0x8000
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_WRITE;
	} else {
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_READ;
  4017d8:	2c00      	cmp	r4, #0
  4017da:	bf14      	ite	ne
  4017dc:	f44f 3480 	movne.w	r4, #65536	; 0x10000
  4017e0:	f44f 24a0 	moveq.w	r4, #327680	; 0x50000
	}

	if (cmd & SDMMC_CMD_SDIO_BYTE) {
  4017e4:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  4017e8:	d11f      	bne.n	40182a <hsmci_adtc_start+0x82>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
			// Value 0 corresponds to a 512-byte transfer
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
	} else {
		HSMCI->HSMCI_BLKR = (block_size << HSMCI_BLKR_BLKLEN_Pos) |
  4017ea:	ea43 4502 	orr.w	r5, r3, r2, lsl #16
  4017ee:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  4017f2:	61b5      	str	r5, [r6, #24]
				(nb_block << HSMCI_BLKR_BCNT_Pos);
		if (cmd & SDMMC_CMD_SDIO_BLOCK) {
  4017f4:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  4017f8:	d12b      	bne.n	401852 <hsmci_adtc_start+0xaa>
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
		} else if (cmd & SDMMC_CMD_STREAM) {
  4017fa:	f410 2f80 	tst.w	r0, #262144	; 0x40000
  4017fe:	d12b      	bne.n	401858 <hsmci_adtc_start+0xb0>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
		} else if (cmd & SDMMC_CMD_SINGLE_BLOCK) {
  401800:	f410 2f00 	tst.w	r0, #524288	; 0x80000
  401804:	d118      	bne.n	401838 <hsmci_adtc_start+0x90>
			cmdr |= HSMCI_CMDR_TRTYP_SINGLE;
		} else if (cmd & SDMMC_CMD_MULTI_BLOCK) {
  401806:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
			cmdr |= HSMCI_CMDR_TRTYP_MULTIPLE;
  40180a:	bf18      	it	ne
  40180c:	f444 2400 	orrne.w	r4, r4, #524288	; 0x80000
  401810:	e012      	b.n	401838 <hsmci_adtc_start+0x90>
		HSMCI->HSMCI_DMA = 0;
  401812:	2500      	movs	r5, #0
  401814:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  401818:	6525      	str	r5, [r4, #80]	; 0x50
  40181a:	e7ce      	b.n	4017ba <hsmci_adtc_start+0x12>
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  40181c:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  401820:	686c      	ldr	r4, [r5, #4]
  401822:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  401826:	606c      	str	r4, [r5, #4]
  401828:	e7d4      	b.n	4017d4 <hsmci_adtc_start+0x2c>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
  40182a:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
  40182e:	f3c2 0508 	ubfx	r5, r2, #0, #9
  401832:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  401836:	61b5      	str	r5, [r6, #24]
		} else {
			Assert(false); // Incorrect flags
		}
	}
	hsmci_transfert_pos = 0;
  401838:	2600      	movs	r6, #0
  40183a:	4d09      	ldr	r5, [pc, #36]	; (401860 <hsmci_adtc_start+0xb8>)
  40183c:	602e      	str	r6, [r5, #0]
	hsmci_block_size = block_size;
  40183e:	4d09      	ldr	r5, [pc, #36]	; (401864 <hsmci_adtc_start+0xbc>)
  401840:	802a      	strh	r2, [r5, #0]
	hsmci_nb_block = nb_block;
  401842:	4a09      	ldr	r2, [pc, #36]	; (401868 <hsmci_adtc_start+0xc0>)
  401844:	8013      	strh	r3, [r2, #0]

	return hsmci_send_cmd_execute(cmdr, cmd, arg);
  401846:	460a      	mov	r2, r1
  401848:	4601      	mov	r1, r0
  40184a:	4620      	mov	r0, r4
  40184c:	4b07      	ldr	r3, [pc, #28]	; (40186c <hsmci_adtc_start+0xc4>)
  40184e:	4798      	blx	r3
}
  401850:	bd70      	pop	{r4, r5, r6, pc}
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
  401852:	f444 1420 	orr.w	r4, r4, #2621440	; 0x280000
  401856:	e7ef      	b.n	401838 <hsmci_adtc_start+0x90>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
  401858:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40185c:	e7ec      	b.n	401838 <hsmci_adtc_start+0x90>
  40185e:	bf00      	nop
  401860:	20400a20 	.word	0x20400a20
  401864:	20400a1a 	.word	0x20400a1a
  401868:	20400a1c 	.word	0x20400a1c
  40186c:	00401589 	.word	0x00401589

00401870 <hsmci_read_word>:
{
	return hsmci_send_cmd_execute(HSMCI_CMDR_TRCMD_STOP_DATA, cmd, arg);
}

bool hsmci_read_word(uint32_t* value)
{
  401870:	b508      	push	{r3, lr}

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
  401872:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401876:	4a16      	ldr	r2, [pc, #88]	; (4018d0 <hsmci_read_word+0x60>)
		sr = HSMCI->HSMCI_SR;
  401878:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  40187a:	4213      	tst	r3, r2
  40187c:	d11d      	bne.n	4018ba <hsmci_read_word+0x4a>
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_RXRDY));
  40187e:	f013 0f02 	tst.w	r3, #2
  401882:	d0f9      	beq.n	401878 <hsmci_read_word+0x8>

	// Read data
	*value = HSMCI->HSMCI_RDR;
  401884:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40188a:	6003      	str	r3, [r0, #0]
	hsmci_transfert_pos += 4;
  40188c:	4a11      	ldr	r2, [pc, #68]	; (4018d4 <hsmci_read_word+0x64>)
  40188e:	6813      	ldr	r3, [r2, #0]
  401890:	3304      	adds	r3, #4
  401892:	6013      	str	r3, [r2, #0]
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  401894:	4a10      	ldr	r2, [pc, #64]	; (4018d8 <hsmci_read_word+0x68>)
  401896:	8811      	ldrh	r1, [r2, #0]
  401898:	4a10      	ldr	r2, [pc, #64]	; (4018dc <hsmci_read_word+0x6c>)
  40189a:	8812      	ldrh	r2, [r2, #0]
  40189c:	fb02 f201 	mul.w	r2, r2, r1
  4018a0:	4293      	cmp	r3, r2
  4018a2:	d312      	bcc.n	4018ca <hsmci_read_word+0x5a>
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  4018a4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4018a8:	4a09      	ldr	r2, [pc, #36]	; (4018d0 <hsmci_read_word+0x60>)
		sr = HSMCI->HSMCI_SR;
  4018aa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4018ac:	4213      	tst	r3, r2
  4018ae:	d108      	bne.n	4018c2 <hsmci_read_word+0x52>
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  4018b0:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  4018b4:	d0f9      	beq.n	4018aa <hsmci_read_word+0x3a>
	return true;
  4018b6:	2001      	movs	r0, #1
  4018b8:	bd08      	pop	{r3, pc}
			hsmci_reset();
  4018ba:	4b09      	ldr	r3, [pc, #36]	; (4018e0 <hsmci_read_word+0x70>)
  4018bc:	4798      	blx	r3
			return false;
  4018be:	2000      	movs	r0, #0
  4018c0:	bd08      	pop	{r3, pc}
			hsmci_reset();
  4018c2:	4b07      	ldr	r3, [pc, #28]	; (4018e0 <hsmci_read_word+0x70>)
  4018c4:	4798      	blx	r3
			return false;
  4018c6:	2000      	movs	r0, #0
  4018c8:	bd08      	pop	{r3, pc}
		return true;
  4018ca:	2001      	movs	r0, #1
}
  4018cc:	bd08      	pop	{r3, pc}
  4018ce:	bf00      	nop
  4018d0:	c0600000 	.word	0xc0600000
  4018d4:	20400a20 	.word	0x20400a20
  4018d8:	20400a1a 	.word	0x20400a1a
  4018dc:	20400a1c 	.word	0x20400a1c
  4018e0:	0040155d 	.word	0x0040155d

004018e4 <hsmci_start_read_blocks>:
#endif // HSMCI_MR_PDCMODE

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
bool hsmci_start_read_blocks(void *dest, uint16_t nb_block)
{
  4018e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4018e8:	b088      	sub	sp, #32
  4018ea:	4604      	mov	r4, r0
  4018ec:	460d      	mov	r5, r1
	xdmac_channel_config_t p_cfg = {0, 0, 0, 0, 0, 0, 0, 0};
  4018ee:	2220      	movs	r2, #32
  4018f0:	2100      	movs	r1, #0
  4018f2:	4668      	mov	r0, sp
  4018f4:	4b30      	ldr	r3, [pc, #192]	; (4019b8 <hsmci_start_read_blocks+0xd4>)
  4018f6:	4798      	blx	r3
 */
static inline void xdmac_channel_disable(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  4018f8:	2201      	movs	r2, #1
  4018fa:	4b30      	ldr	r3, [pc, #192]	; (4019bc <hsmci_start_read_blocks+0xd8>)
  4018fc:	621a      	str	r2, [r3, #32]
	Assert(nb_block);
	Assert(dest);

	xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);

	nb_data = nb_block * hsmci_block_size;
  4018fe:	4b30      	ldr	r3, [pc, #192]	; (4019c0 <hsmci_start_read_blocks+0xdc>)
  401900:	881b      	ldrh	r3, [r3, #0]
  401902:	fb05 f503 	mul.w	r5, r5, r3

	if((uint32_t)dest & 3) {
  401906:	f014 0f03 	tst.w	r4, #3
  40190a:	d14a      	bne.n	4019a2 <hsmci_start_read_blocks+0xbe>
						| XDMAC_CC_DAM_INCREMENTED_AM
						| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
		p_cfg.mbr_ubc = nb_data;
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
	} else {
		p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  40190c:	4b2d      	ldr	r3, [pc, #180]	; (4019c4 <hsmci_start_read_blocks+0xe0>)
  40190e:	9303      	str	r3, [sp, #12]
						| XDMAC_CC_SIF_AHB_IF1
						| XDMAC_CC_DIF_AHB_IF0
						| XDMAC_CC_SAM_FIXED_AM
						| XDMAC_CC_DAM_INCREMENTED_AM
						| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
		p_cfg.mbr_ubc = nb_data / 4;
  401910:	08ab      	lsrs	r3, r5, #2
  401912:	9300      	str	r3, [sp, #0]
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  401914:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401918:	6853      	ldr	r3, [r2, #4]
  40191a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40191e:	6053      	str	r3, [r2, #4]
	}
	p_cfg.mbr_sa = (uint32_t)&(HSMCI->HSMCI_FIFO[0]);
  401920:	4b29      	ldr	r3, [pc, #164]	; (4019c8 <hsmci_start_read_blocks+0xe4>)
  401922:	9301      	str	r3, [sp, #4]
	p_cfg.mbr_da = (uint32_t)dest;
  401924:	9402      	str	r4, [sp, #8]
	xdmac_configure_transfer(XDMAC, CONF_HSMCI_XDMAC_CHANNEL, &p_cfg);
  401926:	466a      	mov	r2, sp
  401928:	2100      	movs	r1, #0
  40192a:	4824      	ldr	r0, [pc, #144]	; (4019bc <hsmci_start_read_blocks+0xd8>)
  40192c:	4b27      	ldr	r3, [pc, #156]	; (4019cc <hsmci_start_read_blocks+0xe8>)
  40192e:	4798      	blx	r3
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401930:	4b27      	ldr	r3, [pc, #156]	; (4019d0 <hsmci_start_read_blocks+0xec>)
  401932:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  401936:	f3c3 374e 	ubfx	r7, r3, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40193a:	f003 0007 	and.w	r0, r3, #7
  40193e:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  401940:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401944:	fabe fc8e 	clz	ip, lr
    wshift  = __CLZ(ways) & 0x1f;
  401948:	f00c 0c1f 	and.w	ip, ip, #31
  __ASM volatile ("dsb");
  40194c:	f3bf 8f4f 	dsb	sy
  401950:	f04f 34ff 	mov.w	r4, #4294967295
  401954:	fa04 f800 	lsl.w	r8, r4, r0
  401958:	fa07 f000 	lsl.w	r0, r7, r0
  40195c:	fa04 f40c 	lsl.w	r4, r4, ip
  401960:	fa0e fc0c 	lsl.w	ip, lr, ip

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCCISW = sw;
  401964:	4e1a      	ldr	r6, [pc, #104]	; (4019d0 <hsmci_start_read_blocks+0xec>)
         int32_t tmpways = ways;
  401966:	4672      	mov	r2, lr
  401968:	4663      	mov	r3, ip
              sw = ((tmpways << wshift) | (sets << sshift));
  40196a:	ea43 0100 	orr.w	r1, r3, r0
              SCB->DCCISW = sw;
  40196e:	f8c6 1274 	str.w	r1, [r6, #628]	; 0x274
            } while(tmpways--);
  401972:	3a01      	subs	r2, #1
  401974:	4423      	add	r3, r4
  401976:	f1b2 3fff 	cmp.w	r2, #4294967295
  40197a:	d1f6      	bne.n	40196a <hsmci_start_read_blocks+0x86>
        } while(sets--);
  40197c:	3f01      	subs	r7, #1
  40197e:	4440      	add	r0, r8
  401980:	f1b7 3fff 	cmp.w	r7, #4294967295
  401984:	d1ef      	bne.n	401966 <hsmci_start_read_blocks+0x82>
  401986:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40198a:	f3bf 8f6f 	isb	sy
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  40198e:	2001      	movs	r0, #1
  401990:	4b0a      	ldr	r3, [pc, #40]	; (4019bc <hsmci_start_read_blocks+0xd8>)
  401992:	61d8      	str	r0, [r3, #28]
	xdmac_channel_enable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
	hsmci_transfert_pos += nb_data;
  401994:	4a0f      	ldr	r2, [pc, #60]	; (4019d4 <hsmci_start_read_blocks+0xf0>)
  401996:	6813      	ldr	r3, [r2, #0]
  401998:	442b      	add	r3, r5
  40199a:	6013      	str	r3, [r2, #0]
	return true;
}
  40199c:	b008      	add	sp, #32
  40199e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  4019a2:	4b0d      	ldr	r3, [pc, #52]	; (4019d8 <hsmci_start_read_blocks+0xf4>)
  4019a4:	9303      	str	r3, [sp, #12]
		p_cfg.mbr_ubc = nb_data;
  4019a6:	9500      	str	r5, [sp, #0]
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  4019a8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4019ac:	6853      	ldr	r3, [r2, #4]
  4019ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4019b2:	6053      	str	r3, [r2, #4]
  4019b4:	e7b4      	b.n	401920 <hsmci_start_read_blocks+0x3c>
  4019b6:	bf00      	nop
  4019b8:	00406ac5 	.word	0x00406ac5
  4019bc:	40078000 	.word	0x40078000
  4019c0:	20400a1a 	.word	0x20400a1a
  4019c4:	00043001 	.word	0x00043001
  4019c8:	40000200 	.word	0x40000200
  4019cc:	00402537 	.word	0x00402537
  4019d0:	e000ed00 	.word	0xe000ed00
  4019d4:	20400a20 	.word	0x20400a20
  4019d8:	00042001 	.word	0x00042001

004019dc <hsmci_wait_end_of_read_blocks>:

bool hsmci_wait_end_of_read_blocks(void)
{
  4019dc:	b570      	push	{r4, r5, r6, lr}
			hsmci_reset();
			// Disable XDMAC
			xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  4019de:	4b12      	ldr	r3, [pc, #72]	; (401a28 <hsmci_wait_end_of_read_blocks+0x4c>)
  4019e0:	881b      	ldrh	r3, [r3, #0]
  4019e2:	4a12      	ldr	r2, [pc, #72]	; (401a2c <hsmci_wait_end_of_read_blocks+0x50>)
  4019e4:	8812      	ldrh	r2, [r2, #0]
  4019e6:	fb02 f203 	mul.w	r2, r2, r3
  4019ea:	4b11      	ldr	r3, [pc, #68]	; (401a30 <hsmci_wait_end_of_read_blocks+0x54>)
  4019ec:	681c      	ldr	r4, [r3, #0]
		sr = HSMCI->HSMCI_SR;
  4019ee:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4019f2:	4910      	ldr	r1, [pc, #64]	; (401a34 <hsmci_wait_end_of_read_blocks+0x58>)
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4019f4:	4e10      	ldr	r6, [pc, #64]	; (401a38 <hsmci_wait_end_of_read_blocks+0x5c>)
  4019f6:	e009      	b.n	401a0c <hsmci_wait_end_of_read_blocks+0x30>
			hsmci_reset();
  4019f8:	4b10      	ldr	r3, [pc, #64]	; (401a3c <hsmci_wait_end_of_read_blocks+0x60>)
  4019fa:	4798      	blx	r3
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  4019fc:	2201      	movs	r2, #1
  4019fe:	4b0e      	ldr	r3, [pc, #56]	; (401a38 <hsmci_wait_end_of_read_blocks+0x5c>)
  401a00:	621a      	str	r2, [r3, #32]
			return false;
  401a02:	2000      	movs	r0, #0
  401a04:	bd70      	pop	{r4, r5, r6, pc}
			dma_sr = xdmac_channel_get_interrupt_status(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			if (dma_sr & XDMAC_CIS_BIS) {
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  401a06:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  401a0a:	d10a      	bne.n	401a22 <hsmci_wait_end_of_read_blocks+0x46>
		sr = HSMCI->HSMCI_SR;
  401a0c:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401a0e:	420b      	tst	r3, r1
  401a10:	d1f2      	bne.n	4019f8 <hsmci_wait_end_of_read_blocks+0x1c>
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  401a12:	42a2      	cmp	r2, r4
  401a14:	d9f7      	bls.n	401a06 <hsmci_wait_end_of_read_blocks+0x2a>
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401a16:	6df5      	ldr	r5, [r6, #92]	; 0x5c
			if (dma_sr & XDMAC_CIS_BIS) {
  401a18:	f015 0f01 	tst.w	r5, #1
  401a1c:	d0f3      	beq.n	401a06 <hsmci_wait_end_of_read_blocks+0x2a>
				return true;
  401a1e:	2001      	movs	r0, #1
	return true;
}
  401a20:	bd70      	pop	{r4, r5, r6, pc}
	return true;
  401a22:	2001      	movs	r0, #1
  401a24:	bd70      	pop	{r4, r5, r6, pc}
  401a26:	bf00      	nop
  401a28:	20400a1a 	.word	0x20400a1a
  401a2c:	20400a1c 	.word	0x20400a1c
  401a30:	20400a20 	.word	0x20400a20
  401a34:	c0600000 	.word	0xc0600000
  401a38:	40078000 	.word	0x40078000
  401a3c:	0040155d 	.word	0x0040155d

00401a40 <hsmci_start_write_blocks>:

bool hsmci_start_write_blocks(const void *src, uint16_t nb_block)
{
  401a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401a44:	b088      	sub	sp, #32
  401a46:	4604      	mov	r4, r0
  401a48:	460d      	mov	r5, r1
	xdmac_channel_config_t p_cfg = {0, 0, 0, 0, 0, 0, 0, 0};
  401a4a:	2220      	movs	r2, #32
  401a4c:	2100      	movs	r1, #0
  401a4e:	4668      	mov	r0, sp
  401a50:	4b30      	ldr	r3, [pc, #192]	; (401b14 <hsmci_start_write_blocks+0xd4>)
  401a52:	4798      	blx	r3
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  401a54:	2201      	movs	r2, #1
  401a56:	4b30      	ldr	r3, [pc, #192]	; (401b18 <hsmci_start_write_blocks+0xd8>)
  401a58:	621a      	str	r2, [r3, #32]
	Assert(nb_block);
	Assert(dest);

	xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);

	nb_data = nb_block * hsmci_block_size;
  401a5a:	4b30      	ldr	r3, [pc, #192]	; (401b1c <hsmci_start_write_blocks+0xdc>)
  401a5c:	881b      	ldrh	r3, [r3, #0]
  401a5e:	fb05 f503 	mul.w	r5, r5, r3

	if((uint32_t)src & 3) {
  401a62:	f014 0f03 	tst.w	r4, #3
  401a66:	d14a      	bne.n	401afe <hsmci_start_write_blocks+0xbe>
						| XDMAC_CC_DAM_FIXED_AM
						| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
		p_cfg.mbr_ubc = nb_data;
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
	} else {
		p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  401a68:	4b2d      	ldr	r3, [pc, #180]	; (401b20 <hsmci_start_write_blocks+0xe0>)
  401a6a:	9303      	str	r3, [sp, #12]
						| XDMAC_CC_SIF_AHB_IF0
						| XDMAC_CC_DIF_AHB_IF1
						| XDMAC_CC_SAM_INCREMENTED_AM
						| XDMAC_CC_DAM_FIXED_AM
						| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
		p_cfg.mbr_ubc = nb_data / 4;
  401a6c:	08ab      	lsrs	r3, r5, #2
  401a6e:	9300      	str	r3, [sp, #0]
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  401a70:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401a74:	6853      	ldr	r3, [r2, #4]
  401a76:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401a7a:	6053      	str	r3, [r2, #4]
	}
	p_cfg.mbr_sa = (uint32_t)src;
  401a7c:	9401      	str	r4, [sp, #4]
	p_cfg.mbr_da = (uint32_t)&(HSMCI->HSMCI_FIFO[0]);
  401a7e:	4b29      	ldr	r3, [pc, #164]	; (401b24 <hsmci_start_write_blocks+0xe4>)
  401a80:	9302      	str	r3, [sp, #8]
	xdmac_configure_transfer(XDMAC, CONF_HSMCI_XDMAC_CHANNEL, &p_cfg);
  401a82:	466a      	mov	r2, sp
  401a84:	2100      	movs	r1, #0
  401a86:	4824      	ldr	r0, [pc, #144]	; (401b18 <hsmci_start_write_blocks+0xd8>)
  401a88:	4b27      	ldr	r3, [pc, #156]	; (401b28 <hsmci_start_write_blocks+0xe8>)
  401a8a:	4798      	blx	r3
    ccsidr  = SCB->CCSIDR;
  401a8c:	4b27      	ldr	r3, [pc, #156]	; (401b2c <hsmci_start_write_blocks+0xec>)
  401a8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  401a92:	f3c3 374e 	ubfx	r7, r3, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401a96:	f003 0007 	and.w	r0, r3, #7
  401a9a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  401a9c:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401aa0:	fabe fc8e 	clz	ip, lr
    wshift  = __CLZ(ways) & 0x1f;
  401aa4:	f00c 0c1f 	and.w	ip, ip, #31
  __ASM volatile ("dsb");
  401aa8:	f3bf 8f4f 	dsb	sy
  401aac:	f04f 34ff 	mov.w	r4, #4294967295
  401ab0:	fa04 f800 	lsl.w	r8, r4, r0
  401ab4:	fa07 f000 	lsl.w	r0, r7, r0
  401ab8:	fa04 f40c 	lsl.w	r4, r4, ip
  401abc:	fa0e fc0c 	lsl.w	ip, lr, ip
              SCB->DCCISW = sw;
  401ac0:	4e1a      	ldr	r6, [pc, #104]	; (401b2c <hsmci_start_write_blocks+0xec>)
         int32_t tmpways = ways;
  401ac2:	4672      	mov	r2, lr
  401ac4:	4663      	mov	r3, ip
              sw = ((tmpways << wshift) | (sets << sshift));
  401ac6:	ea43 0100 	orr.w	r1, r3, r0
              SCB->DCCISW = sw;
  401aca:	f8c6 1274 	str.w	r1, [r6, #628]	; 0x274
            } while(tmpways--);
  401ace:	3a01      	subs	r2, #1
  401ad0:	4423      	add	r3, r4
  401ad2:	f1b2 3fff 	cmp.w	r2, #4294967295
  401ad6:	d1f6      	bne.n	401ac6 <hsmci_start_write_blocks+0x86>
        } while(sets--);
  401ad8:	3f01      	subs	r7, #1
  401ada:	4440      	add	r0, r8
  401adc:	f1b7 3fff 	cmp.w	r7, #4294967295
  401ae0:	d1ef      	bne.n	401ac2 <hsmci_start_write_blocks+0x82>
  401ae2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401ae6:	f3bf 8f6f 	isb	sy
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  401aea:	2001      	movs	r0, #1
  401aec:	4b0a      	ldr	r3, [pc, #40]	; (401b18 <hsmci_start_write_blocks+0xd8>)
  401aee:	61d8      	str	r0, [r3, #28]
	xdmac_channel_enable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
	hsmci_transfert_pos += nb_data;
  401af0:	4a0f      	ldr	r2, [pc, #60]	; (401b30 <hsmci_start_write_blocks+0xf0>)
  401af2:	6813      	ldr	r3, [r2, #0]
  401af4:	442b      	add	r3, r5
  401af6:	6013      	str	r3, [r2, #0]
	return true;
}
  401af8:	b008      	add	sp, #32
  401afa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  401afe:	4b0d      	ldr	r3, [pc, #52]	; (401b34 <hsmci_start_write_blocks+0xf4>)
  401b00:	9303      	str	r3, [sp, #12]
		p_cfg.mbr_ubc = nb_data;
  401b02:	9500      	str	r5, [sp, #0]
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  401b04:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401b08:	6853      	ldr	r3, [r2, #4]
  401b0a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401b0e:	6053      	str	r3, [r2, #4]
  401b10:	e7b4      	b.n	401a7c <hsmci_start_write_blocks+0x3c>
  401b12:	bf00      	nop
  401b14:	00406ac5 	.word	0x00406ac5
  401b18:	40078000 	.word	0x40078000
  401b1c:	20400a1a 	.word	0x20400a1a
  401b20:	00015011 	.word	0x00015011
  401b24:	40000200 	.word	0x40000200
  401b28:	00402537 	.word	0x00402537
  401b2c:	e000ed00 	.word	0xe000ed00
  401b30:	20400a20 	.word	0x20400a20
  401b34:	00014011 	.word	0x00014011

00401b38 <hsmci_wait_end_of_write_blocks>:

bool hsmci_wait_end_of_write_blocks(void)
{
  401b38:	b570      	push	{r4, r5, r6, lr}
			hsmci_reset();
			// Disable XDMAC
			xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  401b3a:	4b12      	ldr	r3, [pc, #72]	; (401b84 <hsmci_wait_end_of_write_blocks+0x4c>)
  401b3c:	881b      	ldrh	r3, [r3, #0]
  401b3e:	4a12      	ldr	r2, [pc, #72]	; (401b88 <hsmci_wait_end_of_write_blocks+0x50>)
  401b40:	8812      	ldrh	r2, [r2, #0]
  401b42:	fb02 f203 	mul.w	r2, r2, r3
  401b46:	4b11      	ldr	r3, [pc, #68]	; (401b8c <hsmci_wait_end_of_write_blocks+0x54>)
  401b48:	681c      	ldr	r4, [r3, #0]
		sr = HSMCI->HSMCI_SR;
  401b4a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401b4e:	4910      	ldr	r1, [pc, #64]	; (401b90 <hsmci_wait_end_of_write_blocks+0x58>)
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401b50:	4e10      	ldr	r6, [pc, #64]	; (401b94 <hsmci_wait_end_of_write_blocks+0x5c>)
  401b52:	e009      	b.n	401b68 <hsmci_wait_end_of_write_blocks+0x30>
			hsmci_reset();
  401b54:	4b10      	ldr	r3, [pc, #64]	; (401b98 <hsmci_wait_end_of_write_blocks+0x60>)
  401b56:	4798      	blx	r3
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  401b58:	2201      	movs	r2, #1
  401b5a:	4b0e      	ldr	r3, [pc, #56]	; (401b94 <hsmci_wait_end_of_write_blocks+0x5c>)
  401b5c:	621a      	str	r2, [r3, #32]
			return false;
  401b5e:	2000      	movs	r0, #0
  401b60:	bd70      	pop	{r4, r5, r6, pc}
			dma_sr = xdmac_channel_get_interrupt_status(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			if (dma_sr & XDMAC_CIS_BIS) {
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  401b62:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  401b66:	d10a      	bne.n	401b7e <hsmci_wait_end_of_write_blocks+0x46>
		sr = HSMCI->HSMCI_SR;
  401b68:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401b6a:	420b      	tst	r3, r1
  401b6c:	d1f2      	bne.n	401b54 <hsmci_wait_end_of_write_blocks+0x1c>
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  401b6e:	42a2      	cmp	r2, r4
  401b70:	d9f7      	bls.n	401b62 <hsmci_wait_end_of_write_blocks+0x2a>
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401b72:	6df5      	ldr	r5, [r6, #92]	; 0x5c
			if (dma_sr & XDMAC_CIS_BIS) {
  401b74:	f015 0f01 	tst.w	r5, #1
  401b78:	d0f3      	beq.n	401b62 <hsmci_wait_end_of_write_blocks+0x2a>
				return true;
  401b7a:	2001      	movs	r0, #1

	return true;
}
  401b7c:	bd70      	pop	{r4, r5, r6, pc}
	return true;
  401b7e:	2001      	movs	r0, #1
  401b80:	bd70      	pop	{r4, r5, r6, pc}
  401b82:	bf00      	nop
  401b84:	20400a1a 	.word	0x20400a1a
  401b88:	20400a1c 	.word	0x20400a1c
  401b8c:	20400a20 	.word	0x20400a20
  401b90:	c0600000 	.word	0xc0600000
  401b94:	40078000 	.word	0x40078000
  401b98:	0040155d 	.word	0x0040155d

00401b9c <mpu_enable>:
 *
 * \param dwMPUEnable  Enable/Disable the memory region.
 */
void mpu_enable(uint32_t dw_mpu_enable)
{
	MPU->CTRL = dw_mpu_enable ;
  401b9c:	4b01      	ldr	r3, [pc, #4]	; (401ba4 <mpu_enable+0x8>)
  401b9e:	6058      	str	r0, [r3, #4]
  401ba0:	4770      	bx	lr
  401ba2:	bf00      	nop
  401ba4:	e000ed90 	.word	0xe000ed90

00401ba8 <mpu_set_region>:
 * \param dwRegionBaseAddr  Memory region base address.
 * \param dwRegionAttr  Memory region attributes.
 */
void mpu_set_region(uint32_t dw_region_base_addr, uint32_t dw_region_attr)
{
	MPU->RBAR = dw_region_base_addr;
  401ba8:	4b01      	ldr	r3, [pc, #4]	; (401bb0 <mpu_set_region+0x8>)
  401baa:	60d8      	str	r0, [r3, #12]
	MPU->RASR = dw_region_attr;
  401bac:	6119      	str	r1, [r3, #16]
  401bae:	4770      	bx	lr
  401bb0:	e000ed90 	.word	0xe000ed90

00401bb4 <mpu_cal_mpu_region_size>:
{
	uint32_t dwRegionSize = 32;
	uint32_t dwReturnValue = 4;

	while( dwReturnValue < 31 ) {
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401bb4:	2820      	cmp	r0, #32
  401bb6:	d909      	bls.n	401bcc <mpu_cal_mpu_region_size+0x18>
  401bb8:	2304      	movs	r3, #4
  401bba:	2220      	movs	r2, #32
			break;
		} else {
			dwReturnValue++;
  401bbc:	3301      	adds	r3, #1
		}
		dwRegionSize <<= 1;
  401bbe:	0052      	lsls	r2, r2, #1
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401bc0:	4290      	cmp	r0, r2
  401bc2:	d901      	bls.n	401bc8 <mpu_cal_mpu_region_size+0x14>
  401bc4:	2b1e      	cmp	r3, #30
  401bc6:	d9f9      	bls.n	401bbc <mpu_cal_mpu_region_size+0x8>
	}

	return ( dwReturnValue << 1 );
}
  401bc8:	0058      	lsls	r0, r3, #1
  401bca:	4770      	bx	lr
	uint32_t dwReturnValue = 4;
  401bcc:	2304      	movs	r3, #4
  401bce:	e7fb      	b.n	401bc8 <mpu_cal_mpu_region_size+0x14>

00401bd0 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  401bd0:	6301      	str	r1, [r0, #48]	; 0x30
  401bd2:	4770      	bx	lr

00401bd4 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  401bd4:	6341      	str	r1, [r0, #52]	; 0x34
  401bd6:	4770      	bx	lr

00401bd8 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401bd8:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401bda:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401bde:	d03a      	beq.n	401c56 <pio_set_peripheral+0x7e>
  401be0:	d813      	bhi.n	401c0a <pio_set_peripheral+0x32>
  401be2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401be6:	d025      	beq.n	401c34 <pio_set_peripheral+0x5c>
  401be8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401bec:	d10a      	bne.n	401c04 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401bee:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401bf0:	4313      	orrs	r3, r2
  401bf2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401bf4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401bf6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401bf8:	400b      	ands	r3, r1
  401bfa:	ea23 0302 	bic.w	r3, r3, r2
  401bfe:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401c00:	6042      	str	r2, [r0, #4]
  401c02:	4770      	bx	lr
	switch (ul_type) {
  401c04:	2900      	cmp	r1, #0
  401c06:	d1fb      	bne.n	401c00 <pio_set_peripheral+0x28>
  401c08:	4770      	bx	lr
  401c0a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401c0e:	d021      	beq.n	401c54 <pio_set_peripheral+0x7c>
  401c10:	d809      	bhi.n	401c26 <pio_set_peripheral+0x4e>
  401c12:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401c16:	d1f3      	bne.n	401c00 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c18:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401c1a:	4313      	orrs	r3, r2
  401c1c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401c1e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401c20:	4313      	orrs	r3, r2
  401c22:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401c24:	e7ec      	b.n	401c00 <pio_set_peripheral+0x28>
	switch (ul_type) {
  401c26:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401c2a:	d013      	beq.n	401c54 <pio_set_peripheral+0x7c>
  401c2c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401c30:	d010      	beq.n	401c54 <pio_set_peripheral+0x7c>
  401c32:	e7e5      	b.n	401c00 <pio_set_peripheral+0x28>
{
  401c34:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c36:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c38:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401c3a:	43d3      	mvns	r3, r2
  401c3c:	4021      	ands	r1, r4
  401c3e:	461c      	mov	r4, r3
  401c40:	4019      	ands	r1, r3
  401c42:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401c44:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401c46:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401c48:	400b      	ands	r3, r1
  401c4a:	4023      	ands	r3, r4
  401c4c:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401c4e:	6042      	str	r2, [r0, #4]
}
  401c50:	f85d 4b04 	ldr.w	r4, [sp], #4
  401c54:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c56:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c58:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401c5a:	400b      	ands	r3, r1
  401c5c:	ea23 0302 	bic.w	r3, r3, r2
  401c60:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401c62:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401c64:	4313      	orrs	r3, r2
  401c66:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401c68:	e7ca      	b.n	401c00 <pio_set_peripheral+0x28>

00401c6a <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401c6a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401c6c:	f012 0f01 	tst.w	r2, #1
  401c70:	d10d      	bne.n	401c8e <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401c72:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401c74:	f012 0f0a 	tst.w	r2, #10
  401c78:	d00b      	beq.n	401c92 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401c7a:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401c7c:	f012 0f02 	tst.w	r2, #2
  401c80:	d109      	bne.n	401c96 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401c82:	f012 0f08 	tst.w	r2, #8
  401c86:	d008      	beq.n	401c9a <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401c88:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401c8c:	e005      	b.n	401c9a <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  401c8e:	6641      	str	r1, [r0, #100]	; 0x64
  401c90:	e7f0      	b.n	401c74 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  401c92:	6241      	str	r1, [r0, #36]	; 0x24
  401c94:	e7f2      	b.n	401c7c <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  401c96:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401c9a:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401c9c:	6001      	str	r1, [r0, #0]
  401c9e:	4770      	bx	lr

00401ca0 <pio_set_output>:
{
  401ca0:	b410      	push	{r4}
  401ca2:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401ca4:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401ca6:	b94c      	cbnz	r4, 401cbc <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401ca8:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401caa:	b14b      	cbz	r3, 401cc0 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401cac:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401cae:	b94a      	cbnz	r2, 401cc4 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401cb0:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401cb2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401cb4:	6001      	str	r1, [r0, #0]
}
  401cb6:	f85d 4b04 	ldr.w	r4, [sp], #4
  401cba:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401cbc:	6641      	str	r1, [r0, #100]	; 0x64
  401cbe:	e7f4      	b.n	401caa <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401cc0:	6541      	str	r1, [r0, #84]	; 0x54
  401cc2:	e7f4      	b.n	401cae <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401cc4:	6301      	str	r1, [r0, #48]	; 0x30
  401cc6:	e7f4      	b.n	401cb2 <pio_set_output+0x12>

00401cc8 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  401cc8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401cca:	420b      	tst	r3, r1
}
  401ccc:	bf14      	ite	ne
  401cce:	2001      	movne	r0, #1
  401cd0:	2000      	moveq	r0, #0
  401cd2:	4770      	bx	lr

00401cd4 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  401cd4:	f012 0f10 	tst.w	r2, #16
  401cd8:	d012      	beq.n	401d00 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  401cda:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401cde:	f012 0f20 	tst.w	r2, #32
  401ce2:	d007      	beq.n	401cf4 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  401ce4:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  401ce8:	f012 0f40 	tst.w	r2, #64	; 0x40
  401cec:	d005      	beq.n	401cfa <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  401cee:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  401cf2:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  401cf4:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  401cf8:	e7f6      	b.n	401ce8 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  401cfa:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  401cfe:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  401d00:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401d04:	4770      	bx	lr

00401d06 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  401d06:	6401      	str	r1, [r0, #64]	; 0x40
  401d08:	4770      	bx	lr

00401d0a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401d0a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401d0c:	4770      	bx	lr

00401d0e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401d0e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401d10:	4770      	bx	lr
	...

00401d14 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401d18:	4604      	mov	r4, r0
  401d1a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401d1c:	4b0e      	ldr	r3, [pc, #56]	; (401d58 <pio_handler_process+0x44>)
  401d1e:	4798      	blx	r3
  401d20:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401d22:	4620      	mov	r0, r4
  401d24:	4b0d      	ldr	r3, [pc, #52]	; (401d5c <pio_handler_process+0x48>)
  401d26:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401d28:	4005      	ands	r5, r0
  401d2a:	d013      	beq.n	401d54 <pio_handler_process+0x40>
  401d2c:	4c0c      	ldr	r4, [pc, #48]	; (401d60 <pio_handler_process+0x4c>)
  401d2e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401d32:	e003      	b.n	401d3c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401d34:	42b4      	cmp	r4, r6
  401d36:	d00d      	beq.n	401d54 <pio_handler_process+0x40>
  401d38:	3410      	adds	r4, #16
		while (status != 0) {
  401d3a:	b15d      	cbz	r5, 401d54 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401d3c:	6820      	ldr	r0, [r4, #0]
  401d3e:	4540      	cmp	r0, r8
  401d40:	d1f8      	bne.n	401d34 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d42:	6861      	ldr	r1, [r4, #4]
  401d44:	4229      	tst	r1, r5
  401d46:	d0f5      	beq.n	401d34 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d48:	68e3      	ldr	r3, [r4, #12]
  401d4a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401d4c:	6863      	ldr	r3, [r4, #4]
  401d4e:	ea25 0503 	bic.w	r5, r5, r3
  401d52:	e7ef      	b.n	401d34 <pio_handler_process+0x20>
  401d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d58:	00401d0b 	.word	0x00401d0b
  401d5c:	00401d0f 	.word	0x00401d0f
  401d60:	20400a24 	.word	0x20400a24

00401d64 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401d66:	4c18      	ldr	r4, [pc, #96]	; (401dc8 <pio_handler_set+0x64>)
  401d68:	6826      	ldr	r6, [r4, #0]
  401d6a:	2e06      	cmp	r6, #6
  401d6c:	d82a      	bhi.n	401dc4 <pio_handler_set+0x60>
  401d6e:	f04f 0c00 	mov.w	ip, #0
  401d72:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401d74:	4f15      	ldr	r7, [pc, #84]	; (401dcc <pio_handler_set+0x68>)
  401d76:	e004      	b.n	401d82 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401d78:	3401      	adds	r4, #1
  401d7a:	b2e4      	uxtb	r4, r4
  401d7c:	46a4      	mov	ip, r4
  401d7e:	42a6      	cmp	r6, r4
  401d80:	d309      	bcc.n	401d96 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  401d82:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401d84:	0125      	lsls	r5, r4, #4
  401d86:	597d      	ldr	r5, [r7, r5]
  401d88:	428d      	cmp	r5, r1
  401d8a:	d1f5      	bne.n	401d78 <pio_handler_set+0x14>
  401d8c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  401d90:	686d      	ldr	r5, [r5, #4]
  401d92:	4295      	cmp	r5, r2
  401d94:	d1f0      	bne.n	401d78 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  401d96:	4d0d      	ldr	r5, [pc, #52]	; (401dcc <pio_handler_set+0x68>)
  401d98:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  401d9c:	eb05 040e 	add.w	r4, r5, lr
  401da0:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  401da4:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  401da6:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  401da8:	9906      	ldr	r1, [sp, #24]
  401daa:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  401dac:	3601      	adds	r6, #1
  401dae:	4566      	cmp	r6, ip
  401db0:	d005      	beq.n	401dbe <pio_handler_set+0x5a>
  401db2:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401db4:	461a      	mov	r2, r3
  401db6:	4b06      	ldr	r3, [pc, #24]	; (401dd0 <pio_handler_set+0x6c>)
  401db8:	4798      	blx	r3

	return 0;
  401dba:	2000      	movs	r0, #0
  401dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  401dbe:	4902      	ldr	r1, [pc, #8]	; (401dc8 <pio_handler_set+0x64>)
  401dc0:	600e      	str	r6, [r1, #0]
  401dc2:	e7f6      	b.n	401db2 <pio_handler_set+0x4e>
		return 1;
  401dc4:	2001      	movs	r0, #1
}
  401dc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401dc8:	20400a94 	.word	0x20400a94
  401dcc:	20400a24 	.word	0x20400a24
  401dd0:	00401cd5 	.word	0x00401cd5

00401dd4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401dd4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401dd6:	210a      	movs	r1, #10
  401dd8:	4801      	ldr	r0, [pc, #4]	; (401de0 <PIOA_Handler+0xc>)
  401dda:	4b02      	ldr	r3, [pc, #8]	; (401de4 <PIOA_Handler+0x10>)
  401ddc:	4798      	blx	r3
  401dde:	bd08      	pop	{r3, pc}
  401de0:	400e0e00 	.word	0x400e0e00
  401de4:	00401d15 	.word	0x00401d15

00401de8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401de8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401dea:	210b      	movs	r1, #11
  401dec:	4801      	ldr	r0, [pc, #4]	; (401df4 <PIOB_Handler+0xc>)
  401dee:	4b02      	ldr	r3, [pc, #8]	; (401df8 <PIOB_Handler+0x10>)
  401df0:	4798      	blx	r3
  401df2:	bd08      	pop	{r3, pc}
  401df4:	400e1000 	.word	0x400e1000
  401df8:	00401d15 	.word	0x00401d15

00401dfc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401dfc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401dfe:	210c      	movs	r1, #12
  401e00:	4801      	ldr	r0, [pc, #4]	; (401e08 <PIOC_Handler+0xc>)
  401e02:	4b02      	ldr	r3, [pc, #8]	; (401e0c <PIOC_Handler+0x10>)
  401e04:	4798      	blx	r3
  401e06:	bd08      	pop	{r3, pc}
  401e08:	400e1200 	.word	0x400e1200
  401e0c:	00401d15 	.word	0x00401d15

00401e10 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401e10:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  401e12:	2110      	movs	r1, #16
  401e14:	4801      	ldr	r0, [pc, #4]	; (401e1c <PIOD_Handler+0xc>)
  401e16:	4b02      	ldr	r3, [pc, #8]	; (401e20 <PIOD_Handler+0x10>)
  401e18:	4798      	blx	r3
  401e1a:	bd08      	pop	{r3, pc}
  401e1c:	400e1400 	.word	0x400e1400
  401e20:	00401d15 	.word	0x00401d15

00401e24 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401e24:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401e26:	2111      	movs	r1, #17
  401e28:	4801      	ldr	r0, [pc, #4]	; (401e30 <PIOE_Handler+0xc>)
  401e2a:	4b02      	ldr	r3, [pc, #8]	; (401e34 <PIOE_Handler+0x10>)
  401e2c:	4798      	blx	r3
  401e2e:	bd08      	pop	{r3, pc}
  401e30:	400e1600 	.word	0x400e1600
  401e34:	00401d15 	.word	0x00401d15

00401e38 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401e38:	2803      	cmp	r0, #3
  401e3a:	d011      	beq.n	401e60 <pmc_mck_set_division+0x28>
  401e3c:	2804      	cmp	r0, #4
  401e3e:	d012      	beq.n	401e66 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401e40:	2802      	cmp	r0, #2
  401e42:	bf0c      	ite	eq
  401e44:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401e48:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401e4a:	4a08      	ldr	r2, [pc, #32]	; (401e6c <pmc_mck_set_division+0x34>)
  401e4c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401e4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401e52:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401e54:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401e56:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401e58:	f013 0f08 	tst.w	r3, #8
  401e5c:	d0fb      	beq.n	401e56 <pmc_mck_set_division+0x1e>
}
  401e5e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401e60:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401e64:	e7f1      	b.n	401e4a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401e66:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401e6a:	e7ee      	b.n	401e4a <pmc_mck_set_division+0x12>
  401e6c:	400e0600 	.word	0x400e0600

00401e70 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401e70:	4a17      	ldr	r2, [pc, #92]	; (401ed0 <pmc_switch_mck_to_pllack+0x60>)
  401e72:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401e74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401e78:	4318      	orrs	r0, r3
  401e7a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401e7c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401e7e:	f013 0f08 	tst.w	r3, #8
  401e82:	d10a      	bne.n	401e9a <pmc_switch_mck_to_pllack+0x2a>
  401e84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401e88:	4911      	ldr	r1, [pc, #68]	; (401ed0 <pmc_switch_mck_to_pllack+0x60>)
  401e8a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401e8c:	f012 0f08 	tst.w	r2, #8
  401e90:	d103      	bne.n	401e9a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401e92:	3b01      	subs	r3, #1
  401e94:	d1f9      	bne.n	401e8a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401e96:	2001      	movs	r0, #1
  401e98:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401e9a:	4a0d      	ldr	r2, [pc, #52]	; (401ed0 <pmc_switch_mck_to_pllack+0x60>)
  401e9c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401e9e:	f023 0303 	bic.w	r3, r3, #3
  401ea2:	f043 0302 	orr.w	r3, r3, #2
  401ea6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ea8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401eaa:	f013 0f08 	tst.w	r3, #8
  401eae:	d10a      	bne.n	401ec6 <pmc_switch_mck_to_pllack+0x56>
  401eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401eb4:	4906      	ldr	r1, [pc, #24]	; (401ed0 <pmc_switch_mck_to_pllack+0x60>)
  401eb6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401eb8:	f012 0f08 	tst.w	r2, #8
  401ebc:	d105      	bne.n	401eca <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401ebe:	3b01      	subs	r3, #1
  401ec0:	d1f9      	bne.n	401eb6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401ec2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401ec4:	4770      	bx	lr
	return 0;
  401ec6:	2000      	movs	r0, #0
  401ec8:	4770      	bx	lr
  401eca:	2000      	movs	r0, #0
  401ecc:	4770      	bx	lr
  401ece:	bf00      	nop
  401ed0:	400e0600 	.word	0x400e0600

00401ed4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401ed4:	b9a0      	cbnz	r0, 401f00 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401ed6:	480e      	ldr	r0, [pc, #56]	; (401f10 <pmc_switch_mainck_to_xtal+0x3c>)
  401ed8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401eda:	0209      	lsls	r1, r1, #8
  401edc:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401ede:	4a0d      	ldr	r2, [pc, #52]	; (401f14 <pmc_switch_mainck_to_xtal+0x40>)
  401ee0:	401a      	ands	r2, r3
  401ee2:	4b0d      	ldr	r3, [pc, #52]	; (401f18 <pmc_switch_mainck_to_xtal+0x44>)
  401ee4:	4313      	orrs	r3, r2
  401ee6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401ee8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401eea:	4602      	mov	r2, r0
  401eec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401eee:	f013 0f01 	tst.w	r3, #1
  401ef2:	d0fb      	beq.n	401eec <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401ef4:	4a06      	ldr	r2, [pc, #24]	; (401f10 <pmc_switch_mainck_to_xtal+0x3c>)
  401ef6:	6a11      	ldr	r1, [r2, #32]
  401ef8:	4b08      	ldr	r3, [pc, #32]	; (401f1c <pmc_switch_mainck_to_xtal+0x48>)
  401efa:	430b      	orrs	r3, r1
  401efc:	6213      	str	r3, [r2, #32]
  401efe:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401f00:	4903      	ldr	r1, [pc, #12]	; (401f10 <pmc_switch_mainck_to_xtal+0x3c>)
  401f02:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401f04:	4a06      	ldr	r2, [pc, #24]	; (401f20 <pmc_switch_mainck_to_xtal+0x4c>)
  401f06:	401a      	ands	r2, r3
  401f08:	4b06      	ldr	r3, [pc, #24]	; (401f24 <pmc_switch_mainck_to_xtal+0x50>)
  401f0a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401f0c:	620b      	str	r3, [r1, #32]
  401f0e:	4770      	bx	lr
  401f10:	400e0600 	.word	0x400e0600
  401f14:	ffc8fffc 	.word	0xffc8fffc
  401f18:	00370001 	.word	0x00370001
  401f1c:	01370000 	.word	0x01370000
  401f20:	fec8fffc 	.word	0xfec8fffc
  401f24:	01370002 	.word	0x01370002

00401f28 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401f28:	4b02      	ldr	r3, [pc, #8]	; (401f34 <pmc_osc_is_ready_mainck+0xc>)
  401f2a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401f2c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401f30:	4770      	bx	lr
  401f32:	bf00      	nop
  401f34:	400e0600 	.word	0x400e0600

00401f38 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401f38:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401f3c:	4b01      	ldr	r3, [pc, #4]	; (401f44 <pmc_disable_pllack+0xc>)
  401f3e:	629a      	str	r2, [r3, #40]	; 0x28
  401f40:	4770      	bx	lr
  401f42:	bf00      	nop
  401f44:	400e0600 	.word	0x400e0600

00401f48 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401f48:	4b02      	ldr	r3, [pc, #8]	; (401f54 <pmc_is_locked_pllack+0xc>)
  401f4a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401f4c:	f000 0002 	and.w	r0, r0, #2
  401f50:	4770      	bx	lr
  401f52:	bf00      	nop
  401f54:	400e0600 	.word	0x400e0600

00401f58 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401f58:	283f      	cmp	r0, #63	; 0x3f
  401f5a:	d81e      	bhi.n	401f9a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401f5c:	281f      	cmp	r0, #31
  401f5e:	d80c      	bhi.n	401f7a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401f60:	4b11      	ldr	r3, [pc, #68]	; (401fa8 <pmc_enable_periph_clk+0x50>)
  401f62:	699a      	ldr	r2, [r3, #24]
  401f64:	2301      	movs	r3, #1
  401f66:	4083      	lsls	r3, r0
  401f68:	4393      	bics	r3, r2
  401f6a:	d018      	beq.n	401f9e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401f6c:	2301      	movs	r3, #1
  401f6e:	fa03 f000 	lsl.w	r0, r3, r0
  401f72:	4b0d      	ldr	r3, [pc, #52]	; (401fa8 <pmc_enable_periph_clk+0x50>)
  401f74:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401f76:	2000      	movs	r0, #0
  401f78:	4770      	bx	lr
		ul_id -= 32;
  401f7a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401f7c:	4b0a      	ldr	r3, [pc, #40]	; (401fa8 <pmc_enable_periph_clk+0x50>)
  401f7e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401f82:	2301      	movs	r3, #1
  401f84:	4083      	lsls	r3, r0
  401f86:	4393      	bics	r3, r2
  401f88:	d00b      	beq.n	401fa2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401f8a:	2301      	movs	r3, #1
  401f8c:	fa03 f000 	lsl.w	r0, r3, r0
  401f90:	4b05      	ldr	r3, [pc, #20]	; (401fa8 <pmc_enable_periph_clk+0x50>)
  401f92:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401f96:	2000      	movs	r0, #0
  401f98:	4770      	bx	lr
		return 1;
  401f9a:	2001      	movs	r0, #1
  401f9c:	4770      	bx	lr
	return 0;
  401f9e:	2000      	movs	r0, #0
  401fa0:	4770      	bx	lr
  401fa2:	2000      	movs	r0, #0
}
  401fa4:	4770      	bx	lr
  401fa6:	bf00      	nop
  401fa8:	400e0600 	.word	0x400e0600

00401fac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  401fac:	b921      	cbnz	r1, 401fb8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  401fae:	6843      	ldr	r3, [r0, #4]
  401fb0:	f023 0301 	bic.w	r3, r3, #1
  401fb4:	6043      	str	r3, [r0, #4]
  401fb6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  401fb8:	6843      	ldr	r3, [r0, #4]
  401fba:	f043 0301 	orr.w	r3, r3, #1
  401fbe:	6043      	str	r3, [r0, #4]
  401fc0:	4770      	bx	lr

00401fc2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  401fc2:	6201      	str	r1, [r0, #32]
  401fc4:	4770      	bx	lr

00401fc6 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  401fc6:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  401fc8:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  401fca:	6884      	ldr	r4, [r0, #8]
  401fcc:	42a5      	cmp	r5, r4
  401fce:	d003      	beq.n	401fd8 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  401fd0:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  401fd2:	6884      	ldr	r4, [r0, #8]
  401fd4:	42ac      	cmp	r4, r5
  401fd6:	d1fb      	bne.n	401fd0 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  401fd8:	b161      	cbz	r1, 401ff4 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401fda:	f3c4 5001 	ubfx	r0, r4, #20, #2
  401fde:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  401fe2:	f3c4 4003 	ubfx	r0, r4, #16, #4
  401fe6:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  401fea:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  401fee:	bf18      	it	ne
  401ff0:	300c      	addne	r0, #12
  401ff2:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  401ff4:	b142      	cbz	r2, 402008 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  401ff6:	f3c4 3102 	ubfx	r1, r4, #12, #3
  401ffa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  401ffe:	f3c4 2003 	ubfx	r0, r4, #8, #4
  402002:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  402006:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  402008:	b143      	cbz	r3, 40201c <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40200a:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40200e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  402012:	f004 040f 	and.w	r4, r4, #15
  402016:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40201a:	601c      	str	r4, [r3, #0]
	}
}
  40201c:	bc30      	pop	{r4, r5}
  40201e:	4770      	bx	lr

00402020 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  402020:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  402022:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  402024:	f014 0f01 	tst.w	r4, #1
  402028:	d005      	beq.n	402036 <rtc_set_time+0x16>
  40202a:	290c      	cmp	r1, #12
  40202c:	d903      	bls.n	402036 <rtc_set_time+0x16>
			ul_hour -= 12;
  40202e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  402030:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  402034:	e000      	b.n	402038 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  402036:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  402038:	4c1c      	ldr	r4, [pc, #112]	; (4020ac <rtc_set_time+0x8c>)
  40203a:	fba4 5603 	umull	r5, r6, r4, r3
  40203e:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  402040:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  402044:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  402048:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40204c:	fba4 6502 	umull	r6, r5, r4, r2
  402050:	08ed      	lsrs	r5, r5, #3
  402052:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  402056:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40205a:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  40205e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  402062:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  402064:	fba4 4201 	umull	r4, r2, r4, r1
  402068:	08d2      	lsrs	r2, r2, #3
  40206a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40206e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  402072:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  402076:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40207a:	6983      	ldr	r3, [r0, #24]
  40207c:	f013 0f04 	tst.w	r3, #4
  402080:	d0fb      	beq.n	40207a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  402082:	6803      	ldr	r3, [r0, #0]
  402084:	f043 0301 	orr.w	r3, r3, #1
  402088:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40208a:	6983      	ldr	r3, [r0, #24]
  40208c:	f013 0f01 	tst.w	r3, #1
  402090:	d0fb      	beq.n	40208a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  402092:	2301      	movs	r3, #1
  402094:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  402096:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  402098:	6803      	ldr	r3, [r0, #0]
  40209a:	f023 0301 	bic.w	r3, r3, #1
  40209e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4020a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4020a2:	f000 0001 	and.w	r0, r0, #1
  4020a6:	bcf0      	pop	{r4, r5, r6, r7}
  4020a8:	4770      	bx	lr
  4020aa:	bf00      	nop
  4020ac:	cccccccd 	.word	0xcccccccd

004020b0 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  4020b0:	b4f0      	push	{r4, r5, r6, r7}
  4020b2:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  4020b4:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  4020b6:	68c4      	ldr	r4, [r0, #12]
  4020b8:	42a5      	cmp	r5, r4
  4020ba:	d003      	beq.n	4020c4 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  4020bc:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  4020be:	68c4      	ldr	r4, [r0, #12]
  4020c0:	42ac      	cmp	r4, r5
  4020c2:	d1fb      	bne.n	4020bc <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  4020c4:	b199      	cbz	r1, 4020ee <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4020c6:	f3c4 3003 	ubfx	r0, r4, #12, #4
  4020ca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4020ce:	f3c4 2703 	ubfx	r7, r4, #8, #4
  4020d2:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4020d6:	f3c4 1002 	ubfx	r0, r4, #4, #3
  4020da:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4020de:	f004 000f 	and.w	r0, r4, #15
  4020e2:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4020e6:	2564      	movs	r5, #100	; 0x64
  4020e8:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  4020ec:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  4020ee:	b142      	cbz	r2, 402102 <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4020f0:	f3c4 5000 	ubfx	r0, r4, #20, #1
  4020f4:	0081      	lsls	r1, r0, #2
  4020f6:	4408      	add	r0, r1
  4020f8:	f3c4 4103 	ubfx	r1, r4, #16, #4
  4020fc:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  402100:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  402102:	b143      	cbz	r3, 402116 <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  402104:	f3c4 7201 	ubfx	r2, r4, #28, #2
  402108:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40210c:	f3c4 6103 	ubfx	r1, r4, #24, #4
  402110:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  402114:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  402116:	b116      	cbz	r6, 40211e <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  402118:	f3c4 5442 	ubfx	r4, r4, #21, #3
  40211c:	6034      	str	r4, [r6, #0]
	}
}
  40211e:	bcf0      	pop	{r4, r5, r6, r7}
  402120:	4770      	bx	lr
	...

00402124 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  402124:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  402126:	4d2a      	ldr	r5, [pc, #168]	; (4021d0 <rtc_set_date+0xac>)
  402128:	fba5 4603 	umull	r4, r6, r5, r3
  40212c:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  40212e:	9c03      	ldr	r4, [sp, #12]
  402130:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  402132:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  402136:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40213a:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40213e:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  402142:	fba5 6402 	umull	r6, r4, r5, r2
  402146:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  402148:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  40214c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402150:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  402154:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  402158:	4b1e      	ldr	r3, [pc, #120]	; (4021d4 <rtc_set_date+0xb0>)
  40215a:	fba3 4301 	umull	r4, r3, r3, r1
  40215e:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  402160:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  402164:	4b1c      	ldr	r3, [pc, #112]	; (4021d8 <rtc_set_date+0xb4>)
  402166:	fba3 4301 	umull	r4, r3, r3, r1
  40216a:	095b      	lsrs	r3, r3, #5
  40216c:	fba5 6403 	umull	r6, r4, r5, r3
  402170:	08e4      	lsrs	r4, r4, #3
  402172:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402176:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40217a:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  40217c:	fba5 4301 	umull	r4, r3, r5, r1
  402180:	08db      	lsrs	r3, r3, #3
  402182:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  402186:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40218a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40218e:	fba5 1503 	umull	r1, r5, r5, r3
  402192:	08ed      	lsrs	r5, r5, #3
  402194:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402198:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40219c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  4021a0:	6983      	ldr	r3, [r0, #24]
  4021a2:	f013 0f04 	tst.w	r3, #4
  4021a6:	d0fb      	beq.n	4021a0 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4021a8:	6803      	ldr	r3, [r0, #0]
  4021aa:	f043 0302 	orr.w	r3, r3, #2
  4021ae:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4021b0:	6983      	ldr	r3, [r0, #24]
  4021b2:	f013 0f01 	tst.w	r3, #1
  4021b6:	d0fb      	beq.n	4021b0 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4021b8:	2301      	movs	r3, #1
  4021ba:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  4021bc:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4021be:	6803      	ldr	r3, [r0, #0]
  4021c0:	f023 0302 	bic.w	r3, r3, #2
  4021c4:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4021c6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4021c8:	f000 0002 	and.w	r0, r0, #2
  4021cc:	bc70      	pop	{r4, r5, r6}
  4021ce:	4770      	bx	lr
  4021d0:	cccccccd 	.word	0xcccccccd
  4021d4:	10624dd3 	.word	0x10624dd3
  4021d8:	51eb851f 	.word	0x51eb851f

004021dc <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  4021dc:	6980      	ldr	r0, [r0, #24]
}
  4021de:	4770      	bx	lr

004021e0 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  4021e0:	61c1      	str	r1, [r0, #28]
  4021e2:	4770      	bx	lr

004021e4 <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4021e4:	4b28      	ldr	r3, [pc, #160]	; (402288 <twihs_set_speed+0xa4>)
  4021e6:	4299      	cmp	r1, r3
  4021e8:	d84b      	bhi.n	402282 <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4021ea:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  4021ee:	4299      	cmp	r1, r3
  4021f0:	d92d      	bls.n	40224e <twihs_set_speed+0x6a>
{
  4021f2:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4021f4:	4c25      	ldr	r4, [pc, #148]	; (40228c <twihs_set_speed+0xa8>)
  4021f6:	fba4 3402 	umull	r3, r4, r4, r2
  4021fa:	0ba4      	lsrs	r4, r4, #14
  4021fc:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4021fe:	4b24      	ldr	r3, [pc, #144]	; (402290 <twihs_set_speed+0xac>)
  402200:	440b      	add	r3, r1
  402202:	009b      	lsls	r3, r3, #2
  402204:	fbb2 f2f3 	udiv	r2, r2, r3
  402208:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40220a:	2cff      	cmp	r4, #255	; 0xff
  40220c:	d91d      	bls.n	40224a <twihs_set_speed+0x66>
  40220e:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  402210:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  402212:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  402214:	2cff      	cmp	r4, #255	; 0xff
  402216:	d901      	bls.n	40221c <twihs_set_speed+0x38>
  402218:	2906      	cmp	r1, #6
  40221a:	d9f9      	bls.n	402210 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40221c:	2aff      	cmp	r2, #255	; 0xff
  40221e:	d907      	bls.n	402230 <twihs_set_speed+0x4c>
  402220:	2906      	cmp	r1, #6
  402222:	d805      	bhi.n	402230 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  402224:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  402226:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  402228:	2aff      	cmp	r2, #255	; 0xff
  40222a:	d901      	bls.n	402230 <twihs_set_speed+0x4c>
  40222c:	2906      	cmp	r1, #6
  40222e:	d9f9      	bls.n	402224 <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  402230:	0213      	lsls	r3, r2, #8
  402232:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  402234:	0409      	lsls	r1, r1, #16
  402236:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  40223a:	430b      	orrs	r3, r1
  40223c:	b2e4      	uxtb	r4, r4
  40223e:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  402240:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  402242:	2000      	movs	r0, #0
}
  402244:	f85d 4b04 	ldr.w	r4, [sp], #4
  402248:	4770      	bx	lr
	uint32_t ckdiv = 0;
  40224a:	2100      	movs	r1, #0
  40224c:	e7e6      	b.n	40221c <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  40224e:	0049      	lsls	r1, r1, #1
  402250:	fbb2 f2f1 	udiv	r2, r2, r1
  402254:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  402256:	2aff      	cmp	r2, #255	; 0xff
  402258:	d911      	bls.n	40227e <twihs_set_speed+0x9a>
  40225a:	2300      	movs	r3, #0
			ckdiv++;
  40225c:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  40225e:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  402260:	2aff      	cmp	r2, #255	; 0xff
  402262:	d901      	bls.n	402268 <twihs_set_speed+0x84>
  402264:	2b06      	cmp	r3, #6
  402266:	d9f9      	bls.n	40225c <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  402268:	0211      	lsls	r1, r2, #8
  40226a:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  40226c:	041b      	lsls	r3, r3, #16
  40226e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  402272:	430b      	orrs	r3, r1
  402274:	b2d2      	uxtb	r2, r2
  402276:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  402278:	6102      	str	r2, [r0, #16]
	return PASS;
  40227a:	2000      	movs	r0, #0
  40227c:	4770      	bx	lr
	uint32_t ckdiv = 0;
  40227e:	2300      	movs	r3, #0
  402280:	e7f2      	b.n	402268 <twihs_set_speed+0x84>
		return FAIL;
  402282:	2001      	movs	r0, #1
  402284:	4770      	bx	lr
  402286:	bf00      	nop
  402288:	00061a80 	.word	0x00061a80
  40228c:	057619f1 	.word	0x057619f1
  402290:	3ffd1200 	.word	0x3ffd1200

00402294 <twihs_master_init>:
{
  402294:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  402296:	f04f 32ff 	mov.w	r2, #4294967295
  40229a:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  40229c:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  40229e:	2280      	movs	r2, #128	; 0x80
  4022a0:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  4022a2:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4022a4:	2208      	movs	r2, #8
  4022a6:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4022a8:	2220      	movs	r2, #32
  4022aa:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4022ac:	2204      	movs	r2, #4
  4022ae:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4022b0:	680a      	ldr	r2, [r1, #0]
  4022b2:	6849      	ldr	r1, [r1, #4]
  4022b4:	4b03      	ldr	r3, [pc, #12]	; (4022c4 <twihs_master_init+0x30>)
  4022b6:	4798      	blx	r3
}
  4022b8:	2801      	cmp	r0, #1
  4022ba:	bf14      	ite	ne
  4022bc:	2000      	movne	r0, #0
  4022be:	2001      	moveq	r0, #1
  4022c0:	bd08      	pop	{r3, pc}
  4022c2:	bf00      	nop
  4022c4:	004021e5 	.word	0x004021e5

004022c8 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  4022c8:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  4022ca:	2b00      	cmp	r3, #0
  4022cc:	d046      	beq.n	40235c <twihs_master_read+0x94>
{
  4022ce:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  4022d0:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  4022d2:	2600      	movs	r6, #0
  4022d4:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4022d6:	684a      	ldr	r2, [r1, #4]
  4022d8:	0212      	lsls	r2, r2, #8
  4022da:	f402 7240 	and.w	r2, r2, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4022de:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  4022e2:	7c0d      	ldrb	r5, [r1, #16]
  4022e4:	042d      	lsls	r5, r5, #16
  4022e6:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4022ea:	432a      	orrs	r2, r5
  4022ec:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  4022ee:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4022f0:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  4022f2:	b15d      	cbz	r5, 40230c <twihs_master_read+0x44>
	val = addr[0];
  4022f4:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  4022f6:	2d01      	cmp	r5, #1
  4022f8:	dd02      	ble.n	402300 <twihs_master_read+0x38>
		val |= addr[1];
  4022fa:	784e      	ldrb	r6, [r1, #1]
  4022fc:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  402300:	2d02      	cmp	r5, #2
  402302:	dd04      	ble.n	40230e <twihs_master_read+0x46>
		val |= addr[2];
  402304:	7889      	ldrb	r1, [r1, #2]
  402306:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  40230a:	e000      	b.n	40230e <twihs_master_read+0x46>
		return 0;
  40230c:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  40230e:	60c2      	str	r2, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  402310:	2201      	movs	r2, #1
  402312:	6002      	str	r2, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  402314:	2502      	movs	r5, #2
		status = p_twihs->TWIHS_SR;
  402316:	6a02      	ldr	r2, [r0, #32]
  402318:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  40231c:	2b01      	cmp	r3, #1
  40231e:	d008      	beq.n	402332 <twihs_master_read+0x6a>
		if (!(status & TWIHS_SR_RXRDY)) {
  402320:	f012 0f02 	tst.w	r2, #2
  402324:	d013      	beq.n	40234e <twihs_master_read+0x86>
		*buffer++ = p_twihs->TWIHS_RHR;
  402326:	6b02      	ldr	r2, [r0, #48]	; 0x30
  402328:	f804 2b01 	strb.w	r2, [r4], #1
	while (cnt > 0) {
  40232c:	3b01      	subs	r3, #1
  40232e:	d1f2      	bne.n	402316 <twihs_master_read+0x4e>
  402330:	e005      	b.n	40233e <twihs_master_read+0x76>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  402332:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  402334:	f012 0f02 	tst.w	r2, #2
  402338:	d00b      	beq.n	402352 <twihs_master_read+0x8a>
		*buffer++ = p_twihs->TWIHS_RHR;
  40233a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40233c:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  40233e:	6a03      	ldr	r3, [r0, #32]
  402340:	f013 0f01 	tst.w	r3, #1
  402344:	d0fb      	beq.n	40233e <twihs_master_read+0x76>
	p_twihs->TWIHS_SR;
  402346:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  402348:	2000      	movs	r0, #0
}
  40234a:	bc70      	pop	{r4, r5, r6}
  40234c:	4770      	bx	lr
	while (cnt > 0) {
  40234e:	2b00      	cmp	r3, #0
  402350:	d0f5      	beq.n	40233e <twihs_master_read+0x76>
		status = p_twihs->TWIHS_SR;
  402352:	6a02      	ldr	r2, [r0, #32]
		if (!timeout--) {
  402354:	3901      	subs	r1, #1
  402356:	d1e1      	bne.n	40231c <twihs_master_read+0x54>
			return TWIHS_ERROR_TIMEOUT;
  402358:	2009      	movs	r0, #9
  40235a:	e7f6      	b.n	40234a <twihs_master_read+0x82>
		return TWIHS_INVALID_ARGUMENT;
  40235c:	2001      	movs	r0, #1
  40235e:	4770      	bx	lr

00402360 <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  402360:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  402362:	2b00      	cmp	r3, #0
  402364:	d043      	beq.n	4023ee <twihs_master_write+0x8e>
{
  402366:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  402368:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  40236a:	2600      	movs	r6, #0
  40236c:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40236e:	7c0a      	ldrb	r2, [r1, #16]
  402370:	0412      	lsls	r2, r2, #16
  402372:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  402376:	684d      	ldr	r5, [r1, #4]
  402378:	022d      	lsls	r5, r5, #8
  40237a:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40237e:	432a      	orrs	r2, r5
  402380:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  402382:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  402384:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  402386:	b15d      	cbz	r5, 4023a0 <twihs_master_write+0x40>
	val = addr[0];
  402388:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  40238a:	2d01      	cmp	r5, #1
  40238c:	dd02      	ble.n	402394 <twihs_master_write+0x34>
		val |= addr[1];
  40238e:	784e      	ldrb	r6, [r1, #1]
  402390:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  402394:	2d02      	cmp	r5, #2
  402396:	dd04      	ble.n	4023a2 <twihs_master_write+0x42>
		val |= addr[2];
  402398:	7889      	ldrb	r1, [r1, #2]
  40239a:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  40239e:	e000      	b.n	4023a2 <twihs_master_write+0x42>
		return 0;
  4023a0:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4023a2:	60c2      	str	r2, [r0, #12]
  4023a4:	e004      	b.n	4023b0 <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  4023a6:	f814 2b01 	ldrb.w	r2, [r4], #1
  4023aa:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  4023ac:	3b01      	subs	r3, #1
  4023ae:	d00f      	beq.n	4023d0 <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  4023b0:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4023b2:	f412 7f80 	tst.w	r2, #256	; 0x100
  4023b6:	d11e      	bne.n	4023f6 <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  4023b8:	f012 0f04 	tst.w	r2, #4
  4023bc:	d1f3      	bne.n	4023a6 <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  4023be:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4023c0:	f412 7f80 	tst.w	r2, #256	; 0x100
  4023c4:	d115      	bne.n	4023f2 <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  4023c6:	f012 0f04 	tst.w	r2, #4
  4023ca:	d1ec      	bne.n	4023a6 <twihs_master_write+0x46>
	while (cnt > 0) {
  4023cc:	2b00      	cmp	r3, #0
  4023ce:	d1f6      	bne.n	4023be <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  4023d0:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4023d2:	f413 7f80 	tst.w	r3, #256	; 0x100
  4023d6:	d111      	bne.n	4023fc <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  4023d8:	f013 0f04 	tst.w	r3, #4
  4023dc:	d0f8      	beq.n	4023d0 <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4023de:	2302      	movs	r3, #2
  4023e0:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4023e2:	6a03      	ldr	r3, [r0, #32]
  4023e4:	f013 0f01 	tst.w	r3, #1
  4023e8:	d0fb      	beq.n	4023e2 <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  4023ea:	2000      	movs	r0, #0
  4023ec:	e004      	b.n	4023f8 <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  4023ee:	2001      	movs	r0, #1
  4023f0:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  4023f2:	2005      	movs	r0, #5
  4023f4:	e000      	b.n	4023f8 <twihs_master_write+0x98>
  4023f6:	2005      	movs	r0, #5
}
  4023f8:	bc70      	pop	{r4, r5, r6}
  4023fa:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  4023fc:	2005      	movs	r0, #5
  4023fe:	e7fb      	b.n	4023f8 <twihs_master_write+0x98>

00402400 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  402400:	6943      	ldr	r3, [r0, #20]
  402402:	f013 0f02 	tst.w	r3, #2
  402406:	d002      	beq.n	40240e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  402408:	61c1      	str	r1, [r0, #28]
	return 0;
  40240a:	2000      	movs	r0, #0
  40240c:	4770      	bx	lr
		return 1;
  40240e:	2001      	movs	r0, #1
}
  402410:	4770      	bx	lr

00402412 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  402412:	6943      	ldr	r3, [r0, #20]
  402414:	f013 0f01 	tst.w	r3, #1
  402418:	d003      	beq.n	402422 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40241a:	6983      	ldr	r3, [r0, #24]
  40241c:	700b      	strb	r3, [r1, #0]
	return 0;
  40241e:	2000      	movs	r0, #0
  402420:	4770      	bx	lr
		return 1;
  402422:	2001      	movs	r0, #1
}
  402424:	4770      	bx	lr

00402426 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  402426:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  402428:	010b      	lsls	r3, r1, #4
  40242a:	4293      	cmp	r3, r2
  40242c:	d914      	bls.n	402458 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40242e:	00c9      	lsls	r1, r1, #3
  402430:	084b      	lsrs	r3, r1, #1
  402432:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  402436:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40243a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40243c:	1e5c      	subs	r4, r3, #1
  40243e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  402442:	428c      	cmp	r4, r1
  402444:	d901      	bls.n	40244a <usart_set_async_baudrate+0x24>
		return 1;
  402446:	2001      	movs	r0, #1
  402448:	e017      	b.n	40247a <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40244a:	6841      	ldr	r1, [r0, #4]
  40244c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  402450:	6041      	str	r1, [r0, #4]
  402452:	e00c      	b.n	40246e <usart_set_async_baudrate+0x48>
		return 1;
  402454:	2001      	movs	r0, #1
  402456:	e010      	b.n	40247a <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  402458:	0859      	lsrs	r1, r3, #1
  40245a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40245e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  402462:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  402464:	1e5c      	subs	r4, r3, #1
  402466:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40246a:	428c      	cmp	r4, r1
  40246c:	d8f2      	bhi.n	402454 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40246e:	0412      	lsls	r2, r2, #16
  402470:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  402474:	431a      	orrs	r2, r3
  402476:	6202      	str	r2, [r0, #32]

	return 0;
  402478:	2000      	movs	r0, #0
}
  40247a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40247e:	4770      	bx	lr

00402480 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  402480:	4b08      	ldr	r3, [pc, #32]	; (4024a4 <usart_reset+0x24>)
  402482:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  402486:	2300      	movs	r3, #0
  402488:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40248a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40248c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40248e:	2388      	movs	r3, #136	; 0x88
  402490:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  402492:	2324      	movs	r3, #36	; 0x24
  402494:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  402496:	f44f 7380 	mov.w	r3, #256	; 0x100
  40249a:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  40249c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4024a0:	6003      	str	r3, [r0, #0]
  4024a2:	4770      	bx	lr
  4024a4:	55534100 	.word	0x55534100

004024a8 <usart_init_rs232>:
{
  4024a8:	b570      	push	{r4, r5, r6, lr}
  4024aa:	4605      	mov	r5, r0
  4024ac:	460c      	mov	r4, r1
  4024ae:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4024b0:	4b0f      	ldr	r3, [pc, #60]	; (4024f0 <usart_init_rs232+0x48>)
  4024b2:	4798      	blx	r3
	ul_reg_val = 0;
  4024b4:	2200      	movs	r2, #0
  4024b6:	4b0f      	ldr	r3, [pc, #60]	; (4024f4 <usart_init_rs232+0x4c>)
  4024b8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4024ba:	b1a4      	cbz	r4, 4024e6 <usart_init_rs232+0x3e>
  4024bc:	4632      	mov	r2, r6
  4024be:	6821      	ldr	r1, [r4, #0]
  4024c0:	4628      	mov	r0, r5
  4024c2:	4b0d      	ldr	r3, [pc, #52]	; (4024f8 <usart_init_rs232+0x50>)
  4024c4:	4798      	blx	r3
  4024c6:	4602      	mov	r2, r0
  4024c8:	b978      	cbnz	r0, 4024ea <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4024ca:	6863      	ldr	r3, [r4, #4]
  4024cc:	68a1      	ldr	r1, [r4, #8]
  4024ce:	430b      	orrs	r3, r1
  4024d0:	6921      	ldr	r1, [r4, #16]
  4024d2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4024d4:	68e1      	ldr	r1, [r4, #12]
  4024d6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4024d8:	4906      	ldr	r1, [pc, #24]	; (4024f4 <usart_init_rs232+0x4c>)
  4024da:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4024dc:	6869      	ldr	r1, [r5, #4]
  4024de:	430b      	orrs	r3, r1
  4024e0:	606b      	str	r3, [r5, #4]
}
  4024e2:	4610      	mov	r0, r2
  4024e4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4024e6:	2201      	movs	r2, #1
  4024e8:	e7fb      	b.n	4024e2 <usart_init_rs232+0x3a>
  4024ea:	2201      	movs	r2, #1
  4024ec:	e7f9      	b.n	4024e2 <usart_init_rs232+0x3a>
  4024ee:	bf00      	nop
  4024f0:	00402481 	.word	0x00402481
  4024f4:	20400a98 	.word	0x20400a98
  4024f8:	00402427 	.word	0x00402427

004024fc <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4024fc:	2340      	movs	r3, #64	; 0x40
  4024fe:	6003      	str	r3, [r0, #0]
  402500:	4770      	bx	lr

00402502 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  402502:	2310      	movs	r3, #16
  402504:	6003      	str	r3, [r0, #0]
  402506:	4770      	bx	lr

00402508 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  402508:	6943      	ldr	r3, [r0, #20]
  40250a:	f013 0f02 	tst.w	r3, #2
  40250e:	d004      	beq.n	40251a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  402510:	f3c1 0108 	ubfx	r1, r1, #0, #9
  402514:	61c1      	str	r1, [r0, #28]
	return 0;
  402516:	2000      	movs	r0, #0
  402518:	4770      	bx	lr
		return 1;
  40251a:	2001      	movs	r0, #1
}
  40251c:	4770      	bx	lr

0040251e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40251e:	6943      	ldr	r3, [r0, #20]
  402520:	f013 0f01 	tst.w	r3, #1
  402524:	d005      	beq.n	402532 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  402526:	6983      	ldr	r3, [r0, #24]
  402528:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40252c:	600b      	str	r3, [r1, #0]
	return 0;
  40252e:	2000      	movs	r0, #0
  402530:	4770      	bx	lr
		return 1;
  402532:	2001      	movs	r0, #1
}
  402534:	4770      	bx	lr

00402536 <xdmac_configure_transfer>:
  402536:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40253a:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  40253c:	6853      	ldr	r3, [r2, #4]
 */
static inline void xdmac_channel_set_source_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t src_addr)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  40253e:	660b      	str	r3, [r1, #96]	; 0x60
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  402540:	6893      	ldr	r3, [r2, #8]
 */
static inline void xdmac_channel_set_destination_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t dst_addr)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  402542:	664b      	str	r3, [r1, #100]	; 0x64
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  402544:	6813      	ldr	r3, [r2, #0]
  402546:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  40254a:	670b      	str	r3, [r1, #112]	; 0x70
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  40254c:	6913      	ldr	r3, [r2, #16]
  40254e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  402552:	674b      	str	r3, [r1, #116]	; 0x74
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  402554:	6953      	ldr	r3, [r2, #20]
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  402556:	67cb      	str	r3, [r1, #124]	; 0x7c
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  402558:	6993      	ldr	r3, [r2, #24]
  40255a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  40255e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  402562:	69d3      	ldr	r3, [r2, #28]
  402564:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  402568:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  40256c:	68d3      	ldr	r3, [r2, #12]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  40256e:	678b      	str	r3, [r1, #120]	; 0x78
  402570:	4770      	bx	lr

00402572 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402572:	e7fe      	b.n	402572 <Dummy_Handler>

00402574 <Reset_Handler>:
{
  402574:	b500      	push	{lr}
  402576:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  402578:	4b25      	ldr	r3, [pc, #148]	; (402610 <Reset_Handler+0x9c>)
  40257a:	4a26      	ldr	r2, [pc, #152]	; (402614 <Reset_Handler+0xa0>)
  40257c:	429a      	cmp	r2, r3
  40257e:	d010      	beq.n	4025a2 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  402580:	4b25      	ldr	r3, [pc, #148]	; (402618 <Reset_Handler+0xa4>)
  402582:	4a23      	ldr	r2, [pc, #140]	; (402610 <Reset_Handler+0x9c>)
  402584:	429a      	cmp	r2, r3
  402586:	d20c      	bcs.n	4025a2 <Reset_Handler+0x2e>
  402588:	3b01      	subs	r3, #1
  40258a:	1a9b      	subs	r3, r3, r2
  40258c:	f023 0303 	bic.w	r3, r3, #3
  402590:	3304      	adds	r3, #4
  402592:	4413      	add	r3, r2
  402594:	491f      	ldr	r1, [pc, #124]	; (402614 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  402596:	f851 0b04 	ldr.w	r0, [r1], #4
  40259a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40259e:	429a      	cmp	r2, r3
  4025a0:	d1f9      	bne.n	402596 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4025a2:	4b1e      	ldr	r3, [pc, #120]	; (40261c <Reset_Handler+0xa8>)
  4025a4:	4a1e      	ldr	r2, [pc, #120]	; (402620 <Reset_Handler+0xac>)
  4025a6:	429a      	cmp	r2, r3
  4025a8:	d20a      	bcs.n	4025c0 <Reset_Handler+0x4c>
  4025aa:	3b01      	subs	r3, #1
  4025ac:	1a9b      	subs	r3, r3, r2
  4025ae:	f023 0303 	bic.w	r3, r3, #3
  4025b2:	3304      	adds	r3, #4
  4025b4:	4413      	add	r3, r2
                *pDest++ = 0;
  4025b6:	2100      	movs	r1, #0
  4025b8:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4025bc:	4293      	cmp	r3, r2
  4025be:	d1fb      	bne.n	4025b8 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4025c0:	4a18      	ldr	r2, [pc, #96]	; (402624 <Reset_Handler+0xb0>)
  4025c2:	4b19      	ldr	r3, [pc, #100]	; (402628 <Reset_Handler+0xb4>)
  4025c4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4025c8:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4025ca:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4025ce:	fab3 f383 	clz	r3, r3
  4025d2:	095b      	lsrs	r3, r3, #5
  4025d4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4025d6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4025d8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4025dc:	2200      	movs	r2, #0
  4025de:	4b13      	ldr	r3, [pc, #76]	; (40262c <Reset_Handler+0xb8>)
  4025e0:	701a      	strb	r2, [r3, #0]
	return flags;
  4025e2:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4025e4:	4a12      	ldr	r2, [pc, #72]	; (402630 <Reset_Handler+0xbc>)
  4025e6:	6813      	ldr	r3, [r2, #0]
  4025e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4025ec:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4025ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4025f2:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4025f6:	b129      	cbz	r1, 402604 <Reset_Handler+0x90>
		cpu_irq_enable();
  4025f8:	2201      	movs	r2, #1
  4025fa:	4b0c      	ldr	r3, [pc, #48]	; (40262c <Reset_Handler+0xb8>)
  4025fc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4025fe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402602:	b662      	cpsie	i
        __libc_init_array();
  402604:	4b0b      	ldr	r3, [pc, #44]	; (402634 <Reset_Handler+0xc0>)
  402606:	4798      	blx	r3
        main();
  402608:	4b0b      	ldr	r3, [pc, #44]	; (402638 <Reset_Handler+0xc4>)
  40260a:	4798      	blx	r3
  40260c:	e7fe      	b.n	40260c <Reset_Handler+0x98>
  40260e:	bf00      	nop
  402610:	20400000 	.word	0x20400000
  402614:	0040d96c 	.word	0x0040d96c
  402618:	204009f0 	.word	0x204009f0
  40261c:	2040c4dc 	.word	0x2040c4dc
  402620:	204009f0 	.word	0x204009f0
  402624:	e000ed00 	.word	0xe000ed00
  402628:	00400000 	.word	0x00400000
  40262c:	20400030 	.word	0x20400030
  402630:	e000ed88 	.word	0xe000ed88
  402634:	00406919 	.word	0x00406919
  402638:	004066e1 	.word	0x004066e1

0040263c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40263c:	4b3b      	ldr	r3, [pc, #236]	; (40272c <SystemCoreClockUpdate+0xf0>)
  40263e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402640:	f003 0303 	and.w	r3, r3, #3
  402644:	2b01      	cmp	r3, #1
  402646:	d01d      	beq.n	402684 <SystemCoreClockUpdate+0x48>
  402648:	b183      	cbz	r3, 40266c <SystemCoreClockUpdate+0x30>
  40264a:	2b02      	cmp	r3, #2
  40264c:	d036      	beq.n	4026bc <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40264e:	4b37      	ldr	r3, [pc, #220]	; (40272c <SystemCoreClockUpdate+0xf0>)
  402650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402652:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402656:	2b70      	cmp	r3, #112	; 0x70
  402658:	d05f      	beq.n	40271a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40265a:	4b34      	ldr	r3, [pc, #208]	; (40272c <SystemCoreClockUpdate+0xf0>)
  40265c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40265e:	4934      	ldr	r1, [pc, #208]	; (402730 <SystemCoreClockUpdate+0xf4>)
  402660:	f3c2 1202 	ubfx	r2, r2, #4, #3
  402664:	680b      	ldr	r3, [r1, #0]
  402666:	40d3      	lsrs	r3, r2
  402668:	600b      	str	r3, [r1, #0]
  40266a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40266c:	4b31      	ldr	r3, [pc, #196]	; (402734 <SystemCoreClockUpdate+0xf8>)
  40266e:	695b      	ldr	r3, [r3, #20]
  402670:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402674:	bf14      	ite	ne
  402676:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40267a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40267e:	4b2c      	ldr	r3, [pc, #176]	; (402730 <SystemCoreClockUpdate+0xf4>)
  402680:	601a      	str	r2, [r3, #0]
  402682:	e7e4      	b.n	40264e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402684:	4b29      	ldr	r3, [pc, #164]	; (40272c <SystemCoreClockUpdate+0xf0>)
  402686:	6a1b      	ldr	r3, [r3, #32]
  402688:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40268c:	d003      	beq.n	402696 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40268e:	4a2a      	ldr	r2, [pc, #168]	; (402738 <SystemCoreClockUpdate+0xfc>)
  402690:	4b27      	ldr	r3, [pc, #156]	; (402730 <SystemCoreClockUpdate+0xf4>)
  402692:	601a      	str	r2, [r3, #0]
  402694:	e7db      	b.n	40264e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402696:	4a29      	ldr	r2, [pc, #164]	; (40273c <SystemCoreClockUpdate+0x100>)
  402698:	4b25      	ldr	r3, [pc, #148]	; (402730 <SystemCoreClockUpdate+0xf4>)
  40269a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40269c:	4b23      	ldr	r3, [pc, #140]	; (40272c <SystemCoreClockUpdate+0xf0>)
  40269e:	6a1b      	ldr	r3, [r3, #32]
  4026a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4026a4:	2b10      	cmp	r3, #16
  4026a6:	d005      	beq.n	4026b4 <SystemCoreClockUpdate+0x78>
  4026a8:	2b20      	cmp	r3, #32
  4026aa:	d1d0      	bne.n	40264e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4026ac:	4a22      	ldr	r2, [pc, #136]	; (402738 <SystemCoreClockUpdate+0xfc>)
  4026ae:	4b20      	ldr	r3, [pc, #128]	; (402730 <SystemCoreClockUpdate+0xf4>)
  4026b0:	601a      	str	r2, [r3, #0]
          break;
  4026b2:	e7cc      	b.n	40264e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4026b4:	4a22      	ldr	r2, [pc, #136]	; (402740 <SystemCoreClockUpdate+0x104>)
  4026b6:	4b1e      	ldr	r3, [pc, #120]	; (402730 <SystemCoreClockUpdate+0xf4>)
  4026b8:	601a      	str	r2, [r3, #0]
          break;
  4026ba:	e7c8      	b.n	40264e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4026bc:	4b1b      	ldr	r3, [pc, #108]	; (40272c <SystemCoreClockUpdate+0xf0>)
  4026be:	6a1b      	ldr	r3, [r3, #32]
  4026c0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4026c4:	d016      	beq.n	4026f4 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4026c6:	4a1c      	ldr	r2, [pc, #112]	; (402738 <SystemCoreClockUpdate+0xfc>)
  4026c8:	4b19      	ldr	r3, [pc, #100]	; (402730 <SystemCoreClockUpdate+0xf4>)
  4026ca:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4026cc:	4b17      	ldr	r3, [pc, #92]	; (40272c <SystemCoreClockUpdate+0xf0>)
  4026ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4026d0:	f003 0303 	and.w	r3, r3, #3
  4026d4:	2b02      	cmp	r3, #2
  4026d6:	d1ba      	bne.n	40264e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4026d8:	4a14      	ldr	r2, [pc, #80]	; (40272c <SystemCoreClockUpdate+0xf0>)
  4026da:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4026dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4026de:	4814      	ldr	r0, [pc, #80]	; (402730 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4026e0:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4026e4:	6803      	ldr	r3, [r0, #0]
  4026e6:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4026ea:	b2d2      	uxtb	r2, r2
  4026ec:	fbb3 f3f2 	udiv	r3, r3, r2
  4026f0:	6003      	str	r3, [r0, #0]
  4026f2:	e7ac      	b.n	40264e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4026f4:	4a11      	ldr	r2, [pc, #68]	; (40273c <SystemCoreClockUpdate+0x100>)
  4026f6:	4b0e      	ldr	r3, [pc, #56]	; (402730 <SystemCoreClockUpdate+0xf4>)
  4026f8:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4026fa:	4b0c      	ldr	r3, [pc, #48]	; (40272c <SystemCoreClockUpdate+0xf0>)
  4026fc:	6a1b      	ldr	r3, [r3, #32]
  4026fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402702:	2b10      	cmp	r3, #16
  402704:	d005      	beq.n	402712 <SystemCoreClockUpdate+0xd6>
  402706:	2b20      	cmp	r3, #32
  402708:	d1e0      	bne.n	4026cc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40270a:	4a0b      	ldr	r2, [pc, #44]	; (402738 <SystemCoreClockUpdate+0xfc>)
  40270c:	4b08      	ldr	r3, [pc, #32]	; (402730 <SystemCoreClockUpdate+0xf4>)
  40270e:	601a      	str	r2, [r3, #0]
          break;
  402710:	e7dc      	b.n	4026cc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  402712:	4a0b      	ldr	r2, [pc, #44]	; (402740 <SystemCoreClockUpdate+0x104>)
  402714:	4b06      	ldr	r3, [pc, #24]	; (402730 <SystemCoreClockUpdate+0xf4>)
  402716:	601a      	str	r2, [r3, #0]
          break;
  402718:	e7d8      	b.n	4026cc <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40271a:	4a05      	ldr	r2, [pc, #20]	; (402730 <SystemCoreClockUpdate+0xf4>)
  40271c:	6813      	ldr	r3, [r2, #0]
  40271e:	4909      	ldr	r1, [pc, #36]	; (402744 <SystemCoreClockUpdate+0x108>)
  402720:	fba1 1303 	umull	r1, r3, r1, r3
  402724:	085b      	lsrs	r3, r3, #1
  402726:	6013      	str	r3, [r2, #0]
  402728:	4770      	bx	lr
  40272a:	bf00      	nop
  40272c:	400e0600 	.word	0x400e0600
  402730:	20400034 	.word	0x20400034
  402734:	400e1810 	.word	0x400e1810
  402738:	00b71b00 	.word	0x00b71b00
  40273c:	003d0900 	.word	0x003d0900
  402740:	007a1200 	.word	0x007a1200
  402744:	aaaaaaab 	.word	0xaaaaaaab

00402748 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402748:	4b16      	ldr	r3, [pc, #88]	; (4027a4 <system_init_flash+0x5c>)
  40274a:	4298      	cmp	r0, r3
  40274c:	d913      	bls.n	402776 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40274e:	4b16      	ldr	r3, [pc, #88]	; (4027a8 <system_init_flash+0x60>)
  402750:	4298      	cmp	r0, r3
  402752:	d915      	bls.n	402780 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402754:	4b15      	ldr	r3, [pc, #84]	; (4027ac <system_init_flash+0x64>)
  402756:	4298      	cmp	r0, r3
  402758:	d916      	bls.n	402788 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40275a:	4b15      	ldr	r3, [pc, #84]	; (4027b0 <system_init_flash+0x68>)
  40275c:	4298      	cmp	r0, r3
  40275e:	d917      	bls.n	402790 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402760:	4b14      	ldr	r3, [pc, #80]	; (4027b4 <system_init_flash+0x6c>)
  402762:	4298      	cmp	r0, r3
  402764:	d918      	bls.n	402798 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402766:	4b14      	ldr	r3, [pc, #80]	; (4027b8 <system_init_flash+0x70>)
  402768:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40276a:	bf94      	ite	ls
  40276c:	4a13      	ldrls	r2, [pc, #76]	; (4027bc <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40276e:	4a14      	ldrhi	r2, [pc, #80]	; (4027c0 <system_init_flash+0x78>)
  402770:	4b14      	ldr	r3, [pc, #80]	; (4027c4 <system_init_flash+0x7c>)
  402772:	601a      	str	r2, [r3, #0]
  402774:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402776:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40277a:	4b12      	ldr	r3, [pc, #72]	; (4027c4 <system_init_flash+0x7c>)
  40277c:	601a      	str	r2, [r3, #0]
  40277e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402780:	4a11      	ldr	r2, [pc, #68]	; (4027c8 <system_init_flash+0x80>)
  402782:	4b10      	ldr	r3, [pc, #64]	; (4027c4 <system_init_flash+0x7c>)
  402784:	601a      	str	r2, [r3, #0]
  402786:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402788:	4a10      	ldr	r2, [pc, #64]	; (4027cc <system_init_flash+0x84>)
  40278a:	4b0e      	ldr	r3, [pc, #56]	; (4027c4 <system_init_flash+0x7c>)
  40278c:	601a      	str	r2, [r3, #0]
  40278e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402790:	4a0f      	ldr	r2, [pc, #60]	; (4027d0 <system_init_flash+0x88>)
  402792:	4b0c      	ldr	r3, [pc, #48]	; (4027c4 <system_init_flash+0x7c>)
  402794:	601a      	str	r2, [r3, #0]
  402796:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402798:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40279c:	4b09      	ldr	r3, [pc, #36]	; (4027c4 <system_init_flash+0x7c>)
  40279e:	601a      	str	r2, [r3, #0]
  4027a0:	4770      	bx	lr
  4027a2:	bf00      	nop
  4027a4:	015ef3bf 	.word	0x015ef3bf
  4027a8:	02bde77f 	.word	0x02bde77f
  4027ac:	041cdb3f 	.word	0x041cdb3f
  4027b0:	057bceff 	.word	0x057bceff
  4027b4:	06dac2bf 	.word	0x06dac2bf
  4027b8:	0839b67f 	.word	0x0839b67f
  4027bc:	04000500 	.word	0x04000500
  4027c0:	04000600 	.word	0x04000600
  4027c4:	400e0c00 	.word	0x400e0c00
  4027c8:	04000100 	.word	0x04000100
  4027cc:	04000200 	.word	0x04000200
  4027d0:	04000300 	.word	0x04000300

004027d4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4027d4:	4b0a      	ldr	r3, [pc, #40]	; (402800 <_sbrk+0x2c>)
  4027d6:	681b      	ldr	r3, [r3, #0]
  4027d8:	b153      	cbz	r3, 4027f0 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4027da:	4b09      	ldr	r3, [pc, #36]	; (402800 <_sbrk+0x2c>)
  4027dc:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4027de:	181a      	adds	r2, r3, r0
  4027e0:	4908      	ldr	r1, [pc, #32]	; (402804 <_sbrk+0x30>)
  4027e2:	4291      	cmp	r1, r2
  4027e4:	db08      	blt.n	4027f8 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4027e6:	4610      	mov	r0, r2
  4027e8:	4a05      	ldr	r2, [pc, #20]	; (402800 <_sbrk+0x2c>)
  4027ea:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4027ec:	4618      	mov	r0, r3
  4027ee:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4027f0:	4a05      	ldr	r2, [pc, #20]	; (402808 <_sbrk+0x34>)
  4027f2:	4b03      	ldr	r3, [pc, #12]	; (402800 <_sbrk+0x2c>)
  4027f4:	601a      	str	r2, [r3, #0]
  4027f6:	e7f0      	b.n	4027da <_sbrk+0x6>
		return (caddr_t) -1;	
  4027f8:	f04f 30ff 	mov.w	r0, #4294967295
}
  4027fc:	4770      	bx	lr
  4027fe:	bf00      	nop
  402800:	20400a9c 	.word	0x20400a9c
  402804:	2045fffc 	.word	0x2045fffc
  402808:	2040e6e0 	.word	0x2040e6e0

0040280c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40280c:	f04f 30ff 	mov.w	r0, #4294967295
  402810:	4770      	bx	lr

00402812 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  402812:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  402816:	604b      	str	r3, [r1, #4]

	return 0;
}
  402818:	2000      	movs	r0, #0
  40281a:	4770      	bx	lr

0040281c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40281c:	2001      	movs	r0, #1
  40281e:	4770      	bx	lr

00402820 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402820:	2000      	movs	r0, #0
  402822:	4770      	bx	lr

00402824 <disk_initialize>:
	/* USB disk with multiple LUNs */
	if (drv > LUN_ID_USB + Lun_usb_get_lun()) {
		return STA_NOINIT;
	}
#else
	if (drv > MAX_LUN) {
  402824:	2801      	cmp	r0, #1
  402826:	d901      	bls.n	40282c <disk_initialize+0x8>
		/* At least one of the LUN should be defined */
		return STA_NOINIT;
  402828:	2001      	movs	r0, #1
  40282a:	4770      	bx	lr
{
  40282c:	b510      	push	{r4, lr}
  40282e:	4604      	mov	r4, r0
	}
#endif
	/* Check LUN ready (USB disk report CTRL_BUSY then CTRL_GOOD) */
	for (i = 0; i < 2; i ++) {
		mem_status = mem_test_unit_ready(drv);
  402830:	4b0a      	ldr	r3, [pc, #40]	; (40285c <disk_initialize+0x38>)
  402832:	4798      	blx	r3
		if (CTRL_BUSY != mem_status) {
  402834:	2803      	cmp	r0, #3
  402836:	d106      	bne.n	402846 <disk_initialize+0x22>
		mem_status = mem_test_unit_ready(drv);
  402838:	4620      	mov	r0, r4
  40283a:	4b08      	ldr	r3, [pc, #32]	; (40285c <disk_initialize+0x38>)
  40283c:	4798      	blx	r3
		if (CTRL_BUSY != mem_status) {
  40283e:	2803      	cmp	r0, #3
  402840:	d101      	bne.n	402846 <disk_initialize+0x22>
			break;
		}
	}
	if (mem_status != CTRL_GOOD) {
		return STA_NOINIT;
  402842:	2001      	movs	r0, #1
  402844:	bd10      	pop	{r4, pc}
	if (mem_status != CTRL_GOOD) {
  402846:	b938      	cbnz	r0, 402858 <disk_initialize+0x34>
	}

	/* Check Write Protection Status */
	if (mem_wr_protect(drv)) {
  402848:	4620      	mov	r0, r4
  40284a:	4b05      	ldr	r3, [pc, #20]	; (402860 <disk_initialize+0x3c>)
  40284c:	4798      	blx	r3
  40284e:	2800      	cmp	r0, #0
		return STA_PROTECT;
	}

	/* The memory should already be initialized */
	return 0;
  402850:	bf14      	ite	ne
  402852:	2004      	movne	r0, #4
  402854:	2000      	moveq	r0, #0
  402856:	bd10      	pop	{r4, pc}
		return STA_NOINIT;
  402858:	2001      	movs	r0, #1
}
  40285a:	bd10      	pop	{r4, pc}
  40285c:	00401085 	.word	0x00401085
  402860:	004010b5 	.word	0x004010b5

00402864 <disk_status>:
 *
 * \return 0 or disk status in combination of DSTATUS bits
 *         (STA_NOINIT, STA_NODISK, STA_PROTECT).
 */
DSTATUS disk_status(BYTE drv)
{
  402864:	b508      	push	{r3, lr}
	switch (mem_test_unit_ready(drv)) {
  402866:	4b05      	ldr	r3, [pc, #20]	; (40287c <disk_status+0x18>)
  402868:	4798      	blx	r3
  40286a:	b120      	cbz	r0, 402876 <disk_status+0x12>
	case CTRL_GOOD:
		return 0;
	case CTRL_NO_PRESENT:
		return STA_NOINIT | STA_NODISK;
	default:
		return STA_NOINIT;
  40286c:	2802      	cmp	r0, #2
  40286e:	bf0c      	ite	eq
  402870:	2003      	moveq	r0, #3
  402872:	2001      	movne	r0, #1
  402874:	bd08      	pop	{r3, pc}
		return 0;
  402876:	2000      	movs	r0, #0
	}
}
  402878:	bd08      	pop	{r3, pc}
  40287a:	bf00      	nop
  40287c:	00401085 	.word	0x00401085

00402880 <disk_read>:
 * \param count Number of sectors to read (1..255).
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_read(BYTE drv, BYTE *buff, DWORD sector, BYTE count)
{
  402880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402884:	b083      	sub	sp, #12
  402886:	4680      	mov	r8, r0
  402888:	460d      	mov	r5, r1
  40288a:	4614      	mov	r4, r2
  40288c:	461f      	mov	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  40288e:	4b15      	ldr	r3, [pc, #84]	; (4028e4 <disk_read+0x64>)
  402890:	4798      	blx	r3
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  402892:	b918      	cbnz	r0, 40289c <disk_read+0x1c>
		return RES_ERROR;
  402894:	2001      	movs	r0, #1
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
  402896:	b003      	add	sp, #12
  402898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40289c:	4606      	mov	r6, r0
	mem_read_capacity(drv, &ul_last_sector_num);
  40289e:	a901      	add	r1, sp, #4
  4028a0:	4640      	mov	r0, r8
  4028a2:	4b11      	ldr	r3, [pc, #68]	; (4028e8 <disk_read+0x68>)
  4028a4:	4798      	blx	r3
			(ul_last_sector_num + 1) * uc_sector_size) {
  4028a6:	46b1      	mov	r9, r6
	if ((sector + count * uc_sector_size) >
  4028a8:	fb06 4207 	mla	r2, r6, r7, r4
			(ul_last_sector_num + 1) * uc_sector_size) {
  4028ac:	9b01      	ldr	r3, [sp, #4]
  4028ae:	fb03 6306 	mla	r3, r3, r6, r6
	if ((sector + count * uc_sector_size) >
  4028b2:	429a      	cmp	r2, r3
  4028b4:	d901      	bls.n	4028ba <disk_read+0x3a>
		return RES_PARERR;
  4028b6:	2004      	movs	r0, #4
  4028b8:	e7ed      	b.n	402896 <disk_read+0x16>
	for (i = 0; i < count; i++) {
  4028ba:	46ba      	mov	sl, r7
  4028bc:	b177      	cbz	r7, 4028dc <disk_read+0x5c>
  4028be:	0276      	lsls	r6, r6, #9
  4028c0:	2700      	movs	r7, #0
		if (memory_2_ram(drv, sector + uc_sector_size * i,
  4028c2:	f8df b028 	ldr.w	fp, [pc, #40]	; 4028ec <disk_read+0x6c>
  4028c6:	462a      	mov	r2, r5
  4028c8:	4621      	mov	r1, r4
  4028ca:	4640      	mov	r0, r8
  4028cc:	47d8      	blx	fp
  4028ce:	b938      	cbnz	r0, 4028e0 <disk_read+0x60>
	for (i = 0; i < count; i++) {
  4028d0:	3701      	adds	r7, #1
  4028d2:	444c      	add	r4, r9
  4028d4:	4435      	add	r5, r6
  4028d6:	4557      	cmp	r7, sl
  4028d8:	d1f5      	bne.n	4028c6 <disk_read+0x46>
  4028da:	e7dc      	b.n	402896 <disk_read+0x16>
	return RES_OK;
  4028dc:	2000      	movs	r0, #0
  4028de:	e7da      	b.n	402896 <disk_read+0x16>
			return RES_ERROR;
  4028e0:	2001      	movs	r0, #1
  4028e2:	e7d8      	b.n	402896 <disk_read+0x16>
  4028e4:	004010ad 	.word	0x004010ad
  4028e8:	00401099 	.word	0x00401099
  4028ec:	004010c9 	.word	0x004010c9

004028f0 <disk_write>:
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
#if _READONLY == 0
DRESULT disk_write(BYTE drv, BYTE const *buff, DWORD sector, BYTE count)
{
  4028f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4028f4:	b083      	sub	sp, #12
  4028f6:	4680      	mov	r8, r0
  4028f8:	460d      	mov	r5, r1
  4028fa:	4614      	mov	r4, r2
  4028fc:	461f      	mov	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  4028fe:	4b15      	ldr	r3, [pc, #84]	; (402954 <disk_write+0x64>)
  402900:	4798      	blx	r3
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  402902:	b918      	cbnz	r0, 40290c <disk_write+0x1c>
		return RES_ERROR;
  402904:	2001      	movs	r0, #1
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
  402906:	b003      	add	sp, #12
  402908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40290c:	4606      	mov	r6, r0
	mem_read_capacity(drv, &ul_last_sector_num);
  40290e:	a901      	add	r1, sp, #4
  402910:	4640      	mov	r0, r8
  402912:	4b11      	ldr	r3, [pc, #68]	; (402958 <disk_write+0x68>)
  402914:	4798      	blx	r3
			(ul_last_sector_num + 1) * uc_sector_size) {
  402916:	46b1      	mov	r9, r6
	if ((sector + count * uc_sector_size) >
  402918:	fb06 4207 	mla	r2, r6, r7, r4
			(ul_last_sector_num + 1) * uc_sector_size) {
  40291c:	9b01      	ldr	r3, [sp, #4]
  40291e:	fb03 6306 	mla	r3, r3, r6, r6
	if ((sector + count * uc_sector_size) >
  402922:	429a      	cmp	r2, r3
  402924:	d901      	bls.n	40292a <disk_write+0x3a>
		return RES_PARERR;
  402926:	2004      	movs	r0, #4
  402928:	e7ed      	b.n	402906 <disk_write+0x16>
	for (i = 0; i < count; i++) {
  40292a:	46ba      	mov	sl, r7
  40292c:	b177      	cbz	r7, 40294c <disk_write+0x5c>
  40292e:	0276      	lsls	r6, r6, #9
  402930:	2700      	movs	r7, #0
		if (ram_2_memory(drv, sector + uc_sector_size * i,
  402932:	f8df b028 	ldr.w	fp, [pc, #40]	; 40295c <disk_write+0x6c>
  402936:	462a      	mov	r2, r5
  402938:	4621      	mov	r1, r4
  40293a:	4640      	mov	r0, r8
  40293c:	47d8      	blx	fp
  40293e:	b938      	cbnz	r0, 402950 <disk_write+0x60>
	for (i = 0; i < count; i++) {
  402940:	3701      	adds	r7, #1
  402942:	444c      	add	r4, r9
  402944:	4435      	add	r5, r6
  402946:	4557      	cmp	r7, sl
  402948:	d1f5      	bne.n	402936 <disk_write+0x46>
  40294a:	e7dc      	b.n	402906 <disk_write+0x16>
	return RES_OK;
  40294c:	2000      	movs	r0, #0
  40294e:	e7da      	b.n	402906 <disk_write+0x16>
			return RES_ERROR;
  402950:	2001      	movs	r0, #1
  402952:	e7d8      	b.n	402906 <disk_write+0x16>
  402954:	004010ad 	.word	0x004010ad
  402958:	00401099 	.word	0x00401099
  40295c:	004010e1 	.word	0x004010e1

00402960 <disk_ioctl>:
 * \param buff Buffer to send/receive control data.
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
  402960:	b510      	push	{r4, lr}
  402962:	b082      	sub	sp, #8
  402964:	4614      	mov	r4, r2
	DRESULT res = RES_PARERR;

	switch (ctrl) {
  402966:	2903      	cmp	r1, #3
  402968:	d825      	bhi.n	4029b6 <disk_ioctl+0x56>
  40296a:	e8df f001 	tbb	[pc, r1]
  40296e:	071d      	.short	0x071d
  402970:	020f      	.short	0x020f
	case GET_BLOCK_SIZE:
		*(DWORD *)buff = 1;
  402972:	2301      	movs	r3, #1
  402974:	6013      	str	r3, [r2, #0]
		res = RES_OK;
  402976:	2000      	movs	r0, #0
	default:
		res = RES_PARERR;
	}

	return res;
}
  402978:	b002      	add	sp, #8
  40297a:	bd10      	pop	{r4, pc}
		mem_read_capacity(drv, &ul_last_sector_num);
  40297c:	a901      	add	r1, sp, #4
  40297e:	4b11      	ldr	r3, [pc, #68]	; (4029c4 <disk_ioctl+0x64>)
  402980:	4798      	blx	r3
		*(DWORD *)buff = ul_last_sector_num + 1;
  402982:	9b01      	ldr	r3, [sp, #4]
  402984:	3301      	adds	r3, #1
  402986:	6023      	str	r3, [r4, #0]
		res = RES_OK;
  402988:	2000      	movs	r0, #0
	break;
  40298a:	e7f5      	b.n	402978 <disk_ioctl+0x18>
		uint8_t uc_sector_size = mem_sector_size(drv);
  40298c:	4b0e      	ldr	r3, [pc, #56]	; (4029c8 <disk_ioctl+0x68>)
  40298e:	4798      	blx	r3
		if ((uc_sector_size != SECTOR_SIZE_512) &&
  402990:	2808      	cmp	r0, #8
  402992:	d812      	bhi.n	4029ba <disk_ioctl+0x5a>
  402994:	f44f 738b 	mov.w	r3, #278	; 0x116
  402998:	fa23 f000 	lsr.w	r0, r3, r0
				(uc_sector_size != SECTOR_SIZE_2048) &&
  40299c:	f010 0f01 	tst.w	r0, #1
  4029a0:	d00d      	beq.n	4029be <disk_ioctl+0x5e>
		*(U8 *)buff = uc_sector_size * SECTOR_SIZE_DEFAULT;
  4029a2:	2000      	movs	r0, #0
  4029a4:	7020      	strb	r0, [r4, #0]
	break;
  4029a6:	e7e7      	b.n	402978 <disk_ioctl+0x18>
		if (mem_test_unit_ready(drv) == CTRL_GOOD) {
  4029a8:	4b08      	ldr	r3, [pc, #32]	; (4029cc <disk_ioctl+0x6c>)
  4029aa:	4798      	blx	r3
  4029ac:	2800      	cmp	r0, #0
			res = RES_NOTRDY;
  4029ae:	bf0c      	ite	eq
  4029b0:	2000      	moveq	r0, #0
  4029b2:	2003      	movne	r0, #3
  4029b4:	e7e0      	b.n	402978 <disk_ioctl+0x18>
		res = RES_PARERR;
  4029b6:	2004      	movs	r0, #4
  4029b8:	e7de      	b.n	402978 <disk_ioctl+0x18>
			return RES_ERROR;
  4029ba:	2001      	movs	r0, #1
  4029bc:	e7dc      	b.n	402978 <disk_ioctl+0x18>
  4029be:	2001      	movs	r0, #1
  4029c0:	e7da      	b.n	402978 <disk_ioctl+0x18>
  4029c2:	bf00      	nop
  4029c4:	00401099 	.word	0x00401099
  4029c8:	004010ad 	.word	0x004010ad
  4029cc:	00401085 	.word	0x00401085

004029d0 <get_fattime>:
 * bit4:0    Second (0..29)
 *
 * \return Current time.
 */
uint32_t get_fattime(void)
{
  4029d0:	b530      	push	{r4, r5, lr}
  4029d2:	b08b      	sub	sp, #44	; 0x2c
	uint32_t ul_time;
	uint32_t ul_hour, ul_minute, ul_second;
	uint32_t ul_year, ul_month, ul_day, ul_week;

	/* Retrieve date and time */
	rtc_get_time(RTC, &ul_hour, &ul_minute, &ul_second);
  4029d4:	4c11      	ldr	r4, [pc, #68]	; (402a1c <get_fattime+0x4c>)
  4029d6:	ab07      	add	r3, sp, #28
  4029d8:	aa08      	add	r2, sp, #32
  4029da:	a909      	add	r1, sp, #36	; 0x24
  4029dc:	4620      	mov	r0, r4
  4029de:	4d10      	ldr	r5, [pc, #64]	; (402a20 <get_fattime+0x50>)
  4029e0:	47a8      	blx	r5
	rtc_get_date(RTC, &ul_year, &ul_month, &ul_day, &ul_week);
  4029e2:	ab03      	add	r3, sp, #12
  4029e4:	9300      	str	r3, [sp, #0]
  4029e6:	ab04      	add	r3, sp, #16
  4029e8:	aa05      	add	r2, sp, #20
  4029ea:	a906      	add	r1, sp, #24
  4029ec:	4620      	mov	r0, r4
  4029ee:	4c0d      	ldr	r4, [pc, #52]	; (402a24 <get_fattime+0x54>)
  4029f0:	47a0      	blx	r4

	ul_time = ((ul_year - 1980) << 25)
			| (ul_month << 21)
			| (ul_day << 16)
  4029f2:	9b04      	ldr	r3, [sp, #16]
  4029f4:	041b      	lsls	r3, r3, #16
	ul_time = ((ul_year - 1980) << 25)
  4029f6:	9805      	ldr	r0, [sp, #20]
  4029f8:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
  4029fc:	9809      	ldr	r0, [sp, #36]	; 0x24
  4029fe:	ea43 23c0 	orr.w	r3, r3, r0, lsl #11
  402a02:	9808      	ldr	r0, [sp, #32]
  402a04:	ea43 1340 	orr.w	r3, r3, r0, lsl #5
  402a08:	9807      	ldr	r0, [sp, #28]
  402a0a:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
  402a0e:	9806      	ldr	r0, [sp, #24]
  402a10:	f2a0 70bc 	subw	r0, r0, #1980	; 0x7bc
			| (ul_hour << 11)
			| (ul_minute << 5)
			| ((ul_second >> 1) << 0);

	return ul_time;
}
  402a14:	ea43 6040 	orr.w	r0, r3, r0, lsl #25
  402a18:	b00b      	add	sp, #44	; 0x2c
  402a1a:	bd30      	pop	{r4, r5, pc}
  402a1c:	400e1860 	.word	0x400e1860
  402a20:	00401fc7 	.word	0x00401fc7
  402a24:	004020b1 	.word	0x004020b1

00402a28 <mem_cpy>:
		*(int*)d = *(int*)s;
		d += sizeof(int); s += sizeof(int);
		cnt -= sizeof(int);
	}
#endif
	while (cnt--)
  402a28:	b13a      	cbz	r2, 402a3a <mem_cpy+0x12>
  402a2a:	3801      	subs	r0, #1
  402a2c:	188a      	adds	r2, r1, r2
		*d++ = *s++;
  402a2e:	f811 3b01 	ldrb.w	r3, [r1], #1
  402a32:	f800 3f01 	strb.w	r3, [r0, #1]!
	while (cnt--)
  402a36:	4291      	cmp	r1, r2
  402a38:	d1f9      	bne.n	402a2e <mem_cpy+0x6>
  402a3a:	4770      	bx	lr

00402a3c <mem_set>:
/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	while (cnt--)
  402a3c:	b122      	cbz	r2, 402a48 <mem_set+0xc>
  402a3e:	1882      	adds	r2, r0, r2
		*d++ = (BYTE)val;
  402a40:	f800 1b01 	strb.w	r1, [r0], #1
	while (cnt--)
  402a44:	4282      	cmp	r2, r0
  402a46:	d1fb      	bne.n	402a40 <mem_set+0x4>
  402a48:	4770      	bx	lr

00402a4a <clust2sect>:
static DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
  402a4a:	3902      	subs	r1, #2
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  402a4c:	6983      	ldr	r3, [r0, #24]
  402a4e:	3b02      	subs	r3, #2
  402a50:	4299      	cmp	r1, r3
  402a52:	d204      	bcs.n	402a5e <clust2sect+0x14>
	return clst * fs->csize + fs->database;
  402a54:	7883      	ldrb	r3, [r0, #2]
  402a56:	6a80      	ldr	r0, [r0, #40]	; 0x28
  402a58:	fb01 0003 	mla	r0, r1, r3, r0
  402a5c:	4770      	bx	lr
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  402a5e:	2000      	movs	r0, #0
}
  402a60:	4770      	bx	lr

00402a62 <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE *dir		/* Ptr to directory entry */
)
{
  402a62:	4602      	mov	r2, r0
  402a64:	f100 010b 	add.w	r1, r0, #11
	BYTE sum = 0;
  402a68:	2000      	movs	r0, #0
	UINT n = 11;

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
  402a6a:	01c3      	lsls	r3, r0, #7
  402a6c:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
  402a70:	f812 0b01 	ldrb.w	r0, [r2], #1
  402a74:	fa50 f383 	uxtab	r3, r0, r3
  402a78:	b2d8      	uxtb	r0, r3
  402a7a:	428a      	cmp	r2, r1
  402a7c:	d1f5      	bne.n	402a6a <sum_sfn+0x8>
	return sum;
}
  402a7e:	4770      	bx	lr

00402a80 <validate>:
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
	if (!fs || !fs->fs_type || fs->id != id)
  402a80:	b198      	cbz	r0, 402aaa <validate+0x2a>
{
  402a82:	b508      	push	{r3, lr}
	if (!fs || !fs->fs_type || fs->id != id)
  402a84:	7802      	ldrb	r2, [r0, #0]
  402a86:	b90a      	cbnz	r2, 402a8c <validate+0xc>
		return FR_INVALID_OBJECT;
  402a88:	2009      	movs	r0, #9
  402a8a:	bd08      	pop	{r3, pc}
	if (!fs || !fs->fs_type || fs->id != id)
  402a8c:	88c2      	ldrh	r2, [r0, #6]
  402a8e:	428a      	cmp	r2, r1
  402a90:	d001      	beq.n	402a96 <validate+0x16>
		return FR_INVALID_OBJECT;
  402a92:	2009      	movs	r0, #9

	if (disk_status(fs->drv) & STA_NOINIT)
		return FR_NOT_READY;

	return FR_OK;
}
  402a94:	bd08      	pop	{r3, pc}
	if (disk_status(fs->drv) & STA_NOINIT)
  402a96:	7840      	ldrb	r0, [r0, #1]
  402a98:	4b05      	ldr	r3, [pc, #20]	; (402ab0 <validate+0x30>)
  402a9a:	4798      	blx	r3
  402a9c:	f000 0001 	and.w	r0, r0, #1
	return FR_OK;
  402aa0:	2800      	cmp	r0, #0
  402aa2:	bf14      	ite	ne
  402aa4:	2003      	movne	r0, #3
  402aa6:	2000      	moveq	r0, #0
  402aa8:	bd08      	pop	{r3, pc}
		return FR_INVALID_OBJECT;
  402aaa:	2009      	movs	r0, #9
  402aac:	4770      	bx	lr
  402aae:	bf00      	nop
  402ab0:	00402865 	.word	0x00402865

00402ab4 <check_fs>:
{
  402ab4:	b538      	push	{r3, r4, r5, lr}
  402ab6:	4604      	mov	r4, r0
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
  402ab8:	2301      	movs	r3, #1
  402aba:	460a      	mov	r2, r1
  402abc:	f100 0130 	add.w	r1, r0, #48	; 0x30
  402ac0:	7840      	ldrb	r0, [r0, #1]
  402ac2:	4d1d      	ldr	r5, [pc, #116]	; (402b38 <check_fs+0x84>)
  402ac4:	47a8      	blx	r5
  402ac6:	b108      	cbz	r0, 402acc <check_fs+0x18>
		return 3;
  402ac8:	2003      	movs	r0, #3
  402aca:	bd38      	pop	{r3, r4, r5, pc}
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
  402acc:	f894 222f 	ldrb.w	r2, [r4, #559]	; 0x22f
  402ad0:	f894 322e 	ldrb.w	r3, [r4, #558]	; 0x22e
  402ad4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402ad8:	b21b      	sxth	r3, r3
  402ada:	4a18      	ldr	r2, [pc, #96]	; (402b3c <check_fs+0x88>)
  402adc:	4293      	cmp	r3, r2
  402ade:	d001      	beq.n	402ae4 <check_fs+0x30>
		return 2;
  402ae0:	2002      	movs	r0, #2
  402ae2:	bd38      	pop	{r3, r4, r5, pc}
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
  402ae4:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
  402ae8:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
  402aec:	041b      	lsls	r3, r3, #16
  402aee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  402af2:	f894 2066 	ldrb.w	r2, [r4, #102]	; 0x66
  402af6:	4313      	orrs	r3, r2
  402af8:	f894 2067 	ldrb.w	r2, [r4, #103]	; 0x67
  402afc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402b00:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  402b04:	4a0e      	ldr	r2, [pc, #56]	; (402b40 <check_fs+0x8c>)
  402b06:	4293      	cmp	r3, r2
  402b08:	d013      	beq.n	402b32 <check_fs+0x7e>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
  402b0a:	f894 3085 	ldrb.w	r3, [r4, #133]	; 0x85
  402b0e:	f894 0084 	ldrb.w	r0, [r4, #132]	; 0x84
  402b12:	0400      	lsls	r0, r0, #16
  402b14:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
  402b18:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
  402b1c:	4318      	orrs	r0, r3
  402b1e:	f894 3083 	ldrb.w	r3, [r4, #131]	; 0x83
  402b22:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  402b26:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		return 3;
  402b2a:	1a80      	subs	r0, r0, r2
  402b2c:	bf18      	it	ne
  402b2e:	2001      	movne	r0, #1
  402b30:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
  402b32:	2000      	movs	r0, #0
}
  402b34:	bd38      	pop	{r3, r4, r5, pc}
  402b36:	bf00      	nop
  402b38:	00402881 	.word	0x00402881
  402b3c:	ffffaa55 	.word	0xffffaa55
  402b40:	00544146 	.word	0x00544146

00402b44 <chk_mounted>:
{
  402b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const TCHAR *p = *path;
  402b46:	6803      	ldr	r3, [r0, #0]
	vol = p[0] - '0';					/* Is there a drive number? */
  402b48:	781c      	ldrb	r4, [r3, #0]
  402b4a:	3c30      	subs	r4, #48	; 0x30
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
  402b4c:	2c09      	cmp	r4, #9
  402b4e:	d80a      	bhi.n	402b66 <chk_mounted+0x22>
  402b50:	785d      	ldrb	r5, [r3, #1]
  402b52:	2d3a      	cmp	r5, #58	; 0x3a
  402b54:	d001      	beq.n	402b5a <chk_mounted+0x16>
  402b56:	2400      	movs	r4, #0
  402b58:	e006      	b.n	402b68 <chk_mounted+0x24>
		p += 2; *path = p;				/* Return pointer to the path name */
  402b5a:	3302      	adds	r3, #2
  402b5c:	6003      	str	r3, [r0, #0]
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
  402b5e:	2c07      	cmp	r4, #7
  402b60:	d902      	bls.n	402b68 <chk_mounted+0x24>
		return FR_INVALID_DRIVE;
  402b62:	200b      	movs	r0, #11
  402b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402b66:	2400      	movs	r4, #0
	*rfs = fs = FatFs[vol];				/* Return pointer to the corresponding file system object */
  402b68:	4bae      	ldr	r3, [pc, #696]	; (402e24 <chk_mounted+0x2e0>)
  402b6a:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
  402b6e:	600d      	str	r5, [r1, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  402b70:	2d00      	cmp	r5, #0
  402b72:	f000 813e 	beq.w	402df2 <chk_mounted+0x2ae>
  402b76:	4616      	mov	r6, r2
	if (fs->fs_type) {					/* If the logical drive has been mounted */
  402b78:	782b      	ldrb	r3, [r5, #0]
  402b7a:	b17b      	cbz	r3, 402b9c <chk_mounted+0x58>
		stat = disk_status(fs->drv);
  402b7c:	7868      	ldrb	r0, [r5, #1]
  402b7e:	4baa      	ldr	r3, [pc, #680]	; (402e28 <chk_mounted+0x2e4>)
  402b80:	4798      	blx	r3
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
  402b82:	f010 0f01 	tst.w	r0, #1
  402b86:	d109      	bne.n	402b9c <chk_mounted+0x58>
			if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check write protection if needed */
  402b88:	2e00      	cmp	r6, #0
  402b8a:	f000 8134 	beq.w	402df6 <chk_mounted+0x2b2>
  402b8e:	f000 0004 	and.w	r0, r0, #4
				return FR_WRITE_PROTECTED;
  402b92:	2800      	cmp	r0, #0
  402b94:	bf0c      	ite	eq
  402b96:	2000      	moveq	r0, #0
  402b98:	200a      	movne	r0, #10
  402b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->fs_type = 0;					/* Clear the file system object */
  402b9c:	2300      	movs	r3, #0
  402b9e:	702b      	strb	r3, [r5, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
  402ba0:	b2e0      	uxtb	r0, r4
  402ba2:	7068      	strb	r0, [r5, #1]
	stat = disk_initialize(fs->drv);	/* Initialize low level disk I/O layer */
  402ba4:	4ba1      	ldr	r3, [pc, #644]	; (402e2c <chk_mounted+0x2e8>)
  402ba6:	4798      	blx	r3
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
  402ba8:	f010 0f01 	tst.w	r0, #1
  402bac:	d001      	beq.n	402bb2 <chk_mounted+0x6e>
		return FR_NOT_READY;			/* Failed to initialize due to no media or hard error */
  402bae:	2003      	movs	r0, #3
  402bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check disk write protection if needed */
  402bb2:	b126      	cbz	r6, 402bbe <chk_mounted+0x7a>
  402bb4:	f010 0f04 	tst.w	r0, #4
  402bb8:	d001      	beq.n	402bbe <chk_mounted+0x7a>
		return FR_WRITE_PROTECTED;
  402bba:	200a      	movs	r0, #10
  402bbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  402bbe:	2100      	movs	r1, #0
  402bc0:	4628      	mov	r0, r5
  402bc2:	4b9b      	ldr	r3, [pc, #620]	; (402e30 <chk_mounted+0x2ec>)
  402bc4:	4798      	blx	r3
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
  402bc6:	2801      	cmp	r0, #1
  402bc8:	d006      	beq.n	402bd8 <chk_mounted+0x94>
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  402bca:	2400      	movs	r4, #0
	if (fmt == 3) return FR_DISK_ERR;
  402bcc:	2803      	cmp	r0, #3
  402bce:	f000 8114 	beq.w	402dfa <chk_mounted+0x2b6>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  402bd2:	b1c8      	cbz	r0, 402c08 <chk_mounted+0xc4>
  402bd4:	200d      	movs	r0, #13
  402bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (tbl[4]) {						/* Is the partition existing? */
  402bd8:	f895 31f2 	ldrb.w	r3, [r5, #498]	; 0x1f2
  402bdc:	b90b      	cbnz	r3, 402be2 <chk_mounted+0x9e>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  402bde:	200d      	movs	r0, #13
  402be0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
  402be2:	f895 31f9 	ldrb.w	r3, [r5, #505]	; 0x1f9
  402be6:	f895 41f8 	ldrb.w	r4, [r5, #504]	; 0x1f8
  402bea:	0424      	lsls	r4, r4, #16
  402bec:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
  402bf0:	f895 31f6 	ldrb.w	r3, [r5, #502]	; 0x1f6
  402bf4:	431c      	orrs	r4, r3
  402bf6:	f895 31f7 	ldrb.w	r3, [r5, #503]	; 0x1f7
  402bfa:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
			fmt = check_fs(fs, bsect);		/* Check the partition */
  402bfe:	4621      	mov	r1, r4
  402c00:	4628      	mov	r0, r5
  402c02:	4b8b      	ldr	r3, [pc, #556]	; (402e30 <chk_mounted+0x2ec>)
  402c04:	4798      	blx	r3
  402c06:	e7e1      	b.n	402bcc <chk_mounted+0x88>
	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
  402c08:	f895 203c 	ldrb.w	r2, [r5, #60]	; 0x3c
  402c0c:	f895 303b 	ldrb.w	r3, [r5, #59]	; 0x3b
  402c10:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402c14:	b21b      	sxth	r3, r3
  402c16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402c1a:	d001      	beq.n	402c20 <chk_mounted+0xdc>
		return FR_NO_FILESYSTEM;
  402c1c:	200d      	movs	r0, #13
  402c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
  402c20:	f895 3047 	ldrb.w	r3, [r5, #71]	; 0x47
  402c24:	f895 2046 	ldrb.w	r2, [r5, #70]	; 0x46
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
  402c28:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
  402c2c:	d10d      	bne.n	402c4a <chk_mounted+0x106>
  402c2e:	f895 3057 	ldrb.w	r3, [r5, #87]	; 0x57
  402c32:	f895 2056 	ldrb.w	r2, [r5, #86]	; 0x56
  402c36:	0412      	lsls	r2, r2, #16
  402c38:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
  402c3c:	f895 3054 	ldrb.w	r3, [r5, #84]	; 0x54
  402c40:	431a      	orrs	r2, r3
  402c42:	f895 3055 	ldrb.w	r3, [r5, #85]	; 0x55
  402c46:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	fs->fsize = fasize;
  402c4a:	61ea      	str	r2, [r5, #28]
	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
  402c4c:	f895 e040 	ldrb.w	lr, [r5, #64]	; 0x40
  402c50:	f885 e003 	strb.w	lr, [r5, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
  402c54:	f10e 33ff 	add.w	r3, lr, #4294967295
  402c58:	b2db      	uxtb	r3, r3
  402c5a:	2b01      	cmp	r3, #1
  402c5c:	d901      	bls.n	402c62 <chk_mounted+0x11e>
  402c5e:	200d      	movs	r0, #13
  402c60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
  402c62:	f895 603d 	ldrb.w	r6, [r5, #61]	; 0x3d
  402c66:	70ae      	strb	r6, [r5, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  402c68:	2e00      	cmp	r6, #0
  402c6a:	f000 80c8 	beq.w	402dfe <chk_mounted+0x2ba>
  402c6e:	1e73      	subs	r3, r6, #1
  402c70:	4233      	tst	r3, r6
  402c72:	d001      	beq.n	402c78 <chk_mounted+0x134>
  402c74:	200d      	movs	r0, #13
  402c76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
  402c78:	f895 3042 	ldrb.w	r3, [r5, #66]	; 0x42
  402c7c:	f895 1041 	ldrb.w	r1, [r5, #65]	; 0x41
  402c80:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
  402c84:	8129      	strh	r1, [r5, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  402c86:	f011 0f0f 	tst.w	r1, #15
  402c8a:	f040 80ba 	bne.w	402e02 <chk_mounted+0x2be>
	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
  402c8e:	f895 0044 	ldrb.w	r0, [r5, #68]	; 0x44
  402c92:	f895 3043 	ldrb.w	r3, [r5, #67]	; 0x43
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
  402c96:	ea53 2300 	orrs.w	r3, r3, r0, lsl #8
  402c9a:	d10d      	bne.n	402cb8 <chk_mounted+0x174>
  402c9c:	f895 0053 	ldrb.w	r0, [r5, #83]	; 0x53
  402ca0:	f895 3052 	ldrb.w	r3, [r5, #82]	; 0x52
  402ca4:	041b      	lsls	r3, r3, #16
  402ca6:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
  402caa:	f895 0050 	ldrb.w	r0, [r5, #80]	; 0x50
  402cae:	4303      	orrs	r3, r0
  402cb0:	f895 0051 	ldrb.w	r0, [r5, #81]	; 0x51
  402cb4:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
  402cb8:	f895 003f 	ldrb.w	r0, [r5, #63]	; 0x3f
  402cbc:	f895 703e 	ldrb.w	r7, [r5, #62]	; 0x3e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  402cc0:	ea57 2700 	orrs.w	r7, r7, r0, lsl #8
  402cc4:	f000 809f 	beq.w	402e06 <chk_mounted+0x2c2>
	fasize *= b;										/* Number of sectors for FAT area */
  402cc8:	fb02 fe0e 	mul.w	lr, r2, lr
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
  402ccc:	eb07 1011 	add.w	r0, r7, r1, lsr #4
  402cd0:	4470      	add	r0, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  402cd2:	4283      	cmp	r3, r0
  402cd4:	f0c0 8099 	bcc.w	402e0a <chk_mounted+0x2c6>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
  402cd8:	1a1b      	subs	r3, r3, r0
  402cda:	fbb3 f3f6 	udiv	r3, r3, r6
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  402cde:	2b00      	cmp	r3, #0
  402ce0:	f000 8095 	beq.w	402e0e <chk_mounted+0x2ca>
	fmt = FS_FAT12;
  402ce4:	f640 76f5 	movw	r6, #4085	; 0xff5
  402ce8:	42b3      	cmp	r3, r6
  402cea:	bf8c      	ite	hi
  402cec:	2602      	movhi	r6, #2
  402cee:	2601      	movls	r6, #1
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
  402cf0:	f64f 7cf5 	movw	ip, #65525	; 0xfff5
  402cf4:	4563      	cmp	r3, ip
  402cf6:	f200 80a5 	bhi.w	402e44 <chk_mounted+0x300>
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  402cfa:	3302      	adds	r3, #2
  402cfc:	61ab      	str	r3, [r5, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  402cfe:	4420      	add	r0, r4
  402d00:	62a8      	str	r0, [r5, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  402d02:	443c      	add	r4, r7
  402d04:	622c      	str	r4, [r5, #32]
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  402d06:	2900      	cmp	r1, #0
  402d08:	f000 8089 	beq.w	402e1e <chk_mounted+0x2da>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
  402d0c:	4474      	add	r4, lr
  402d0e:	626c      	str	r4, [r5, #36]	; 0x24
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
  402d10:	2e02      	cmp	r6, #2
  402d12:	d10b      	bne.n	402d2c <chk_mounted+0x1e8>
  402d14:	005b      	lsls	r3, r3, #1
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  402d16:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  402d1a:	ebb2 2f53 	cmp.w	r2, r3, lsr #9
  402d1e:	d37c      	bcc.n	402e1a <chk_mounted+0x2d6>
	fs->free_clust = 0xFFFFFFFF;
  402d20:	f04f 33ff 	mov.w	r3, #4294967295
  402d24:	612b      	str	r3, [r5, #16]
	fs->last_clust = 0;
  402d26:	2300      	movs	r3, #0
  402d28:	60eb      	str	r3, [r5, #12]
  402d2a:	e051      	b.n	402dd0 <chk_mounted+0x28c>
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
  402d2c:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  402d30:	f003 0301 	and.w	r3, r3, #1
  402d34:	eb03 0351 	add.w	r3, r3, r1, lsr #1
  402d38:	e7ed      	b.n	402d16 <chk_mounted+0x1d2>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  402d3a:	f895 222f 	ldrb.w	r2, [r5, #559]	; 0x22f
  402d3e:	f895 322e 	ldrb.w	r3, [r5, #558]	; 0x22e
  402d42:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  402d46:	b21b      	sxth	r3, r3
  402d48:	4a3a      	ldr	r2, [pc, #232]	; (402e34 <chk_mounted+0x2f0>)
  402d4a:	4293      	cmp	r3, r2
  402d4c:	d14b      	bne.n	402de6 <chk_mounted+0x2a2>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  402d4e:	f895 2033 	ldrb.w	r2, [r5, #51]	; 0x33
  402d52:	f895 3032 	ldrb.w	r3, [r5, #50]	; 0x32
  402d56:	041b      	lsls	r3, r3, #16
  402d58:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  402d5c:	f895 2030 	ldrb.w	r2, [r5, #48]	; 0x30
  402d60:	4313      	orrs	r3, r2
  402d62:	f895 2031 	ldrb.w	r2, [r5, #49]	; 0x31
  402d66:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  402d6a:	4a33      	ldr	r2, [pc, #204]	; (402e38 <chk_mounted+0x2f4>)
  402d6c:	4293      	cmp	r3, r2
  402d6e:	d13c      	bne.n	402dea <chk_mounted+0x2a6>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
  402d70:	f895 2217 	ldrb.w	r2, [r5, #535]	; 0x217
  402d74:	f895 3216 	ldrb.w	r3, [r5, #534]	; 0x216
  402d78:	041b      	lsls	r3, r3, #16
  402d7a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  402d7e:	f895 2214 	ldrb.w	r2, [r5, #532]	; 0x214
  402d82:	4313      	orrs	r3, r2
  402d84:	f895 2215 	ldrb.w	r2, [r5, #533]	; 0x215
  402d88:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  402d8c:	4a2b      	ldr	r2, [pc, #172]	; (402e3c <chk_mounted+0x2f8>)
  402d8e:	4293      	cmp	r3, r2
  402d90:	d12d      	bne.n	402dee <chk_mounted+0x2aa>
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
  402d92:	f895 221f 	ldrb.w	r2, [r5, #543]	; 0x21f
  402d96:	f895 321e 	ldrb.w	r3, [r5, #542]	; 0x21e
  402d9a:	041b      	lsls	r3, r3, #16
  402d9c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  402da0:	f895 221c 	ldrb.w	r2, [r5, #540]	; 0x21c
  402da4:	4313      	orrs	r3, r2
  402da6:	f895 221d 	ldrb.w	r2, [r5, #541]	; 0x21d
  402daa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402dae:	60eb      	str	r3, [r5, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
  402db0:	f895 221b 	ldrb.w	r2, [r5, #539]	; 0x21b
  402db4:	f895 321a 	ldrb.w	r3, [r5, #538]	; 0x21a
  402db8:	041b      	lsls	r3, r3, #16
  402dba:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  402dbe:	f895 2218 	ldrb.w	r2, [r5, #536]	; 0x218
  402dc2:	4313      	orrs	r3, r2
  402dc4:	f895 2219 	ldrb.w	r2, [r5, #537]	; 0x219
  402dc8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402dcc:	612b      	str	r3, [r5, #16]
  402dce:	2603      	movs	r6, #3
	fs->fs_type = fmt;		/* FAT sub-type */
  402dd0:	702e      	strb	r6, [r5, #0]
	fs->id = ++Fsid;		/* File system mount ID */
  402dd2:	4a1b      	ldr	r2, [pc, #108]	; (402e40 <chk_mounted+0x2fc>)
  402dd4:	8813      	ldrh	r3, [r2, #0]
  402dd6:	3301      	adds	r3, #1
  402dd8:	b29b      	uxth	r3, r3
  402dda:	8013      	strh	r3, [r2, #0]
  402ddc:	80eb      	strh	r3, [r5, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
  402dde:	2000      	movs	r0, #0
  402de0:	62e8      	str	r0, [r5, #44]	; 0x2c
	fs->wflag = 0;
  402de2:	7128      	strb	r0, [r5, #4]
	return FR_OK;
  402de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402de6:	2603      	movs	r6, #3
  402de8:	e7f2      	b.n	402dd0 <chk_mounted+0x28c>
  402dea:	2603      	movs	r6, #3
  402dec:	e7f0      	b.n	402dd0 <chk_mounted+0x28c>
  402dee:	2603      	movs	r6, #3
  402df0:	e7ee      	b.n	402dd0 <chk_mounted+0x28c>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  402df2:	200c      	movs	r0, #12
  402df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return FR_OK;				/* The file system object is valid */
  402df6:	2000      	movs	r0, #0
  402df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fmt == 3) return FR_DISK_ERR;
  402dfa:	2001      	movs	r0, #1
  402dfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  402dfe:	200d      	movs	r0, #13
  402e00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  402e02:	200d      	movs	r0, #13
  402e04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  402e06:	200d      	movs	r0, #13
  402e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  402e0a:	200d      	movs	r0, #13
  402e0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  402e0e:	200d      	movs	r0, #13
  402e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_NO_FILESYSTEM;
  402e12:	200d      	movs	r0, #13
  402e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  402e16:	200d      	movs	r0, #13
  402e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_NO_FILESYSTEM;
  402e1a:	200d      	movs	r0, #13
  402e1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  402e1e:	200d      	movs	r0, #13
  402e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402e22:	bf00      	nop
  402e24:	20400aa0 	.word	0x20400aa0
  402e28:	00402865 	.word	0x00402865
  402e2c:	00402825 	.word	0x00402825
  402e30:	00402ab5 	.word	0x00402ab5
  402e34:	ffffaa55 	.word	0xffffaa55
  402e38:	41615252 	.word	0x41615252
  402e3c:	61417272 	.word	0x61417272
  402e40:	20400ac0 	.word	0x20400ac0
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  402e44:	3302      	adds	r3, #2
  402e46:	61ab      	str	r3, [r5, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  402e48:	4420      	add	r0, r4
  402e4a:	62a8      	str	r0, [r5, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  402e4c:	4427      	add	r7, r4
  402e4e:	622f      	str	r7, [r5, #32]
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  402e50:	2900      	cmp	r1, #0
  402e52:	d1e0      	bne.n	402e16 <chk_mounted+0x2d2>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
  402e54:	f895 005f 	ldrb.w	r0, [r5, #95]	; 0x5f
  402e58:	f895 105e 	ldrb.w	r1, [r5, #94]	; 0x5e
  402e5c:	0409      	lsls	r1, r1, #16
  402e5e:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
  402e62:	f895 005c 	ldrb.w	r0, [r5, #92]	; 0x5c
  402e66:	4301      	orrs	r1, r0
  402e68:	f895 005d 	ldrb.w	r0, [r5, #93]	; 0x5d
  402e6c:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  402e70:	6269      	str	r1, [r5, #36]	; 0x24
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
  402e72:	009b      	lsls	r3, r3, #2
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  402e74:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  402e78:	ebb2 2f53 	cmp.w	r2, r3, lsr #9
  402e7c:	d3c9      	bcc.n	402e12 <chk_mounted+0x2ce>
	fs->free_clust = 0xFFFFFFFF;
  402e7e:	f04f 33ff 	mov.w	r3, #4294967295
  402e82:	612b      	str	r3, [r5, #16]
	fs->last_clust = 0;
  402e84:	2300      	movs	r3, #0
  402e86:	60eb      	str	r3, [r5, #12]
	 	fs->fsi_flag = 0;
  402e88:	716b      	strb	r3, [r5, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
  402e8a:	f895 3061 	ldrb.w	r3, [r5, #97]	; 0x61
  402e8e:	f895 2060 	ldrb.w	r2, [r5, #96]	; 0x60
  402e92:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
  402e96:	4422      	add	r2, r4
  402e98:	616a      	str	r2, [r5, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  402e9a:	2301      	movs	r3, #1
  402e9c:	f105 0130 	add.w	r1, r5, #48	; 0x30
  402ea0:	7868      	ldrb	r0, [r5, #1]
  402ea2:	4c03      	ldr	r4, [pc, #12]	; (402eb0 <chk_mounted+0x36c>)
  402ea4:	47a0      	blx	r4
  402ea6:	2800      	cmp	r0, #0
  402ea8:	f43f af47 	beq.w	402d3a <chk_mounted+0x1f6>
  402eac:	2603      	movs	r6, #3
  402eae:	e78f      	b.n	402dd0 <chk_mounted+0x28c>
  402eb0:	00402881 	.word	0x00402881

00402eb4 <move_window>:
{
  402eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	wsect = fs->winsect;
  402eb8:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
	if (wsect != sector) {	/* Changed current window */
  402eba:	428f      	cmp	r7, r1
  402ebc:	d035      	beq.n	402f2a <move_window+0x76>
  402ebe:	460e      	mov	r6, r1
  402ec0:	4604      	mov	r4, r0
		if (fs->wflag) {	/* Write back dirty window if needed */
  402ec2:	7903      	ldrb	r3, [r0, #4]
  402ec4:	b91b      	cbnz	r3, 402ece <move_window+0x1a>
		if (sector) {
  402ec6:	bb2e      	cbnz	r6, 402f14 <move_window+0x60>
	return FR_OK;
  402ec8:	2000      	movs	r0, #0
  402eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
  402ece:	f100 0830 	add.w	r8, r0, #48	; 0x30
  402ed2:	2301      	movs	r3, #1
  402ed4:	463a      	mov	r2, r7
  402ed6:	4641      	mov	r1, r8
  402ed8:	7840      	ldrb	r0, [r0, #1]
  402eda:	4d18      	ldr	r5, [pc, #96]	; (402f3c <move_window+0x88>)
  402edc:	47a8      	blx	r5
  402ede:	bb38      	cbnz	r0, 402f30 <move_window+0x7c>
			fs->wflag = 0;
  402ee0:	2300      	movs	r3, #0
  402ee2:	7123      	strb	r3, [r4, #4]
			if (wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area */
  402ee4:	6a23      	ldr	r3, [r4, #32]
  402ee6:	69e2      	ldr	r2, [r4, #28]
  402ee8:	4413      	add	r3, r2
  402eea:	429f      	cmp	r7, r3
  402eec:	d2eb      	bcs.n	402ec6 <move_window+0x12>
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  402eee:	78e5      	ldrb	r5, [r4, #3]
  402ef0:	2d01      	cmp	r5, #1
  402ef2:	d9e8      	bls.n	402ec6 <move_window+0x12>
					disk_write(fs->drv, fs->win, wsect, 1);
  402ef4:	f04f 0a01 	mov.w	sl, #1
  402ef8:	f8df 9040 	ldr.w	r9, [pc, #64]	; 402f3c <move_window+0x88>
					wsect += fs->fsize;
  402efc:	69e3      	ldr	r3, [r4, #28]
  402efe:	441f      	add	r7, r3
					disk_write(fs->drv, fs->win, wsect, 1);
  402f00:	4653      	mov	r3, sl
  402f02:	463a      	mov	r2, r7
  402f04:	4641      	mov	r1, r8
  402f06:	7860      	ldrb	r0, [r4, #1]
  402f08:	47c8      	blx	r9
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  402f0a:	3d01      	subs	r5, #1
  402f0c:	b2ed      	uxtb	r5, r5
  402f0e:	2d01      	cmp	r5, #1
  402f10:	d1f4      	bne.n	402efc <move_window+0x48>
  402f12:	e7d8      	b.n	402ec6 <move_window+0x12>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
  402f14:	2301      	movs	r3, #1
  402f16:	4632      	mov	r2, r6
  402f18:	f104 0130 	add.w	r1, r4, #48	; 0x30
  402f1c:	7860      	ldrb	r0, [r4, #1]
  402f1e:	4d08      	ldr	r5, [pc, #32]	; (402f40 <move_window+0x8c>)
  402f20:	47a8      	blx	r5
  402f22:	b940      	cbnz	r0, 402f36 <move_window+0x82>
			fs->winsect = sector;
  402f24:	62e6      	str	r6, [r4, #44]	; 0x2c
  402f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	return FR_OK;
  402f2a:	2000      	movs	r0, #0
  402f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				return FR_DISK_ERR;
  402f30:	2001      	movs	r0, #1
  402f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				return FR_DISK_ERR;
  402f36:	2001      	movs	r0, #1
}
  402f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402f3c:	004028f1 	.word	0x004028f1
  402f40:	00402881 	.word	0x00402881

00402f44 <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  402f44:	2901      	cmp	r1, #1
  402f46:	d96a      	bls.n	40301e <get_fat+0xda>
{
  402f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  402f4a:	6983      	ldr	r3, [r0, #24]
  402f4c:	4299      	cmp	r1, r3
  402f4e:	d268      	bcs.n	403022 <get_fat+0xde>
  402f50:	460c      	mov	r4, r1
  402f52:	4606      	mov	r6, r0
	switch (fs->fs_type) {
  402f54:	7803      	ldrb	r3, [r0, #0]
  402f56:	2b02      	cmp	r3, #2
  402f58:	d02f      	beq.n	402fba <get_fat+0x76>
  402f5a:	2b03      	cmp	r3, #3
  402f5c:	d041      	beq.n	402fe2 <get_fat+0x9e>
  402f5e:	2b01      	cmp	r3, #1
  402f60:	d002      	beq.n	402f68 <get_fat+0x24>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  402f62:	f04f 30ff 	mov.w	r0, #4294967295
  402f66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		bc = (UINT)clst; bc += bc / 2;
  402f68:	eb01 0751 	add.w	r7, r1, r1, lsr #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  402f6c:	6a01      	ldr	r1, [r0, #32]
  402f6e:	eb01 2157 	add.w	r1, r1, r7, lsr #9
  402f72:	4b2d      	ldr	r3, [pc, #180]	; (403028 <get_fat+0xe4>)
  402f74:	4798      	blx	r3
  402f76:	b110      	cbz	r0, 402f7e <get_fat+0x3a>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  402f78:	f04f 30ff 	mov.w	r0, #4294967295
  402f7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wc = fs->win[bc % SS(fs)]; bc++;
  402f7e:	f3c7 0308 	ubfx	r3, r7, #0, #9
  402f82:	4433      	add	r3, r6
  402f84:	f893 5030 	ldrb.w	r5, [r3, #48]	; 0x30
  402f88:	3701      	adds	r7, #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  402f8a:	6a31      	ldr	r1, [r6, #32]
  402f8c:	eb01 2157 	add.w	r1, r1, r7, lsr #9
  402f90:	4630      	mov	r0, r6
  402f92:	4b25      	ldr	r3, [pc, #148]	; (403028 <get_fat+0xe4>)
  402f94:	4798      	blx	r3
  402f96:	b110      	cbz	r0, 402f9e <get_fat+0x5a>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  402f98:	f04f 30ff 	mov.w	r0, #4294967295
  402f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wc |= fs->win[bc % SS(fs)] << 8;
  402f9e:	f3c7 0708 	ubfx	r7, r7, #0, #9
  402fa2:	19f0      	adds	r0, r6, r7
  402fa4:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  402fa8:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
  402fac:	f014 0f01 	tst.w	r4, #1
  402fb0:	bf14      	ite	ne
  402fb2:	0900      	lsrne	r0, r0, #4
  402fb4:	f3c0 000b 	ubfxeq	r0, r0, #0, #12
  402fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
  402fba:	6a01      	ldr	r1, [r0, #32]
  402fbc:	eb01 2114 	add.w	r1, r1, r4, lsr #8
  402fc0:	4b19      	ldr	r3, [pc, #100]	; (403028 <get_fat+0xe4>)
  402fc2:	4798      	blx	r3
  402fc4:	b110      	cbz	r0, 402fcc <get_fat+0x88>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  402fc6:	f04f 30ff 	mov.w	r0, #4294967295
  402fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p = &fs->win[clst * 2 % SS(fs)];
  402fcc:	0060      	lsls	r0, r4, #1
  402fce:	f400 70ff 	and.w	r0, r0, #510	; 0x1fe
		return LD_WORD(p);
  402fd2:	4430      	add	r0, r6
  402fd4:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
  402fd8:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  402fdc:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  402fe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
  402fe2:	6a01      	ldr	r1, [r0, #32]
  402fe4:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  402fe8:	4b0f      	ldr	r3, [pc, #60]	; (403028 <get_fat+0xe4>)
  402fea:	4798      	blx	r3
  402fec:	b110      	cbz	r0, 402ff4 <get_fat+0xb0>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  402fee:	f04f 30ff 	mov.w	r0, #4294967295
}
  402ff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p = &fs->win[clst * 4 % SS(fs)];
  402ff4:	00a0      	lsls	r0, r4, #2
  402ff6:	f400 70fe 	and.w	r0, r0, #508	; 0x1fc
  402ffa:	f100 0230 	add.w	r2, r0, #48	; 0x30
  402ffe:	4432      	add	r2, r6
		return LD_DWORD(p) & 0x0FFFFFFF;
  403000:	78d1      	ldrb	r1, [r2, #3]
  403002:	7893      	ldrb	r3, [r2, #2]
  403004:	041b      	lsls	r3, r3, #16
  403006:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
  40300a:	4430      	add	r0, r6
  40300c:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  403010:	4318      	orrs	r0, r3
  403012:	7853      	ldrb	r3, [r2, #1]
  403014:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  403018:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  40301c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  40301e:	2001      	movs	r0, #1
  403020:	4770      	bx	lr
  403022:	2001      	movs	r0, #1
  403024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403026:	bf00      	nop
  403028:	00402eb5 	.word	0x00402eb5

0040302c <dir_sdi>:
{
  40302c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40302e:	4605      	mov	r5, r0
  403030:	460c      	mov	r4, r1
	dj->index = idx;
  403032:	80c1      	strh	r1, [r0, #6]
	clst = dj->sclust;
  403034:	6881      	ldr	r1, [r0, #8]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
  403036:	2901      	cmp	r1, #1
  403038:	d03d      	beq.n	4030b6 <dir_sdi+0x8a>
  40303a:	6803      	ldr	r3, [r0, #0]
  40303c:	699a      	ldr	r2, [r3, #24]
  40303e:	4291      	cmp	r1, r2
  403040:	d301      	bcc.n	403046 <dir_sdi+0x1a>
		return FR_INT_ERR;
  403042:	2002      	movs	r0, #2
  403044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
  403046:	b961      	cbnz	r1, 403062 <dir_sdi+0x36>
  403048:	781a      	ldrb	r2, [r3, #0]
  40304a:	2a03      	cmp	r2, #3
  40304c:	d006      	beq.n	40305c <dir_sdi+0x30>
		dj->clust = clst;
  40304e:	2200      	movs	r2, #0
  403050:	60ea      	str	r2, [r5, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
  403052:	891a      	ldrh	r2, [r3, #8]
  403054:	42a2      	cmp	r2, r4
  403056:	d821      	bhi.n	40309c <dir_sdi+0x70>
			return FR_INT_ERR;
  403058:	2002      	movs	r0, #2
  40305a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		clst = dj->fs->dirbase;
  40305c:	6a59      	ldr	r1, [r3, #36]	; 0x24
	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
  40305e:	2900      	cmp	r1, #0
  403060:	d0f5      	beq.n	40304e <dir_sdi+0x22>
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
  403062:	789e      	ldrb	r6, [r3, #2]
  403064:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
  403066:	42b4      	cmp	r4, r6
  403068:	d310      	bcc.n	40308c <dir_sdi+0x60>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
  40306a:	4f17      	ldr	r7, [pc, #92]	; (4030c8 <dir_sdi+0x9c>)
  40306c:	6828      	ldr	r0, [r5, #0]
  40306e:	47b8      	blx	r7
  403070:	4601      	mov	r1, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  403072:	f1b0 3fff 	cmp.w	r0, #4294967295
  403076:	d020      	beq.n	4030ba <dir_sdi+0x8e>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
  403078:	2801      	cmp	r0, #1
  40307a:	d920      	bls.n	4030be <dir_sdi+0x92>
  40307c:	682b      	ldr	r3, [r5, #0]
  40307e:	699b      	ldr	r3, [r3, #24]
  403080:	4298      	cmp	r0, r3
  403082:	d21e      	bcs.n	4030c2 <dir_sdi+0x96>
			idx -= ic;
  403084:	1ba4      	subs	r4, r4, r6
  403086:	b2a4      	uxth	r4, r4
		while (idx >= ic) {	/* Follow cluster chain */
  403088:	42a6      	cmp	r6, r4
  40308a:	d9ef      	bls.n	40306c <dir_sdi+0x40>
		dj->clust = clst;
  40308c:	60e9      	str	r1, [r5, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  40308e:	6828      	ldr	r0, [r5, #0]
  403090:	4b0e      	ldr	r3, [pc, #56]	; (4030cc <dir_sdi+0xa0>)
  403092:	4798      	blx	r3
  403094:	eb00 1014 	add.w	r0, r0, r4, lsr #4
  403098:	6128      	str	r0, [r5, #16]
  40309a:	e003      	b.n	4030a4 <dir_sdi+0x78>
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  40309c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40309e:	eb03 1314 	add.w	r3, r3, r4, lsr #4
  4030a2:	612b      	str	r3, [r5, #16]
	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
  4030a4:	682b      	ldr	r3, [r5, #0]
  4030a6:	3330      	adds	r3, #48	; 0x30
  4030a8:	f004 040f 	and.w	r4, r4, #15
  4030ac:	eb03 1444 	add.w	r4, r3, r4, lsl #5
  4030b0:	616c      	str	r4, [r5, #20]
	return FR_OK;	/* Seek succeeded */
  4030b2:	2000      	movs	r0, #0
  4030b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_INT_ERR;
  4030b6:	2002      	movs	r0, #2
  4030b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  4030ba:	2001      	movs	r0, #1
  4030bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return FR_INT_ERR;
  4030be:	2002      	movs	r0, #2
  4030c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4030c2:	2002      	movs	r0, #2
}
  4030c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4030c6:	bf00      	nop
  4030c8:	00402f45 	.word	0x00402f45
  4030cc:	00402a4b 	.word	0x00402a4b

004030d0 <put_fat>:
{
  4030d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4030d4:	2901      	cmp	r1, #1
  4030d6:	f240 808f 	bls.w	4031f8 <put_fat+0x128>
  4030da:	6983      	ldr	r3, [r0, #24]
  4030dc:	4299      	cmp	r1, r3
  4030de:	d301      	bcc.n	4030e4 <put_fat+0x14>
		res = FR_INT_ERR;
  4030e0:	2702      	movs	r7, #2
	return res;
  4030e2:	e08a      	b.n	4031fa <put_fat+0x12a>
  4030e4:	4615      	mov	r5, r2
  4030e6:	460c      	mov	r4, r1
  4030e8:	4606      	mov	r6, r0
		switch (fs->fs_type) {
  4030ea:	7803      	ldrb	r3, [r0, #0]
  4030ec:	2b02      	cmp	r3, #2
  4030ee:	d04e      	beq.n	40318e <put_fat+0xbe>
  4030f0:	2b03      	cmp	r3, #3
  4030f2:	d05f      	beq.n	4031b4 <put_fat+0xe4>
  4030f4:	2b01      	cmp	r3, #1
  4030f6:	d003      	beq.n	403100 <put_fat+0x30>
			res = FR_INT_ERR;
  4030f8:	2702      	movs	r7, #2
		fs->wflag = 1;
  4030fa:	2301      	movs	r3, #1
  4030fc:	7133      	strb	r3, [r6, #4]
  4030fe:	e07c      	b.n	4031fa <put_fat+0x12a>
			bc = clst; bc += bc / 2;
  403100:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  403104:	6a01      	ldr	r1, [r0, #32]
  403106:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  40310a:	4b3d      	ldr	r3, [pc, #244]	; (403200 <put_fat+0x130>)
  40310c:	4798      	blx	r3
			if (res != FR_OK) break;
  40310e:	4607      	mov	r7, r0
  403110:	2800      	cmp	r0, #0
  403112:	d1f2      	bne.n	4030fa <put_fat+0x2a>
			p = &fs->win[bc % SS(fs)];
  403114:	f3c8 0308 	ubfx	r3, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  403118:	f014 0f01 	tst.w	r4, #1
  40311c:	d01c      	beq.n	403158 <put_fat+0x88>
  40311e:	4433      	add	r3, r6
  403120:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
  403124:	f002 020f 	and.w	r2, r2, #15
  403128:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  40312c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			bc++;
  403130:	f108 0801 	add.w	r8, r8, #1
			fs->wflag = 1;
  403134:	2301      	movs	r3, #1
  403136:	7133      	strb	r3, [r6, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  403138:	6a31      	ldr	r1, [r6, #32]
  40313a:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  40313e:	4630      	mov	r0, r6
  403140:	4b2f      	ldr	r3, [pc, #188]	; (403200 <put_fat+0x130>)
  403142:	4798      	blx	r3
			if (res != FR_OK) break;
  403144:	2800      	cmp	r0, #0
  403146:	d153      	bne.n	4031f0 <put_fat+0x120>
			p = &fs->win[bc % SS(fs)];
  403148:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  40314c:	f3c5 1207 	ubfx	r2, r5, #4, #8
  403150:	44b0      	add	r8, r6
  403152:	f888 2030 	strb.w	r2, [r8, #48]	; 0x30
			break;
  403156:	e7d0      	b.n	4030fa <put_fat+0x2a>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  403158:	4433      	add	r3, r6
  40315a:	f883 5030 	strb.w	r5, [r3, #48]	; 0x30
			bc++;
  40315e:	f108 0801 	add.w	r8, r8, #1
			fs->wflag = 1;
  403162:	2301      	movs	r3, #1
  403164:	7133      	strb	r3, [r6, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  403166:	6a31      	ldr	r1, [r6, #32]
  403168:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  40316c:	4630      	mov	r0, r6
  40316e:	4b24      	ldr	r3, [pc, #144]	; (403200 <put_fat+0x130>)
  403170:	4798      	blx	r3
			if (res != FR_OK) break;
  403172:	2800      	cmp	r0, #0
  403174:	d13e      	bne.n	4031f4 <put_fat+0x124>
			p = &fs->win[bc % SS(fs)];
  403176:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  40317a:	eb06 0308 	add.w	r3, r6, r8
  40317e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
  403182:	f023 030f 	bic.w	r3, r3, #15
  403186:	f3c5 2203 	ubfx	r2, r5, #8, #4
  40318a:	431a      	orrs	r2, r3
  40318c:	e7e0      	b.n	403150 <put_fat+0x80>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
  40318e:	6a01      	ldr	r1, [r0, #32]
  403190:	eb01 2114 	add.w	r1, r1, r4, lsr #8
  403194:	4b1a      	ldr	r3, [pc, #104]	; (403200 <put_fat+0x130>)
  403196:	4798      	blx	r3
			if (res != FR_OK) break;
  403198:	4607      	mov	r7, r0
  40319a:	2800      	cmp	r0, #0
  40319c:	d1ad      	bne.n	4030fa <put_fat+0x2a>
			p = &fs->win[clst * 2 % SS(fs)];
  40319e:	0063      	lsls	r3, r4, #1
  4031a0:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
			ST_WORD(p, (WORD)val);
  4031a4:	4433      	add	r3, r6
  4031a6:	f883 5030 	strb.w	r5, [r3, #48]	; 0x30
  4031aa:	f3c5 2207 	ubfx	r2, r5, #8, #8
  4031ae:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			break;
  4031b2:	e7a2      	b.n	4030fa <put_fat+0x2a>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
  4031b4:	6a01      	ldr	r1, [r0, #32]
  4031b6:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  4031ba:	4b11      	ldr	r3, [pc, #68]	; (403200 <put_fat+0x130>)
  4031bc:	4798      	blx	r3
			if (res != FR_OK) break;
  4031be:	4607      	mov	r7, r0
  4031c0:	2800      	cmp	r0, #0
  4031c2:	d19a      	bne.n	4030fa <put_fat+0x2a>
			p = &fs->win[clst * 4 % SS(fs)];
  4031c4:	00a1      	lsls	r1, r4, #2
  4031c6:	f401 71fe 	and.w	r1, r1, #508	; 0x1fc
  4031ca:	f101 0330 	add.w	r3, r1, #48	; 0x30
  4031ce:	4433      	add	r3, r6
			val |= LD_DWORD(p) & 0xF0000000;
  4031d0:	78da      	ldrb	r2, [r3, #3]
  4031d2:	0612      	lsls	r2, r2, #24
  4031d4:	4431      	add	r1, r6
  4031d6:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
  4031da:	432a      	orrs	r2, r5
			ST_DWORD(p, val);
  4031dc:	f881 2030 	strb.w	r2, [r1, #48]	; 0x30
  4031e0:	f3c2 2107 	ubfx	r1, r2, #8, #8
  4031e4:	7059      	strb	r1, [r3, #1]
  4031e6:	0c11      	lsrs	r1, r2, #16
  4031e8:	7099      	strb	r1, [r3, #2]
  4031ea:	0e12      	lsrs	r2, r2, #24
  4031ec:	70da      	strb	r2, [r3, #3]
			break;
  4031ee:	e784      	b.n	4030fa <put_fat+0x2a>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  4031f0:	4607      	mov	r7, r0
  4031f2:	e782      	b.n	4030fa <put_fat+0x2a>
  4031f4:	4607      	mov	r7, r0
  4031f6:	e780      	b.n	4030fa <put_fat+0x2a>
		res = FR_INT_ERR;
  4031f8:	2702      	movs	r7, #2
}
  4031fa:	4638      	mov	r0, r7
  4031fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403200:	00402eb5 	.word	0x00402eb5

00403204 <create_chain>:
{
  403204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403208:	4605      	mov	r5, r0
	if (clst == 0) {		/* Create a new chain */
  40320a:	4688      	mov	r8, r1
  40320c:	b941      	cbnz	r1, 403220 <create_chain+0x1c>
		scl = fs->last_clust;			/* Get suggested start point */
  40320e:	68c6      	ldr	r6, [r0, #12]
		if (!scl || scl >= fs->n_fatent) scl = 1;
  403210:	b186      	cbz	r6, 403234 <create_chain+0x30>
  403212:	6983      	ldr	r3, [r0, #24]
  403214:	429e      	cmp	r6, r3
  403216:	bf28      	it	cs
  403218:	2601      	movcs	r6, #1
	ncl = scl;				/* Start cluster */
  40321a:	4634      	mov	r4, r6
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  40321c:	4f27      	ldr	r7, [pc, #156]	; (4032bc <create_chain+0xb8>)
  40321e:	e017      	b.n	403250 <create_chain+0x4c>
		cs = get_fat(fs, clst);			/* Check the cluster status */
  403220:	4b26      	ldr	r3, [pc, #152]	; (4032bc <create_chain+0xb8>)
  403222:	4798      	blx	r3
  403224:	4603      	mov	r3, r0
		if (cs < 2) return 1;			/* It is an invalid cluster */
  403226:	2801      	cmp	r0, #1
  403228:	d93e      	bls.n	4032a8 <create_chain+0xa4>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
  40322a:	69aa      	ldr	r2, [r5, #24]
  40322c:	4290      	cmp	r0, r2
  40322e:	d340      	bcc.n	4032b2 <create_chain+0xae>
		scl = clst;
  403230:	4646      	mov	r6, r8
  403232:	e7f2      	b.n	40321a <create_chain+0x16>
		if (!scl || scl >= fs->n_fatent) scl = 1;
  403234:	2601      	movs	r6, #1
  403236:	e7f0      	b.n	40321a <create_chain+0x16>
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  403238:	4621      	mov	r1, r4
  40323a:	4628      	mov	r0, r5
  40323c:	47b8      	blx	r7
		if (cs == 0) break;				/* Found a free cluster */
  40323e:	4603      	mov	r3, r0
  403240:	b170      	cbz	r0, 403260 <create_chain+0x5c>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
  403242:	f1b0 3fff 	cmp.w	r0, #4294967295
  403246:	d034      	beq.n	4032b2 <create_chain+0xae>
  403248:	2801      	cmp	r0, #1
  40324a:	d032      	beq.n	4032b2 <create_chain+0xae>
		if (ncl == scl) return 0;		/* No free cluster */
  40324c:	42b4      	cmp	r4, r6
  40324e:	d02f      	beq.n	4032b0 <create_chain+0xac>
		ncl++;							/* Next cluster */
  403250:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Wrap around */
  403252:	69ab      	ldr	r3, [r5, #24]
  403254:	429c      	cmp	r4, r3
  403256:	d3ef      	bcc.n	403238 <create_chain+0x34>
			if (ncl > scl) return 0;	/* No free cluster */
  403258:	2e01      	cmp	r6, #1
  40325a:	d927      	bls.n	4032ac <create_chain+0xa8>
			ncl = 2;
  40325c:	2402      	movs	r4, #2
  40325e:	e7eb      	b.n	403238 <create_chain+0x34>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
  403260:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
  403264:	4621      	mov	r1, r4
  403266:	4628      	mov	r0, r5
  403268:	4b15      	ldr	r3, [pc, #84]	; (4032c0 <create_chain+0xbc>)
  40326a:	4798      	blx	r3
	if (res == FR_OK && clst != 0) {
  40326c:	4603      	mov	r3, r0
  40326e:	b910      	cbnz	r0, 403276 <create_chain+0x72>
  403270:	f1b8 0f00 	cmp.w	r8, #0
  403274:	d10b      	bne.n	40328e <create_chain+0x8a>
	if (res == FR_OK) {
  403276:	b98b      	cbnz	r3, 40329c <create_chain+0x98>
		fs->last_clust = ncl;			/* Update FSINFO */
  403278:	60ec      	str	r4, [r5, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
  40327a:	692b      	ldr	r3, [r5, #16]
  40327c:	f1b3 3fff 	cmp.w	r3, #4294967295
  403280:	d01a      	beq.n	4032b8 <create_chain+0xb4>
			fs->free_clust--;
  403282:	3b01      	subs	r3, #1
  403284:	612b      	str	r3, [r5, #16]
			fs->fsi_flag = 1;
  403286:	2301      	movs	r3, #1
  403288:	716b      	strb	r3, [r5, #5]
  40328a:	4623      	mov	r3, r4
  40328c:	e011      	b.n	4032b2 <create_chain+0xae>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
  40328e:	4622      	mov	r2, r4
  403290:	4641      	mov	r1, r8
  403292:	4628      	mov	r0, r5
  403294:	4b0a      	ldr	r3, [pc, #40]	; (4032c0 <create_chain+0xbc>)
  403296:	4798      	blx	r3
  403298:	4603      	mov	r3, r0
  40329a:	e7ec      	b.n	403276 <create_chain+0x72>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
  40329c:	2b01      	cmp	r3, #1
  40329e:	bf0c      	ite	eq
  4032a0:	f04f 33ff 	moveq.w	r3, #4294967295
  4032a4:	2301      	movne	r3, #1
  4032a6:	e004      	b.n	4032b2 <create_chain+0xae>
		if (cs < 2) return 1;			/* It is an invalid cluster */
  4032a8:	2301      	movs	r3, #1
  4032aa:	e002      	b.n	4032b2 <create_chain+0xae>
			if (ncl > scl) return 0;	/* No free cluster */
  4032ac:	2300      	movs	r3, #0
  4032ae:	e000      	b.n	4032b2 <create_chain+0xae>
		if (ncl == scl) return 0;		/* No free cluster */
  4032b0:	2300      	movs	r3, #0
}
  4032b2:	4618      	mov	r0, r3
  4032b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4032b8:	4623      	mov	r3, r4
  4032ba:	e7fa      	b.n	4032b2 <create_chain+0xae>
  4032bc:	00402f45 	.word	0x00402f45
  4032c0:	004030d1 	.word	0x004030d1

004032c4 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4032c4:	2901      	cmp	r1, #1
  4032c6:	d92e      	bls.n	403326 <remove_chain+0x62>
{
  4032c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4032cc:	4604      	mov	r4, r0
  4032ce:	460e      	mov	r6, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4032d0:	6983      	ldr	r3, [r0, #24]
  4032d2:	4299      	cmp	r1, r3
  4032d4:	d303      	bcc.n	4032de <remove_chain+0x1a>
		res = FR_INT_ERR;
  4032d6:	2202      	movs	r2, #2
}
  4032d8:	4610      	mov	r0, r2
  4032da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			nxt = get_fat(fs, clst);			/* Get cluster status */
  4032de:	4f16      	ldr	r7, [pc, #88]	; (403338 <remove_chain+0x74>)
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  4032e0:	f04f 0900 	mov.w	r9, #0
  4032e4:	f8df 8054 	ldr.w	r8, [pc, #84]	; 40333c <remove_chain+0x78>
  4032e8:	e003      	b.n	4032f2 <remove_chain+0x2e>
  4032ea:	462e      	mov	r6, r5
		while (clst < fs->n_fatent) {			/* Not a last link? */
  4032ec:	69a3      	ldr	r3, [r4, #24]
  4032ee:	42ab      	cmp	r3, r5
  4032f0:	d9f2      	bls.n	4032d8 <remove_chain+0x14>
			nxt = get_fat(fs, clst);			/* Get cluster status */
  4032f2:	4631      	mov	r1, r6
  4032f4:	4620      	mov	r0, r4
  4032f6:	47b8      	blx	r7
			if (nxt == 0) break;				/* Empty cluster? */
  4032f8:	4605      	mov	r5, r0
  4032fa:	b1b8      	cbz	r0, 40332c <remove_chain+0x68>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  4032fc:	2801      	cmp	r0, #1
  4032fe:	d017      	beq.n	403330 <remove_chain+0x6c>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  403300:	f1b0 3fff 	cmp.w	r0, #4294967295
  403304:	d016      	beq.n	403334 <remove_chain+0x70>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  403306:	464a      	mov	r2, r9
  403308:	4631      	mov	r1, r6
  40330a:	4620      	mov	r0, r4
  40330c:	47c0      	blx	r8
			if (res != FR_OK) break;
  40330e:	4602      	mov	r2, r0
  403310:	2800      	cmp	r0, #0
  403312:	d1e1      	bne.n	4032d8 <remove_chain+0x14>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
  403314:	6923      	ldr	r3, [r4, #16]
  403316:	f1b3 3fff 	cmp.w	r3, #4294967295
  40331a:	d0e6      	beq.n	4032ea <remove_chain+0x26>
				fs->free_clust++;
  40331c:	3301      	adds	r3, #1
  40331e:	6123      	str	r3, [r4, #16]
				fs->fsi_flag = 1;
  403320:	2301      	movs	r3, #1
  403322:	7163      	strb	r3, [r4, #5]
  403324:	e7e1      	b.n	4032ea <remove_chain+0x26>
		res = FR_INT_ERR;
  403326:	2202      	movs	r2, #2
}
  403328:	4610      	mov	r0, r2
  40332a:	4770      	bx	lr
  40332c:	2200      	movs	r2, #0
  40332e:	e7d3      	b.n	4032d8 <remove_chain+0x14>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  403330:	2202      	movs	r2, #2
  403332:	e7d1      	b.n	4032d8 <remove_chain+0x14>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  403334:	2201      	movs	r2, #1
  403336:	e7cf      	b.n	4032d8 <remove_chain+0x14>
  403338:	00402f45 	.word	0x00402f45
  40333c:	004030d1 	.word	0x004030d1

00403340 <dir_next>:
{
  403340:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	i = dj->index + 1;
  403344:	88c4      	ldrh	r4, [r0, #6]
  403346:	3401      	adds	r4, #1
  403348:	b2a4      	uxth	r4, r4
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
  40334a:	b914      	cbnz	r4, 403352 <dir_next+0x12>
		return FR_NO_FILE;
  40334c:	2004      	movs	r0, #4
  40334e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
  403352:	6903      	ldr	r3, [r0, #16]
  403354:	b913      	cbnz	r3, 40335c <dir_next+0x1c>
		return FR_NO_FILE;
  403356:	2004      	movs	r0, #4
  403358:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40335c:	460e      	mov	r6, r1
  40335e:	4605      	mov	r5, r0
	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
  403360:	f014 070f 	ands.w	r7, r4, #15
  403364:	d110      	bne.n	403388 <dir_next+0x48>
		dj->sect++;					/* Next sector */
  403366:	3301      	adds	r3, #1
  403368:	6103      	str	r3, [r0, #16]
		if (dj->clust == 0) {	/* Static table */
  40336a:	68c1      	ldr	r1, [r0, #12]
  40336c:	b931      	cbnz	r1, 40337c <dir_next+0x3c>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
  40336e:	6803      	ldr	r3, [r0, #0]
  403370:	891b      	ldrh	r3, [r3, #8]
  403372:	42a3      	cmp	r3, r4
  403374:	d808      	bhi.n	403388 <dir_next+0x48>
				return FR_NO_FILE;
  403376:	2004      	movs	r0, #4
  403378:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
  40337c:	6800      	ldr	r0, [r0, #0]
  40337e:	7883      	ldrb	r3, [r0, #2]
  403380:	3b01      	subs	r3, #1
  403382:	ea13 1314 	ands.w	r3, r3, r4, lsr #4
  403386:	d008      	beq.n	40339a <dir_next+0x5a>
	dj->index = i;
  403388:	80ec      	strh	r4, [r5, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
  40338a:	682b      	ldr	r3, [r5, #0]
  40338c:	3330      	adds	r3, #48	; 0x30
  40338e:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  403392:	616b      	str	r3, [r5, #20]
	return FR_OK;
  403394:	2000      	movs	r0, #0
  403396:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
  40339a:	4b32      	ldr	r3, [pc, #200]	; (403464 <dir_next+0x124>)
  40339c:	4798      	blx	r3
  40339e:	4680      	mov	r8, r0
				if (clst <= 1) return FR_INT_ERR;
  4033a0:	2801      	cmp	r0, #1
  4033a2:	d94d      	bls.n	403440 <dir_next+0x100>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  4033a4:	f1b0 3fff 	cmp.w	r0, #4294967295
  4033a8:	d04d      	beq.n	403446 <dir_next+0x106>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
  4033aa:	6828      	ldr	r0, [r5, #0]
  4033ac:	6983      	ldr	r3, [r0, #24]
  4033ae:	4598      	cmp	r8, r3
  4033b0:	d33e      	bcc.n	403430 <dir_next+0xf0>
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
  4033b2:	b916      	cbnz	r6, 4033ba <dir_next+0x7a>
  4033b4:	2004      	movs	r0, #4
  4033b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
  4033ba:	68e9      	ldr	r1, [r5, #12]
  4033bc:	4b2a      	ldr	r3, [pc, #168]	; (403468 <dir_next+0x128>)
  4033be:	4798      	blx	r3
					if (clst == 0) return FR_DENIED;			/* No free cluster */
  4033c0:	4680      	mov	r8, r0
  4033c2:	b910      	cbnz	r0, 4033ca <dir_next+0x8a>
  4033c4:	2007      	movs	r0, #7
  4033c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 1) return FR_INT_ERR;
  4033ca:	2801      	cmp	r0, #1
  4033cc:	d03e      	beq.n	40344c <dir_next+0x10c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  4033ce:	f1b0 3fff 	cmp.w	r0, #4294967295
  4033d2:	d03e      	beq.n	403452 <dir_next+0x112>
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  4033d4:	2100      	movs	r1, #0
  4033d6:	6828      	ldr	r0, [r5, #0]
  4033d8:	4b24      	ldr	r3, [pc, #144]	; (40346c <dir_next+0x12c>)
  4033da:	4798      	blx	r3
  4033dc:	2800      	cmp	r0, #0
  4033de:	d13b      	bne.n	403458 <dir_next+0x118>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
  4033e0:	6828      	ldr	r0, [r5, #0]
  4033e2:	f44f 7200 	mov.w	r2, #512	; 0x200
  4033e6:	2100      	movs	r1, #0
  4033e8:	3030      	adds	r0, #48	; 0x30
  4033ea:	4b21      	ldr	r3, [pc, #132]	; (403470 <dir_next+0x130>)
  4033ec:	4798      	blx	r3
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
  4033ee:	682e      	ldr	r6, [r5, #0]
  4033f0:	4641      	mov	r1, r8
  4033f2:	4630      	mov	r0, r6
  4033f4:	4b1f      	ldr	r3, [pc, #124]	; (403474 <dir_next+0x134>)
  4033f6:	4798      	blx	r3
  4033f8:	62f0      	str	r0, [r6, #44]	; 0x2c
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  4033fa:	2600      	movs	r6, #0
						dj->fs->wflag = 1;
  4033fc:	f04f 0b01 	mov.w	fp, #1
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  403400:	46b2      	mov	sl, r6
  403402:	f8df 9068 	ldr.w	r9, [pc, #104]	; 40346c <dir_next+0x12c>
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  403406:	682b      	ldr	r3, [r5, #0]
  403408:	7899      	ldrb	r1, [r3, #2]
  40340a:	b2f2      	uxtb	r2, r6
  40340c:	4291      	cmp	r1, r2
  40340e:	d90b      	bls.n	403428 <dir_next+0xe8>
						dj->fs->wflag = 1;
  403410:	f883 b004 	strb.w	fp, [r3, #4]
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  403414:	4651      	mov	r1, sl
  403416:	6828      	ldr	r0, [r5, #0]
  403418:	47c8      	blx	r9
  40341a:	3601      	adds	r6, #1
  40341c:	b9f8      	cbnz	r0, 40345e <dir_next+0x11e>
						dj->fs->winsect++;
  40341e:	682a      	ldr	r2, [r5, #0]
  403420:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
  403422:	3301      	adds	r3, #1
  403424:	62d3      	str	r3, [r2, #44]	; 0x2c
  403426:	e7ee      	b.n	403406 <dir_next+0xc6>
					dj->fs->winsect -= c;						/* Rewind window address */
  403428:	4616      	mov	r6, r2
  40342a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40342c:	1b96      	subs	r6, r2, r6
  40342e:	62de      	str	r6, [r3, #44]	; 0x2c
				dj->clust = clst;				/* Initialize data for new cluster */
  403430:	f8c5 800c 	str.w	r8, [r5, #12]
				dj->sect = clust2sect(dj->fs, clst);
  403434:	4641      	mov	r1, r8
  403436:	6828      	ldr	r0, [r5, #0]
  403438:	4b0e      	ldr	r3, [pc, #56]	; (403474 <dir_next+0x134>)
  40343a:	4798      	blx	r3
  40343c:	6128      	str	r0, [r5, #16]
  40343e:	e7a3      	b.n	403388 <dir_next+0x48>
				if (clst <= 1) return FR_INT_ERR;
  403440:	2002      	movs	r0, #2
  403442:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  403446:	2001      	movs	r0, #1
  403448:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 1) return FR_INT_ERR;
  40344c:	2002      	movs	r0, #2
  40344e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  403452:	2001      	movs	r0, #1
  403454:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  403458:	2001      	movs	r0, #1
  40345a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  40345e:	2001      	movs	r0, #1
}
  403460:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403464:	00402f45 	.word	0x00402f45
  403468:	00403205 	.word	0x00403205
  40346c:	00402eb5 	.word	0x00402eb5
  403470:	00402a3d 	.word	0x00402a3d
  403474:	00402a4b 	.word	0x00402a4b

00403478 <dir_find>:
{
  403478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40347c:	b085      	sub	sp, #20
  40347e:	4605      	mov	r5, r0
	res = dir_sdi(dj, 0);			/* Rewind directory object */
  403480:	2100      	movs	r1, #0
  403482:	4b61      	ldr	r3, [pc, #388]	; (403608 <dir_find+0x190>)
  403484:	4798      	blx	r3
	if (res != FR_OK) return res;
  403486:	4680      	mov	r8, r0
  403488:	bb08      	cbnz	r0, 4034ce <dir_find+0x56>
  40348a:	f04f 0bff 	mov.w	fp, #255	; 0xff
  40348e:	46d9      	mov	r9, fp
		res = move_window(dj->fs, dj->sect);
  403490:	4f5e      	ldr	r7, [pc, #376]	; (40360c <dir_find+0x194>)
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
  403492:	46da      	mov	sl, fp
  403494:	e094      	b.n	4035c0 <dir_find+0x148>
			if (a == AM_LFN) {			/* An LFN entry is found */
  403496:	2a0f      	cmp	r2, #15
  403498:	d01d      	beq.n	4034d6 <dir_find+0x5e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
  40349a:	f1b9 0f00 	cmp.w	r9, #0
  40349e:	d104      	bne.n	4034aa <dir_find+0x32>
  4034a0:	4620      	mov	r0, r4
  4034a2:	4b5b      	ldr	r3, [pc, #364]	; (403610 <dir_find+0x198>)
  4034a4:	4798      	blx	r3
  4034a6:	4582      	cmp	sl, r0
  4034a8:	d011      	beq.n	4034ce <dir_find+0x56>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  4034aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4034ae:	842b      	strh	r3, [r5, #32]
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
  4034b0:	69ab      	ldr	r3, [r5, #24]
  4034b2:	7ada      	ldrb	r2, [r3, #11]
  4034b4:	f012 0f01 	tst.w	r2, #1
  4034b8:	d179      	bne.n	4035ae <dir_find+0x136>
  4034ba:	f104 000b 	add.w	r0, r4, #11
	while (cnt-- && (r = *d++ - *s++) == 0) ;
  4034be:	f814 1b01 	ldrb.w	r1, [r4], #1
  4034c2:	f813 2b01 	ldrb.w	r2, [r3], #1
  4034c6:	4291      	cmp	r1, r2
  4034c8:	d16b      	bne.n	4035a2 <dir_find+0x12a>
  4034ca:	4284      	cmp	r4, r0
  4034cc:	d1f7      	bne.n	4034be <dir_find+0x46>
}
  4034ce:	4640      	mov	r0, r8
  4034d0:	b005      	add	sp, #20
  4034d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (dj->lfn) {
  4034d6:	f8d5 801c 	ldr.w	r8, [r5, #28]
  4034da:	f1b8 0f00 	cmp.w	r8, #0
  4034de:	d068      	beq.n	4035b2 <dir_find+0x13a>
					if (c & LLE) {		/* Is it start of LFN sequence? */
  4034e0:	f016 0f40 	tst.w	r6, #64	; 0x40
  4034e4:	d00c      	beq.n	403500 <dir_find+0x88>
						sum = dir[LDIR_Chksum];
  4034e6:	f894 a00d 	ldrb.w	sl, [r4, #13]
						c &= ~LLE; ord = c;	/* LFN start order */
  4034ea:	f006 06bf 	and.w	r6, r6, #191	; 0xbf
						dj->lfn_idx = dj->index;
  4034ee:	88eb      	ldrh	r3, [r5, #6]
  4034f0:	842b      	strh	r3, [r5, #32]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  4034f2:	f894 b00d 	ldrb.w	fp, [r4, #13]
  4034f6:	45d3      	cmp	fp, sl
  4034f8:	d007      	beq.n	40350a <dir_find+0x92>
  4034fa:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4034fe:	e058      	b.n	4035b2 <dir_find+0x13a>
  403500:	45b1      	cmp	r9, r6
  403502:	d0f6      	beq.n	4034f2 <dir_find+0x7a>
  403504:	f04f 09ff 	mov.w	r9, #255	; 0xff
  403508:	e053      	b.n	4035b2 <dir_find+0x13a>
	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
  40350a:	f894 a000 	ldrb.w	sl, [r4]
  40350e:	f02a 0a40 	bic.w	sl, sl, #64	; 0x40
  403512:	f10a 3aff 	add.w	sl, sl, #4294967295
  403516:	eb0a 034a 	add.w	r3, sl, sl, lsl #1
  40351a:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  40351e:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 40361c <dir_find+0x1a4>
  403522:	f109 0a0d 	add.w	sl, r9, #13
	s = 0; wc = 1;
  403526:	2001      	movs	r0, #1
			if (uc != 0xFFFF) return 0;	/* Check filler */
  403528:	9603      	str	r6, [sp, #12]
  40352a:	f8cd b004 	str.w	fp, [sp, #4]
  40352e:	461e      	mov	r6, r3
  403530:	9502      	str	r5, [sp, #8]
  403532:	e00f      	b.n	403554 <dir_find+0xdc>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
  403534:	4618      	mov	r0, r3
  403536:	4b37      	ldr	r3, [pc, #220]	; (403614 <dir_find+0x19c>)
  403538:	4798      	blx	r3
  40353a:	4683      	mov	fp, r0
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
  40353c:	2efe      	cmp	r6, #254	; 0xfe
  40353e:	d85a      	bhi.n	4035f6 <dir_find+0x17e>
  403540:	1c75      	adds	r5, r6, #1
  403542:	f838 0016 	ldrh.w	r0, [r8, r6, lsl #1]
  403546:	4b33      	ldr	r3, [pc, #204]	; (403614 <dir_find+0x19c>)
  403548:	4798      	blx	r3
  40354a:	4583      	cmp	fp, r0
  40354c:	d157      	bne.n	4035fe <dir_find+0x186>
  40354e:	462e      	mov	r6, r5
	} while (++s < 13);				/* Repeat until all chars in the entry are checked */
  403550:	45d1      	cmp	r9, sl
  403552:	d013      	beq.n	40357c <dir_find+0x104>
		uc = LD_WORD(dir+LfnOfs[s]);	/* Pick an LFN character from the entry */
  403554:	f819 2b01 	ldrb.w	r2, [r9], #1
  403558:	18a3      	adds	r3, r4, r2
  40355a:	7859      	ldrb	r1, [r3, #1]
  40355c:	5ca3      	ldrb	r3, [r4, r2]
  40355e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
		if (wc) {	/* Last char has not been processed */
  403562:	2800      	cmp	r0, #0
  403564:	d1e6      	bne.n	403534 <dir_find+0xbc>
			if (uc != 0xFFFF) return 0;	/* Check filler */
  403566:	f64f 72ff 	movw	r2, #65535	; 0xffff
  40356a:	4293      	cmp	r3, r2
  40356c:	d0f0      	beq.n	403550 <dir_find+0xd8>
  40356e:	f8dd b004 	ldr.w	fp, [sp, #4]
  403572:	9d02      	ldr	r5, [sp, #8]
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  403574:	46da      	mov	sl, fp
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  403576:	f04f 09ff 	mov.w	r9, #255	; 0xff
  40357a:	e01a      	b.n	4035b2 <dir_find+0x13a>
  40357c:	f8dd b004 	ldr.w	fp, [sp, #4]
  403580:	4632      	mov	r2, r6
  403582:	9e03      	ldr	r6, [sp, #12]
  403584:	9d02      	ldr	r5, [sp, #8]
	if ((dir[LDIR_Ord] & LLE) && wc && lfnbuf[i])	/* Last segment matched but different length */
  403586:	7823      	ldrb	r3, [r4, #0]
  403588:	f013 0f40 	tst.w	r3, #64	; 0x40
  40358c:	d004      	beq.n	403598 <dir_find+0x120>
  40358e:	b118      	cbz	r0, 403598 <dir_find+0x120>
  403590:	f838 3012 	ldrh.w	r3, [r8, r2, lsl #1]
  403594:	2b00      	cmp	r3, #0
  403596:	d1ed      	bne.n	403574 <dir_find+0xfc>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  403598:	3e01      	subs	r6, #1
  40359a:	fa5f f986 	uxtb.w	r9, r6
  40359e:	46da      	mov	sl, fp
  4035a0:	e007      	b.n	4035b2 <dir_find+0x13a>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  4035a2:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4035a6:	e004      	b.n	4035b2 <dir_find+0x13a>
			ord = 0xFF;
  4035a8:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4035ac:	e001      	b.n	4035b2 <dir_find+0x13a>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  4035ae:	f04f 09ff 	mov.w	r9, #255	; 0xff
		res = dir_next(dj, 0);		/* Next entry */
  4035b2:	2100      	movs	r1, #0
  4035b4:	4628      	mov	r0, r5
  4035b6:	4b18      	ldr	r3, [pc, #96]	; (403618 <dir_find+0x1a0>)
  4035b8:	4798      	blx	r3
	} while (res == FR_OK);
  4035ba:	4680      	mov	r8, r0
  4035bc:	2800      	cmp	r0, #0
  4035be:	d186      	bne.n	4034ce <dir_find+0x56>
		res = move_window(dj->fs, dj->sect);
  4035c0:	6929      	ldr	r1, [r5, #16]
  4035c2:	6828      	ldr	r0, [r5, #0]
  4035c4:	47b8      	blx	r7
		if (res != FR_OK) break;
  4035c6:	4680      	mov	r8, r0
  4035c8:	2800      	cmp	r0, #0
  4035ca:	d180      	bne.n	4034ce <dir_find+0x56>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
  4035cc:	696c      	ldr	r4, [r5, #20]
		c = dir[DIR_Name];
  4035ce:	7826      	ldrb	r6, [r4, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  4035d0:	b176      	cbz	r6, 4035f0 <dir_find+0x178>
		a = dir[DIR_Attr] & AM_MASK;
  4035d2:	7ae3      	ldrb	r3, [r4, #11]
  4035d4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
		if (c == DDE || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
  4035d8:	2ee5      	cmp	r6, #229	; 0xe5
  4035da:	d0e5      	beq.n	4035a8 <dir_find+0x130>
  4035dc:	f013 0f08 	tst.w	r3, #8
  4035e0:	f43f af59 	beq.w	403496 <dir_find+0x1e>
  4035e4:	2a0f      	cmp	r2, #15
  4035e6:	f43f af56 	beq.w	403496 <dir_find+0x1e>
			ord = 0xFF;
  4035ea:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4035ee:	e7e0      	b.n	4035b2 <dir_find+0x13a>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  4035f0:	f04f 0804 	mov.w	r8, #4
  4035f4:	e76b      	b.n	4034ce <dir_find+0x56>
  4035f6:	f8dd b004 	ldr.w	fp, [sp, #4]
  4035fa:	9d02      	ldr	r5, [sp, #8]
  4035fc:	e7ba      	b.n	403574 <dir_find+0xfc>
  4035fe:	f8dd b004 	ldr.w	fp, [sp, #4]
  403602:	9d02      	ldr	r5, [sp, #8]
  403604:	e7b6      	b.n	403574 <dir_find+0xfc>
  403606:	bf00      	nop
  403608:	0040302d 	.word	0x0040302d
  40360c:	00402eb5 	.word	0x00402eb5
  403610:	00402a63 	.word	0x00402a63
  403614:	00404301 	.word	0x00404301
  403618:	00403341 	.word	0x00403341
  40361c:	0040ce10 	.word	0x0040ce10

00403620 <dir_register>:
{
  403620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403624:	b089      	sub	sp, #36	; 0x24
  403626:	4604      	mov	r4, r0
	fn = dj->fn; lfn = dj->lfn;
  403628:	6985      	ldr	r5, [r0, #24]
  40362a:	f8d0 b01c 	ldr.w	fp, [r0, #28]
	mem_cpy(sn, fn, 12);
  40362e:	220c      	movs	r2, #12
  403630:	4629      	mov	r1, r5
  403632:	a805      	add	r0, sp, #20
  403634:	4ba8      	ldr	r3, [pc, #672]	; (4038d8 <dir_register+0x2b8>)
  403636:	4798      	blx	r3
	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
  403638:	f89d 301f 	ldrb.w	r3, [sp, #31]
  40363c:	f013 0f01 	tst.w	r3, #1
  403640:	d079      	beq.n	403736 <dir_register+0x116>
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
  403642:	2300      	movs	r3, #0
  403644:	72eb      	strb	r3, [r5, #11]
  403646:	61e3      	str	r3, [r4, #28]
	mem_cpy(dst, src, 11);
  403648:	220b      	movs	r2, #11
  40364a:	a905      	add	r1, sp, #20
  40364c:	4628      	mov	r0, r5
  40364e:	4ba2      	ldr	r3, [pc, #648]	; (4038d8 <dir_register+0x2b8>)
  403650:	4798      	blx	r3
		for (n = 1; n < 100; n++) {
  403652:	2701      	movs	r7, #1
  403654:	463b      	mov	r3, r7
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  403656:	f04f 0820 	mov.w	r8, #32
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  40365a:	f8df 929c 	ldr.w	r9, [pc, #668]	; 4038f8 <dir_register+0x2d8>
	mem_cpy(dst, src, 11);
  40365e:	f8df a278 	ldr.w	sl, [pc, #632]	; 4038d8 <dir_register+0x2b8>
  403662:	e032      	b.n	4036ca <dir_register+0xaa>
		for (n = 1; n < 100; n++) {
  403664:	463b      	mov	r3, r7
  403666:	e030      	b.n	4036ca <dir_register+0xaa>
	for (j = 0; j < i && dst[j] != ' '; j++) {
  403668:	4613      	mov	r3, r2
  40366a:	e002      	b.n	403672 <dir_register+0x52>
  40366c:	2300      	movs	r3, #0
  40366e:	e000      	b.n	403672 <dir_register+0x52>
  403670:	4613      	mov	r3, r2
  403672:	442b      	add	r3, r5
  403674:	e005      	b.n	403682 <dir_register+0x62>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  403676:	4641      	mov	r1, r8
  403678:	f803 1b01 	strb.w	r1, [r3], #1
	} while (j < 8);
  40367c:	1b59      	subs	r1, r3, r5
  40367e:	2907      	cmp	r1, #7
  403680:	d807      	bhi.n	403692 <dir_register+0x72>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  403682:	2a07      	cmp	r2, #7
  403684:	d8f7      	bhi.n	403676 <dir_register+0x56>
  403686:	a908      	add	r1, sp, #32
  403688:	4411      	add	r1, r2
  40368a:	f811 1c14 	ldrb.w	r1, [r1, #-20]
  40368e:	3201      	adds	r2, #1
  403690:	e7f2      	b.n	403678 <dir_register+0x58>
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  403692:	4620      	mov	r0, r4
  403694:	47c8      	blx	r9
			if (res != FR_OK) break;
  403696:	4606      	mov	r6, r0
  403698:	2800      	cmp	r0, #0
  40369a:	d13e      	bne.n	40371a <dir_register+0xfa>
		for (n = 1; n < 100; n++) {
  40369c:	3701      	adds	r7, #1
  40369e:	b2bf      	uxth	r7, r7
  4036a0:	2f64      	cmp	r7, #100	; 0x64
  4036a2:	d038      	beq.n	403716 <dir_register+0xf6>
	mem_cpy(dst, src, 11);
  4036a4:	220b      	movs	r2, #11
  4036a6:	a905      	add	r1, sp, #20
  4036a8:	4628      	mov	r0, r5
  4036aa:	47d0      	blx	sl
	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
  4036ac:	2f05      	cmp	r7, #5
  4036ae:	d9d9      	bls.n	403664 <dir_register+0x44>
  4036b0:	463b      	mov	r3, r7
  4036b2:	4659      	mov	r1, fp
		do seq = (seq >> 1) + (seq << 15) + (WORD)*lfn++; while (*lfn);
  4036b4:	03da      	lsls	r2, r3, #15
  4036b6:	ea42 0353 	orr.w	r3, r2, r3, lsr #1
  4036ba:	f831 2b02 	ldrh.w	r2, [r1], #2
  4036be:	fa12 f383 	uxtah	r3, r2, r3
  4036c2:	b29b      	uxth	r3, r3
  4036c4:	880a      	ldrh	r2, [r1, #0]
  4036c6:	2a00      	cmp	r2, #0
  4036c8:	d1f4      	bne.n	4036b4 <dir_register+0x94>
  4036ca:	f10d 0613 	add.w	r6, sp, #19
		for (n = 1; n < 100; n++) {
  4036ce:	2207      	movs	r2, #7
		c = (seq % 16) + '0';
  4036d0:	f003 000f 	and.w	r0, r3, #15
  4036d4:	f100 0130 	add.w	r1, r0, #48	; 0x30
		if (c > '9') c += 7;
  4036d8:	2939      	cmp	r1, #57	; 0x39
  4036da:	bf88      	it	hi
  4036dc:	f100 0137 	addhi.w	r1, r0, #55	; 0x37
		ns[i--] = c;
  4036e0:	3a01      	subs	r2, #1
  4036e2:	f806 1901 	strb.w	r1, [r6], #-1
		seq /= 16;
  4036e6:	f3c3 130f 	ubfx	r3, r3, #4, #16
	} while (seq);
  4036ea:	2b00      	cmp	r3, #0
  4036ec:	d1f0      	bne.n	4036d0 <dir_register+0xb0>
	ns[i] = '~';
  4036ee:	217e      	movs	r1, #126	; 0x7e
  4036f0:	ab08      	add	r3, sp, #32
  4036f2:	4413      	add	r3, r2
  4036f4:	f803 1c14 	strb.w	r1, [r3, #-20]
	for (j = 0; j < i && dst[j] != ' '; j++) {
  4036f8:	2a00      	cmp	r2, #0
  4036fa:	d0b5      	beq.n	403668 <dir_register+0x48>
  4036fc:	782b      	ldrb	r3, [r5, #0]
  4036fe:	2b20      	cmp	r3, #32
  403700:	d0b4      	beq.n	40366c <dir_register+0x4c>
  403702:	4629      	mov	r1, r5
  403704:	2300      	movs	r3, #0
  403706:	3301      	adds	r3, #1
  403708:	429a      	cmp	r2, r3
  40370a:	d0b1      	beq.n	403670 <dir_register+0x50>
  40370c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  403710:	2820      	cmp	r0, #32
  403712:	d1f8      	bne.n	403706 <dir_register+0xe6>
  403714:	e7ad      	b.n	403672 <dir_register+0x52>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  403716:	2607      	movs	r6, #7
  403718:	e004      	b.n	403724 <dir_register+0x104>
  40371a:	2f64      	cmp	r7, #100	; 0x64
  40371c:	f000 80ac 	beq.w	403878 <dir_register+0x258>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
  403720:	2804      	cmp	r0, #4
  403722:	d003      	beq.n	40372c <dir_register+0x10c>
}
  403724:	4630      	mov	r0, r6
  403726:	b009      	add	sp, #36	; 0x24
  403728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		fn[NS] = sn[NS]; dj->lfn = lfn;
  40372c:	f89d 301f 	ldrb.w	r3, [sp, #31]
  403730:	72eb      	strb	r3, [r5, #11]
  403732:	f8c4 b01c 	str.w	fp, [r4, #28]
	if (sn[NS] & NS_LFN) {			/* When LFN is to be created, reserve an SFN + LFN entries. */
  403736:	f89d 301f 	ldrb.w	r3, [sp, #31]
  40373a:	f013 0f02 	tst.w	r3, #2
  40373e:	d014      	beq.n	40376a <dir_register+0x14a>
		for (ne = 0; lfn[ne]; ne++) ;
  403740:	f8bb 3000 	ldrh.w	r3, [fp]
  403744:	b17b      	cbz	r3, 403766 <dir_register+0x146>
  403746:	2300      	movs	r3, #0
  403748:	3301      	adds	r3, #1
  40374a:	b29b      	uxth	r3, r3
  40374c:	f83b 2013 	ldrh.w	r2, [fp, r3, lsl #1]
  403750:	2a00      	cmp	r2, #0
  403752:	d1f9      	bne.n	403748 <dir_register+0x128>
		ne = (ne + 25) / 13;
  403754:	3319      	adds	r3, #25
  403756:	4f61      	ldr	r7, [pc, #388]	; (4038dc <dir_register+0x2bc>)
  403758:	fb87 2703 	smull	r2, r7, r7, r3
  40375c:	17db      	asrs	r3, r3, #31
  40375e:	ebc3 07a7 	rsb	r7, r3, r7, asr #2
  403762:	b2bf      	uxth	r7, r7
  403764:	e002      	b.n	40376c <dir_register+0x14c>
		for (ne = 0; lfn[ne]; ne++) ;
  403766:	2300      	movs	r3, #0
  403768:	e7f4      	b.n	403754 <dir_register+0x134>
		ne = 1;
  40376a:	2701      	movs	r7, #1
	res = dir_sdi(dj, 0);
  40376c:	2100      	movs	r1, #0
  40376e:	4620      	mov	r0, r4
  403770:	4b5b      	ldr	r3, [pc, #364]	; (4038e0 <dir_register+0x2c0>)
  403772:	4798      	blx	r3
	if (res != FR_OK) return res;
  403774:	4606      	mov	r6, r0
  403776:	2800      	cmp	r0, #0
  403778:	d1d4      	bne.n	403724 <dir_register+0x104>
  40377a:	f04f 0a00 	mov.w	sl, #0
  40377e:	4655      	mov	r5, sl
		res = move_window(dj->fs, dj->sect);
  403780:	f8df 8164 	ldr.w	r8, [pc, #356]	; 4038e8 <dir_register+0x2c8>
			n = 0;					/* Not a blank entry. Restart to search */
  403784:	46d3      	mov	fp, sl
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  403786:	f8df 915c 	ldr.w	r9, [pc, #348]	; 4038e4 <dir_register+0x2c4>
  40378a:	e00a      	b.n	4037a2 <dir_register+0x182>
			if (++n == ne) break;	/* A contiguous entry that required count is found */
  40378c:	1c6b      	adds	r3, r5, #1
  40378e:	b29b      	uxth	r3, r3
  403790:	429f      	cmp	r7, r3
  403792:	d073      	beq.n	40387c <dir_register+0x25c>
  403794:	461d      	mov	r5, r3
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  403796:	2101      	movs	r1, #1
  403798:	4620      	mov	r0, r4
  40379a:	47c8      	blx	r9
	} while (res == FR_OK);
  40379c:	4606      	mov	r6, r0
  40379e:	2800      	cmp	r0, #0
  4037a0:	d1c0      	bne.n	403724 <dir_register+0x104>
		res = move_window(dj->fs, dj->sect);
  4037a2:	6921      	ldr	r1, [r4, #16]
  4037a4:	6820      	ldr	r0, [r4, #0]
  4037a6:	47c0      	blx	r8
		if (res != FR_OK) break;
  4037a8:	4606      	mov	r6, r0
  4037aa:	2800      	cmp	r0, #0
  4037ac:	d1ba      	bne.n	403724 <dir_register+0x104>
		c = *dj->dir;				/* Check the entry status */
  4037ae:	6963      	ldr	r3, [r4, #20]
  4037b0:	781b      	ldrb	r3, [r3, #0]
		if (c == DDE || c == 0) {	/* Is it a blank entry? */
  4037b2:	2be5      	cmp	r3, #229	; 0xe5
  4037b4:	d000      	beq.n	4037b8 <dir_register+0x198>
  4037b6:	b923      	cbnz	r3, 4037c2 <dir_register+0x1a2>
			if (n == 0) is = dj->index;	/* First index of the contiguous entry */
  4037b8:	2d00      	cmp	r5, #0
  4037ba:	d1e7      	bne.n	40378c <dir_register+0x16c>
  4037bc:	f8b4 a006 	ldrh.w	sl, [r4, #6]
  4037c0:	e7e4      	b.n	40378c <dir_register+0x16c>
			n = 0;					/* Not a blank entry. Restart to search */
  4037c2:	465d      	mov	r5, fp
  4037c4:	e7e7      	b.n	403796 <dir_register+0x176>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  4037c6:	4671      	mov	r1, lr
  4037c8:	e070      	b.n	4038ac <dir_register+0x28c>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLE;	/* Bottom LFN part is the start of LFN sequence */
  4037ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
  4037ce:	4293      	cmp	r3, r2
  4037d0:	d002      	beq.n	4037d8 <dir_register+0x1b8>
  4037d2:	f839 3011 	ldrh.w	r3, [r9, r1, lsl #1]
  4037d6:	b90b      	cbnz	r3, 4037dc <dir_register+0x1bc>
  4037d8:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
  4037dc:	f880 b000 	strb.w	fp, [r0]
				dj->fs->wflag = 1;
  4037e0:	6823      	ldr	r3, [r4, #0]
  4037e2:	2201      	movs	r2, #1
  4037e4:	711a      	strb	r2, [r3, #4]
				res = dir_next(dj, 0);	/* Next entry */
  4037e6:	4639      	mov	r1, r7
  4037e8:	4620      	mov	r0, r4
  4037ea:	4b3e      	ldr	r3, [pc, #248]	; (4038e4 <dir_register+0x2c4>)
  4037ec:	4798      	blx	r3
			} while (res == FR_OK && --ne);
  4037ee:	4606      	mov	r6, r0
  4037f0:	2800      	cmp	r0, #0
  4037f2:	d197      	bne.n	403724 <dir_register+0x104>
  4037f4:	3d01      	subs	r5, #1
  4037f6:	b2ad      	uxth	r5, r5
  4037f8:	b315      	cbz	r5, 403840 <dir_register+0x220>
				res = move_window(dj->fs, dj->sect);
  4037fa:	6921      	ldr	r1, [r4, #16]
  4037fc:	6820      	ldr	r0, [r4, #0]
  4037fe:	4b3a      	ldr	r3, [pc, #232]	; (4038e8 <dir_register+0x2c8>)
  403800:	4798      	blx	r3
				if (res != FR_OK) break;
  403802:	4606      	mov	r6, r0
  403804:	2800      	cmp	r0, #0
  403806:	d18d      	bne.n	403724 <dir_register+0x104>
				fit_lfn(dj->lfn, dj->dir, (BYTE)ne, sum);
  403808:	f8d4 901c 	ldr.w	r9, [r4, #28]
  40380c:	6960      	ldr	r0, [r4, #20]
  40380e:	fa5f fb85 	uxtb.w	fp, r5
	dir[LDIR_Chksum] = sum;			/* Set check sum */
  403812:	f89d 3000 	ldrb.w	r3, [sp]
  403816:	7343      	strb	r3, [r0, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
  403818:	230f      	movs	r3, #15
  40381a:	72c3      	strb	r3, [r0, #11]
	dir[LDIR_Type] = 0;
  40381c:	7307      	strb	r7, [r0, #12]
	ST_WORD(dir+LDIR_FstClusLO, 0);
  40381e:	7687      	strb	r7, [r0, #26]
  403820:	76c7      	strb	r7, [r0, #27]
	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
  403822:	f10b 31ff 	add.w	r1, fp, #4294967295
  403826:	eb01 0341 	add.w	r3, r1, r1, lsl #1
  40382a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  40382e:	4a2f      	ldr	r2, [pc, #188]	; (4038ec <dir_register+0x2cc>)
  403830:	f102 080d 	add.w	r8, r2, #13
	s = wc = 0;
  403834:	9b01      	ldr	r3, [sp, #4]
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  403836:	f64f 76ff 	movw	r6, #65535	; 0xffff
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  40383a:	f04f 0aff 	mov.w	sl, #255	; 0xff
  40383e:	e038      	b.n	4038b2 <dir_register+0x292>
		res = move_window(dj->fs, dj->sect);
  403840:	6921      	ldr	r1, [r4, #16]
  403842:	6820      	ldr	r0, [r4, #0]
  403844:	4b28      	ldr	r3, [pc, #160]	; (4038e8 <dir_register+0x2c8>)
  403846:	4798      	blx	r3
		if (res == FR_OK) {
  403848:	4606      	mov	r6, r0
  40384a:	2800      	cmp	r0, #0
  40384c:	f47f af6a 	bne.w	403724 <dir_register+0x104>
			dir = dj->dir;
  403850:	6965      	ldr	r5, [r4, #20]
			mem_set(dir, 0, SZ_DIR);	/* Clean the entry */
  403852:	2220      	movs	r2, #32
  403854:	2100      	movs	r1, #0
  403856:	4628      	mov	r0, r5
  403858:	4b25      	ldr	r3, [pc, #148]	; (4038f0 <dir_register+0x2d0>)
  40385a:	4798      	blx	r3
			mem_cpy(dir, dj->fn, 11);	/* Put SFN */
  40385c:	220b      	movs	r2, #11
  40385e:	69a1      	ldr	r1, [r4, #24]
  403860:	4628      	mov	r0, r5
  403862:	4b1d      	ldr	r3, [pc, #116]	; (4038d8 <dir_register+0x2b8>)
  403864:	4798      	blx	r3
			dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
  403866:	69a3      	ldr	r3, [r4, #24]
  403868:	7adb      	ldrb	r3, [r3, #11]
  40386a:	f003 0318 	and.w	r3, r3, #24
  40386e:	732b      	strb	r3, [r5, #12]
			dj->fs->wflag = 1;
  403870:	6823      	ldr	r3, [r4, #0]
  403872:	2201      	movs	r2, #1
  403874:	711a      	strb	r2, [r3, #4]
  403876:	e755      	b.n	403724 <dir_register+0x104>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  403878:	2607      	movs	r6, #7
  40387a:	e753      	b.n	403724 <dir_register+0x104>
	if (res == FR_OK && ne > 1) {	/* Initialize LFN entry if needed */
  40387c:	2b01      	cmp	r3, #1
  40387e:	d9df      	bls.n	403840 <dir_register+0x220>
		res = dir_sdi(dj, is);
  403880:	4651      	mov	r1, sl
  403882:	4620      	mov	r0, r4
  403884:	4b16      	ldr	r3, [pc, #88]	; (4038e0 <dir_register+0x2c0>)
  403886:	4798      	blx	r3
		if (res == FR_OK) {
  403888:	4606      	mov	r6, r0
  40388a:	2800      	cmp	r0, #0
  40388c:	f47f af4a 	bne.w	403724 <dir_register+0x104>
			sum = sum_sfn(dj->fn);	/* Sum of the SFN tied to the LFN */
  403890:	69a0      	ldr	r0, [r4, #24]
  403892:	4b18      	ldr	r3, [pc, #96]	; (4038f4 <dir_register+0x2d4>)
  403894:	4798      	blx	r3
  403896:	9000      	str	r0, [sp, #0]
	dir[LDIR_Type] = 0;
  403898:	2700      	movs	r7, #0
	s = wc = 0;
  40389a:	9701      	str	r7, [sp, #4]
  40389c:	e7ad      	b.n	4037fa <dir_register+0x1da>
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  40389e:	f892 e000 	ldrb.w	lr, [r2]
  4038a2:	f800 a00e 	strb.w	sl, [r0, lr]
  4038a6:	4486      	add	lr, r0
  4038a8:	f88e a001 	strb.w	sl, [lr, #1]
  4038ac:	3201      	adds	r2, #1
	} while (++s < 13);
  4038ae:	4542      	cmp	r2, r8
  4038b0:	d08b      	beq.n	4037ca <dir_register+0x1aa>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  4038b2:	42b3      	cmp	r3, r6
  4038b4:	d0f3      	beq.n	40389e <dir_register+0x27e>
  4038b6:	f101 0e01 	add.w	lr, r1, #1
  4038ba:	f839 3011 	ldrh.w	r3, [r9, r1, lsl #1]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  4038be:	7811      	ldrb	r1, [r2, #0]
  4038c0:	5443      	strb	r3, [r0, r1]
  4038c2:	4401      	add	r1, r0
  4038c4:	ea4f 2c13 	mov.w	ip, r3, lsr #8
  4038c8:	f881 c001 	strb.w	ip, [r1, #1]
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  4038cc:	2b00      	cmp	r3, #0
  4038ce:	f47f af7a 	bne.w	4037c6 <dir_register+0x1a6>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  4038d2:	4671      	mov	r1, lr
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  4038d4:	4633      	mov	r3, r6
  4038d6:	e7e9      	b.n	4038ac <dir_register+0x28c>
  4038d8:	00402a29 	.word	0x00402a29
  4038dc:	4ec4ec4f 	.word	0x4ec4ec4f
  4038e0:	0040302d 	.word	0x0040302d
  4038e4:	00403341 	.word	0x00403341
  4038e8:	00402eb5 	.word	0x00402eb5
  4038ec:	0040ce10 	.word	0x0040ce10
  4038f0:	00402a3d 	.word	0x00402a3d
  4038f4:	00402a63 	.word	0x00402a63
  4038f8:	00403479 	.word	0x00403479

004038fc <sync>:
{
  4038fc:	b570      	push	{r4, r5, r6, lr}
  4038fe:	4604      	mov	r4, r0
	res = move_window(fs, 0);
  403900:	2100      	movs	r1, #0
  403902:	4b2d      	ldr	r3, [pc, #180]	; (4039b8 <sync+0xbc>)
  403904:	4798      	blx	r3
	if (res == FR_OK) {
  403906:	4603      	mov	r3, r0
  403908:	b950      	cbnz	r0, 403920 <sync+0x24>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
  40390a:	7823      	ldrb	r3, [r4, #0]
  40390c:	2b03      	cmp	r3, #3
  40390e:	d009      	beq.n	403924 <sync+0x28>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
  403910:	2200      	movs	r2, #0
  403912:	4611      	mov	r1, r2
  403914:	7860      	ldrb	r0, [r4, #1]
  403916:	4b29      	ldr	r3, [pc, #164]	; (4039bc <sync+0xc0>)
  403918:	4798      	blx	r3
	res = move_window(fs, 0);
  40391a:	1c03      	adds	r3, r0, #0
  40391c:	bf18      	it	ne
  40391e:	2301      	movne	r3, #1
}
  403920:	4618      	mov	r0, r3
  403922:	bd70      	pop	{r4, r5, r6, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
  403924:	7963      	ldrb	r3, [r4, #5]
  403926:	2b00      	cmp	r3, #0
  403928:	d0f2      	beq.n	403910 <sync+0x14>
			fs->winsect = 0;
  40392a:	2600      	movs	r6, #0
  40392c:	62e6      	str	r6, [r4, #44]	; 0x2c
			mem_set(fs->win, 0, 512);
  40392e:	f104 0530 	add.w	r5, r4, #48	; 0x30
  403932:	f44f 7200 	mov.w	r2, #512	; 0x200
  403936:	4631      	mov	r1, r6
  403938:	4628      	mov	r0, r5
  40393a:	4b21      	ldr	r3, [pc, #132]	; (4039c0 <sync+0xc4>)
  40393c:	4798      	blx	r3
			ST_WORD(fs->win+BS_55AA, 0xAA55);
  40393e:	2355      	movs	r3, #85	; 0x55
  403940:	f884 322e 	strb.w	r3, [r4, #558]	; 0x22e
  403944:	23aa      	movs	r3, #170	; 0xaa
  403946:	f884 322f 	strb.w	r3, [r4, #559]	; 0x22f
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
  40394a:	2352      	movs	r3, #82	; 0x52
  40394c:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  403950:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
  403954:	2361      	movs	r3, #97	; 0x61
  403956:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
  40395a:	2241      	movs	r2, #65	; 0x41
  40395c:	f884 2033 	strb.w	r2, [r4, #51]	; 0x33
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
  403960:	2172      	movs	r1, #114	; 0x72
  403962:	f884 1214 	strb.w	r1, [r4, #532]	; 0x214
  403966:	f884 1215 	strb.w	r1, [r4, #533]	; 0x215
  40396a:	f884 2216 	strb.w	r2, [r4, #534]	; 0x216
  40396e:	f884 3217 	strb.w	r3, [r4, #535]	; 0x217
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
  403972:	6923      	ldr	r3, [r4, #16]
  403974:	f884 3218 	strb.w	r3, [r4, #536]	; 0x218
  403978:	f3c3 2207 	ubfx	r2, r3, #8, #8
  40397c:	f884 2219 	strb.w	r2, [r4, #537]	; 0x219
  403980:	0c1a      	lsrs	r2, r3, #16
  403982:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
  403986:	0e1b      	lsrs	r3, r3, #24
  403988:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
  40398c:	68e3      	ldr	r3, [r4, #12]
  40398e:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
  403992:	f3c3 2207 	ubfx	r2, r3, #8, #8
  403996:	f884 221d 	strb.w	r2, [r4, #541]	; 0x21d
  40399a:	0c1a      	lsrs	r2, r3, #16
  40399c:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
  4039a0:	0e1b      	lsrs	r3, r3, #24
  4039a2:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
  4039a6:	2301      	movs	r3, #1
  4039a8:	6962      	ldr	r2, [r4, #20]
  4039aa:	4629      	mov	r1, r5
  4039ac:	7860      	ldrb	r0, [r4, #1]
  4039ae:	4d05      	ldr	r5, [pc, #20]	; (4039c4 <sync+0xc8>)
  4039b0:	47a8      	blx	r5
			fs->fsi_flag = 0;
  4039b2:	7166      	strb	r6, [r4, #5]
  4039b4:	e7ac      	b.n	403910 <sync+0x14>
  4039b6:	bf00      	nop
  4039b8:	00402eb5 	.word	0x00402eb5
  4039bc:	00402961 	.word	0x00402961
  4039c0:	00402a3d 	.word	0x00402a3d
  4039c4:	004028f1 	.word	0x004028f1

004039c8 <follow_path>:
{
  4039c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039cc:	b083      	sub	sp, #12
  4039ce:	4682      	mov	sl, r0
  4039d0:	460d      	mov	r5, r1
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
  4039d2:	780b      	ldrb	r3, [r1, #0]
  4039d4:	2b2f      	cmp	r3, #47	; 0x2f
  4039d6:	d00a      	beq.n	4039ee <follow_path+0x26>
  4039d8:	2b5c      	cmp	r3, #92	; 0x5c
  4039da:	d008      	beq.n	4039ee <follow_path+0x26>
	dj->sclust = 0;						/* Start from the root dir */
  4039dc:	2300      	movs	r3, #0
  4039de:	f8ca 3008 	str.w	r3, [sl, #8]
	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
  4039e2:	782b      	ldrb	r3, [r5, #0]
  4039e4:	2b1f      	cmp	r3, #31
  4039e6:	d904      	bls.n	4039f2 <follow_path+0x2a>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  4039e8:	f8df b2fc 	ldr.w	fp, [pc, #764]	; 403ce8 <follow_path+0x320>
  4039ec:	e130      	b.n	403c50 <follow_path+0x288>
		path++;
  4039ee:	3501      	adds	r5, #1
  4039f0:	e7f4      	b.n	4039dc <follow_path+0x14>
		res = dir_sdi(dj, 0);
  4039f2:	2100      	movs	r1, #0
  4039f4:	4650      	mov	r0, sl
  4039f6:	4bb6      	ldr	r3, [pc, #728]	; (403cd0 <follow_path+0x308>)
  4039f8:	4798      	blx	r3
  4039fa:	4603      	mov	r3, r0
		dj->dir = 0;
  4039fc:	2200      	movs	r2, #0
  4039fe:	f8ca 2014 	str.w	r2, [sl, #20]
  403a02:	e15a      	b.n	403cba <follow_path+0x2f2>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
  403a04:	2b00      	cmp	r3, #0
  403a06:	f040 8152 	bne.w	403cae <follow_path+0x2e6>
		lfn[di++] = w;					/* Store the Unicode char */
  403a0a:	f827 2f02 	strh.w	r2, [r7, #2]!
		w = p[si++];					/* Get a character */
  403a0e:	1c63      	adds	r3, r4, #1
  403a10:	f816 0f01 	ldrb.w	r0, [r6, #1]!
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  403a14:	282f      	cmp	r0, #47	; 0x2f
  403a16:	bf18      	it	ne
  403a18:	281f      	cmpne	r0, #31
  403a1a:	d91b      	bls.n	403a54 <follow_path+0x8c>
  403a1c:	285c      	cmp	r0, #92	; 0x5c
  403a1e:	d019      	beq.n	403a54 <follow_path+0x8c>
		if (di >= _MAX_LFN)				/* Reject too long name */
  403a20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  403a24:	f000 8143 	beq.w	403cae <follow_path+0x2e6>
		w = p[si++];					/* Get a character */
  403a28:	461c      	mov	r4, r3
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  403a2a:	4641      	mov	r1, r8
  403a2c:	47d8      	blx	fp
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
  403a2e:	4602      	mov	r2, r0
  403a30:	2800      	cmp	r0, #0
  403a32:	f000 813c 	beq.w	403cae <follow_path+0x2e6>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
  403a36:	287f      	cmp	r0, #127	; 0x7f
  403a38:	d8e7      	bhi.n	403a0a <follow_path+0x42>
	while (*str && *str != chr) str++;
  403a3a:	2822      	cmp	r0, #34	; 0x22
  403a3c:	f000 813c 	beq.w	403cb8 <follow_path+0x2f0>
  403a40:	232a      	movs	r3, #42	; 0x2a
  403a42:	49a4      	ldr	r1, [pc, #656]	; (403cd4 <follow_path+0x30c>)
  403a44:	b298      	uxth	r0, r3
  403a46:	4290      	cmp	r0, r2
  403a48:	d0dc      	beq.n	403a04 <follow_path+0x3c>
  403a4a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  403a4e:	2b00      	cmp	r3, #0
  403a50:	d1f8      	bne.n	403a44 <follow_path+0x7c>
  403a52:	e7da      	b.n	403a0a <follow_path+0x42>
	*path = &p[si];						/* Return pointer to the next segment */
  403a54:	441d      	add	r5, r3
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  403a56:	2820      	cmp	r0, #32
  403a58:	bf34      	ite	cc
  403a5a:	2604      	movcc	r6, #4
  403a5c:	2600      	movcs	r6, #0
	while (di) {						/* Strip trailing spaces and dots */
  403a5e:	2c00      	cmp	r4, #0
  403a60:	f000 812a 	beq.w	403cb8 <follow_path+0x2f0>
		w = lfn[di-1];
  403a64:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403a68:	4423      	add	r3, r4
  403a6a:	eb09 0243 	add.w	r2, r9, r3, lsl #1
  403a6e:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
		if (w != ' ' && w != '.') break;
  403a72:	2b20      	cmp	r3, #32
  403a74:	d001      	beq.n	403a7a <follow_path+0xb2>
  403a76:	2b2e      	cmp	r3, #46	; 0x2e
  403a78:	d108      	bne.n	403a8c <follow_path+0xc4>
	while (di) {						/* Strip trailing spaces and dots */
  403a7a:	3c01      	subs	r4, #1
  403a7c:	f000 811c 	beq.w	403cb8 <follow_path+0x2f0>
		w = lfn[di-1];
  403a80:	f832 3d02 	ldrh.w	r3, [r2, #-2]!
		if (w != ' ' && w != '.') break;
  403a84:	2b20      	cmp	r3, #32
  403a86:	d0f8      	beq.n	403a7a <follow_path+0xb2>
  403a88:	2b2e      	cmp	r3, #46	; 0x2e
  403a8a:	d0f6      	beq.n	403a7a <follow_path+0xb2>
	lfn[di] = 0;						/* LFN is created */
  403a8c:	0067      	lsls	r7, r4, #1
  403a8e:	2300      	movs	r3, #0
  403a90:	f829 3014 	strh.w	r3, [r9, r4, lsl #1]
	mem_set(dj->fn, ' ', 11);
  403a94:	220b      	movs	r2, #11
  403a96:	2120      	movs	r1, #32
  403a98:	f8da 0018 	ldr.w	r0, [sl, #24]
  403a9c:	4b8e      	ldr	r3, [pc, #568]	; (403cd8 <follow_path+0x310>)
  403a9e:	4798      	blx	r3
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
  403aa0:	f8b9 3000 	ldrh.w	r3, [r9]
  403aa4:	2b20      	cmp	r3, #32
  403aa6:	d001      	beq.n	403aac <follow_path+0xe4>
  403aa8:	2b2e      	cmp	r3, #46	; 0x2e
  403aaa:	d11f      	bne.n	403aec <follow_path+0x124>
  403aac:	4649      	mov	r1, r9
  403aae:	2300      	movs	r3, #0
  403ab0:	3301      	adds	r3, #1
  403ab2:	f831 2f02 	ldrh.w	r2, [r1, #2]!
  403ab6:	2a20      	cmp	r2, #32
  403ab8:	d0fa      	beq.n	403ab0 <follow_path+0xe8>
  403aba:	2a2e      	cmp	r2, #46	; 0x2e
  403abc:	d0f8      	beq.n	403ab0 <follow_path+0xe8>
	if (si) cf |= NS_LOSS | NS_LFN;
  403abe:	b10b      	cbz	r3, 403ac4 <follow_path+0xfc>
  403ac0:	f046 0603 	orr.w	r6, r6, #3
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
  403ac4:	3f02      	subs	r7, #2
  403ac6:	eb09 0207 	add.w	r2, r9, r7
  403aca:	f839 1007 	ldrh.w	r1, [r9, r7]
  403ace:	292e      	cmp	r1, #46	; 0x2e
  403ad0:	d005      	beq.n	403ade <follow_path+0x116>
  403ad2:	3c01      	subs	r4, #1
  403ad4:	d003      	beq.n	403ade <follow_path+0x116>
  403ad6:	f832 1d02 	ldrh.w	r1, [r2, #-2]!
  403ada:	292e      	cmp	r1, #46	; 0x2e
  403adc:	d1f9      	bne.n	403ad2 <follow_path+0x10a>
		dj->fn[i++] = (BYTE)w;
  403ade:	2208      	movs	r2, #8
  403ae0:	9200      	str	r2, [sp, #0]
  403ae2:	f04f 0800 	mov.w	r8, #0
  403ae6:	f8cd 8004 	str.w	r8, [sp, #4]
  403aea:	e004      	b.n	403af6 <follow_path+0x12e>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
  403aec:	2300      	movs	r3, #0
  403aee:	e7e9      	b.n	403ac4 <follow_path+0xfc>
			cf |= NS_LOSS | NS_LFN; continue;
  403af0:	f046 0603 	orr.w	r6, r6, #3
		w = lfn[si++];					/* Get an LFN char */
  403af4:	463b      	mov	r3, r7
  403af6:	1c5f      	adds	r7, r3, #1
  403af8:	f839 0013 	ldrh.w	r0, [r9, r3, lsl #1]
		if (!w) break;					/* Break on end of the LFN */
  403afc:	2800      	cmp	r0, #0
  403afe:	d066      	beq.n	403bce <follow_path+0x206>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
  403b00:	2820      	cmp	r0, #32
  403b02:	d0f5      	beq.n	403af0 <follow_path+0x128>
  403b04:	282e      	cmp	r0, #46	; 0x2e
  403b06:	d101      	bne.n	403b0c <follow_path+0x144>
  403b08:	42a7      	cmp	r7, r4
  403b0a:	d1f1      	bne.n	403af0 <follow_path+0x128>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
  403b0c:	9b00      	ldr	r3, [sp, #0]
  403b0e:	4598      	cmp	r8, r3
  403b10:	d218      	bcs.n	403b44 <follow_path+0x17c>
  403b12:	42a7      	cmp	r7, r4
  403b14:	d016      	beq.n	403b44 <follow_path+0x17c>
		if (w >= 0x80) {				/* Non ASCII char */
  403b16:	287f      	cmp	r0, #127	; 0x7f
  403b18:	d831      	bhi.n	403b7e <follow_path+0x1b6>
	while (*str && *str != chr) str++;
  403b1a:	282b      	cmp	r0, #43	; 0x2b
  403b1c:	d03d      	beq.n	403b9a <follow_path+0x1d2>
  403b1e:	232c      	movs	r3, #44	; 0x2c
  403b20:	496e      	ldr	r1, [pc, #440]	; (403cdc <follow_path+0x314>)
  403b22:	b29a      	uxth	r2, r3
  403b24:	4282      	cmp	r2, r0
  403b26:	d043      	beq.n	403bb0 <follow_path+0x1e8>
  403b28:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  403b2c:	2b00      	cmp	r3, #0
  403b2e:	d1f8      	bne.n	403b22 <follow_path+0x15a>
				if (IsUpper(w)) {		/* ASCII large capital */
  403b30:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
  403b34:	b29b      	uxth	r3, r3
  403b36:	2b19      	cmp	r3, #25
  403b38:	d83d      	bhi.n	403bb6 <follow_path+0x1ee>
					b |= 2;
  403b3a:	9b01      	ldr	r3, [sp, #4]
  403b3c:	f043 0302 	orr.w	r3, r3, #2
  403b40:	9301      	str	r3, [sp, #4]
  403b42:	e02d      	b.n	403ba0 <follow_path+0x1d8>
			if (ni == 11) {				/* Long extension */
  403b44:	9b00      	ldr	r3, [sp, #0]
  403b46:	2b0b      	cmp	r3, #11
  403b48:	d00f      	beq.n	403b6a <follow_path+0x1a2>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
  403b4a:	42a7      	cmp	r7, r4
  403b4c:	bf18      	it	ne
  403b4e:	f046 0603 	orrne.w	r6, r6, #3
			if (si > di) break;			/* No extension */
  403b52:	42a7      	cmp	r7, r4
  403b54:	d83b      	bhi.n	403bce <follow_path+0x206>
			b <<= 2; continue;
  403b56:	9b01      	ldr	r3, [sp, #4]
  403b58:	009b      	lsls	r3, r3, #2
  403b5a:	b2db      	uxtb	r3, r3
  403b5c:	9301      	str	r3, [sp, #4]
  403b5e:	4623      	mov	r3, r4
			si = di; i = 8; ni = 11;	/* Enter extension section */
  403b60:	220b      	movs	r2, #11
  403b62:	9200      	str	r2, [sp, #0]
  403b64:	f04f 0808 	mov.w	r8, #8
  403b68:	e7c5      	b.n	403af6 <follow_path+0x12e>
				cf |= NS_LOSS | NS_LFN; break;
  403b6a:	f046 0603 	orr.w	r6, r6, #3
	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  403b6e:	f8da 3018 	ldr.w	r3, [sl, #24]
  403b72:	781a      	ldrb	r2, [r3, #0]
  403b74:	2ae5      	cmp	r2, #229	; 0xe5
  403b76:	d132      	bne.n	403bde <follow_path+0x216>
  403b78:	2205      	movs	r2, #5
  403b7a:	701a      	strb	r2, [r3, #0]
  403b7c:	e02c      	b.n	403bd8 <follow_path+0x210>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
  403b7e:	2100      	movs	r1, #0
  403b80:	47d8      	blx	fp
			if (w) w = excvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
  403b82:	4603      	mov	r3, r0
  403b84:	2800      	cmp	r0, #0
  403b86:	f000 809f 	beq.w	403cc8 <follow_path+0x300>
  403b8a:	4a55      	ldr	r2, [pc, #340]	; (403ce0 <follow_path+0x318>)
  403b8c:	4413      	add	r3, r2
  403b8e:	f813 0c80 	ldrb.w	r0, [r3, #-128]
			cf |= NS_LFN;				/* Force create LFN entry */
  403b92:	f046 0602 	orr.w	r6, r6, #2
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
  403b96:	2800      	cmp	r0, #0
  403b98:	d1bf      	bne.n	403b1a <follow_path+0x152>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
  403b9a:	f046 0603 	orr.w	r6, r6, #3
  403b9e:	205f      	movs	r0, #95	; 0x5f
		dj->fn[i++] = (BYTE)w;
  403ba0:	f8da 3018 	ldr.w	r3, [sl, #24]
  403ba4:	f803 0008 	strb.w	r0, [r3, r8]
		w = lfn[si++];					/* Get an LFN char */
  403ba8:	463b      	mov	r3, r7
		dj->fn[i++] = (BYTE)w;
  403baa:	f108 0801 	add.w	r8, r8, #1
  403bae:	e7a2      	b.n	403af6 <follow_path+0x12e>
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
  403bb0:	2b00      	cmp	r3, #0
  403bb2:	d1f2      	bne.n	403b9a <follow_path+0x1d2>
  403bb4:	e7bc      	b.n	403b30 <follow_path+0x168>
					if (IsLower(w)) {	/* ASCII small capital */
  403bb6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
  403bba:	b29b      	uxth	r3, r3
  403bbc:	2b19      	cmp	r3, #25
  403bbe:	d8ef      	bhi.n	403ba0 <follow_path+0x1d8>
						b |= 1; w -= 0x20;
  403bc0:	9b01      	ldr	r3, [sp, #4]
  403bc2:	f043 0301 	orr.w	r3, r3, #1
  403bc6:	9301      	str	r3, [sp, #4]
  403bc8:	3820      	subs	r0, #32
  403bca:	b280      	uxth	r0, r0
  403bcc:	e7e8      	b.n	403ba0 <follow_path+0x1d8>
	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  403bce:	f8da 3018 	ldr.w	r3, [sl, #24]
  403bd2:	781a      	ldrb	r2, [r3, #0]
  403bd4:	2ae5      	cmp	r2, #229	; 0xe5
  403bd6:	d0cf      	beq.n	403b78 <follow_path+0x1b0>
	if (ni == 8) b <<= 2;
  403bd8:	9b00      	ldr	r3, [sp, #0]
  403bda:	2b08      	cmp	r3, #8
  403bdc:	d052      	beq.n	403c84 <follow_path+0x2bc>
  403bde:	9a01      	ldr	r2, [sp, #4]
  403be0:	f002 030c 	and.w	r3, r2, #12
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
  403be4:	2b0c      	cmp	r3, #12
  403be6:	d054      	beq.n	403c92 <follow_path+0x2ca>
  403be8:	f002 0203 	and.w	r2, r2, #3
  403bec:	2a03      	cmp	r2, #3
  403bee:	d050      	beq.n	403c92 <follow_path+0x2ca>
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended char, NT flags are created */
  403bf0:	f016 0f02 	tst.w	r6, #2
  403bf4:	d10b      	bne.n	403c0e <follow_path+0x246>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
  403bf6:	9a01      	ldr	r2, [sp, #4]
  403bf8:	f002 0903 	and.w	r9, r2, #3
  403bfc:	f1b9 0f01 	cmp.w	r9, #1
  403c00:	bf08      	it	eq
  403c02:	f046 0610 	orreq.w	r6, r6, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
  403c06:	2b04      	cmp	r3, #4
  403c08:	bf08      	it	eq
  403c0a:	f046 0608 	orreq.w	r6, r6, #8
	dj->fn[NS] = cf;	/* SFN is created */
  403c0e:	f8da 3018 	ldr.w	r3, [sl, #24]
  403c12:	72de      	strb	r6, [r3, #11]
			res = dir_find(dj);				/* Find it */
  403c14:	4650      	mov	r0, sl
  403c16:	4b33      	ldr	r3, [pc, #204]	; (403ce4 <follow_path+0x31c>)
  403c18:	4798      	blx	r3
			ns = *(dj->fn+NS);
  403c1a:	f8da 3018 	ldr.w	r3, [sl, #24]
  403c1e:	7ada      	ldrb	r2, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
  403c20:	4603      	mov	r3, r0
  403c22:	2800      	cmp	r0, #0
  403c24:	d138      	bne.n	403c98 <follow_path+0x2d0>
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
  403c26:	f012 0f04 	tst.w	r2, #4
  403c2a:	d146      	bne.n	403cba <follow_path+0x2f2>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
  403c2c:	f8da 3014 	ldr.w	r3, [sl, #20]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
  403c30:	7ada      	ldrb	r2, [r3, #11]
  403c32:	f012 0f10 	tst.w	r2, #16
  403c36:	d038      	beq.n	403caa <follow_path+0x2e2>
			dj->sclust = LD_CLUST(dir);
  403c38:	7d59      	ldrb	r1, [r3, #21]
  403c3a:	7d1a      	ldrb	r2, [r3, #20]
  403c3c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  403c40:	7ed9      	ldrb	r1, [r3, #27]
  403c42:	7e9b      	ldrb	r3, [r3, #26]
  403c44:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  403c48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403c4c:	f8ca 3008 	str.w	r3, [sl, #8]
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
  403c50:	782b      	ldrb	r3, [r5, #0]
  403c52:	2b2f      	cmp	r3, #47	; 0x2f
  403c54:	d001      	beq.n	403c5a <follow_path+0x292>
  403c56:	2b5c      	cmp	r3, #92	; 0x5c
  403c58:	d105      	bne.n	403c66 <follow_path+0x29e>
  403c5a:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  403c5e:	2b2f      	cmp	r3, #47	; 0x2f
  403c60:	d0fb      	beq.n	403c5a <follow_path+0x292>
  403c62:	2b5c      	cmp	r3, #92	; 0x5c
  403c64:	d0f9      	beq.n	403c5a <follow_path+0x292>
	lfn = dj->lfn;
  403c66:	f8da 901c 	ldr.w	r9, [sl, #28]
		w = p[si++];					/* Get a character */
  403c6a:	7828      	ldrb	r0, [r5, #0]
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  403c6c:	282f      	cmp	r0, #47	; 0x2f
  403c6e:	bf18      	it	ne
  403c70:	281f      	cmpne	r0, #31
  403c72:	d91e      	bls.n	403cb2 <follow_path+0x2ea>
  403c74:	285c      	cmp	r0, #92	; 0x5c
  403c76:	d01c      	beq.n	403cb2 <follow_path+0x2ea>
  403c78:	f1a9 0702 	sub.w	r7, r9, #2
  403c7c:	462e      	mov	r6, r5
  403c7e:	2401      	movs	r4, #1
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  403c80:	46a0      	mov	r8, r4
  403c82:	e6d2      	b.n	403a2a <follow_path+0x62>
	if (ni == 8) b <<= 2;
  403c84:	9b01      	ldr	r3, [sp, #4]
  403c86:	ea4f 0983 	mov.w	r9, r3, lsl #2
  403c8a:	fa5f f389 	uxtb.w	r3, r9
  403c8e:	9301      	str	r3, [sp, #4]
  403c90:	e7a5      	b.n	403bde <follow_path+0x216>
		cf |= NS_LFN;
  403c92:	f046 0602 	orr.w	r6, r6, #2
  403c96:	e7ab      	b.n	403bf0 <follow_path+0x228>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occured */
  403c98:	2804      	cmp	r0, #4
  403c9a:	d10e      	bne.n	403cba <follow_path+0x2f2>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  403c9c:	f002 0204 	and.w	r2, r2, #4
  403ca0:	2a00      	cmp	r2, #0
  403ca2:	bf14      	ite	ne
  403ca4:	4603      	movne	r3, r0
  403ca6:	2305      	moveq	r3, #5
  403ca8:	e007      	b.n	403cba <follow_path+0x2f2>
				res = FR_NO_PATH; break;
  403caa:	2305      	movs	r3, #5
  403cac:	e005      	b.n	403cba <follow_path+0x2f2>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  403cae:	2306      	movs	r3, #6
	return res;
  403cb0:	e003      	b.n	403cba <follow_path+0x2f2>
	*path = &p[si];						/* Return pointer to the next segment */
  403cb2:	3501      	adds	r5, #1
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  403cb4:	281f      	cmp	r0, #31
  403cb6:	d804      	bhi.n	403cc2 <follow_path+0x2fa>
  403cb8:	2306      	movs	r3, #6
}
  403cba:	4618      	mov	r0, r3
  403cbc:	b003      	add	sp, #12
  403cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	si = di = 0;
  403cc2:	2400      	movs	r4, #0
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  403cc4:	4626      	mov	r6, r4
  403cc6:	e6ca      	b.n	403a5e <follow_path+0x96>
			cf |= NS_LFN;				/* Force create LFN entry */
  403cc8:	f046 0602 	orr.w	r6, r6, #2
  403ccc:	e765      	b.n	403b9a <follow_path+0x1d2>
  403cce:	bf00      	nop
  403cd0:	0040302d 	.word	0x0040302d
  403cd4:	0040cea1 	.word	0x0040cea1
  403cd8:	00402a3d 	.word	0x00402a3d
  403cdc:	0040cead 	.word	0x0040cead
  403ce0:	0040ce20 	.word	0x0040ce20
  403ce4:	00403479 	.word	0x00403479
  403ce8:	004042c1 	.word	0x004042c1

00403cec <f_mount>:
)
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
  403cec:	2807      	cmp	r0, #7
  403cee:	d901      	bls.n	403cf4 <f_mount+0x8>
		return FR_INVALID_DRIVE;
  403cf0:	200b      	movs	r0, #11
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */

	return FR_OK;
}
  403cf2:	4770      	bx	lr
	rfs = FatFs[vol];			/* Get current fs object */
  403cf4:	4b06      	ldr	r3, [pc, #24]	; (403d10 <f_mount+0x24>)
  403cf6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
	if (rfs) {
  403cfa:	b10b      	cbz	r3, 403d00 <f_mount+0x14>
		rfs->fs_type = 0;		/* Clear old fs object */
  403cfc:	2200      	movs	r2, #0
  403cfe:	701a      	strb	r2, [r3, #0]
	if (fs) {
  403d00:	b109      	cbz	r1, 403d06 <f_mount+0x1a>
		fs->fs_type = 0;		/* Clear new fs object */
  403d02:	2300      	movs	r3, #0
  403d04:	700b      	strb	r3, [r1, #0]
	FatFs[vol] = fs;			/* Register new fs object */
  403d06:	4b02      	ldr	r3, [pc, #8]	; (403d10 <f_mount+0x24>)
  403d08:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
	return FR_OK;
  403d0c:	2000      	movs	r0, #0
  403d0e:	4770      	bx	lr
  403d10:	20400aa0 	.word	0x20400aa0

00403d14 <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
  403d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d18:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
  403d1c:	4605      	mov	r5, r0
  403d1e:	9101      	str	r1, [sp, #4]
  403d20:	4616      	mov	r6, r2
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	fp->fs = 0;			/* Clear file object */
  403d22:	2300      	movs	r3, #0
  403d24:	6003      	str	r3, [r0, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
  403d26:	f002 071f 	and.w	r7, r2, #31
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
  403d2a:	f002 021e 	and.w	r2, r2, #30
  403d2e:	a985      	add	r1, sp, #532	; 0x214
  403d30:	a801      	add	r0, sp, #4
  403d32:	4b58      	ldr	r3, [pc, #352]	; (403e94 <f_open+0x180>)
  403d34:	4798      	blx	r3
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	INIT_BUF(dj);
  403d36:	ab82      	add	r3, sp, #520	; 0x208
  403d38:	938b      	str	r3, [sp, #556]	; 0x22c
  403d3a:	ab02      	add	r3, sp, #8
  403d3c:	938c      	str	r3, [sp, #560]	; 0x230
	if (res == FR_OK)
  403d3e:	b168      	cbz	r0, 403d5c <f_open+0x48>
  403d40:	4603      	mov	r3, r0
		res = follow_path(&dj, path);	/* Follow the file path */
	dir = dj.dir;
  403d42:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		else
			res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
	}
	/* Create or Open a file */
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  403d44:	f016 0f1c 	tst.w	r6, #28
  403d48:	d158      	bne.n	403dfc <f_open+0xe8>
				}
			}
		}
	}
	else {	/* Open an existing file */
		if (res == FR_OK) {						/* Follow succeeded */
  403d4a:	2b00      	cmp	r3, #0
  403d4c:	f040 8096 	bne.w	403e7c <f_open+0x168>
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
  403d50:	7ae3      	ldrb	r3, [r4, #11]
  403d52:	f013 0f10 	tst.w	r3, #16
  403d56:	d062      	beq.n	403e1e <f_open+0x10a>
				res = FR_NO_FILE;
  403d58:	2304      	movs	r3, #4
  403d5a:	e08f      	b.n	403e7c <f_open+0x168>
		res = follow_path(&dj, path);	/* Follow the file path */
  403d5c:	9901      	ldr	r1, [sp, #4]
  403d5e:	a885      	add	r0, sp, #532	; 0x214
  403d60:	4b4d      	ldr	r3, [pc, #308]	; (403e98 <f_open+0x184>)
  403d62:	4798      	blx	r3
  403d64:	4603      	mov	r3, r0
	dir = dj.dir;
  403d66:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		if (!dir)	/* Current dir itself */
  403d68:	b934      	cbnz	r4, 403d78 <f_open+0x64>
  403d6a:	b928      	cbnz	r0, 403d78 <f_open+0x64>
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  403d6c:	f016 0f1c 	tst.w	r6, #28
  403d70:	f040 8089 	bne.w	403e86 <f_open+0x172>
			res = FR_INVALID_NAME;
  403d74:	2306      	movs	r3, #6
  403d76:	e046      	b.n	403e06 <f_open+0xf2>
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  403d78:	f016 0f1c 	tst.w	r6, #28
  403d7c:	d0e5      	beq.n	403d4a <f_open+0x36>
		if (res != FR_OK) {					/* No file, create new */
  403d7e:	2b00      	cmp	r3, #0
  403d80:	d13c      	bne.n	403dfc <f_open+0xe8>
			if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
  403d82:	7ae3      	ldrb	r3, [r4, #11]
  403d84:	f013 0f11 	tst.w	r3, #17
  403d88:	d17f      	bne.n	403e8a <f_open+0x176>
				if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
  403d8a:	f016 0f04 	tst.w	r6, #4
  403d8e:	d17e      	bne.n	403e8e <f_open+0x17a>
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  403d90:	f017 0f08 	tst.w	r7, #8
  403d94:	d050      	beq.n	403e38 <f_open+0x124>
			dw = get_fattime();					/* Created time */
  403d96:	4b41      	ldr	r3, [pc, #260]	; (403e9c <f_open+0x188>)
  403d98:	4798      	blx	r3
			ST_DWORD(dir+DIR_CrtTime, dw);
  403d9a:	73a0      	strb	r0, [r4, #14]
  403d9c:	f3c0 2307 	ubfx	r3, r0, #8, #8
  403da0:	73e3      	strb	r3, [r4, #15]
  403da2:	0c03      	lsrs	r3, r0, #16
  403da4:	7423      	strb	r3, [r4, #16]
  403da6:	0e00      	lsrs	r0, r0, #24
  403da8:	7460      	strb	r0, [r4, #17]
			dir[DIR_Attr] = 0;					/* Reset attribute */
  403daa:	2300      	movs	r3, #0
  403dac:	72e3      	strb	r3, [r4, #11]
			ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
  403dae:	7723      	strb	r3, [r4, #28]
  403db0:	7763      	strb	r3, [r4, #29]
  403db2:	77a3      	strb	r3, [r4, #30]
  403db4:	77e3      	strb	r3, [r4, #31]
			cl = LD_CLUST(dir);					/* Get start cluster */
  403db6:	7d62      	ldrb	r2, [r4, #21]
  403db8:	7d26      	ldrb	r6, [r4, #20]
  403dba:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
  403dbe:	7ee1      	ldrb	r1, [r4, #27]
  403dc0:	7ea2      	ldrb	r2, [r4, #26]
  403dc2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
			ST_CLUST(dir, 0);					/* cluster = 0 */
  403dc6:	76a3      	strb	r3, [r4, #26]
  403dc8:	76e3      	strb	r3, [r4, #27]
  403dca:	7523      	strb	r3, [r4, #20]
  403dcc:	7563      	strb	r3, [r4, #21]
			dj.fs->wflag = 1;
  403dce:	9885      	ldr	r0, [sp, #532]	; 0x214
  403dd0:	2301      	movs	r3, #1
  403dd2:	7103      	strb	r3, [r0, #4]
			if (cl) {							/* Remove the cluster chain if exist */
  403dd4:	ea52 4606 	orrs.w	r6, r2, r6, lsl #16
  403dd8:	d02c      	beq.n	403e34 <f_open+0x120>
				dw = dj.fs->winsect;
  403dda:	f8d0 802c 	ldr.w	r8, [r0, #44]	; 0x2c
				res = remove_chain(dj.fs, cl);
  403dde:	4631      	mov	r1, r6
  403de0:	4b2f      	ldr	r3, [pc, #188]	; (403ea0 <f_open+0x18c>)
  403de2:	4798      	blx	r3
				if (res == FR_OK) {
  403de4:	4603      	mov	r3, r0
  403de6:	2800      	cmp	r0, #0
  403de8:	d148      	bne.n	403e7c <f_open+0x168>
					dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
  403dea:	9885      	ldr	r0, [sp, #532]	; 0x214
  403dec:	3e01      	subs	r6, #1
  403dee:	60c6      	str	r6, [r0, #12]
					res = move_window(dj.fs, dw);
  403df0:	4641      	mov	r1, r8
  403df2:	4b2c      	ldr	r3, [pc, #176]	; (403ea4 <f_open+0x190>)
  403df4:	4798      	blx	r3
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
					res = FR_DENIED;
			}
		}
	}
	if (res == FR_OK) {
  403df6:	4603      	mov	r3, r0
  403df8:	b1e0      	cbz	r0, 403e34 <f_open+0x120>
  403dfa:	e03f      	b.n	403e7c <f_open+0x168>
			if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
  403dfc:	2b04      	cmp	r3, #4
  403dfe:	d004      	beq.n	403e0a <f_open+0xf6>
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  403e00:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  403e04:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		}
	}
#endif
	FREE_BUF();

	if (res == FR_OK) {
  403e06:	b1db      	cbz	r3, 403e40 <f_open+0x12c>
  403e08:	e038      	b.n	403e7c <f_open+0x168>
				res = dir_register(&dj);
  403e0a:	a885      	add	r0, sp, #532	; 0x214
  403e0c:	4b26      	ldr	r3, [pc, #152]	; (403ea8 <f_open+0x194>)
  403e0e:	4798      	blx	r3
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  403e10:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  403e14:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  403e16:	4603      	mov	r3, r0
  403e18:	2800      	cmp	r0, #0
  403e1a:	d0b9      	beq.n	403d90 <f_open+0x7c>
  403e1c:	e02e      	b.n	403e7c <f_open+0x168>
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
  403e1e:	f016 0f02 	tst.w	r6, #2
  403e22:	d004      	beq.n	403e2e <f_open+0x11a>
  403e24:	f013 0f01 	tst.w	r3, #1
  403e28:	d001      	beq.n	403e2e <f_open+0x11a>
					res = FR_DENIED;
  403e2a:	2307      	movs	r3, #7
		fp->cltbl = 0;						/* Normal seek mode */
#endif
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
	}

	LEAVE_FF(dj.fs, res);
  403e2c:	e026      	b.n	403e7c <f_open+0x168>
		if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
  403e2e:	f016 0f08 	tst.w	r6, #8
  403e32:	d001      	beq.n	403e38 <f_open+0x124>
			mode |= FA__WRITTEN;
  403e34:	f047 0720 	orr.w	r7, r7, #32
		fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
  403e38:	9b85      	ldr	r3, [sp, #532]	; 0x214
  403e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403e3c:	61eb      	str	r3, [r5, #28]
		fp->dir_ptr = dir;
  403e3e:	622c      	str	r4, [r5, #32]
		fp->flag = mode;					/* File access mode */
  403e40:	71af      	strb	r7, [r5, #6]
		fp->sclust = LD_CLUST(dir);			/* File start cluster */
  403e42:	7d62      	ldrb	r2, [r4, #21]
  403e44:	7d23      	ldrb	r3, [r4, #20]
  403e46:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  403e4a:	7ee1      	ldrb	r1, [r4, #27]
  403e4c:	7ea3      	ldrb	r3, [r4, #26]
  403e4e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  403e52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403e56:	612b      	str	r3, [r5, #16]
		fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
  403e58:	7fe2      	ldrb	r2, [r4, #31]
  403e5a:	7fa3      	ldrb	r3, [r4, #30]
  403e5c:	041b      	lsls	r3, r3, #16
  403e5e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  403e62:	7f22      	ldrb	r2, [r4, #28]
  403e64:	4313      	orrs	r3, r2
  403e66:	7f62      	ldrb	r2, [r4, #29]
  403e68:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  403e6c:	60eb      	str	r3, [r5, #12]
		fp->fptr = 0;						/* File pointer */
  403e6e:	2300      	movs	r3, #0
  403e70:	60ab      	str	r3, [r5, #8]
		fp->dsect = 0;
  403e72:	61ab      	str	r3, [r5, #24]
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
  403e74:	9a85      	ldr	r2, [sp, #532]	; 0x214
  403e76:	602a      	str	r2, [r5, #0]
  403e78:	88d2      	ldrh	r2, [r2, #6]
  403e7a:	80aa      	strh	r2, [r5, #4]
}
  403e7c:	4618      	mov	r0, r3
  403e7e:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
  403e82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			res = FR_INVALID_NAME;
  403e86:	2306      	movs	r3, #6
  403e88:	e7ba      	b.n	403e00 <f_open+0xec>
				res = FR_DENIED;
  403e8a:	2307      	movs	r3, #7
  403e8c:	e7f6      	b.n	403e7c <f_open+0x168>
					res = FR_EXIST;
  403e8e:	2308      	movs	r3, #8
  403e90:	e7f4      	b.n	403e7c <f_open+0x168>
  403e92:	bf00      	nop
  403e94:	00402b45 	.word	0x00402b45
  403e98:	004039c9 	.word	0x004039c9
  403e9c:	004029d1 	.word	0x004029d1
  403ea0:	004032c5 	.word	0x004032c5
  403ea4:	00402eb5 	.word	0x00402eb5
  403ea8:	00403621 	.word	0x00403621

00403eac <f_write>:
	FIL *fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT *bw			/* Pointer to number of bytes written */
)
{
  403eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403eb0:	b083      	sub	sp, #12
  403eb2:	4604      	mov	r4, r0
  403eb4:	4689      	mov	r9, r1
  403eb6:	4616      	mov	r6, r2
  403eb8:	4698      	mov	r8, r3
	UINT wcnt, cc;
	const BYTE *wbuff = buff;
	BYTE csect;


	*bw = 0;	/* Initialize byte counter */
  403eba:	2300      	movs	r3, #0
  403ebc:	f8c8 3000 	str.w	r3, [r8]

	res = validate(fp->fs, fp->id);			/* Check validity */
  403ec0:	8881      	ldrh	r1, [r0, #4]
  403ec2:	6800      	ldr	r0, [r0, #0]
  403ec4:	4b75      	ldr	r3, [pc, #468]	; (40409c <f_write+0x1f0>)
  403ec6:	4798      	blx	r3
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
  403ec8:	9001      	str	r0, [sp, #4]
  403eca:	2800      	cmp	r0, #0
  403ecc:	f040 80e2 	bne.w	404094 <f_write+0x1e8>
	if (fp->flag & FA__ERROR)				/* Aborted file? */
  403ed0:	79a3      	ldrb	r3, [r4, #6]
  403ed2:	f013 0f80 	tst.w	r3, #128	; 0x80
  403ed6:	f040 80db 	bne.w	404090 <f_write+0x1e4>
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
  403eda:	f013 0f02 	tst.w	r3, #2
  403ede:	d102      	bne.n	403ee6 <f_write+0x3a>
		LEAVE_FF(fp->fs, FR_DENIED);
  403ee0:	2307      	movs	r3, #7
  403ee2:	9301      	str	r3, [sp, #4]
  403ee4:	e0d6      	b.n	404094 <f_write+0x1e8>
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */
  403ee6:	68e3      	ldr	r3, [r4, #12]
  403ee8:	42f3      	cmn	r3, r6
  403eea:	d20e      	bcs.n	403f0a <f_write+0x5e>

	for ( ;  btw;							/* Repeat until all data written */
  403eec:	2e00      	cmp	r6, #0
  403eee:	d174      	bne.n	403fda <f_write+0x12e>
  403ef0:	e00b      	b.n	403f0a <f_write+0x5e>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
			if (!csect) {					/* On the cluster boundary? */
				if (fp->fptr == 0) {		/* On the top of the file? */
					clst = fp->sclust;		/* Follow from the origin */
					if (clst == 0)			/* When no cluster is allocated, */
						fp->sclust = clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
  403ef2:	2100      	movs	r1, #0
  403ef4:	4b6a      	ldr	r3, [pc, #424]	; (4040a0 <f_write+0x1f4>)
  403ef6:	4798      	blx	r3
  403ef8:	4603      	mov	r3, r0
  403efa:	6120      	str	r0, [r4, #16]
  403efc:	e003      	b.n	403f06 <f_write+0x5a>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
  403efe:	6961      	ldr	r1, [r4, #20]
  403f00:	4b67      	ldr	r3, [pc, #412]	; (4040a0 <f_write+0x1f4>)
  403f02:	4798      	blx	r3
  403f04:	4603      	mov	r3, r0
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
  403f06:	2b00      	cmp	r3, #0
  403f08:	d17a      	bne.n	404000 <f_write+0x154>
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
  403f0a:	68a3      	ldr	r3, [r4, #8]
  403f0c:	68e2      	ldr	r2, [r4, #12]
  403f0e:	4293      	cmp	r3, r2
  403f10:	bf88      	it	hi
  403f12:	60e3      	strhi	r3, [r4, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
  403f14:	79a3      	ldrb	r3, [r4, #6]
  403f16:	f043 0320 	orr.w	r3, r3, #32
  403f1a:	71a3      	strb	r3, [r4, #6]

	LEAVE_FF(fp->fs, FR_OK);
  403f1c:	e0ba      	b.n	404094 <f_write+0x1e8>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
  403f1e:	79a3      	ldrb	r3, [r4, #6]
  403f20:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403f24:	71a3      	strb	r3, [r4, #6]
  403f26:	2302      	movs	r3, #2
  403f28:	9301      	str	r3, [sp, #4]
  403f2a:	e0b3      	b.n	404094 <f_write+0x1e8>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  403f2c:	79a3      	ldrb	r3, [r4, #6]
  403f2e:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403f32:	71a3      	strb	r3, [r4, #6]
  403f34:	2301      	movs	r3, #1
  403f36:	9301      	str	r3, [sp, #4]
  403f38:	e0ac      	b.n	404094 <f_write+0x1e8>
			if (fp->fs->winsect == fp->dsect && move_window(fp->fs, 0))	/* Write-back sector cache */
  403f3a:	2100      	movs	r1, #0
  403f3c:	4b59      	ldr	r3, [pc, #356]	; (4040a4 <f_write+0x1f8>)
  403f3e:	4798      	blx	r3
  403f40:	2800      	cmp	r0, #0
  403f42:	d068      	beq.n	404016 <f_write+0x16a>
				ABORT(fp->fs, FR_DISK_ERR);
  403f44:	79a3      	ldrb	r3, [r4, #6]
  403f46:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403f4a:	71a3      	strb	r3, [r4, #6]
  403f4c:	2301      	movs	r3, #1
  403f4e:	9301      	str	r3, [sp, #4]
  403f50:	e0a0      	b.n	404094 <f_write+0x1e8>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
  403f52:	79a3      	ldrb	r3, [r4, #6]
  403f54:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403f58:	71a3      	strb	r3, [r4, #6]
  403f5a:	2302      	movs	r3, #2
  403f5c:	9301      	str	r3, [sp, #4]
  403f5e:	e099      	b.n	404094 <f_write+0x1e8>
					ABORT(fp->fs, FR_DISK_ERR);
  403f60:	79a3      	ldrb	r3, [r4, #6]
  403f62:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403f66:	71a3      	strb	r3, [r4, #6]
  403f68:	2301      	movs	r3, #1
  403f6a:	9301      	str	r3, [sp, #4]
  403f6c:	e092      	b.n	404094 <f_write+0x1e8>
					mem_cpy(fp->fs->win, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
  403f6e:	f44f 7200 	mov.w	r2, #512	; 0x200
  403f72:	eb09 2141 	add.w	r1, r9, r1, lsl #9
  403f76:	3030      	adds	r0, #48	; 0x30
  403f78:	4b4b      	ldr	r3, [pc, #300]	; (4040a8 <f_write+0x1fc>)
  403f7a:	4798      	blx	r3
					fp->fs->wflag = 0;
  403f7c:	6823      	ldr	r3, [r4, #0]
  403f7e:	2200      	movs	r2, #0
  403f80:	711a      	strb	r2, [r3, #4]
  403f82:	e06c      	b.n	40405e <f_write+0x1b2>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
  403f84:	68a2      	ldr	r2, [r4, #8]
  403f86:	68e3      	ldr	r3, [r4, #12]
  403f88:	429a      	cmp	r2, r3
  403f8a:	d26b      	bcs.n	404064 <f_write+0x1b8>
			fp->dsect = sect;
  403f8c:	61a5      	str	r5, [r4, #24]
		wcnt = SS(fp->fs) - (fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
  403f8e:	68a5      	ldr	r5, [r4, #8]
  403f90:	f3c5 0508 	ubfx	r5, r5, #0, #9
  403f94:	f5c5 7500 	rsb	r5, r5, #512	; 0x200
  403f98:	42b5      	cmp	r5, r6
  403f9a:	bf28      	it	cs
  403f9c:	4635      	movcs	r5, r6
		if (move_window(fp->fs, fp->dsect))	/* Move sector window */
  403f9e:	69a1      	ldr	r1, [r4, #24]
  403fa0:	6820      	ldr	r0, [r4, #0]
  403fa2:	4b40      	ldr	r3, [pc, #256]	; (4040a4 <f_write+0x1f8>)
  403fa4:	4798      	blx	r3
  403fa6:	2800      	cmp	r0, #0
  403fa8:	d16b      	bne.n	404082 <f_write+0x1d6>
		mem_cpy(&fp->fs->win[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
  403faa:	68a0      	ldr	r0, [r4, #8]
  403fac:	f3c0 0008 	ubfx	r0, r0, #0, #9
  403fb0:	3030      	adds	r0, #48	; 0x30
  403fb2:	6823      	ldr	r3, [r4, #0]
  403fb4:	462a      	mov	r2, r5
  403fb6:	4649      	mov	r1, r9
  403fb8:	4418      	add	r0, r3
  403fba:	4b3b      	ldr	r3, [pc, #236]	; (4040a8 <f_write+0x1fc>)
  403fbc:	4798      	blx	r3
		fp->fs->wflag = 1;
  403fbe:	6823      	ldr	r3, [r4, #0]
  403fc0:	2201      	movs	r2, #1
  403fc2:	711a      	strb	r2, [r3, #4]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
  403fc4:	44a9      	add	r9, r5
  403fc6:	68a3      	ldr	r3, [r4, #8]
  403fc8:	442b      	add	r3, r5
  403fca:	60a3      	str	r3, [r4, #8]
  403fcc:	f8d8 3000 	ldr.w	r3, [r8]
  403fd0:	442b      	add	r3, r5
  403fd2:	f8c8 3000 	str.w	r3, [r8]
	for ( ;  btw;							/* Repeat until all data written */
  403fd6:	1b76      	subs	r6, r6, r5
  403fd8:	d097      	beq.n	403f0a <f_write+0x5e>
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
  403fda:	68a2      	ldr	r2, [r4, #8]
  403fdc:	f3c2 0308 	ubfx	r3, r2, #0, #9
  403fe0:	2b00      	cmp	r3, #0
  403fe2:	d1d4      	bne.n	403f8e <f_write+0xe2>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
  403fe4:	6820      	ldr	r0, [r4, #0]
  403fe6:	7883      	ldrb	r3, [r0, #2]
  403fe8:	3b01      	subs	r3, #1
  403fea:	ea03 2352 	and.w	r3, r3, r2, lsr #9
			if (!csect) {					/* On the cluster boundary? */
  403fee:	f013 07ff 	ands.w	r7, r3, #255	; 0xff
  403ff2:	d10b      	bne.n	40400c <f_write+0x160>
				if (fp->fptr == 0) {		/* On the top of the file? */
  403ff4:	2a00      	cmp	r2, #0
  403ff6:	d182      	bne.n	403efe <f_write+0x52>
					clst = fp->sclust;		/* Follow from the origin */
  403ff8:	6923      	ldr	r3, [r4, #16]
					if (clst == 0)			/* When no cluster is allocated, */
  403ffa:	2b00      	cmp	r3, #0
  403ffc:	f43f af79 	beq.w	403ef2 <f_write+0x46>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
  404000:	2b01      	cmp	r3, #1
  404002:	d08c      	beq.n	403f1e <f_write+0x72>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  404004:	f1b3 3fff 	cmp.w	r3, #4294967295
  404008:	d090      	beq.n	403f2c <f_write+0x80>
				fp->clust = clst;			/* Update current cluster */
  40400a:	6163      	str	r3, [r4, #20]
			if (fp->fs->winsect == fp->dsect && move_window(fp->fs, 0))	/* Write-back sector cache */
  40400c:	6820      	ldr	r0, [r4, #0]
  40400e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  404010:	69a3      	ldr	r3, [r4, #24]
  404012:	429a      	cmp	r2, r3
  404014:	d091      	beq.n	403f3a <f_write+0x8e>
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
  404016:	f8d4 a000 	ldr.w	sl, [r4]
  40401a:	6961      	ldr	r1, [r4, #20]
  40401c:	4650      	mov	r0, sl
  40401e:	4b23      	ldr	r3, [pc, #140]	; (4040ac <f_write+0x200>)
  404020:	4798      	blx	r3
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
  404022:	4605      	mov	r5, r0
  404024:	2800      	cmp	r0, #0
  404026:	d094      	beq.n	403f52 <f_write+0xa6>
			sect += csect;
  404028:	443d      	add	r5, r7
			if (cc) {						/* Write maximum contiguous sectors directly */
  40402a:	ea5f 2b56 	movs.w	fp, r6, lsr #9
  40402e:	d0a9      	beq.n	403f84 <f_write+0xd8>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
  404030:	f89a 3002 	ldrb.w	r3, [sl, #2]
  404034:	eb07 020b 	add.w	r2, r7, fp
  404038:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
  40403a:	bf88      	it	hi
  40403c:	eba3 0b07 	subhi.w	fp, r3, r7
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
  404040:	fa5f f38b 	uxtb.w	r3, fp
  404044:	462a      	mov	r2, r5
  404046:	4649      	mov	r1, r9
  404048:	f89a 0001 	ldrb.w	r0, [sl, #1]
  40404c:	4f18      	ldr	r7, [pc, #96]	; (4040b0 <f_write+0x204>)
  40404e:	47b8      	blx	r7
  404050:	2800      	cmp	r0, #0
  404052:	d185      	bne.n	403f60 <f_write+0xb4>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
  404054:	6820      	ldr	r0, [r4, #0]
  404056:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  404058:	1b49      	subs	r1, r1, r5
  40405a:	458b      	cmp	fp, r1
  40405c:	d887      	bhi.n	403f6e <f_write+0xc2>
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
  40405e:	ea4f 254b 	mov.w	r5, fp, lsl #9
				continue;
  404062:	e7af      	b.n	403fc4 <f_write+0x118>
				if (move_window(fp->fs, 0)) ABORT(fp->fs, FR_DISK_ERR);
  404064:	2100      	movs	r1, #0
  404066:	4650      	mov	r0, sl
  404068:	4b0e      	ldr	r3, [pc, #56]	; (4040a4 <f_write+0x1f8>)
  40406a:	4798      	blx	r3
  40406c:	b910      	cbnz	r0, 404074 <f_write+0x1c8>
				fp->fs->winsect = sect;
  40406e:	6823      	ldr	r3, [r4, #0]
  404070:	62dd      	str	r5, [r3, #44]	; 0x2c
  404072:	e78b      	b.n	403f8c <f_write+0xe0>
				if (move_window(fp->fs, 0)) ABORT(fp->fs, FR_DISK_ERR);
  404074:	79a3      	ldrb	r3, [r4, #6]
  404076:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40407a:	71a3      	strb	r3, [r4, #6]
  40407c:	2301      	movs	r3, #1
  40407e:	9301      	str	r3, [sp, #4]
  404080:	e008      	b.n	404094 <f_write+0x1e8>
			ABORT(fp->fs, FR_DISK_ERR);
  404082:	79a3      	ldrb	r3, [r4, #6]
  404084:	f063 037f 	orn	r3, r3, #127	; 0x7f
  404088:	71a3      	strb	r3, [r4, #6]
  40408a:	2301      	movs	r3, #1
  40408c:	9301      	str	r3, [sp, #4]
  40408e:	e001      	b.n	404094 <f_write+0x1e8>
		LEAVE_FF(fp->fs, FR_INT_ERR);
  404090:	2302      	movs	r3, #2
  404092:	9301      	str	r3, [sp, #4]
}
  404094:	9801      	ldr	r0, [sp, #4]
  404096:	b003      	add	sp, #12
  404098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40409c:	00402a81 	.word	0x00402a81
  4040a0:	00403205 	.word	0x00403205
  4040a4:	00402eb5 	.word	0x00402eb5
  4040a8:	00402a29 	.word	0x00402a29
  4040ac:	00402a4b 	.word	0x00402a4b
  4040b0:	004028f1 	.word	0x004028f1

004040b4 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
  4040b4:	b538      	push	{r3, r4, r5, lr}
  4040b6:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tim;
	BYTE *dir;


	res = validate(fp->fs, fp->id);		/* Check validity of the object */
  4040b8:	8881      	ldrh	r1, [r0, #4]
  4040ba:	6800      	ldr	r0, [r0, #0]
  4040bc:	4b1f      	ldr	r3, [pc, #124]	; (40413c <f_sync+0x88>)
  4040be:	4798      	blx	r3
	if (res == FR_OK) {
  4040c0:	4603      	mov	r3, r0
  4040c2:	b918      	cbnz	r0, 4040cc <f_sync+0x18>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
  4040c4:	79a2      	ldrb	r2, [r4, #6]
  4040c6:	f012 0f20 	tst.w	r2, #32
  4040ca:	d101      	bne.n	4040d0 <f_sync+0x1c>
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
  4040cc:	4618      	mov	r0, r3
  4040ce:	bd38      	pop	{r3, r4, r5, pc}
			res = move_window(fp->fs, fp->dir_sect);
  4040d0:	69e1      	ldr	r1, [r4, #28]
  4040d2:	6820      	ldr	r0, [r4, #0]
  4040d4:	4b1a      	ldr	r3, [pc, #104]	; (404140 <f_sync+0x8c>)
  4040d6:	4798      	blx	r3
			if (res == FR_OK) {
  4040d8:	4603      	mov	r3, r0
  4040da:	2800      	cmp	r0, #0
  4040dc:	d1f6      	bne.n	4040cc <f_sync+0x18>
				dir = fp->dir_ptr;
  4040de:	6a25      	ldr	r5, [r4, #32]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
  4040e0:	7aeb      	ldrb	r3, [r5, #11]
  4040e2:	f043 0320 	orr.w	r3, r3, #32
  4040e6:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
  4040e8:	68e3      	ldr	r3, [r4, #12]
  4040ea:	772b      	strb	r3, [r5, #28]
  4040ec:	89a3      	ldrh	r3, [r4, #12]
  4040ee:	0a1b      	lsrs	r3, r3, #8
  4040f0:	776b      	strb	r3, [r5, #29]
  4040f2:	89e3      	ldrh	r3, [r4, #14]
  4040f4:	77ab      	strb	r3, [r5, #30]
  4040f6:	7be3      	ldrb	r3, [r4, #15]
  4040f8:	77eb      	strb	r3, [r5, #31]
				ST_CLUST(dir, fp->sclust);					/* Update start cluster */
  4040fa:	6923      	ldr	r3, [r4, #16]
  4040fc:	76ab      	strb	r3, [r5, #26]
  4040fe:	8a23      	ldrh	r3, [r4, #16]
  404100:	0a1b      	lsrs	r3, r3, #8
  404102:	76eb      	strb	r3, [r5, #27]
  404104:	8a63      	ldrh	r3, [r4, #18]
  404106:	752b      	strb	r3, [r5, #20]
  404108:	8a63      	ldrh	r3, [r4, #18]
  40410a:	0a1b      	lsrs	r3, r3, #8
  40410c:	756b      	strb	r3, [r5, #21]
				tim = get_fattime();						/* Update updated time */
  40410e:	4b0d      	ldr	r3, [pc, #52]	; (404144 <f_sync+0x90>)
  404110:	4798      	blx	r3
				ST_DWORD(dir+DIR_WrtTime, tim);
  404112:	75a8      	strb	r0, [r5, #22]
  404114:	f3c0 2307 	ubfx	r3, r0, #8, #8
  404118:	75eb      	strb	r3, [r5, #23]
  40411a:	0c03      	lsrs	r3, r0, #16
  40411c:	762b      	strb	r3, [r5, #24]
  40411e:	0e00      	lsrs	r0, r0, #24
  404120:	7668      	strb	r0, [r5, #25]
				fp->flag &= ~FA__WRITTEN;
  404122:	79a3      	ldrb	r3, [r4, #6]
  404124:	f023 0320 	bic.w	r3, r3, #32
  404128:	71a3      	strb	r3, [r4, #6]
				fp->fs->wflag = 1;
  40412a:	6823      	ldr	r3, [r4, #0]
  40412c:	2201      	movs	r2, #1
  40412e:	711a      	strb	r2, [r3, #4]
				res = sync(fp->fs);
  404130:	6820      	ldr	r0, [r4, #0]
  404132:	4b05      	ldr	r3, [pc, #20]	; (404148 <f_sync+0x94>)
  404134:	4798      	blx	r3
  404136:	4603      	mov	r3, r0
  404138:	e7c8      	b.n	4040cc <f_sync+0x18>
  40413a:	bf00      	nop
  40413c:	00402a81 	.word	0x00402a81
  404140:	00402eb5 	.word	0x00402eb5
  404144:	004029d1 	.word	0x004029d1
  404148:	004038fd 	.word	0x004038fd

0040414c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
  40414c:	b510      	push	{r4, lr}
  40414e:	4604      	mov	r4, r0
	res = validate(fs, fp->id);
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
	LEAVE_FF(fs, res);

#else
	res = f_sync(fp);		/* Flush cached data */
  404150:	4b03      	ldr	r3, [pc, #12]	; (404160 <f_close+0x14>)
  404152:	4798      	blx	r3
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
  404154:	4603      	mov	r3, r0
  404156:	b908      	cbnz	r0, 40415c <f_close+0x10>
  404158:	2200      	movs	r2, #0
  40415a:	6022      	str	r2, [r4, #0]
	return res;
#endif
}
  40415c:	4618      	mov	r0, r3
  40415e:	bd10      	pop	{r4, pc}
  404160:	004040b5 	.word	0x004040b5

00404164 <f_lseek>:

FRESULT f_lseek (
	FIL *fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
  404164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404168:	4604      	mov	r4, r0
  40416a:	460d      	mov	r5, r1
	FRESULT res;


	res = validate(fp->fs, fp->id);		/* Check validity of the object */
  40416c:	8881      	ldrh	r1, [r0, #4]
  40416e:	6800      	ldr	r0, [r0, #0]
  404170:	4b4f      	ldr	r3, [pc, #316]	; (4042b0 <f_lseek+0x14c>)
  404172:	4798      	blx	r3
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
  404174:	4607      	mov	r7, r0
  404176:	2800      	cmp	r0, #0
  404178:	f040 8096 	bne.w	4042a8 <f_lseek+0x144>
	if (fp->flag & FA__ERROR)			/* Check abort flag */
  40417c:	79a3      	ldrb	r3, [r4, #6]
  40417e:	f013 0f80 	tst.w	r3, #128	; 0x80
  404182:	f040 8090 	bne.w	4042a6 <f_lseek+0x142>

	/* Normal Seek */
	{
		DWORD clst, bcs, nsect, ifptr;

		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
  404186:	68e2      	ldr	r2, [r4, #12]
  404188:	42aa      	cmp	r2, r5
  40418a:	d204      	bcs.n	404196 <f_lseek+0x32>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
  40418c:	f003 0302 	and.w	r3, r3, #2
#endif
			) ofs = fp->fsize;
  404190:	2b00      	cmp	r3, #0
  404192:	bf08      	it	eq
  404194:	4615      	moveq	r5, r2

		ifptr = fp->fptr;
  404196:	68a3      	ldr	r3, [r4, #8]
		fp->fptr = nsect = 0;
  404198:	2200      	movs	r2, #0
  40419a:	60a2      	str	r2, [r4, #8]
		if (ofs) {
  40419c:	2d00      	cmp	r5, #0
  40419e:	f000 8083 	beq.w	4042a8 <f_lseek+0x144>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
  4041a2:	6820      	ldr	r0, [r4, #0]
  4041a4:	7886      	ldrb	r6, [r0, #2]
  4041a6:	0276      	lsls	r6, r6, #9
			if (ifptr > 0 &&
  4041a8:	b16b      	cbz	r3, 4041c6 <f_lseek+0x62>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
  4041aa:	3b01      	subs	r3, #1
  4041ac:	1e6a      	subs	r2, r5, #1
  4041ae:	fbb2 f2f6 	udiv	r2, r2, r6
  4041b2:	fbb3 f1f6 	udiv	r1, r3, r6
			if (ifptr > 0 &&
  4041b6:	428a      	cmp	r2, r1
  4041b8:	d305      	bcc.n	4041c6 <f_lseek+0x62>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
  4041ba:	4272      	negs	r2, r6
  4041bc:	4013      	ands	r3, r2
  4041be:	60a3      	str	r3, [r4, #8]
				ofs -= fp->fptr;
  4041c0:	1aed      	subs	r5, r5, r3
				clst = fp->clust;
  4041c2:	6961      	ldr	r1, [r4, #20]
  4041c4:	e002      	b.n	4041cc <f_lseek+0x68>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
  4041c6:	6921      	ldr	r1, [r4, #16]
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
  4041c8:	b149      	cbz	r1, 4041de <f_lseek+0x7a>
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
					fp->sclust = clst;
				}
#endif
				fp->clust = clst;
  4041ca:	6161      	str	r1, [r4, #20]
			}
			if (clst != 0) {
  4041cc:	2900      	cmp	r1, #0
  4041ce:	d059      	beq.n	404284 <f_lseek+0x120>
				while (ofs > bcs) {						/* Cluster following loop */
  4041d0:	42b5      	cmp	r5, r6
  4041d2:	d937      	bls.n	404244 <f_lseek+0xe0>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
  4041d4:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 4042b4 <f_lseek+0x150>
						if (clst == 0) {				/* When disk gets full, clip file size */
							ofs = bcs; break;
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
  4041d8:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 4042bc <f_lseek+0x158>
  4041dc:	e028      	b.n	404230 <f_lseek+0xcc>
					clst = create_chain(fp->fs, 0);
  4041de:	4b35      	ldr	r3, [pc, #212]	; (4042b4 <f_lseek+0x150>)
  4041e0:	4798      	blx	r3
  4041e2:	4601      	mov	r1, r0
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
  4041e4:	2801      	cmp	r0, #1
  4041e6:	d004      	beq.n	4041f2 <f_lseek+0x8e>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  4041e8:	f1b0 3fff 	cmp.w	r0, #4294967295
  4041ec:	d007      	beq.n	4041fe <f_lseek+0x9a>
					fp->sclust = clst;
  4041ee:	6120      	str	r0, [r4, #16]
  4041f0:	e7eb      	b.n	4041ca <f_lseek+0x66>
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
  4041f2:	79a3      	ldrb	r3, [r4, #6]
  4041f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
  4041f8:	71a3      	strb	r3, [r4, #6]
  4041fa:	2702      	movs	r7, #2
  4041fc:	e054      	b.n	4042a8 <f_lseek+0x144>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  4041fe:	79a3      	ldrb	r3, [r4, #6]
  404200:	f063 037f 	orn	r3, r3, #127	; 0x7f
  404204:	71a3      	strb	r3, [r4, #6]
  404206:	2701      	movs	r7, #1
  404208:	e04e      	b.n	4042a8 <f_lseek+0x144>
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
  40420a:	6820      	ldr	r0, [r4, #0]
  40420c:	47c0      	blx	r8
  40420e:	4601      	mov	r1, r0
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  404210:	f1b1 3fff 	cmp.w	r1, #4294967295
  404214:	d026      	beq.n	404264 <f_lseek+0x100>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
  404216:	2901      	cmp	r1, #1
  404218:	d92a      	bls.n	404270 <f_lseek+0x10c>
  40421a:	6823      	ldr	r3, [r4, #0]
  40421c:	699b      	ldr	r3, [r3, #24]
  40421e:	4299      	cmp	r1, r3
  404220:	d226      	bcs.n	404270 <f_lseek+0x10c>
					fp->clust = clst;
  404222:	6161      	str	r1, [r4, #20]
					fp->fptr += bcs;
  404224:	68a3      	ldr	r3, [r4, #8]
  404226:	4433      	add	r3, r6
  404228:	60a3      	str	r3, [r4, #8]
					ofs -= bcs;
  40422a:	1bad      	subs	r5, r5, r6
				while (ofs > bcs) {						/* Cluster following loop */
  40422c:	42ae      	cmp	r6, r5
  40422e:	d209      	bcs.n	404244 <f_lseek+0xe0>
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
  404230:	79a3      	ldrb	r3, [r4, #6]
  404232:	f013 0f02 	tst.w	r3, #2
  404236:	d0e8      	beq.n	40420a <f_lseek+0xa6>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
  404238:	6820      	ldr	r0, [r4, #0]
  40423a:	47c8      	blx	r9
						if (clst == 0) {				/* When disk gets full, clip file size */
  40423c:	4601      	mov	r1, r0
  40423e:	2800      	cmp	r0, #0
  404240:	d1e6      	bne.n	404210 <f_lseek+0xac>
							ofs = bcs; break;
  404242:	4635      	mov	r5, r6
				}
				fp->fptr += ofs;
  404244:	68a3      	ldr	r3, [r4, #8]
  404246:	442b      	add	r3, r5
  404248:	60a3      	str	r3, [r4, #8]
				if (ofs % SS(fp->fs)) {
  40424a:	f3c5 0308 	ubfx	r3, r5, #0, #9
  40424e:	b1c3      	cbz	r3, 404282 <f_lseek+0x11e>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
  404250:	6820      	ldr	r0, [r4, #0]
  404252:	4b19      	ldr	r3, [pc, #100]	; (4042b8 <f_lseek+0x154>)
  404254:	4798      	blx	r3
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
  404256:	b988      	cbnz	r0, 40427c <f_lseek+0x118>
  404258:	79a3      	ldrb	r3, [r4, #6]
  40425a:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40425e:	71a3      	strb	r3, [r4, #6]
  404260:	2702      	movs	r7, #2
  404262:	e021      	b.n	4042a8 <f_lseek+0x144>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  404264:	79a3      	ldrb	r3, [r4, #6]
  404266:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40426a:	71a3      	strb	r3, [r4, #6]
  40426c:	2701      	movs	r7, #1
  40426e:	e01b      	b.n	4042a8 <f_lseek+0x144>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
  404270:	79a3      	ldrb	r3, [r4, #6]
  404272:	f063 037f 	orn	r3, r3, #127	; 0x7f
  404276:	71a3      	strb	r3, [r4, #6]
  404278:	2702      	movs	r7, #2
  40427a:	e015      	b.n	4042a8 <f_lseek+0x144>
					nsect += ofs / SS(fp->fs);
  40427c:	eb00 2155 	add.w	r1, r0, r5, lsr #9
  404280:	e000      	b.n	404284 <f_lseek+0x120>
		fp->fptr = nsect = 0;
  404282:	2100      	movs	r1, #0
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
  404284:	68a3      	ldr	r3, [r4, #8]
  404286:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40428a:	b11a      	cbz	r2, 404294 <f_lseek+0x130>
  40428c:	69a2      	ldr	r2, [r4, #24]
  40428e:	4291      	cmp	r1, r2
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf, nsect, 1) != RES_OK)	/* Fill sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#endif
			fp->dsect = nsect;
  404290:	bf18      	it	ne
  404292:	61a1      	strne	r1, [r4, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
  404294:	68e2      	ldr	r2, [r4, #12]
  404296:	4293      	cmp	r3, r2
  404298:	d906      	bls.n	4042a8 <f_lseek+0x144>
			fp->fsize = fp->fptr;
  40429a:	60e3      	str	r3, [r4, #12]
			fp->flag |= FA__WRITTEN;
  40429c:	79a3      	ldrb	r3, [r4, #6]
  40429e:	f043 0320 	orr.w	r3, r3, #32
  4042a2:	71a3      	strb	r3, [r4, #6]
  4042a4:	e000      	b.n	4042a8 <f_lseek+0x144>
		LEAVE_FF(fp->fs, FR_INT_ERR);
  4042a6:	2702      	movs	r7, #2
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
}
  4042a8:	4638      	mov	r0, r7
  4042aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4042ae:	bf00      	nop
  4042b0:	00402a81 	.word	0x00402a81
  4042b4:	00403205 	.word	0x00403205
  4042b8:	00402a4b 	.word	0x00402a4b
  4042bc:	00402f45 	.word	0x00402f45

004042c0 <ff_convert>:
)
{
	WCHAR c;


	if (src < 0x80) {	/* ASCII */
  4042c0:	287f      	cmp	r0, #127	; 0x7f
  4042c2:	d919      	bls.n	4042f8 <ff_convert+0x38>
		c = src;

	} else {
		if (dir) {		/* OEMCP to Unicode */
  4042c4:	b971      	cbnz	r1, 4042e4 <ff_convert+0x24>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
				if (src == Tbl[c]) break;
  4042c6:	28c7      	cmp	r0, #199	; 0xc7
  4042c8:	d013      	beq.n	4042f2 <ff_convert+0x32>
  4042ca:	4a0c      	ldr	r2, [pc, #48]	; (4042fc <ff_convert+0x3c>)
			for (c = 0; c < 0x80; c++) {
  4042cc:	2301      	movs	r3, #1
				if (src == Tbl[c]) break;
  4042ce:	f832 1f02 	ldrh.w	r1, [r2, #2]!
  4042d2:	4281      	cmp	r1, r0
  4042d4:	d003      	beq.n	4042de <ff_convert+0x1e>
			for (c = 0; c < 0x80; c++) {
  4042d6:	3301      	adds	r3, #1
  4042d8:	b29b      	uxth	r3, r3
  4042da:	2b80      	cmp	r3, #128	; 0x80
  4042dc:	d1f7      	bne.n	4042ce <ff_convert+0xe>
			}
			c = (c + 0x80) & 0xFF;
  4042de:	3380      	adds	r3, #128	; 0x80
  4042e0:	b2d8      	uxtb	r0, r3
  4042e2:	4770      	bx	lr
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  4042e4:	28ff      	cmp	r0, #255	; 0xff
  4042e6:	d806      	bhi.n	4042f6 <ff_convert+0x36>
  4042e8:	3880      	subs	r0, #128	; 0x80
  4042ea:	4b04      	ldr	r3, [pc, #16]	; (4042fc <ff_convert+0x3c>)
  4042ec:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
  4042f0:	4770      	bx	lr
				if (src == Tbl[c]) break;
  4042f2:	2300      	movs	r3, #0
  4042f4:	e7f3      	b.n	4042de <ff_convert+0x1e>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  4042f6:	2000      	movs	r0, #0
		}
	}

	return c;
}
  4042f8:	4770      	bx	lr
  4042fa:	bf00      	nop
  4042fc:	0040ceb4 	.word	0x0040ceb4

00404300 <ff_wtoupper>:
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  404300:	2861      	cmp	r0, #97	; 0x61
  404302:	d00e      	beq.n	404322 <ff_wtoupper+0x22>
  404304:	4908      	ldr	r1, [pc, #32]	; (404328 <ff_wtoupper+0x28>)
  404306:	2200      	movs	r2, #0
  404308:	3201      	adds	r2, #1
  40430a:	f831 3f02 	ldrh.w	r3, [r1, #2]!
  40430e:	4283      	cmp	r3, r0
  404310:	d001      	beq.n	404316 <ff_wtoupper+0x16>
  404312:	2b00      	cmp	r3, #0
  404314:	d1f8      	bne.n	404308 <ff_wtoupper+0x8>

	return tbl_lower[i] ? tbl_upper[i] : chr;
  404316:	b11b      	cbz	r3, 404320 <ff_wtoupper+0x20>
  404318:	4b04      	ldr	r3, [pc, #16]	; (40432c <ff_wtoupper+0x2c>)
  40431a:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
}
  40431e:	4770      	bx	lr
  404320:	4770      	bx	lr
	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  404322:	2200      	movs	r2, #0
  404324:	e7f8      	b.n	404318 <ff_wtoupper+0x18>
  404326:	bf00      	nop
  404328:	0040cfb4 	.word	0x0040cfb4
  40432c:	0040d194 	.word	0x0040d194

00404330 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  404330:	f100 0308 	add.w	r3, r0, #8
  404334:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  404336:	f04f 32ff 	mov.w	r2, #4294967295
  40433a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40433c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40433e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  404340:	2300      	movs	r3, #0
  404342:	6003      	str	r3, [r0, #0]
  404344:	4770      	bx	lr

00404346 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  404346:	2300      	movs	r3, #0
  404348:	6103      	str	r3, [r0, #16]
  40434a:	4770      	bx	lr

0040434c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  40434c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  40434e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  404350:	689a      	ldr	r2, [r3, #8]
  404352:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  404354:	689a      	ldr	r2, [r3, #8]
  404356:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  404358:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40435a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40435c:	6803      	ldr	r3, [r0, #0]
  40435e:	3301      	adds	r3, #1
  404360:	6003      	str	r3, [r0, #0]
  404362:	4770      	bx	lr

00404364 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  404364:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  404366:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  404368:	f1b5 3fff 	cmp.w	r5, #4294967295
  40436c:	d002      	beq.n	404374 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40436e:	f100 0208 	add.w	r2, r0, #8
  404372:	e002      	b.n	40437a <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  404374:	6902      	ldr	r2, [r0, #16]
  404376:	e004      	b.n	404382 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  404378:	461a      	mov	r2, r3
  40437a:	6853      	ldr	r3, [r2, #4]
  40437c:	681c      	ldr	r4, [r3, #0]
  40437e:	42a5      	cmp	r5, r4
  404380:	d2fa      	bcs.n	404378 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  404382:	6853      	ldr	r3, [r2, #4]
  404384:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  404386:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  404388:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  40438a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40438c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40438e:	6803      	ldr	r3, [r0, #0]
  404390:	3301      	adds	r3, #1
  404392:	6003      	str	r3, [r0, #0]
}
  404394:	bc30      	pop	{r4, r5}
  404396:	4770      	bx	lr

00404398 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  404398:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  40439a:	6842      	ldr	r2, [r0, #4]
  40439c:	6881      	ldr	r1, [r0, #8]
  40439e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4043a0:	6882      	ldr	r2, [r0, #8]
  4043a2:	6841      	ldr	r1, [r0, #4]
  4043a4:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4043a6:	685a      	ldr	r2, [r3, #4]
  4043a8:	4290      	cmp	r0, r2
  4043aa:	d005      	beq.n	4043b8 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  4043ac:	2200      	movs	r2, #0
  4043ae:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4043b0:	6818      	ldr	r0, [r3, #0]
  4043b2:	3801      	subs	r0, #1
  4043b4:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  4043b6:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4043b8:	6882      	ldr	r2, [r0, #8]
  4043ba:	605a      	str	r2, [r3, #4]
  4043bc:	e7f6      	b.n	4043ac <uxListRemove+0x14>
	...

004043c0 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  4043c0:	4b0d      	ldr	r3, [pc, #52]	; (4043f8 <prvTaskExitError+0x38>)
  4043c2:	681b      	ldr	r3, [r3, #0]
  4043c4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4043c8:	d00a      	beq.n	4043e0 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4043ca:	f04f 0380 	mov.w	r3, #128	; 0x80
  4043ce:	b672      	cpsid	i
  4043d0:	f383 8811 	msr	BASEPRI, r3
  4043d4:	f3bf 8f6f 	isb	sy
  4043d8:	f3bf 8f4f 	dsb	sy
  4043dc:	b662      	cpsie	i
  4043de:	e7fe      	b.n	4043de <prvTaskExitError+0x1e>
  4043e0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4043e4:	b672      	cpsid	i
  4043e6:	f383 8811 	msr	BASEPRI, r3
  4043ea:	f3bf 8f6f 	isb	sy
  4043ee:	f3bf 8f4f 	dsb	sy
  4043f2:	b662      	cpsie	i
  4043f4:	e7fe      	b.n	4043f4 <prvTaskExitError+0x34>
  4043f6:	bf00      	nop
  4043f8:	20400038 	.word	0x20400038

004043fc <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4043fc:	4806      	ldr	r0, [pc, #24]	; (404418 <prvPortStartFirstTask+0x1c>)
  4043fe:	6800      	ldr	r0, [r0, #0]
  404400:	6800      	ldr	r0, [r0, #0]
  404402:	f380 8808 	msr	MSP, r0
  404406:	b662      	cpsie	i
  404408:	b661      	cpsie	f
  40440a:	f3bf 8f4f 	dsb	sy
  40440e:	f3bf 8f6f 	isb	sy
  404412:	df00      	svc	0
  404414:	bf00      	nop
  404416:	0000      	.short	0x0000
  404418:	e000ed08 	.word	0xe000ed08

0040441c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  40441c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 40442c <vPortEnableVFP+0x10>
  404420:	6801      	ldr	r1, [r0, #0]
  404422:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404426:	6001      	str	r1, [r0, #0]
  404428:	4770      	bx	lr
  40442a:	0000      	.short	0x0000
  40442c:	e000ed88 	.word	0xe000ed88

00404430 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  404430:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  404434:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  404438:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  40443c:	4b05      	ldr	r3, [pc, #20]	; (404454 <pxPortInitialiseStack+0x24>)
  40443e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  404442:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  404446:	f06f 0302 	mvn.w	r3, #2
  40444a:	f840 3c24 	str.w	r3, [r0, #-36]
}
  40444e:	3844      	subs	r0, #68	; 0x44
  404450:	4770      	bx	lr
  404452:	bf00      	nop
  404454:	004043c1 	.word	0x004043c1

00404458 <vPortEnterCritical>:
  404458:	f04f 0380 	mov.w	r3, #128	; 0x80
  40445c:	b672      	cpsid	i
  40445e:	f383 8811 	msr	BASEPRI, r3
  404462:	f3bf 8f6f 	isb	sy
  404466:	f3bf 8f4f 	dsb	sy
  40446a:	b662      	cpsie	i
	uxCriticalNesting++;
  40446c:	4a0b      	ldr	r2, [pc, #44]	; (40449c <vPortEnterCritical+0x44>)
  40446e:	6813      	ldr	r3, [r2, #0]
  404470:	3301      	adds	r3, #1
  404472:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  404474:	2b01      	cmp	r3, #1
  404476:	d10f      	bne.n	404498 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  404478:	4b09      	ldr	r3, [pc, #36]	; (4044a0 <vPortEnterCritical+0x48>)
  40447a:	681b      	ldr	r3, [r3, #0]
  40447c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404480:	d00a      	beq.n	404498 <vPortEnterCritical+0x40>
  404482:	f04f 0380 	mov.w	r3, #128	; 0x80
  404486:	b672      	cpsid	i
  404488:	f383 8811 	msr	BASEPRI, r3
  40448c:	f3bf 8f6f 	isb	sy
  404490:	f3bf 8f4f 	dsb	sy
  404494:	b662      	cpsie	i
  404496:	e7fe      	b.n	404496 <vPortEnterCritical+0x3e>
  404498:	4770      	bx	lr
  40449a:	bf00      	nop
  40449c:	20400038 	.word	0x20400038
  4044a0:	e000ed04 	.word	0xe000ed04

004044a4 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  4044a4:	4b0a      	ldr	r3, [pc, #40]	; (4044d0 <vPortExitCritical+0x2c>)
  4044a6:	681b      	ldr	r3, [r3, #0]
  4044a8:	b953      	cbnz	r3, 4044c0 <vPortExitCritical+0x1c>
  4044aa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4044ae:	b672      	cpsid	i
  4044b0:	f383 8811 	msr	BASEPRI, r3
  4044b4:	f3bf 8f6f 	isb	sy
  4044b8:	f3bf 8f4f 	dsb	sy
  4044bc:	b662      	cpsie	i
  4044be:	e7fe      	b.n	4044be <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  4044c0:	3b01      	subs	r3, #1
  4044c2:	4a03      	ldr	r2, [pc, #12]	; (4044d0 <vPortExitCritical+0x2c>)
  4044c4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4044c6:	b90b      	cbnz	r3, 4044cc <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4044c8:	f383 8811 	msr	BASEPRI, r3
  4044cc:	4770      	bx	lr
  4044ce:	bf00      	nop
  4044d0:	20400038 	.word	0x20400038

004044d4 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  4044d4:	4a03      	ldr	r2, [pc, #12]	; (4044e4 <vPortSetupTimerInterrupt+0x10>)
  4044d6:	4b04      	ldr	r3, [pc, #16]	; (4044e8 <vPortSetupTimerInterrupt+0x14>)
  4044d8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  4044da:	2207      	movs	r2, #7
  4044dc:	3b04      	subs	r3, #4
  4044de:	601a      	str	r2, [r3, #0]
  4044e0:	4770      	bx	lr
  4044e2:	bf00      	nop
  4044e4:	000927bf 	.word	0x000927bf
  4044e8:	e000e014 	.word	0xe000e014

004044ec <xPortStartScheduler>:
{
  4044ec:	b500      	push	{lr}
  4044ee:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  4044f0:	4b25      	ldr	r3, [pc, #148]	; (404588 <xPortStartScheduler+0x9c>)
  4044f2:	781a      	ldrb	r2, [r3, #0]
  4044f4:	b2d2      	uxtb	r2, r2
  4044f6:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  4044f8:	22ff      	movs	r2, #255	; 0xff
  4044fa:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  4044fc:	781b      	ldrb	r3, [r3, #0]
  4044fe:	b2db      	uxtb	r3, r3
  404500:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  404504:	f89d 3003 	ldrb.w	r3, [sp, #3]
  404508:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40450c:	4a1f      	ldr	r2, [pc, #124]	; (40458c <xPortStartScheduler+0xa0>)
  40450e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  404510:	2207      	movs	r2, #7
  404512:	4b1f      	ldr	r3, [pc, #124]	; (404590 <xPortStartScheduler+0xa4>)
  404514:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  404516:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40451a:	f013 0f80 	tst.w	r3, #128	; 0x80
  40451e:	d010      	beq.n	404542 <xPortStartScheduler+0x56>
  404520:	2206      	movs	r2, #6
  404522:	e000      	b.n	404526 <xPortStartScheduler+0x3a>
  404524:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  404526:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40452a:	005b      	lsls	r3, r3, #1
  40452c:	b2db      	uxtb	r3, r3
  40452e:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  404532:	f89d 3003 	ldrb.w	r3, [sp, #3]
  404536:	1e51      	subs	r1, r2, #1
  404538:	f013 0f80 	tst.w	r3, #128	; 0x80
  40453c:	d1f2      	bne.n	404524 <xPortStartScheduler+0x38>
  40453e:	4b14      	ldr	r3, [pc, #80]	; (404590 <xPortStartScheduler+0xa4>)
  404540:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  404542:	4a13      	ldr	r2, [pc, #76]	; (404590 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  404544:	6813      	ldr	r3, [r2, #0]
  404546:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  404548:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  40454c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  40454e:	9b01      	ldr	r3, [sp, #4]
  404550:	b2db      	uxtb	r3, r3
  404552:	4a0d      	ldr	r2, [pc, #52]	; (404588 <xPortStartScheduler+0x9c>)
  404554:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  404556:	4b0f      	ldr	r3, [pc, #60]	; (404594 <xPortStartScheduler+0xa8>)
  404558:	681a      	ldr	r2, [r3, #0]
  40455a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  40455e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  404560:	681a      	ldr	r2, [r3, #0]
  404562:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  404566:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  404568:	4b0b      	ldr	r3, [pc, #44]	; (404598 <xPortStartScheduler+0xac>)
  40456a:	4798      	blx	r3
	uxCriticalNesting = 0;
  40456c:	2200      	movs	r2, #0
  40456e:	4b0b      	ldr	r3, [pc, #44]	; (40459c <xPortStartScheduler+0xb0>)
  404570:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  404572:	4b0b      	ldr	r3, [pc, #44]	; (4045a0 <xPortStartScheduler+0xb4>)
  404574:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  404576:	4a0b      	ldr	r2, [pc, #44]	; (4045a4 <xPortStartScheduler+0xb8>)
  404578:	6813      	ldr	r3, [r2, #0]
  40457a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  40457e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  404580:	4b09      	ldr	r3, [pc, #36]	; (4045a8 <xPortStartScheduler+0xbc>)
  404582:	4798      	blx	r3
	prvTaskExitError();
  404584:	4b09      	ldr	r3, [pc, #36]	; (4045ac <xPortStartScheduler+0xc0>)
  404586:	4798      	blx	r3
  404588:	e000e400 	.word	0xe000e400
  40458c:	20400ac2 	.word	0x20400ac2
  404590:	20400ac4 	.word	0x20400ac4
  404594:	e000ed20 	.word	0xe000ed20
  404598:	004044d5 	.word	0x004044d5
  40459c:	20400038 	.word	0x20400038
  4045a0:	0040441d 	.word	0x0040441d
  4045a4:	e000ef34 	.word	0xe000ef34
  4045a8:	004043fd 	.word	0x004043fd
  4045ac:	004043c1 	.word	0x004043c1

004045b0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  4045b0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  4045b4:	2b0f      	cmp	r3, #15
  4045b6:	d911      	bls.n	4045dc <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  4045b8:	4a12      	ldr	r2, [pc, #72]	; (404604 <vPortValidateInterruptPriority+0x54>)
  4045ba:	5c9b      	ldrb	r3, [r3, r2]
  4045bc:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  4045be:	4a12      	ldr	r2, [pc, #72]	; (404608 <vPortValidateInterruptPriority+0x58>)
  4045c0:	7812      	ldrb	r2, [r2, #0]
  4045c2:	429a      	cmp	r2, r3
  4045c4:	d90a      	bls.n	4045dc <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  4045c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4045ca:	b672      	cpsid	i
  4045cc:	f383 8811 	msr	BASEPRI, r3
  4045d0:	f3bf 8f6f 	isb	sy
  4045d4:	f3bf 8f4f 	dsb	sy
  4045d8:	b662      	cpsie	i
  4045da:	e7fe      	b.n	4045da <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4045dc:	4b0b      	ldr	r3, [pc, #44]	; (40460c <vPortValidateInterruptPriority+0x5c>)
  4045de:	681b      	ldr	r3, [r3, #0]
  4045e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4045e4:	4a0a      	ldr	r2, [pc, #40]	; (404610 <vPortValidateInterruptPriority+0x60>)
  4045e6:	6812      	ldr	r2, [r2, #0]
  4045e8:	4293      	cmp	r3, r2
  4045ea:	d90a      	bls.n	404602 <vPortValidateInterruptPriority+0x52>
  4045ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4045f0:	b672      	cpsid	i
  4045f2:	f383 8811 	msr	BASEPRI, r3
  4045f6:	f3bf 8f6f 	isb	sy
  4045fa:	f3bf 8f4f 	dsb	sy
  4045fe:	b662      	cpsie	i
  404600:	e7fe      	b.n	404600 <vPortValidateInterruptPriority+0x50>
  404602:	4770      	bx	lr
  404604:	e000e3f0 	.word	0xe000e3f0
  404608:	20400ac2 	.word	0x20400ac2
  40460c:	e000ed0c 	.word	0xe000ed0c
  404610:	20400ac4 	.word	0x20400ac4

00404614 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  404614:	b538      	push	{r3, r4, r5, lr}
  404616:	4604      	mov	r4, r0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  404618:	f010 0f07 	tst.w	r0, #7
  40461c:	d002      	beq.n	404624 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  40461e:	f020 0407 	bic.w	r4, r0, #7
  404622:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
  404624:	4b11      	ldr	r3, [pc, #68]	; (40466c <pvPortMalloc+0x58>)
  404626:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  404628:	4b11      	ldr	r3, [pc, #68]	; (404670 <pvPortMalloc+0x5c>)
  40462a:	681b      	ldr	r3, [r3, #0]
  40462c:	b193      	cbz	r3, 404654 <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  40462e:	4b11      	ldr	r3, [pc, #68]	; (404674 <pvPortMalloc+0x60>)
  404630:	681b      	ldr	r3, [r3, #0]
  404632:	441c      	add	r4, r3
  404634:	42a3      	cmp	r3, r4
  404636:	d213      	bcs.n	404660 <pvPortMalloc+0x4c>
  404638:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  40463c:	4294      	cmp	r4, r2
  40463e:	d80f      	bhi.n	404660 <pvPortMalloc+0x4c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  404640:	4a0b      	ldr	r2, [pc, #44]	; (404670 <pvPortMalloc+0x5c>)
  404642:	6815      	ldr	r5, [r2, #0]
  404644:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
  404646:	4b0b      	ldr	r3, [pc, #44]	; (404674 <pvPortMalloc+0x60>)
  404648:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  40464a:	4b0b      	ldr	r3, [pc, #44]	; (404678 <pvPortMalloc+0x64>)
  40464c:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  40464e:	b14d      	cbz	r5, 404664 <pvPortMalloc+0x50>
		}
	}
	#endif

	return pvReturn;
}
  404650:	4628      	mov	r0, r5
  404652:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  404654:	4b09      	ldr	r3, [pc, #36]	; (40467c <pvPortMalloc+0x68>)
  404656:	f023 0307 	bic.w	r3, r3, #7
  40465a:	4a05      	ldr	r2, [pc, #20]	; (404670 <pvPortMalloc+0x5c>)
  40465c:	6013      	str	r3, [r2, #0]
  40465e:	e7e6      	b.n	40462e <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
  404660:	4b05      	ldr	r3, [pc, #20]	; (404678 <pvPortMalloc+0x64>)
  404662:	4798      	blx	r3
			vApplicationMallocFailedHook();
  404664:	4b06      	ldr	r3, [pc, #24]	; (404680 <pvPortMalloc+0x6c>)
  404666:	4798      	blx	r3
  404668:	2500      	movs	r5, #0
	return pvReturn;
  40466a:	e7f1      	b.n	404650 <pvPortMalloc+0x3c>
  40466c:	00405211 	.word	0x00405211
  404670:	20400ac8 	.word	0x20400ac8
  404674:	2040c2cc 	.word	0x2040c2cc
  404678:	00405379 	.word	0x00405379
  40467c:	20400ad4 	.word	0x20400ad4
  404680:	004066cb 	.word	0x004066cb

00404684 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
  404684:	b150      	cbz	r0, 40469c <vPortFree+0x18>
  404686:	f04f 0380 	mov.w	r3, #128	; 0x80
  40468a:	b672      	cpsid	i
  40468c:	f383 8811 	msr	BASEPRI, r3
  404690:	f3bf 8f6f 	isb	sy
  404694:	f3bf 8f4f 	dsb	sy
  404698:	b662      	cpsie	i
  40469a:	e7fe      	b.n	40469a <vPortFree+0x16>
  40469c:	4770      	bx	lr
	...

004046a0 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  4046a0:	b538      	push	{r3, r4, r5, lr}
  4046a2:	4604      	mov	r4, r0
  4046a4:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  4046a6:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4046a8:	b95a      	cbnz	r2, 4046c2 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4046aa:	6803      	ldr	r3, [r0, #0]
  4046ac:	2b00      	cmp	r3, #0
  4046ae:	d12e      	bne.n	40470e <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  4046b0:	6840      	ldr	r0, [r0, #4]
  4046b2:	4b1b      	ldr	r3, [pc, #108]	; (404720 <prvCopyDataToQueue+0x80>)
  4046b4:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  4046b6:	2300      	movs	r3, #0
  4046b8:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4046ba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4046bc:	3301      	adds	r3, #1
  4046be:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  4046c0:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  4046c2:	b96d      	cbnz	r5, 4046e0 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  4046c4:	6880      	ldr	r0, [r0, #8]
  4046c6:	4b17      	ldr	r3, [pc, #92]	; (404724 <prvCopyDataToQueue+0x84>)
  4046c8:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  4046ca:	68a3      	ldr	r3, [r4, #8]
  4046cc:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4046ce:	4413      	add	r3, r2
  4046d0:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4046d2:	6862      	ldr	r2, [r4, #4]
  4046d4:	4293      	cmp	r3, r2
  4046d6:	d31c      	bcc.n	404712 <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4046d8:	6823      	ldr	r3, [r4, #0]
  4046da:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  4046dc:	2000      	movs	r0, #0
  4046de:	e7ec      	b.n	4046ba <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4046e0:	68c0      	ldr	r0, [r0, #12]
  4046e2:	4b10      	ldr	r3, [pc, #64]	; (404724 <prvCopyDataToQueue+0x84>)
  4046e4:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4046e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4046e8:	425b      	negs	r3, r3
  4046ea:	68e2      	ldr	r2, [r4, #12]
  4046ec:	441a      	add	r2, r3
  4046ee:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4046f0:	6821      	ldr	r1, [r4, #0]
  4046f2:	428a      	cmp	r2, r1
  4046f4:	d202      	bcs.n	4046fc <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4046f6:	6862      	ldr	r2, [r4, #4]
  4046f8:	4413      	add	r3, r2
  4046fa:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  4046fc:	2d02      	cmp	r5, #2
  4046fe:	d10a      	bne.n	404716 <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  404700:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404702:	b153      	cbz	r3, 40471a <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  404704:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404706:	3b01      	subs	r3, #1
  404708:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  40470a:	2000      	movs	r0, #0
  40470c:	e7d5      	b.n	4046ba <prvCopyDataToQueue+0x1a>
  40470e:	2000      	movs	r0, #0
  404710:	e7d3      	b.n	4046ba <prvCopyDataToQueue+0x1a>
  404712:	2000      	movs	r0, #0
  404714:	e7d1      	b.n	4046ba <prvCopyDataToQueue+0x1a>
  404716:	2000      	movs	r0, #0
  404718:	e7cf      	b.n	4046ba <prvCopyDataToQueue+0x1a>
  40471a:	2000      	movs	r0, #0
  40471c:	e7cd      	b.n	4046ba <prvCopyDataToQueue+0x1a>
  40471e:	bf00      	nop
  404720:	004058f1 	.word	0x004058f1
  404724:	00406991 	.word	0x00406991

00404728 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  404728:	b530      	push	{r4, r5, lr}
  40472a:	b083      	sub	sp, #12
  40472c:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  40472e:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  404730:	b174      	cbz	r4, 404750 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  404732:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404734:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  404736:	429a      	cmp	r2, r3
  404738:	d315      	bcc.n	404766 <prvNotifyQueueSetContainer+0x3e>
  40473a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40473e:	b672      	cpsid	i
  404740:	f383 8811 	msr	BASEPRI, r3
  404744:	f3bf 8f6f 	isb	sy
  404748:	f3bf 8f4f 	dsb	sy
  40474c:	b662      	cpsie	i
  40474e:	e7fe      	b.n	40474e <prvNotifyQueueSetContainer+0x26>
  404750:	f04f 0380 	mov.w	r3, #128	; 0x80
  404754:	b672      	cpsid	i
  404756:	f383 8811 	msr	BASEPRI, r3
  40475a:	f3bf 8f6f 	isb	sy
  40475e:	f3bf 8f4f 	dsb	sy
  404762:	b662      	cpsie	i
  404764:	e7fe      	b.n	404764 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  404766:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404768:	4293      	cmp	r3, r2
  40476a:	d803      	bhi.n	404774 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  40476c:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  40476e:	4628      	mov	r0, r5
  404770:	b003      	add	sp, #12
  404772:	bd30      	pop	{r4, r5, pc}
  404774:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  404776:	a901      	add	r1, sp, #4
  404778:	4620      	mov	r0, r4
  40477a:	4b0b      	ldr	r3, [pc, #44]	; (4047a8 <prvNotifyQueueSetContainer+0x80>)
  40477c:	4798      	blx	r3
  40477e:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  404780:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404782:	f1b3 3fff 	cmp.w	r3, #4294967295
  404786:	d10a      	bne.n	40479e <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  404788:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40478a:	2b00      	cmp	r3, #0
  40478c:	d0ef      	beq.n	40476e <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  40478e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  404792:	4b06      	ldr	r3, [pc, #24]	; (4047ac <prvNotifyQueueSetContainer+0x84>)
  404794:	4798      	blx	r3
  404796:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  404798:	bf18      	it	ne
  40479a:	2501      	movne	r5, #1
  40479c:	e7e7      	b.n	40476e <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  40479e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4047a0:	3301      	adds	r3, #1
  4047a2:	64a3      	str	r3, [r4, #72]	; 0x48
  4047a4:	e7e3      	b.n	40476e <prvNotifyQueueSetContainer+0x46>
  4047a6:	bf00      	nop
  4047a8:	004046a1 	.word	0x004046a1
  4047ac:	004056c5 	.word	0x004056c5

004047b0 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  4047b0:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4047b2:	b172      	cbz	r2, 4047d2 <prvCopyDataFromQueue+0x22>
{
  4047b4:	b510      	push	{r4, lr}
  4047b6:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  4047b8:	68c4      	ldr	r4, [r0, #12]
  4047ba:	4414      	add	r4, r2
  4047bc:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  4047be:	6840      	ldr	r0, [r0, #4]
  4047c0:	4284      	cmp	r4, r0
  4047c2:	d301      	bcc.n	4047c8 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  4047c4:	6818      	ldr	r0, [r3, #0]
  4047c6:	60d8      	str	r0, [r3, #12]
  4047c8:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  4047ca:	68d9      	ldr	r1, [r3, #12]
  4047cc:	4b01      	ldr	r3, [pc, #4]	; (4047d4 <prvCopyDataFromQueue+0x24>)
  4047ce:	4798      	blx	r3
  4047d0:	bd10      	pop	{r4, pc}
  4047d2:	4770      	bx	lr
  4047d4:	00406991 	.word	0x00406991

004047d8 <prvUnlockQueue>:
{
  4047d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4047da:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  4047dc:	4b22      	ldr	r3, [pc, #136]	; (404868 <prvUnlockQueue+0x90>)
  4047de:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4047e0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4047e2:	2b00      	cmp	r3, #0
  4047e4:	dd1b      	ble.n	40481e <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4047e6:	4d21      	ldr	r5, [pc, #132]	; (40486c <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  4047e8:	4f21      	ldr	r7, [pc, #132]	; (404870 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4047ea:	4e22      	ldr	r6, [pc, #136]	; (404874 <prvUnlockQueue+0x9c>)
  4047ec:	e00b      	b.n	404806 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4047ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4047f0:	b1ab      	cbz	r3, 40481e <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4047f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4047f6:	47b0      	blx	r6
  4047f8:	b978      	cbnz	r0, 40481a <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  4047fa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4047fc:	3b01      	subs	r3, #1
  4047fe:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  404800:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404802:	2b00      	cmp	r3, #0
  404804:	dd0b      	ble.n	40481e <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  404806:	6d63      	ldr	r3, [r4, #84]	; 0x54
  404808:	2b00      	cmp	r3, #0
  40480a:	d0f0      	beq.n	4047ee <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  40480c:	2100      	movs	r1, #0
  40480e:	4620      	mov	r0, r4
  404810:	47a8      	blx	r5
  404812:	2801      	cmp	r0, #1
  404814:	d1f1      	bne.n	4047fa <prvUnlockQueue+0x22>
						vTaskMissedYield();
  404816:	47b8      	blx	r7
  404818:	e7ef      	b.n	4047fa <prvUnlockQueue+0x22>
							vTaskMissedYield();
  40481a:	47b8      	blx	r7
  40481c:	e7ed      	b.n	4047fa <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  40481e:	f04f 33ff 	mov.w	r3, #4294967295
  404822:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  404824:	4b14      	ldr	r3, [pc, #80]	; (404878 <prvUnlockQueue+0xa0>)
  404826:	4798      	blx	r3
	taskENTER_CRITICAL();
  404828:	4b0f      	ldr	r3, [pc, #60]	; (404868 <prvUnlockQueue+0x90>)
  40482a:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40482c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40482e:	2b00      	cmp	r3, #0
  404830:	dd14      	ble.n	40485c <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404832:	6923      	ldr	r3, [r4, #16]
  404834:	b193      	cbz	r3, 40485c <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  404836:	f104 0610 	add.w	r6, r4, #16
  40483a:	4d0e      	ldr	r5, [pc, #56]	; (404874 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  40483c:	4f0c      	ldr	r7, [pc, #48]	; (404870 <prvUnlockQueue+0x98>)
  40483e:	e007      	b.n	404850 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  404840:	6c63      	ldr	r3, [r4, #68]	; 0x44
  404842:	3b01      	subs	r3, #1
  404844:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  404846:	6c63      	ldr	r3, [r4, #68]	; 0x44
  404848:	2b00      	cmp	r3, #0
  40484a:	dd07      	ble.n	40485c <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40484c:	6923      	ldr	r3, [r4, #16]
  40484e:	b12b      	cbz	r3, 40485c <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  404850:	4630      	mov	r0, r6
  404852:	47a8      	blx	r5
  404854:	2800      	cmp	r0, #0
  404856:	d0f3      	beq.n	404840 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  404858:	47b8      	blx	r7
  40485a:	e7f1      	b.n	404840 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  40485c:	f04f 33ff 	mov.w	r3, #4294967295
  404860:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  404862:	4b05      	ldr	r3, [pc, #20]	; (404878 <prvUnlockQueue+0xa0>)
  404864:	4798      	blx	r3
  404866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404868:	00404459 	.word	0x00404459
  40486c:	00404729 	.word	0x00404729
  404870:	00405821 	.word	0x00405821
  404874:	004056c5 	.word	0x004056c5
  404878:	004044a5 	.word	0x004044a5

0040487c <xQueueGenericReset>:
{
  40487c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  40487e:	b308      	cbz	r0, 4048c4 <xQueueGenericReset+0x48>
  404880:	4604      	mov	r4, r0
  404882:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  404884:	4b1d      	ldr	r3, [pc, #116]	; (4048fc <xQueueGenericReset+0x80>)
  404886:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  404888:	6822      	ldr	r2, [r4, #0]
  40488a:	6c21      	ldr	r1, [r4, #64]	; 0x40
  40488c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40488e:	fb03 f301 	mul.w	r3, r3, r1
  404892:	18d0      	adds	r0, r2, r3
  404894:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  404896:	2000      	movs	r0, #0
  404898:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40489a:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  40489c:	1a5b      	subs	r3, r3, r1
  40489e:	4413      	add	r3, r2
  4048a0:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4048a2:	f04f 33ff 	mov.w	r3, #4294967295
  4048a6:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4048a8:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  4048aa:	b9fd      	cbnz	r5, 4048ec <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4048ac:	6923      	ldr	r3, [r4, #16]
  4048ae:	b12b      	cbz	r3, 4048bc <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4048b0:	f104 0010 	add.w	r0, r4, #16
  4048b4:	4b12      	ldr	r3, [pc, #72]	; (404900 <xQueueGenericReset+0x84>)
  4048b6:	4798      	blx	r3
  4048b8:	2801      	cmp	r0, #1
  4048ba:	d00e      	beq.n	4048da <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  4048bc:	4b11      	ldr	r3, [pc, #68]	; (404904 <xQueueGenericReset+0x88>)
  4048be:	4798      	blx	r3
}
  4048c0:	2001      	movs	r0, #1
  4048c2:	bd38      	pop	{r3, r4, r5, pc}
  4048c4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4048c8:	b672      	cpsid	i
  4048ca:	f383 8811 	msr	BASEPRI, r3
  4048ce:	f3bf 8f6f 	isb	sy
  4048d2:	f3bf 8f4f 	dsb	sy
  4048d6:	b662      	cpsie	i
  4048d8:	e7fe      	b.n	4048d8 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  4048da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4048de:	4b0a      	ldr	r3, [pc, #40]	; (404908 <xQueueGenericReset+0x8c>)
  4048e0:	601a      	str	r2, [r3, #0]
  4048e2:	f3bf 8f4f 	dsb	sy
  4048e6:	f3bf 8f6f 	isb	sy
  4048ea:	e7e7      	b.n	4048bc <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4048ec:	f104 0010 	add.w	r0, r4, #16
  4048f0:	4d06      	ldr	r5, [pc, #24]	; (40490c <xQueueGenericReset+0x90>)
  4048f2:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4048f4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4048f8:	47a8      	blx	r5
  4048fa:	e7df      	b.n	4048bc <xQueueGenericReset+0x40>
  4048fc:	00404459 	.word	0x00404459
  404900:	004056c5 	.word	0x004056c5
  404904:	004044a5 	.word	0x004044a5
  404908:	e000ed04 	.word	0xe000ed04
  40490c:	00404331 	.word	0x00404331

00404910 <xQueueGenericCreate>:
{
  404910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  404912:	b950      	cbnz	r0, 40492a <xQueueGenericCreate+0x1a>
  404914:	f04f 0380 	mov.w	r3, #128	; 0x80
  404918:	b672      	cpsid	i
  40491a:	f383 8811 	msr	BASEPRI, r3
  40491e:	f3bf 8f6f 	isb	sy
  404922:	f3bf 8f4f 	dsb	sy
  404926:	b662      	cpsie	i
  404928:	e7fe      	b.n	404928 <xQueueGenericCreate+0x18>
  40492a:	4606      	mov	r6, r0
  40492c:	4617      	mov	r7, r2
  40492e:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  404930:	b189      	cbz	r1, 404956 <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  404932:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  404936:	3059      	adds	r0, #89	; 0x59
  404938:	4b12      	ldr	r3, [pc, #72]	; (404984 <xQueueGenericCreate+0x74>)
  40493a:	4798      	blx	r3
	if( pxNewQueue != NULL )
  40493c:	4604      	mov	r4, r0
  40493e:	b9e8      	cbnz	r0, 40497c <xQueueGenericCreate+0x6c>
  404940:	f04f 0380 	mov.w	r3, #128	; 0x80
  404944:	b672      	cpsid	i
  404946:	f383 8811 	msr	BASEPRI, r3
  40494a:	f3bf 8f6f 	isb	sy
  40494e:	f3bf 8f4f 	dsb	sy
  404952:	b662      	cpsie	i
  404954:	e7fe      	b.n	404954 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  404956:	2058      	movs	r0, #88	; 0x58
  404958:	4b0a      	ldr	r3, [pc, #40]	; (404984 <xQueueGenericCreate+0x74>)
  40495a:	4798      	blx	r3
	if( pxNewQueue != NULL )
  40495c:	4604      	mov	r4, r0
  40495e:	2800      	cmp	r0, #0
  404960:	d0ee      	beq.n	404940 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  404962:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  404964:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  404966:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  404968:	2101      	movs	r1, #1
  40496a:	4620      	mov	r0, r4
  40496c:	4b06      	ldr	r3, [pc, #24]	; (404988 <xQueueGenericCreate+0x78>)
  40496e:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  404970:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  404974:	2300      	movs	r3, #0
  404976:	6563      	str	r3, [r4, #84]	; 0x54
}
  404978:	4620      	mov	r0, r4
  40497a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  40497c:	f100 0358 	add.w	r3, r0, #88	; 0x58
  404980:	6003      	str	r3, [r0, #0]
  404982:	e7ef      	b.n	404964 <xQueueGenericCreate+0x54>
  404984:	00404615 	.word	0x00404615
  404988:	0040487d 	.word	0x0040487d

0040498c <xQueueGenericSend>:
{
  40498c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404990:	b085      	sub	sp, #20
  404992:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  404994:	b1b8      	cbz	r0, 4049c6 <xQueueGenericSend+0x3a>
  404996:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  404998:	b301      	cbz	r1, 4049dc <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40499a:	2b02      	cmp	r3, #2
  40499c:	d02c      	beq.n	4049f8 <xQueueGenericSend+0x6c>
  40499e:	461d      	mov	r5, r3
  4049a0:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4049a2:	4b66      	ldr	r3, [pc, #408]	; (404b3c <xQueueGenericSend+0x1b0>)
  4049a4:	4798      	blx	r3
  4049a6:	2800      	cmp	r0, #0
  4049a8:	d134      	bne.n	404a14 <xQueueGenericSend+0x88>
  4049aa:	9b01      	ldr	r3, [sp, #4]
  4049ac:	2b00      	cmp	r3, #0
  4049ae:	d038      	beq.n	404a22 <xQueueGenericSend+0x96>
  4049b0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4049b4:	b672      	cpsid	i
  4049b6:	f383 8811 	msr	BASEPRI, r3
  4049ba:	f3bf 8f6f 	isb	sy
  4049be:	f3bf 8f4f 	dsb	sy
  4049c2:	b662      	cpsie	i
  4049c4:	e7fe      	b.n	4049c4 <xQueueGenericSend+0x38>
  4049c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4049ca:	b672      	cpsid	i
  4049cc:	f383 8811 	msr	BASEPRI, r3
  4049d0:	f3bf 8f6f 	isb	sy
  4049d4:	f3bf 8f4f 	dsb	sy
  4049d8:	b662      	cpsie	i
  4049da:	e7fe      	b.n	4049da <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4049dc:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4049de:	2a00      	cmp	r2, #0
  4049e0:	d0db      	beq.n	40499a <xQueueGenericSend+0xe>
  4049e2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4049e6:	b672      	cpsid	i
  4049e8:	f383 8811 	msr	BASEPRI, r3
  4049ec:	f3bf 8f6f 	isb	sy
  4049f0:	f3bf 8f4f 	dsb	sy
  4049f4:	b662      	cpsie	i
  4049f6:	e7fe      	b.n	4049f6 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4049f8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  4049fa:	2a01      	cmp	r2, #1
  4049fc:	d0cf      	beq.n	40499e <xQueueGenericSend+0x12>
  4049fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  404a02:	b672      	cpsid	i
  404a04:	f383 8811 	msr	BASEPRI, r3
  404a08:	f3bf 8f6f 	isb	sy
  404a0c:	f3bf 8f4f 	dsb	sy
  404a10:	b662      	cpsie	i
  404a12:	e7fe      	b.n	404a12 <xQueueGenericSend+0x86>
  404a14:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  404a16:	4e4a      	ldr	r6, [pc, #296]	; (404b40 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  404a18:	f8df a150 	ldr.w	sl, [pc, #336]	; 404b6c <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  404a1c:	f8df 912c 	ldr.w	r9, [pc, #300]	; 404b4c <xQueueGenericSend+0x1c0>
  404a20:	e042      	b.n	404aa8 <xQueueGenericSend+0x11c>
  404a22:	2700      	movs	r7, #0
  404a24:	e7f7      	b.n	404a16 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  404a26:	462a      	mov	r2, r5
  404a28:	4641      	mov	r1, r8
  404a2a:	4620      	mov	r0, r4
  404a2c:	4b45      	ldr	r3, [pc, #276]	; (404b44 <xQueueGenericSend+0x1b8>)
  404a2e:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  404a30:	6d63      	ldr	r3, [r4, #84]	; 0x54
  404a32:	b19b      	cbz	r3, 404a5c <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  404a34:	4629      	mov	r1, r5
  404a36:	4620      	mov	r0, r4
  404a38:	4b43      	ldr	r3, [pc, #268]	; (404b48 <xQueueGenericSend+0x1bc>)
  404a3a:	4798      	blx	r3
  404a3c:	2801      	cmp	r0, #1
  404a3e:	d107      	bne.n	404a50 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  404a40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404a44:	4b41      	ldr	r3, [pc, #260]	; (404b4c <xQueueGenericSend+0x1c0>)
  404a46:	601a      	str	r2, [r3, #0]
  404a48:	f3bf 8f4f 	dsb	sy
  404a4c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  404a50:	4b3f      	ldr	r3, [pc, #252]	; (404b50 <xQueueGenericSend+0x1c4>)
  404a52:	4798      	blx	r3
				return pdPASS;
  404a54:	2001      	movs	r0, #1
}
  404a56:	b005      	add	sp, #20
  404a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404a5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404a5e:	b173      	cbz	r3, 404a7e <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  404a60:	f104 0024 	add.w	r0, r4, #36	; 0x24
  404a64:	4b3b      	ldr	r3, [pc, #236]	; (404b54 <xQueueGenericSend+0x1c8>)
  404a66:	4798      	blx	r3
  404a68:	2801      	cmp	r0, #1
  404a6a:	d1f1      	bne.n	404a50 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  404a6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404a70:	4b36      	ldr	r3, [pc, #216]	; (404b4c <xQueueGenericSend+0x1c0>)
  404a72:	601a      	str	r2, [r3, #0]
  404a74:	f3bf 8f4f 	dsb	sy
  404a78:	f3bf 8f6f 	isb	sy
  404a7c:	e7e8      	b.n	404a50 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  404a7e:	2800      	cmp	r0, #0
  404a80:	d0e6      	beq.n	404a50 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  404a82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404a86:	4b31      	ldr	r3, [pc, #196]	; (404b4c <xQueueGenericSend+0x1c0>)
  404a88:	601a      	str	r2, [r3, #0]
  404a8a:	f3bf 8f4f 	dsb	sy
  404a8e:	f3bf 8f6f 	isb	sy
  404a92:	e7dd      	b.n	404a50 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  404a94:	4b2e      	ldr	r3, [pc, #184]	; (404b50 <xQueueGenericSend+0x1c4>)
  404a96:	4798      	blx	r3
					return errQUEUE_FULL;
  404a98:	2000      	movs	r0, #0
  404a9a:	e7dc      	b.n	404a56 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  404a9c:	4620      	mov	r0, r4
  404a9e:	4b2e      	ldr	r3, [pc, #184]	; (404b58 <xQueueGenericSend+0x1cc>)
  404aa0:	4798      	blx	r3
				( void ) xTaskResumeAll();
  404aa2:	4b2e      	ldr	r3, [pc, #184]	; (404b5c <xQueueGenericSend+0x1d0>)
  404aa4:	4798      	blx	r3
  404aa6:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  404aa8:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  404aaa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404aac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  404aae:	429a      	cmp	r2, r3
  404ab0:	d3b9      	bcc.n	404a26 <xQueueGenericSend+0x9a>
  404ab2:	2d02      	cmp	r5, #2
  404ab4:	d0b7      	beq.n	404a26 <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  404ab6:	9b01      	ldr	r3, [sp, #4]
  404ab8:	2b00      	cmp	r3, #0
  404aba:	d0eb      	beq.n	404a94 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  404abc:	b90f      	cbnz	r7, 404ac2 <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  404abe:	a802      	add	r0, sp, #8
  404ac0:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  404ac2:	4b23      	ldr	r3, [pc, #140]	; (404b50 <xQueueGenericSend+0x1c4>)
  404ac4:	4798      	blx	r3
		vTaskSuspendAll();
  404ac6:	4b26      	ldr	r3, [pc, #152]	; (404b60 <xQueueGenericSend+0x1d4>)
  404ac8:	4798      	blx	r3
		prvLockQueue( pxQueue );
  404aca:	47b0      	blx	r6
  404acc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  404ace:	f1b3 3fff 	cmp.w	r3, #4294967295
  404ad2:	d101      	bne.n	404ad8 <xQueueGenericSend+0x14c>
  404ad4:	2300      	movs	r3, #0
  404ad6:	6463      	str	r3, [r4, #68]	; 0x44
  404ad8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404ada:	f1b3 3fff 	cmp.w	r3, #4294967295
  404ade:	d101      	bne.n	404ae4 <xQueueGenericSend+0x158>
  404ae0:	2300      	movs	r3, #0
  404ae2:	64a3      	str	r3, [r4, #72]	; 0x48
  404ae4:	4b1a      	ldr	r3, [pc, #104]	; (404b50 <xQueueGenericSend+0x1c4>)
  404ae6:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  404ae8:	a901      	add	r1, sp, #4
  404aea:	a802      	add	r0, sp, #8
  404aec:	4b1d      	ldr	r3, [pc, #116]	; (404b64 <xQueueGenericSend+0x1d8>)
  404aee:	4798      	blx	r3
  404af0:	b9e0      	cbnz	r0, 404b2c <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  404af2:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  404af4:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  404af8:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  404afa:	4b15      	ldr	r3, [pc, #84]	; (404b50 <xQueueGenericSend+0x1c4>)
  404afc:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  404afe:	45bb      	cmp	fp, r7
  404b00:	d1cc      	bne.n	404a9c <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  404b02:	9901      	ldr	r1, [sp, #4]
  404b04:	f104 0010 	add.w	r0, r4, #16
  404b08:	4b17      	ldr	r3, [pc, #92]	; (404b68 <xQueueGenericSend+0x1dc>)
  404b0a:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  404b0c:	4620      	mov	r0, r4
  404b0e:	4b12      	ldr	r3, [pc, #72]	; (404b58 <xQueueGenericSend+0x1cc>)
  404b10:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  404b12:	4b12      	ldr	r3, [pc, #72]	; (404b5c <xQueueGenericSend+0x1d0>)
  404b14:	4798      	blx	r3
  404b16:	2800      	cmp	r0, #0
  404b18:	d1c5      	bne.n	404aa6 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  404b1a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  404b1e:	f8c9 3000 	str.w	r3, [r9]
  404b22:	f3bf 8f4f 	dsb	sy
  404b26:	f3bf 8f6f 	isb	sy
  404b2a:	e7bc      	b.n	404aa6 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  404b2c:	4620      	mov	r0, r4
  404b2e:	4b0a      	ldr	r3, [pc, #40]	; (404b58 <xQueueGenericSend+0x1cc>)
  404b30:	4798      	blx	r3
			( void ) xTaskResumeAll();
  404b32:	4b0a      	ldr	r3, [pc, #40]	; (404b5c <xQueueGenericSend+0x1d0>)
  404b34:	4798      	blx	r3
			return errQUEUE_FULL;
  404b36:	2000      	movs	r0, #0
  404b38:	e78d      	b.n	404a56 <xQueueGenericSend+0xca>
  404b3a:	bf00      	nop
  404b3c:	0040582d 	.word	0x0040582d
  404b40:	00404459 	.word	0x00404459
  404b44:	004046a1 	.word	0x004046a1
  404b48:	00404729 	.word	0x00404729
  404b4c:	e000ed04 	.word	0xe000ed04
  404b50:	004044a5 	.word	0x004044a5
  404b54:	004056c5 	.word	0x004056c5
  404b58:	004047d9 	.word	0x004047d9
  404b5c:	00405379 	.word	0x00405379
  404b60:	00405211 	.word	0x00405211
  404b64:	0040578d 	.word	0x0040578d
  404b68:	004055c1 	.word	0x004055c1
  404b6c:	0040575d 	.word	0x0040575d

00404b70 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  404b70:	2800      	cmp	r0, #0
  404b72:	d036      	beq.n	404be2 <xQueueGenericSendFromISR+0x72>
{
  404b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b78:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  404b7a:	2900      	cmp	r1, #0
  404b7c:	d03c      	beq.n	404bf8 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  404b7e:	2b02      	cmp	r3, #2
  404b80:	d048      	beq.n	404c14 <xQueueGenericSendFromISR+0xa4>
  404b82:	461e      	mov	r6, r3
  404b84:	4615      	mov	r5, r2
  404b86:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  404b88:	4b35      	ldr	r3, [pc, #212]	; (404c60 <xQueueGenericSendFromISR+0xf0>)
  404b8a:	4798      	blx	r3
	__asm volatile
  404b8c:	f3ef 8711 	mrs	r7, BASEPRI
  404b90:	f04f 0380 	mov.w	r3, #128	; 0x80
  404b94:	b672      	cpsid	i
  404b96:	f383 8811 	msr	BASEPRI, r3
  404b9a:	f3bf 8f6f 	isb	sy
  404b9e:	f3bf 8f4f 	dsb	sy
  404ba2:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  404ba4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404ba6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  404ba8:	429a      	cmp	r2, r3
  404baa:	d301      	bcc.n	404bb0 <xQueueGenericSendFromISR+0x40>
  404bac:	2e02      	cmp	r6, #2
  404bae:	d14f      	bne.n	404c50 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  404bb0:	4632      	mov	r2, r6
  404bb2:	4641      	mov	r1, r8
  404bb4:	4620      	mov	r0, r4
  404bb6:	4b2b      	ldr	r3, [pc, #172]	; (404c64 <xQueueGenericSendFromISR+0xf4>)
  404bb8:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  404bba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
  404bc0:	d141      	bne.n	404c46 <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  404bc2:	6d63      	ldr	r3, [r4, #84]	; 0x54
  404bc4:	2b00      	cmp	r3, #0
  404bc6:	d033      	beq.n	404c30 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  404bc8:	4631      	mov	r1, r6
  404bca:	4620      	mov	r0, r4
  404bcc:	4b26      	ldr	r3, [pc, #152]	; (404c68 <xQueueGenericSendFromISR+0xf8>)
  404bce:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  404bd0:	2d00      	cmp	r5, #0
  404bd2:	d03f      	beq.n	404c54 <xQueueGenericSendFromISR+0xe4>
  404bd4:	2801      	cmp	r0, #1
  404bd6:	d13d      	bne.n	404c54 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  404bd8:	6028      	str	r0, [r5, #0]
	__asm volatile
  404bda:	f387 8811 	msr	BASEPRI, r7
}
  404bde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  404be2:	f04f 0380 	mov.w	r3, #128	; 0x80
  404be6:	b672      	cpsid	i
  404be8:	f383 8811 	msr	BASEPRI, r3
  404bec:	f3bf 8f6f 	isb	sy
  404bf0:	f3bf 8f4f 	dsb	sy
  404bf4:	b662      	cpsie	i
  404bf6:	e7fe      	b.n	404bf6 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  404bf8:	6c00      	ldr	r0, [r0, #64]	; 0x40
  404bfa:	2800      	cmp	r0, #0
  404bfc:	d0bf      	beq.n	404b7e <xQueueGenericSendFromISR+0xe>
  404bfe:	f04f 0380 	mov.w	r3, #128	; 0x80
  404c02:	b672      	cpsid	i
  404c04:	f383 8811 	msr	BASEPRI, r3
  404c08:	f3bf 8f6f 	isb	sy
  404c0c:	f3bf 8f4f 	dsb	sy
  404c10:	b662      	cpsie	i
  404c12:	e7fe      	b.n	404c12 <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  404c14:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  404c16:	2801      	cmp	r0, #1
  404c18:	d0b3      	beq.n	404b82 <xQueueGenericSendFromISR+0x12>
  404c1a:	f04f 0380 	mov.w	r3, #128	; 0x80
  404c1e:	b672      	cpsid	i
  404c20:	f383 8811 	msr	BASEPRI, r3
  404c24:	f3bf 8f6f 	isb	sy
  404c28:	f3bf 8f4f 	dsb	sy
  404c2c:	b662      	cpsie	i
  404c2e:	e7fe      	b.n	404c2e <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404c30:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404c32:	b18b      	cbz	r3, 404c58 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  404c34:	f104 0024 	add.w	r0, r4, #36	; 0x24
  404c38:	4b0c      	ldr	r3, [pc, #48]	; (404c6c <xQueueGenericSendFromISR+0xfc>)
  404c3a:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  404c3c:	b175      	cbz	r5, 404c5c <xQueueGenericSendFromISR+0xec>
  404c3e:	b168      	cbz	r0, 404c5c <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  404c40:	2001      	movs	r0, #1
  404c42:	6028      	str	r0, [r5, #0]
  404c44:	e7c9      	b.n	404bda <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  404c46:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404c48:	3301      	adds	r3, #1
  404c4a:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  404c4c:	2001      	movs	r0, #1
  404c4e:	e7c4      	b.n	404bda <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  404c50:	2000      	movs	r0, #0
  404c52:	e7c2      	b.n	404bda <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  404c54:	2001      	movs	r0, #1
  404c56:	e7c0      	b.n	404bda <xQueueGenericSendFromISR+0x6a>
  404c58:	2001      	movs	r0, #1
  404c5a:	e7be      	b.n	404bda <xQueueGenericSendFromISR+0x6a>
  404c5c:	2001      	movs	r0, #1
  404c5e:	e7bc      	b.n	404bda <xQueueGenericSendFromISR+0x6a>
  404c60:	004045b1 	.word	0x004045b1
  404c64:	004046a1 	.word	0x004046a1
  404c68:	00404729 	.word	0x00404729
  404c6c:	004056c5 	.word	0x004056c5

00404c70 <xQueueGenericReceive>:
{
  404c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404c74:	b084      	sub	sp, #16
  404c76:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  404c78:	b198      	cbz	r0, 404ca2 <xQueueGenericReceive+0x32>
  404c7a:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  404c7c:	b1e1      	cbz	r1, 404cb8 <xQueueGenericReceive+0x48>
  404c7e:	4698      	mov	r8, r3
  404c80:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  404c82:	4b61      	ldr	r3, [pc, #388]	; (404e08 <xQueueGenericReceive+0x198>)
  404c84:	4798      	blx	r3
  404c86:	bb28      	cbnz	r0, 404cd4 <xQueueGenericReceive+0x64>
  404c88:	9b01      	ldr	r3, [sp, #4]
  404c8a:	b353      	cbz	r3, 404ce2 <xQueueGenericReceive+0x72>
  404c8c:	f04f 0380 	mov.w	r3, #128	; 0x80
  404c90:	b672      	cpsid	i
  404c92:	f383 8811 	msr	BASEPRI, r3
  404c96:	f3bf 8f6f 	isb	sy
  404c9a:	f3bf 8f4f 	dsb	sy
  404c9e:	b662      	cpsie	i
  404ca0:	e7fe      	b.n	404ca0 <xQueueGenericReceive+0x30>
  404ca2:	f04f 0380 	mov.w	r3, #128	; 0x80
  404ca6:	b672      	cpsid	i
  404ca8:	f383 8811 	msr	BASEPRI, r3
  404cac:	f3bf 8f6f 	isb	sy
  404cb0:	f3bf 8f4f 	dsb	sy
  404cb4:	b662      	cpsie	i
  404cb6:	e7fe      	b.n	404cb6 <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  404cb8:	6c02      	ldr	r2, [r0, #64]	; 0x40
  404cba:	2a00      	cmp	r2, #0
  404cbc:	d0df      	beq.n	404c7e <xQueueGenericReceive+0xe>
  404cbe:	f04f 0380 	mov.w	r3, #128	; 0x80
  404cc2:	b672      	cpsid	i
  404cc4:	f383 8811 	msr	BASEPRI, r3
  404cc8:	f3bf 8f6f 	isb	sy
  404ccc:	f3bf 8f4f 	dsb	sy
  404cd0:	b662      	cpsie	i
  404cd2:	e7fe      	b.n	404cd2 <xQueueGenericReceive+0x62>
  404cd4:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  404cd6:	4d4d      	ldr	r5, [pc, #308]	; (404e0c <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  404cd8:	f8df a160 	ldr.w	sl, [pc, #352]	; 404e3c <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  404cdc:	f8df 913c 	ldr.w	r9, [pc, #316]	; 404e1c <xQueueGenericReceive+0x1ac>
  404ce0:	e04b      	b.n	404d7a <xQueueGenericReceive+0x10a>
  404ce2:	2600      	movs	r6, #0
  404ce4:	e7f7      	b.n	404cd6 <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  404ce6:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  404ce8:	4639      	mov	r1, r7
  404cea:	4620      	mov	r0, r4
  404cec:	4b48      	ldr	r3, [pc, #288]	; (404e10 <xQueueGenericReceive+0x1a0>)
  404cee:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  404cf0:	f1b8 0f00 	cmp.w	r8, #0
  404cf4:	d11d      	bne.n	404d32 <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  404cf6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404cf8:	3b01      	subs	r3, #1
  404cfa:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  404cfc:	6823      	ldr	r3, [r4, #0]
  404cfe:	b913      	cbnz	r3, 404d06 <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  404d00:	4b44      	ldr	r3, [pc, #272]	; (404e14 <xQueueGenericReceive+0x1a4>)
  404d02:	4798      	blx	r3
  404d04:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404d06:	6923      	ldr	r3, [r4, #16]
  404d08:	b16b      	cbz	r3, 404d26 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  404d0a:	f104 0010 	add.w	r0, r4, #16
  404d0e:	4b42      	ldr	r3, [pc, #264]	; (404e18 <xQueueGenericReceive+0x1a8>)
  404d10:	4798      	blx	r3
  404d12:	2801      	cmp	r0, #1
  404d14:	d107      	bne.n	404d26 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  404d16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404d1a:	4b40      	ldr	r3, [pc, #256]	; (404e1c <xQueueGenericReceive+0x1ac>)
  404d1c:	601a      	str	r2, [r3, #0]
  404d1e:	f3bf 8f4f 	dsb	sy
  404d22:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  404d26:	4b3e      	ldr	r3, [pc, #248]	; (404e20 <xQueueGenericReceive+0x1b0>)
  404d28:	4798      	blx	r3
				return pdPASS;
  404d2a:	2001      	movs	r0, #1
}
  404d2c:	b004      	add	sp, #16
  404d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  404d32:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404d34:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404d36:	2b00      	cmp	r3, #0
  404d38:	d0f5      	beq.n	404d26 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  404d3a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  404d3e:	4b36      	ldr	r3, [pc, #216]	; (404e18 <xQueueGenericReceive+0x1a8>)
  404d40:	4798      	blx	r3
  404d42:	2800      	cmp	r0, #0
  404d44:	d0ef      	beq.n	404d26 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  404d46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404d4a:	4b34      	ldr	r3, [pc, #208]	; (404e1c <xQueueGenericReceive+0x1ac>)
  404d4c:	601a      	str	r2, [r3, #0]
  404d4e:	f3bf 8f4f 	dsb	sy
  404d52:	f3bf 8f6f 	isb	sy
  404d56:	e7e6      	b.n	404d26 <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  404d58:	4b31      	ldr	r3, [pc, #196]	; (404e20 <xQueueGenericReceive+0x1b0>)
  404d5a:	4798      	blx	r3
					return errQUEUE_EMPTY;
  404d5c:	2000      	movs	r0, #0
  404d5e:	e7e5      	b.n	404d2c <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  404d60:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  404d62:	6860      	ldr	r0, [r4, #4]
  404d64:	4b2f      	ldr	r3, [pc, #188]	; (404e24 <xQueueGenericReceive+0x1b4>)
  404d66:	4798      	blx	r3
						taskEXIT_CRITICAL();
  404d68:	4b2d      	ldr	r3, [pc, #180]	; (404e20 <xQueueGenericReceive+0x1b0>)
  404d6a:	4798      	blx	r3
  404d6c:	e030      	b.n	404dd0 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  404d6e:	4620      	mov	r0, r4
  404d70:	4b2d      	ldr	r3, [pc, #180]	; (404e28 <xQueueGenericReceive+0x1b8>)
  404d72:	4798      	blx	r3
				( void ) xTaskResumeAll();
  404d74:	4b2d      	ldr	r3, [pc, #180]	; (404e2c <xQueueGenericReceive+0x1bc>)
  404d76:	4798      	blx	r3
  404d78:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  404d7a:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  404d7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404d7e:	2b00      	cmp	r3, #0
  404d80:	d1b1      	bne.n	404ce6 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  404d82:	9b01      	ldr	r3, [sp, #4]
  404d84:	2b00      	cmp	r3, #0
  404d86:	d0e7      	beq.n	404d58 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  404d88:	b90e      	cbnz	r6, 404d8e <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  404d8a:	a802      	add	r0, sp, #8
  404d8c:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  404d8e:	4b24      	ldr	r3, [pc, #144]	; (404e20 <xQueueGenericReceive+0x1b0>)
  404d90:	4798      	blx	r3
		vTaskSuspendAll();
  404d92:	4b27      	ldr	r3, [pc, #156]	; (404e30 <xQueueGenericReceive+0x1c0>)
  404d94:	4798      	blx	r3
		prvLockQueue( pxQueue );
  404d96:	47a8      	blx	r5
  404d98:	6c63      	ldr	r3, [r4, #68]	; 0x44
  404d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
  404d9e:	d101      	bne.n	404da4 <xQueueGenericReceive+0x134>
  404da0:	2300      	movs	r3, #0
  404da2:	6463      	str	r3, [r4, #68]	; 0x44
  404da4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404da6:	f1b3 3fff 	cmp.w	r3, #4294967295
  404daa:	d101      	bne.n	404db0 <xQueueGenericReceive+0x140>
  404dac:	2300      	movs	r3, #0
  404dae:	64a3      	str	r3, [r4, #72]	; 0x48
  404db0:	4b1b      	ldr	r3, [pc, #108]	; (404e20 <xQueueGenericReceive+0x1b0>)
  404db2:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  404db4:	a901      	add	r1, sp, #4
  404db6:	a802      	add	r0, sp, #8
  404db8:	4b1e      	ldr	r3, [pc, #120]	; (404e34 <xQueueGenericReceive+0x1c4>)
  404dba:	4798      	blx	r3
  404dbc:	b9e8      	cbnz	r0, 404dfa <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  404dbe:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  404dc0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  404dc2:	4b17      	ldr	r3, [pc, #92]	; (404e20 <xQueueGenericReceive+0x1b0>)
  404dc4:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  404dc6:	2e00      	cmp	r6, #0
  404dc8:	d1d1      	bne.n	404d6e <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  404dca:	6823      	ldr	r3, [r4, #0]
  404dcc:	2b00      	cmp	r3, #0
  404dce:	d0c7      	beq.n	404d60 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  404dd0:	9901      	ldr	r1, [sp, #4]
  404dd2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  404dd6:	4b18      	ldr	r3, [pc, #96]	; (404e38 <xQueueGenericReceive+0x1c8>)
  404dd8:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  404dda:	4620      	mov	r0, r4
  404ddc:	4b12      	ldr	r3, [pc, #72]	; (404e28 <xQueueGenericReceive+0x1b8>)
  404dde:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  404de0:	4b12      	ldr	r3, [pc, #72]	; (404e2c <xQueueGenericReceive+0x1bc>)
  404de2:	4798      	blx	r3
  404de4:	2800      	cmp	r0, #0
  404de6:	d1c7      	bne.n	404d78 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  404de8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  404dec:	f8c9 3000 	str.w	r3, [r9]
  404df0:	f3bf 8f4f 	dsb	sy
  404df4:	f3bf 8f6f 	isb	sy
  404df8:	e7be      	b.n	404d78 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  404dfa:	4620      	mov	r0, r4
  404dfc:	4b0a      	ldr	r3, [pc, #40]	; (404e28 <xQueueGenericReceive+0x1b8>)
  404dfe:	4798      	blx	r3
			( void ) xTaskResumeAll();
  404e00:	4b0a      	ldr	r3, [pc, #40]	; (404e2c <xQueueGenericReceive+0x1bc>)
  404e02:	4798      	blx	r3
			return errQUEUE_EMPTY;
  404e04:	2000      	movs	r0, #0
  404e06:	e791      	b.n	404d2c <xQueueGenericReceive+0xbc>
  404e08:	0040582d 	.word	0x0040582d
  404e0c:	00404459 	.word	0x00404459
  404e10:	004047b1 	.word	0x004047b1
  404e14:	004059ad 	.word	0x004059ad
  404e18:	004056c5 	.word	0x004056c5
  404e1c:	e000ed04 	.word	0xe000ed04
  404e20:	004044a5 	.word	0x004044a5
  404e24:	0040584d 	.word	0x0040584d
  404e28:	004047d9 	.word	0x004047d9
  404e2c:	00405379 	.word	0x00405379
  404e30:	00405211 	.word	0x00405211
  404e34:	0040578d 	.word	0x0040578d
  404e38:	004055c1 	.word	0x004055c1
  404e3c:	0040575d 	.word	0x0040575d

00404e40 <vQueueAddToRegistry>:
	{
  404e40:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  404e42:	4b0b      	ldr	r3, [pc, #44]	; (404e70 <vQueueAddToRegistry+0x30>)
  404e44:	681b      	ldr	r3, [r3, #0]
  404e46:	b153      	cbz	r3, 404e5e <vQueueAddToRegistry+0x1e>
  404e48:	2301      	movs	r3, #1
  404e4a:	4c09      	ldr	r4, [pc, #36]	; (404e70 <vQueueAddToRegistry+0x30>)
  404e4c:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  404e50:	b132      	cbz	r2, 404e60 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  404e52:	3301      	adds	r3, #1
  404e54:	2b08      	cmp	r3, #8
  404e56:	d1f9      	bne.n	404e4c <vQueueAddToRegistry+0xc>
	}
  404e58:	f85d 4b04 	ldr.w	r4, [sp], #4
  404e5c:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  404e5e:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  404e60:	4a03      	ldr	r2, [pc, #12]	; (404e70 <vQueueAddToRegistry+0x30>)
  404e62:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  404e66:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  404e6a:	6058      	str	r0, [r3, #4]
				break;
  404e6c:	e7f4      	b.n	404e58 <vQueueAddToRegistry+0x18>
  404e6e:	bf00      	nop
  404e70:	2040c44c 	.word	0x2040c44c

00404e74 <vQueueWaitForMessageRestricted>:
	{
  404e74:	b570      	push	{r4, r5, r6, lr}
  404e76:	4604      	mov	r4, r0
  404e78:	460d      	mov	r5, r1
  404e7a:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  404e7c:	4b0f      	ldr	r3, [pc, #60]	; (404ebc <vQueueWaitForMessageRestricted+0x48>)
  404e7e:	4798      	blx	r3
  404e80:	6c63      	ldr	r3, [r4, #68]	; 0x44
  404e82:	f1b3 3fff 	cmp.w	r3, #4294967295
  404e86:	d00b      	beq.n	404ea0 <vQueueWaitForMessageRestricted+0x2c>
  404e88:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
  404e8e:	d00a      	beq.n	404ea6 <vQueueWaitForMessageRestricted+0x32>
  404e90:	4b0b      	ldr	r3, [pc, #44]	; (404ec0 <vQueueWaitForMessageRestricted+0x4c>)
  404e92:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  404e94:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404e96:	b14b      	cbz	r3, 404eac <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  404e98:	4620      	mov	r0, r4
  404e9a:	4b0a      	ldr	r3, [pc, #40]	; (404ec4 <vQueueWaitForMessageRestricted+0x50>)
  404e9c:	4798      	blx	r3
  404e9e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  404ea0:	2300      	movs	r3, #0
  404ea2:	6463      	str	r3, [r4, #68]	; 0x44
  404ea4:	e7f0      	b.n	404e88 <vQueueWaitForMessageRestricted+0x14>
  404ea6:	2300      	movs	r3, #0
  404ea8:	64a3      	str	r3, [r4, #72]	; 0x48
  404eaa:	e7f1      	b.n	404e90 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  404eac:	4632      	mov	r2, r6
  404eae:	4629      	mov	r1, r5
  404eb0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  404eb4:	4b04      	ldr	r3, [pc, #16]	; (404ec8 <vQueueWaitForMessageRestricted+0x54>)
  404eb6:	4798      	blx	r3
  404eb8:	e7ee      	b.n	404e98 <vQueueWaitForMessageRestricted+0x24>
  404eba:	bf00      	nop
  404ebc:	00404459 	.word	0x00404459
  404ec0:	004044a5 	.word	0x004044a5
  404ec4:	004047d9 	.word	0x004047d9
  404ec8:	00405645 	.word	0x00405645

00404ecc <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  404ecc:	4b08      	ldr	r3, [pc, #32]	; (404ef0 <prvResetNextTaskUnblockTime+0x24>)
  404ece:	681b      	ldr	r3, [r3, #0]
  404ed0:	681b      	ldr	r3, [r3, #0]
  404ed2:	b13b      	cbz	r3, 404ee4 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  404ed4:	4b06      	ldr	r3, [pc, #24]	; (404ef0 <prvResetNextTaskUnblockTime+0x24>)
  404ed6:	681b      	ldr	r3, [r3, #0]
  404ed8:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  404eda:	68db      	ldr	r3, [r3, #12]
  404edc:	685a      	ldr	r2, [r3, #4]
  404ede:	4b05      	ldr	r3, [pc, #20]	; (404ef4 <prvResetNextTaskUnblockTime+0x28>)
  404ee0:	601a      	str	r2, [r3, #0]
  404ee2:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  404ee4:	f04f 32ff 	mov.w	r2, #4294967295
  404ee8:	4b02      	ldr	r3, [pc, #8]	; (404ef4 <prvResetNextTaskUnblockTime+0x28>)
  404eea:	601a      	str	r2, [r3, #0]
  404eec:	4770      	bx	lr
  404eee:	bf00      	nop
  404ef0:	2040c2d4 	.word	0x2040c2d4
  404ef4:	2040c380 	.word	0x2040c380

00404ef8 <prvAddCurrentTaskToDelayedList>:
{
  404ef8:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  404efa:	4b0f      	ldr	r3, [pc, #60]	; (404f38 <prvAddCurrentTaskToDelayedList+0x40>)
  404efc:	681b      	ldr	r3, [r3, #0]
  404efe:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  404f00:	4b0e      	ldr	r3, [pc, #56]	; (404f3c <prvAddCurrentTaskToDelayedList+0x44>)
  404f02:	681b      	ldr	r3, [r3, #0]
  404f04:	4298      	cmp	r0, r3
  404f06:	d30e      	bcc.n	404f26 <prvAddCurrentTaskToDelayedList+0x2e>
  404f08:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  404f0a:	4b0d      	ldr	r3, [pc, #52]	; (404f40 <prvAddCurrentTaskToDelayedList+0x48>)
  404f0c:	6818      	ldr	r0, [r3, #0]
  404f0e:	4b0a      	ldr	r3, [pc, #40]	; (404f38 <prvAddCurrentTaskToDelayedList+0x40>)
  404f10:	6819      	ldr	r1, [r3, #0]
  404f12:	3104      	adds	r1, #4
  404f14:	4b0b      	ldr	r3, [pc, #44]	; (404f44 <prvAddCurrentTaskToDelayedList+0x4c>)
  404f16:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  404f18:	4b0b      	ldr	r3, [pc, #44]	; (404f48 <prvAddCurrentTaskToDelayedList+0x50>)
  404f1a:	681b      	ldr	r3, [r3, #0]
  404f1c:	429c      	cmp	r4, r3
  404f1e:	d201      	bcs.n	404f24 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  404f20:	4b09      	ldr	r3, [pc, #36]	; (404f48 <prvAddCurrentTaskToDelayedList+0x50>)
  404f22:	601c      	str	r4, [r3, #0]
  404f24:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  404f26:	4b09      	ldr	r3, [pc, #36]	; (404f4c <prvAddCurrentTaskToDelayedList+0x54>)
  404f28:	6818      	ldr	r0, [r3, #0]
  404f2a:	4b03      	ldr	r3, [pc, #12]	; (404f38 <prvAddCurrentTaskToDelayedList+0x40>)
  404f2c:	6819      	ldr	r1, [r3, #0]
  404f2e:	3104      	adds	r1, #4
  404f30:	4b04      	ldr	r3, [pc, #16]	; (404f44 <prvAddCurrentTaskToDelayedList+0x4c>)
  404f32:	4798      	blx	r3
  404f34:	bd10      	pop	{r4, pc}
  404f36:	bf00      	nop
  404f38:	2040c2d0 	.word	0x2040c2d0
  404f3c:	2040c3c8 	.word	0x2040c3c8
  404f40:	2040c2d4 	.word	0x2040c2d4
  404f44:	00404365 	.word	0x00404365
  404f48:	2040c380 	.word	0x2040c380
  404f4c:	2040c2d8 	.word	0x2040c2d8

00404f50 <xTaskGenericCreate>:
{
  404f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404f54:	b083      	sub	sp, #12
  404f56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  404f58:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  404f5c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  404f5e:	b160      	cbz	r0, 404f7a <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  404f60:	2d04      	cmp	r5, #4
  404f62:	d915      	bls.n	404f90 <xTaskGenericCreate+0x40>
  404f64:	f04f 0380 	mov.w	r3, #128	; 0x80
  404f68:	b672      	cpsid	i
  404f6a:	f383 8811 	msr	BASEPRI, r3
  404f6e:	f3bf 8f6f 	isb	sy
  404f72:	f3bf 8f4f 	dsb	sy
  404f76:	b662      	cpsie	i
  404f78:	e7fe      	b.n	404f78 <xTaskGenericCreate+0x28>
  404f7a:	f04f 0380 	mov.w	r3, #128	; 0x80
  404f7e:	b672      	cpsid	i
  404f80:	f383 8811 	msr	BASEPRI, r3
  404f84:	f3bf 8f6f 	isb	sy
  404f88:	f3bf 8f4f 	dsb	sy
  404f8c:	b662      	cpsie	i
  404f8e:	e7fe      	b.n	404f8e <xTaskGenericCreate+0x3e>
  404f90:	9001      	str	r0, [sp, #4]
  404f92:	4698      	mov	r8, r3
  404f94:	4691      	mov	r9, r2
  404f96:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  404f98:	b936      	cbnz	r6, 404fa8 <xTaskGenericCreate+0x58>
  404f9a:	0090      	lsls	r0, r2, #2
  404f9c:	4b62      	ldr	r3, [pc, #392]	; (405128 <xTaskGenericCreate+0x1d8>)
  404f9e:	4798      	blx	r3
		if( pxStack != NULL )
  404fa0:	4606      	mov	r6, r0
  404fa2:	2800      	cmp	r0, #0
  404fa4:	f000 809e 	beq.w	4050e4 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  404fa8:	2058      	movs	r0, #88	; 0x58
  404faa:	4b5f      	ldr	r3, [pc, #380]	; (405128 <xTaskGenericCreate+0x1d8>)
  404fac:	4798      	blx	r3
			if( pxNewTCB != NULL )
  404fae:	4604      	mov	r4, r0
  404fb0:	2800      	cmp	r0, #0
  404fb2:	f000 8094 	beq.w	4050de <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  404fb6:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  404fb8:	ea4f 0289 	mov.w	r2, r9, lsl #2
  404fbc:	21a5      	movs	r1, #165	; 0xa5
  404fbe:	4630      	mov	r0, r6
  404fc0:	4b5a      	ldr	r3, [pc, #360]	; (40512c <xTaskGenericCreate+0x1dc>)
  404fc2:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  404fc4:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  404fc8:	444e      	add	r6, r9
  404fca:	6b23      	ldr	r3, [r4, #48]	; 0x30
  404fcc:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  404fd0:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  404fd4:	783b      	ldrb	r3, [r7, #0]
  404fd6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  404fda:	783b      	ldrb	r3, [r7, #0]
  404fdc:	2b00      	cmp	r3, #0
  404fde:	f040 8084 	bne.w	4050ea <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  404fe2:	2700      	movs	r7, #0
  404fe4:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  404fe8:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  404fea:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  404fec:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  404fee:	f104 0904 	add.w	r9, r4, #4
  404ff2:	4648      	mov	r0, r9
  404ff4:	f8df b184 	ldr.w	fp, [pc, #388]	; 40517c <xTaskGenericCreate+0x22c>
  404ff8:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  404ffa:	f104 0018 	add.w	r0, r4, #24
  404ffe:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  405000:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  405002:	f1c5 0305 	rsb	r3, r5, #5
  405006:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  405008:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  40500a:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  40500c:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  405010:	4642      	mov	r2, r8
  405012:	9901      	ldr	r1, [sp, #4]
  405014:	4630      	mov	r0, r6
  405016:	4b46      	ldr	r3, [pc, #280]	; (405130 <xTaskGenericCreate+0x1e0>)
  405018:	4798      	blx	r3
  40501a:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  40501c:	f1ba 0f00 	cmp.w	sl, #0
  405020:	d001      	beq.n	405026 <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  405022:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  405026:	4b43      	ldr	r3, [pc, #268]	; (405134 <xTaskGenericCreate+0x1e4>)
  405028:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  40502a:	4a43      	ldr	r2, [pc, #268]	; (405138 <xTaskGenericCreate+0x1e8>)
  40502c:	6813      	ldr	r3, [r2, #0]
  40502e:	3301      	adds	r3, #1
  405030:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  405032:	4b42      	ldr	r3, [pc, #264]	; (40513c <xTaskGenericCreate+0x1ec>)
  405034:	681b      	ldr	r3, [r3, #0]
  405036:	2b00      	cmp	r3, #0
  405038:	d166      	bne.n	405108 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  40503a:	4b40      	ldr	r3, [pc, #256]	; (40513c <xTaskGenericCreate+0x1ec>)
  40503c:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  40503e:	6813      	ldr	r3, [r2, #0]
  405040:	2b01      	cmp	r3, #1
  405042:	d121      	bne.n	405088 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  405044:	4f3e      	ldr	r7, [pc, #248]	; (405140 <xTaskGenericCreate+0x1f0>)
  405046:	4638      	mov	r0, r7
  405048:	4e3e      	ldr	r6, [pc, #248]	; (405144 <xTaskGenericCreate+0x1f4>)
  40504a:	47b0      	blx	r6
  40504c:	f107 0014 	add.w	r0, r7, #20
  405050:	47b0      	blx	r6
  405052:	f107 0028 	add.w	r0, r7, #40	; 0x28
  405056:	47b0      	blx	r6
  405058:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  40505c:	47b0      	blx	r6
  40505e:	f107 0050 	add.w	r0, r7, #80	; 0x50
  405062:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  405064:	f8df 8118 	ldr.w	r8, [pc, #280]	; 405180 <xTaskGenericCreate+0x230>
  405068:	4640      	mov	r0, r8
  40506a:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  40506c:	4f36      	ldr	r7, [pc, #216]	; (405148 <xTaskGenericCreate+0x1f8>)
  40506e:	4638      	mov	r0, r7
  405070:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  405072:	4836      	ldr	r0, [pc, #216]	; (40514c <xTaskGenericCreate+0x1fc>)
  405074:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  405076:	4836      	ldr	r0, [pc, #216]	; (405150 <xTaskGenericCreate+0x200>)
  405078:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  40507a:	4836      	ldr	r0, [pc, #216]	; (405154 <xTaskGenericCreate+0x204>)
  40507c:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  40507e:	4b36      	ldr	r3, [pc, #216]	; (405158 <xTaskGenericCreate+0x208>)
  405080:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  405084:	4b35      	ldr	r3, [pc, #212]	; (40515c <xTaskGenericCreate+0x20c>)
  405086:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  405088:	4a35      	ldr	r2, [pc, #212]	; (405160 <xTaskGenericCreate+0x210>)
  40508a:	6813      	ldr	r3, [r2, #0]
  40508c:	3301      	adds	r3, #1
  40508e:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  405090:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  405092:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  405094:	4a33      	ldr	r2, [pc, #204]	; (405164 <xTaskGenericCreate+0x214>)
  405096:	6811      	ldr	r1, [r2, #0]
  405098:	2301      	movs	r3, #1
  40509a:	4083      	lsls	r3, r0
  40509c:	430b      	orrs	r3, r1
  40509e:	6013      	str	r3, [r2, #0]
  4050a0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4050a4:	4649      	mov	r1, r9
  4050a6:	4b26      	ldr	r3, [pc, #152]	; (405140 <xTaskGenericCreate+0x1f0>)
  4050a8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4050ac:	4b2e      	ldr	r3, [pc, #184]	; (405168 <xTaskGenericCreate+0x218>)
  4050ae:	4798      	blx	r3
		taskEXIT_CRITICAL();
  4050b0:	4b2e      	ldr	r3, [pc, #184]	; (40516c <xTaskGenericCreate+0x21c>)
  4050b2:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  4050b4:	4b2e      	ldr	r3, [pc, #184]	; (405170 <xTaskGenericCreate+0x220>)
  4050b6:	681b      	ldr	r3, [r3, #0]
  4050b8:	2b00      	cmp	r3, #0
  4050ba:	d031      	beq.n	405120 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  4050bc:	4b1f      	ldr	r3, [pc, #124]	; (40513c <xTaskGenericCreate+0x1ec>)
  4050be:	681b      	ldr	r3, [r3, #0]
  4050c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4050c2:	429d      	cmp	r5, r3
  4050c4:	d92e      	bls.n	405124 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  4050c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4050ca:	4b2a      	ldr	r3, [pc, #168]	; (405174 <xTaskGenericCreate+0x224>)
  4050cc:	601a      	str	r2, [r3, #0]
  4050ce:	f3bf 8f4f 	dsb	sy
  4050d2:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  4050d6:	2001      	movs	r0, #1
}
  4050d8:	b003      	add	sp, #12
  4050da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  4050de:	4630      	mov	r0, r6
  4050e0:	4b25      	ldr	r3, [pc, #148]	; (405178 <xTaskGenericCreate+0x228>)
  4050e2:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4050e4:	f04f 30ff 	mov.w	r0, #4294967295
  4050e8:	e7f6      	b.n	4050d8 <xTaskGenericCreate+0x188>
  4050ea:	463b      	mov	r3, r7
  4050ec:	f104 0234 	add.w	r2, r4, #52	; 0x34
  4050f0:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  4050f2:	7859      	ldrb	r1, [r3, #1]
  4050f4:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  4050f8:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  4050fc:	2900      	cmp	r1, #0
  4050fe:	f43f af70 	beq.w	404fe2 <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  405102:	42bb      	cmp	r3, r7
  405104:	d1f5      	bne.n	4050f2 <xTaskGenericCreate+0x1a2>
  405106:	e76c      	b.n	404fe2 <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  405108:	4b19      	ldr	r3, [pc, #100]	; (405170 <xTaskGenericCreate+0x220>)
  40510a:	681b      	ldr	r3, [r3, #0]
  40510c:	2b00      	cmp	r3, #0
  40510e:	d1bb      	bne.n	405088 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  405110:	4b0a      	ldr	r3, [pc, #40]	; (40513c <xTaskGenericCreate+0x1ec>)
  405112:	681b      	ldr	r3, [r3, #0]
  405114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405116:	429d      	cmp	r5, r3
  405118:	d3b6      	bcc.n	405088 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  40511a:	4b08      	ldr	r3, [pc, #32]	; (40513c <xTaskGenericCreate+0x1ec>)
  40511c:	601c      	str	r4, [r3, #0]
  40511e:	e7b3      	b.n	405088 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  405120:	2001      	movs	r0, #1
  405122:	e7d9      	b.n	4050d8 <xTaskGenericCreate+0x188>
  405124:	2001      	movs	r0, #1
	return xReturn;
  405126:	e7d7      	b.n	4050d8 <xTaskGenericCreate+0x188>
  405128:	00404615 	.word	0x00404615
  40512c:	00406ac5 	.word	0x00406ac5
  405130:	00404431 	.word	0x00404431
  405134:	00404459 	.word	0x00404459
  405138:	2040c340 	.word	0x2040c340
  40513c:	2040c2d0 	.word	0x2040c2d0
  405140:	2040c2dc 	.word	0x2040c2dc
  405144:	00404331 	.word	0x00404331
  405148:	2040c36c 	.word	0x2040c36c
  40514c:	2040c388 	.word	0x2040c388
  405150:	2040c3b4 	.word	0x2040c3b4
  405154:	2040c3a0 	.word	0x2040c3a0
  405158:	2040c2d4 	.word	0x2040c2d4
  40515c:	2040c2d8 	.word	0x2040c2d8
  405160:	2040c34c 	.word	0x2040c34c
  405164:	2040c354 	.word	0x2040c354
  405168:	0040434d 	.word	0x0040434d
  40516c:	004044a5 	.word	0x004044a5
  405170:	2040c39c 	.word	0x2040c39c
  405174:	e000ed04 	.word	0xe000ed04
  405178:	00404685 	.word	0x00404685
  40517c:	00404347 	.word	0x00404347
  405180:	2040c358 	.word	0x2040c358

00405184 <vTaskStartScheduler>:
{
  405184:	b510      	push	{r4, lr}
  405186:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  405188:	2300      	movs	r3, #0
  40518a:	9303      	str	r3, [sp, #12]
  40518c:	9302      	str	r3, [sp, #8]
  40518e:	9301      	str	r3, [sp, #4]
  405190:	9300      	str	r3, [sp, #0]
  405192:	2282      	movs	r2, #130	; 0x82
  405194:	4916      	ldr	r1, [pc, #88]	; (4051f0 <vTaskStartScheduler+0x6c>)
  405196:	4817      	ldr	r0, [pc, #92]	; (4051f4 <vTaskStartScheduler+0x70>)
  405198:	4c17      	ldr	r4, [pc, #92]	; (4051f8 <vTaskStartScheduler+0x74>)
  40519a:	47a0      	blx	r4
		if( xReturn == pdPASS )
  40519c:	2801      	cmp	r0, #1
  40519e:	d00b      	beq.n	4051b8 <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  4051a0:	bb20      	cbnz	r0, 4051ec <vTaskStartScheduler+0x68>
  4051a2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4051a6:	b672      	cpsid	i
  4051a8:	f383 8811 	msr	BASEPRI, r3
  4051ac:	f3bf 8f6f 	isb	sy
  4051b0:	f3bf 8f4f 	dsb	sy
  4051b4:	b662      	cpsie	i
  4051b6:	e7fe      	b.n	4051b6 <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  4051b8:	4b10      	ldr	r3, [pc, #64]	; (4051fc <vTaskStartScheduler+0x78>)
  4051ba:	4798      	blx	r3
	if( xReturn == pdPASS )
  4051bc:	2801      	cmp	r0, #1
  4051be:	d1ef      	bne.n	4051a0 <vTaskStartScheduler+0x1c>
  4051c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4051c4:	b672      	cpsid	i
  4051c6:	f383 8811 	msr	BASEPRI, r3
  4051ca:	f3bf 8f6f 	isb	sy
  4051ce:	f3bf 8f4f 	dsb	sy
  4051d2:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  4051d4:	f04f 32ff 	mov.w	r2, #4294967295
  4051d8:	4b09      	ldr	r3, [pc, #36]	; (405200 <vTaskStartScheduler+0x7c>)
  4051da:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  4051dc:	2201      	movs	r2, #1
  4051de:	4b09      	ldr	r3, [pc, #36]	; (405204 <vTaskStartScheduler+0x80>)
  4051e0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  4051e2:	2200      	movs	r2, #0
  4051e4:	4b08      	ldr	r3, [pc, #32]	; (405208 <vTaskStartScheduler+0x84>)
  4051e6:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  4051e8:	4b08      	ldr	r3, [pc, #32]	; (40520c <vTaskStartScheduler+0x88>)
  4051ea:	4798      	blx	r3
}
  4051ec:	b004      	add	sp, #16
  4051ee:	bd10      	pop	{r4, pc}
  4051f0:	0040d374 	.word	0x0040d374
  4051f4:	00405529 	.word	0x00405529
  4051f8:	00404f51 	.word	0x00404f51
  4051fc:	00405a99 	.word	0x00405a99
  405200:	2040c380 	.word	0x2040c380
  405204:	2040c39c 	.word	0x2040c39c
  405208:	2040c3c8 	.word	0x2040c3c8
  40520c:	004044ed 	.word	0x004044ed

00405210 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  405210:	4a02      	ldr	r2, [pc, #8]	; (40521c <vTaskSuspendAll+0xc>)
  405212:	6813      	ldr	r3, [r2, #0]
  405214:	3301      	adds	r3, #1
  405216:	6013      	str	r3, [r2, #0]
  405218:	4770      	bx	lr
  40521a:	bf00      	nop
  40521c:	2040c348 	.word	0x2040c348

00405220 <xTaskGetTickCount>:
		xTicks = xTickCount;
  405220:	4b01      	ldr	r3, [pc, #4]	; (405228 <xTaskGetTickCount+0x8>)
  405222:	6818      	ldr	r0, [r3, #0]
}
  405224:	4770      	bx	lr
  405226:	bf00      	nop
  405228:	2040c3c8 	.word	0x2040c3c8

0040522c <xTaskIncrementTick>:
{
  40522c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  405230:	4b42      	ldr	r3, [pc, #264]	; (40533c <xTaskIncrementTick+0x110>)
  405232:	681b      	ldr	r3, [r3, #0]
  405234:	2b00      	cmp	r3, #0
  405236:	d178      	bne.n	40532a <xTaskIncrementTick+0xfe>
		++xTickCount;
  405238:	4b41      	ldr	r3, [pc, #260]	; (405340 <xTaskIncrementTick+0x114>)
  40523a:	681a      	ldr	r2, [r3, #0]
  40523c:	3201      	adds	r2, #1
  40523e:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  405240:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  405242:	b9d6      	cbnz	r6, 40527a <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  405244:	4b3f      	ldr	r3, [pc, #252]	; (405344 <xTaskIncrementTick+0x118>)
  405246:	681b      	ldr	r3, [r3, #0]
  405248:	681b      	ldr	r3, [r3, #0]
  40524a:	b153      	cbz	r3, 405262 <xTaskIncrementTick+0x36>
  40524c:	f04f 0380 	mov.w	r3, #128	; 0x80
  405250:	b672      	cpsid	i
  405252:	f383 8811 	msr	BASEPRI, r3
  405256:	f3bf 8f6f 	isb	sy
  40525a:	f3bf 8f4f 	dsb	sy
  40525e:	b662      	cpsie	i
  405260:	e7fe      	b.n	405260 <xTaskIncrementTick+0x34>
  405262:	4a38      	ldr	r2, [pc, #224]	; (405344 <xTaskIncrementTick+0x118>)
  405264:	6811      	ldr	r1, [r2, #0]
  405266:	4b38      	ldr	r3, [pc, #224]	; (405348 <xTaskIncrementTick+0x11c>)
  405268:	6818      	ldr	r0, [r3, #0]
  40526a:	6010      	str	r0, [r2, #0]
  40526c:	6019      	str	r1, [r3, #0]
  40526e:	4a37      	ldr	r2, [pc, #220]	; (40534c <xTaskIncrementTick+0x120>)
  405270:	6813      	ldr	r3, [r2, #0]
  405272:	3301      	adds	r3, #1
  405274:	6013      	str	r3, [r2, #0]
  405276:	4b36      	ldr	r3, [pc, #216]	; (405350 <xTaskIncrementTick+0x124>)
  405278:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  40527a:	4b36      	ldr	r3, [pc, #216]	; (405354 <xTaskIncrementTick+0x128>)
  40527c:	681b      	ldr	r3, [r3, #0]
  40527e:	429e      	cmp	r6, r3
  405280:	d218      	bcs.n	4052b4 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  405282:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  405284:	4b34      	ldr	r3, [pc, #208]	; (405358 <xTaskIncrementTick+0x12c>)
  405286:	681b      	ldr	r3, [r3, #0]
  405288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40528a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40528e:	4a33      	ldr	r2, [pc, #204]	; (40535c <xTaskIncrementTick+0x130>)
  405290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  405294:	2b02      	cmp	r3, #2
  405296:	bf28      	it	cs
  405298:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  40529a:	4b31      	ldr	r3, [pc, #196]	; (405360 <xTaskIncrementTick+0x134>)
  40529c:	681b      	ldr	r3, [r3, #0]
  40529e:	b90b      	cbnz	r3, 4052a4 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  4052a0:	4b30      	ldr	r3, [pc, #192]	; (405364 <xTaskIncrementTick+0x138>)
  4052a2:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  4052a4:	4b30      	ldr	r3, [pc, #192]	; (405368 <xTaskIncrementTick+0x13c>)
  4052a6:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  4052a8:	2b00      	cmp	r3, #0
}
  4052aa:	bf0c      	ite	eq
  4052ac:	4620      	moveq	r0, r4
  4052ae:	2001      	movne	r0, #1
  4052b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4052b4:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4052b6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 405344 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4052ba:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 405374 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  4052be:	4f2b      	ldr	r7, [pc, #172]	; (40536c <xTaskIncrementTick+0x140>)
  4052c0:	e01f      	b.n	405302 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  4052c2:	f04f 32ff 	mov.w	r2, #4294967295
  4052c6:	4b23      	ldr	r3, [pc, #140]	; (405354 <xTaskIncrementTick+0x128>)
  4052c8:	601a      	str	r2, [r3, #0]
						break;
  4052ca:	e7db      	b.n	405284 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  4052cc:	4a21      	ldr	r2, [pc, #132]	; (405354 <xTaskIncrementTick+0x128>)
  4052ce:	6013      	str	r3, [r2, #0]
							break;
  4052d0:	e7d8      	b.n	405284 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4052d2:	f105 0018 	add.w	r0, r5, #24
  4052d6:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  4052d8:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  4052da:	683a      	ldr	r2, [r7, #0]
  4052dc:	2301      	movs	r3, #1
  4052de:	4083      	lsls	r3, r0
  4052e0:	4313      	orrs	r3, r2
  4052e2:	603b      	str	r3, [r7, #0]
  4052e4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4052e8:	4651      	mov	r1, sl
  4052ea:	4b1c      	ldr	r3, [pc, #112]	; (40535c <xTaskIncrementTick+0x130>)
  4052ec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4052f0:	4b1f      	ldr	r3, [pc, #124]	; (405370 <xTaskIncrementTick+0x144>)
  4052f2:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4052f4:	4b18      	ldr	r3, [pc, #96]	; (405358 <xTaskIncrementTick+0x12c>)
  4052f6:	681b      	ldr	r3, [r3, #0]
  4052f8:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  4052fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  4052fc:	429a      	cmp	r2, r3
  4052fe:	bf28      	it	cs
  405300:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  405302:	f8d9 3000 	ldr.w	r3, [r9]
  405306:	681b      	ldr	r3, [r3, #0]
  405308:	2b00      	cmp	r3, #0
  40530a:	d0da      	beq.n	4052c2 <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  40530c:	f8d9 3000 	ldr.w	r3, [r9]
  405310:	68db      	ldr	r3, [r3, #12]
  405312:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  405314:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  405316:	429e      	cmp	r6, r3
  405318:	d3d8      	bcc.n	4052cc <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40531a:	f105 0a04 	add.w	sl, r5, #4
  40531e:	4650      	mov	r0, sl
  405320:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  405322:	6aab      	ldr	r3, [r5, #40]	; 0x28
  405324:	2b00      	cmp	r3, #0
  405326:	d1d4      	bne.n	4052d2 <xTaskIncrementTick+0xa6>
  405328:	e7d6      	b.n	4052d8 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  40532a:	4a0d      	ldr	r2, [pc, #52]	; (405360 <xTaskIncrementTick+0x134>)
  40532c:	6813      	ldr	r3, [r2, #0]
  40532e:	3301      	adds	r3, #1
  405330:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  405332:	4b0c      	ldr	r3, [pc, #48]	; (405364 <xTaskIncrementTick+0x138>)
  405334:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  405336:	2400      	movs	r4, #0
  405338:	e7b4      	b.n	4052a4 <xTaskIncrementTick+0x78>
  40533a:	bf00      	nop
  40533c:	2040c348 	.word	0x2040c348
  405340:	2040c3c8 	.word	0x2040c3c8
  405344:	2040c2d4 	.word	0x2040c2d4
  405348:	2040c2d8 	.word	0x2040c2d8
  40534c:	2040c384 	.word	0x2040c384
  405350:	00404ecd 	.word	0x00404ecd
  405354:	2040c380 	.word	0x2040c380
  405358:	2040c2d0 	.word	0x2040c2d0
  40535c:	2040c2dc 	.word	0x2040c2dc
  405360:	2040c344 	.word	0x2040c344
  405364:	004066c9 	.word	0x004066c9
  405368:	2040c3cc 	.word	0x2040c3cc
  40536c:	2040c354 	.word	0x2040c354
  405370:	0040434d 	.word	0x0040434d
  405374:	00404399 	.word	0x00404399

00405378 <xTaskResumeAll>:
{
  405378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  40537c:	4b38      	ldr	r3, [pc, #224]	; (405460 <xTaskResumeAll+0xe8>)
  40537e:	681b      	ldr	r3, [r3, #0]
  405380:	b953      	cbnz	r3, 405398 <xTaskResumeAll+0x20>
  405382:	f04f 0380 	mov.w	r3, #128	; 0x80
  405386:	b672      	cpsid	i
  405388:	f383 8811 	msr	BASEPRI, r3
  40538c:	f3bf 8f6f 	isb	sy
  405390:	f3bf 8f4f 	dsb	sy
  405394:	b662      	cpsie	i
  405396:	e7fe      	b.n	405396 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  405398:	4b32      	ldr	r3, [pc, #200]	; (405464 <xTaskResumeAll+0xec>)
  40539a:	4798      	blx	r3
		--uxSchedulerSuspended;
  40539c:	4b30      	ldr	r3, [pc, #192]	; (405460 <xTaskResumeAll+0xe8>)
  40539e:	681a      	ldr	r2, [r3, #0]
  4053a0:	3a01      	subs	r2, #1
  4053a2:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4053a4:	681b      	ldr	r3, [r3, #0]
  4053a6:	2b00      	cmp	r3, #0
  4053a8:	d155      	bne.n	405456 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  4053aa:	4b2f      	ldr	r3, [pc, #188]	; (405468 <xTaskResumeAll+0xf0>)
  4053ac:	681b      	ldr	r3, [r3, #0]
  4053ae:	2b00      	cmp	r3, #0
  4053b0:	d132      	bne.n	405418 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  4053b2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4053b4:	4b2d      	ldr	r3, [pc, #180]	; (40546c <xTaskResumeAll+0xf4>)
  4053b6:	4798      	blx	r3
}
  4053b8:	4620      	mov	r0, r4
  4053ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  4053be:	68fb      	ldr	r3, [r7, #12]
  4053c0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4053c2:	f104 0018 	add.w	r0, r4, #24
  4053c6:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4053c8:	f104 0804 	add.w	r8, r4, #4
  4053cc:	4640      	mov	r0, r8
  4053ce:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  4053d0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4053d2:	682a      	ldr	r2, [r5, #0]
  4053d4:	2301      	movs	r3, #1
  4053d6:	4083      	lsls	r3, r0
  4053d8:	4313      	orrs	r3, r2
  4053da:	602b      	str	r3, [r5, #0]
  4053dc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4053e0:	4641      	mov	r1, r8
  4053e2:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  4053e6:	4b22      	ldr	r3, [pc, #136]	; (405470 <xTaskResumeAll+0xf8>)
  4053e8:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4053ea:	4b22      	ldr	r3, [pc, #136]	; (405474 <xTaskResumeAll+0xfc>)
  4053ec:	681b      	ldr	r3, [r3, #0]
  4053ee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4053f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4053f2:	429a      	cmp	r2, r3
  4053f4:	d20c      	bcs.n	405410 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4053f6:	683b      	ldr	r3, [r7, #0]
  4053f8:	2b00      	cmp	r3, #0
  4053fa:	d1e0      	bne.n	4053be <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  4053fc:	4b1e      	ldr	r3, [pc, #120]	; (405478 <xTaskResumeAll+0x100>)
  4053fe:	681b      	ldr	r3, [r3, #0]
  405400:	b1db      	cbz	r3, 40543a <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  405402:	4b1d      	ldr	r3, [pc, #116]	; (405478 <xTaskResumeAll+0x100>)
  405404:	681b      	ldr	r3, [r3, #0]
  405406:	b1c3      	cbz	r3, 40543a <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  405408:	4e1c      	ldr	r6, [pc, #112]	; (40547c <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  40540a:	4d1d      	ldr	r5, [pc, #116]	; (405480 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  40540c:	4c1a      	ldr	r4, [pc, #104]	; (405478 <xTaskResumeAll+0x100>)
  40540e:	e00e      	b.n	40542e <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  405410:	2201      	movs	r2, #1
  405412:	4b1b      	ldr	r3, [pc, #108]	; (405480 <xTaskResumeAll+0x108>)
  405414:	601a      	str	r2, [r3, #0]
  405416:	e7ee      	b.n	4053f6 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  405418:	4f1a      	ldr	r7, [pc, #104]	; (405484 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40541a:	4e1b      	ldr	r6, [pc, #108]	; (405488 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  40541c:	4d1b      	ldr	r5, [pc, #108]	; (40548c <xTaskResumeAll+0x114>)
  40541e:	f8df 9074 	ldr.w	r9, [pc, #116]	; 405494 <xTaskResumeAll+0x11c>
  405422:	e7e8      	b.n	4053f6 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  405424:	6823      	ldr	r3, [r4, #0]
  405426:	3b01      	subs	r3, #1
  405428:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40542a:	6823      	ldr	r3, [r4, #0]
  40542c:	b12b      	cbz	r3, 40543a <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  40542e:	47b0      	blx	r6
  405430:	2800      	cmp	r0, #0
  405432:	d0f7      	beq.n	405424 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  405434:	2301      	movs	r3, #1
  405436:	602b      	str	r3, [r5, #0]
  405438:	e7f4      	b.n	405424 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  40543a:	4b11      	ldr	r3, [pc, #68]	; (405480 <xTaskResumeAll+0x108>)
  40543c:	681b      	ldr	r3, [r3, #0]
  40543e:	2b01      	cmp	r3, #1
  405440:	d10b      	bne.n	40545a <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  405442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  405446:	4b12      	ldr	r3, [pc, #72]	; (405490 <xTaskResumeAll+0x118>)
  405448:	601a      	str	r2, [r3, #0]
  40544a:	f3bf 8f4f 	dsb	sy
  40544e:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  405452:	2401      	movs	r4, #1
  405454:	e7ae      	b.n	4053b4 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  405456:	2400      	movs	r4, #0
  405458:	e7ac      	b.n	4053b4 <xTaskResumeAll+0x3c>
  40545a:	2400      	movs	r4, #0
  40545c:	e7aa      	b.n	4053b4 <xTaskResumeAll+0x3c>
  40545e:	bf00      	nop
  405460:	2040c348 	.word	0x2040c348
  405464:	00404459 	.word	0x00404459
  405468:	2040c340 	.word	0x2040c340
  40546c:	004044a5 	.word	0x004044a5
  405470:	0040434d 	.word	0x0040434d
  405474:	2040c2d0 	.word	0x2040c2d0
  405478:	2040c344 	.word	0x2040c344
  40547c:	0040522d 	.word	0x0040522d
  405480:	2040c3cc 	.word	0x2040c3cc
  405484:	2040c388 	.word	0x2040c388
  405488:	00404399 	.word	0x00404399
  40548c:	2040c354 	.word	0x2040c354
  405490:	e000ed04 	.word	0xe000ed04
  405494:	2040c2dc 	.word	0x2040c2dc

00405498 <vTaskDelay>:
	{
  405498:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  40549a:	2800      	cmp	r0, #0
  40549c:	d029      	beq.n	4054f2 <vTaskDelay+0x5a>
  40549e:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  4054a0:	4b18      	ldr	r3, [pc, #96]	; (405504 <vTaskDelay+0x6c>)
  4054a2:	681b      	ldr	r3, [r3, #0]
  4054a4:	b153      	cbz	r3, 4054bc <vTaskDelay+0x24>
  4054a6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4054aa:	b672      	cpsid	i
  4054ac:	f383 8811 	msr	BASEPRI, r3
  4054b0:	f3bf 8f6f 	isb	sy
  4054b4:	f3bf 8f4f 	dsb	sy
  4054b8:	b662      	cpsie	i
  4054ba:	e7fe      	b.n	4054ba <vTaskDelay+0x22>
			vTaskSuspendAll();
  4054bc:	4b12      	ldr	r3, [pc, #72]	; (405508 <vTaskDelay+0x70>)
  4054be:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  4054c0:	4b12      	ldr	r3, [pc, #72]	; (40550c <vTaskDelay+0x74>)
  4054c2:	681b      	ldr	r3, [r3, #0]
  4054c4:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4054c6:	4b12      	ldr	r3, [pc, #72]	; (405510 <vTaskDelay+0x78>)
  4054c8:	6818      	ldr	r0, [r3, #0]
  4054ca:	3004      	adds	r0, #4
  4054cc:	4b11      	ldr	r3, [pc, #68]	; (405514 <vTaskDelay+0x7c>)
  4054ce:	4798      	blx	r3
  4054d0:	b948      	cbnz	r0, 4054e6 <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4054d2:	4b0f      	ldr	r3, [pc, #60]	; (405510 <vTaskDelay+0x78>)
  4054d4:	681a      	ldr	r2, [r3, #0]
  4054d6:	4910      	ldr	r1, [pc, #64]	; (405518 <vTaskDelay+0x80>)
  4054d8:	680b      	ldr	r3, [r1, #0]
  4054da:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4054dc:	2201      	movs	r2, #1
  4054de:	4082      	lsls	r2, r0
  4054e0:	ea23 0302 	bic.w	r3, r3, r2
  4054e4:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4054e6:	4620      	mov	r0, r4
  4054e8:	4b0c      	ldr	r3, [pc, #48]	; (40551c <vTaskDelay+0x84>)
  4054ea:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  4054ec:	4b0c      	ldr	r3, [pc, #48]	; (405520 <vTaskDelay+0x88>)
  4054ee:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  4054f0:	b938      	cbnz	r0, 405502 <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  4054f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4054f6:	4b0b      	ldr	r3, [pc, #44]	; (405524 <vTaskDelay+0x8c>)
  4054f8:	601a      	str	r2, [r3, #0]
  4054fa:	f3bf 8f4f 	dsb	sy
  4054fe:	f3bf 8f6f 	isb	sy
  405502:	bd10      	pop	{r4, pc}
  405504:	2040c348 	.word	0x2040c348
  405508:	00405211 	.word	0x00405211
  40550c:	2040c3c8 	.word	0x2040c3c8
  405510:	2040c2d0 	.word	0x2040c2d0
  405514:	00404399 	.word	0x00404399
  405518:	2040c354 	.word	0x2040c354
  40551c:	00404ef9 	.word	0x00404ef9
  405520:	00405379 	.word	0x00405379
  405524:	e000ed04 	.word	0xe000ed04

00405528 <prvIdleTask>:
{
  405528:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  40552a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4055b4 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  40552e:	4e19      	ldr	r6, [pc, #100]	; (405594 <prvIdleTask+0x6c>)
				taskYIELD();
  405530:	f8df 9084 	ldr.w	r9, [pc, #132]	; 4055b8 <prvIdleTask+0x90>
  405534:	e02a      	b.n	40558c <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  405536:	4b18      	ldr	r3, [pc, #96]	; (405598 <prvIdleTask+0x70>)
  405538:	681b      	ldr	r3, [r3, #0]
  40553a:	2b01      	cmp	r3, #1
  40553c:	d81e      	bhi.n	40557c <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  40553e:	682b      	ldr	r3, [r5, #0]
  405540:	2b00      	cmp	r3, #0
  405542:	d0f8      	beq.n	405536 <prvIdleTask+0xe>
			vTaskSuspendAll();
  405544:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  405546:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  405548:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  40554a:	2c00      	cmp	r4, #0
  40554c:	d0f7      	beq.n	40553e <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  40554e:	4b13      	ldr	r3, [pc, #76]	; (40559c <prvIdleTask+0x74>)
  405550:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  405552:	68f3      	ldr	r3, [r6, #12]
  405554:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  405556:	1d20      	adds	r0, r4, #4
  405558:	4b11      	ldr	r3, [pc, #68]	; (4055a0 <prvIdleTask+0x78>)
  40555a:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  40555c:	4a11      	ldr	r2, [pc, #68]	; (4055a4 <prvIdleTask+0x7c>)
  40555e:	6813      	ldr	r3, [r2, #0]
  405560:	3b01      	subs	r3, #1
  405562:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  405564:	682b      	ldr	r3, [r5, #0]
  405566:	3b01      	subs	r3, #1
  405568:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  40556a:	4b0f      	ldr	r3, [pc, #60]	; (4055a8 <prvIdleTask+0x80>)
  40556c:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  40556e:	6b20      	ldr	r0, [r4, #48]	; 0x30
  405570:	f8df a048 	ldr.w	sl, [pc, #72]	; 4055bc <prvIdleTask+0x94>
  405574:	47d0      	blx	sl
		vPortFree( pxTCB );
  405576:	4620      	mov	r0, r4
  405578:	47d0      	blx	sl
  40557a:	e7e0      	b.n	40553e <prvIdleTask+0x16>
				taskYIELD();
  40557c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  405580:	f8c9 3000 	str.w	r3, [r9]
  405584:	f3bf 8f4f 	dsb	sy
  405588:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  40558c:	4d07      	ldr	r5, [pc, #28]	; (4055ac <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  40558e:	4f08      	ldr	r7, [pc, #32]	; (4055b0 <prvIdleTask+0x88>)
  405590:	e7d5      	b.n	40553e <prvIdleTask+0x16>
  405592:	bf00      	nop
  405594:	2040c3b4 	.word	0x2040c3b4
  405598:	2040c2dc 	.word	0x2040c2dc
  40559c:	00404459 	.word	0x00404459
  4055a0:	00404399 	.word	0x00404399
  4055a4:	2040c340 	.word	0x2040c340
  4055a8:	004044a5 	.word	0x004044a5
  4055ac:	2040c350 	.word	0x2040c350
  4055b0:	00405379 	.word	0x00405379
  4055b4:	00405211 	.word	0x00405211
  4055b8:	e000ed04 	.word	0xe000ed04
  4055bc:	00404685 	.word	0x00404685

004055c0 <vTaskPlaceOnEventList>:
{
  4055c0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  4055c2:	b1e0      	cbz	r0, 4055fe <vTaskPlaceOnEventList+0x3e>
  4055c4:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4055c6:	4d17      	ldr	r5, [pc, #92]	; (405624 <vTaskPlaceOnEventList+0x64>)
  4055c8:	6829      	ldr	r1, [r5, #0]
  4055ca:	3118      	adds	r1, #24
  4055cc:	4b16      	ldr	r3, [pc, #88]	; (405628 <vTaskPlaceOnEventList+0x68>)
  4055ce:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4055d0:	6828      	ldr	r0, [r5, #0]
  4055d2:	3004      	adds	r0, #4
  4055d4:	4b15      	ldr	r3, [pc, #84]	; (40562c <vTaskPlaceOnEventList+0x6c>)
  4055d6:	4798      	blx	r3
  4055d8:	b940      	cbnz	r0, 4055ec <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4055da:	682a      	ldr	r2, [r5, #0]
  4055dc:	4914      	ldr	r1, [pc, #80]	; (405630 <vTaskPlaceOnEventList+0x70>)
  4055de:	680b      	ldr	r3, [r1, #0]
  4055e0:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4055e2:	2201      	movs	r2, #1
  4055e4:	4082      	lsls	r2, r0
  4055e6:	ea23 0302 	bic.w	r3, r3, r2
  4055ea:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  4055ec:	f1b4 3fff 	cmp.w	r4, #4294967295
  4055f0:	d010      	beq.n	405614 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  4055f2:	4b10      	ldr	r3, [pc, #64]	; (405634 <vTaskPlaceOnEventList+0x74>)
  4055f4:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4055f6:	4420      	add	r0, r4
  4055f8:	4b0f      	ldr	r3, [pc, #60]	; (405638 <vTaskPlaceOnEventList+0x78>)
  4055fa:	4798      	blx	r3
  4055fc:	bd38      	pop	{r3, r4, r5, pc}
  4055fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  405602:	b672      	cpsid	i
  405604:	f383 8811 	msr	BASEPRI, r3
  405608:	f3bf 8f6f 	isb	sy
  40560c:	f3bf 8f4f 	dsb	sy
  405610:	b662      	cpsie	i
  405612:	e7fe      	b.n	405612 <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  405614:	4b03      	ldr	r3, [pc, #12]	; (405624 <vTaskPlaceOnEventList+0x64>)
  405616:	6819      	ldr	r1, [r3, #0]
  405618:	3104      	adds	r1, #4
  40561a:	4808      	ldr	r0, [pc, #32]	; (40563c <vTaskPlaceOnEventList+0x7c>)
  40561c:	4b08      	ldr	r3, [pc, #32]	; (405640 <vTaskPlaceOnEventList+0x80>)
  40561e:	4798      	blx	r3
  405620:	bd38      	pop	{r3, r4, r5, pc}
  405622:	bf00      	nop
  405624:	2040c2d0 	.word	0x2040c2d0
  405628:	00404365 	.word	0x00404365
  40562c:	00404399 	.word	0x00404399
  405630:	2040c354 	.word	0x2040c354
  405634:	2040c3c8 	.word	0x2040c3c8
  405638:	00404ef9 	.word	0x00404ef9
  40563c:	2040c3a0 	.word	0x2040c3a0
  405640:	0040434d 	.word	0x0040434d

00405644 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  405644:	b1e8      	cbz	r0, 405682 <vTaskPlaceOnEventListRestricted+0x3e>
	{
  405646:	b570      	push	{r4, r5, r6, lr}
  405648:	4615      	mov	r5, r2
  40564a:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  40564c:	4e16      	ldr	r6, [pc, #88]	; (4056a8 <vTaskPlaceOnEventListRestricted+0x64>)
  40564e:	6831      	ldr	r1, [r6, #0]
  405650:	3118      	adds	r1, #24
  405652:	4b16      	ldr	r3, [pc, #88]	; (4056ac <vTaskPlaceOnEventListRestricted+0x68>)
  405654:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  405656:	6830      	ldr	r0, [r6, #0]
  405658:	3004      	adds	r0, #4
  40565a:	4b15      	ldr	r3, [pc, #84]	; (4056b0 <vTaskPlaceOnEventListRestricted+0x6c>)
  40565c:	4798      	blx	r3
  40565e:	b940      	cbnz	r0, 405672 <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  405660:	6832      	ldr	r2, [r6, #0]
  405662:	4914      	ldr	r1, [pc, #80]	; (4056b4 <vTaskPlaceOnEventListRestricted+0x70>)
  405664:	680b      	ldr	r3, [r1, #0]
  405666:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  405668:	2201      	movs	r2, #1
  40566a:	4082      	lsls	r2, r0
  40566c:	ea23 0302 	bic.w	r3, r3, r2
  405670:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  405672:	2d01      	cmp	r5, #1
  405674:	d010      	beq.n	405698 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  405676:	4b10      	ldr	r3, [pc, #64]	; (4056b8 <vTaskPlaceOnEventListRestricted+0x74>)
  405678:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40567a:	4420      	add	r0, r4
  40567c:	4b0f      	ldr	r3, [pc, #60]	; (4056bc <vTaskPlaceOnEventListRestricted+0x78>)
  40567e:	4798      	blx	r3
  405680:	bd70      	pop	{r4, r5, r6, pc}
  405682:	f04f 0380 	mov.w	r3, #128	; 0x80
  405686:	b672      	cpsid	i
  405688:	f383 8811 	msr	BASEPRI, r3
  40568c:	f3bf 8f6f 	isb	sy
  405690:	f3bf 8f4f 	dsb	sy
  405694:	b662      	cpsie	i
  405696:	e7fe      	b.n	405696 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  405698:	4b03      	ldr	r3, [pc, #12]	; (4056a8 <vTaskPlaceOnEventListRestricted+0x64>)
  40569a:	6819      	ldr	r1, [r3, #0]
  40569c:	3104      	adds	r1, #4
  40569e:	4808      	ldr	r0, [pc, #32]	; (4056c0 <vTaskPlaceOnEventListRestricted+0x7c>)
  4056a0:	4b02      	ldr	r3, [pc, #8]	; (4056ac <vTaskPlaceOnEventListRestricted+0x68>)
  4056a2:	4798      	blx	r3
  4056a4:	bd70      	pop	{r4, r5, r6, pc}
  4056a6:	bf00      	nop
  4056a8:	2040c2d0 	.word	0x2040c2d0
  4056ac:	0040434d 	.word	0x0040434d
  4056b0:	00404399 	.word	0x00404399
  4056b4:	2040c354 	.word	0x2040c354
  4056b8:	2040c3c8 	.word	0x2040c3c8
  4056bc:	00404ef9 	.word	0x00404ef9
  4056c0:	2040c3a0 	.word	0x2040c3a0

004056c4 <xTaskRemoveFromEventList>:
{
  4056c4:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4056c6:	68c3      	ldr	r3, [r0, #12]
  4056c8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4056ca:	b324      	cbz	r4, 405716 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4056cc:	f104 0518 	add.w	r5, r4, #24
  4056d0:	4628      	mov	r0, r5
  4056d2:	4b1a      	ldr	r3, [pc, #104]	; (40573c <xTaskRemoveFromEventList+0x78>)
  4056d4:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4056d6:	4b1a      	ldr	r3, [pc, #104]	; (405740 <xTaskRemoveFromEventList+0x7c>)
  4056d8:	681b      	ldr	r3, [r3, #0]
  4056da:	bb3b      	cbnz	r3, 40572c <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4056dc:	1d25      	adds	r5, r4, #4
  4056de:	4628      	mov	r0, r5
  4056e0:	4b16      	ldr	r3, [pc, #88]	; (40573c <xTaskRemoveFromEventList+0x78>)
  4056e2:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  4056e4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4056e6:	4a17      	ldr	r2, [pc, #92]	; (405744 <xTaskRemoveFromEventList+0x80>)
  4056e8:	6811      	ldr	r1, [r2, #0]
  4056ea:	2301      	movs	r3, #1
  4056ec:	4083      	lsls	r3, r0
  4056ee:	430b      	orrs	r3, r1
  4056f0:	6013      	str	r3, [r2, #0]
  4056f2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4056f6:	4629      	mov	r1, r5
  4056f8:	4b13      	ldr	r3, [pc, #76]	; (405748 <xTaskRemoveFromEventList+0x84>)
  4056fa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4056fe:	4b13      	ldr	r3, [pc, #76]	; (40574c <xTaskRemoveFromEventList+0x88>)
  405700:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  405702:	4b13      	ldr	r3, [pc, #76]	; (405750 <xTaskRemoveFromEventList+0x8c>)
  405704:	681b      	ldr	r3, [r3, #0]
  405706:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40570a:	429a      	cmp	r2, r3
  40570c:	d913      	bls.n	405736 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  40570e:	2001      	movs	r0, #1
  405710:	4b10      	ldr	r3, [pc, #64]	; (405754 <xTaskRemoveFromEventList+0x90>)
  405712:	6018      	str	r0, [r3, #0]
  405714:	bd38      	pop	{r3, r4, r5, pc}
  405716:	f04f 0380 	mov.w	r3, #128	; 0x80
  40571a:	b672      	cpsid	i
  40571c:	f383 8811 	msr	BASEPRI, r3
  405720:	f3bf 8f6f 	isb	sy
  405724:	f3bf 8f4f 	dsb	sy
  405728:	b662      	cpsie	i
  40572a:	e7fe      	b.n	40572a <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  40572c:	4629      	mov	r1, r5
  40572e:	480a      	ldr	r0, [pc, #40]	; (405758 <xTaskRemoveFromEventList+0x94>)
  405730:	4b06      	ldr	r3, [pc, #24]	; (40574c <xTaskRemoveFromEventList+0x88>)
  405732:	4798      	blx	r3
  405734:	e7e5      	b.n	405702 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  405736:	2000      	movs	r0, #0
}
  405738:	bd38      	pop	{r3, r4, r5, pc}
  40573a:	bf00      	nop
  40573c:	00404399 	.word	0x00404399
  405740:	2040c348 	.word	0x2040c348
  405744:	2040c354 	.word	0x2040c354
  405748:	2040c2dc 	.word	0x2040c2dc
  40574c:	0040434d 	.word	0x0040434d
  405750:	2040c2d0 	.word	0x2040c2d0
  405754:	2040c3cc 	.word	0x2040c3cc
  405758:	2040c388 	.word	0x2040c388

0040575c <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  40575c:	b130      	cbz	r0, 40576c <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  40575e:	4a09      	ldr	r2, [pc, #36]	; (405784 <vTaskSetTimeOutState+0x28>)
  405760:	6812      	ldr	r2, [r2, #0]
  405762:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  405764:	4a08      	ldr	r2, [pc, #32]	; (405788 <vTaskSetTimeOutState+0x2c>)
  405766:	6812      	ldr	r2, [r2, #0]
  405768:	6042      	str	r2, [r0, #4]
  40576a:	4770      	bx	lr
  40576c:	f04f 0380 	mov.w	r3, #128	; 0x80
  405770:	b672      	cpsid	i
  405772:	f383 8811 	msr	BASEPRI, r3
  405776:	f3bf 8f6f 	isb	sy
  40577a:	f3bf 8f4f 	dsb	sy
  40577e:	b662      	cpsie	i
  405780:	e7fe      	b.n	405780 <vTaskSetTimeOutState+0x24>
  405782:	bf00      	nop
  405784:	2040c384 	.word	0x2040c384
  405788:	2040c3c8 	.word	0x2040c3c8

0040578c <xTaskCheckForTimeOut>:
{
  40578c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  40578e:	b1c0      	cbz	r0, 4057c2 <xTaskCheckForTimeOut+0x36>
  405790:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  405792:	b309      	cbz	r1, 4057d8 <xTaskCheckForTimeOut+0x4c>
  405794:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  405796:	4b1d      	ldr	r3, [pc, #116]	; (40580c <xTaskCheckForTimeOut+0x80>)
  405798:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  40579a:	4b1d      	ldr	r3, [pc, #116]	; (405810 <xTaskCheckForTimeOut+0x84>)
  40579c:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  40579e:	682b      	ldr	r3, [r5, #0]
  4057a0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4057a4:	d02e      	beq.n	405804 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4057a6:	491b      	ldr	r1, [pc, #108]	; (405814 <xTaskCheckForTimeOut+0x88>)
  4057a8:	6809      	ldr	r1, [r1, #0]
  4057aa:	6820      	ldr	r0, [r4, #0]
  4057ac:	4288      	cmp	r0, r1
  4057ae:	d002      	beq.n	4057b6 <xTaskCheckForTimeOut+0x2a>
  4057b0:	6861      	ldr	r1, [r4, #4]
  4057b2:	428a      	cmp	r2, r1
  4057b4:	d228      	bcs.n	405808 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  4057b6:	6861      	ldr	r1, [r4, #4]
  4057b8:	1a50      	subs	r0, r2, r1
  4057ba:	4283      	cmp	r3, r0
  4057bc:	d817      	bhi.n	4057ee <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  4057be:	2401      	movs	r4, #1
  4057c0:	e01c      	b.n	4057fc <xTaskCheckForTimeOut+0x70>
  4057c2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4057c6:	b672      	cpsid	i
  4057c8:	f383 8811 	msr	BASEPRI, r3
  4057cc:	f3bf 8f6f 	isb	sy
  4057d0:	f3bf 8f4f 	dsb	sy
  4057d4:	b662      	cpsie	i
  4057d6:	e7fe      	b.n	4057d6 <xTaskCheckForTimeOut+0x4a>
  4057d8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4057dc:	b672      	cpsid	i
  4057de:	f383 8811 	msr	BASEPRI, r3
  4057e2:	f3bf 8f6f 	isb	sy
  4057e6:	f3bf 8f4f 	dsb	sy
  4057ea:	b662      	cpsie	i
  4057ec:	e7fe      	b.n	4057ec <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  4057ee:	1a9b      	subs	r3, r3, r2
  4057f0:	440b      	add	r3, r1
  4057f2:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4057f4:	4620      	mov	r0, r4
  4057f6:	4b08      	ldr	r3, [pc, #32]	; (405818 <xTaskCheckForTimeOut+0x8c>)
  4057f8:	4798      	blx	r3
			xReturn = pdFALSE;
  4057fa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4057fc:	4b07      	ldr	r3, [pc, #28]	; (40581c <xTaskCheckForTimeOut+0x90>)
  4057fe:	4798      	blx	r3
}
  405800:	4620      	mov	r0, r4
  405802:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  405804:	2400      	movs	r4, #0
  405806:	e7f9      	b.n	4057fc <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  405808:	2401      	movs	r4, #1
  40580a:	e7f7      	b.n	4057fc <xTaskCheckForTimeOut+0x70>
  40580c:	00404459 	.word	0x00404459
  405810:	2040c3c8 	.word	0x2040c3c8
  405814:	2040c384 	.word	0x2040c384
  405818:	0040575d 	.word	0x0040575d
  40581c:	004044a5 	.word	0x004044a5

00405820 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  405820:	2201      	movs	r2, #1
  405822:	4b01      	ldr	r3, [pc, #4]	; (405828 <vTaskMissedYield+0x8>)
  405824:	601a      	str	r2, [r3, #0]
  405826:	4770      	bx	lr
  405828:	2040c3cc 	.word	0x2040c3cc

0040582c <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  40582c:	4b05      	ldr	r3, [pc, #20]	; (405844 <xTaskGetSchedulerState+0x18>)
  40582e:	681b      	ldr	r3, [r3, #0]
  405830:	b133      	cbz	r3, 405840 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  405832:	4b05      	ldr	r3, [pc, #20]	; (405848 <xTaskGetSchedulerState+0x1c>)
  405834:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  405836:	2b00      	cmp	r3, #0
  405838:	bf0c      	ite	eq
  40583a:	2002      	moveq	r0, #2
  40583c:	2000      	movne	r0, #0
  40583e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  405840:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  405842:	4770      	bx	lr
  405844:	2040c39c 	.word	0x2040c39c
  405848:	2040c348 	.word	0x2040c348

0040584c <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  40584c:	2800      	cmp	r0, #0
  40584e:	d044      	beq.n	4058da <vTaskPriorityInherit+0x8e>
	{
  405850:	b538      	push	{r3, r4, r5, lr}
  405852:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  405854:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  405856:	4921      	ldr	r1, [pc, #132]	; (4058dc <vTaskPriorityInherit+0x90>)
  405858:	6809      	ldr	r1, [r1, #0]
  40585a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40585c:	428a      	cmp	r2, r1
  40585e:	d214      	bcs.n	40588a <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  405860:	6981      	ldr	r1, [r0, #24]
  405862:	2900      	cmp	r1, #0
  405864:	db05      	blt.n	405872 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  405866:	491d      	ldr	r1, [pc, #116]	; (4058dc <vTaskPriorityInherit+0x90>)
  405868:	6809      	ldr	r1, [r1, #0]
  40586a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40586c:	f1c1 0105 	rsb	r1, r1, #5
  405870:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  405872:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  405876:	491a      	ldr	r1, [pc, #104]	; (4058e0 <vTaskPriorityInherit+0x94>)
  405878:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  40587c:	6961      	ldr	r1, [r4, #20]
  40587e:	4291      	cmp	r1, r2
  405880:	d004      	beq.n	40588c <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  405882:	4a16      	ldr	r2, [pc, #88]	; (4058dc <vTaskPriorityInherit+0x90>)
  405884:	6812      	ldr	r2, [r2, #0]
  405886:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  405888:	62e2      	str	r2, [r4, #44]	; 0x2c
  40588a:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40588c:	1d25      	adds	r5, r4, #4
  40588e:	4628      	mov	r0, r5
  405890:	4b14      	ldr	r3, [pc, #80]	; (4058e4 <vTaskPriorityInherit+0x98>)
  405892:	4798      	blx	r3
  405894:	b970      	cbnz	r0, 4058b4 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  405896:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405898:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  40589c:	4a10      	ldr	r2, [pc, #64]	; (4058e0 <vTaskPriorityInherit+0x94>)
  40589e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4058a2:	b93a      	cbnz	r2, 4058b4 <vTaskPriorityInherit+0x68>
  4058a4:	4810      	ldr	r0, [pc, #64]	; (4058e8 <vTaskPriorityInherit+0x9c>)
  4058a6:	6802      	ldr	r2, [r0, #0]
  4058a8:	2101      	movs	r1, #1
  4058aa:	fa01 f303 	lsl.w	r3, r1, r3
  4058ae:	ea22 0303 	bic.w	r3, r2, r3
  4058b2:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4058b4:	4b09      	ldr	r3, [pc, #36]	; (4058dc <vTaskPriorityInherit+0x90>)
  4058b6:	681b      	ldr	r3, [r3, #0]
  4058b8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  4058ba:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  4058bc:	4a0a      	ldr	r2, [pc, #40]	; (4058e8 <vTaskPriorityInherit+0x9c>)
  4058be:	6811      	ldr	r1, [r2, #0]
  4058c0:	2301      	movs	r3, #1
  4058c2:	4083      	lsls	r3, r0
  4058c4:	430b      	orrs	r3, r1
  4058c6:	6013      	str	r3, [r2, #0]
  4058c8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4058cc:	4629      	mov	r1, r5
  4058ce:	4b04      	ldr	r3, [pc, #16]	; (4058e0 <vTaskPriorityInherit+0x94>)
  4058d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4058d4:	4b05      	ldr	r3, [pc, #20]	; (4058ec <vTaskPriorityInherit+0xa0>)
  4058d6:	4798      	blx	r3
  4058d8:	bd38      	pop	{r3, r4, r5, pc}
  4058da:	4770      	bx	lr
  4058dc:	2040c2d0 	.word	0x2040c2d0
  4058e0:	2040c2dc 	.word	0x2040c2dc
  4058e4:	00404399 	.word	0x00404399
  4058e8:	2040c354 	.word	0x2040c354
  4058ec:	0040434d 	.word	0x0040434d

004058f0 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  4058f0:	2800      	cmp	r0, #0
  4058f2:	d04d      	beq.n	405990 <xTaskPriorityDisinherit+0xa0>
	{
  4058f4:	b538      	push	{r3, r4, r5, lr}
  4058f6:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  4058f8:	4a27      	ldr	r2, [pc, #156]	; (405998 <xTaskPriorityDisinherit+0xa8>)
  4058fa:	6812      	ldr	r2, [r2, #0]
  4058fc:	4290      	cmp	r0, r2
  4058fe:	d00a      	beq.n	405916 <xTaskPriorityDisinherit+0x26>
  405900:	f04f 0380 	mov.w	r3, #128	; 0x80
  405904:	b672      	cpsid	i
  405906:	f383 8811 	msr	BASEPRI, r3
  40590a:	f3bf 8f6f 	isb	sy
  40590e:	f3bf 8f4f 	dsb	sy
  405912:	b662      	cpsie	i
  405914:	e7fe      	b.n	405914 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  405916:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  405918:	b952      	cbnz	r2, 405930 <xTaskPriorityDisinherit+0x40>
  40591a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40591e:	b672      	cpsid	i
  405920:	f383 8811 	msr	BASEPRI, r3
  405924:	f3bf 8f6f 	isb	sy
  405928:	f3bf 8f4f 	dsb	sy
  40592c:	b662      	cpsie	i
  40592e:	e7fe      	b.n	40592e <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  405930:	3a01      	subs	r2, #1
  405932:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  405934:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  405936:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  405938:	4288      	cmp	r0, r1
  40593a:	d02b      	beq.n	405994 <xTaskPriorityDisinherit+0xa4>
  40593c:	bb52      	cbnz	r2, 405994 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40593e:	1d25      	adds	r5, r4, #4
  405940:	4628      	mov	r0, r5
  405942:	4b16      	ldr	r3, [pc, #88]	; (40599c <xTaskPriorityDisinherit+0xac>)
  405944:	4798      	blx	r3
  405946:	b968      	cbnz	r0, 405964 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  405948:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  40594a:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40594e:	4b14      	ldr	r3, [pc, #80]	; (4059a0 <xTaskPriorityDisinherit+0xb0>)
  405950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405954:	b933      	cbnz	r3, 405964 <xTaskPriorityDisinherit+0x74>
  405956:	4813      	ldr	r0, [pc, #76]	; (4059a4 <xTaskPriorityDisinherit+0xb4>)
  405958:	6803      	ldr	r3, [r0, #0]
  40595a:	2201      	movs	r2, #1
  40595c:	408a      	lsls	r2, r1
  40595e:	ea23 0302 	bic.w	r3, r3, r2
  405962:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  405964:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  405966:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  405968:	f1c0 0305 	rsb	r3, r0, #5
  40596c:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  40596e:	4a0d      	ldr	r2, [pc, #52]	; (4059a4 <xTaskPriorityDisinherit+0xb4>)
  405970:	6811      	ldr	r1, [r2, #0]
  405972:	2401      	movs	r4, #1
  405974:	fa04 f300 	lsl.w	r3, r4, r0
  405978:	430b      	orrs	r3, r1
  40597a:	6013      	str	r3, [r2, #0]
  40597c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  405980:	4629      	mov	r1, r5
  405982:	4b07      	ldr	r3, [pc, #28]	; (4059a0 <xTaskPriorityDisinherit+0xb0>)
  405984:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  405988:	4b07      	ldr	r3, [pc, #28]	; (4059a8 <xTaskPriorityDisinherit+0xb8>)
  40598a:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  40598c:	4620      	mov	r0, r4
  40598e:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  405990:	2000      	movs	r0, #0
  405992:	4770      	bx	lr
  405994:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  405996:	bd38      	pop	{r3, r4, r5, pc}
  405998:	2040c2d0 	.word	0x2040c2d0
  40599c:	00404399 	.word	0x00404399
  4059a0:	2040c2dc 	.word	0x2040c2dc
  4059a4:	2040c354 	.word	0x2040c354
  4059a8:	0040434d 	.word	0x0040434d

004059ac <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  4059ac:	4b05      	ldr	r3, [pc, #20]	; (4059c4 <pvTaskIncrementMutexHeldCount+0x18>)
  4059ae:	681b      	ldr	r3, [r3, #0]
  4059b0:	b123      	cbz	r3, 4059bc <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  4059b2:	4b04      	ldr	r3, [pc, #16]	; (4059c4 <pvTaskIncrementMutexHeldCount+0x18>)
  4059b4:	681a      	ldr	r2, [r3, #0]
  4059b6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  4059b8:	3301      	adds	r3, #1
  4059ba:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  4059bc:	4b01      	ldr	r3, [pc, #4]	; (4059c4 <pvTaskIncrementMutexHeldCount+0x18>)
  4059be:	6818      	ldr	r0, [r3, #0]
	}
  4059c0:	4770      	bx	lr
  4059c2:	bf00      	nop
  4059c4:	2040c2d0 	.word	0x2040c2d0

004059c8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  4059c8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4059ca:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4059cc:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  4059ce:	4291      	cmp	r1, r2
  4059d0:	d80c      	bhi.n	4059ec <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  4059d2:	1ad2      	subs	r2, r2, r3
  4059d4:	6983      	ldr	r3, [r0, #24]
  4059d6:	429a      	cmp	r2, r3
  4059d8:	d301      	bcc.n	4059de <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  4059da:	2001      	movs	r0, #1
  4059dc:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4059de:	1d01      	adds	r1, r0, #4
  4059e0:	4b09      	ldr	r3, [pc, #36]	; (405a08 <prvInsertTimerInActiveList+0x40>)
  4059e2:	6818      	ldr	r0, [r3, #0]
  4059e4:	4b09      	ldr	r3, [pc, #36]	; (405a0c <prvInsertTimerInActiveList+0x44>)
  4059e6:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4059e8:	2000      	movs	r0, #0
  4059ea:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  4059ec:	429a      	cmp	r2, r3
  4059ee:	d203      	bcs.n	4059f8 <prvInsertTimerInActiveList+0x30>
  4059f0:	4299      	cmp	r1, r3
  4059f2:	d301      	bcc.n	4059f8 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  4059f4:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  4059f6:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4059f8:	1d01      	adds	r1, r0, #4
  4059fa:	4b05      	ldr	r3, [pc, #20]	; (405a10 <prvInsertTimerInActiveList+0x48>)
  4059fc:	6818      	ldr	r0, [r3, #0]
  4059fe:	4b03      	ldr	r3, [pc, #12]	; (405a0c <prvInsertTimerInActiveList+0x44>)
  405a00:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  405a02:	2000      	movs	r0, #0
  405a04:	bd08      	pop	{r3, pc}
  405a06:	bf00      	nop
  405a08:	2040c3d4 	.word	0x2040c3d4
  405a0c:	00404365 	.word	0x00404365
  405a10:	2040c3d0 	.word	0x2040c3d0

00405a14 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  405a14:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  405a16:	4b15      	ldr	r3, [pc, #84]	; (405a6c <prvCheckForValidListAndQueue+0x58>)
  405a18:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  405a1a:	4b15      	ldr	r3, [pc, #84]	; (405a70 <prvCheckForValidListAndQueue+0x5c>)
  405a1c:	681b      	ldr	r3, [r3, #0]
  405a1e:	b113      	cbz	r3, 405a26 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  405a20:	4b14      	ldr	r3, [pc, #80]	; (405a74 <prvCheckForValidListAndQueue+0x60>)
  405a22:	4798      	blx	r3
  405a24:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  405a26:	4d14      	ldr	r5, [pc, #80]	; (405a78 <prvCheckForValidListAndQueue+0x64>)
  405a28:	4628      	mov	r0, r5
  405a2a:	4e14      	ldr	r6, [pc, #80]	; (405a7c <prvCheckForValidListAndQueue+0x68>)
  405a2c:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  405a2e:	4c14      	ldr	r4, [pc, #80]	; (405a80 <prvCheckForValidListAndQueue+0x6c>)
  405a30:	4620      	mov	r0, r4
  405a32:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  405a34:	4b13      	ldr	r3, [pc, #76]	; (405a84 <prvCheckForValidListAndQueue+0x70>)
  405a36:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  405a38:	4b13      	ldr	r3, [pc, #76]	; (405a88 <prvCheckForValidListAndQueue+0x74>)
  405a3a:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  405a3c:	2200      	movs	r2, #0
  405a3e:	2110      	movs	r1, #16
  405a40:	2005      	movs	r0, #5
  405a42:	4b12      	ldr	r3, [pc, #72]	; (405a8c <prvCheckForValidListAndQueue+0x78>)
  405a44:	4798      	blx	r3
  405a46:	4b0a      	ldr	r3, [pc, #40]	; (405a70 <prvCheckForValidListAndQueue+0x5c>)
  405a48:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  405a4a:	b118      	cbz	r0, 405a54 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  405a4c:	4910      	ldr	r1, [pc, #64]	; (405a90 <prvCheckForValidListAndQueue+0x7c>)
  405a4e:	4b11      	ldr	r3, [pc, #68]	; (405a94 <prvCheckForValidListAndQueue+0x80>)
  405a50:	4798      	blx	r3
  405a52:	e7e5      	b.n	405a20 <prvCheckForValidListAndQueue+0xc>
  405a54:	f04f 0380 	mov.w	r3, #128	; 0x80
  405a58:	b672      	cpsid	i
  405a5a:	f383 8811 	msr	BASEPRI, r3
  405a5e:	f3bf 8f6f 	isb	sy
  405a62:	f3bf 8f4f 	dsb	sy
  405a66:	b662      	cpsie	i
  405a68:	e7fe      	b.n	405a68 <prvCheckForValidListAndQueue+0x54>
  405a6a:	bf00      	nop
  405a6c:	00404459 	.word	0x00404459
  405a70:	2040c404 	.word	0x2040c404
  405a74:	004044a5 	.word	0x004044a5
  405a78:	2040c3d8 	.word	0x2040c3d8
  405a7c:	00404331 	.word	0x00404331
  405a80:	2040c3ec 	.word	0x2040c3ec
  405a84:	2040c3d0 	.word	0x2040c3d0
  405a88:	2040c3d4 	.word	0x2040c3d4
  405a8c:	00404911 	.word	0x00404911
  405a90:	0040d37c 	.word	0x0040d37c
  405a94:	00404e41 	.word	0x00404e41

00405a98 <xTimerCreateTimerTask>:
{
  405a98:	b510      	push	{r4, lr}
  405a9a:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  405a9c:	4b0f      	ldr	r3, [pc, #60]	; (405adc <xTimerCreateTimerTask+0x44>)
  405a9e:	4798      	blx	r3
	if( xTimerQueue != NULL )
  405aa0:	4b0f      	ldr	r3, [pc, #60]	; (405ae0 <xTimerCreateTimerTask+0x48>)
  405aa2:	681b      	ldr	r3, [r3, #0]
  405aa4:	b173      	cbz	r3, 405ac4 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  405aa6:	2300      	movs	r3, #0
  405aa8:	9303      	str	r3, [sp, #12]
  405aaa:	9302      	str	r3, [sp, #8]
  405aac:	9301      	str	r3, [sp, #4]
  405aae:	2204      	movs	r2, #4
  405ab0:	9200      	str	r2, [sp, #0]
  405ab2:	f44f 7282 	mov.w	r2, #260	; 0x104
  405ab6:	490b      	ldr	r1, [pc, #44]	; (405ae4 <xTimerCreateTimerTask+0x4c>)
  405ab8:	480b      	ldr	r0, [pc, #44]	; (405ae8 <xTimerCreateTimerTask+0x50>)
  405aba:	4c0c      	ldr	r4, [pc, #48]	; (405aec <xTimerCreateTimerTask+0x54>)
  405abc:	47a0      	blx	r4
	configASSERT( xReturn );
  405abe:	b108      	cbz	r0, 405ac4 <xTimerCreateTimerTask+0x2c>
}
  405ac0:	b004      	add	sp, #16
  405ac2:	bd10      	pop	{r4, pc}
  405ac4:	f04f 0380 	mov.w	r3, #128	; 0x80
  405ac8:	b672      	cpsid	i
  405aca:	f383 8811 	msr	BASEPRI, r3
  405ace:	f3bf 8f6f 	isb	sy
  405ad2:	f3bf 8f4f 	dsb	sy
  405ad6:	b662      	cpsie	i
  405ad8:	e7fe      	b.n	405ad8 <xTimerCreateTimerTask+0x40>
  405ada:	bf00      	nop
  405adc:	00405a15 	.word	0x00405a15
  405ae0:	2040c404 	.word	0x2040c404
  405ae4:	0040d384 	.word	0x0040d384
  405ae8:	00405c19 	.word	0x00405c19
  405aec:	00404f51 	.word	0x00404f51

00405af0 <xTimerGenericCommand>:
	configASSERT( xTimer );
  405af0:	b1d8      	cbz	r0, 405b2a <xTimerGenericCommand+0x3a>
{
  405af2:	b530      	push	{r4, r5, lr}
  405af4:	b085      	sub	sp, #20
  405af6:	4615      	mov	r5, r2
  405af8:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  405afa:	4a15      	ldr	r2, [pc, #84]	; (405b50 <xTimerGenericCommand+0x60>)
  405afc:	6810      	ldr	r0, [r2, #0]
  405afe:	b320      	cbz	r0, 405b4a <xTimerGenericCommand+0x5a>
  405b00:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  405b02:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  405b04:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  405b06:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  405b08:	2905      	cmp	r1, #5
  405b0a:	dc19      	bgt.n	405b40 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  405b0c:	4b11      	ldr	r3, [pc, #68]	; (405b54 <xTimerGenericCommand+0x64>)
  405b0e:	4798      	blx	r3
  405b10:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  405b12:	f04f 0300 	mov.w	r3, #0
  405b16:	bf0c      	ite	eq
  405b18:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  405b1a:	461a      	movne	r2, r3
  405b1c:	4669      	mov	r1, sp
  405b1e:	480c      	ldr	r0, [pc, #48]	; (405b50 <xTimerGenericCommand+0x60>)
  405b20:	6800      	ldr	r0, [r0, #0]
  405b22:	4c0d      	ldr	r4, [pc, #52]	; (405b58 <xTimerGenericCommand+0x68>)
  405b24:	47a0      	blx	r4
}
  405b26:	b005      	add	sp, #20
  405b28:	bd30      	pop	{r4, r5, pc}
  405b2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  405b2e:	b672      	cpsid	i
  405b30:	f383 8811 	msr	BASEPRI, r3
  405b34:	f3bf 8f6f 	isb	sy
  405b38:	f3bf 8f4f 	dsb	sy
  405b3c:	b662      	cpsie	i
  405b3e:	e7fe      	b.n	405b3e <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  405b40:	2300      	movs	r3, #0
  405b42:	4669      	mov	r1, sp
  405b44:	4c05      	ldr	r4, [pc, #20]	; (405b5c <xTimerGenericCommand+0x6c>)
  405b46:	47a0      	blx	r4
  405b48:	e7ed      	b.n	405b26 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  405b4a:	2000      	movs	r0, #0
	return xReturn;
  405b4c:	e7eb      	b.n	405b26 <xTimerGenericCommand+0x36>
  405b4e:	bf00      	nop
  405b50:	2040c404 	.word	0x2040c404
  405b54:	0040582d 	.word	0x0040582d
  405b58:	0040498d 	.word	0x0040498d
  405b5c:	00404b71 	.word	0x00404b71

00405b60 <prvSampleTimeNow>:
{
  405b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405b64:	b082      	sub	sp, #8
  405b66:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  405b68:	4b24      	ldr	r3, [pc, #144]	; (405bfc <prvSampleTimeNow+0x9c>)
  405b6a:	4798      	blx	r3
  405b6c:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  405b6e:	4b24      	ldr	r3, [pc, #144]	; (405c00 <prvSampleTimeNow+0xa0>)
  405b70:	681b      	ldr	r3, [r3, #0]
  405b72:	4298      	cmp	r0, r3
  405b74:	d31b      	bcc.n	405bae <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  405b76:	2300      	movs	r3, #0
  405b78:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  405b7c:	4b20      	ldr	r3, [pc, #128]	; (405c00 <prvSampleTimeNow+0xa0>)
  405b7e:	601f      	str	r7, [r3, #0]
}
  405b80:	4638      	mov	r0, r7
  405b82:	b002      	add	sp, #8
  405b84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  405b88:	2100      	movs	r1, #0
  405b8a:	9100      	str	r1, [sp, #0]
  405b8c:	460b      	mov	r3, r1
  405b8e:	4652      	mov	r2, sl
  405b90:	4620      	mov	r0, r4
  405b92:	4c1c      	ldr	r4, [pc, #112]	; (405c04 <prvSampleTimeNow+0xa4>)
  405b94:	47a0      	blx	r4
				configASSERT( xResult );
  405b96:	b960      	cbnz	r0, 405bb2 <prvSampleTimeNow+0x52>
  405b98:	f04f 0380 	mov.w	r3, #128	; 0x80
  405b9c:	b672      	cpsid	i
  405b9e:	f383 8811 	msr	BASEPRI, r3
  405ba2:	f3bf 8f6f 	isb	sy
  405ba6:	f3bf 8f4f 	dsb	sy
  405baa:	b662      	cpsie	i
  405bac:	e7fe      	b.n	405bac <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  405bae:	4d16      	ldr	r5, [pc, #88]	; (405c08 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  405bb0:	4e16      	ldr	r6, [pc, #88]	; (405c0c <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  405bb2:	682b      	ldr	r3, [r5, #0]
  405bb4:	681a      	ldr	r2, [r3, #0]
  405bb6:	b1c2      	cbz	r2, 405bea <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  405bb8:	68db      	ldr	r3, [r3, #12]
  405bba:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  405bbe:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  405bc0:	f104 0904 	add.w	r9, r4, #4
  405bc4:	4648      	mov	r0, r9
  405bc6:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  405bc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405bca:	4620      	mov	r0, r4
  405bcc:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  405bce:	69e3      	ldr	r3, [r4, #28]
  405bd0:	2b01      	cmp	r3, #1
  405bd2:	d1ee      	bne.n	405bb2 <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  405bd4:	69a3      	ldr	r3, [r4, #24]
  405bd6:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  405bd8:	459a      	cmp	sl, r3
  405bda:	d2d5      	bcs.n	405b88 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  405bdc:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  405bde:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  405be0:	4649      	mov	r1, r9
  405be2:	6828      	ldr	r0, [r5, #0]
  405be4:	4b0a      	ldr	r3, [pc, #40]	; (405c10 <prvSampleTimeNow+0xb0>)
  405be6:	4798      	blx	r3
  405be8:	e7e3      	b.n	405bb2 <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  405bea:	4a0a      	ldr	r2, [pc, #40]	; (405c14 <prvSampleTimeNow+0xb4>)
  405bec:	6810      	ldr	r0, [r2, #0]
  405bee:	4906      	ldr	r1, [pc, #24]	; (405c08 <prvSampleTimeNow+0xa8>)
  405bf0:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  405bf2:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  405bf4:	2301      	movs	r3, #1
  405bf6:	f8c8 3000 	str.w	r3, [r8]
  405bfa:	e7bf      	b.n	405b7c <prvSampleTimeNow+0x1c>
  405bfc:	00405221 	.word	0x00405221
  405c00:	2040c400 	.word	0x2040c400
  405c04:	00405af1 	.word	0x00405af1
  405c08:	2040c3d0 	.word	0x2040c3d0
  405c0c:	00404399 	.word	0x00404399
  405c10:	00404365 	.word	0x00404365
  405c14:	2040c3d4 	.word	0x2040c3d4

00405c18 <prvTimerTask>:
{
  405c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405c1c:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  405c1e:	4e75      	ldr	r6, [pc, #468]	; (405df4 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  405c20:	4f75      	ldr	r7, [pc, #468]	; (405df8 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  405c22:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 405e20 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  405c26:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 405e24 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  405c2a:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  405c2c:	681a      	ldr	r2, [r3, #0]
  405c2e:	2a00      	cmp	r2, #0
  405c30:	f000 80ce 	beq.w	405dd0 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  405c34:	68db      	ldr	r3, [r3, #12]
  405c36:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  405c38:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  405c3a:	a804      	add	r0, sp, #16
  405c3c:	4b6f      	ldr	r3, [pc, #444]	; (405dfc <prvTimerTask+0x1e4>)
  405c3e:	4798      	blx	r3
  405c40:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  405c42:	9b04      	ldr	r3, [sp, #16]
  405c44:	2b00      	cmp	r3, #0
  405c46:	d144      	bne.n	405cd2 <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  405c48:	42a0      	cmp	r0, r4
  405c4a:	d212      	bcs.n	405c72 <prvTimerTask+0x5a>
  405c4c:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  405c4e:	1b61      	subs	r1, r4, r5
  405c50:	4b6b      	ldr	r3, [pc, #428]	; (405e00 <prvTimerTask+0x1e8>)
  405c52:	6818      	ldr	r0, [r3, #0]
  405c54:	4b6b      	ldr	r3, [pc, #428]	; (405e04 <prvTimerTask+0x1ec>)
  405c56:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  405c58:	4b6b      	ldr	r3, [pc, #428]	; (405e08 <prvTimerTask+0x1f0>)
  405c5a:	4798      	blx	r3
  405c5c:	2800      	cmp	r0, #0
  405c5e:	d13a      	bne.n	405cd6 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  405c60:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  405c64:	f8c9 3000 	str.w	r3, [r9]
  405c68:	f3bf 8f4f 	dsb	sy
  405c6c:	f3bf 8f6f 	isb	sy
  405c70:	e031      	b.n	405cd6 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  405c72:	4b65      	ldr	r3, [pc, #404]	; (405e08 <prvTimerTask+0x1f0>)
  405c74:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  405c76:	6833      	ldr	r3, [r6, #0]
  405c78:	68db      	ldr	r3, [r3, #12]
  405c7a:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  405c7e:	f10a 0004 	add.w	r0, sl, #4
  405c82:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  405c84:	f8da 301c 	ldr.w	r3, [sl, #28]
  405c88:	2b01      	cmp	r3, #1
  405c8a:	d004      	beq.n	405c96 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  405c8c:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  405c90:	4650      	mov	r0, sl
  405c92:	4798      	blx	r3
  405c94:	e01f      	b.n	405cd6 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  405c96:	f8da 1018 	ldr.w	r1, [sl, #24]
  405c9a:	4623      	mov	r3, r4
  405c9c:	462a      	mov	r2, r5
  405c9e:	4421      	add	r1, r4
  405ca0:	4650      	mov	r0, sl
  405ca2:	4d5a      	ldr	r5, [pc, #360]	; (405e0c <prvTimerTask+0x1f4>)
  405ca4:	47a8      	blx	r5
  405ca6:	2801      	cmp	r0, #1
  405ca8:	d1f0      	bne.n	405c8c <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  405caa:	2100      	movs	r1, #0
  405cac:	9100      	str	r1, [sp, #0]
  405cae:	460b      	mov	r3, r1
  405cb0:	4622      	mov	r2, r4
  405cb2:	4650      	mov	r0, sl
  405cb4:	4c56      	ldr	r4, [pc, #344]	; (405e10 <prvTimerTask+0x1f8>)
  405cb6:	47a0      	blx	r4
			configASSERT( xResult );
  405cb8:	2800      	cmp	r0, #0
  405cba:	d1e7      	bne.n	405c8c <prvTimerTask+0x74>
  405cbc:	f04f 0380 	mov.w	r3, #128	; 0x80
  405cc0:	b672      	cpsid	i
  405cc2:	f383 8811 	msr	BASEPRI, r3
  405cc6:	f3bf 8f6f 	isb	sy
  405cca:	f3bf 8f4f 	dsb	sy
  405cce:	b662      	cpsie	i
  405cd0:	e7fe      	b.n	405cd0 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  405cd2:	4b4d      	ldr	r3, [pc, #308]	; (405e08 <prvTimerTask+0x1f0>)
  405cd4:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  405cd6:	4d4a      	ldr	r5, [pc, #296]	; (405e00 <prvTimerTask+0x1e8>)
  405cd8:	4c4e      	ldr	r4, [pc, #312]	; (405e14 <prvTimerTask+0x1fc>)
  405cda:	e006      	b.n	405cea <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  405cdc:	9907      	ldr	r1, [sp, #28]
  405cde:	9806      	ldr	r0, [sp, #24]
  405ce0:	9b05      	ldr	r3, [sp, #20]
  405ce2:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  405ce4:	9b04      	ldr	r3, [sp, #16]
  405ce6:	2b00      	cmp	r3, #0
  405ce8:	da09      	bge.n	405cfe <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  405cea:	2300      	movs	r3, #0
  405cec:	461a      	mov	r2, r3
  405cee:	a904      	add	r1, sp, #16
  405cf0:	6828      	ldr	r0, [r5, #0]
  405cf2:	47a0      	blx	r4
  405cf4:	2800      	cmp	r0, #0
  405cf6:	d098      	beq.n	405c2a <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  405cf8:	9b04      	ldr	r3, [sp, #16]
  405cfa:	2b00      	cmp	r3, #0
  405cfc:	dbee      	blt.n	405cdc <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  405cfe:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  405d02:	f8da 3014 	ldr.w	r3, [sl, #20]
  405d06:	b113      	cbz	r3, 405d0e <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  405d08:	f10a 0004 	add.w	r0, sl, #4
  405d0c:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  405d0e:	a803      	add	r0, sp, #12
  405d10:	4b3a      	ldr	r3, [pc, #232]	; (405dfc <prvTimerTask+0x1e4>)
  405d12:	4798      	blx	r3
			switch( xMessage.xMessageID )
  405d14:	9b04      	ldr	r3, [sp, #16]
  405d16:	2b09      	cmp	r3, #9
  405d18:	d8e7      	bhi.n	405cea <prvTimerTask+0xd2>
  405d1a:	a201      	add	r2, pc, #4	; (adr r2, 405d20 <prvTimerTask+0x108>)
  405d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  405d20:	00405d49 	.word	0x00405d49
  405d24:	00405d49 	.word	0x00405d49
  405d28:	00405d49 	.word	0x00405d49
  405d2c:	00405ceb 	.word	0x00405ceb
  405d30:	00405d9d 	.word	0x00405d9d
  405d34:	00405dc9 	.word	0x00405dc9
  405d38:	00405d49 	.word	0x00405d49
  405d3c:	00405d49 	.word	0x00405d49
  405d40:	00405ceb 	.word	0x00405ceb
  405d44:	00405d9d 	.word	0x00405d9d
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  405d48:	9c05      	ldr	r4, [sp, #20]
  405d4a:	f8da 1018 	ldr.w	r1, [sl, #24]
  405d4e:	4623      	mov	r3, r4
  405d50:	4602      	mov	r2, r0
  405d52:	4421      	add	r1, r4
  405d54:	4650      	mov	r0, sl
  405d56:	4c2d      	ldr	r4, [pc, #180]	; (405e0c <prvTimerTask+0x1f4>)
  405d58:	47a0      	blx	r4
  405d5a:	2801      	cmp	r0, #1
  405d5c:	d1bc      	bne.n	405cd8 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  405d5e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  405d62:	4650      	mov	r0, sl
  405d64:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  405d66:	f8da 301c 	ldr.w	r3, [sl, #28]
  405d6a:	2b01      	cmp	r3, #1
  405d6c:	d1b4      	bne.n	405cd8 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  405d6e:	f8da 2018 	ldr.w	r2, [sl, #24]
  405d72:	2100      	movs	r1, #0
  405d74:	9100      	str	r1, [sp, #0]
  405d76:	460b      	mov	r3, r1
  405d78:	9805      	ldr	r0, [sp, #20]
  405d7a:	4402      	add	r2, r0
  405d7c:	4650      	mov	r0, sl
  405d7e:	4c24      	ldr	r4, [pc, #144]	; (405e10 <prvTimerTask+0x1f8>)
  405d80:	47a0      	blx	r4
							configASSERT( xResult );
  405d82:	2800      	cmp	r0, #0
  405d84:	d1a8      	bne.n	405cd8 <prvTimerTask+0xc0>
  405d86:	f04f 0380 	mov.w	r3, #128	; 0x80
  405d8a:	b672      	cpsid	i
  405d8c:	f383 8811 	msr	BASEPRI, r3
  405d90:	f3bf 8f6f 	isb	sy
  405d94:	f3bf 8f4f 	dsb	sy
  405d98:	b662      	cpsie	i
  405d9a:	e7fe      	b.n	405d9a <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  405d9c:	9905      	ldr	r1, [sp, #20]
  405d9e:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  405da2:	b131      	cbz	r1, 405db2 <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  405da4:	4603      	mov	r3, r0
  405da6:	4602      	mov	r2, r0
  405da8:	4401      	add	r1, r0
  405daa:	4650      	mov	r0, sl
  405dac:	4c17      	ldr	r4, [pc, #92]	; (405e0c <prvTimerTask+0x1f4>)
  405dae:	47a0      	blx	r4
  405db0:	e792      	b.n	405cd8 <prvTimerTask+0xc0>
  405db2:	f04f 0380 	mov.w	r3, #128	; 0x80
  405db6:	b672      	cpsid	i
  405db8:	f383 8811 	msr	BASEPRI, r3
  405dbc:	f3bf 8f6f 	isb	sy
  405dc0:	f3bf 8f4f 	dsb	sy
  405dc4:	b662      	cpsie	i
  405dc6:	e7fe      	b.n	405dc6 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  405dc8:	4650      	mov	r0, sl
  405dca:	4b13      	ldr	r3, [pc, #76]	; (405e18 <prvTimerTask+0x200>)
  405dcc:	4798      	blx	r3
  405dce:	e783      	b.n	405cd8 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  405dd0:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  405dd2:	a804      	add	r0, sp, #16
  405dd4:	4b09      	ldr	r3, [pc, #36]	; (405dfc <prvTimerTask+0x1e4>)
  405dd6:	4798      	blx	r3
  405dd8:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  405dda:	9b04      	ldr	r3, [sp, #16]
  405ddc:	2b00      	cmp	r3, #0
  405dde:	f47f af78 	bne.w	405cd2 <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  405de2:	4b0e      	ldr	r3, [pc, #56]	; (405e1c <prvTimerTask+0x204>)
  405de4:	681b      	ldr	r3, [r3, #0]
  405de6:	681a      	ldr	r2, [r3, #0]
  405de8:	fab2 f282 	clz	r2, r2
  405dec:	0952      	lsrs	r2, r2, #5
  405dee:	2400      	movs	r4, #0
  405df0:	e72d      	b.n	405c4e <prvTimerTask+0x36>
  405df2:	bf00      	nop
  405df4:	2040c3d0 	.word	0x2040c3d0
  405df8:	00405211 	.word	0x00405211
  405dfc:	00405b61 	.word	0x00405b61
  405e00:	2040c404 	.word	0x2040c404
  405e04:	00404e75 	.word	0x00404e75
  405e08:	00405379 	.word	0x00405379
  405e0c:	004059c9 	.word	0x004059c9
  405e10:	00405af1 	.word	0x00405af1
  405e14:	00404c71 	.word	0x00404c71
  405e18:	00404685 	.word	0x00404685
  405e1c:	2040c3d4 	.word	0x2040c3d4
  405e20:	e000ed04 	.word	0xe000ed04
  405e24:	00404399 	.word	0x00404399

00405e28 <task_terminal>:
		xQueueSendToBackFromISR(xQueueSdcard, &frase, 0);
		//vTaskDelay(4000);
	}
}

void task_terminal(void){
  405e28:	b500      	push	{lr}
  405e2a:	b08f      	sub	sp, #60	; 0x3c
	printf("OLA T");
  405e2c:	480c      	ldr	r0, [pc, #48]	; (405e60 <task_terminal+0x38>)
  405e2e:	4b0d      	ldr	r3, [pc, #52]	; (405e64 <task_terminal+0x3c>)
  405e30:	4798      	blx	r3

	char frase[50];
	
	while (true) {
		
		if(semaforo == 0){
  405e32:	4c0d      	ldr	r4, [pc, #52]	; (405e68 <task_terminal+0x40>)
		if (xQueueReceive( xQueueTerminal, &(frase), ( TickType_t )  500 / portTICK_PERIOD_MS)) {
  405e34:	4e0d      	ldr	r6, [pc, #52]	; (405e6c <task_terminal+0x44>)
  405e36:	4d0e      	ldr	r5, [pc, #56]	; (405e70 <task_terminal+0x48>)
  405e38:	e003      	b.n	405e42 <task_terminal+0x1a>
			printf("%s", frase);
		}
		}
		//printf("Starting ADC\n");
		vTaskDelay(4000);
  405e3a:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
  405e3e:	4b0d      	ldr	r3, [pc, #52]	; (405e74 <task_terminal+0x4c>)
  405e40:	4798      	blx	r3
		if(semaforo == 0){
  405e42:	6823      	ldr	r3, [r4, #0]
  405e44:	2b00      	cmp	r3, #0
  405e46:	d1f8      	bne.n	405e3a <task_terminal+0x12>
		if (xQueueReceive( xQueueTerminal, &(frase), ( TickType_t )  500 / portTICK_PERIOD_MS)) {
  405e48:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  405e4c:	a901      	add	r1, sp, #4
  405e4e:	6830      	ldr	r0, [r6, #0]
  405e50:	47a8      	blx	r5
  405e52:	2800      	cmp	r0, #0
  405e54:	d0f1      	beq.n	405e3a <task_terminal+0x12>
			printf("%s", frase);
  405e56:	a901      	add	r1, sp, #4
  405e58:	4807      	ldr	r0, [pc, #28]	; (405e78 <task_terminal+0x50>)
  405e5a:	4b02      	ldr	r3, [pc, #8]	; (405e64 <task_terminal+0x3c>)
  405e5c:	4798      	blx	r3
  405e5e:	e7ec      	b.n	405e3a <task_terminal+0x12>
  405e60:	0040d688 	.word	0x0040d688
  405e64:	00406969 	.word	0x00406969
  405e68:	2040c408 	.word	0x2040c408
  405e6c:	2040c4a0 	.word	0x2040c4a0
  405e70:	00404c71 	.word	0x00404c71
  405e74:	00405499 	.word	0x00405499
  405e78:	0040d690 	.word	0x0040d690

00405e7c <task_sdcard>:
	}
}

void task_sdcard(void){
  405e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405e80:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
	printf("OLA SD");
  405e84:	483e      	ldr	r0, [pc, #248]	; (405f80 <task_sdcard+0x104>)
  405e86:	4e3f      	ldr	r6, [pc, #252]	; (405f84 <task_sdcard+0x108>)
  405e88:	47b0      	blx	r6

	char test_file_name[] = "0:sd_mmc_test.txt";
  405e8a:	ac97      	add	r4, sp, #604	; 0x25c
  405e8c:	4d3e      	ldr	r5, [pc, #248]	; (405f88 <task_sdcard+0x10c>)
  405e8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  405e90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  405e92:	682b      	ldr	r3, [r5, #0]
  405e94:	8023      	strh	r3, [r4, #0]
	FRESULT res;
	FATFS fs;
	FIL file_object;
	
	/* Initialize SD MMC stack */
	sd_mmc_init();
  405e96:	4b3d      	ldr	r3, [pc, #244]	; (405f8c <task_sdcard+0x110>)
  405e98:	4798      	blx	r3

	printf("\x0C\n\r-- SD/MMC/SDIO Card Example on FatFs --\n\r");
  405e9a:	483d      	ldr	r0, [pc, #244]	; (405f90 <task_sdcard+0x114>)
  405e9c:	47b0      	blx	r6
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
  405e9e:	4a3d      	ldr	r2, [pc, #244]	; (405f94 <task_sdcard+0x118>)
  405ea0:	493d      	ldr	r1, [pc, #244]	; (405f98 <task_sdcard+0x11c>)
  405ea2:	483e      	ldr	r0, [pc, #248]	; (405f9c <task_sdcard+0x120>)
  405ea4:	47b0      	blx	r6
				}
				//written += 18;
				printf("[OK]\r\n");
				f_close(&file_object);
				printf("Test is successful.\n\r");
				delay_s(2);
  405ea6:	f8df 8144 	ldr.w	r8, [pc, #324]	; 405fec <task_sdcard+0x170>
				printf("Write to test file (f_puts)...\r\n");
  405eaa:	f8df b144 	ldr.w	fp, [pc, #324]	; 405ff0 <task_sdcard+0x174>
		if(semaforo == 1){
  405eae:	4a3c      	ldr	r2, [pc, #240]	; (405fa0 <task_sdcard+0x124>)
  405eb0:	6813      	ldr	r3, [r2, #0]
  405eb2:	2b01      	cmp	r3, #1
  405eb4:	d1fc      	bne.n	405eb0 <task_sdcard+0x34>
			printf("Please plug an SD, MMC or SDIO card in slot.\n\r");
  405eb6:	483b      	ldr	r0, [pc, #236]	; (405fa4 <task_sdcard+0x128>)
  405eb8:	47b0      	blx	r6
				status = sd_mmc_test_unit_ready(0);
  405eba:	4f3b      	ldr	r7, [pc, #236]	; (405fa8 <task_sdcard+0x12c>)
					printf("Card install FAIL\n\r");
  405ebc:	f8df a134 	ldr.w	sl, [pc, #308]	; 405ff4 <task_sdcard+0x178>
  405ec0:	e009      	b.n	405ed6 <task_sdcard+0x5a>
  405ec2:	4650      	mov	r0, sl
  405ec4:	47b0      	blx	r6
					printf("Please unplug and re-plug the card.\n\r");
  405ec6:	4839      	ldr	r0, [pc, #228]	; (405fac <task_sdcard+0x130>)
  405ec8:	47b0      	blx	r6
					while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
  405eca:	2500      	movs	r5, #0
  405ecc:	4c38      	ldr	r4, [pc, #224]	; (405fb0 <task_sdcard+0x134>)
  405ece:	4628      	mov	r0, r5
  405ed0:	47a0      	blx	r4
  405ed2:	2802      	cmp	r0, #2
  405ed4:	d1fb      	bne.n	405ece <task_sdcard+0x52>
				status = sd_mmc_test_unit_ready(0);
  405ed6:	2000      	movs	r0, #0
  405ed8:	47b8      	blx	r7
				if (CTRL_FAIL == status) {
  405eda:	2801      	cmp	r0, #1
  405edc:	d0f1      	beq.n	405ec2 <task_sdcard+0x46>
			} while (CTRL_GOOD != status);
  405ede:	2800      	cmp	r0, #0
  405ee0:	d1f9      	bne.n	405ed6 <task_sdcard+0x5a>
			printf("Mount disk (f_mount)...\r\n");
  405ee2:	4834      	ldr	r0, [pc, #208]	; (405fb4 <task_sdcard+0x138>)
  405ee4:	47b0      	blx	r6
			memset(&fs, 0, sizeof(FATFS));
  405ee6:	f44f 720c 	mov.w	r2, #560	; 0x230
  405eea:	2100      	movs	r1, #0
  405eec:	a80b      	add	r0, sp, #44	; 0x2c
  405eee:	4b32      	ldr	r3, [pc, #200]	; (405fb8 <task_sdcard+0x13c>)
  405ef0:	4798      	blx	r3
			res = f_mount(LUN_ID_SD_MMC_0_MEM, &fs);
  405ef2:	a90b      	add	r1, sp, #44	; 0x2c
  405ef4:	2000      	movs	r0, #0
  405ef6:	4b31      	ldr	r3, [pc, #196]	; (405fbc <task_sdcard+0x140>)
  405ef8:	4798      	blx	r3
			if (FR_INVALID_DRIVE == res) {
  405efa:	280b      	cmp	r0, #11
  405efc:	d032      	beq.n	405f64 <task_sdcard+0xe8>
			printf("[OK]\r\n");
  405efe:	4830      	ldr	r0, [pc, #192]	; (405fc0 <task_sdcard+0x144>)
  405f00:	47b0      	blx	r6
			printf("Create a file (f_open)...\r\n");
  405f02:	4830      	ldr	r0, [pc, #192]	; (405fc4 <task_sdcard+0x148>)
  405f04:	47b0      	blx	r6
			test_file_name[0] = LUN_ID_SD_MMC_0_MEM + '0';
  405f06:	a99c      	add	r1, sp, #624	; 0x270
  405f08:	2330      	movs	r3, #48	; 0x30
  405f0a:	f801 3d14 	strb.w	r3, [r1, #-20]!
			res = f_open(&file_object, (char const *)test_file_name, FA_OPEN_ALWAYS | FA_WRITE);
  405f0e:	2212      	movs	r2, #18
  405f10:	a802      	add	r0, sp, #8
  405f12:	4b2d      	ldr	r3, [pc, #180]	; (405fc8 <task_sdcard+0x14c>)
  405f14:	4798      	blx	r3
			if (res != FR_OK) {
  405f16:	4601      	mov	r1, r0
  405f18:	2800      	cmp	r0, #0
  405f1a:	d027      	beq.n	405f6c <task_sdcard+0xf0>
				printf("[FAIL] res %d\r\n", res);
  405f1c:	482b      	ldr	r0, [pc, #172]	; (405fcc <task_sdcard+0x150>)
  405f1e:	47b0      	blx	r6
			printf("Please unplug the card.\n\r");
  405f20:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 405ff8 <task_sdcard+0x17c>
				delay_s(2);
  405f24:	46c1      	mov	r9, r8
			printf("Please unplug the card.\n\r");
  405f26:	4650      	mov	r0, sl
  405f28:	47b0      	blx	r6
			while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
  405f2a:	4d21      	ldr	r5, [pc, #132]	; (405fb0 <task_sdcard+0x134>)
  405f2c:	2000      	movs	r0, #0
  405f2e:	47a8      	blx	r5
  405f30:	2802      	cmp	r0, #2
  405f32:	d0bc      	beq.n	405eae <task_sdcard+0x32>
				printf("Write to test file (f_puts)...\r\n");
  405f34:	4658      	mov	r0, fp
  405f36:	47b0      	blx	r6
				res = f_lseek(&file_object,size);
  405f38:	9905      	ldr	r1, [sp, #20]
  405f3a:	a802      	add	r0, sp, #8
  405f3c:	4b24      	ldr	r3, [pc, #144]	; (405fd0 <task_sdcard+0x154>)
  405f3e:	4798      	blx	r3
				if (0 == f_write(&file_object, "Test SD/MMC stack\n", 18, &written)) {
  405f40:	ab01      	add	r3, sp, #4
  405f42:	2212      	movs	r2, #18
  405f44:	4923      	ldr	r1, [pc, #140]	; (405fd4 <task_sdcard+0x158>)
  405f46:	a802      	add	r0, sp, #8
  405f48:	4c23      	ldr	r4, [pc, #140]	; (405fd8 <task_sdcard+0x15c>)
  405f4a:	47a0      	blx	r4
  405f4c:	b188      	cbz	r0, 405f72 <task_sdcard+0xf6>
				printf("[OK]\r\n");
  405f4e:	481c      	ldr	r0, [pc, #112]	; (405fc0 <task_sdcard+0x144>)
  405f50:	47b0      	blx	r6
				f_close(&file_object);
  405f52:	a802      	add	r0, sp, #8
  405f54:	4b21      	ldr	r3, [pc, #132]	; (405fdc <task_sdcard+0x160>)
  405f56:	4798      	blx	r3
				printf("Test is successful.\n\r");
  405f58:	4821      	ldr	r0, [pc, #132]	; (405fe0 <task_sdcard+0x164>)
  405f5a:	47b0      	blx	r6
				delay_s(2);
  405f5c:	4648      	mov	r0, r9
  405f5e:	4b21      	ldr	r3, [pc, #132]	; (405fe4 <task_sdcard+0x168>)
  405f60:	4798      	blx	r3
  405f62:	e7e3      	b.n	405f2c <task_sdcard+0xb0>
				printf("[FAIL] res %d\r\n", res);
  405f64:	210b      	movs	r1, #11
  405f66:	4819      	ldr	r0, [pc, #100]	; (405fcc <task_sdcard+0x150>)
  405f68:	47b0      	blx	r6
				goto main_end_of_test;
  405f6a:	e7d9      	b.n	405f20 <task_sdcard+0xa4>
			printf("[OK]\r\n");
  405f6c:	4814      	ldr	r0, [pc, #80]	; (405fc0 <task_sdcard+0x144>)
  405f6e:	47b0      	blx	r6
  405f70:	e7d6      	b.n	405f20 <task_sdcard+0xa4>
					f_close(&file_object);
  405f72:	a802      	add	r0, sp, #8
  405f74:	4b19      	ldr	r3, [pc, #100]	; (405fdc <task_sdcard+0x160>)
  405f76:	4798      	blx	r3
					printf("[FAIL]\r\n");
  405f78:	481b      	ldr	r0, [pc, #108]	; (405fe8 <task_sdcard+0x16c>)
  405f7a:	47b0      	blx	r6
					goto main_end_of_test;
  405f7c:	e7d3      	b.n	405f26 <task_sdcard+0xaa>
  405f7e:	bf00      	nop
  405f80:	0040d3f8 	.word	0x0040d3f8
  405f84:	00406969 	.word	0x00406969
  405f88:	0040d594 	.word	0x0040d594
  405f8c:	0040035d 	.word	0x0040035d
  405f90:	0040d400 	.word	0x0040d400
  405f94:	0040d430 	.word	0x0040d430
  405f98:	0040d43c 	.word	0x0040d43c
  405f9c:	0040d448 	.word	0x0040d448
  405fa0:	2040c408 	.word	0x2040c408
  405fa4:	0040d460 	.word	0x0040d460
  405fa8:	00400ed5 	.word	0x00400ed5
  405fac:	0040d4a4 	.word	0x0040d4a4
  405fb0:	00400389 	.word	0x00400389
  405fb4:	0040d4cc 	.word	0x0040d4cc
  405fb8:	00406ac5 	.word	0x00406ac5
  405fbc:	00403ced 	.word	0x00403ced
  405fc0:	0040d4f8 	.word	0x0040d4f8
  405fc4:	0040d500 	.word	0x0040d500
  405fc8:	00403d15 	.word	0x00403d15
  405fcc:	0040d4e8 	.word	0x0040d4e8
  405fd0:	00404165 	.word	0x00404165
  405fd4:	0040d55c 	.word	0x0040d55c
  405fd8:	00403ead 	.word	0x00403ead
  405fdc:	0040414d 	.word	0x0040414d
  405fe0:	0040d57c 	.word	0x0040d57c
  405fe4:	20400001 	.word	0x20400001
  405fe8:	0040d570 	.word	0x0040d570
  405fec:	06075ed6 	.word	0x06075ed6
  405ff0:	0040d538 	.word	0x0040d538
  405ff4:	0040d490 	.word	0x0040d490
  405ff8:	0040d51c 	.word	0x0040d51c

00405ffc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  405ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
  405ffe:	b083      	sub	sp, #12
  406000:	4605      	mov	r5, r0
  406002:	460c      	mov	r4, r1
	uint32_t val = 0;
  406004:	2300      	movs	r3, #0
  406006:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  406008:	4b2a      	ldr	r3, [pc, #168]	; (4060b4 <usart_serial_getchar+0xb8>)
  40600a:	4298      	cmp	r0, r3
  40600c:	d013      	beq.n	406036 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40600e:	4b2a      	ldr	r3, [pc, #168]	; (4060b8 <usart_serial_getchar+0xbc>)
  406010:	4298      	cmp	r0, r3
  406012:	d018      	beq.n	406046 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  406014:	4b29      	ldr	r3, [pc, #164]	; (4060bc <usart_serial_getchar+0xc0>)
  406016:	4298      	cmp	r0, r3
  406018:	d01d      	beq.n	406056 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40601a:	4b29      	ldr	r3, [pc, #164]	; (4060c0 <usart_serial_getchar+0xc4>)
  40601c:	429d      	cmp	r5, r3
  40601e:	d022      	beq.n	406066 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  406020:	4b28      	ldr	r3, [pc, #160]	; (4060c4 <usart_serial_getchar+0xc8>)
  406022:	429d      	cmp	r5, r3
  406024:	d027      	beq.n	406076 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  406026:	4b28      	ldr	r3, [pc, #160]	; (4060c8 <usart_serial_getchar+0xcc>)
  406028:	429d      	cmp	r5, r3
  40602a:	d02e      	beq.n	40608a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40602c:	4b27      	ldr	r3, [pc, #156]	; (4060cc <usart_serial_getchar+0xd0>)
  40602e:	429d      	cmp	r5, r3
  406030:	d035      	beq.n	40609e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  406032:	b003      	add	sp, #12
  406034:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  406036:	461f      	mov	r7, r3
  406038:	4e25      	ldr	r6, [pc, #148]	; (4060d0 <usart_serial_getchar+0xd4>)
  40603a:	4621      	mov	r1, r4
  40603c:	4638      	mov	r0, r7
  40603e:	47b0      	blx	r6
  406040:	2800      	cmp	r0, #0
  406042:	d1fa      	bne.n	40603a <usart_serial_getchar+0x3e>
  406044:	e7e9      	b.n	40601a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  406046:	461f      	mov	r7, r3
  406048:	4e21      	ldr	r6, [pc, #132]	; (4060d0 <usart_serial_getchar+0xd4>)
  40604a:	4621      	mov	r1, r4
  40604c:	4638      	mov	r0, r7
  40604e:	47b0      	blx	r6
  406050:	2800      	cmp	r0, #0
  406052:	d1fa      	bne.n	40604a <usart_serial_getchar+0x4e>
  406054:	e7e4      	b.n	406020 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  406056:	461f      	mov	r7, r3
  406058:	4e1d      	ldr	r6, [pc, #116]	; (4060d0 <usart_serial_getchar+0xd4>)
  40605a:	4621      	mov	r1, r4
  40605c:	4638      	mov	r0, r7
  40605e:	47b0      	blx	r6
  406060:	2800      	cmp	r0, #0
  406062:	d1fa      	bne.n	40605a <usart_serial_getchar+0x5e>
  406064:	e7df      	b.n	406026 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  406066:	461f      	mov	r7, r3
  406068:	4e19      	ldr	r6, [pc, #100]	; (4060d0 <usart_serial_getchar+0xd4>)
  40606a:	4621      	mov	r1, r4
  40606c:	4638      	mov	r0, r7
  40606e:	47b0      	blx	r6
  406070:	2800      	cmp	r0, #0
  406072:	d1fa      	bne.n	40606a <usart_serial_getchar+0x6e>
  406074:	e7da      	b.n	40602c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  406076:	461e      	mov	r6, r3
  406078:	4d16      	ldr	r5, [pc, #88]	; (4060d4 <usart_serial_getchar+0xd8>)
  40607a:	a901      	add	r1, sp, #4
  40607c:	4630      	mov	r0, r6
  40607e:	47a8      	blx	r5
  406080:	2800      	cmp	r0, #0
  406082:	d1fa      	bne.n	40607a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  406084:	9b01      	ldr	r3, [sp, #4]
  406086:	7023      	strb	r3, [r4, #0]
  406088:	e7d3      	b.n	406032 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40608a:	461e      	mov	r6, r3
  40608c:	4d11      	ldr	r5, [pc, #68]	; (4060d4 <usart_serial_getchar+0xd8>)
  40608e:	a901      	add	r1, sp, #4
  406090:	4630      	mov	r0, r6
  406092:	47a8      	blx	r5
  406094:	2800      	cmp	r0, #0
  406096:	d1fa      	bne.n	40608e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  406098:	9b01      	ldr	r3, [sp, #4]
  40609a:	7023      	strb	r3, [r4, #0]
  40609c:	e7c9      	b.n	406032 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40609e:	461e      	mov	r6, r3
  4060a0:	4d0c      	ldr	r5, [pc, #48]	; (4060d4 <usart_serial_getchar+0xd8>)
  4060a2:	a901      	add	r1, sp, #4
  4060a4:	4630      	mov	r0, r6
  4060a6:	47a8      	blx	r5
  4060a8:	2800      	cmp	r0, #0
  4060aa:	d1fa      	bne.n	4060a2 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  4060ac:	9b01      	ldr	r3, [sp, #4]
  4060ae:	7023      	strb	r3, [r4, #0]
}
  4060b0:	e7bf      	b.n	406032 <usart_serial_getchar+0x36>
  4060b2:	bf00      	nop
  4060b4:	400e0800 	.word	0x400e0800
  4060b8:	400e0a00 	.word	0x400e0a00
  4060bc:	400e1a00 	.word	0x400e1a00
  4060c0:	400e1c00 	.word	0x400e1c00
  4060c4:	40024000 	.word	0x40024000
  4060c8:	40028000 	.word	0x40028000
  4060cc:	4002c000 	.word	0x4002c000
  4060d0:	00402413 	.word	0x00402413
  4060d4:	0040251f 	.word	0x0040251f

004060d8 <usart_serial_putchar>:
{
  4060d8:	b570      	push	{r4, r5, r6, lr}
  4060da:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4060dc:	4b2a      	ldr	r3, [pc, #168]	; (406188 <usart_serial_putchar+0xb0>)
  4060de:	4298      	cmp	r0, r3
  4060e0:	d013      	beq.n	40610a <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4060e2:	4b2a      	ldr	r3, [pc, #168]	; (40618c <usart_serial_putchar+0xb4>)
  4060e4:	4298      	cmp	r0, r3
  4060e6:	d019      	beq.n	40611c <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4060e8:	4b29      	ldr	r3, [pc, #164]	; (406190 <usart_serial_putchar+0xb8>)
  4060ea:	4298      	cmp	r0, r3
  4060ec:	d01f      	beq.n	40612e <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4060ee:	4b29      	ldr	r3, [pc, #164]	; (406194 <usart_serial_putchar+0xbc>)
  4060f0:	4298      	cmp	r0, r3
  4060f2:	d025      	beq.n	406140 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4060f4:	4b28      	ldr	r3, [pc, #160]	; (406198 <usart_serial_putchar+0xc0>)
  4060f6:	4298      	cmp	r0, r3
  4060f8:	d02b      	beq.n	406152 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4060fa:	4b28      	ldr	r3, [pc, #160]	; (40619c <usart_serial_putchar+0xc4>)
  4060fc:	4298      	cmp	r0, r3
  4060fe:	d031      	beq.n	406164 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  406100:	4b27      	ldr	r3, [pc, #156]	; (4061a0 <usart_serial_putchar+0xc8>)
  406102:	4298      	cmp	r0, r3
  406104:	d037      	beq.n	406176 <usart_serial_putchar+0x9e>
	return 0;
  406106:	2000      	movs	r0, #0
}
  406108:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40610a:	461e      	mov	r6, r3
  40610c:	4d25      	ldr	r5, [pc, #148]	; (4061a4 <usart_serial_putchar+0xcc>)
  40610e:	4621      	mov	r1, r4
  406110:	4630      	mov	r0, r6
  406112:	47a8      	blx	r5
  406114:	2800      	cmp	r0, #0
  406116:	d1fa      	bne.n	40610e <usart_serial_putchar+0x36>
		return 1;
  406118:	2001      	movs	r0, #1
  40611a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40611c:	461e      	mov	r6, r3
  40611e:	4d21      	ldr	r5, [pc, #132]	; (4061a4 <usart_serial_putchar+0xcc>)
  406120:	4621      	mov	r1, r4
  406122:	4630      	mov	r0, r6
  406124:	47a8      	blx	r5
  406126:	2800      	cmp	r0, #0
  406128:	d1fa      	bne.n	406120 <usart_serial_putchar+0x48>
		return 1;
  40612a:	2001      	movs	r0, #1
  40612c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40612e:	461e      	mov	r6, r3
  406130:	4d1c      	ldr	r5, [pc, #112]	; (4061a4 <usart_serial_putchar+0xcc>)
  406132:	4621      	mov	r1, r4
  406134:	4630      	mov	r0, r6
  406136:	47a8      	blx	r5
  406138:	2800      	cmp	r0, #0
  40613a:	d1fa      	bne.n	406132 <usart_serial_putchar+0x5a>
		return 1;
  40613c:	2001      	movs	r0, #1
  40613e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  406140:	461e      	mov	r6, r3
  406142:	4d18      	ldr	r5, [pc, #96]	; (4061a4 <usart_serial_putchar+0xcc>)
  406144:	4621      	mov	r1, r4
  406146:	4630      	mov	r0, r6
  406148:	47a8      	blx	r5
  40614a:	2800      	cmp	r0, #0
  40614c:	d1fa      	bne.n	406144 <usart_serial_putchar+0x6c>
		return 1;
  40614e:	2001      	movs	r0, #1
  406150:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  406152:	461e      	mov	r6, r3
  406154:	4d14      	ldr	r5, [pc, #80]	; (4061a8 <usart_serial_putchar+0xd0>)
  406156:	4621      	mov	r1, r4
  406158:	4630      	mov	r0, r6
  40615a:	47a8      	blx	r5
  40615c:	2800      	cmp	r0, #0
  40615e:	d1fa      	bne.n	406156 <usart_serial_putchar+0x7e>
		return 1;
  406160:	2001      	movs	r0, #1
  406162:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  406164:	461e      	mov	r6, r3
  406166:	4d10      	ldr	r5, [pc, #64]	; (4061a8 <usart_serial_putchar+0xd0>)
  406168:	4621      	mov	r1, r4
  40616a:	4630      	mov	r0, r6
  40616c:	47a8      	blx	r5
  40616e:	2800      	cmp	r0, #0
  406170:	d1fa      	bne.n	406168 <usart_serial_putchar+0x90>
		return 1;
  406172:	2001      	movs	r0, #1
  406174:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  406176:	461e      	mov	r6, r3
  406178:	4d0b      	ldr	r5, [pc, #44]	; (4061a8 <usart_serial_putchar+0xd0>)
  40617a:	4621      	mov	r1, r4
  40617c:	4630      	mov	r0, r6
  40617e:	47a8      	blx	r5
  406180:	2800      	cmp	r0, #0
  406182:	d1fa      	bne.n	40617a <usart_serial_putchar+0xa2>
		return 1;
  406184:	2001      	movs	r0, #1
  406186:	bd70      	pop	{r4, r5, r6, pc}
  406188:	400e0800 	.word	0x400e0800
  40618c:	400e0a00 	.word	0x400e0a00
  406190:	400e1a00 	.word	0x400e1a00
  406194:	400e1c00 	.word	0x400e1c00
  406198:	40024000 	.word	0x40024000
  40619c:	40028000 	.word	0x40028000
  4061a0:	4002c000 	.word	0x4002c000
  4061a4:	00402401 	.word	0x00402401
  4061a8:	00402509 	.word	0x00402509

004061ac <bme280_i2c_bus_init>:
{
  4061ac:	b500      	push	{lr}
  4061ae:	b085      	sub	sp, #20
	pmc_enable_periph_clk(TWIHS_MCU6050_ID);
  4061b0:	2013      	movs	r0, #19
  4061b2:	4b07      	ldr	r3, [pc, #28]	; (4061d0 <bme280_i2c_bus_init+0x24>)
  4061b4:	4798      	blx	r3
	bno055_option.master_clk = sysclk_get_cpu_hz();
  4061b6:	4b07      	ldr	r3, [pc, #28]	; (4061d4 <bme280_i2c_bus_init+0x28>)
  4061b8:	9301      	str	r3, [sp, #4]
	bno055_option.speed      = 10000;
  4061ba:	f242 7310 	movw	r3, #10000	; 0x2710
  4061be:	9302      	str	r3, [sp, #8]
	twihs_master_init(TWIHS_MCU6050, &bno055_option);
  4061c0:	a901      	add	r1, sp, #4
  4061c2:	4805      	ldr	r0, [pc, #20]	; (4061d8 <bme280_i2c_bus_init+0x2c>)
  4061c4:	4b05      	ldr	r3, [pc, #20]	; (4061dc <bme280_i2c_bus_init+0x30>)
  4061c6:	4798      	blx	r3
}
  4061c8:	b005      	add	sp, #20
  4061ca:	f85d fb04 	ldr.w	pc, [sp], #4
  4061ce:	bf00      	nop
  4061d0:	00401f59 	.word	0x00401f59
  4061d4:	11e1a300 	.word	0x11e1a300
  4061d8:	40018000 	.word	0x40018000
  4061dc:	00402295 	.word	0x00402295

004061e0 <bme280_i2c_read_reg>:
uint8_t bme280_i2c_read_reg(uint CHIP_ADDRESS, uint reg_address, char *value){
  4061e0:	b510      	push	{r4, lr}
  4061e2:	b086      	sub	sp, #24
  4061e4:	4614      	mov	r4, r2
  	  p_packet.chip         = CHIP_ADDRESS;//BME280_ADDRESS;
  4061e6:	f88d 0014 	strb.w	r0, [sp, #20]
  	  p_packet.addr_length  = 0;
  4061ea:	2300      	movs	r3, #0
  4061ec:	9302      	str	r3, [sp, #8]
  	  char data = reg_address; //BME280_CHIP_ID_REG;
  4061ee:	ab06      	add	r3, sp, #24
  4061f0:	f803 1d15 	strb.w	r1, [r3, #-21]!
  	  p_packet.buffer       = &data;
  4061f4:	9303      	str	r3, [sp, #12]
  	  p_packet.length       = 1;
  4061f6:	2301      	movs	r3, #1
  4061f8:	9304      	str	r3, [sp, #16]
  	  if(twihs_master_write(TWIHS_MCU6050, &p_packet) != TWIHS_SUCCESS)
  4061fa:	a901      	add	r1, sp, #4
  4061fc:	4809      	ldr	r0, [pc, #36]	; (406224 <bme280_i2c_read_reg+0x44>)
  4061fe:	4b0a      	ldr	r3, [pc, #40]	; (406228 <bme280_i2c_read_reg+0x48>)
  406200:	4798      	blx	r3
  406202:	b110      	cbz	r0, 40620a <bme280_i2c_read_reg+0x2a>
  	    return 1;
  406204:	2001      	movs	r0, #1
}
  406206:	b006      	add	sp, #24
  406208:	bd10      	pop	{r4, pc}
  	  p_packet.addr_length  = 0;
  40620a:	2300      	movs	r3, #0
  40620c:	9302      	str	r3, [sp, #8]
  	  p_packet.length       = 1;
  40620e:	2301      	movs	r3, #1
  406210:	9304      	str	r3, [sp, #16]
      p_packet.buffer       = value;
  406212:	9403      	str	r4, [sp, #12]
  	  if(twihs_master_read(TWIHS_MCU6050, &p_packet) != TWIHS_SUCCESS)
  406214:	a901      	add	r1, sp, #4
  406216:	4803      	ldr	r0, [pc, #12]	; (406224 <bme280_i2c_read_reg+0x44>)
  406218:	4b04      	ldr	r3, [pc, #16]	; (40622c <bme280_i2c_read_reg+0x4c>)
  40621a:	4798      	blx	r3
  	    return 1;
  40621c:	3000      	adds	r0, #0
  40621e:	bf18      	it	ne
  406220:	2001      	movne	r0, #1
  406222:	e7f0      	b.n	406206 <bme280_i2c_read_reg+0x26>
  406224:	40018000 	.word	0x40018000
  406228:	00402361 	.word	0x00402361
  40622c:	004022c9 	.word	0x004022c9

00406230 <bme280_i2c_config_temp>:
int8_t bme280_i2c_config_temp(void){
  406230:	b500      	push	{lr}
  406232:	b087      	sub	sp, #28
  	p_packet.chip         = BME280_ADDRESS;//BME280_ADDRESS;
  406234:	2377      	movs	r3, #119	; 0x77
  406236:	f88d 3014 	strb.w	r3, [sp, #20]
    p_packet.addr[0]      = BME280_CTRL_MEAS_REG;
  40623a:	23f4      	movs	r3, #244	; 0xf4
  40623c:	f88d 3004 	strb.w	r3, [sp, #4]
  	p_packet.addr_length  = 1;
  406240:	2201      	movs	r2, #1
  406242:	9202      	str	r2, [sp, #8]
  	char data = 0b00100111; //BME280_CHIP_ID_REG;
  406244:	ab06      	add	r3, sp, #24
  406246:	2127      	movs	r1, #39	; 0x27
  406248:	f803 1d15 	strb.w	r1, [r3, #-21]!
  	p_packet.buffer       = &data;
  40624c:	9303      	str	r3, [sp, #12]
  	p_packet.length       = 1;
  40624e:	9204      	str	r2, [sp, #16]
  	if(twihs_master_write(TWIHS_MCU6050, &p_packet) != TWIHS_SUCCESS)
  406250:	a901      	add	r1, sp, #4
  406252:	4804      	ldr	r0, [pc, #16]	; (406264 <bme280_i2c_config_temp+0x34>)
  406254:	4b04      	ldr	r3, [pc, #16]	; (406268 <bme280_i2c_config_temp+0x38>)
  406256:	4798      	blx	r3
  406258:	b100      	cbz	r0, 40625c <bme280_i2c_config_temp+0x2c>
  	return 1;
  40625a:	2001      	movs	r0, #1
}
  40625c:	b007      	add	sp, #28
  40625e:	f85d fb04 	ldr.w	pc, [sp], #4
  406262:	bf00      	nop
  406264:	40018000 	.word	0x40018000
  406268:	00402361 	.word	0x00402361

0040626c <bme280_i2c_read_temp>:
{
  40626c:	b530      	push	{r4, r5, lr}
  40626e:	b083      	sub	sp, #12
  406270:	4605      	mov	r5, r0
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_MSB_REG, &tmp[2]);
  406272:	f10d 0206 	add.w	r2, sp, #6
  406276:	21fa      	movs	r1, #250	; 0xfa
  406278:	2077      	movs	r0, #119	; 0x77
  40627a:	4c0d      	ldr	r4, [pc, #52]	; (4062b0 <bme280_i2c_read_temp+0x44>)
  40627c:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_MSB_REG, &tmp[2]);
  40627e:	f10d 0206 	add.w	r2, sp, #6
  406282:	21fa      	movs	r1, #250	; 0xfa
  406284:	2077      	movs	r0, #119	; 0x77
  406286:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_LSB_REG, &tmp[1]);
  406288:	f10d 0205 	add.w	r2, sp, #5
  40628c:	21fb      	movs	r1, #251	; 0xfb
  40628e:	2077      	movs	r0, #119	; 0x77
  406290:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_LSB_REG, &tmp[1]);
  406292:	f10d 0205 	add.w	r2, sp, #5
  406296:	21fb      	movs	r1, #251	; 0xfb
  406298:	2077      	movs	r0, #119	; 0x77
  40629a:	47a0      	blx	r4
  *temp = tmp[2] << 8 | tmp[1];
  40629c:	f89d 2006 	ldrb.w	r2, [sp, #6]
  4062a0:	f89d 3005 	ldrb.w	r3, [sp, #5]
  4062a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4062a8:	602b      	str	r3, [r5, #0]
}
  4062aa:	2000      	movs	r0, #0
  4062ac:	b003      	add	sp, #12
  4062ae:	bd30      	pop	{r4, r5, pc}
  4062b0:	004061e1 	.word	0x004061e1

004062b4 <bme280_i2c_read_humd>:
{
  4062b4:	b530      	push	{r4, r5, lr}
  4062b6:	b083      	sub	sp, #12
  4062b8:	4605      	mov	r5, r0
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_HUMIDITY_MSB_REG, &hum[2]);
  4062ba:	f10d 0206 	add.w	r2, sp, #6
  4062be:	21fd      	movs	r1, #253	; 0xfd
  4062c0:	2077      	movs	r0, #119	; 0x77
  4062c2:	4c0d      	ldr	r4, [pc, #52]	; (4062f8 <bme280_i2c_read_humd+0x44>)
  4062c4:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_HUMIDITY_MSB_REG, &hum[2]);
  4062c6:	f10d 0206 	add.w	r2, sp, #6
  4062ca:	21fd      	movs	r1, #253	; 0xfd
  4062cc:	2077      	movs	r0, #119	; 0x77
  4062ce:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_HUMIDITY_LSB_REG, &hum[1]);
  4062d0:	f10d 0205 	add.w	r2, sp, #5
  4062d4:	21fe      	movs	r1, #254	; 0xfe
  4062d6:	2077      	movs	r0, #119	; 0x77
  4062d8:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_HUMIDITY_LSB_REG, &hum[1]);
  4062da:	f10d 0205 	add.w	r2, sp, #5
  4062de:	21fe      	movs	r1, #254	; 0xfe
  4062e0:	2077      	movs	r0, #119	; 0x77
  4062e2:	47a0      	blx	r4
	*humd = hum[2] << 8 | hum[1];
  4062e4:	f89d 2006 	ldrb.w	r2, [sp, #6]
  4062e8:	f89d 3005 	ldrb.w	r3, [sp, #5]
  4062ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4062f0:	602b      	str	r3, [r5, #0]
}
  4062f2:	2000      	movs	r0, #0
  4062f4:	b003      	add	sp, #12
  4062f6:	bd30      	pop	{r4, r5, pc}
  4062f8:	004061e1 	.word	0x004061e1

004062fc <bme280_i2c_read_prss>:
{
  4062fc:	b530      	push	{r4, r5, lr}
  4062fe:	b083      	sub	sp, #12
  406300:	4605      	mov	r5, r0
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_PRESSURE_MSB_REG, &prs[2]);
  406302:	f10d 0206 	add.w	r2, sp, #6
  406306:	21f7      	movs	r1, #247	; 0xf7
  406308:	2077      	movs	r0, #119	; 0x77
  40630a:	4c0d      	ldr	r4, [pc, #52]	; (406340 <bme280_i2c_read_prss+0x44>)
  40630c:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_PRESSURE_MSB_REG, &prs[2]);
  40630e:	f10d 0206 	add.w	r2, sp, #6
  406312:	21f7      	movs	r1, #247	; 0xf7
  406314:	2077      	movs	r0, #119	; 0x77
  406316:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_PRESSURE_LSB_REG, &prs[1]);
  406318:	f10d 0205 	add.w	r2, sp, #5
  40631c:	21f8      	movs	r1, #248	; 0xf8
  40631e:	2077      	movs	r0, #119	; 0x77
  406320:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_PRESSURE_LSB_REG, &prs[1]);
  406322:	f10d 0205 	add.w	r2, sp, #5
  406326:	21f8      	movs	r1, #248	; 0xf8
  406328:	2077      	movs	r0, #119	; 0x77
  40632a:	47a0      	blx	r4
	*prss = prs[2] << 8 | prs[1];
  40632c:	f89d 2006 	ldrb.w	r2, [sp, #6]
  406330:	f89d 3005 	ldrb.w	r3, [sp, #5]
  406334:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  406338:	602b      	str	r3, [r5, #0]
}
  40633a:	2000      	movs	r0, #0
  40633c:	b003      	add	sp, #12
  40633e:	bd30      	pop	{r4, r5, pc}
  406340:	004061e1 	.word	0x004061e1

00406344 <bme280_validate_id>:
uint8_t bme280_validate_id(void){
  406344:	b510      	push	{r4, lr}
  406346:	b082      	sub	sp, #8
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_CHIP_ID_REG, &id );
  406348:	f10d 0207 	add.w	r2, sp, #7
  40634c:	21d0      	movs	r1, #208	; 0xd0
  40634e:	2077      	movs	r0, #119	; 0x77
  406350:	4c08      	ldr	r4, [pc, #32]	; (406374 <bme280_validate_id+0x30>)
  406352:	47a0      	blx	r4
  if (bme280_i2c_read_reg(BME280_ADDRESS, BME280_CHIP_ID_REG, &id )) 
  406354:	f10d 0207 	add.w	r2, sp, #7
  406358:	21d0      	movs	r1, #208	; 0xd0
  40635a:	2077      	movs	r0, #119	; 0x77
  40635c:	47a0      	blx	r4
  40635e:	b930      	cbnz	r0, 40636e <bme280_validate_id+0x2a>
  if (id != 0x60)
  406360:	f89d 0007 	ldrb.w	r0, [sp, #7]
  406364:	3860      	subs	r0, #96	; 0x60
  406366:	bf18      	it	ne
  406368:	2001      	movne	r0, #1
}
  40636a:	b002      	add	sp, #8
  40636c:	bd10      	pop	{r4, pc}
  40636e:	2001      	movs	r0, #1
  406370:	e7fb      	b.n	40636a <bme280_validate_id+0x26>
  406372:	bf00      	nop
  406374:	004061e1 	.word	0x004061e1

00406378 <task_sensor>:
void task_sensor(void){	
  406378:	b580      	push	{r7, lr}
  40637a:	b090      	sub	sp, #64	; 0x40
	xQueueTerminal = xQueueCreate( 10, sizeof( uint32_t ) );
  40637c:	2200      	movs	r2, #0
  40637e:	2104      	movs	r1, #4
  406380:	200a      	movs	r0, #10
  406382:	4c4d      	ldr	r4, [pc, #308]	; (4064b8 <task_sensor+0x140>)
  406384:	47a0      	blx	r4
  406386:	4b4d      	ldr	r3, [pc, #308]	; (4064bc <task_sensor+0x144>)
  406388:	6018      	str	r0, [r3, #0]
	xQueueSdcard = xQueueCreate( 10, sizeof( uint32_t ) );
  40638a:	2200      	movs	r2, #0
  40638c:	2104      	movs	r1, #4
  40638e:	200a      	movs	r0, #10
  406390:	47a0      	blx	r4
  406392:	4b4b      	ldr	r3, [pc, #300]	; (4064c0 <task_sensor+0x148>)
  406394:	6018      	str	r0, [r3, #0]
	printf("Inicializando bus i2c \n");
  406396:	484b      	ldr	r0, [pc, #300]	; (4064c4 <task_sensor+0x14c>)
  406398:	4b4b      	ldr	r3, [pc, #300]	; (4064c8 <task_sensor+0x150>)
  40639a:	4798      	blx	r3
	bme280_i2c_bus_init();
  40639c:	4b4b      	ldr	r3, [pc, #300]	; (4064cc <task_sensor+0x154>)
  40639e:	4798      	blx	r3
	delay_ms(10);
  4063a0:	484b      	ldr	r0, [pc, #300]	; (4064d0 <task_sensor+0x158>)
  4063a2:	4b4c      	ldr	r3, [pc, #304]	; (4064d4 <task_sensor+0x15c>)
  4063a4:	4798      	blx	r3
	while(bme280_validate_id()){
  4063a6:	4e4c      	ldr	r6, [pc, #304]	; (4064d8 <task_sensor+0x160>)
		printf("Chip nao encontrado\n");
  4063a8:	4d4c      	ldr	r5, [pc, #304]	; (4064dc <task_sensor+0x164>)
		delay_ms(200);
  4063aa:	4c4d      	ldr	r4, [pc, #308]	; (4064e0 <task_sensor+0x168>)
	while(bme280_validate_id()){
  4063ac:	e005      	b.n	4063ba <task_sensor+0x42>
		printf("Chip nao encontrado\n");
  4063ae:	4628      	mov	r0, r5
  4063b0:	4b45      	ldr	r3, [pc, #276]	; (4064c8 <task_sensor+0x150>)
  4063b2:	4798      	blx	r3
		delay_ms(200);
  4063b4:	4620      	mov	r0, r4
  4063b6:	4b47      	ldr	r3, [pc, #284]	; (4064d4 <task_sensor+0x15c>)
  4063b8:	4798      	blx	r3
	while(bme280_validate_id()){
  4063ba:	47b0      	blx	r6
  4063bc:	2800      	cmp	r0, #0
  4063be:	d1f6      	bne.n	4063ae <task_sensor+0x36>
	printf("Chip encontrado, inicializando temperatura \n");
  4063c0:	4848      	ldr	r0, [pc, #288]	; (4064e4 <task_sensor+0x16c>)
  4063c2:	4b41      	ldr	r3, [pc, #260]	; (4064c8 <task_sensor+0x150>)
  4063c4:	4798      	blx	r3
	bme280_i2c_config_temp();
  4063c6:	4b48      	ldr	r3, [pc, #288]	; (4064e8 <task_sensor+0x170>)
  4063c8:	4798      	blx	r3
			sprintf(frase, "Temperatura: %d \n", temp/100);
  4063ca:	f8df a14c 	ldr.w	sl, [pc, #332]	; 406518 <task_sensor+0x1a0>
		xQueueSendToBackFromISR(xQueueTerminal, &frase, 0);
  4063ce:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 4064bc <task_sensor+0x144>
  4063d2:	2600      	movs	r6, #0
  4063d4:	4d45      	ldr	r5, [pc, #276]	; (4064ec <task_sensor+0x174>)
		xQueueSendToBackFromISR(xQueueSdcard, &frase, 0);
  4063d6:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 4064c0 <task_sensor+0x148>
  4063da:	e025      	b.n	406428 <task_sensor+0xb0>
			sprintf(frase, "Temperatura: %d \n", temp/100);
  4063dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4063de:	fbaa 3202 	umull	r3, r2, sl, r2
  4063e2:	0952      	lsrs	r2, r2, #5
  4063e4:	4942      	ldr	r1, [pc, #264]	; (4064f0 <task_sensor+0x178>)
  4063e6:	4668      	mov	r0, sp
  4063e8:	4b42      	ldr	r3, [pc, #264]	; (4064f4 <task_sensor+0x17c>)
  4063ea:	4798      	blx	r3
  4063ec:	e02c      	b.n	406448 <task_sensor+0xd0>
			sprintf(frase, "Humidade: %d \n", humd/100);
  4063ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4063f0:	fbaa 3202 	umull	r3, r2, sl, r2
  4063f4:	0952      	lsrs	r2, r2, #5
  4063f6:	4940      	ldr	r1, [pc, #256]	; (4064f8 <task_sensor+0x180>)
  4063f8:	4668      	mov	r0, sp
  4063fa:	4b3e      	ldr	r3, [pc, #248]	; (4064f4 <task_sensor+0x17c>)
  4063fc:	4798      	blx	r3
  4063fe:	e03c      	b.n	40647a <task_sensor+0x102>
			sprintf(frase, "Pressao: %d \n", humd/100);
  406400:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406402:	fbaa 3202 	umull	r3, r2, sl, r2
  406406:	0952      	lsrs	r2, r2, #5
  406408:	493c      	ldr	r1, [pc, #240]	; (4064fc <task_sensor+0x184>)
  40640a:	4668      	mov	r0, sp
  40640c:	4b39      	ldr	r3, [pc, #228]	; (4064f4 <task_sensor+0x17c>)
  40640e:	4798      	blx	r3
		xQueueSendToBackFromISR(xQueueTerminal, &frase, 0);
  406410:	4633      	mov	r3, r6
  406412:	4632      	mov	r2, r6
  406414:	4669      	mov	r1, sp
  406416:	f8d9 0000 	ldr.w	r0, [r9]
  40641a:	47a8      	blx	r5
		xQueueSendToBackFromISR(xQueueSdcard, &frase, 0);
  40641c:	4633      	mov	r3, r6
  40641e:	4632      	mov	r2, r6
  406420:	4669      	mov	r1, sp
  406422:	f8d8 0000 	ldr.w	r0, [r8]
  406426:	47a8      	blx	r5
		if (bme280_i2c_read_temp(&temp)){
  406428:	a80f      	add	r0, sp, #60	; 0x3c
  40642a:	4b35      	ldr	r3, [pc, #212]	; (406500 <task_sensor+0x188>)
  40642c:	4798      	blx	r3
  40642e:	2800      	cmp	r0, #0
  406430:	d0d4      	beq.n	4063dc <task_sensor+0x64>
			sprintf(frase, "erro readinG temperature \n");
  406432:	466c      	mov	r4, sp
  406434:	4f33      	ldr	r7, [pc, #204]	; (406504 <task_sensor+0x18c>)
  406436:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
  406438:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40643a:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
  40643e:	c403      	stmia	r4!, {r0, r1}
  406440:	f824 2b02 	strh.w	r2, [r4], #2
  406444:	0c12      	lsrs	r2, r2, #16
  406446:	7022      	strb	r2, [r4, #0]
		xQueueSendToBackFromISR(xQueueTerminal, &frase, 0);
  406448:	4633      	mov	r3, r6
  40644a:	4632      	mov	r2, r6
  40644c:	4669      	mov	r1, sp
  40644e:	f8d9 0000 	ldr.w	r0, [r9]
  406452:	47a8      	blx	r5
		xQueueSendToBackFromISR(xQueueSdcard, &frase, 0);
  406454:	4633      	mov	r3, r6
  406456:	4632      	mov	r2, r6
  406458:	4669      	mov	r1, sp
  40645a:	f8d8 0000 	ldr.w	r0, [r8]
  40645e:	47a8      	blx	r5
		if (bme280_i2c_read_humd(&humd)){
  406460:	a80e      	add	r0, sp, #56	; 0x38
  406462:	4b29      	ldr	r3, [pc, #164]	; (406508 <task_sensor+0x190>)
  406464:	4798      	blx	r3
  406466:	2800      	cmp	r0, #0
  406468:	d0c1      	beq.n	4063ee <task_sensor+0x76>
			sprintf(frase, "erro reading humidade \n");
  40646a:	466c      	mov	r4, sp
  40646c:	4f27      	ldr	r7, [pc, #156]	; (40650c <task_sensor+0x194>)
  40646e:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
  406470:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406472:	e897 0003 	ldmia.w	r7, {r0, r1}
  406476:	e884 0003 	stmia.w	r4, {r0, r1}
		xQueueSendToBackFromISR(xQueueTerminal, &frase, 0);
  40647a:	4633      	mov	r3, r6
  40647c:	4632      	mov	r2, r6
  40647e:	4669      	mov	r1, sp
  406480:	f8d9 0000 	ldr.w	r0, [r9]
  406484:	47a8      	blx	r5
		xQueueSendToBackFromISR(xQueueSdcard, &frase, 0);
  406486:	4633      	mov	r3, r6
  406488:	4632      	mov	r2, r6
  40648a:	4669      	mov	r1, sp
  40648c:	f8d8 0000 	ldr.w	r0, [r8]
  406490:	47a8      	blx	r5
		if (bme280_i2c_read_prss(&prss)){
  406492:	a80d      	add	r0, sp, #52	; 0x34
  406494:	4b1e      	ldr	r3, [pc, #120]	; (406510 <task_sensor+0x198>)
  406496:	4798      	blx	r3
  406498:	2800      	cmp	r0, #0
  40649a:	d0b1      	beq.n	406400 <task_sensor+0x88>
			sprintf(frase, "erro reading pressao \n");
  40649c:	466c      	mov	r4, sp
  40649e:	4f1d      	ldr	r7, [pc, #116]	; (406514 <task_sensor+0x19c>)
  4064a0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
  4064a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4064a4:	e897 0003 	ldmia.w	r7, {r0, r1}
  4064a8:	f844 0b04 	str.w	r0, [r4], #4
  4064ac:	f824 1b02 	strh.w	r1, [r4], #2
  4064b0:	0c09      	lsrs	r1, r1, #16
  4064b2:	7021      	strb	r1, [r4, #0]
  4064b4:	e7ac      	b.n	406410 <task_sensor+0x98>
  4064b6:	bf00      	nop
  4064b8:	00404911 	.word	0x00404911
  4064bc:	2040c4a0 	.word	0x2040c4a0
  4064c0:	2040c4b0 	.word	0x2040c4b0
  4064c4:	0040d5a8 	.word	0x0040d5a8
  4064c8:	00406969 	.word	0x00406969
  4064cc:	004061ad 	.word	0x004061ad
  4064d0:	0007b784 	.word	0x0007b784
  4064d4:	20400001 	.word	0x20400001
  4064d8:	00406345 	.word	0x00406345
  4064dc:	0040d5c0 	.word	0x0040d5c0
  4064e0:	009a5649 	.word	0x009a5649
  4064e4:	0040d5d8 	.word	0x0040d5d8
  4064e8:	00406231 	.word	0x00406231
  4064ec:	00404b71 	.word	0x00404b71
  4064f0:	0040d624 	.word	0x0040d624
  4064f4:	00406d01 	.word	0x00406d01
  4064f8:	0040d650 	.word	0x0040d650
  4064fc:	0040d678 	.word	0x0040d678
  406500:	0040626d 	.word	0x0040626d
  406504:	0040d608 	.word	0x0040d608
  406508:	004062b5 	.word	0x004062b5
  40650c:	0040d638 	.word	0x0040d638
  406510:	004062fd 	.word	0x004062fd
  406514:	0040d660 	.word	0x0040d660
  406518:	51eb851f 	.word	0x51eb851f

0040651c <RTC_Handler>:
{
  40651c:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  40651e:	480f      	ldr	r0, [pc, #60]	; (40655c <RTC_Handler+0x40>)
  406520:	4b0f      	ldr	r3, [pc, #60]	; (406560 <RTC_Handler+0x44>)
  406522:	4798      	blx	r3
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  406524:	f010 0f04 	tst.w	r0, #4
  406528:	d10e      	bne.n	406548 <RTC_Handler+0x2c>
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  40652a:	4d0c      	ldr	r5, [pc, #48]	; (40655c <RTC_Handler+0x40>)
  40652c:	2101      	movs	r1, #1
  40652e:	4628      	mov	r0, r5
  406530:	4c0c      	ldr	r4, [pc, #48]	; (406564 <RTC_Handler+0x48>)
  406532:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  406534:	2108      	movs	r1, #8
  406536:	4628      	mov	r0, r5
  406538:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  40653a:	2110      	movs	r1, #16
  40653c:	4628      	mov	r0, r5
  40653e:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  406540:	2120      	movs	r1, #32
  406542:	4628      	mov	r0, r5
  406544:	47a0      	blx	r4
  406546:	bd38      	pop	{r3, r4, r5, pc}
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  406548:	2104      	movs	r1, #4
  40654a:	4804      	ldr	r0, [pc, #16]	; (40655c <RTC_Handler+0x40>)
  40654c:	4b05      	ldr	r3, [pc, #20]	; (406564 <RTC_Handler+0x48>)
  40654e:	4798      	blx	r3
		timestamp++;
  406550:	4a05      	ldr	r2, [pc, #20]	; (406568 <RTC_Handler+0x4c>)
  406552:	6813      	ldr	r3, [r2, #0]
  406554:	3301      	adds	r3, #1
  406556:	6013      	str	r3, [r2, #0]
  406558:	e7e7      	b.n	40652a <RTC_Handler+0xe>
  40655a:	bf00      	nop
  40655c:	400e1860 	.word	0x400e1860
  406560:	004021dd 	.word	0x004021dd
  406564:	004021e1 	.word	0x004021e1
  406568:	2040003c 	.word	0x2040003c

0040656c <RTC_init>:

/************************************************************************/
/* Funcoes                                                              */
/************************************************************************/

void RTC_init(){
  40656c:	b530      	push	{r4, r5, lr}
  40656e:	b083      	sub	sp, #12
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  406570:	2002      	movs	r0, #2
  406572:	4b12      	ldr	r3, [pc, #72]	; (4065bc <RTC_init+0x50>)
  406574:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  406576:	4c12      	ldr	r4, [pc, #72]	; (4065c0 <RTC_init+0x54>)
  406578:	2100      	movs	r1, #0
  40657a:	4620      	mov	r0, r4
  40657c:	4b11      	ldr	r3, [pc, #68]	; (4065c4 <RTC_init+0x58>)
  40657e:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(RTC, YEAR, MONTH, DAY, WEEK);
  406580:	2318      	movs	r3, #24
  406582:	9300      	str	r3, [sp, #0]
  406584:	230d      	movs	r3, #13
  406586:	2206      	movs	r2, #6
  406588:	f240 71e3 	movw	r1, #2019	; 0x7e3
  40658c:	4620      	mov	r0, r4
  40658e:	4d0e      	ldr	r5, [pc, #56]	; (4065c8 <RTC_init+0x5c>)
  406590:	47a8      	blx	r5
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  406592:	2300      	movs	r3, #0
  406594:	461a      	mov	r2, r3
  406596:	2110      	movs	r1, #16
  406598:	4620      	mov	r0, r4
  40659a:	4d0c      	ldr	r5, [pc, #48]	; (4065cc <RTC_init+0x60>)
  40659c:	47a8      	blx	r5
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40659e:	4b0c      	ldr	r3, [pc, #48]	; (4065d0 <RTC_init+0x64>)
  4065a0:	2104      	movs	r1, #4
  4065a2:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4065a6:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4065aa:	22c0      	movs	r2, #192	; 0xc0
  4065ac:	f883 2302 	strb.w	r2, [r3, #770]	; 0x302
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4065b0:	6019      	str	r1, [r3, #0]
	NVIC_ClearPendingIRQ(RTC_IRQn);
	NVIC_SetPriority(RTC_IRQn, 6);
	NVIC_EnableIRQ(RTC_IRQn);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(RTC,  RTC_IER_SECEN);
  4065b2:	4620      	mov	r0, r4
  4065b4:	4b07      	ldr	r3, [pc, #28]	; (4065d4 <RTC_init+0x68>)
  4065b6:	4798      	blx	r3

}
  4065b8:	b003      	add	sp, #12
  4065ba:	bd30      	pop	{r4, r5, pc}
  4065bc:	00401f59 	.word	0x00401f59
  4065c0:	400e1860 	.word	0x400e1860
  4065c4:	00401fad 	.word	0x00401fad
  4065c8:	00402125 	.word	0x00402125
  4065cc:	00402021 	.word	0x00402021
  4065d0:	e000e100 	.word	0xe000e100
  4065d4:	00401fc3 	.word	0x00401fc3

004065d8 <pin_toggle>:

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  4065d8:	b538      	push	{r3, r4, r5, lr}
  4065da:	4604      	mov	r4, r0
  4065dc:	460d      	mov	r5, r1
   if(pio_get_output_data_status(pio, mask))
  4065de:	4b06      	ldr	r3, [pc, #24]	; (4065f8 <pin_toggle+0x20>)
  4065e0:	4798      	blx	r3
  4065e2:	b920      	cbnz	r0, 4065ee <pin_toggle+0x16>
    pio_clear(pio, mask);
   else
    pio_set(pio,mask);
  4065e4:	4629      	mov	r1, r5
  4065e6:	4620      	mov	r0, r4
  4065e8:	4b04      	ldr	r3, [pc, #16]	; (4065fc <pin_toggle+0x24>)
  4065ea:	4798      	blx	r3
  4065ec:	bd38      	pop	{r3, r4, r5, pc}
    pio_clear(pio, mask);
  4065ee:	4629      	mov	r1, r5
  4065f0:	4620      	mov	r0, r4
  4065f2:	4b03      	ldr	r3, [pc, #12]	; (406600 <pin_toggle+0x28>)
  4065f4:	4798      	blx	r3
  4065f6:	bd38      	pop	{r3, r4, r5, pc}
  4065f8:	00401cc9 	.word	0x00401cc9
  4065fc:	00401bd1 	.word	0x00401bd1
  406600:	00401bd5 	.word	0x00401bd5

00406604 <Button1_Handler>:
{
  406604:	b510      	push	{r4, lr}
  semaforo = !semaforo;
  406606:	4a08      	ldr	r2, [pc, #32]	; (406628 <Button1_Handler+0x24>)
  406608:	6813      	ldr	r3, [r2, #0]
  40660a:	fab3 f383 	clz	r3, r3
  40660e:	095b      	lsrs	r3, r3, #5
  406610:	6013      	str	r3, [r2, #0]
  pin_toggle(PIOD, (1<<28));
  406612:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  406616:	4805      	ldr	r0, [pc, #20]	; (40662c <Button1_Handler+0x28>)
  406618:	4c05      	ldr	r4, [pc, #20]	; (406630 <Button1_Handler+0x2c>)
  40661a:	47a0      	blx	r4
  pin_toggle(LED_PIO, LED_PIN_MASK);
  40661c:	f44f 7180 	mov.w	r1, #256	; 0x100
  406620:	4804      	ldr	r0, [pc, #16]	; (406634 <Button1_Handler+0x30>)
  406622:	47a0      	blx	r4
  406624:	bd10      	pop	{r4, pc}
  406626:	bf00      	nop
  406628:	2040c408 	.word	0x2040c408
  40662c:	400e1400 	.word	0x400e1400
  406630:	004065d9 	.word	0x004065d9
  406634:	400e1200 	.word	0x400e1200

00406638 <BUT_init>:
}

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  406638:	b510      	push	{r4, lr}
  40663a:	b082      	sub	sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  40663c:	200a      	movs	r0, #10
  40663e:	4b10      	ldr	r3, [pc, #64]	; (406680 <BUT_init+0x48>)
  406640:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  406642:	4c10      	ldr	r4, [pc, #64]	; (406684 <BUT_init+0x4c>)
  406644:	2209      	movs	r2, #9
  406646:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40664a:	4620      	mov	r0, r4
  40664c:	4b0e      	ldr	r3, [pc, #56]	; (406688 <BUT_init+0x50>)
  40664e:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrup??o */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  406650:	f44f 6100 	mov.w	r1, #2048	; 0x800
  406654:	4620      	mov	r0, r4
  406656:	4b0d      	ldr	r3, [pc, #52]	; (40668c <BUT_init+0x54>)
  406658:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  40665a:	4b0d      	ldr	r3, [pc, #52]	; (406690 <BUT_init+0x58>)
  40665c:	9300      	str	r3, [sp, #0]
  40665e:	2350      	movs	r3, #80	; 0x50
  406660:	f44f 6200 	mov.w	r2, #2048	; 0x800
  406664:	210a      	movs	r1, #10
  406666:	4620      	mov	r0, r4
  406668:	4c0a      	ldr	r4, [pc, #40]	; (406694 <BUT_init+0x5c>)
  40666a:	47a0      	blx	r4
  40666c:	4b0a      	ldr	r3, [pc, #40]	; (406698 <BUT_init+0x60>)
  40666e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  406672:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  406674:	2220      	movs	r2, #32
  406676:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    
    /* habilita interrup?c?o do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
    NVIC_SetPriority(BUT_PIO_ID, 1);
};
  40667a:	b002      	add	sp, #8
  40667c:	bd10      	pop	{r4, pc}
  40667e:	bf00      	nop
  406680:	00401f59 	.word	0x00401f59
  406684:	400e0e00 	.word	0x400e0e00
  406688:	00401c6b 	.word	0x00401c6b
  40668c:	00401d07 	.word	0x00401d07
  406690:	00406605 	.word	0x00406605
  406694:	00401d65 	.word	0x00401d65
  406698:	e000e100 	.word	0xe000e100

0040669c <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  40669c:	b510      	push	{r4, lr}
  40669e:	b082      	sub	sp, #8
  4066a0:	4604      	mov	r4, r0
    pmc_enable_periph_clk(LED_PIO_ID);
  4066a2:	200c      	movs	r0, #12
  4066a4:	4b05      	ldr	r3, [pc, #20]	; (4066bc <LED_init+0x20>)
  4066a6:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  4066a8:	2300      	movs	r3, #0
  4066aa:	9300      	str	r3, [sp, #0]
  4066ac:	4622      	mov	r2, r4
  4066ae:	f44f 7180 	mov.w	r1, #256	; 0x100
  4066b2:	4803      	ldr	r0, [pc, #12]	; (4066c0 <LED_init+0x24>)
  4066b4:	4c03      	ldr	r4, [pc, #12]	; (4066c4 <LED_init+0x28>)
  4066b6:	47a0      	blx	r4
};
  4066b8:	b002      	add	sp, #8
  4066ba:	bd10      	pop	{r4, pc}
  4066bc:	00401f59 	.word	0x00401f59
  4066c0:	400e1200 	.word	0x400e1200
  4066c4:	00401ca1 	.word	0x00401ca1

004066c8 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  4066c8:	4770      	bx	lr

004066ca <vApplicationMallocFailedHook>:
  4066ca:	f04f 0380 	mov.w	r3, #128	; 0x80
  4066ce:	b672      	cpsid	i
  4066d0:	f383 8811 	msr	BASEPRI, r3
  4066d4:	f3bf 8f6f 	isb	sy
  4066d8:	f3bf 8f4f 	dsb	sy
  4066dc:	b662      	cpsie	i
  4066de:	e7fe      	b.n	4066de <vApplicationMallocFailedHook+0x14>

004066e0 <main>:
}

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  4066e0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  4066e4:	b08b      	sub	sp, #44	; 0x2c
	
////////////////////////////////////////////////////////////////////////////
  RTC_init();
  4066e6:	4b65      	ldr	r3, [pc, #404]	; (40687c <main+0x19c>)
  4066e8:	4798      	blx	r3
  uint8_t bufferTX[100];
  
  uint8_t rtn;

  /* Initialize the SAM system */
  sysclk_init();
  4066ea:	4b65      	ldr	r3, [pc, #404]	; (406880 <main+0x1a0>)
  4066ec:	4798      	blx	r3
  board_init();
  4066ee:	4b65      	ldr	r3, [pc, #404]	; (406884 <main+0x1a4>)
  4066f0:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  4066f2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4066f6:	4b64      	ldr	r3, [pc, #400]	; (406888 <main+0x1a8>)
  4066f8:	605a      	str	r2, [r3, #4]
  4066fa:	200b      	movs	r0, #11
  4066fc:	4e63      	ldr	r6, [pc, #396]	; (40688c <main+0x1ac>)
  4066fe:	47b0      	blx	r6
  406700:	200a      	movs	r0, #10
  406702:	47b0      	blx	r6
  pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  406704:	2210      	movs	r2, #16
  406706:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40670a:	4861      	ldr	r0, [pc, #388]	; (406890 <main+0x1b0>)
  40670c:	4c61      	ldr	r4, [pc, #388]	; (406894 <main+0x1b4>)
  40670e:	47a0      	blx	r4
  pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  406710:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  406714:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  406718:	485f      	ldr	r0, [pc, #380]	; (406898 <main+0x1b8>)
  40671a:	47a0      	blx	r4
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40671c:	4a5f      	ldr	r2, [pc, #380]	; (40689c <main+0x1bc>)
  40671e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  406722:	f043 0310 	orr.w	r3, r3, #16
  406726:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  40672a:	200e      	movs	r0, #14
  40672c:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40672e:	f8df b1d8 	ldr.w	fp, [pc, #472]	; 406908 <main+0x228>
  406732:	4d5b      	ldr	r5, [pc, #364]	; (4068a0 <main+0x1c0>)
  406734:	f8cb 5000 	str.w	r5, [fp]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  406738:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 40690c <main+0x22c>
  40673c:	4b59      	ldr	r3, [pc, #356]	; (4068a4 <main+0x1c4>)
  40673e:	f8c9 3000 	str.w	r3, [r9]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  406742:	4b59      	ldr	r3, [pc, #356]	; (4068a8 <main+0x1c8>)
  406744:	4a59      	ldr	r2, [pc, #356]	; (4068ac <main+0x1cc>)
  406746:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  406748:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40674c:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  40674e:	23c0      	movs	r3, #192	; 0xc0
  406750:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  406752:	f44f 6300 	mov.w	r3, #2048	; 0x800
  406756:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  406758:	2400      	movs	r4, #0
  40675a:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40675c:	9408      	str	r4, [sp, #32]
  40675e:	200e      	movs	r0, #14
  406760:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  406762:	4a53      	ldr	r2, [pc, #332]	; (4068b0 <main+0x1d0>)
  406764:	a904      	add	r1, sp, #16
  406766:	4628      	mov	r0, r5
  406768:	4b52      	ldr	r3, [pc, #328]	; (4068b4 <main+0x1d4>)
  40676a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  40676c:	4628      	mov	r0, r5
  40676e:	4b52      	ldr	r3, [pc, #328]	; (4068b8 <main+0x1d8>)
  406770:	4798      	blx	r3
		usart_enable_rx(p_usart);
  406772:	4628      	mov	r0, r5
  406774:	f8df a198 	ldr.w	sl, [pc, #408]	; 406910 <main+0x230>
  406778:	47d0      	blx	sl
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40677a:	f8df 8198 	ldr.w	r8, [pc, #408]	; 406914 <main+0x234>
  40677e:	f8d8 3000 	ldr.w	r3, [r8]
  406782:	4621      	mov	r1, r4
  406784:	6898      	ldr	r0, [r3, #8]
  406786:	4f4d      	ldr	r7, [pc, #308]	; (4068bc <main+0x1dc>)
  406788:	47b8      	blx	r7
	setbuf(stdin, NULL);
  40678a:	f8d8 3000 	ldr.w	r3, [r8]
  40678e:	4621      	mov	r1, r4
  406790:	6858      	ldr	r0, [r3, #4]
  406792:	47b8      	blx	r7
  
  /* Inicializa com serial com PC*/
  configure_console();
  printf("Demo do sensor BME280, sem calibracao! \n"); 
  406794:	484a      	ldr	r0, [pc, #296]	; (4068c0 <main+0x1e0>)
  406796:	4b4b      	ldr	r3, [pc, #300]	; (4068c4 <main+0x1e4>)
  406798:	4798      	blx	r3
	   .paritytype = CONF_TEST_PARITY,
	   .stopbits   = CONF_TEST_STOPBITS,
   };
  
   irq_initialize_vectors();
   cpu_irq_enable();
  40679a:	2201      	movs	r2, #1
  40679c:	4b4a      	ldr	r3, [pc, #296]	; (4068c8 <main+0x1e8>)
  40679e:	701a      	strb	r2, [r3, #0]
  4067a0:	f3bf 8f5f 	dmb	sy
  4067a4:	b662      	cpsie	i
	stdio_base = (void *)usart;
  4067a6:	f8cb 5000 	str.w	r5, [fp]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4067aa:	4b3e      	ldr	r3, [pc, #248]	; (4068a4 <main+0x1c4>)
  4067ac:	f8c9 3000 	str.w	r3, [r9]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4067b0:	4b3d      	ldr	r3, [pc, #244]	; (4068a8 <main+0x1c8>)
  4067b2:	4a3e      	ldr	r2, [pc, #248]	; (4068ac <main+0x1cc>)
  4067b4:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4067b6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4067ba:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  4067bc:	23c0      	movs	r3, #192	; 0xc0
  4067be:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  4067c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4067c4:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  4067c6:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4067c8:	9408      	str	r4, [sp, #32]
  4067ca:	200e      	movs	r0, #14
  4067cc:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  4067ce:	4a38      	ldr	r2, [pc, #224]	; (4068b0 <main+0x1d0>)
  4067d0:	a904      	add	r1, sp, #16
  4067d2:	4628      	mov	r0, r5
  4067d4:	4b37      	ldr	r3, [pc, #220]	; (4068b4 <main+0x1d4>)
  4067d6:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4067d8:	4628      	mov	r0, r5
  4067da:	4b37      	ldr	r3, [pc, #220]	; (4068b8 <main+0x1d8>)
  4067dc:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4067de:	4628      	mov	r0, r5
  4067e0:	47d0      	blx	sl
	setbuf(stdout, NULL);
  4067e2:	f8d8 3000 	ldr.w	r3, [r8]
  4067e6:	4621      	mov	r1, r4
  4067e8:	6898      	ldr	r0, [r3, #8]
  4067ea:	47b8      	blx	r7
	setbuf(stdin, NULL);
  4067ec:	f8d8 3000 	ldr.w	r3, [r8]
  4067f0:	4621      	mov	r1, r4
  4067f2:	6858      	ldr	r0, [r3, #4]
  4067f4:	47b8      	blx	r7

   stdio_serial_init(CONF_TEST_USART, &usart_serial_options);
  
  if (xTaskCreate(task_sensor, "sensor", TASK_SENSOR_STACK_SIZE, NULL, TASK_SENSOR_STACK_PRIORITY, NULL) != pdPASS) {
  4067f6:	9403      	str	r4, [sp, #12]
  4067f8:	9402      	str	r4, [sp, #8]
  4067fa:	9401      	str	r4, [sp, #4]
  4067fc:	9400      	str	r4, [sp, #0]
  4067fe:	4623      	mov	r3, r4
  406800:	f44f 7200 	mov.w	r2, #512	; 0x200
  406804:	4931      	ldr	r1, [pc, #196]	; (4068cc <main+0x1ec>)
  406806:	4832      	ldr	r0, [pc, #200]	; (4068d0 <main+0x1f0>)
  406808:	4c32      	ldr	r4, [pc, #200]	; (4068d4 <main+0x1f4>)
  40680a:	47a0      	blx	r4
  40680c:	2801      	cmp	r0, #1
  40680e:	d002      	beq.n	406816 <main+0x136>
	  printf("Failed to create test led task\r\n");
  406810:	4831      	ldr	r0, [pc, #196]	; (4068d8 <main+0x1f8>)
  406812:	4b2c      	ldr	r3, [pc, #176]	; (4068c4 <main+0x1e4>)
  406814:	4798      	blx	r3
  }

  /* Create task to handler touch */
  if (xTaskCreate(task_terminal, "terminal", TASK_TERMINAL_STACK_SIZE, NULL, TASK_TERMINAL_STACK_PRIORITY, NULL) != pdPASS) {
  406816:	2300      	movs	r3, #0
  406818:	9303      	str	r3, [sp, #12]
  40681a:	9302      	str	r3, [sp, #8]
  40681c:	9301      	str	r3, [sp, #4]
  40681e:	9300      	str	r3, [sp, #0]
  406820:	f44f 7200 	mov.w	r2, #512	; 0x200
  406824:	492d      	ldr	r1, [pc, #180]	; (4068dc <main+0x1fc>)
  406826:	482e      	ldr	r0, [pc, #184]	; (4068e0 <main+0x200>)
  406828:	4c2a      	ldr	r4, [pc, #168]	; (4068d4 <main+0x1f4>)
  40682a:	47a0      	blx	r4
  40682c:	2801      	cmp	r0, #1
  40682e:	d002      	beq.n	406836 <main+0x156>
	  printf("Failed to create test led task\r\n");
  406830:	4829      	ldr	r0, [pc, #164]	; (4068d8 <main+0x1f8>)
  406832:	4b24      	ldr	r3, [pc, #144]	; (4068c4 <main+0x1e4>)
  406834:	4798      	blx	r3
  }
  
  /* Create task to handler LCD */
  if (xTaskCreate(task_sdcard, "sdcard", TASK_SDCARD_STACK_SIZE, NULL, TASK_SDCARD_STACK_PRIORITY, NULL) != pdPASS) {
  406836:	2300      	movs	r3, #0
  406838:	9303      	str	r3, [sp, #12]
  40683a:	9302      	str	r3, [sp, #8]
  40683c:	9301      	str	r3, [sp, #4]
  40683e:	9300      	str	r3, [sp, #0]
  406840:	f44f 7200 	mov.w	r2, #512	; 0x200
  406844:	4927      	ldr	r1, [pc, #156]	; (4068e4 <main+0x204>)
  406846:	4828      	ldr	r0, [pc, #160]	; (4068e8 <main+0x208>)
  406848:	4c22      	ldr	r4, [pc, #136]	; (4068d4 <main+0x1f4>)
  40684a:	47a0      	blx	r4
  40684c:	2801      	cmp	r0, #1
  40684e:	d002      	beq.n	406856 <main+0x176>
	  printf("Failed to create test led task\r\n");
  406850:	4821      	ldr	r0, [pc, #132]	; (4068d8 <main+0x1f8>)
  406852:	4b1c      	ldr	r3, [pc, #112]	; (4068c4 <main+0x1e4>)
  406854:	4798      	blx	r3
  }
	/* Start the scheduler. */
	vTaskStartScheduler();
  406856:	4b25      	ldr	r3, [pc, #148]	; (4068ec <main+0x20c>)
  406858:	4798      	blx	r3
	
	/* Configura Leds */
	LED_init(1);
  40685a:	2001      	movs	r0, #1
  40685c:	4b24      	ldr	r3, [pc, #144]	; (4068f0 <main+0x210>)
  40685e:	4798      	blx	r3
	
	/* Configura os bot?es */
	BUT_init();
  406860:	4b24      	ldr	r3, [pc, #144]	; (4068f4 <main+0x214>)
  406862:	4798      	blx	r3

	while (1) {
		pin_toggle(LED_PIO, LED_PIN_MASK);
  406864:	4e24      	ldr	r6, [pc, #144]	; (4068f8 <main+0x218>)
  406866:	4d25      	ldr	r5, [pc, #148]	; (4068fc <main+0x21c>)
		delay_ms(1000);
  406868:	4c25      	ldr	r4, [pc, #148]	; (406900 <main+0x220>)
		pin_toggle(LED_PIO, LED_PIN_MASK);
  40686a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40686e:	4630      	mov	r0, r6
  406870:	47a8      	blx	r5
		delay_ms(1000);
  406872:	4620      	mov	r0, r4
  406874:	4b23      	ldr	r3, [pc, #140]	; (406904 <main+0x224>)
  406876:	4798      	blx	r3
  406878:	e7f7      	b.n	40686a <main+0x18a>
  40687a:	bf00      	nop
  40687c:	0040656d 	.word	0x0040656d
  406880:	00401015 	.word	0x00401015
  406884:	00401185 	.word	0x00401185
  406888:	400e1850 	.word	0x400e1850
  40688c:	00401f59 	.word	0x00401f59
  406890:	400e1000 	.word	0x400e1000
  406894:	00401bd9 	.word	0x00401bd9
  406898:	400e0e00 	.word	0x400e0e00
  40689c:	40088000 	.word	0x40088000
  4068a0:	40028000 	.word	0x40028000
  4068a4:	004060d9 	.word	0x004060d9
  4068a8:	2040c440 	.word	0x2040c440
  4068ac:	00405ffd 	.word	0x00405ffd
  4068b0:	08f0d180 	.word	0x08f0d180
  4068b4:	004024a9 	.word	0x004024a9
  4068b8:	004024fd 	.word	0x004024fd
  4068bc:	00406b61 	.word	0x00406b61
  4068c0:	0040d38c 	.word	0x0040d38c
  4068c4:	00406969 	.word	0x00406969
  4068c8:	20400030 	.word	0x20400030
  4068cc:	0040d3b8 	.word	0x0040d3b8
  4068d0:	00406379 	.word	0x00406379
  4068d4:	00404f51 	.word	0x00404f51
  4068d8:	0040d3c0 	.word	0x0040d3c0
  4068dc:	0040d3e4 	.word	0x0040d3e4
  4068e0:	00405e29 	.word	0x00405e29
  4068e4:	0040d3f0 	.word	0x0040d3f0
  4068e8:	00405e7d 	.word	0x00405e7d
  4068ec:	00405185 	.word	0x00405185
  4068f0:	0040669d 	.word	0x0040669d
  4068f4:	00406639 	.word	0x00406639
  4068f8:	400e1200 	.word	0x400e1200
  4068fc:	004065d9 	.word	0x004065d9
  406900:	0303af6b 	.word	0x0303af6b
  406904:	20400001 	.word	0x20400001
  406908:	2040c448 	.word	0x2040c448
  40690c:	2040c444 	.word	0x2040c444
  406910:	00402503 	.word	0x00402503
  406914:	20400040 	.word	0x20400040

00406918 <__libc_init_array>:
  406918:	b570      	push	{r4, r5, r6, lr}
  40691a:	4e0f      	ldr	r6, [pc, #60]	; (406958 <__libc_init_array+0x40>)
  40691c:	4d0f      	ldr	r5, [pc, #60]	; (40695c <__libc_init_array+0x44>)
  40691e:	1b76      	subs	r6, r6, r5
  406920:	10b6      	asrs	r6, r6, #2
  406922:	bf18      	it	ne
  406924:	2400      	movne	r4, #0
  406926:	d005      	beq.n	406934 <__libc_init_array+0x1c>
  406928:	3401      	adds	r4, #1
  40692a:	f855 3b04 	ldr.w	r3, [r5], #4
  40692e:	4798      	blx	r3
  406930:	42a6      	cmp	r6, r4
  406932:	d1f9      	bne.n	406928 <__libc_init_array+0x10>
  406934:	4e0a      	ldr	r6, [pc, #40]	; (406960 <__libc_init_array+0x48>)
  406936:	4d0b      	ldr	r5, [pc, #44]	; (406964 <__libc_init_array+0x4c>)
  406938:	1b76      	subs	r6, r6, r5
  40693a:	f007 f801 	bl	40d940 <_init>
  40693e:	10b6      	asrs	r6, r6, #2
  406940:	bf18      	it	ne
  406942:	2400      	movne	r4, #0
  406944:	d006      	beq.n	406954 <__libc_init_array+0x3c>
  406946:	3401      	adds	r4, #1
  406948:	f855 3b04 	ldr.w	r3, [r5], #4
  40694c:	4798      	blx	r3
  40694e:	42a6      	cmp	r6, r4
  406950:	d1f9      	bne.n	406946 <__libc_init_array+0x2e>
  406952:	bd70      	pop	{r4, r5, r6, pc}
  406954:	bd70      	pop	{r4, r5, r6, pc}
  406956:	bf00      	nop
  406958:	0040d94c 	.word	0x0040d94c
  40695c:	0040d94c 	.word	0x0040d94c
  406960:	0040d954 	.word	0x0040d954
  406964:	0040d94c 	.word	0x0040d94c

00406968 <iprintf>:
  406968:	b40f      	push	{r0, r1, r2, r3}
  40696a:	b500      	push	{lr}
  40696c:	4907      	ldr	r1, [pc, #28]	; (40698c <iprintf+0x24>)
  40696e:	b083      	sub	sp, #12
  406970:	ab04      	add	r3, sp, #16
  406972:	6808      	ldr	r0, [r1, #0]
  406974:	f853 2b04 	ldr.w	r2, [r3], #4
  406978:	6881      	ldr	r1, [r0, #8]
  40697a:	9301      	str	r3, [sp, #4]
  40697c:	f001 fcdc 	bl	408338 <_vfiprintf_r>
  406980:	b003      	add	sp, #12
  406982:	f85d eb04 	ldr.w	lr, [sp], #4
  406986:	b004      	add	sp, #16
  406988:	4770      	bx	lr
  40698a:	bf00      	nop
  40698c:	20400040 	.word	0x20400040

00406990 <memcpy>:
  406990:	4684      	mov	ip, r0
  406992:	ea41 0300 	orr.w	r3, r1, r0
  406996:	f013 0303 	ands.w	r3, r3, #3
  40699a:	d16d      	bne.n	406a78 <memcpy+0xe8>
  40699c:	3a40      	subs	r2, #64	; 0x40
  40699e:	d341      	bcc.n	406a24 <memcpy+0x94>
  4069a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4069a4:	f840 3b04 	str.w	r3, [r0], #4
  4069a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4069ac:	f840 3b04 	str.w	r3, [r0], #4
  4069b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4069b4:	f840 3b04 	str.w	r3, [r0], #4
  4069b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4069bc:	f840 3b04 	str.w	r3, [r0], #4
  4069c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4069c4:	f840 3b04 	str.w	r3, [r0], #4
  4069c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4069cc:	f840 3b04 	str.w	r3, [r0], #4
  4069d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4069d4:	f840 3b04 	str.w	r3, [r0], #4
  4069d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4069dc:	f840 3b04 	str.w	r3, [r0], #4
  4069e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4069e4:	f840 3b04 	str.w	r3, [r0], #4
  4069e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4069ec:	f840 3b04 	str.w	r3, [r0], #4
  4069f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4069f4:	f840 3b04 	str.w	r3, [r0], #4
  4069f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4069fc:	f840 3b04 	str.w	r3, [r0], #4
  406a00:	f851 3b04 	ldr.w	r3, [r1], #4
  406a04:	f840 3b04 	str.w	r3, [r0], #4
  406a08:	f851 3b04 	ldr.w	r3, [r1], #4
  406a0c:	f840 3b04 	str.w	r3, [r0], #4
  406a10:	f851 3b04 	ldr.w	r3, [r1], #4
  406a14:	f840 3b04 	str.w	r3, [r0], #4
  406a18:	f851 3b04 	ldr.w	r3, [r1], #4
  406a1c:	f840 3b04 	str.w	r3, [r0], #4
  406a20:	3a40      	subs	r2, #64	; 0x40
  406a22:	d2bd      	bcs.n	4069a0 <memcpy+0x10>
  406a24:	3230      	adds	r2, #48	; 0x30
  406a26:	d311      	bcc.n	406a4c <memcpy+0xbc>
  406a28:	f851 3b04 	ldr.w	r3, [r1], #4
  406a2c:	f840 3b04 	str.w	r3, [r0], #4
  406a30:	f851 3b04 	ldr.w	r3, [r1], #4
  406a34:	f840 3b04 	str.w	r3, [r0], #4
  406a38:	f851 3b04 	ldr.w	r3, [r1], #4
  406a3c:	f840 3b04 	str.w	r3, [r0], #4
  406a40:	f851 3b04 	ldr.w	r3, [r1], #4
  406a44:	f840 3b04 	str.w	r3, [r0], #4
  406a48:	3a10      	subs	r2, #16
  406a4a:	d2ed      	bcs.n	406a28 <memcpy+0x98>
  406a4c:	320c      	adds	r2, #12
  406a4e:	d305      	bcc.n	406a5c <memcpy+0xcc>
  406a50:	f851 3b04 	ldr.w	r3, [r1], #4
  406a54:	f840 3b04 	str.w	r3, [r0], #4
  406a58:	3a04      	subs	r2, #4
  406a5a:	d2f9      	bcs.n	406a50 <memcpy+0xc0>
  406a5c:	3204      	adds	r2, #4
  406a5e:	d008      	beq.n	406a72 <memcpy+0xe2>
  406a60:	07d2      	lsls	r2, r2, #31
  406a62:	bf1c      	itt	ne
  406a64:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406a68:	f800 3b01 	strbne.w	r3, [r0], #1
  406a6c:	d301      	bcc.n	406a72 <memcpy+0xe2>
  406a6e:	880b      	ldrh	r3, [r1, #0]
  406a70:	8003      	strh	r3, [r0, #0]
  406a72:	4660      	mov	r0, ip
  406a74:	4770      	bx	lr
  406a76:	bf00      	nop
  406a78:	2a08      	cmp	r2, #8
  406a7a:	d313      	bcc.n	406aa4 <memcpy+0x114>
  406a7c:	078b      	lsls	r3, r1, #30
  406a7e:	d08d      	beq.n	40699c <memcpy+0xc>
  406a80:	f010 0303 	ands.w	r3, r0, #3
  406a84:	d08a      	beq.n	40699c <memcpy+0xc>
  406a86:	f1c3 0304 	rsb	r3, r3, #4
  406a8a:	1ad2      	subs	r2, r2, r3
  406a8c:	07db      	lsls	r3, r3, #31
  406a8e:	bf1c      	itt	ne
  406a90:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406a94:	f800 3b01 	strbne.w	r3, [r0], #1
  406a98:	d380      	bcc.n	40699c <memcpy+0xc>
  406a9a:	f831 3b02 	ldrh.w	r3, [r1], #2
  406a9e:	f820 3b02 	strh.w	r3, [r0], #2
  406aa2:	e77b      	b.n	40699c <memcpy+0xc>
  406aa4:	3a04      	subs	r2, #4
  406aa6:	d3d9      	bcc.n	406a5c <memcpy+0xcc>
  406aa8:	3a01      	subs	r2, #1
  406aaa:	f811 3b01 	ldrb.w	r3, [r1], #1
  406aae:	f800 3b01 	strb.w	r3, [r0], #1
  406ab2:	d2f9      	bcs.n	406aa8 <memcpy+0x118>
  406ab4:	780b      	ldrb	r3, [r1, #0]
  406ab6:	7003      	strb	r3, [r0, #0]
  406ab8:	784b      	ldrb	r3, [r1, #1]
  406aba:	7043      	strb	r3, [r0, #1]
  406abc:	788b      	ldrb	r3, [r1, #2]
  406abe:	7083      	strb	r3, [r0, #2]
  406ac0:	4660      	mov	r0, ip
  406ac2:	4770      	bx	lr

00406ac4 <memset>:
  406ac4:	b470      	push	{r4, r5, r6}
  406ac6:	0786      	lsls	r6, r0, #30
  406ac8:	d046      	beq.n	406b58 <memset+0x94>
  406aca:	1e54      	subs	r4, r2, #1
  406acc:	2a00      	cmp	r2, #0
  406ace:	d041      	beq.n	406b54 <memset+0x90>
  406ad0:	b2ca      	uxtb	r2, r1
  406ad2:	4603      	mov	r3, r0
  406ad4:	e002      	b.n	406adc <memset+0x18>
  406ad6:	f114 34ff 	adds.w	r4, r4, #4294967295
  406ada:	d33b      	bcc.n	406b54 <memset+0x90>
  406adc:	f803 2b01 	strb.w	r2, [r3], #1
  406ae0:	079d      	lsls	r5, r3, #30
  406ae2:	d1f8      	bne.n	406ad6 <memset+0x12>
  406ae4:	2c03      	cmp	r4, #3
  406ae6:	d92e      	bls.n	406b46 <memset+0x82>
  406ae8:	b2cd      	uxtb	r5, r1
  406aea:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  406aee:	2c0f      	cmp	r4, #15
  406af0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  406af4:	d919      	bls.n	406b2a <memset+0x66>
  406af6:	f103 0210 	add.w	r2, r3, #16
  406afa:	4626      	mov	r6, r4
  406afc:	3e10      	subs	r6, #16
  406afe:	2e0f      	cmp	r6, #15
  406b00:	f842 5c10 	str.w	r5, [r2, #-16]
  406b04:	f842 5c0c 	str.w	r5, [r2, #-12]
  406b08:	f842 5c08 	str.w	r5, [r2, #-8]
  406b0c:	f842 5c04 	str.w	r5, [r2, #-4]
  406b10:	f102 0210 	add.w	r2, r2, #16
  406b14:	d8f2      	bhi.n	406afc <memset+0x38>
  406b16:	f1a4 0210 	sub.w	r2, r4, #16
  406b1a:	f022 020f 	bic.w	r2, r2, #15
  406b1e:	f004 040f 	and.w	r4, r4, #15
  406b22:	3210      	adds	r2, #16
  406b24:	2c03      	cmp	r4, #3
  406b26:	4413      	add	r3, r2
  406b28:	d90d      	bls.n	406b46 <memset+0x82>
  406b2a:	461e      	mov	r6, r3
  406b2c:	4622      	mov	r2, r4
  406b2e:	3a04      	subs	r2, #4
  406b30:	2a03      	cmp	r2, #3
  406b32:	f846 5b04 	str.w	r5, [r6], #4
  406b36:	d8fa      	bhi.n	406b2e <memset+0x6a>
  406b38:	1f22      	subs	r2, r4, #4
  406b3a:	f022 0203 	bic.w	r2, r2, #3
  406b3e:	3204      	adds	r2, #4
  406b40:	4413      	add	r3, r2
  406b42:	f004 0403 	and.w	r4, r4, #3
  406b46:	b12c      	cbz	r4, 406b54 <memset+0x90>
  406b48:	b2c9      	uxtb	r1, r1
  406b4a:	441c      	add	r4, r3
  406b4c:	f803 1b01 	strb.w	r1, [r3], #1
  406b50:	429c      	cmp	r4, r3
  406b52:	d1fb      	bne.n	406b4c <memset+0x88>
  406b54:	bc70      	pop	{r4, r5, r6}
  406b56:	4770      	bx	lr
  406b58:	4614      	mov	r4, r2
  406b5a:	4603      	mov	r3, r0
  406b5c:	e7c2      	b.n	406ae4 <memset+0x20>
  406b5e:	bf00      	nop

00406b60 <setbuf>:
  406b60:	2900      	cmp	r1, #0
  406b62:	bf0c      	ite	eq
  406b64:	2202      	moveq	r2, #2
  406b66:	2200      	movne	r2, #0
  406b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406b6c:	f000 b800 	b.w	406b70 <setvbuf>

00406b70 <setvbuf>:
  406b70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  406b74:	4c61      	ldr	r4, [pc, #388]	; (406cfc <setvbuf+0x18c>)
  406b76:	6825      	ldr	r5, [r4, #0]
  406b78:	b083      	sub	sp, #12
  406b7a:	4604      	mov	r4, r0
  406b7c:	460f      	mov	r7, r1
  406b7e:	4690      	mov	r8, r2
  406b80:	461e      	mov	r6, r3
  406b82:	b115      	cbz	r5, 406b8a <setvbuf+0x1a>
  406b84:	6bab      	ldr	r3, [r5, #56]	; 0x38
  406b86:	2b00      	cmp	r3, #0
  406b88:	d064      	beq.n	406c54 <setvbuf+0xe4>
  406b8a:	f1b8 0f02 	cmp.w	r8, #2
  406b8e:	d006      	beq.n	406b9e <setvbuf+0x2e>
  406b90:	f1b8 0f01 	cmp.w	r8, #1
  406b94:	f200 809f 	bhi.w	406cd6 <setvbuf+0x166>
  406b98:	2e00      	cmp	r6, #0
  406b9a:	f2c0 809c 	blt.w	406cd6 <setvbuf+0x166>
  406b9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406ba0:	07d8      	lsls	r0, r3, #31
  406ba2:	d534      	bpl.n	406c0e <setvbuf+0x9e>
  406ba4:	4621      	mov	r1, r4
  406ba6:	4628      	mov	r0, r5
  406ba8:	f003 fb24 	bl	40a1f4 <_fflush_r>
  406bac:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406bae:	b141      	cbz	r1, 406bc2 <setvbuf+0x52>
  406bb0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406bb4:	4299      	cmp	r1, r3
  406bb6:	d002      	beq.n	406bbe <setvbuf+0x4e>
  406bb8:	4628      	mov	r0, r5
  406bba:	f003 fc99 	bl	40a4f0 <_free_r>
  406bbe:	2300      	movs	r3, #0
  406bc0:	6323      	str	r3, [r4, #48]	; 0x30
  406bc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406bc6:	2200      	movs	r2, #0
  406bc8:	61a2      	str	r2, [r4, #24]
  406bca:	6062      	str	r2, [r4, #4]
  406bcc:	061a      	lsls	r2, r3, #24
  406bce:	d43a      	bmi.n	406c46 <setvbuf+0xd6>
  406bd0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  406bd4:	f023 0303 	bic.w	r3, r3, #3
  406bd8:	f1b8 0f02 	cmp.w	r8, #2
  406bdc:	81a3      	strh	r3, [r4, #12]
  406bde:	d01d      	beq.n	406c1c <setvbuf+0xac>
  406be0:	ab01      	add	r3, sp, #4
  406be2:	466a      	mov	r2, sp
  406be4:	4621      	mov	r1, r4
  406be6:	4628      	mov	r0, r5
  406be8:	f003 ff2e 	bl	40aa48 <__swhatbuf_r>
  406bec:	89a3      	ldrh	r3, [r4, #12]
  406bee:	4318      	orrs	r0, r3
  406bf0:	81a0      	strh	r0, [r4, #12]
  406bf2:	2e00      	cmp	r6, #0
  406bf4:	d132      	bne.n	406c5c <setvbuf+0xec>
  406bf6:	9e00      	ldr	r6, [sp, #0]
  406bf8:	4630      	mov	r0, r6
  406bfa:	f003 ff9d 	bl	40ab38 <malloc>
  406bfe:	4607      	mov	r7, r0
  406c00:	2800      	cmp	r0, #0
  406c02:	d06b      	beq.n	406cdc <setvbuf+0x16c>
  406c04:	89a3      	ldrh	r3, [r4, #12]
  406c06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406c0a:	81a3      	strh	r3, [r4, #12]
  406c0c:	e028      	b.n	406c60 <setvbuf+0xf0>
  406c0e:	89a3      	ldrh	r3, [r4, #12]
  406c10:	0599      	lsls	r1, r3, #22
  406c12:	d4c7      	bmi.n	406ba4 <setvbuf+0x34>
  406c14:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406c16:	f003 ff13 	bl	40aa40 <__retarget_lock_acquire_recursive>
  406c1a:	e7c3      	b.n	406ba4 <setvbuf+0x34>
  406c1c:	2500      	movs	r5, #0
  406c1e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406c20:	2600      	movs	r6, #0
  406c22:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406c26:	f043 0302 	orr.w	r3, r3, #2
  406c2a:	2001      	movs	r0, #1
  406c2c:	60a6      	str	r6, [r4, #8]
  406c2e:	07ce      	lsls	r6, r1, #31
  406c30:	81a3      	strh	r3, [r4, #12]
  406c32:	6022      	str	r2, [r4, #0]
  406c34:	6122      	str	r2, [r4, #16]
  406c36:	6160      	str	r0, [r4, #20]
  406c38:	d401      	bmi.n	406c3e <setvbuf+0xce>
  406c3a:	0598      	lsls	r0, r3, #22
  406c3c:	d53e      	bpl.n	406cbc <setvbuf+0x14c>
  406c3e:	4628      	mov	r0, r5
  406c40:	b003      	add	sp, #12
  406c42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406c46:	6921      	ldr	r1, [r4, #16]
  406c48:	4628      	mov	r0, r5
  406c4a:	f003 fc51 	bl	40a4f0 <_free_r>
  406c4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c52:	e7bd      	b.n	406bd0 <setvbuf+0x60>
  406c54:	4628      	mov	r0, r5
  406c56:	f003 fb25 	bl	40a2a4 <__sinit>
  406c5a:	e796      	b.n	406b8a <setvbuf+0x1a>
  406c5c:	2f00      	cmp	r7, #0
  406c5e:	d0cb      	beq.n	406bf8 <setvbuf+0x88>
  406c60:	6bab      	ldr	r3, [r5, #56]	; 0x38
  406c62:	2b00      	cmp	r3, #0
  406c64:	d033      	beq.n	406cce <setvbuf+0x15e>
  406c66:	9b00      	ldr	r3, [sp, #0]
  406c68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406c6c:	6027      	str	r7, [r4, #0]
  406c6e:	429e      	cmp	r6, r3
  406c70:	bf1c      	itt	ne
  406c72:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  406c76:	81a2      	strhne	r2, [r4, #12]
  406c78:	f1b8 0f01 	cmp.w	r8, #1
  406c7c:	bf04      	itt	eq
  406c7e:	f042 0201 	orreq.w	r2, r2, #1
  406c82:	81a2      	strheq	r2, [r4, #12]
  406c84:	b292      	uxth	r2, r2
  406c86:	f012 0308 	ands.w	r3, r2, #8
  406c8a:	6127      	str	r7, [r4, #16]
  406c8c:	6166      	str	r6, [r4, #20]
  406c8e:	d00e      	beq.n	406cae <setvbuf+0x13e>
  406c90:	07d1      	lsls	r1, r2, #31
  406c92:	d51a      	bpl.n	406cca <setvbuf+0x15a>
  406c94:	6e65      	ldr	r5, [r4, #100]	; 0x64
  406c96:	4276      	negs	r6, r6
  406c98:	2300      	movs	r3, #0
  406c9a:	f015 0501 	ands.w	r5, r5, #1
  406c9e:	61a6      	str	r6, [r4, #24]
  406ca0:	60a3      	str	r3, [r4, #8]
  406ca2:	d009      	beq.n	406cb8 <setvbuf+0x148>
  406ca4:	2500      	movs	r5, #0
  406ca6:	4628      	mov	r0, r5
  406ca8:	b003      	add	sp, #12
  406caa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406cae:	60a3      	str	r3, [r4, #8]
  406cb0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  406cb2:	f015 0501 	ands.w	r5, r5, #1
  406cb6:	d1f5      	bne.n	406ca4 <setvbuf+0x134>
  406cb8:	0593      	lsls	r3, r2, #22
  406cba:	d4c0      	bmi.n	406c3e <setvbuf+0xce>
  406cbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406cbe:	f003 fec1 	bl	40aa44 <__retarget_lock_release_recursive>
  406cc2:	4628      	mov	r0, r5
  406cc4:	b003      	add	sp, #12
  406cc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406cca:	60a6      	str	r6, [r4, #8]
  406ccc:	e7f0      	b.n	406cb0 <setvbuf+0x140>
  406cce:	4628      	mov	r0, r5
  406cd0:	f003 fae8 	bl	40a2a4 <__sinit>
  406cd4:	e7c7      	b.n	406c66 <setvbuf+0xf6>
  406cd6:	f04f 35ff 	mov.w	r5, #4294967295
  406cda:	e7b0      	b.n	406c3e <setvbuf+0xce>
  406cdc:	f8dd 9000 	ldr.w	r9, [sp]
  406ce0:	45b1      	cmp	r9, r6
  406ce2:	d004      	beq.n	406cee <setvbuf+0x17e>
  406ce4:	4648      	mov	r0, r9
  406ce6:	f003 ff27 	bl	40ab38 <malloc>
  406cea:	4607      	mov	r7, r0
  406cec:	b920      	cbnz	r0, 406cf8 <setvbuf+0x188>
  406cee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406cf2:	f04f 35ff 	mov.w	r5, #4294967295
  406cf6:	e792      	b.n	406c1e <setvbuf+0xae>
  406cf8:	464e      	mov	r6, r9
  406cfa:	e783      	b.n	406c04 <setvbuf+0x94>
  406cfc:	20400040 	.word	0x20400040

00406d00 <sprintf>:
  406d00:	b40e      	push	{r1, r2, r3}
  406d02:	b5f0      	push	{r4, r5, r6, r7, lr}
  406d04:	b09c      	sub	sp, #112	; 0x70
  406d06:	ab21      	add	r3, sp, #132	; 0x84
  406d08:	490f      	ldr	r1, [pc, #60]	; (406d48 <sprintf+0x48>)
  406d0a:	f853 2b04 	ldr.w	r2, [r3], #4
  406d0e:	9301      	str	r3, [sp, #4]
  406d10:	4605      	mov	r5, r0
  406d12:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  406d16:	6808      	ldr	r0, [r1, #0]
  406d18:	9502      	str	r5, [sp, #8]
  406d1a:	f44f 7702 	mov.w	r7, #520	; 0x208
  406d1e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  406d22:	a902      	add	r1, sp, #8
  406d24:	9506      	str	r5, [sp, #24]
  406d26:	f8ad 7014 	strh.w	r7, [sp, #20]
  406d2a:	9404      	str	r4, [sp, #16]
  406d2c:	9407      	str	r4, [sp, #28]
  406d2e:	f8ad 6016 	strh.w	r6, [sp, #22]
  406d32:	f000 f893 	bl	406e5c <_svfprintf_r>
  406d36:	9b02      	ldr	r3, [sp, #8]
  406d38:	2200      	movs	r2, #0
  406d3a:	701a      	strb	r2, [r3, #0]
  406d3c:	b01c      	add	sp, #112	; 0x70
  406d3e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  406d42:	b003      	add	sp, #12
  406d44:	4770      	bx	lr
  406d46:	bf00      	nop
  406d48:	20400040 	.word	0x20400040
	...

00406d80 <strlen>:
  406d80:	f890 f000 	pld	[r0]
  406d84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  406d88:	f020 0107 	bic.w	r1, r0, #7
  406d8c:	f06f 0c00 	mvn.w	ip, #0
  406d90:	f010 0407 	ands.w	r4, r0, #7
  406d94:	f891 f020 	pld	[r1, #32]
  406d98:	f040 8049 	bne.w	406e2e <strlen+0xae>
  406d9c:	f04f 0400 	mov.w	r4, #0
  406da0:	f06f 0007 	mvn.w	r0, #7
  406da4:	e9d1 2300 	ldrd	r2, r3, [r1]
  406da8:	f891 f040 	pld	[r1, #64]	; 0x40
  406dac:	f100 0008 	add.w	r0, r0, #8
  406db0:	fa82 f24c 	uadd8	r2, r2, ip
  406db4:	faa4 f28c 	sel	r2, r4, ip
  406db8:	fa83 f34c 	uadd8	r3, r3, ip
  406dbc:	faa2 f38c 	sel	r3, r2, ip
  406dc0:	bb4b      	cbnz	r3, 406e16 <strlen+0x96>
  406dc2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  406dc6:	fa82 f24c 	uadd8	r2, r2, ip
  406dca:	f100 0008 	add.w	r0, r0, #8
  406dce:	faa4 f28c 	sel	r2, r4, ip
  406dd2:	fa83 f34c 	uadd8	r3, r3, ip
  406dd6:	faa2 f38c 	sel	r3, r2, ip
  406dda:	b9e3      	cbnz	r3, 406e16 <strlen+0x96>
  406ddc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  406de0:	fa82 f24c 	uadd8	r2, r2, ip
  406de4:	f100 0008 	add.w	r0, r0, #8
  406de8:	faa4 f28c 	sel	r2, r4, ip
  406dec:	fa83 f34c 	uadd8	r3, r3, ip
  406df0:	faa2 f38c 	sel	r3, r2, ip
  406df4:	b97b      	cbnz	r3, 406e16 <strlen+0x96>
  406df6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  406dfa:	f101 0120 	add.w	r1, r1, #32
  406dfe:	fa82 f24c 	uadd8	r2, r2, ip
  406e02:	f100 0008 	add.w	r0, r0, #8
  406e06:	faa4 f28c 	sel	r2, r4, ip
  406e0a:	fa83 f34c 	uadd8	r3, r3, ip
  406e0e:	faa2 f38c 	sel	r3, r2, ip
  406e12:	2b00      	cmp	r3, #0
  406e14:	d0c6      	beq.n	406da4 <strlen+0x24>
  406e16:	2a00      	cmp	r2, #0
  406e18:	bf04      	itt	eq
  406e1a:	3004      	addeq	r0, #4
  406e1c:	461a      	moveq	r2, r3
  406e1e:	ba12      	rev	r2, r2
  406e20:	fab2 f282 	clz	r2, r2
  406e24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406e28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  406e2c:	4770      	bx	lr
  406e2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  406e32:	f004 0503 	and.w	r5, r4, #3
  406e36:	f1c4 0000 	rsb	r0, r4, #0
  406e3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  406e3e:	f014 0f04 	tst.w	r4, #4
  406e42:	f891 f040 	pld	[r1, #64]	; 0x40
  406e46:	fa0c f505 	lsl.w	r5, ip, r5
  406e4a:	ea62 0205 	orn	r2, r2, r5
  406e4e:	bf1c      	itt	ne
  406e50:	ea63 0305 	ornne	r3, r3, r5
  406e54:	4662      	movne	r2, ip
  406e56:	f04f 0400 	mov.w	r4, #0
  406e5a:	e7a9      	b.n	406db0 <strlen+0x30>

00406e5c <_svfprintf_r>:
  406e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e60:	b0c3      	sub	sp, #268	; 0x10c
  406e62:	460c      	mov	r4, r1
  406e64:	910b      	str	r1, [sp, #44]	; 0x2c
  406e66:	4692      	mov	sl, r2
  406e68:	930f      	str	r3, [sp, #60]	; 0x3c
  406e6a:	900c      	str	r0, [sp, #48]	; 0x30
  406e6c:	f003 fdd6 	bl	40aa1c <_localeconv_r>
  406e70:	6803      	ldr	r3, [r0, #0]
  406e72:	931a      	str	r3, [sp, #104]	; 0x68
  406e74:	4618      	mov	r0, r3
  406e76:	f7ff ff83 	bl	406d80 <strlen>
  406e7a:	89a3      	ldrh	r3, [r4, #12]
  406e7c:	9019      	str	r0, [sp, #100]	; 0x64
  406e7e:	0619      	lsls	r1, r3, #24
  406e80:	d503      	bpl.n	406e8a <_svfprintf_r+0x2e>
  406e82:	6923      	ldr	r3, [r4, #16]
  406e84:	2b00      	cmp	r3, #0
  406e86:	f001 8003 	beq.w	407e90 <_svfprintf_r+0x1034>
  406e8a:	2300      	movs	r3, #0
  406e8c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  406e90:	9313      	str	r3, [sp, #76]	; 0x4c
  406e92:	9315      	str	r3, [sp, #84]	; 0x54
  406e94:	9314      	str	r3, [sp, #80]	; 0x50
  406e96:	9327      	str	r3, [sp, #156]	; 0x9c
  406e98:	9326      	str	r3, [sp, #152]	; 0x98
  406e9a:	9318      	str	r3, [sp, #96]	; 0x60
  406e9c:	931b      	str	r3, [sp, #108]	; 0x6c
  406e9e:	9309      	str	r3, [sp, #36]	; 0x24
  406ea0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  406ea4:	46c8      	mov	r8, r9
  406ea6:	9316      	str	r3, [sp, #88]	; 0x58
  406ea8:	9317      	str	r3, [sp, #92]	; 0x5c
  406eaa:	f89a 3000 	ldrb.w	r3, [sl]
  406eae:	4654      	mov	r4, sl
  406eb0:	b1e3      	cbz	r3, 406eec <_svfprintf_r+0x90>
  406eb2:	2b25      	cmp	r3, #37	; 0x25
  406eb4:	d102      	bne.n	406ebc <_svfprintf_r+0x60>
  406eb6:	e019      	b.n	406eec <_svfprintf_r+0x90>
  406eb8:	2b25      	cmp	r3, #37	; 0x25
  406eba:	d003      	beq.n	406ec4 <_svfprintf_r+0x68>
  406ebc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  406ec0:	2b00      	cmp	r3, #0
  406ec2:	d1f9      	bne.n	406eb8 <_svfprintf_r+0x5c>
  406ec4:	eba4 050a 	sub.w	r5, r4, sl
  406ec8:	b185      	cbz	r5, 406eec <_svfprintf_r+0x90>
  406eca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406ecc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406ece:	f8c8 a000 	str.w	sl, [r8]
  406ed2:	3301      	adds	r3, #1
  406ed4:	442a      	add	r2, r5
  406ed6:	2b07      	cmp	r3, #7
  406ed8:	f8c8 5004 	str.w	r5, [r8, #4]
  406edc:	9227      	str	r2, [sp, #156]	; 0x9c
  406ede:	9326      	str	r3, [sp, #152]	; 0x98
  406ee0:	dc7f      	bgt.n	406fe2 <_svfprintf_r+0x186>
  406ee2:	f108 0808 	add.w	r8, r8, #8
  406ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406ee8:	442b      	add	r3, r5
  406eea:	9309      	str	r3, [sp, #36]	; 0x24
  406eec:	7823      	ldrb	r3, [r4, #0]
  406eee:	2b00      	cmp	r3, #0
  406ef0:	d07f      	beq.n	406ff2 <_svfprintf_r+0x196>
  406ef2:	2300      	movs	r3, #0
  406ef4:	461a      	mov	r2, r3
  406ef6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  406efa:	4619      	mov	r1, r3
  406efc:	930d      	str	r3, [sp, #52]	; 0x34
  406efe:	469b      	mov	fp, r3
  406f00:	f04f 30ff 	mov.w	r0, #4294967295
  406f04:	7863      	ldrb	r3, [r4, #1]
  406f06:	900a      	str	r0, [sp, #40]	; 0x28
  406f08:	f104 0a01 	add.w	sl, r4, #1
  406f0c:	f10a 0a01 	add.w	sl, sl, #1
  406f10:	f1a3 0020 	sub.w	r0, r3, #32
  406f14:	2858      	cmp	r0, #88	; 0x58
  406f16:	f200 83c1 	bhi.w	40769c <_svfprintf_r+0x840>
  406f1a:	e8df f010 	tbh	[pc, r0, lsl #1]
  406f1e:	0238      	.short	0x0238
  406f20:	03bf03bf 	.word	0x03bf03bf
  406f24:	03bf0240 	.word	0x03bf0240
  406f28:	03bf03bf 	.word	0x03bf03bf
  406f2c:	03bf03bf 	.word	0x03bf03bf
  406f30:	024503bf 	.word	0x024503bf
  406f34:	03bf0203 	.word	0x03bf0203
  406f38:	026b005d 	.word	0x026b005d
  406f3c:	028603bf 	.word	0x028603bf
  406f40:	039d039d 	.word	0x039d039d
  406f44:	039d039d 	.word	0x039d039d
  406f48:	039d039d 	.word	0x039d039d
  406f4c:	039d039d 	.word	0x039d039d
  406f50:	03bf039d 	.word	0x03bf039d
  406f54:	03bf03bf 	.word	0x03bf03bf
  406f58:	03bf03bf 	.word	0x03bf03bf
  406f5c:	03bf03bf 	.word	0x03bf03bf
  406f60:	03bf03bf 	.word	0x03bf03bf
  406f64:	033703bf 	.word	0x033703bf
  406f68:	03bf0357 	.word	0x03bf0357
  406f6c:	03bf0357 	.word	0x03bf0357
  406f70:	03bf03bf 	.word	0x03bf03bf
  406f74:	039803bf 	.word	0x039803bf
  406f78:	03bf03bf 	.word	0x03bf03bf
  406f7c:	03bf03ad 	.word	0x03bf03ad
  406f80:	03bf03bf 	.word	0x03bf03bf
  406f84:	03bf03bf 	.word	0x03bf03bf
  406f88:	03bf0259 	.word	0x03bf0259
  406f8c:	031e03bf 	.word	0x031e03bf
  406f90:	03bf03bf 	.word	0x03bf03bf
  406f94:	03bf03bf 	.word	0x03bf03bf
  406f98:	03bf03bf 	.word	0x03bf03bf
  406f9c:	03bf03bf 	.word	0x03bf03bf
  406fa0:	03bf03bf 	.word	0x03bf03bf
  406fa4:	02db02c6 	.word	0x02db02c6
  406fa8:	03570357 	.word	0x03570357
  406fac:	028b0357 	.word	0x028b0357
  406fb0:	03bf02db 	.word	0x03bf02db
  406fb4:	029003bf 	.word	0x029003bf
  406fb8:	029d03bf 	.word	0x029d03bf
  406fbc:	02b401cc 	.word	0x02b401cc
  406fc0:	03bf0208 	.word	0x03bf0208
  406fc4:	03bf01e1 	.word	0x03bf01e1
  406fc8:	03bf007e 	.word	0x03bf007e
  406fcc:	020d03bf 	.word	0x020d03bf
  406fd0:	980d      	ldr	r0, [sp, #52]	; 0x34
  406fd2:	930f      	str	r3, [sp, #60]	; 0x3c
  406fd4:	4240      	negs	r0, r0
  406fd6:	900d      	str	r0, [sp, #52]	; 0x34
  406fd8:	f04b 0b04 	orr.w	fp, fp, #4
  406fdc:	f89a 3000 	ldrb.w	r3, [sl]
  406fe0:	e794      	b.n	406f0c <_svfprintf_r+0xb0>
  406fe2:	aa25      	add	r2, sp, #148	; 0x94
  406fe4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406fe6:	980c      	ldr	r0, [sp, #48]	; 0x30
  406fe8:	f004 fe30 	bl	40bc4c <__ssprint_r>
  406fec:	b940      	cbnz	r0, 407000 <_svfprintf_r+0x1a4>
  406fee:	46c8      	mov	r8, r9
  406ff0:	e779      	b.n	406ee6 <_svfprintf_r+0x8a>
  406ff2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  406ff4:	b123      	cbz	r3, 407000 <_svfprintf_r+0x1a4>
  406ff6:	980c      	ldr	r0, [sp, #48]	; 0x30
  406ff8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406ffa:	aa25      	add	r2, sp, #148	; 0x94
  406ffc:	f004 fe26 	bl	40bc4c <__ssprint_r>
  407000:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407002:	899b      	ldrh	r3, [r3, #12]
  407004:	f013 0f40 	tst.w	r3, #64	; 0x40
  407008:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40700a:	bf18      	it	ne
  40700c:	f04f 33ff 	movne.w	r3, #4294967295
  407010:	9309      	str	r3, [sp, #36]	; 0x24
  407012:	9809      	ldr	r0, [sp, #36]	; 0x24
  407014:	b043      	add	sp, #268	; 0x10c
  407016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40701a:	f01b 0f20 	tst.w	fp, #32
  40701e:	9311      	str	r3, [sp, #68]	; 0x44
  407020:	f040 81dd 	bne.w	4073de <_svfprintf_r+0x582>
  407024:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407026:	f01b 0f10 	tst.w	fp, #16
  40702a:	4613      	mov	r3, r2
  40702c:	f040 856e 	bne.w	407b0c <_svfprintf_r+0xcb0>
  407030:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407034:	f000 856a 	beq.w	407b0c <_svfprintf_r+0xcb0>
  407038:	8814      	ldrh	r4, [r2, #0]
  40703a:	3204      	adds	r2, #4
  40703c:	2500      	movs	r5, #0
  40703e:	2301      	movs	r3, #1
  407040:	920f      	str	r2, [sp, #60]	; 0x3c
  407042:	2700      	movs	r7, #0
  407044:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  407048:	990a      	ldr	r1, [sp, #40]	; 0x28
  40704a:	1c4a      	adds	r2, r1, #1
  40704c:	f000 8265 	beq.w	40751a <_svfprintf_r+0x6be>
  407050:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  407054:	9207      	str	r2, [sp, #28]
  407056:	ea54 0205 	orrs.w	r2, r4, r5
  40705a:	f040 8264 	bne.w	407526 <_svfprintf_r+0x6ca>
  40705e:	2900      	cmp	r1, #0
  407060:	f040 843c 	bne.w	4078dc <_svfprintf_r+0xa80>
  407064:	2b00      	cmp	r3, #0
  407066:	f040 84d7 	bne.w	407a18 <_svfprintf_r+0xbbc>
  40706a:	f01b 0301 	ands.w	r3, fp, #1
  40706e:	930e      	str	r3, [sp, #56]	; 0x38
  407070:	f000 8604 	beq.w	407c7c <_svfprintf_r+0xe20>
  407074:	ae42      	add	r6, sp, #264	; 0x108
  407076:	2330      	movs	r3, #48	; 0x30
  407078:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40707c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40707e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407080:	4293      	cmp	r3, r2
  407082:	bfb8      	it	lt
  407084:	4613      	movlt	r3, r2
  407086:	9308      	str	r3, [sp, #32]
  407088:	2300      	movs	r3, #0
  40708a:	9312      	str	r3, [sp, #72]	; 0x48
  40708c:	b117      	cbz	r7, 407094 <_svfprintf_r+0x238>
  40708e:	9b08      	ldr	r3, [sp, #32]
  407090:	3301      	adds	r3, #1
  407092:	9308      	str	r3, [sp, #32]
  407094:	9b07      	ldr	r3, [sp, #28]
  407096:	f013 0302 	ands.w	r3, r3, #2
  40709a:	9310      	str	r3, [sp, #64]	; 0x40
  40709c:	d002      	beq.n	4070a4 <_svfprintf_r+0x248>
  40709e:	9b08      	ldr	r3, [sp, #32]
  4070a0:	3302      	adds	r3, #2
  4070a2:	9308      	str	r3, [sp, #32]
  4070a4:	9b07      	ldr	r3, [sp, #28]
  4070a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4070aa:	f040 830e 	bne.w	4076ca <_svfprintf_r+0x86e>
  4070ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4070b0:	9a08      	ldr	r2, [sp, #32]
  4070b2:	eba3 0b02 	sub.w	fp, r3, r2
  4070b6:	f1bb 0f00 	cmp.w	fp, #0
  4070ba:	f340 8306 	ble.w	4076ca <_svfprintf_r+0x86e>
  4070be:	f1bb 0f10 	cmp.w	fp, #16
  4070c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4070c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4070c6:	dd29      	ble.n	40711c <_svfprintf_r+0x2c0>
  4070c8:	4643      	mov	r3, r8
  4070ca:	4621      	mov	r1, r4
  4070cc:	46a8      	mov	r8, r5
  4070ce:	2710      	movs	r7, #16
  4070d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4070d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4070d4:	e006      	b.n	4070e4 <_svfprintf_r+0x288>
  4070d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4070da:	f1bb 0f10 	cmp.w	fp, #16
  4070de:	f103 0308 	add.w	r3, r3, #8
  4070e2:	dd18      	ble.n	407116 <_svfprintf_r+0x2ba>
  4070e4:	3201      	adds	r2, #1
  4070e6:	48b7      	ldr	r0, [pc, #732]	; (4073c4 <_svfprintf_r+0x568>)
  4070e8:	9226      	str	r2, [sp, #152]	; 0x98
  4070ea:	3110      	adds	r1, #16
  4070ec:	2a07      	cmp	r2, #7
  4070ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4070f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4070f4:	ddef      	ble.n	4070d6 <_svfprintf_r+0x27a>
  4070f6:	aa25      	add	r2, sp, #148	; 0x94
  4070f8:	4629      	mov	r1, r5
  4070fa:	4620      	mov	r0, r4
  4070fc:	f004 fda6 	bl	40bc4c <__ssprint_r>
  407100:	2800      	cmp	r0, #0
  407102:	f47f af7d 	bne.w	407000 <_svfprintf_r+0x1a4>
  407106:	f1ab 0b10 	sub.w	fp, fp, #16
  40710a:	f1bb 0f10 	cmp.w	fp, #16
  40710e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  407110:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407112:	464b      	mov	r3, r9
  407114:	dce6      	bgt.n	4070e4 <_svfprintf_r+0x288>
  407116:	4645      	mov	r5, r8
  407118:	460c      	mov	r4, r1
  40711a:	4698      	mov	r8, r3
  40711c:	3201      	adds	r2, #1
  40711e:	4ba9      	ldr	r3, [pc, #676]	; (4073c4 <_svfprintf_r+0x568>)
  407120:	9226      	str	r2, [sp, #152]	; 0x98
  407122:	445c      	add	r4, fp
  407124:	2a07      	cmp	r2, #7
  407126:	9427      	str	r4, [sp, #156]	; 0x9c
  407128:	e888 0808 	stmia.w	r8, {r3, fp}
  40712c:	f300 8498 	bgt.w	407a60 <_svfprintf_r+0xc04>
  407130:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  407134:	f108 0808 	add.w	r8, r8, #8
  407138:	b177      	cbz	r7, 407158 <_svfprintf_r+0x2fc>
  40713a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40713c:	3301      	adds	r3, #1
  40713e:	3401      	adds	r4, #1
  407140:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  407144:	2201      	movs	r2, #1
  407146:	2b07      	cmp	r3, #7
  407148:	9427      	str	r4, [sp, #156]	; 0x9c
  40714a:	9326      	str	r3, [sp, #152]	; 0x98
  40714c:	e888 0006 	stmia.w	r8, {r1, r2}
  407150:	f300 83db 	bgt.w	40790a <_svfprintf_r+0xaae>
  407154:	f108 0808 	add.w	r8, r8, #8
  407158:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40715a:	b16b      	cbz	r3, 407178 <_svfprintf_r+0x31c>
  40715c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40715e:	3301      	adds	r3, #1
  407160:	3402      	adds	r4, #2
  407162:	a91e      	add	r1, sp, #120	; 0x78
  407164:	2202      	movs	r2, #2
  407166:	2b07      	cmp	r3, #7
  407168:	9427      	str	r4, [sp, #156]	; 0x9c
  40716a:	9326      	str	r3, [sp, #152]	; 0x98
  40716c:	e888 0006 	stmia.w	r8, {r1, r2}
  407170:	f300 83d6 	bgt.w	407920 <_svfprintf_r+0xac4>
  407174:	f108 0808 	add.w	r8, r8, #8
  407178:	2d80      	cmp	r5, #128	; 0x80
  40717a:	f000 8315 	beq.w	4077a8 <_svfprintf_r+0x94c>
  40717e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407180:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407182:	1a9f      	subs	r7, r3, r2
  407184:	2f00      	cmp	r7, #0
  407186:	dd36      	ble.n	4071f6 <_svfprintf_r+0x39a>
  407188:	2f10      	cmp	r7, #16
  40718a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40718c:	4d8e      	ldr	r5, [pc, #568]	; (4073c8 <_svfprintf_r+0x56c>)
  40718e:	dd27      	ble.n	4071e0 <_svfprintf_r+0x384>
  407190:	4642      	mov	r2, r8
  407192:	4621      	mov	r1, r4
  407194:	46b0      	mov	r8, r6
  407196:	f04f 0b10 	mov.w	fp, #16
  40719a:	462e      	mov	r6, r5
  40719c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40719e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4071a0:	e004      	b.n	4071ac <_svfprintf_r+0x350>
  4071a2:	3f10      	subs	r7, #16
  4071a4:	2f10      	cmp	r7, #16
  4071a6:	f102 0208 	add.w	r2, r2, #8
  4071aa:	dd15      	ble.n	4071d8 <_svfprintf_r+0x37c>
  4071ac:	3301      	adds	r3, #1
  4071ae:	3110      	adds	r1, #16
  4071b0:	2b07      	cmp	r3, #7
  4071b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4071b4:	9326      	str	r3, [sp, #152]	; 0x98
  4071b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4071ba:	ddf2      	ble.n	4071a2 <_svfprintf_r+0x346>
  4071bc:	aa25      	add	r2, sp, #148	; 0x94
  4071be:	4629      	mov	r1, r5
  4071c0:	4620      	mov	r0, r4
  4071c2:	f004 fd43 	bl	40bc4c <__ssprint_r>
  4071c6:	2800      	cmp	r0, #0
  4071c8:	f47f af1a 	bne.w	407000 <_svfprintf_r+0x1a4>
  4071cc:	3f10      	subs	r7, #16
  4071ce:	2f10      	cmp	r7, #16
  4071d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4071d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4071d4:	464a      	mov	r2, r9
  4071d6:	dce9      	bgt.n	4071ac <_svfprintf_r+0x350>
  4071d8:	4635      	mov	r5, r6
  4071da:	460c      	mov	r4, r1
  4071dc:	4646      	mov	r6, r8
  4071de:	4690      	mov	r8, r2
  4071e0:	3301      	adds	r3, #1
  4071e2:	443c      	add	r4, r7
  4071e4:	2b07      	cmp	r3, #7
  4071e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4071e8:	9326      	str	r3, [sp, #152]	; 0x98
  4071ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4071ee:	f300 8381 	bgt.w	4078f4 <_svfprintf_r+0xa98>
  4071f2:	f108 0808 	add.w	r8, r8, #8
  4071f6:	9b07      	ldr	r3, [sp, #28]
  4071f8:	05df      	lsls	r7, r3, #23
  4071fa:	f100 8268 	bmi.w	4076ce <_svfprintf_r+0x872>
  4071fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407200:	990e      	ldr	r1, [sp, #56]	; 0x38
  407202:	f8c8 6000 	str.w	r6, [r8]
  407206:	3301      	adds	r3, #1
  407208:	440c      	add	r4, r1
  40720a:	2b07      	cmp	r3, #7
  40720c:	9427      	str	r4, [sp, #156]	; 0x9c
  40720e:	f8c8 1004 	str.w	r1, [r8, #4]
  407212:	9326      	str	r3, [sp, #152]	; 0x98
  407214:	f300 834d 	bgt.w	4078b2 <_svfprintf_r+0xa56>
  407218:	f108 0808 	add.w	r8, r8, #8
  40721c:	9b07      	ldr	r3, [sp, #28]
  40721e:	075b      	lsls	r3, r3, #29
  407220:	d53a      	bpl.n	407298 <_svfprintf_r+0x43c>
  407222:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407224:	9a08      	ldr	r2, [sp, #32]
  407226:	1a9d      	subs	r5, r3, r2
  407228:	2d00      	cmp	r5, #0
  40722a:	dd35      	ble.n	407298 <_svfprintf_r+0x43c>
  40722c:	2d10      	cmp	r5, #16
  40722e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407230:	dd20      	ble.n	407274 <_svfprintf_r+0x418>
  407232:	2610      	movs	r6, #16
  407234:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407236:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40723a:	e004      	b.n	407246 <_svfprintf_r+0x3ea>
  40723c:	3d10      	subs	r5, #16
  40723e:	2d10      	cmp	r5, #16
  407240:	f108 0808 	add.w	r8, r8, #8
  407244:	dd16      	ble.n	407274 <_svfprintf_r+0x418>
  407246:	3301      	adds	r3, #1
  407248:	4a5e      	ldr	r2, [pc, #376]	; (4073c4 <_svfprintf_r+0x568>)
  40724a:	9326      	str	r3, [sp, #152]	; 0x98
  40724c:	3410      	adds	r4, #16
  40724e:	2b07      	cmp	r3, #7
  407250:	9427      	str	r4, [sp, #156]	; 0x9c
  407252:	e888 0044 	stmia.w	r8, {r2, r6}
  407256:	ddf1      	ble.n	40723c <_svfprintf_r+0x3e0>
  407258:	aa25      	add	r2, sp, #148	; 0x94
  40725a:	4659      	mov	r1, fp
  40725c:	4638      	mov	r0, r7
  40725e:	f004 fcf5 	bl	40bc4c <__ssprint_r>
  407262:	2800      	cmp	r0, #0
  407264:	f47f aecc 	bne.w	407000 <_svfprintf_r+0x1a4>
  407268:	3d10      	subs	r5, #16
  40726a:	2d10      	cmp	r5, #16
  40726c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40726e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407270:	46c8      	mov	r8, r9
  407272:	dce8      	bgt.n	407246 <_svfprintf_r+0x3ea>
  407274:	3301      	adds	r3, #1
  407276:	4a53      	ldr	r2, [pc, #332]	; (4073c4 <_svfprintf_r+0x568>)
  407278:	9326      	str	r3, [sp, #152]	; 0x98
  40727a:	442c      	add	r4, r5
  40727c:	2b07      	cmp	r3, #7
  40727e:	9427      	str	r4, [sp, #156]	; 0x9c
  407280:	e888 0024 	stmia.w	r8, {r2, r5}
  407284:	dd08      	ble.n	407298 <_svfprintf_r+0x43c>
  407286:	aa25      	add	r2, sp, #148	; 0x94
  407288:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40728a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40728c:	f004 fcde 	bl	40bc4c <__ssprint_r>
  407290:	2800      	cmp	r0, #0
  407292:	f47f aeb5 	bne.w	407000 <_svfprintf_r+0x1a4>
  407296:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407298:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40729a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40729c:	9908      	ldr	r1, [sp, #32]
  40729e:	428a      	cmp	r2, r1
  4072a0:	bfac      	ite	ge
  4072a2:	189b      	addge	r3, r3, r2
  4072a4:	185b      	addlt	r3, r3, r1
  4072a6:	9309      	str	r3, [sp, #36]	; 0x24
  4072a8:	2c00      	cmp	r4, #0
  4072aa:	f040 830d 	bne.w	4078c8 <_svfprintf_r+0xa6c>
  4072ae:	2300      	movs	r3, #0
  4072b0:	9326      	str	r3, [sp, #152]	; 0x98
  4072b2:	46c8      	mov	r8, r9
  4072b4:	e5f9      	b.n	406eaa <_svfprintf_r+0x4e>
  4072b6:	9311      	str	r3, [sp, #68]	; 0x44
  4072b8:	f01b 0320 	ands.w	r3, fp, #32
  4072bc:	f040 81e3 	bne.w	407686 <_svfprintf_r+0x82a>
  4072c0:	f01b 0210 	ands.w	r2, fp, #16
  4072c4:	f040 842e 	bne.w	407b24 <_svfprintf_r+0xcc8>
  4072c8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4072cc:	f000 842a 	beq.w	407b24 <_svfprintf_r+0xcc8>
  4072d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4072d2:	4613      	mov	r3, r2
  4072d4:	460a      	mov	r2, r1
  4072d6:	3204      	adds	r2, #4
  4072d8:	880c      	ldrh	r4, [r1, #0]
  4072da:	920f      	str	r2, [sp, #60]	; 0x3c
  4072dc:	2500      	movs	r5, #0
  4072de:	e6b0      	b.n	407042 <_svfprintf_r+0x1e6>
  4072e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4072e2:	9311      	str	r3, [sp, #68]	; 0x44
  4072e4:	6816      	ldr	r6, [r2, #0]
  4072e6:	2400      	movs	r4, #0
  4072e8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4072ec:	1d15      	adds	r5, r2, #4
  4072ee:	2e00      	cmp	r6, #0
  4072f0:	f000 86a7 	beq.w	408042 <_svfprintf_r+0x11e6>
  4072f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4072f6:	1c53      	adds	r3, r2, #1
  4072f8:	f000 8609 	beq.w	407f0e <_svfprintf_r+0x10b2>
  4072fc:	4621      	mov	r1, r4
  4072fe:	4630      	mov	r0, r6
  407300:	f003 feee 	bl	40b0e0 <memchr>
  407304:	2800      	cmp	r0, #0
  407306:	f000 86e1 	beq.w	4080cc <_svfprintf_r+0x1270>
  40730a:	1b83      	subs	r3, r0, r6
  40730c:	930e      	str	r3, [sp, #56]	; 0x38
  40730e:	940a      	str	r4, [sp, #40]	; 0x28
  407310:	950f      	str	r5, [sp, #60]	; 0x3c
  407312:	f8cd b01c 	str.w	fp, [sp, #28]
  407316:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40731a:	9308      	str	r3, [sp, #32]
  40731c:	9412      	str	r4, [sp, #72]	; 0x48
  40731e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  407322:	e6b3      	b.n	40708c <_svfprintf_r+0x230>
  407324:	f89a 3000 	ldrb.w	r3, [sl]
  407328:	2201      	movs	r2, #1
  40732a:	212b      	movs	r1, #43	; 0x2b
  40732c:	e5ee      	b.n	406f0c <_svfprintf_r+0xb0>
  40732e:	f04b 0b20 	orr.w	fp, fp, #32
  407332:	f89a 3000 	ldrb.w	r3, [sl]
  407336:	e5e9      	b.n	406f0c <_svfprintf_r+0xb0>
  407338:	9311      	str	r3, [sp, #68]	; 0x44
  40733a:	2a00      	cmp	r2, #0
  40733c:	f040 8795 	bne.w	40826a <_svfprintf_r+0x140e>
  407340:	4b22      	ldr	r3, [pc, #136]	; (4073cc <_svfprintf_r+0x570>)
  407342:	9318      	str	r3, [sp, #96]	; 0x60
  407344:	f01b 0f20 	tst.w	fp, #32
  407348:	f040 8111 	bne.w	40756e <_svfprintf_r+0x712>
  40734c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40734e:	f01b 0f10 	tst.w	fp, #16
  407352:	4613      	mov	r3, r2
  407354:	f040 83e1 	bne.w	407b1a <_svfprintf_r+0xcbe>
  407358:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40735c:	f000 83dd 	beq.w	407b1a <_svfprintf_r+0xcbe>
  407360:	3304      	adds	r3, #4
  407362:	8814      	ldrh	r4, [r2, #0]
  407364:	930f      	str	r3, [sp, #60]	; 0x3c
  407366:	2500      	movs	r5, #0
  407368:	f01b 0f01 	tst.w	fp, #1
  40736c:	f000 810c 	beq.w	407588 <_svfprintf_r+0x72c>
  407370:	ea54 0305 	orrs.w	r3, r4, r5
  407374:	f000 8108 	beq.w	407588 <_svfprintf_r+0x72c>
  407378:	2330      	movs	r3, #48	; 0x30
  40737a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40737e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  407382:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  407386:	f04b 0b02 	orr.w	fp, fp, #2
  40738a:	2302      	movs	r3, #2
  40738c:	e659      	b.n	407042 <_svfprintf_r+0x1e6>
  40738e:	f89a 3000 	ldrb.w	r3, [sl]
  407392:	2900      	cmp	r1, #0
  407394:	f47f adba 	bne.w	406f0c <_svfprintf_r+0xb0>
  407398:	2201      	movs	r2, #1
  40739a:	2120      	movs	r1, #32
  40739c:	e5b6      	b.n	406f0c <_svfprintf_r+0xb0>
  40739e:	f04b 0b01 	orr.w	fp, fp, #1
  4073a2:	f89a 3000 	ldrb.w	r3, [sl]
  4073a6:	e5b1      	b.n	406f0c <_svfprintf_r+0xb0>
  4073a8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4073aa:	6823      	ldr	r3, [r4, #0]
  4073ac:	930d      	str	r3, [sp, #52]	; 0x34
  4073ae:	4618      	mov	r0, r3
  4073b0:	2800      	cmp	r0, #0
  4073b2:	4623      	mov	r3, r4
  4073b4:	f103 0304 	add.w	r3, r3, #4
  4073b8:	f6ff ae0a 	blt.w	406fd0 <_svfprintf_r+0x174>
  4073bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4073be:	f89a 3000 	ldrb.w	r3, [sl]
  4073c2:	e5a3      	b.n	406f0c <_svfprintf_r+0xb0>
  4073c4:	0040d6dc 	.word	0x0040d6dc
  4073c8:	0040d6ec 	.word	0x0040d6ec
  4073cc:	0040d6bc 	.word	0x0040d6bc
  4073d0:	f04b 0b10 	orr.w	fp, fp, #16
  4073d4:	f01b 0f20 	tst.w	fp, #32
  4073d8:	9311      	str	r3, [sp, #68]	; 0x44
  4073da:	f43f ae23 	beq.w	407024 <_svfprintf_r+0x1c8>
  4073de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4073e0:	3507      	adds	r5, #7
  4073e2:	f025 0307 	bic.w	r3, r5, #7
  4073e6:	f103 0208 	add.w	r2, r3, #8
  4073ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4073ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4073f0:	2301      	movs	r3, #1
  4073f2:	e626      	b.n	407042 <_svfprintf_r+0x1e6>
  4073f4:	f89a 3000 	ldrb.w	r3, [sl]
  4073f8:	2b2a      	cmp	r3, #42	; 0x2a
  4073fa:	f10a 0401 	add.w	r4, sl, #1
  4073fe:	f000 8727 	beq.w	408250 <_svfprintf_r+0x13f4>
  407402:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  407406:	2809      	cmp	r0, #9
  407408:	46a2      	mov	sl, r4
  40740a:	f200 86ad 	bhi.w	408168 <_svfprintf_r+0x130c>
  40740e:	2300      	movs	r3, #0
  407410:	461c      	mov	r4, r3
  407412:	f81a 3b01 	ldrb.w	r3, [sl], #1
  407416:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40741a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40741e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  407422:	2809      	cmp	r0, #9
  407424:	d9f5      	bls.n	407412 <_svfprintf_r+0x5b6>
  407426:	940a      	str	r4, [sp, #40]	; 0x28
  407428:	e572      	b.n	406f10 <_svfprintf_r+0xb4>
  40742a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40742e:	f89a 3000 	ldrb.w	r3, [sl]
  407432:	e56b      	b.n	406f0c <_svfprintf_r+0xb0>
  407434:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  407438:	f89a 3000 	ldrb.w	r3, [sl]
  40743c:	e566      	b.n	406f0c <_svfprintf_r+0xb0>
  40743e:	f89a 3000 	ldrb.w	r3, [sl]
  407442:	2b6c      	cmp	r3, #108	; 0x6c
  407444:	bf03      	ittte	eq
  407446:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40744a:	f04b 0b20 	orreq.w	fp, fp, #32
  40744e:	f10a 0a01 	addeq.w	sl, sl, #1
  407452:	f04b 0b10 	orrne.w	fp, fp, #16
  407456:	e559      	b.n	406f0c <_svfprintf_r+0xb0>
  407458:	2a00      	cmp	r2, #0
  40745a:	f040 8711 	bne.w	408280 <_svfprintf_r+0x1424>
  40745e:	f01b 0f20 	tst.w	fp, #32
  407462:	f040 84f9 	bne.w	407e58 <_svfprintf_r+0xffc>
  407466:	f01b 0f10 	tst.w	fp, #16
  40746a:	f040 84ac 	bne.w	407dc6 <_svfprintf_r+0xf6a>
  40746e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407472:	f000 84a8 	beq.w	407dc6 <_svfprintf_r+0xf6a>
  407476:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407478:	6813      	ldr	r3, [r2, #0]
  40747a:	3204      	adds	r2, #4
  40747c:	920f      	str	r2, [sp, #60]	; 0x3c
  40747e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  407482:	801a      	strh	r2, [r3, #0]
  407484:	e511      	b.n	406eaa <_svfprintf_r+0x4e>
  407486:	990f      	ldr	r1, [sp, #60]	; 0x3c
  407488:	4bb3      	ldr	r3, [pc, #716]	; (407758 <_svfprintf_r+0x8fc>)
  40748a:	680c      	ldr	r4, [r1, #0]
  40748c:	9318      	str	r3, [sp, #96]	; 0x60
  40748e:	2230      	movs	r2, #48	; 0x30
  407490:	2378      	movs	r3, #120	; 0x78
  407492:	3104      	adds	r1, #4
  407494:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  407498:	9311      	str	r3, [sp, #68]	; 0x44
  40749a:	f04b 0b02 	orr.w	fp, fp, #2
  40749e:	910f      	str	r1, [sp, #60]	; 0x3c
  4074a0:	2500      	movs	r5, #0
  4074a2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4074a6:	2302      	movs	r3, #2
  4074a8:	e5cb      	b.n	407042 <_svfprintf_r+0x1e6>
  4074aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4074ac:	9311      	str	r3, [sp, #68]	; 0x44
  4074ae:	680a      	ldr	r2, [r1, #0]
  4074b0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4074b4:	2300      	movs	r3, #0
  4074b6:	460a      	mov	r2, r1
  4074b8:	461f      	mov	r7, r3
  4074ba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4074be:	3204      	adds	r2, #4
  4074c0:	2301      	movs	r3, #1
  4074c2:	9308      	str	r3, [sp, #32]
  4074c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4074c8:	970a      	str	r7, [sp, #40]	; 0x28
  4074ca:	9712      	str	r7, [sp, #72]	; 0x48
  4074cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4074ce:	930e      	str	r3, [sp, #56]	; 0x38
  4074d0:	ae28      	add	r6, sp, #160	; 0xa0
  4074d2:	e5df      	b.n	407094 <_svfprintf_r+0x238>
  4074d4:	9311      	str	r3, [sp, #68]	; 0x44
  4074d6:	2a00      	cmp	r2, #0
  4074d8:	f040 86ea 	bne.w	4082b0 <_svfprintf_r+0x1454>
  4074dc:	f01b 0f20 	tst.w	fp, #32
  4074e0:	d15d      	bne.n	40759e <_svfprintf_r+0x742>
  4074e2:	f01b 0f10 	tst.w	fp, #16
  4074e6:	f040 8308 	bne.w	407afa <_svfprintf_r+0xc9e>
  4074ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4074ee:	f000 8304 	beq.w	407afa <_svfprintf_r+0xc9e>
  4074f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4074f4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4074f8:	3104      	adds	r1, #4
  4074fa:	17e5      	asrs	r5, r4, #31
  4074fc:	4622      	mov	r2, r4
  4074fe:	462b      	mov	r3, r5
  407500:	910f      	str	r1, [sp, #60]	; 0x3c
  407502:	2a00      	cmp	r2, #0
  407504:	f173 0300 	sbcs.w	r3, r3, #0
  407508:	db58      	blt.n	4075bc <_svfprintf_r+0x760>
  40750a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40750c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  407510:	1c4a      	adds	r2, r1, #1
  407512:	f04f 0301 	mov.w	r3, #1
  407516:	f47f ad9b 	bne.w	407050 <_svfprintf_r+0x1f4>
  40751a:	ea54 0205 	orrs.w	r2, r4, r5
  40751e:	f000 81df 	beq.w	4078e0 <_svfprintf_r+0xa84>
  407522:	f8cd b01c 	str.w	fp, [sp, #28]
  407526:	2b01      	cmp	r3, #1
  407528:	f000 827b 	beq.w	407a22 <_svfprintf_r+0xbc6>
  40752c:	2b02      	cmp	r3, #2
  40752e:	f040 8206 	bne.w	40793e <_svfprintf_r+0xae2>
  407532:	9818      	ldr	r0, [sp, #96]	; 0x60
  407534:	464e      	mov	r6, r9
  407536:	0923      	lsrs	r3, r4, #4
  407538:	f004 010f 	and.w	r1, r4, #15
  40753c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  407540:	092a      	lsrs	r2, r5, #4
  407542:	461c      	mov	r4, r3
  407544:	4615      	mov	r5, r2
  407546:	5c43      	ldrb	r3, [r0, r1]
  407548:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40754c:	ea54 0305 	orrs.w	r3, r4, r5
  407550:	d1f1      	bne.n	407536 <_svfprintf_r+0x6da>
  407552:	eba9 0306 	sub.w	r3, r9, r6
  407556:	930e      	str	r3, [sp, #56]	; 0x38
  407558:	e590      	b.n	40707c <_svfprintf_r+0x220>
  40755a:	9311      	str	r3, [sp, #68]	; 0x44
  40755c:	2a00      	cmp	r2, #0
  40755e:	f040 86a3 	bne.w	4082a8 <_svfprintf_r+0x144c>
  407562:	4b7e      	ldr	r3, [pc, #504]	; (40775c <_svfprintf_r+0x900>)
  407564:	9318      	str	r3, [sp, #96]	; 0x60
  407566:	f01b 0f20 	tst.w	fp, #32
  40756a:	f43f aeef 	beq.w	40734c <_svfprintf_r+0x4f0>
  40756e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  407570:	3507      	adds	r5, #7
  407572:	f025 0307 	bic.w	r3, r5, #7
  407576:	f103 0208 	add.w	r2, r3, #8
  40757a:	f01b 0f01 	tst.w	fp, #1
  40757e:	920f      	str	r2, [sp, #60]	; 0x3c
  407580:	e9d3 4500 	ldrd	r4, r5, [r3]
  407584:	f47f aef4 	bne.w	407370 <_svfprintf_r+0x514>
  407588:	2302      	movs	r3, #2
  40758a:	e55a      	b.n	407042 <_svfprintf_r+0x1e6>
  40758c:	9311      	str	r3, [sp, #68]	; 0x44
  40758e:	2a00      	cmp	r2, #0
  407590:	f040 8686 	bne.w	4082a0 <_svfprintf_r+0x1444>
  407594:	f04b 0b10 	orr.w	fp, fp, #16
  407598:	f01b 0f20 	tst.w	fp, #32
  40759c:	d0a1      	beq.n	4074e2 <_svfprintf_r+0x686>
  40759e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4075a0:	3507      	adds	r5, #7
  4075a2:	f025 0507 	bic.w	r5, r5, #7
  4075a6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4075aa:	2a00      	cmp	r2, #0
  4075ac:	f105 0108 	add.w	r1, r5, #8
  4075b0:	461d      	mov	r5, r3
  4075b2:	f173 0300 	sbcs.w	r3, r3, #0
  4075b6:	910f      	str	r1, [sp, #60]	; 0x3c
  4075b8:	4614      	mov	r4, r2
  4075ba:	daa6      	bge.n	40750a <_svfprintf_r+0x6ae>
  4075bc:	272d      	movs	r7, #45	; 0x2d
  4075be:	4264      	negs	r4, r4
  4075c0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4075c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4075c8:	2301      	movs	r3, #1
  4075ca:	e53d      	b.n	407048 <_svfprintf_r+0x1ec>
  4075cc:	9311      	str	r3, [sp, #68]	; 0x44
  4075ce:	2a00      	cmp	r2, #0
  4075d0:	f040 8662 	bne.w	408298 <_svfprintf_r+0x143c>
  4075d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4075d6:	3507      	adds	r5, #7
  4075d8:	f025 0307 	bic.w	r3, r5, #7
  4075dc:	f103 0208 	add.w	r2, r3, #8
  4075e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4075e2:	681a      	ldr	r2, [r3, #0]
  4075e4:	9215      	str	r2, [sp, #84]	; 0x54
  4075e6:	685b      	ldr	r3, [r3, #4]
  4075e8:	9314      	str	r3, [sp, #80]	; 0x50
  4075ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4075ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4075ee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4075f2:	4628      	mov	r0, r5
  4075f4:	4621      	mov	r1, r4
  4075f6:	f04f 32ff 	mov.w	r2, #4294967295
  4075fa:	4b59      	ldr	r3, [pc, #356]	; (407760 <_svfprintf_r+0x904>)
  4075fc:	f005 f9f4 	bl	40c9e8 <__aeabi_dcmpun>
  407600:	2800      	cmp	r0, #0
  407602:	f040 834a 	bne.w	407c9a <_svfprintf_r+0xe3e>
  407606:	4628      	mov	r0, r5
  407608:	4621      	mov	r1, r4
  40760a:	f04f 32ff 	mov.w	r2, #4294967295
  40760e:	4b54      	ldr	r3, [pc, #336]	; (407760 <_svfprintf_r+0x904>)
  407610:	f005 f9cc 	bl	40c9ac <__aeabi_dcmple>
  407614:	2800      	cmp	r0, #0
  407616:	f040 8340 	bne.w	407c9a <_svfprintf_r+0xe3e>
  40761a:	a815      	add	r0, sp, #84	; 0x54
  40761c:	c80d      	ldmia	r0, {r0, r2, r3}
  40761e:	9914      	ldr	r1, [sp, #80]	; 0x50
  407620:	f005 f9ba 	bl	40c998 <__aeabi_dcmplt>
  407624:	2800      	cmp	r0, #0
  407626:	f040 8530 	bne.w	40808a <_svfprintf_r+0x122e>
  40762a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40762e:	4e4d      	ldr	r6, [pc, #308]	; (407764 <_svfprintf_r+0x908>)
  407630:	4b4d      	ldr	r3, [pc, #308]	; (407768 <_svfprintf_r+0x90c>)
  407632:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  407636:	9007      	str	r0, [sp, #28]
  407638:	9811      	ldr	r0, [sp, #68]	; 0x44
  40763a:	2203      	movs	r2, #3
  40763c:	2100      	movs	r1, #0
  40763e:	9208      	str	r2, [sp, #32]
  407640:	910a      	str	r1, [sp, #40]	; 0x28
  407642:	2847      	cmp	r0, #71	; 0x47
  407644:	bfd8      	it	le
  407646:	461e      	movle	r6, r3
  407648:	920e      	str	r2, [sp, #56]	; 0x38
  40764a:	9112      	str	r1, [sp, #72]	; 0x48
  40764c:	e51e      	b.n	40708c <_svfprintf_r+0x230>
  40764e:	f04b 0b08 	orr.w	fp, fp, #8
  407652:	f89a 3000 	ldrb.w	r3, [sl]
  407656:	e459      	b.n	406f0c <_svfprintf_r+0xb0>
  407658:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40765c:	2300      	movs	r3, #0
  40765e:	461c      	mov	r4, r3
  407660:	f81a 3b01 	ldrb.w	r3, [sl], #1
  407664:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  407668:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40766c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  407670:	2809      	cmp	r0, #9
  407672:	d9f5      	bls.n	407660 <_svfprintf_r+0x804>
  407674:	940d      	str	r4, [sp, #52]	; 0x34
  407676:	e44b      	b.n	406f10 <_svfprintf_r+0xb4>
  407678:	f04b 0b10 	orr.w	fp, fp, #16
  40767c:	9311      	str	r3, [sp, #68]	; 0x44
  40767e:	f01b 0320 	ands.w	r3, fp, #32
  407682:	f43f ae1d 	beq.w	4072c0 <_svfprintf_r+0x464>
  407686:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  407688:	3507      	adds	r5, #7
  40768a:	f025 0307 	bic.w	r3, r5, #7
  40768e:	f103 0208 	add.w	r2, r3, #8
  407692:	e9d3 4500 	ldrd	r4, r5, [r3]
  407696:	920f      	str	r2, [sp, #60]	; 0x3c
  407698:	2300      	movs	r3, #0
  40769a:	e4d2      	b.n	407042 <_svfprintf_r+0x1e6>
  40769c:	9311      	str	r3, [sp, #68]	; 0x44
  40769e:	2a00      	cmp	r2, #0
  4076a0:	f040 85e7 	bne.w	408272 <_svfprintf_r+0x1416>
  4076a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4076a6:	2a00      	cmp	r2, #0
  4076a8:	f43f aca3 	beq.w	406ff2 <_svfprintf_r+0x196>
  4076ac:	2300      	movs	r3, #0
  4076ae:	2101      	movs	r1, #1
  4076b0:	461f      	mov	r7, r3
  4076b2:	9108      	str	r1, [sp, #32]
  4076b4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4076b8:	f8cd b01c 	str.w	fp, [sp, #28]
  4076bc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4076c0:	930a      	str	r3, [sp, #40]	; 0x28
  4076c2:	9312      	str	r3, [sp, #72]	; 0x48
  4076c4:	910e      	str	r1, [sp, #56]	; 0x38
  4076c6:	ae28      	add	r6, sp, #160	; 0xa0
  4076c8:	e4e4      	b.n	407094 <_svfprintf_r+0x238>
  4076ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4076cc:	e534      	b.n	407138 <_svfprintf_r+0x2dc>
  4076ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4076d0:	2b65      	cmp	r3, #101	; 0x65
  4076d2:	f340 80a7 	ble.w	407824 <_svfprintf_r+0x9c8>
  4076d6:	a815      	add	r0, sp, #84	; 0x54
  4076d8:	c80d      	ldmia	r0, {r0, r2, r3}
  4076da:	9914      	ldr	r1, [sp, #80]	; 0x50
  4076dc:	f005 f952 	bl	40c984 <__aeabi_dcmpeq>
  4076e0:	2800      	cmp	r0, #0
  4076e2:	f000 8150 	beq.w	407986 <_svfprintf_r+0xb2a>
  4076e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4076e8:	4a20      	ldr	r2, [pc, #128]	; (40776c <_svfprintf_r+0x910>)
  4076ea:	f8c8 2000 	str.w	r2, [r8]
  4076ee:	3301      	adds	r3, #1
  4076f0:	3401      	adds	r4, #1
  4076f2:	2201      	movs	r2, #1
  4076f4:	2b07      	cmp	r3, #7
  4076f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4076f8:	9326      	str	r3, [sp, #152]	; 0x98
  4076fa:	f8c8 2004 	str.w	r2, [r8, #4]
  4076fe:	f300 836a 	bgt.w	407dd6 <_svfprintf_r+0xf7a>
  407702:	f108 0808 	add.w	r8, r8, #8
  407706:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  407708:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40770a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40770c:	4293      	cmp	r3, r2
  40770e:	db03      	blt.n	407718 <_svfprintf_r+0x8bc>
  407710:	9b07      	ldr	r3, [sp, #28]
  407712:	07dd      	lsls	r5, r3, #31
  407714:	f57f ad82 	bpl.w	40721c <_svfprintf_r+0x3c0>
  407718:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40771a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40771c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40771e:	f8c8 2000 	str.w	r2, [r8]
  407722:	3301      	adds	r3, #1
  407724:	440c      	add	r4, r1
  407726:	2b07      	cmp	r3, #7
  407728:	f8c8 1004 	str.w	r1, [r8, #4]
  40772c:	9427      	str	r4, [sp, #156]	; 0x9c
  40772e:	9326      	str	r3, [sp, #152]	; 0x98
  407730:	f300 839e 	bgt.w	407e70 <_svfprintf_r+0x1014>
  407734:	f108 0808 	add.w	r8, r8, #8
  407738:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40773a:	1e5e      	subs	r6, r3, #1
  40773c:	2e00      	cmp	r6, #0
  40773e:	f77f ad6d 	ble.w	40721c <_svfprintf_r+0x3c0>
  407742:	2e10      	cmp	r6, #16
  407744:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407746:	4d0a      	ldr	r5, [pc, #40]	; (407770 <_svfprintf_r+0x914>)
  407748:	f340 81f5 	ble.w	407b36 <_svfprintf_r+0xcda>
  40774c:	4622      	mov	r2, r4
  40774e:	2710      	movs	r7, #16
  407750:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  407754:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  407756:	e013      	b.n	407780 <_svfprintf_r+0x924>
  407758:	0040d6bc 	.word	0x0040d6bc
  40775c:	0040d6a8 	.word	0x0040d6a8
  407760:	7fefffff 	.word	0x7fefffff
  407764:	0040d69c 	.word	0x0040d69c
  407768:	0040d698 	.word	0x0040d698
  40776c:	0040d6d8 	.word	0x0040d6d8
  407770:	0040d6ec 	.word	0x0040d6ec
  407774:	f108 0808 	add.w	r8, r8, #8
  407778:	3e10      	subs	r6, #16
  40777a:	2e10      	cmp	r6, #16
  40777c:	f340 81da 	ble.w	407b34 <_svfprintf_r+0xcd8>
  407780:	3301      	adds	r3, #1
  407782:	3210      	adds	r2, #16
  407784:	2b07      	cmp	r3, #7
  407786:	9227      	str	r2, [sp, #156]	; 0x9c
  407788:	9326      	str	r3, [sp, #152]	; 0x98
  40778a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40778e:	ddf1      	ble.n	407774 <_svfprintf_r+0x918>
  407790:	aa25      	add	r2, sp, #148	; 0x94
  407792:	4621      	mov	r1, r4
  407794:	4658      	mov	r0, fp
  407796:	f004 fa59 	bl	40bc4c <__ssprint_r>
  40779a:	2800      	cmp	r0, #0
  40779c:	f47f ac30 	bne.w	407000 <_svfprintf_r+0x1a4>
  4077a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4077a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4077a4:	46c8      	mov	r8, r9
  4077a6:	e7e7      	b.n	407778 <_svfprintf_r+0x91c>
  4077a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4077aa:	9a08      	ldr	r2, [sp, #32]
  4077ac:	1a9f      	subs	r7, r3, r2
  4077ae:	2f00      	cmp	r7, #0
  4077b0:	f77f ace5 	ble.w	40717e <_svfprintf_r+0x322>
  4077b4:	2f10      	cmp	r7, #16
  4077b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4077b8:	4db6      	ldr	r5, [pc, #728]	; (407a94 <_svfprintf_r+0xc38>)
  4077ba:	dd27      	ble.n	40780c <_svfprintf_r+0x9b0>
  4077bc:	4642      	mov	r2, r8
  4077be:	4621      	mov	r1, r4
  4077c0:	46b0      	mov	r8, r6
  4077c2:	f04f 0b10 	mov.w	fp, #16
  4077c6:	462e      	mov	r6, r5
  4077c8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4077ca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4077cc:	e004      	b.n	4077d8 <_svfprintf_r+0x97c>
  4077ce:	3f10      	subs	r7, #16
  4077d0:	2f10      	cmp	r7, #16
  4077d2:	f102 0208 	add.w	r2, r2, #8
  4077d6:	dd15      	ble.n	407804 <_svfprintf_r+0x9a8>
  4077d8:	3301      	adds	r3, #1
  4077da:	3110      	adds	r1, #16
  4077dc:	2b07      	cmp	r3, #7
  4077de:	9127      	str	r1, [sp, #156]	; 0x9c
  4077e0:	9326      	str	r3, [sp, #152]	; 0x98
  4077e2:	e882 0840 	stmia.w	r2, {r6, fp}
  4077e6:	ddf2      	ble.n	4077ce <_svfprintf_r+0x972>
  4077e8:	aa25      	add	r2, sp, #148	; 0x94
  4077ea:	4629      	mov	r1, r5
  4077ec:	4620      	mov	r0, r4
  4077ee:	f004 fa2d 	bl	40bc4c <__ssprint_r>
  4077f2:	2800      	cmp	r0, #0
  4077f4:	f47f ac04 	bne.w	407000 <_svfprintf_r+0x1a4>
  4077f8:	3f10      	subs	r7, #16
  4077fa:	2f10      	cmp	r7, #16
  4077fc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4077fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407800:	464a      	mov	r2, r9
  407802:	dce9      	bgt.n	4077d8 <_svfprintf_r+0x97c>
  407804:	4635      	mov	r5, r6
  407806:	460c      	mov	r4, r1
  407808:	4646      	mov	r6, r8
  40780a:	4690      	mov	r8, r2
  40780c:	3301      	adds	r3, #1
  40780e:	443c      	add	r4, r7
  407810:	2b07      	cmp	r3, #7
  407812:	9427      	str	r4, [sp, #156]	; 0x9c
  407814:	9326      	str	r3, [sp, #152]	; 0x98
  407816:	e888 00a0 	stmia.w	r8, {r5, r7}
  40781a:	f300 8232 	bgt.w	407c82 <_svfprintf_r+0xe26>
  40781e:	f108 0808 	add.w	r8, r8, #8
  407822:	e4ac      	b.n	40717e <_svfprintf_r+0x322>
  407824:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407826:	9f26      	ldr	r7, [sp, #152]	; 0x98
  407828:	2b01      	cmp	r3, #1
  40782a:	f340 81fe 	ble.w	407c2a <_svfprintf_r+0xdce>
  40782e:	3701      	adds	r7, #1
  407830:	3401      	adds	r4, #1
  407832:	2301      	movs	r3, #1
  407834:	2f07      	cmp	r7, #7
  407836:	9427      	str	r4, [sp, #156]	; 0x9c
  407838:	9726      	str	r7, [sp, #152]	; 0x98
  40783a:	f8c8 6000 	str.w	r6, [r8]
  40783e:	f8c8 3004 	str.w	r3, [r8, #4]
  407842:	f300 8203 	bgt.w	407c4c <_svfprintf_r+0xdf0>
  407846:	f108 0808 	add.w	r8, r8, #8
  40784a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40784c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40784e:	f8c8 3000 	str.w	r3, [r8]
  407852:	3701      	adds	r7, #1
  407854:	4414      	add	r4, r2
  407856:	2f07      	cmp	r7, #7
  407858:	9427      	str	r4, [sp, #156]	; 0x9c
  40785a:	9726      	str	r7, [sp, #152]	; 0x98
  40785c:	f8c8 2004 	str.w	r2, [r8, #4]
  407860:	f300 8200 	bgt.w	407c64 <_svfprintf_r+0xe08>
  407864:	f108 0808 	add.w	r8, r8, #8
  407868:	a815      	add	r0, sp, #84	; 0x54
  40786a:	c80d      	ldmia	r0, {r0, r2, r3}
  40786c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40786e:	f005 f889 	bl	40c984 <__aeabi_dcmpeq>
  407872:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407874:	2800      	cmp	r0, #0
  407876:	f040 8101 	bne.w	407a7c <_svfprintf_r+0xc20>
  40787a:	3b01      	subs	r3, #1
  40787c:	3701      	adds	r7, #1
  40787e:	3601      	adds	r6, #1
  407880:	441c      	add	r4, r3
  407882:	2f07      	cmp	r7, #7
  407884:	9726      	str	r7, [sp, #152]	; 0x98
  407886:	9427      	str	r4, [sp, #156]	; 0x9c
  407888:	f8c8 6000 	str.w	r6, [r8]
  40788c:	f8c8 3004 	str.w	r3, [r8, #4]
  407890:	f300 8127 	bgt.w	407ae2 <_svfprintf_r+0xc86>
  407894:	f108 0808 	add.w	r8, r8, #8
  407898:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40789a:	f8c8 2004 	str.w	r2, [r8, #4]
  40789e:	3701      	adds	r7, #1
  4078a0:	4414      	add	r4, r2
  4078a2:	ab21      	add	r3, sp, #132	; 0x84
  4078a4:	2f07      	cmp	r7, #7
  4078a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4078a8:	9726      	str	r7, [sp, #152]	; 0x98
  4078aa:	f8c8 3000 	str.w	r3, [r8]
  4078ae:	f77f acb3 	ble.w	407218 <_svfprintf_r+0x3bc>
  4078b2:	aa25      	add	r2, sp, #148	; 0x94
  4078b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4078b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4078b8:	f004 f9c8 	bl	40bc4c <__ssprint_r>
  4078bc:	2800      	cmp	r0, #0
  4078be:	f47f ab9f 	bne.w	407000 <_svfprintf_r+0x1a4>
  4078c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4078c4:	46c8      	mov	r8, r9
  4078c6:	e4a9      	b.n	40721c <_svfprintf_r+0x3c0>
  4078c8:	aa25      	add	r2, sp, #148	; 0x94
  4078ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4078cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4078ce:	f004 f9bd 	bl	40bc4c <__ssprint_r>
  4078d2:	2800      	cmp	r0, #0
  4078d4:	f43f aceb 	beq.w	4072ae <_svfprintf_r+0x452>
  4078d8:	f7ff bb92 	b.w	407000 <_svfprintf_r+0x1a4>
  4078dc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4078e0:	2b01      	cmp	r3, #1
  4078e2:	f000 8134 	beq.w	407b4e <_svfprintf_r+0xcf2>
  4078e6:	2b02      	cmp	r3, #2
  4078e8:	d125      	bne.n	407936 <_svfprintf_r+0xada>
  4078ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4078ee:	2400      	movs	r4, #0
  4078f0:	2500      	movs	r5, #0
  4078f2:	e61e      	b.n	407532 <_svfprintf_r+0x6d6>
  4078f4:	aa25      	add	r2, sp, #148	; 0x94
  4078f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4078f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4078fa:	f004 f9a7 	bl	40bc4c <__ssprint_r>
  4078fe:	2800      	cmp	r0, #0
  407900:	f47f ab7e 	bne.w	407000 <_svfprintf_r+0x1a4>
  407904:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407906:	46c8      	mov	r8, r9
  407908:	e475      	b.n	4071f6 <_svfprintf_r+0x39a>
  40790a:	aa25      	add	r2, sp, #148	; 0x94
  40790c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40790e:	980c      	ldr	r0, [sp, #48]	; 0x30
  407910:	f004 f99c 	bl	40bc4c <__ssprint_r>
  407914:	2800      	cmp	r0, #0
  407916:	f47f ab73 	bne.w	407000 <_svfprintf_r+0x1a4>
  40791a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40791c:	46c8      	mov	r8, r9
  40791e:	e41b      	b.n	407158 <_svfprintf_r+0x2fc>
  407920:	aa25      	add	r2, sp, #148	; 0x94
  407922:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407924:	980c      	ldr	r0, [sp, #48]	; 0x30
  407926:	f004 f991 	bl	40bc4c <__ssprint_r>
  40792a:	2800      	cmp	r0, #0
  40792c:	f47f ab68 	bne.w	407000 <_svfprintf_r+0x1a4>
  407930:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407932:	46c8      	mov	r8, r9
  407934:	e420      	b.n	407178 <_svfprintf_r+0x31c>
  407936:	f8cd b01c 	str.w	fp, [sp, #28]
  40793a:	2400      	movs	r4, #0
  40793c:	2500      	movs	r5, #0
  40793e:	4649      	mov	r1, r9
  407940:	e000      	b.n	407944 <_svfprintf_r+0xae8>
  407942:	4631      	mov	r1, r6
  407944:	08e2      	lsrs	r2, r4, #3
  407946:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40794a:	08e8      	lsrs	r0, r5, #3
  40794c:	f004 0307 	and.w	r3, r4, #7
  407950:	4605      	mov	r5, r0
  407952:	4614      	mov	r4, r2
  407954:	3330      	adds	r3, #48	; 0x30
  407956:	ea54 0205 	orrs.w	r2, r4, r5
  40795a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40795e:	f101 36ff 	add.w	r6, r1, #4294967295
  407962:	d1ee      	bne.n	407942 <_svfprintf_r+0xae6>
  407964:	9a07      	ldr	r2, [sp, #28]
  407966:	07d2      	lsls	r2, r2, #31
  407968:	f57f adf3 	bpl.w	407552 <_svfprintf_r+0x6f6>
  40796c:	2b30      	cmp	r3, #48	; 0x30
  40796e:	f43f adf0 	beq.w	407552 <_svfprintf_r+0x6f6>
  407972:	3902      	subs	r1, #2
  407974:	2330      	movs	r3, #48	; 0x30
  407976:	f806 3c01 	strb.w	r3, [r6, #-1]
  40797a:	eba9 0301 	sub.w	r3, r9, r1
  40797e:	930e      	str	r3, [sp, #56]	; 0x38
  407980:	460e      	mov	r6, r1
  407982:	f7ff bb7b 	b.w	40707c <_svfprintf_r+0x220>
  407986:	991f      	ldr	r1, [sp, #124]	; 0x7c
  407988:	2900      	cmp	r1, #0
  40798a:	f340 822e 	ble.w	407dea <_svfprintf_r+0xf8e>
  40798e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407990:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  407992:	4293      	cmp	r3, r2
  407994:	bfa8      	it	ge
  407996:	4613      	movge	r3, r2
  407998:	2b00      	cmp	r3, #0
  40799a:	461f      	mov	r7, r3
  40799c:	dd0d      	ble.n	4079ba <_svfprintf_r+0xb5e>
  40799e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4079a0:	f8c8 6000 	str.w	r6, [r8]
  4079a4:	3301      	adds	r3, #1
  4079a6:	443c      	add	r4, r7
  4079a8:	2b07      	cmp	r3, #7
  4079aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4079ac:	f8c8 7004 	str.w	r7, [r8, #4]
  4079b0:	9326      	str	r3, [sp, #152]	; 0x98
  4079b2:	f300 831f 	bgt.w	407ff4 <_svfprintf_r+0x1198>
  4079b6:	f108 0808 	add.w	r8, r8, #8
  4079ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4079bc:	2f00      	cmp	r7, #0
  4079be:	bfa8      	it	ge
  4079c0:	1bdb      	subge	r3, r3, r7
  4079c2:	2b00      	cmp	r3, #0
  4079c4:	461f      	mov	r7, r3
  4079c6:	f340 80d6 	ble.w	407b76 <_svfprintf_r+0xd1a>
  4079ca:	2f10      	cmp	r7, #16
  4079cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4079ce:	4d31      	ldr	r5, [pc, #196]	; (407a94 <_svfprintf_r+0xc38>)
  4079d0:	f340 81ed 	ble.w	407dae <_svfprintf_r+0xf52>
  4079d4:	4642      	mov	r2, r8
  4079d6:	4621      	mov	r1, r4
  4079d8:	46b0      	mov	r8, r6
  4079da:	f04f 0b10 	mov.w	fp, #16
  4079de:	462e      	mov	r6, r5
  4079e0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4079e2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4079e4:	e004      	b.n	4079f0 <_svfprintf_r+0xb94>
  4079e6:	3208      	adds	r2, #8
  4079e8:	3f10      	subs	r7, #16
  4079ea:	2f10      	cmp	r7, #16
  4079ec:	f340 81db 	ble.w	407da6 <_svfprintf_r+0xf4a>
  4079f0:	3301      	adds	r3, #1
  4079f2:	3110      	adds	r1, #16
  4079f4:	2b07      	cmp	r3, #7
  4079f6:	9127      	str	r1, [sp, #156]	; 0x9c
  4079f8:	9326      	str	r3, [sp, #152]	; 0x98
  4079fa:	e882 0840 	stmia.w	r2, {r6, fp}
  4079fe:	ddf2      	ble.n	4079e6 <_svfprintf_r+0xb8a>
  407a00:	aa25      	add	r2, sp, #148	; 0x94
  407a02:	4629      	mov	r1, r5
  407a04:	4620      	mov	r0, r4
  407a06:	f004 f921 	bl	40bc4c <__ssprint_r>
  407a0a:	2800      	cmp	r0, #0
  407a0c:	f47f aaf8 	bne.w	407000 <_svfprintf_r+0x1a4>
  407a10:	9927      	ldr	r1, [sp, #156]	; 0x9c
  407a12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407a14:	464a      	mov	r2, r9
  407a16:	e7e7      	b.n	4079e8 <_svfprintf_r+0xb8c>
  407a18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407a1a:	930e      	str	r3, [sp, #56]	; 0x38
  407a1c:	464e      	mov	r6, r9
  407a1e:	f7ff bb2d 	b.w	40707c <_svfprintf_r+0x220>
  407a22:	2d00      	cmp	r5, #0
  407a24:	bf08      	it	eq
  407a26:	2c0a      	cmpeq	r4, #10
  407a28:	f0c0 808f 	bcc.w	407b4a <_svfprintf_r+0xcee>
  407a2c:	464e      	mov	r6, r9
  407a2e:	4620      	mov	r0, r4
  407a30:	4629      	mov	r1, r5
  407a32:	220a      	movs	r2, #10
  407a34:	2300      	movs	r3, #0
  407a36:	f005 f815 	bl	40ca64 <__aeabi_uldivmod>
  407a3a:	3230      	adds	r2, #48	; 0x30
  407a3c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  407a40:	4620      	mov	r0, r4
  407a42:	4629      	mov	r1, r5
  407a44:	2300      	movs	r3, #0
  407a46:	220a      	movs	r2, #10
  407a48:	f005 f80c 	bl	40ca64 <__aeabi_uldivmod>
  407a4c:	4604      	mov	r4, r0
  407a4e:	460d      	mov	r5, r1
  407a50:	ea54 0305 	orrs.w	r3, r4, r5
  407a54:	d1eb      	bne.n	407a2e <_svfprintf_r+0xbd2>
  407a56:	eba9 0306 	sub.w	r3, r9, r6
  407a5a:	930e      	str	r3, [sp, #56]	; 0x38
  407a5c:	f7ff bb0e 	b.w	40707c <_svfprintf_r+0x220>
  407a60:	aa25      	add	r2, sp, #148	; 0x94
  407a62:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407a64:	980c      	ldr	r0, [sp, #48]	; 0x30
  407a66:	f004 f8f1 	bl	40bc4c <__ssprint_r>
  407a6a:	2800      	cmp	r0, #0
  407a6c:	f47f aac8 	bne.w	407000 <_svfprintf_r+0x1a4>
  407a70:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  407a74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407a76:	46c8      	mov	r8, r9
  407a78:	f7ff bb5e 	b.w	407138 <_svfprintf_r+0x2dc>
  407a7c:	1e5e      	subs	r6, r3, #1
  407a7e:	2e00      	cmp	r6, #0
  407a80:	f77f af0a 	ble.w	407898 <_svfprintf_r+0xa3c>
  407a84:	2e10      	cmp	r6, #16
  407a86:	4d03      	ldr	r5, [pc, #12]	; (407a94 <_svfprintf_r+0xc38>)
  407a88:	dd22      	ble.n	407ad0 <_svfprintf_r+0xc74>
  407a8a:	4622      	mov	r2, r4
  407a8c:	f04f 0b10 	mov.w	fp, #16
  407a90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  407a92:	e006      	b.n	407aa2 <_svfprintf_r+0xc46>
  407a94:	0040d6ec 	.word	0x0040d6ec
  407a98:	3e10      	subs	r6, #16
  407a9a:	2e10      	cmp	r6, #16
  407a9c:	f108 0808 	add.w	r8, r8, #8
  407aa0:	dd15      	ble.n	407ace <_svfprintf_r+0xc72>
  407aa2:	3701      	adds	r7, #1
  407aa4:	3210      	adds	r2, #16
  407aa6:	2f07      	cmp	r7, #7
  407aa8:	9227      	str	r2, [sp, #156]	; 0x9c
  407aaa:	9726      	str	r7, [sp, #152]	; 0x98
  407aac:	e888 0820 	stmia.w	r8, {r5, fp}
  407ab0:	ddf2      	ble.n	407a98 <_svfprintf_r+0xc3c>
  407ab2:	aa25      	add	r2, sp, #148	; 0x94
  407ab4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407ab6:	4620      	mov	r0, r4
  407ab8:	f004 f8c8 	bl	40bc4c <__ssprint_r>
  407abc:	2800      	cmp	r0, #0
  407abe:	f47f aa9f 	bne.w	407000 <_svfprintf_r+0x1a4>
  407ac2:	3e10      	subs	r6, #16
  407ac4:	2e10      	cmp	r6, #16
  407ac6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  407ac8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  407aca:	46c8      	mov	r8, r9
  407acc:	dce9      	bgt.n	407aa2 <_svfprintf_r+0xc46>
  407ace:	4614      	mov	r4, r2
  407ad0:	3701      	adds	r7, #1
  407ad2:	4434      	add	r4, r6
  407ad4:	2f07      	cmp	r7, #7
  407ad6:	9427      	str	r4, [sp, #156]	; 0x9c
  407ad8:	9726      	str	r7, [sp, #152]	; 0x98
  407ada:	e888 0060 	stmia.w	r8, {r5, r6}
  407ade:	f77f aed9 	ble.w	407894 <_svfprintf_r+0xa38>
  407ae2:	aa25      	add	r2, sp, #148	; 0x94
  407ae4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407ae6:	980c      	ldr	r0, [sp, #48]	; 0x30
  407ae8:	f004 f8b0 	bl	40bc4c <__ssprint_r>
  407aec:	2800      	cmp	r0, #0
  407aee:	f47f aa87 	bne.w	407000 <_svfprintf_r+0x1a4>
  407af2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407af4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  407af6:	46c8      	mov	r8, r9
  407af8:	e6ce      	b.n	407898 <_svfprintf_r+0xa3c>
  407afa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407afc:	6814      	ldr	r4, [r2, #0]
  407afe:	4613      	mov	r3, r2
  407b00:	3304      	adds	r3, #4
  407b02:	17e5      	asrs	r5, r4, #31
  407b04:	930f      	str	r3, [sp, #60]	; 0x3c
  407b06:	4622      	mov	r2, r4
  407b08:	462b      	mov	r3, r5
  407b0a:	e4fa      	b.n	407502 <_svfprintf_r+0x6a6>
  407b0c:	3204      	adds	r2, #4
  407b0e:	681c      	ldr	r4, [r3, #0]
  407b10:	920f      	str	r2, [sp, #60]	; 0x3c
  407b12:	2301      	movs	r3, #1
  407b14:	2500      	movs	r5, #0
  407b16:	f7ff ba94 	b.w	407042 <_svfprintf_r+0x1e6>
  407b1a:	681c      	ldr	r4, [r3, #0]
  407b1c:	3304      	adds	r3, #4
  407b1e:	930f      	str	r3, [sp, #60]	; 0x3c
  407b20:	2500      	movs	r5, #0
  407b22:	e421      	b.n	407368 <_svfprintf_r+0x50c>
  407b24:	990f      	ldr	r1, [sp, #60]	; 0x3c
  407b26:	460a      	mov	r2, r1
  407b28:	3204      	adds	r2, #4
  407b2a:	680c      	ldr	r4, [r1, #0]
  407b2c:	920f      	str	r2, [sp, #60]	; 0x3c
  407b2e:	2500      	movs	r5, #0
  407b30:	f7ff ba87 	b.w	407042 <_svfprintf_r+0x1e6>
  407b34:	4614      	mov	r4, r2
  407b36:	3301      	adds	r3, #1
  407b38:	4434      	add	r4, r6
  407b3a:	2b07      	cmp	r3, #7
  407b3c:	9427      	str	r4, [sp, #156]	; 0x9c
  407b3e:	9326      	str	r3, [sp, #152]	; 0x98
  407b40:	e888 0060 	stmia.w	r8, {r5, r6}
  407b44:	f77f ab68 	ble.w	407218 <_svfprintf_r+0x3bc>
  407b48:	e6b3      	b.n	4078b2 <_svfprintf_r+0xa56>
  407b4a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  407b4e:	f8cd b01c 	str.w	fp, [sp, #28]
  407b52:	ae42      	add	r6, sp, #264	; 0x108
  407b54:	3430      	adds	r4, #48	; 0x30
  407b56:	2301      	movs	r3, #1
  407b58:	f806 4d41 	strb.w	r4, [r6, #-65]!
  407b5c:	930e      	str	r3, [sp, #56]	; 0x38
  407b5e:	f7ff ba8d 	b.w	40707c <_svfprintf_r+0x220>
  407b62:	aa25      	add	r2, sp, #148	; 0x94
  407b64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407b66:	980c      	ldr	r0, [sp, #48]	; 0x30
  407b68:	f004 f870 	bl	40bc4c <__ssprint_r>
  407b6c:	2800      	cmp	r0, #0
  407b6e:	f47f aa47 	bne.w	407000 <_svfprintf_r+0x1a4>
  407b72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407b74:	46c8      	mov	r8, r9
  407b76:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  407b78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407b7a:	429a      	cmp	r2, r3
  407b7c:	db44      	blt.n	407c08 <_svfprintf_r+0xdac>
  407b7e:	9b07      	ldr	r3, [sp, #28]
  407b80:	07d9      	lsls	r1, r3, #31
  407b82:	d441      	bmi.n	407c08 <_svfprintf_r+0xdac>
  407b84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407b86:	9812      	ldr	r0, [sp, #72]	; 0x48
  407b88:	1a9a      	subs	r2, r3, r2
  407b8a:	1a1d      	subs	r5, r3, r0
  407b8c:	4295      	cmp	r5, r2
  407b8e:	bfa8      	it	ge
  407b90:	4615      	movge	r5, r2
  407b92:	2d00      	cmp	r5, #0
  407b94:	dd0e      	ble.n	407bb4 <_svfprintf_r+0xd58>
  407b96:	9926      	ldr	r1, [sp, #152]	; 0x98
  407b98:	f8c8 5004 	str.w	r5, [r8, #4]
  407b9c:	3101      	adds	r1, #1
  407b9e:	4406      	add	r6, r0
  407ba0:	442c      	add	r4, r5
  407ba2:	2907      	cmp	r1, #7
  407ba4:	f8c8 6000 	str.w	r6, [r8]
  407ba8:	9427      	str	r4, [sp, #156]	; 0x9c
  407baa:	9126      	str	r1, [sp, #152]	; 0x98
  407bac:	f300 823b 	bgt.w	408026 <_svfprintf_r+0x11ca>
  407bb0:	f108 0808 	add.w	r8, r8, #8
  407bb4:	2d00      	cmp	r5, #0
  407bb6:	bfac      	ite	ge
  407bb8:	1b56      	subge	r6, r2, r5
  407bba:	4616      	movlt	r6, r2
  407bbc:	2e00      	cmp	r6, #0
  407bbe:	f77f ab2d 	ble.w	40721c <_svfprintf_r+0x3c0>
  407bc2:	2e10      	cmp	r6, #16
  407bc4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407bc6:	4db0      	ldr	r5, [pc, #704]	; (407e88 <_svfprintf_r+0x102c>)
  407bc8:	ddb5      	ble.n	407b36 <_svfprintf_r+0xcda>
  407bca:	4622      	mov	r2, r4
  407bcc:	2710      	movs	r7, #16
  407bce:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  407bd2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  407bd4:	e004      	b.n	407be0 <_svfprintf_r+0xd84>
  407bd6:	f108 0808 	add.w	r8, r8, #8
  407bda:	3e10      	subs	r6, #16
  407bdc:	2e10      	cmp	r6, #16
  407bde:	dda9      	ble.n	407b34 <_svfprintf_r+0xcd8>
  407be0:	3301      	adds	r3, #1
  407be2:	3210      	adds	r2, #16
  407be4:	2b07      	cmp	r3, #7
  407be6:	9227      	str	r2, [sp, #156]	; 0x9c
  407be8:	9326      	str	r3, [sp, #152]	; 0x98
  407bea:	e888 00a0 	stmia.w	r8, {r5, r7}
  407bee:	ddf2      	ble.n	407bd6 <_svfprintf_r+0xd7a>
  407bf0:	aa25      	add	r2, sp, #148	; 0x94
  407bf2:	4621      	mov	r1, r4
  407bf4:	4658      	mov	r0, fp
  407bf6:	f004 f829 	bl	40bc4c <__ssprint_r>
  407bfa:	2800      	cmp	r0, #0
  407bfc:	f47f aa00 	bne.w	407000 <_svfprintf_r+0x1a4>
  407c00:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  407c02:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407c04:	46c8      	mov	r8, r9
  407c06:	e7e8      	b.n	407bda <_svfprintf_r+0xd7e>
  407c08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407c0a:	9819      	ldr	r0, [sp, #100]	; 0x64
  407c0c:	991a      	ldr	r1, [sp, #104]	; 0x68
  407c0e:	f8c8 1000 	str.w	r1, [r8]
  407c12:	3301      	adds	r3, #1
  407c14:	4404      	add	r4, r0
  407c16:	2b07      	cmp	r3, #7
  407c18:	9427      	str	r4, [sp, #156]	; 0x9c
  407c1a:	f8c8 0004 	str.w	r0, [r8, #4]
  407c1e:	9326      	str	r3, [sp, #152]	; 0x98
  407c20:	f300 81f5 	bgt.w	40800e <_svfprintf_r+0x11b2>
  407c24:	f108 0808 	add.w	r8, r8, #8
  407c28:	e7ac      	b.n	407b84 <_svfprintf_r+0xd28>
  407c2a:	9b07      	ldr	r3, [sp, #28]
  407c2c:	07da      	lsls	r2, r3, #31
  407c2e:	f53f adfe 	bmi.w	40782e <_svfprintf_r+0x9d2>
  407c32:	3701      	adds	r7, #1
  407c34:	3401      	adds	r4, #1
  407c36:	2301      	movs	r3, #1
  407c38:	2f07      	cmp	r7, #7
  407c3a:	9427      	str	r4, [sp, #156]	; 0x9c
  407c3c:	9726      	str	r7, [sp, #152]	; 0x98
  407c3e:	f8c8 6000 	str.w	r6, [r8]
  407c42:	f8c8 3004 	str.w	r3, [r8, #4]
  407c46:	f77f ae25 	ble.w	407894 <_svfprintf_r+0xa38>
  407c4a:	e74a      	b.n	407ae2 <_svfprintf_r+0xc86>
  407c4c:	aa25      	add	r2, sp, #148	; 0x94
  407c4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407c50:	980c      	ldr	r0, [sp, #48]	; 0x30
  407c52:	f003 fffb 	bl	40bc4c <__ssprint_r>
  407c56:	2800      	cmp	r0, #0
  407c58:	f47f a9d2 	bne.w	407000 <_svfprintf_r+0x1a4>
  407c5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407c5e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  407c60:	46c8      	mov	r8, r9
  407c62:	e5f2      	b.n	40784a <_svfprintf_r+0x9ee>
  407c64:	aa25      	add	r2, sp, #148	; 0x94
  407c66:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407c68:	980c      	ldr	r0, [sp, #48]	; 0x30
  407c6a:	f003 ffef 	bl	40bc4c <__ssprint_r>
  407c6e:	2800      	cmp	r0, #0
  407c70:	f47f a9c6 	bne.w	407000 <_svfprintf_r+0x1a4>
  407c74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407c76:	9f26      	ldr	r7, [sp, #152]	; 0x98
  407c78:	46c8      	mov	r8, r9
  407c7a:	e5f5      	b.n	407868 <_svfprintf_r+0xa0c>
  407c7c:	464e      	mov	r6, r9
  407c7e:	f7ff b9fd 	b.w	40707c <_svfprintf_r+0x220>
  407c82:	aa25      	add	r2, sp, #148	; 0x94
  407c84:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407c86:	980c      	ldr	r0, [sp, #48]	; 0x30
  407c88:	f003 ffe0 	bl	40bc4c <__ssprint_r>
  407c8c:	2800      	cmp	r0, #0
  407c8e:	f47f a9b7 	bne.w	407000 <_svfprintf_r+0x1a4>
  407c92:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407c94:	46c8      	mov	r8, r9
  407c96:	f7ff ba72 	b.w	40717e <_svfprintf_r+0x322>
  407c9a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  407c9c:	4622      	mov	r2, r4
  407c9e:	4620      	mov	r0, r4
  407ca0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  407ca2:	4623      	mov	r3, r4
  407ca4:	4621      	mov	r1, r4
  407ca6:	f004 fe9f 	bl	40c9e8 <__aeabi_dcmpun>
  407caa:	2800      	cmp	r0, #0
  407cac:	f040 8286 	bne.w	4081bc <_svfprintf_r+0x1360>
  407cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407cb2:	3301      	adds	r3, #1
  407cb4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407cb6:	f023 0320 	bic.w	r3, r3, #32
  407cba:	930e      	str	r3, [sp, #56]	; 0x38
  407cbc:	f000 81e2 	beq.w	408084 <_svfprintf_r+0x1228>
  407cc0:	2b47      	cmp	r3, #71	; 0x47
  407cc2:	f000 811e 	beq.w	407f02 <_svfprintf_r+0x10a6>
  407cc6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  407cca:	9307      	str	r3, [sp, #28]
  407ccc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  407cce:	1e1f      	subs	r7, r3, #0
  407cd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  407cd2:	9308      	str	r3, [sp, #32]
  407cd4:	bfbb      	ittet	lt
  407cd6:	463b      	movlt	r3, r7
  407cd8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  407cdc:	2300      	movge	r3, #0
  407cde:	232d      	movlt	r3, #45	; 0x2d
  407ce0:	9310      	str	r3, [sp, #64]	; 0x40
  407ce2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407ce4:	2b66      	cmp	r3, #102	; 0x66
  407ce6:	f000 81bb 	beq.w	408060 <_svfprintf_r+0x1204>
  407cea:	2b46      	cmp	r3, #70	; 0x46
  407cec:	f000 80df 	beq.w	407eae <_svfprintf_r+0x1052>
  407cf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407cf2:	9a08      	ldr	r2, [sp, #32]
  407cf4:	2b45      	cmp	r3, #69	; 0x45
  407cf6:	bf0c      	ite	eq
  407cf8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  407cfa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  407cfc:	a823      	add	r0, sp, #140	; 0x8c
  407cfe:	a920      	add	r1, sp, #128	; 0x80
  407d00:	bf08      	it	eq
  407d02:	1c5d      	addeq	r5, r3, #1
  407d04:	9004      	str	r0, [sp, #16]
  407d06:	9103      	str	r1, [sp, #12]
  407d08:	a81f      	add	r0, sp, #124	; 0x7c
  407d0a:	2102      	movs	r1, #2
  407d0c:	463b      	mov	r3, r7
  407d0e:	9002      	str	r0, [sp, #8]
  407d10:	9501      	str	r5, [sp, #4]
  407d12:	9100      	str	r1, [sp, #0]
  407d14:	980c      	ldr	r0, [sp, #48]	; 0x30
  407d16:	f001 faa3 	bl	409260 <_dtoa_r>
  407d1a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407d1c:	2b67      	cmp	r3, #103	; 0x67
  407d1e:	4606      	mov	r6, r0
  407d20:	f040 81e0 	bne.w	4080e4 <_svfprintf_r+0x1288>
  407d24:	f01b 0f01 	tst.w	fp, #1
  407d28:	f000 8246 	beq.w	4081b8 <_svfprintf_r+0x135c>
  407d2c:	1974      	adds	r4, r6, r5
  407d2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  407d30:	9808      	ldr	r0, [sp, #32]
  407d32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  407d34:	4639      	mov	r1, r7
  407d36:	f004 fe25 	bl	40c984 <__aeabi_dcmpeq>
  407d3a:	2800      	cmp	r0, #0
  407d3c:	f040 8165 	bne.w	40800a <_svfprintf_r+0x11ae>
  407d40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  407d42:	42a3      	cmp	r3, r4
  407d44:	d206      	bcs.n	407d54 <_svfprintf_r+0xef8>
  407d46:	2130      	movs	r1, #48	; 0x30
  407d48:	1c5a      	adds	r2, r3, #1
  407d4a:	9223      	str	r2, [sp, #140]	; 0x8c
  407d4c:	7019      	strb	r1, [r3, #0]
  407d4e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  407d50:	429c      	cmp	r4, r3
  407d52:	d8f9      	bhi.n	407d48 <_svfprintf_r+0xeec>
  407d54:	1b9b      	subs	r3, r3, r6
  407d56:	9313      	str	r3, [sp, #76]	; 0x4c
  407d58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407d5a:	2b47      	cmp	r3, #71	; 0x47
  407d5c:	f000 80e9 	beq.w	407f32 <_svfprintf_r+0x10d6>
  407d60:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407d62:	2b65      	cmp	r3, #101	; 0x65
  407d64:	f340 81cd 	ble.w	408102 <_svfprintf_r+0x12a6>
  407d68:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407d6a:	2b66      	cmp	r3, #102	; 0x66
  407d6c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  407d6e:	9312      	str	r3, [sp, #72]	; 0x48
  407d70:	f000 819e 	beq.w	4080b0 <_svfprintf_r+0x1254>
  407d74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407d76:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407d78:	4619      	mov	r1, r3
  407d7a:	4291      	cmp	r1, r2
  407d7c:	f300 818a 	bgt.w	408094 <_svfprintf_r+0x1238>
  407d80:	f01b 0f01 	tst.w	fp, #1
  407d84:	f040 8213 	bne.w	4081ae <_svfprintf_r+0x1352>
  407d88:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  407d8c:	9308      	str	r3, [sp, #32]
  407d8e:	2367      	movs	r3, #103	; 0x67
  407d90:	920e      	str	r2, [sp, #56]	; 0x38
  407d92:	9311      	str	r3, [sp, #68]	; 0x44
  407d94:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407d96:	2b00      	cmp	r3, #0
  407d98:	f040 80c4 	bne.w	407f24 <_svfprintf_r+0x10c8>
  407d9c:	930a      	str	r3, [sp, #40]	; 0x28
  407d9e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  407da2:	f7ff b973 	b.w	40708c <_svfprintf_r+0x230>
  407da6:	4635      	mov	r5, r6
  407da8:	460c      	mov	r4, r1
  407daa:	4646      	mov	r6, r8
  407dac:	4690      	mov	r8, r2
  407dae:	3301      	adds	r3, #1
  407db0:	443c      	add	r4, r7
  407db2:	2b07      	cmp	r3, #7
  407db4:	9427      	str	r4, [sp, #156]	; 0x9c
  407db6:	9326      	str	r3, [sp, #152]	; 0x98
  407db8:	e888 00a0 	stmia.w	r8, {r5, r7}
  407dbc:	f73f aed1 	bgt.w	407b62 <_svfprintf_r+0xd06>
  407dc0:	f108 0808 	add.w	r8, r8, #8
  407dc4:	e6d7      	b.n	407b76 <_svfprintf_r+0xd1a>
  407dc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407dc8:	6813      	ldr	r3, [r2, #0]
  407dca:	3204      	adds	r2, #4
  407dcc:	920f      	str	r2, [sp, #60]	; 0x3c
  407dce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407dd0:	601a      	str	r2, [r3, #0]
  407dd2:	f7ff b86a 	b.w	406eaa <_svfprintf_r+0x4e>
  407dd6:	aa25      	add	r2, sp, #148	; 0x94
  407dd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407dda:	980c      	ldr	r0, [sp, #48]	; 0x30
  407ddc:	f003 ff36 	bl	40bc4c <__ssprint_r>
  407de0:	2800      	cmp	r0, #0
  407de2:	f47f a90d 	bne.w	407000 <_svfprintf_r+0x1a4>
  407de6:	46c8      	mov	r8, r9
  407de8:	e48d      	b.n	407706 <_svfprintf_r+0x8aa>
  407dea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407dec:	4a27      	ldr	r2, [pc, #156]	; (407e8c <_svfprintf_r+0x1030>)
  407dee:	f8c8 2000 	str.w	r2, [r8]
  407df2:	3301      	adds	r3, #1
  407df4:	3401      	adds	r4, #1
  407df6:	2201      	movs	r2, #1
  407df8:	2b07      	cmp	r3, #7
  407dfa:	9427      	str	r4, [sp, #156]	; 0x9c
  407dfc:	9326      	str	r3, [sp, #152]	; 0x98
  407dfe:	f8c8 2004 	str.w	r2, [r8, #4]
  407e02:	dc72      	bgt.n	407eea <_svfprintf_r+0x108e>
  407e04:	f108 0808 	add.w	r8, r8, #8
  407e08:	b929      	cbnz	r1, 407e16 <_svfprintf_r+0xfba>
  407e0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407e0c:	b91b      	cbnz	r3, 407e16 <_svfprintf_r+0xfba>
  407e0e:	9b07      	ldr	r3, [sp, #28]
  407e10:	07d8      	lsls	r0, r3, #31
  407e12:	f57f aa03 	bpl.w	40721c <_svfprintf_r+0x3c0>
  407e16:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407e18:	9819      	ldr	r0, [sp, #100]	; 0x64
  407e1a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  407e1c:	f8c8 2000 	str.w	r2, [r8]
  407e20:	3301      	adds	r3, #1
  407e22:	4602      	mov	r2, r0
  407e24:	4422      	add	r2, r4
  407e26:	2b07      	cmp	r3, #7
  407e28:	9227      	str	r2, [sp, #156]	; 0x9c
  407e2a:	f8c8 0004 	str.w	r0, [r8, #4]
  407e2e:	9326      	str	r3, [sp, #152]	; 0x98
  407e30:	f300 818d 	bgt.w	40814e <_svfprintf_r+0x12f2>
  407e34:	f108 0808 	add.w	r8, r8, #8
  407e38:	2900      	cmp	r1, #0
  407e3a:	f2c0 8165 	blt.w	408108 <_svfprintf_r+0x12ac>
  407e3e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  407e40:	f8c8 6000 	str.w	r6, [r8]
  407e44:	3301      	adds	r3, #1
  407e46:	188c      	adds	r4, r1, r2
  407e48:	2b07      	cmp	r3, #7
  407e4a:	9427      	str	r4, [sp, #156]	; 0x9c
  407e4c:	9326      	str	r3, [sp, #152]	; 0x98
  407e4e:	f8c8 1004 	str.w	r1, [r8, #4]
  407e52:	f77f a9e1 	ble.w	407218 <_svfprintf_r+0x3bc>
  407e56:	e52c      	b.n	4078b2 <_svfprintf_r+0xa56>
  407e58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407e5a:	9909      	ldr	r1, [sp, #36]	; 0x24
  407e5c:	6813      	ldr	r3, [r2, #0]
  407e5e:	17cd      	asrs	r5, r1, #31
  407e60:	4608      	mov	r0, r1
  407e62:	3204      	adds	r2, #4
  407e64:	4629      	mov	r1, r5
  407e66:	920f      	str	r2, [sp, #60]	; 0x3c
  407e68:	e9c3 0100 	strd	r0, r1, [r3]
  407e6c:	f7ff b81d 	b.w	406eaa <_svfprintf_r+0x4e>
  407e70:	aa25      	add	r2, sp, #148	; 0x94
  407e72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407e74:	980c      	ldr	r0, [sp, #48]	; 0x30
  407e76:	f003 fee9 	bl	40bc4c <__ssprint_r>
  407e7a:	2800      	cmp	r0, #0
  407e7c:	f47f a8c0 	bne.w	407000 <_svfprintf_r+0x1a4>
  407e80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407e82:	46c8      	mov	r8, r9
  407e84:	e458      	b.n	407738 <_svfprintf_r+0x8dc>
  407e86:	bf00      	nop
  407e88:	0040d6ec 	.word	0x0040d6ec
  407e8c:	0040d6d8 	.word	0x0040d6d8
  407e90:	2140      	movs	r1, #64	; 0x40
  407e92:	980c      	ldr	r0, [sp, #48]	; 0x30
  407e94:	f002 fe58 	bl	40ab48 <_malloc_r>
  407e98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  407e9a:	6010      	str	r0, [r2, #0]
  407e9c:	6110      	str	r0, [r2, #16]
  407e9e:	2800      	cmp	r0, #0
  407ea0:	f000 81f2 	beq.w	408288 <_svfprintf_r+0x142c>
  407ea4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  407ea6:	2340      	movs	r3, #64	; 0x40
  407ea8:	6153      	str	r3, [r2, #20]
  407eaa:	f7fe bfee 	b.w	406e8a <_svfprintf_r+0x2e>
  407eae:	a823      	add	r0, sp, #140	; 0x8c
  407eb0:	a920      	add	r1, sp, #128	; 0x80
  407eb2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  407eb4:	9004      	str	r0, [sp, #16]
  407eb6:	9103      	str	r1, [sp, #12]
  407eb8:	a81f      	add	r0, sp, #124	; 0x7c
  407eba:	2103      	movs	r1, #3
  407ebc:	9002      	str	r0, [sp, #8]
  407ebe:	9a08      	ldr	r2, [sp, #32]
  407ec0:	9401      	str	r4, [sp, #4]
  407ec2:	463b      	mov	r3, r7
  407ec4:	9100      	str	r1, [sp, #0]
  407ec6:	980c      	ldr	r0, [sp, #48]	; 0x30
  407ec8:	f001 f9ca 	bl	409260 <_dtoa_r>
  407ecc:	4625      	mov	r5, r4
  407ece:	4606      	mov	r6, r0
  407ed0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407ed2:	2b46      	cmp	r3, #70	; 0x46
  407ed4:	eb06 0405 	add.w	r4, r6, r5
  407ed8:	f47f af29 	bne.w	407d2e <_svfprintf_r+0xed2>
  407edc:	7833      	ldrb	r3, [r6, #0]
  407ede:	2b30      	cmp	r3, #48	; 0x30
  407ee0:	f000 8178 	beq.w	4081d4 <_svfprintf_r+0x1378>
  407ee4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  407ee6:	442c      	add	r4, r5
  407ee8:	e721      	b.n	407d2e <_svfprintf_r+0xed2>
  407eea:	aa25      	add	r2, sp, #148	; 0x94
  407eec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407eee:	980c      	ldr	r0, [sp, #48]	; 0x30
  407ef0:	f003 feac 	bl	40bc4c <__ssprint_r>
  407ef4:	2800      	cmp	r0, #0
  407ef6:	f47f a883 	bne.w	407000 <_svfprintf_r+0x1a4>
  407efa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  407efc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407efe:	46c8      	mov	r8, r9
  407f00:	e782      	b.n	407e08 <_svfprintf_r+0xfac>
  407f02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407f04:	2b00      	cmp	r3, #0
  407f06:	bf08      	it	eq
  407f08:	2301      	moveq	r3, #1
  407f0a:	930a      	str	r3, [sp, #40]	; 0x28
  407f0c:	e6db      	b.n	407cc6 <_svfprintf_r+0xe6a>
  407f0e:	4630      	mov	r0, r6
  407f10:	940a      	str	r4, [sp, #40]	; 0x28
  407f12:	f7fe ff35 	bl	406d80 <strlen>
  407f16:	950f      	str	r5, [sp, #60]	; 0x3c
  407f18:	900e      	str	r0, [sp, #56]	; 0x38
  407f1a:	f8cd b01c 	str.w	fp, [sp, #28]
  407f1e:	4603      	mov	r3, r0
  407f20:	f7ff b9f9 	b.w	407316 <_svfprintf_r+0x4ba>
  407f24:	272d      	movs	r7, #45	; 0x2d
  407f26:	2300      	movs	r3, #0
  407f28:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  407f2c:	930a      	str	r3, [sp, #40]	; 0x28
  407f2e:	f7ff b8ae 	b.w	40708e <_svfprintf_r+0x232>
  407f32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  407f34:	9312      	str	r3, [sp, #72]	; 0x48
  407f36:	461a      	mov	r2, r3
  407f38:	3303      	adds	r3, #3
  407f3a:	db04      	blt.n	407f46 <_svfprintf_r+0x10ea>
  407f3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407f3e:	4619      	mov	r1, r3
  407f40:	4291      	cmp	r1, r2
  407f42:	f6bf af17 	bge.w	407d74 <_svfprintf_r+0xf18>
  407f46:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407f48:	3b02      	subs	r3, #2
  407f4a:	9311      	str	r3, [sp, #68]	; 0x44
  407f4c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  407f50:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  407f54:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407f56:	3b01      	subs	r3, #1
  407f58:	2b00      	cmp	r3, #0
  407f5a:	931f      	str	r3, [sp, #124]	; 0x7c
  407f5c:	bfbd      	ittte	lt
  407f5e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  407f60:	f1c3 0301 	rsblt	r3, r3, #1
  407f64:	222d      	movlt	r2, #45	; 0x2d
  407f66:	222b      	movge	r2, #43	; 0x2b
  407f68:	2b09      	cmp	r3, #9
  407f6a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  407f6e:	f340 8116 	ble.w	40819e <_svfprintf_r+0x1342>
  407f72:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  407f76:	4620      	mov	r0, r4
  407f78:	4dab      	ldr	r5, [pc, #684]	; (408228 <_svfprintf_r+0x13cc>)
  407f7a:	e000      	b.n	407f7e <_svfprintf_r+0x1122>
  407f7c:	4610      	mov	r0, r2
  407f7e:	fb85 1203 	smull	r1, r2, r5, r3
  407f82:	17d9      	asrs	r1, r3, #31
  407f84:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  407f88:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  407f8c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  407f90:	3230      	adds	r2, #48	; 0x30
  407f92:	2909      	cmp	r1, #9
  407f94:	f800 2c01 	strb.w	r2, [r0, #-1]
  407f98:	460b      	mov	r3, r1
  407f9a:	f100 32ff 	add.w	r2, r0, #4294967295
  407f9e:	dced      	bgt.n	407f7c <_svfprintf_r+0x1120>
  407fa0:	3330      	adds	r3, #48	; 0x30
  407fa2:	3802      	subs	r0, #2
  407fa4:	b2d9      	uxtb	r1, r3
  407fa6:	4284      	cmp	r4, r0
  407fa8:	f802 1c01 	strb.w	r1, [r2, #-1]
  407fac:	f240 8165 	bls.w	40827a <_svfprintf_r+0x141e>
  407fb0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  407fb4:	4613      	mov	r3, r2
  407fb6:	e001      	b.n	407fbc <_svfprintf_r+0x1160>
  407fb8:	f813 1b01 	ldrb.w	r1, [r3], #1
  407fbc:	f800 1b01 	strb.w	r1, [r0], #1
  407fc0:	42a3      	cmp	r3, r4
  407fc2:	d1f9      	bne.n	407fb8 <_svfprintf_r+0x115c>
  407fc4:	3301      	adds	r3, #1
  407fc6:	1a9b      	subs	r3, r3, r2
  407fc8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  407fcc:	4413      	add	r3, r2
  407fce:	aa21      	add	r2, sp, #132	; 0x84
  407fd0:	1a9b      	subs	r3, r3, r2
  407fd2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  407fd4:	931b      	str	r3, [sp, #108]	; 0x6c
  407fd6:	2a01      	cmp	r2, #1
  407fd8:	4413      	add	r3, r2
  407fda:	930e      	str	r3, [sp, #56]	; 0x38
  407fdc:	f340 8119 	ble.w	408212 <_svfprintf_r+0x13b6>
  407fe0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407fe2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  407fe4:	4413      	add	r3, r2
  407fe6:	930e      	str	r3, [sp, #56]	; 0x38
  407fe8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407fec:	9308      	str	r3, [sp, #32]
  407fee:	2300      	movs	r3, #0
  407ff0:	9312      	str	r3, [sp, #72]	; 0x48
  407ff2:	e6cf      	b.n	407d94 <_svfprintf_r+0xf38>
  407ff4:	aa25      	add	r2, sp, #148	; 0x94
  407ff6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407ff8:	980c      	ldr	r0, [sp, #48]	; 0x30
  407ffa:	f003 fe27 	bl	40bc4c <__ssprint_r>
  407ffe:	2800      	cmp	r0, #0
  408000:	f47e affe 	bne.w	407000 <_svfprintf_r+0x1a4>
  408004:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408006:	46c8      	mov	r8, r9
  408008:	e4d7      	b.n	4079ba <_svfprintf_r+0xb5e>
  40800a:	4623      	mov	r3, r4
  40800c:	e6a2      	b.n	407d54 <_svfprintf_r+0xef8>
  40800e:	aa25      	add	r2, sp, #148	; 0x94
  408010:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408012:	980c      	ldr	r0, [sp, #48]	; 0x30
  408014:	f003 fe1a 	bl	40bc4c <__ssprint_r>
  408018:	2800      	cmp	r0, #0
  40801a:	f47e aff1 	bne.w	407000 <_svfprintf_r+0x1a4>
  40801e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  408020:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408022:	46c8      	mov	r8, r9
  408024:	e5ae      	b.n	407b84 <_svfprintf_r+0xd28>
  408026:	aa25      	add	r2, sp, #148	; 0x94
  408028:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40802a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40802c:	f003 fe0e 	bl	40bc4c <__ssprint_r>
  408030:	2800      	cmp	r0, #0
  408032:	f47e afe5 	bne.w	407000 <_svfprintf_r+0x1a4>
  408036:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  408038:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40803a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40803c:	1a9a      	subs	r2, r3, r2
  40803e:	46c8      	mov	r8, r9
  408040:	e5b8      	b.n	407bb4 <_svfprintf_r+0xd58>
  408042:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408044:	9612      	str	r6, [sp, #72]	; 0x48
  408046:	2b06      	cmp	r3, #6
  408048:	bf28      	it	cs
  40804a:	2306      	movcs	r3, #6
  40804c:	960a      	str	r6, [sp, #40]	; 0x28
  40804e:	4637      	mov	r7, r6
  408050:	9308      	str	r3, [sp, #32]
  408052:	950f      	str	r5, [sp, #60]	; 0x3c
  408054:	f8cd b01c 	str.w	fp, [sp, #28]
  408058:	930e      	str	r3, [sp, #56]	; 0x38
  40805a:	4e74      	ldr	r6, [pc, #464]	; (40822c <_svfprintf_r+0x13d0>)
  40805c:	f7ff b816 	b.w	40708c <_svfprintf_r+0x230>
  408060:	a823      	add	r0, sp, #140	; 0x8c
  408062:	a920      	add	r1, sp, #128	; 0x80
  408064:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408066:	9004      	str	r0, [sp, #16]
  408068:	9103      	str	r1, [sp, #12]
  40806a:	a81f      	add	r0, sp, #124	; 0x7c
  40806c:	2103      	movs	r1, #3
  40806e:	9002      	str	r0, [sp, #8]
  408070:	9a08      	ldr	r2, [sp, #32]
  408072:	9501      	str	r5, [sp, #4]
  408074:	463b      	mov	r3, r7
  408076:	9100      	str	r1, [sp, #0]
  408078:	980c      	ldr	r0, [sp, #48]	; 0x30
  40807a:	f001 f8f1 	bl	409260 <_dtoa_r>
  40807e:	4606      	mov	r6, r0
  408080:	1944      	adds	r4, r0, r5
  408082:	e72b      	b.n	407edc <_svfprintf_r+0x1080>
  408084:	2306      	movs	r3, #6
  408086:	930a      	str	r3, [sp, #40]	; 0x28
  408088:	e61d      	b.n	407cc6 <_svfprintf_r+0xe6a>
  40808a:	272d      	movs	r7, #45	; 0x2d
  40808c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  408090:	f7ff bacd 	b.w	40762e <_svfprintf_r+0x7d2>
  408094:	9a19      	ldr	r2, [sp, #100]	; 0x64
  408096:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  408098:	4413      	add	r3, r2
  40809a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40809c:	930e      	str	r3, [sp, #56]	; 0x38
  40809e:	2a00      	cmp	r2, #0
  4080a0:	f340 80b0 	ble.w	408204 <_svfprintf_r+0x13a8>
  4080a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4080a8:	9308      	str	r3, [sp, #32]
  4080aa:	2367      	movs	r3, #103	; 0x67
  4080ac:	9311      	str	r3, [sp, #68]	; 0x44
  4080ae:	e671      	b.n	407d94 <_svfprintf_r+0xf38>
  4080b0:	2b00      	cmp	r3, #0
  4080b2:	f340 80c3 	ble.w	40823c <_svfprintf_r+0x13e0>
  4080b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4080b8:	2a00      	cmp	r2, #0
  4080ba:	f040 8099 	bne.w	4081f0 <_svfprintf_r+0x1394>
  4080be:	f01b 0f01 	tst.w	fp, #1
  4080c2:	f040 8095 	bne.w	4081f0 <_svfprintf_r+0x1394>
  4080c6:	9308      	str	r3, [sp, #32]
  4080c8:	930e      	str	r3, [sp, #56]	; 0x38
  4080ca:	e663      	b.n	407d94 <_svfprintf_r+0xf38>
  4080cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4080ce:	9308      	str	r3, [sp, #32]
  4080d0:	930e      	str	r3, [sp, #56]	; 0x38
  4080d2:	900a      	str	r0, [sp, #40]	; 0x28
  4080d4:	950f      	str	r5, [sp, #60]	; 0x3c
  4080d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4080da:	9012      	str	r0, [sp, #72]	; 0x48
  4080dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4080e0:	f7fe bfd4 	b.w	40708c <_svfprintf_r+0x230>
  4080e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4080e6:	2b47      	cmp	r3, #71	; 0x47
  4080e8:	f47f ae20 	bne.w	407d2c <_svfprintf_r+0xed0>
  4080ec:	f01b 0f01 	tst.w	fp, #1
  4080f0:	f47f aeee 	bne.w	407ed0 <_svfprintf_r+0x1074>
  4080f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4080f6:	1b9b      	subs	r3, r3, r6
  4080f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4080fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4080fc:	2b47      	cmp	r3, #71	; 0x47
  4080fe:	f43f af18 	beq.w	407f32 <_svfprintf_r+0x10d6>
  408102:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  408104:	9312      	str	r3, [sp, #72]	; 0x48
  408106:	e721      	b.n	407f4c <_svfprintf_r+0x10f0>
  408108:	424f      	negs	r7, r1
  40810a:	3110      	adds	r1, #16
  40810c:	4d48      	ldr	r5, [pc, #288]	; (408230 <_svfprintf_r+0x13d4>)
  40810e:	da2f      	bge.n	408170 <_svfprintf_r+0x1314>
  408110:	2410      	movs	r4, #16
  408112:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  408116:	e004      	b.n	408122 <_svfprintf_r+0x12c6>
  408118:	f108 0808 	add.w	r8, r8, #8
  40811c:	3f10      	subs	r7, #16
  40811e:	2f10      	cmp	r7, #16
  408120:	dd26      	ble.n	408170 <_svfprintf_r+0x1314>
  408122:	3301      	adds	r3, #1
  408124:	3210      	adds	r2, #16
  408126:	2b07      	cmp	r3, #7
  408128:	9227      	str	r2, [sp, #156]	; 0x9c
  40812a:	9326      	str	r3, [sp, #152]	; 0x98
  40812c:	f8c8 5000 	str.w	r5, [r8]
  408130:	f8c8 4004 	str.w	r4, [r8, #4]
  408134:	ddf0      	ble.n	408118 <_svfprintf_r+0x12bc>
  408136:	aa25      	add	r2, sp, #148	; 0x94
  408138:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40813a:	4658      	mov	r0, fp
  40813c:	f003 fd86 	bl	40bc4c <__ssprint_r>
  408140:	2800      	cmp	r0, #0
  408142:	f47e af5d 	bne.w	407000 <_svfprintf_r+0x1a4>
  408146:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  408148:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40814a:	46c8      	mov	r8, r9
  40814c:	e7e6      	b.n	40811c <_svfprintf_r+0x12c0>
  40814e:	aa25      	add	r2, sp, #148	; 0x94
  408150:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408152:	980c      	ldr	r0, [sp, #48]	; 0x30
  408154:	f003 fd7a 	bl	40bc4c <__ssprint_r>
  408158:	2800      	cmp	r0, #0
  40815a:	f47e af51 	bne.w	407000 <_svfprintf_r+0x1a4>
  40815e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  408160:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  408162:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408164:	46c8      	mov	r8, r9
  408166:	e667      	b.n	407e38 <_svfprintf_r+0xfdc>
  408168:	2000      	movs	r0, #0
  40816a:	900a      	str	r0, [sp, #40]	; 0x28
  40816c:	f7fe bed0 	b.w	406f10 <_svfprintf_r+0xb4>
  408170:	3301      	adds	r3, #1
  408172:	443a      	add	r2, r7
  408174:	2b07      	cmp	r3, #7
  408176:	e888 00a0 	stmia.w	r8, {r5, r7}
  40817a:	9227      	str	r2, [sp, #156]	; 0x9c
  40817c:	9326      	str	r3, [sp, #152]	; 0x98
  40817e:	f108 0808 	add.w	r8, r8, #8
  408182:	f77f ae5c 	ble.w	407e3e <_svfprintf_r+0xfe2>
  408186:	aa25      	add	r2, sp, #148	; 0x94
  408188:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40818a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40818c:	f003 fd5e 	bl	40bc4c <__ssprint_r>
  408190:	2800      	cmp	r0, #0
  408192:	f47e af35 	bne.w	407000 <_svfprintf_r+0x1a4>
  408196:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  408198:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40819a:	46c8      	mov	r8, r9
  40819c:	e64f      	b.n	407e3e <_svfprintf_r+0xfe2>
  40819e:	3330      	adds	r3, #48	; 0x30
  4081a0:	2230      	movs	r2, #48	; 0x30
  4081a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4081a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4081aa:	ab22      	add	r3, sp, #136	; 0x88
  4081ac:	e70f      	b.n	407fce <_svfprintf_r+0x1172>
  4081ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4081b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4081b2:	4413      	add	r3, r2
  4081b4:	930e      	str	r3, [sp, #56]	; 0x38
  4081b6:	e775      	b.n	4080a4 <_svfprintf_r+0x1248>
  4081b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4081ba:	e5cb      	b.n	407d54 <_svfprintf_r+0xef8>
  4081bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4081be:	4e1d      	ldr	r6, [pc, #116]	; (408234 <_svfprintf_r+0x13d8>)
  4081c0:	2b00      	cmp	r3, #0
  4081c2:	bfb6      	itet	lt
  4081c4:	272d      	movlt	r7, #45	; 0x2d
  4081c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4081ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4081ce:	4b1a      	ldr	r3, [pc, #104]	; (408238 <_svfprintf_r+0x13dc>)
  4081d0:	f7ff ba2f 	b.w	407632 <_svfprintf_r+0x7d6>
  4081d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4081d6:	9808      	ldr	r0, [sp, #32]
  4081d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4081da:	4639      	mov	r1, r7
  4081dc:	f004 fbd2 	bl	40c984 <__aeabi_dcmpeq>
  4081e0:	2800      	cmp	r0, #0
  4081e2:	f47f ae7f 	bne.w	407ee4 <_svfprintf_r+0x1088>
  4081e6:	f1c5 0501 	rsb	r5, r5, #1
  4081ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4081ec:	442c      	add	r4, r5
  4081ee:	e59e      	b.n	407d2e <_svfprintf_r+0xed2>
  4081f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4081f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4081f4:	4413      	add	r3, r2
  4081f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4081f8:	441a      	add	r2, r3
  4081fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4081fe:	920e      	str	r2, [sp, #56]	; 0x38
  408200:	9308      	str	r3, [sp, #32]
  408202:	e5c7      	b.n	407d94 <_svfprintf_r+0xf38>
  408204:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408206:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  408208:	f1c3 0301 	rsb	r3, r3, #1
  40820c:	441a      	add	r2, r3
  40820e:	4613      	mov	r3, r2
  408210:	e7d0      	b.n	4081b4 <_svfprintf_r+0x1358>
  408212:	f01b 0301 	ands.w	r3, fp, #1
  408216:	9312      	str	r3, [sp, #72]	; 0x48
  408218:	f47f aee2 	bne.w	407fe0 <_svfprintf_r+0x1184>
  40821c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40821e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408222:	9308      	str	r3, [sp, #32]
  408224:	e5b6      	b.n	407d94 <_svfprintf_r+0xf38>
  408226:	bf00      	nop
  408228:	66666667 	.word	0x66666667
  40822c:	0040d6d0 	.word	0x0040d6d0
  408230:	0040d6ec 	.word	0x0040d6ec
  408234:	0040d6a4 	.word	0x0040d6a4
  408238:	0040d6a0 	.word	0x0040d6a0
  40823c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40823e:	b913      	cbnz	r3, 408246 <_svfprintf_r+0x13ea>
  408240:	f01b 0f01 	tst.w	fp, #1
  408244:	d002      	beq.n	40824c <_svfprintf_r+0x13f0>
  408246:	9b19      	ldr	r3, [sp, #100]	; 0x64
  408248:	3301      	adds	r3, #1
  40824a:	e7d4      	b.n	4081f6 <_svfprintf_r+0x139a>
  40824c:	2301      	movs	r3, #1
  40824e:	e73a      	b.n	4080c6 <_svfprintf_r+0x126a>
  408250:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408252:	f89a 3001 	ldrb.w	r3, [sl, #1]
  408256:	6828      	ldr	r0, [r5, #0]
  408258:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40825c:	900a      	str	r0, [sp, #40]	; 0x28
  40825e:	4628      	mov	r0, r5
  408260:	3004      	adds	r0, #4
  408262:	46a2      	mov	sl, r4
  408264:	900f      	str	r0, [sp, #60]	; 0x3c
  408266:	f7fe be51 	b.w	406f0c <_svfprintf_r+0xb0>
  40826a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40826e:	f7ff b867 	b.w	407340 <_svfprintf_r+0x4e4>
  408272:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  408276:	f7ff ba15 	b.w	4076a4 <_svfprintf_r+0x848>
  40827a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40827e:	e6a6      	b.n	407fce <_svfprintf_r+0x1172>
  408280:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  408284:	f7ff b8eb 	b.w	40745e <_svfprintf_r+0x602>
  408288:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40828a:	230c      	movs	r3, #12
  40828c:	6013      	str	r3, [r2, #0]
  40828e:	f04f 33ff 	mov.w	r3, #4294967295
  408292:	9309      	str	r3, [sp, #36]	; 0x24
  408294:	f7fe bebd 	b.w	407012 <_svfprintf_r+0x1b6>
  408298:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40829c:	f7ff b99a 	b.w	4075d4 <_svfprintf_r+0x778>
  4082a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4082a4:	f7ff b976 	b.w	407594 <_svfprintf_r+0x738>
  4082a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4082ac:	f7ff b959 	b.w	407562 <_svfprintf_r+0x706>
  4082b0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4082b4:	f7ff b912 	b.w	4074dc <_svfprintf_r+0x680>

004082b8 <__sprint_r.part.0>:
  4082b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4082bc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4082be:	049c      	lsls	r4, r3, #18
  4082c0:	4693      	mov	fp, r2
  4082c2:	d52f      	bpl.n	408324 <__sprint_r.part.0+0x6c>
  4082c4:	6893      	ldr	r3, [r2, #8]
  4082c6:	6812      	ldr	r2, [r2, #0]
  4082c8:	b353      	cbz	r3, 408320 <__sprint_r.part.0+0x68>
  4082ca:	460e      	mov	r6, r1
  4082cc:	4607      	mov	r7, r0
  4082ce:	f102 0908 	add.w	r9, r2, #8
  4082d2:	e919 0420 	ldmdb	r9, {r5, sl}
  4082d6:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4082da:	d017      	beq.n	40830c <__sprint_r.part.0+0x54>
  4082dc:	3d04      	subs	r5, #4
  4082de:	2400      	movs	r4, #0
  4082e0:	e001      	b.n	4082e6 <__sprint_r.part.0+0x2e>
  4082e2:	45a0      	cmp	r8, r4
  4082e4:	d010      	beq.n	408308 <__sprint_r.part.0+0x50>
  4082e6:	4632      	mov	r2, r6
  4082e8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4082ec:	4638      	mov	r0, r7
  4082ee:	f002 f87b 	bl	40a3e8 <_fputwc_r>
  4082f2:	1c43      	adds	r3, r0, #1
  4082f4:	f104 0401 	add.w	r4, r4, #1
  4082f8:	d1f3      	bne.n	4082e2 <__sprint_r.part.0+0x2a>
  4082fa:	2300      	movs	r3, #0
  4082fc:	f8cb 3008 	str.w	r3, [fp, #8]
  408300:	f8cb 3004 	str.w	r3, [fp, #4]
  408304:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408308:	f8db 3008 	ldr.w	r3, [fp, #8]
  40830c:	f02a 0a03 	bic.w	sl, sl, #3
  408310:	eba3 030a 	sub.w	r3, r3, sl
  408314:	f8cb 3008 	str.w	r3, [fp, #8]
  408318:	f109 0908 	add.w	r9, r9, #8
  40831c:	2b00      	cmp	r3, #0
  40831e:	d1d8      	bne.n	4082d2 <__sprint_r.part.0+0x1a>
  408320:	2000      	movs	r0, #0
  408322:	e7ea      	b.n	4082fa <__sprint_r.part.0+0x42>
  408324:	f002 f9ca 	bl	40a6bc <__sfvwrite_r>
  408328:	2300      	movs	r3, #0
  40832a:	f8cb 3008 	str.w	r3, [fp, #8]
  40832e:	f8cb 3004 	str.w	r3, [fp, #4]
  408332:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408336:	bf00      	nop

00408338 <_vfiprintf_r>:
  408338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40833c:	b0ad      	sub	sp, #180	; 0xb4
  40833e:	461d      	mov	r5, r3
  408340:	468b      	mov	fp, r1
  408342:	4690      	mov	r8, r2
  408344:	9307      	str	r3, [sp, #28]
  408346:	9006      	str	r0, [sp, #24]
  408348:	b118      	cbz	r0, 408352 <_vfiprintf_r+0x1a>
  40834a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40834c:	2b00      	cmp	r3, #0
  40834e:	f000 80f3 	beq.w	408538 <_vfiprintf_r+0x200>
  408352:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  408356:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40835a:	07df      	lsls	r7, r3, #31
  40835c:	b281      	uxth	r1, r0
  40835e:	d402      	bmi.n	408366 <_vfiprintf_r+0x2e>
  408360:	058e      	lsls	r6, r1, #22
  408362:	f140 80fc 	bpl.w	40855e <_vfiprintf_r+0x226>
  408366:	048c      	lsls	r4, r1, #18
  408368:	d40a      	bmi.n	408380 <_vfiprintf_r+0x48>
  40836a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40836e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  408372:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  408376:	f8ab 100c 	strh.w	r1, [fp, #12]
  40837a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40837e:	b289      	uxth	r1, r1
  408380:	0708      	lsls	r0, r1, #28
  408382:	f140 80b3 	bpl.w	4084ec <_vfiprintf_r+0x1b4>
  408386:	f8db 3010 	ldr.w	r3, [fp, #16]
  40838a:	2b00      	cmp	r3, #0
  40838c:	f000 80ae 	beq.w	4084ec <_vfiprintf_r+0x1b4>
  408390:	f001 031a 	and.w	r3, r1, #26
  408394:	2b0a      	cmp	r3, #10
  408396:	f000 80b5 	beq.w	408504 <_vfiprintf_r+0x1cc>
  40839a:	2300      	movs	r3, #0
  40839c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4083a0:	930b      	str	r3, [sp, #44]	; 0x2c
  4083a2:	9311      	str	r3, [sp, #68]	; 0x44
  4083a4:	9310      	str	r3, [sp, #64]	; 0x40
  4083a6:	9303      	str	r3, [sp, #12]
  4083a8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4083ac:	46ca      	mov	sl, r9
  4083ae:	f8cd b010 	str.w	fp, [sp, #16]
  4083b2:	f898 3000 	ldrb.w	r3, [r8]
  4083b6:	4644      	mov	r4, r8
  4083b8:	b1fb      	cbz	r3, 4083fa <_vfiprintf_r+0xc2>
  4083ba:	2b25      	cmp	r3, #37	; 0x25
  4083bc:	d102      	bne.n	4083c4 <_vfiprintf_r+0x8c>
  4083be:	e01c      	b.n	4083fa <_vfiprintf_r+0xc2>
  4083c0:	2b25      	cmp	r3, #37	; 0x25
  4083c2:	d003      	beq.n	4083cc <_vfiprintf_r+0x94>
  4083c4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4083c8:	2b00      	cmp	r3, #0
  4083ca:	d1f9      	bne.n	4083c0 <_vfiprintf_r+0x88>
  4083cc:	eba4 0508 	sub.w	r5, r4, r8
  4083d0:	b19d      	cbz	r5, 4083fa <_vfiprintf_r+0xc2>
  4083d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4083d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4083d6:	f8ca 8000 	str.w	r8, [sl]
  4083da:	3301      	adds	r3, #1
  4083dc:	442a      	add	r2, r5
  4083de:	2b07      	cmp	r3, #7
  4083e0:	f8ca 5004 	str.w	r5, [sl, #4]
  4083e4:	9211      	str	r2, [sp, #68]	; 0x44
  4083e6:	9310      	str	r3, [sp, #64]	; 0x40
  4083e8:	dd7a      	ble.n	4084e0 <_vfiprintf_r+0x1a8>
  4083ea:	2a00      	cmp	r2, #0
  4083ec:	f040 84b0 	bne.w	408d50 <_vfiprintf_r+0xa18>
  4083f0:	9b03      	ldr	r3, [sp, #12]
  4083f2:	9210      	str	r2, [sp, #64]	; 0x40
  4083f4:	442b      	add	r3, r5
  4083f6:	46ca      	mov	sl, r9
  4083f8:	9303      	str	r3, [sp, #12]
  4083fa:	7823      	ldrb	r3, [r4, #0]
  4083fc:	2b00      	cmp	r3, #0
  4083fe:	f000 83e0 	beq.w	408bc2 <_vfiprintf_r+0x88a>
  408402:	2000      	movs	r0, #0
  408404:	f04f 0300 	mov.w	r3, #0
  408408:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40840c:	f104 0801 	add.w	r8, r4, #1
  408410:	7862      	ldrb	r2, [r4, #1]
  408412:	4605      	mov	r5, r0
  408414:	4606      	mov	r6, r0
  408416:	4603      	mov	r3, r0
  408418:	f04f 34ff 	mov.w	r4, #4294967295
  40841c:	f108 0801 	add.w	r8, r8, #1
  408420:	f1a2 0120 	sub.w	r1, r2, #32
  408424:	2958      	cmp	r1, #88	; 0x58
  408426:	f200 82de 	bhi.w	4089e6 <_vfiprintf_r+0x6ae>
  40842a:	e8df f011 	tbh	[pc, r1, lsl #1]
  40842e:	0221      	.short	0x0221
  408430:	02dc02dc 	.word	0x02dc02dc
  408434:	02dc0229 	.word	0x02dc0229
  408438:	02dc02dc 	.word	0x02dc02dc
  40843c:	02dc02dc 	.word	0x02dc02dc
  408440:	028902dc 	.word	0x028902dc
  408444:	02dc0295 	.word	0x02dc0295
  408448:	02bd00a2 	.word	0x02bd00a2
  40844c:	019f02dc 	.word	0x019f02dc
  408450:	01a401a4 	.word	0x01a401a4
  408454:	01a401a4 	.word	0x01a401a4
  408458:	01a401a4 	.word	0x01a401a4
  40845c:	01a401a4 	.word	0x01a401a4
  408460:	02dc01a4 	.word	0x02dc01a4
  408464:	02dc02dc 	.word	0x02dc02dc
  408468:	02dc02dc 	.word	0x02dc02dc
  40846c:	02dc02dc 	.word	0x02dc02dc
  408470:	02dc02dc 	.word	0x02dc02dc
  408474:	01b202dc 	.word	0x01b202dc
  408478:	02dc02dc 	.word	0x02dc02dc
  40847c:	02dc02dc 	.word	0x02dc02dc
  408480:	02dc02dc 	.word	0x02dc02dc
  408484:	02dc02dc 	.word	0x02dc02dc
  408488:	02dc02dc 	.word	0x02dc02dc
  40848c:	02dc0197 	.word	0x02dc0197
  408490:	02dc02dc 	.word	0x02dc02dc
  408494:	02dc02dc 	.word	0x02dc02dc
  408498:	02dc019b 	.word	0x02dc019b
  40849c:	025302dc 	.word	0x025302dc
  4084a0:	02dc02dc 	.word	0x02dc02dc
  4084a4:	02dc02dc 	.word	0x02dc02dc
  4084a8:	02dc02dc 	.word	0x02dc02dc
  4084ac:	02dc02dc 	.word	0x02dc02dc
  4084b0:	02dc02dc 	.word	0x02dc02dc
  4084b4:	021b025a 	.word	0x021b025a
  4084b8:	02dc02dc 	.word	0x02dc02dc
  4084bc:	026e02dc 	.word	0x026e02dc
  4084c0:	02dc021b 	.word	0x02dc021b
  4084c4:	027302dc 	.word	0x027302dc
  4084c8:	01f502dc 	.word	0x01f502dc
  4084cc:	02090182 	.word	0x02090182
  4084d0:	02dc02d7 	.word	0x02dc02d7
  4084d4:	02dc029a 	.word	0x02dc029a
  4084d8:	02dc00a7 	.word	0x02dc00a7
  4084dc:	022e02dc 	.word	0x022e02dc
  4084e0:	f10a 0a08 	add.w	sl, sl, #8
  4084e4:	9b03      	ldr	r3, [sp, #12]
  4084e6:	442b      	add	r3, r5
  4084e8:	9303      	str	r3, [sp, #12]
  4084ea:	e786      	b.n	4083fa <_vfiprintf_r+0xc2>
  4084ec:	4659      	mov	r1, fp
  4084ee:	9806      	ldr	r0, [sp, #24]
  4084f0:	f000 fdac 	bl	40904c <__swsetup_r>
  4084f4:	bb18      	cbnz	r0, 40853e <_vfiprintf_r+0x206>
  4084f6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4084fa:	f001 031a 	and.w	r3, r1, #26
  4084fe:	2b0a      	cmp	r3, #10
  408500:	f47f af4b 	bne.w	40839a <_vfiprintf_r+0x62>
  408504:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  408508:	2b00      	cmp	r3, #0
  40850a:	f6ff af46 	blt.w	40839a <_vfiprintf_r+0x62>
  40850e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  408512:	07db      	lsls	r3, r3, #31
  408514:	d405      	bmi.n	408522 <_vfiprintf_r+0x1ea>
  408516:	058f      	lsls	r7, r1, #22
  408518:	d403      	bmi.n	408522 <_vfiprintf_r+0x1ea>
  40851a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40851e:	f002 fa91 	bl	40aa44 <__retarget_lock_release_recursive>
  408522:	462b      	mov	r3, r5
  408524:	4642      	mov	r2, r8
  408526:	4659      	mov	r1, fp
  408528:	9806      	ldr	r0, [sp, #24]
  40852a:	f000 fd4d 	bl	408fc8 <__sbprintf>
  40852e:	9003      	str	r0, [sp, #12]
  408530:	9803      	ldr	r0, [sp, #12]
  408532:	b02d      	add	sp, #180	; 0xb4
  408534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408538:	f001 feb4 	bl	40a2a4 <__sinit>
  40853c:	e709      	b.n	408352 <_vfiprintf_r+0x1a>
  40853e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  408542:	07d9      	lsls	r1, r3, #31
  408544:	d404      	bmi.n	408550 <_vfiprintf_r+0x218>
  408546:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40854a:	059a      	lsls	r2, r3, #22
  40854c:	f140 84aa 	bpl.w	408ea4 <_vfiprintf_r+0xb6c>
  408550:	f04f 33ff 	mov.w	r3, #4294967295
  408554:	9303      	str	r3, [sp, #12]
  408556:	9803      	ldr	r0, [sp, #12]
  408558:	b02d      	add	sp, #180	; 0xb4
  40855a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40855e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  408562:	f002 fa6d 	bl	40aa40 <__retarget_lock_acquire_recursive>
  408566:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40856a:	b281      	uxth	r1, r0
  40856c:	e6fb      	b.n	408366 <_vfiprintf_r+0x2e>
  40856e:	4276      	negs	r6, r6
  408570:	9207      	str	r2, [sp, #28]
  408572:	f043 0304 	orr.w	r3, r3, #4
  408576:	f898 2000 	ldrb.w	r2, [r8]
  40857a:	e74f      	b.n	40841c <_vfiprintf_r+0xe4>
  40857c:	9608      	str	r6, [sp, #32]
  40857e:	069e      	lsls	r6, r3, #26
  408580:	f100 8450 	bmi.w	408e24 <_vfiprintf_r+0xaec>
  408584:	9907      	ldr	r1, [sp, #28]
  408586:	06dd      	lsls	r5, r3, #27
  408588:	460a      	mov	r2, r1
  40858a:	f100 83ef 	bmi.w	408d6c <_vfiprintf_r+0xa34>
  40858e:	0658      	lsls	r0, r3, #25
  408590:	f140 83ec 	bpl.w	408d6c <_vfiprintf_r+0xa34>
  408594:	880e      	ldrh	r6, [r1, #0]
  408596:	3104      	adds	r1, #4
  408598:	2700      	movs	r7, #0
  40859a:	2201      	movs	r2, #1
  40859c:	9107      	str	r1, [sp, #28]
  40859e:	f04f 0100 	mov.w	r1, #0
  4085a2:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4085a6:	2500      	movs	r5, #0
  4085a8:	1c61      	adds	r1, r4, #1
  4085aa:	f000 8116 	beq.w	4087da <_vfiprintf_r+0x4a2>
  4085ae:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4085b2:	9102      	str	r1, [sp, #8]
  4085b4:	ea56 0107 	orrs.w	r1, r6, r7
  4085b8:	f040 8114 	bne.w	4087e4 <_vfiprintf_r+0x4ac>
  4085bc:	2c00      	cmp	r4, #0
  4085be:	f040 835c 	bne.w	408c7a <_vfiprintf_r+0x942>
  4085c2:	2a00      	cmp	r2, #0
  4085c4:	f040 83b7 	bne.w	408d36 <_vfiprintf_r+0x9fe>
  4085c8:	f013 0301 	ands.w	r3, r3, #1
  4085cc:	9305      	str	r3, [sp, #20]
  4085ce:	f000 8457 	beq.w	408e80 <_vfiprintf_r+0xb48>
  4085d2:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4085d6:	2330      	movs	r3, #48	; 0x30
  4085d8:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4085dc:	9b05      	ldr	r3, [sp, #20]
  4085de:	42a3      	cmp	r3, r4
  4085e0:	bfb8      	it	lt
  4085e2:	4623      	movlt	r3, r4
  4085e4:	9301      	str	r3, [sp, #4]
  4085e6:	b10d      	cbz	r5, 4085ec <_vfiprintf_r+0x2b4>
  4085e8:	3301      	adds	r3, #1
  4085ea:	9301      	str	r3, [sp, #4]
  4085ec:	9b02      	ldr	r3, [sp, #8]
  4085ee:	f013 0302 	ands.w	r3, r3, #2
  4085f2:	9309      	str	r3, [sp, #36]	; 0x24
  4085f4:	d002      	beq.n	4085fc <_vfiprintf_r+0x2c4>
  4085f6:	9b01      	ldr	r3, [sp, #4]
  4085f8:	3302      	adds	r3, #2
  4085fa:	9301      	str	r3, [sp, #4]
  4085fc:	9b02      	ldr	r3, [sp, #8]
  4085fe:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  408602:	930a      	str	r3, [sp, #40]	; 0x28
  408604:	f040 8217 	bne.w	408a36 <_vfiprintf_r+0x6fe>
  408608:	9b08      	ldr	r3, [sp, #32]
  40860a:	9a01      	ldr	r2, [sp, #4]
  40860c:	1a9d      	subs	r5, r3, r2
  40860e:	2d00      	cmp	r5, #0
  408610:	f340 8211 	ble.w	408a36 <_vfiprintf_r+0x6fe>
  408614:	2d10      	cmp	r5, #16
  408616:	f340 8490 	ble.w	408f3a <_vfiprintf_r+0xc02>
  40861a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40861c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40861e:	4ec4      	ldr	r6, [pc, #784]	; (408930 <_vfiprintf_r+0x5f8>)
  408620:	46d6      	mov	lr, sl
  408622:	2710      	movs	r7, #16
  408624:	46a2      	mov	sl, r4
  408626:	4619      	mov	r1, r3
  408628:	9c06      	ldr	r4, [sp, #24]
  40862a:	e007      	b.n	40863c <_vfiprintf_r+0x304>
  40862c:	f101 0c02 	add.w	ip, r1, #2
  408630:	f10e 0e08 	add.w	lr, lr, #8
  408634:	4601      	mov	r1, r0
  408636:	3d10      	subs	r5, #16
  408638:	2d10      	cmp	r5, #16
  40863a:	dd11      	ble.n	408660 <_vfiprintf_r+0x328>
  40863c:	1c48      	adds	r0, r1, #1
  40863e:	3210      	adds	r2, #16
  408640:	2807      	cmp	r0, #7
  408642:	9211      	str	r2, [sp, #68]	; 0x44
  408644:	e88e 00c0 	stmia.w	lr, {r6, r7}
  408648:	9010      	str	r0, [sp, #64]	; 0x40
  40864a:	ddef      	ble.n	40862c <_vfiprintf_r+0x2f4>
  40864c:	2a00      	cmp	r2, #0
  40864e:	f040 81e4 	bne.w	408a1a <_vfiprintf_r+0x6e2>
  408652:	3d10      	subs	r5, #16
  408654:	2d10      	cmp	r5, #16
  408656:	4611      	mov	r1, r2
  408658:	f04f 0c01 	mov.w	ip, #1
  40865c:	46ce      	mov	lr, r9
  40865e:	dced      	bgt.n	40863c <_vfiprintf_r+0x304>
  408660:	4654      	mov	r4, sl
  408662:	4661      	mov	r1, ip
  408664:	46f2      	mov	sl, lr
  408666:	442a      	add	r2, r5
  408668:	2907      	cmp	r1, #7
  40866a:	9211      	str	r2, [sp, #68]	; 0x44
  40866c:	f8ca 6000 	str.w	r6, [sl]
  408670:	f8ca 5004 	str.w	r5, [sl, #4]
  408674:	9110      	str	r1, [sp, #64]	; 0x40
  408676:	f300 82ec 	bgt.w	408c52 <_vfiprintf_r+0x91a>
  40867a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40867e:	f10a 0a08 	add.w	sl, sl, #8
  408682:	1c48      	adds	r0, r1, #1
  408684:	2d00      	cmp	r5, #0
  408686:	f040 81de 	bne.w	408a46 <_vfiprintf_r+0x70e>
  40868a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40868c:	2b00      	cmp	r3, #0
  40868e:	f000 81f8 	beq.w	408a82 <_vfiprintf_r+0x74a>
  408692:	3202      	adds	r2, #2
  408694:	a90e      	add	r1, sp, #56	; 0x38
  408696:	2302      	movs	r3, #2
  408698:	2807      	cmp	r0, #7
  40869a:	9211      	str	r2, [sp, #68]	; 0x44
  40869c:	9010      	str	r0, [sp, #64]	; 0x40
  40869e:	e88a 000a 	stmia.w	sl, {r1, r3}
  4086a2:	f340 81ea 	ble.w	408a7a <_vfiprintf_r+0x742>
  4086a6:	2a00      	cmp	r2, #0
  4086a8:	f040 838c 	bne.w	408dc4 <_vfiprintf_r+0xa8c>
  4086ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4086ae:	2b80      	cmp	r3, #128	; 0x80
  4086b0:	f04f 0001 	mov.w	r0, #1
  4086b4:	4611      	mov	r1, r2
  4086b6:	46ca      	mov	sl, r9
  4086b8:	f040 81e7 	bne.w	408a8a <_vfiprintf_r+0x752>
  4086bc:	9b08      	ldr	r3, [sp, #32]
  4086be:	9d01      	ldr	r5, [sp, #4]
  4086c0:	1b5e      	subs	r6, r3, r5
  4086c2:	2e00      	cmp	r6, #0
  4086c4:	f340 81e1 	ble.w	408a8a <_vfiprintf_r+0x752>
  4086c8:	2e10      	cmp	r6, #16
  4086ca:	4d9a      	ldr	r5, [pc, #616]	; (408934 <_vfiprintf_r+0x5fc>)
  4086cc:	f340 8450 	ble.w	408f70 <_vfiprintf_r+0xc38>
  4086d0:	46d4      	mov	ip, sl
  4086d2:	2710      	movs	r7, #16
  4086d4:	46a2      	mov	sl, r4
  4086d6:	9c06      	ldr	r4, [sp, #24]
  4086d8:	e007      	b.n	4086ea <_vfiprintf_r+0x3b2>
  4086da:	f101 0e02 	add.w	lr, r1, #2
  4086de:	f10c 0c08 	add.w	ip, ip, #8
  4086e2:	4601      	mov	r1, r0
  4086e4:	3e10      	subs	r6, #16
  4086e6:	2e10      	cmp	r6, #16
  4086e8:	dd11      	ble.n	40870e <_vfiprintf_r+0x3d6>
  4086ea:	1c48      	adds	r0, r1, #1
  4086ec:	3210      	adds	r2, #16
  4086ee:	2807      	cmp	r0, #7
  4086f0:	9211      	str	r2, [sp, #68]	; 0x44
  4086f2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4086f6:	9010      	str	r0, [sp, #64]	; 0x40
  4086f8:	ddef      	ble.n	4086da <_vfiprintf_r+0x3a2>
  4086fa:	2a00      	cmp	r2, #0
  4086fc:	f040 829d 	bne.w	408c3a <_vfiprintf_r+0x902>
  408700:	3e10      	subs	r6, #16
  408702:	2e10      	cmp	r6, #16
  408704:	f04f 0e01 	mov.w	lr, #1
  408708:	4611      	mov	r1, r2
  40870a:	46cc      	mov	ip, r9
  40870c:	dced      	bgt.n	4086ea <_vfiprintf_r+0x3b2>
  40870e:	4654      	mov	r4, sl
  408710:	46e2      	mov	sl, ip
  408712:	4432      	add	r2, r6
  408714:	f1be 0f07 	cmp.w	lr, #7
  408718:	9211      	str	r2, [sp, #68]	; 0x44
  40871a:	e88a 0060 	stmia.w	sl, {r5, r6}
  40871e:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  408722:	f300 8369 	bgt.w	408df8 <_vfiprintf_r+0xac0>
  408726:	f10a 0a08 	add.w	sl, sl, #8
  40872a:	f10e 0001 	add.w	r0, lr, #1
  40872e:	4671      	mov	r1, lr
  408730:	e1ab      	b.n	408a8a <_vfiprintf_r+0x752>
  408732:	9608      	str	r6, [sp, #32]
  408734:	f013 0220 	ands.w	r2, r3, #32
  408738:	f040 838c 	bne.w	408e54 <_vfiprintf_r+0xb1c>
  40873c:	f013 0110 	ands.w	r1, r3, #16
  408740:	f040 831a 	bne.w	408d78 <_vfiprintf_r+0xa40>
  408744:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  408748:	f000 8316 	beq.w	408d78 <_vfiprintf_r+0xa40>
  40874c:	9807      	ldr	r0, [sp, #28]
  40874e:	460a      	mov	r2, r1
  408750:	4601      	mov	r1, r0
  408752:	3104      	adds	r1, #4
  408754:	8806      	ldrh	r6, [r0, #0]
  408756:	9107      	str	r1, [sp, #28]
  408758:	2700      	movs	r7, #0
  40875a:	e720      	b.n	40859e <_vfiprintf_r+0x266>
  40875c:	9608      	str	r6, [sp, #32]
  40875e:	f043 0310 	orr.w	r3, r3, #16
  408762:	e7e7      	b.n	408734 <_vfiprintf_r+0x3fc>
  408764:	9608      	str	r6, [sp, #32]
  408766:	f043 0310 	orr.w	r3, r3, #16
  40876a:	e708      	b.n	40857e <_vfiprintf_r+0x246>
  40876c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408770:	f898 2000 	ldrb.w	r2, [r8]
  408774:	e652      	b.n	40841c <_vfiprintf_r+0xe4>
  408776:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40877a:	2600      	movs	r6, #0
  40877c:	f818 2b01 	ldrb.w	r2, [r8], #1
  408780:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  408784:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  408788:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40878c:	2909      	cmp	r1, #9
  40878e:	d9f5      	bls.n	40877c <_vfiprintf_r+0x444>
  408790:	e646      	b.n	408420 <_vfiprintf_r+0xe8>
  408792:	9608      	str	r6, [sp, #32]
  408794:	2800      	cmp	r0, #0
  408796:	f040 8408 	bne.w	408faa <_vfiprintf_r+0xc72>
  40879a:	f043 0310 	orr.w	r3, r3, #16
  40879e:	069e      	lsls	r6, r3, #26
  4087a0:	f100 834c 	bmi.w	408e3c <_vfiprintf_r+0xb04>
  4087a4:	06dd      	lsls	r5, r3, #27
  4087a6:	f100 82f3 	bmi.w	408d90 <_vfiprintf_r+0xa58>
  4087aa:	0658      	lsls	r0, r3, #25
  4087ac:	f140 82f0 	bpl.w	408d90 <_vfiprintf_r+0xa58>
  4087b0:	9d07      	ldr	r5, [sp, #28]
  4087b2:	f9b5 6000 	ldrsh.w	r6, [r5]
  4087b6:	462a      	mov	r2, r5
  4087b8:	17f7      	asrs	r7, r6, #31
  4087ba:	3204      	adds	r2, #4
  4087bc:	4630      	mov	r0, r6
  4087be:	4639      	mov	r1, r7
  4087c0:	9207      	str	r2, [sp, #28]
  4087c2:	2800      	cmp	r0, #0
  4087c4:	f171 0200 	sbcs.w	r2, r1, #0
  4087c8:	f2c0 835d 	blt.w	408e86 <_vfiprintf_r+0xb4e>
  4087cc:	1c61      	adds	r1, r4, #1
  4087ce:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4087d2:	f04f 0201 	mov.w	r2, #1
  4087d6:	f47f aeea 	bne.w	4085ae <_vfiprintf_r+0x276>
  4087da:	ea56 0107 	orrs.w	r1, r6, r7
  4087de:	f000 824d 	beq.w	408c7c <_vfiprintf_r+0x944>
  4087e2:	9302      	str	r3, [sp, #8]
  4087e4:	2a01      	cmp	r2, #1
  4087e6:	f000 828c 	beq.w	408d02 <_vfiprintf_r+0x9ca>
  4087ea:	2a02      	cmp	r2, #2
  4087ec:	f040 825c 	bne.w	408ca8 <_vfiprintf_r+0x970>
  4087f0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4087f2:	46cb      	mov	fp, r9
  4087f4:	0933      	lsrs	r3, r6, #4
  4087f6:	f006 010f 	and.w	r1, r6, #15
  4087fa:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4087fe:	093a      	lsrs	r2, r7, #4
  408800:	461e      	mov	r6, r3
  408802:	4617      	mov	r7, r2
  408804:	5c43      	ldrb	r3, [r0, r1]
  408806:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40880a:	ea56 0307 	orrs.w	r3, r6, r7
  40880e:	d1f1      	bne.n	4087f4 <_vfiprintf_r+0x4bc>
  408810:	eba9 030b 	sub.w	r3, r9, fp
  408814:	9305      	str	r3, [sp, #20]
  408816:	e6e1      	b.n	4085dc <_vfiprintf_r+0x2a4>
  408818:	2800      	cmp	r0, #0
  40881a:	f040 83c0 	bne.w	408f9e <_vfiprintf_r+0xc66>
  40881e:	0699      	lsls	r1, r3, #26
  408820:	f100 8367 	bmi.w	408ef2 <_vfiprintf_r+0xbba>
  408824:	06da      	lsls	r2, r3, #27
  408826:	f100 80f1 	bmi.w	408a0c <_vfiprintf_r+0x6d4>
  40882a:	065b      	lsls	r3, r3, #25
  40882c:	f140 80ee 	bpl.w	408a0c <_vfiprintf_r+0x6d4>
  408830:	9a07      	ldr	r2, [sp, #28]
  408832:	6813      	ldr	r3, [r2, #0]
  408834:	3204      	adds	r2, #4
  408836:	9207      	str	r2, [sp, #28]
  408838:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  40883c:	801a      	strh	r2, [r3, #0]
  40883e:	e5b8      	b.n	4083b2 <_vfiprintf_r+0x7a>
  408840:	9807      	ldr	r0, [sp, #28]
  408842:	4a3d      	ldr	r2, [pc, #244]	; (408938 <_vfiprintf_r+0x600>)
  408844:	9608      	str	r6, [sp, #32]
  408846:	920b      	str	r2, [sp, #44]	; 0x2c
  408848:	6806      	ldr	r6, [r0, #0]
  40884a:	2278      	movs	r2, #120	; 0x78
  40884c:	2130      	movs	r1, #48	; 0x30
  40884e:	3004      	adds	r0, #4
  408850:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  408854:	f043 0302 	orr.w	r3, r3, #2
  408858:	9007      	str	r0, [sp, #28]
  40885a:	2700      	movs	r7, #0
  40885c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  408860:	2202      	movs	r2, #2
  408862:	e69c      	b.n	40859e <_vfiprintf_r+0x266>
  408864:	9608      	str	r6, [sp, #32]
  408866:	2800      	cmp	r0, #0
  408868:	d099      	beq.n	40879e <_vfiprintf_r+0x466>
  40886a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40886e:	e796      	b.n	40879e <_vfiprintf_r+0x466>
  408870:	f898 2000 	ldrb.w	r2, [r8]
  408874:	2d00      	cmp	r5, #0
  408876:	f47f add1 	bne.w	40841c <_vfiprintf_r+0xe4>
  40887a:	2001      	movs	r0, #1
  40887c:	2520      	movs	r5, #32
  40887e:	e5cd      	b.n	40841c <_vfiprintf_r+0xe4>
  408880:	f043 0301 	orr.w	r3, r3, #1
  408884:	f898 2000 	ldrb.w	r2, [r8]
  408888:	e5c8      	b.n	40841c <_vfiprintf_r+0xe4>
  40888a:	9608      	str	r6, [sp, #32]
  40888c:	2800      	cmp	r0, #0
  40888e:	f040 8393 	bne.w	408fb8 <_vfiprintf_r+0xc80>
  408892:	4929      	ldr	r1, [pc, #164]	; (408938 <_vfiprintf_r+0x600>)
  408894:	910b      	str	r1, [sp, #44]	; 0x2c
  408896:	069f      	lsls	r7, r3, #26
  408898:	f100 82e8 	bmi.w	408e6c <_vfiprintf_r+0xb34>
  40889c:	9807      	ldr	r0, [sp, #28]
  40889e:	06de      	lsls	r6, r3, #27
  4088a0:	4601      	mov	r1, r0
  4088a2:	f100 8270 	bmi.w	408d86 <_vfiprintf_r+0xa4e>
  4088a6:	065d      	lsls	r5, r3, #25
  4088a8:	f140 826d 	bpl.w	408d86 <_vfiprintf_r+0xa4e>
  4088ac:	3104      	adds	r1, #4
  4088ae:	8806      	ldrh	r6, [r0, #0]
  4088b0:	9107      	str	r1, [sp, #28]
  4088b2:	2700      	movs	r7, #0
  4088b4:	07d8      	lsls	r0, r3, #31
  4088b6:	f140 8222 	bpl.w	408cfe <_vfiprintf_r+0x9c6>
  4088ba:	ea56 0107 	orrs.w	r1, r6, r7
  4088be:	f000 821e 	beq.w	408cfe <_vfiprintf_r+0x9c6>
  4088c2:	2130      	movs	r1, #48	; 0x30
  4088c4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4088c8:	f043 0302 	orr.w	r3, r3, #2
  4088cc:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4088d0:	2202      	movs	r2, #2
  4088d2:	e664      	b.n	40859e <_vfiprintf_r+0x266>
  4088d4:	9608      	str	r6, [sp, #32]
  4088d6:	2800      	cmp	r0, #0
  4088d8:	f040 836b 	bne.w	408fb2 <_vfiprintf_r+0xc7a>
  4088dc:	4917      	ldr	r1, [pc, #92]	; (40893c <_vfiprintf_r+0x604>)
  4088de:	910b      	str	r1, [sp, #44]	; 0x2c
  4088e0:	e7d9      	b.n	408896 <_vfiprintf_r+0x55e>
  4088e2:	9907      	ldr	r1, [sp, #28]
  4088e4:	9608      	str	r6, [sp, #32]
  4088e6:	680a      	ldr	r2, [r1, #0]
  4088e8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4088ec:	f04f 0000 	mov.w	r0, #0
  4088f0:	460a      	mov	r2, r1
  4088f2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4088f6:	3204      	adds	r2, #4
  4088f8:	2001      	movs	r0, #1
  4088fa:	9001      	str	r0, [sp, #4]
  4088fc:	9207      	str	r2, [sp, #28]
  4088fe:	9005      	str	r0, [sp, #20]
  408900:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  408904:	9302      	str	r3, [sp, #8]
  408906:	2400      	movs	r4, #0
  408908:	e670      	b.n	4085ec <_vfiprintf_r+0x2b4>
  40890a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40890e:	f898 2000 	ldrb.w	r2, [r8]
  408912:	e583      	b.n	40841c <_vfiprintf_r+0xe4>
  408914:	f898 2000 	ldrb.w	r2, [r8]
  408918:	2a6c      	cmp	r2, #108	; 0x6c
  40891a:	bf03      	ittte	eq
  40891c:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  408920:	f043 0320 	orreq.w	r3, r3, #32
  408924:	f108 0801 	addeq.w	r8, r8, #1
  408928:	f043 0310 	orrne.w	r3, r3, #16
  40892c:	e576      	b.n	40841c <_vfiprintf_r+0xe4>
  40892e:	bf00      	nop
  408930:	0040d6fc 	.word	0x0040d6fc
  408934:	0040d70c 	.word	0x0040d70c
  408938:	0040d6bc 	.word	0x0040d6bc
  40893c:	0040d6a8 	.word	0x0040d6a8
  408940:	9907      	ldr	r1, [sp, #28]
  408942:	680e      	ldr	r6, [r1, #0]
  408944:	460a      	mov	r2, r1
  408946:	2e00      	cmp	r6, #0
  408948:	f102 0204 	add.w	r2, r2, #4
  40894c:	f6ff ae0f 	blt.w	40856e <_vfiprintf_r+0x236>
  408950:	9207      	str	r2, [sp, #28]
  408952:	f898 2000 	ldrb.w	r2, [r8]
  408956:	e561      	b.n	40841c <_vfiprintf_r+0xe4>
  408958:	f898 2000 	ldrb.w	r2, [r8]
  40895c:	2001      	movs	r0, #1
  40895e:	252b      	movs	r5, #43	; 0x2b
  408960:	e55c      	b.n	40841c <_vfiprintf_r+0xe4>
  408962:	9907      	ldr	r1, [sp, #28]
  408964:	9608      	str	r6, [sp, #32]
  408966:	f8d1 b000 	ldr.w	fp, [r1]
  40896a:	f04f 0200 	mov.w	r2, #0
  40896e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  408972:	1d0e      	adds	r6, r1, #4
  408974:	f1bb 0f00 	cmp.w	fp, #0
  408978:	f000 82e5 	beq.w	408f46 <_vfiprintf_r+0xc0e>
  40897c:	1c67      	adds	r7, r4, #1
  40897e:	f000 82c4 	beq.w	408f0a <_vfiprintf_r+0xbd2>
  408982:	4622      	mov	r2, r4
  408984:	2100      	movs	r1, #0
  408986:	4658      	mov	r0, fp
  408988:	9301      	str	r3, [sp, #4]
  40898a:	f002 fba9 	bl	40b0e0 <memchr>
  40898e:	9b01      	ldr	r3, [sp, #4]
  408990:	2800      	cmp	r0, #0
  408992:	f000 82e5 	beq.w	408f60 <_vfiprintf_r+0xc28>
  408996:	eba0 020b 	sub.w	r2, r0, fp
  40899a:	9205      	str	r2, [sp, #20]
  40899c:	9607      	str	r6, [sp, #28]
  40899e:	9302      	str	r3, [sp, #8]
  4089a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4089a4:	2400      	movs	r4, #0
  4089a6:	e619      	b.n	4085dc <_vfiprintf_r+0x2a4>
  4089a8:	f898 2000 	ldrb.w	r2, [r8]
  4089ac:	2a2a      	cmp	r2, #42	; 0x2a
  4089ae:	f108 0701 	add.w	r7, r8, #1
  4089b2:	f000 82e9 	beq.w	408f88 <_vfiprintf_r+0xc50>
  4089b6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4089ba:	2909      	cmp	r1, #9
  4089bc:	46b8      	mov	r8, r7
  4089be:	f04f 0400 	mov.w	r4, #0
  4089c2:	f63f ad2d 	bhi.w	408420 <_vfiprintf_r+0xe8>
  4089c6:	f818 2b01 	ldrb.w	r2, [r8], #1
  4089ca:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4089ce:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4089d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4089d6:	2909      	cmp	r1, #9
  4089d8:	d9f5      	bls.n	4089c6 <_vfiprintf_r+0x68e>
  4089da:	e521      	b.n	408420 <_vfiprintf_r+0xe8>
  4089dc:	f043 0320 	orr.w	r3, r3, #32
  4089e0:	f898 2000 	ldrb.w	r2, [r8]
  4089e4:	e51a      	b.n	40841c <_vfiprintf_r+0xe4>
  4089e6:	9608      	str	r6, [sp, #32]
  4089e8:	2800      	cmp	r0, #0
  4089ea:	f040 82db 	bne.w	408fa4 <_vfiprintf_r+0xc6c>
  4089ee:	2a00      	cmp	r2, #0
  4089f0:	f000 80e7 	beq.w	408bc2 <_vfiprintf_r+0x88a>
  4089f4:	2101      	movs	r1, #1
  4089f6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4089fa:	f04f 0200 	mov.w	r2, #0
  4089fe:	9101      	str	r1, [sp, #4]
  408a00:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  408a04:	9105      	str	r1, [sp, #20]
  408a06:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  408a0a:	e77b      	b.n	408904 <_vfiprintf_r+0x5cc>
  408a0c:	9a07      	ldr	r2, [sp, #28]
  408a0e:	6813      	ldr	r3, [r2, #0]
  408a10:	3204      	adds	r2, #4
  408a12:	9207      	str	r2, [sp, #28]
  408a14:	9a03      	ldr	r2, [sp, #12]
  408a16:	601a      	str	r2, [r3, #0]
  408a18:	e4cb      	b.n	4083b2 <_vfiprintf_r+0x7a>
  408a1a:	aa0f      	add	r2, sp, #60	; 0x3c
  408a1c:	9904      	ldr	r1, [sp, #16]
  408a1e:	4620      	mov	r0, r4
  408a20:	f7ff fc4a 	bl	4082b8 <__sprint_r.part.0>
  408a24:	2800      	cmp	r0, #0
  408a26:	f040 8139 	bne.w	408c9c <_vfiprintf_r+0x964>
  408a2a:	9910      	ldr	r1, [sp, #64]	; 0x40
  408a2c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408a2e:	f101 0c01 	add.w	ip, r1, #1
  408a32:	46ce      	mov	lr, r9
  408a34:	e5ff      	b.n	408636 <_vfiprintf_r+0x2fe>
  408a36:	9910      	ldr	r1, [sp, #64]	; 0x40
  408a38:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408a3a:	1c48      	adds	r0, r1, #1
  408a3c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  408a40:	2d00      	cmp	r5, #0
  408a42:	f43f ae22 	beq.w	40868a <_vfiprintf_r+0x352>
  408a46:	3201      	adds	r2, #1
  408a48:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  408a4c:	2101      	movs	r1, #1
  408a4e:	2807      	cmp	r0, #7
  408a50:	9211      	str	r2, [sp, #68]	; 0x44
  408a52:	9010      	str	r0, [sp, #64]	; 0x40
  408a54:	f8ca 5000 	str.w	r5, [sl]
  408a58:	f8ca 1004 	str.w	r1, [sl, #4]
  408a5c:	f340 8108 	ble.w	408c70 <_vfiprintf_r+0x938>
  408a60:	2a00      	cmp	r2, #0
  408a62:	f040 81bc 	bne.w	408dde <_vfiprintf_r+0xaa6>
  408a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408a68:	2b00      	cmp	r3, #0
  408a6a:	f43f ae1f 	beq.w	4086ac <_vfiprintf_r+0x374>
  408a6e:	ab0e      	add	r3, sp, #56	; 0x38
  408a70:	2202      	movs	r2, #2
  408a72:	4608      	mov	r0, r1
  408a74:	931c      	str	r3, [sp, #112]	; 0x70
  408a76:	921d      	str	r2, [sp, #116]	; 0x74
  408a78:	46ca      	mov	sl, r9
  408a7a:	4601      	mov	r1, r0
  408a7c:	f10a 0a08 	add.w	sl, sl, #8
  408a80:	3001      	adds	r0, #1
  408a82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408a84:	2b80      	cmp	r3, #128	; 0x80
  408a86:	f43f ae19 	beq.w	4086bc <_vfiprintf_r+0x384>
  408a8a:	9b05      	ldr	r3, [sp, #20]
  408a8c:	1ae4      	subs	r4, r4, r3
  408a8e:	2c00      	cmp	r4, #0
  408a90:	dd2e      	ble.n	408af0 <_vfiprintf_r+0x7b8>
  408a92:	2c10      	cmp	r4, #16
  408a94:	4db3      	ldr	r5, [pc, #716]	; (408d64 <_vfiprintf_r+0xa2c>)
  408a96:	dd1e      	ble.n	408ad6 <_vfiprintf_r+0x79e>
  408a98:	46d6      	mov	lr, sl
  408a9a:	2610      	movs	r6, #16
  408a9c:	9f06      	ldr	r7, [sp, #24]
  408a9e:	f8dd a010 	ldr.w	sl, [sp, #16]
  408aa2:	e006      	b.n	408ab2 <_vfiprintf_r+0x77a>
  408aa4:	1c88      	adds	r0, r1, #2
  408aa6:	f10e 0e08 	add.w	lr, lr, #8
  408aaa:	4619      	mov	r1, r3
  408aac:	3c10      	subs	r4, #16
  408aae:	2c10      	cmp	r4, #16
  408ab0:	dd10      	ble.n	408ad4 <_vfiprintf_r+0x79c>
  408ab2:	1c4b      	adds	r3, r1, #1
  408ab4:	3210      	adds	r2, #16
  408ab6:	2b07      	cmp	r3, #7
  408ab8:	9211      	str	r2, [sp, #68]	; 0x44
  408aba:	e88e 0060 	stmia.w	lr, {r5, r6}
  408abe:	9310      	str	r3, [sp, #64]	; 0x40
  408ac0:	ddf0      	ble.n	408aa4 <_vfiprintf_r+0x76c>
  408ac2:	2a00      	cmp	r2, #0
  408ac4:	d165      	bne.n	408b92 <_vfiprintf_r+0x85a>
  408ac6:	3c10      	subs	r4, #16
  408ac8:	2c10      	cmp	r4, #16
  408aca:	f04f 0001 	mov.w	r0, #1
  408ace:	4611      	mov	r1, r2
  408ad0:	46ce      	mov	lr, r9
  408ad2:	dcee      	bgt.n	408ab2 <_vfiprintf_r+0x77a>
  408ad4:	46f2      	mov	sl, lr
  408ad6:	4422      	add	r2, r4
  408ad8:	2807      	cmp	r0, #7
  408ada:	9211      	str	r2, [sp, #68]	; 0x44
  408adc:	f8ca 5000 	str.w	r5, [sl]
  408ae0:	f8ca 4004 	str.w	r4, [sl, #4]
  408ae4:	9010      	str	r0, [sp, #64]	; 0x40
  408ae6:	f300 8085 	bgt.w	408bf4 <_vfiprintf_r+0x8bc>
  408aea:	f10a 0a08 	add.w	sl, sl, #8
  408aee:	3001      	adds	r0, #1
  408af0:	9905      	ldr	r1, [sp, #20]
  408af2:	f8ca b000 	str.w	fp, [sl]
  408af6:	440a      	add	r2, r1
  408af8:	2807      	cmp	r0, #7
  408afa:	9211      	str	r2, [sp, #68]	; 0x44
  408afc:	f8ca 1004 	str.w	r1, [sl, #4]
  408b00:	9010      	str	r0, [sp, #64]	; 0x40
  408b02:	f340 8082 	ble.w	408c0a <_vfiprintf_r+0x8d2>
  408b06:	2a00      	cmp	r2, #0
  408b08:	f040 8118 	bne.w	408d3c <_vfiprintf_r+0xa04>
  408b0c:	9b02      	ldr	r3, [sp, #8]
  408b0e:	9210      	str	r2, [sp, #64]	; 0x40
  408b10:	0758      	lsls	r0, r3, #29
  408b12:	d535      	bpl.n	408b80 <_vfiprintf_r+0x848>
  408b14:	9b08      	ldr	r3, [sp, #32]
  408b16:	9901      	ldr	r1, [sp, #4]
  408b18:	1a5c      	subs	r4, r3, r1
  408b1a:	2c00      	cmp	r4, #0
  408b1c:	f340 80e7 	ble.w	408cee <_vfiprintf_r+0x9b6>
  408b20:	46ca      	mov	sl, r9
  408b22:	2c10      	cmp	r4, #16
  408b24:	f340 8218 	ble.w	408f58 <_vfiprintf_r+0xc20>
  408b28:	9910      	ldr	r1, [sp, #64]	; 0x40
  408b2a:	4e8f      	ldr	r6, [pc, #572]	; (408d68 <_vfiprintf_r+0xa30>)
  408b2c:	9f06      	ldr	r7, [sp, #24]
  408b2e:	f8dd b010 	ldr.w	fp, [sp, #16]
  408b32:	2510      	movs	r5, #16
  408b34:	e006      	b.n	408b44 <_vfiprintf_r+0x80c>
  408b36:	1c88      	adds	r0, r1, #2
  408b38:	f10a 0a08 	add.w	sl, sl, #8
  408b3c:	4619      	mov	r1, r3
  408b3e:	3c10      	subs	r4, #16
  408b40:	2c10      	cmp	r4, #16
  408b42:	dd11      	ble.n	408b68 <_vfiprintf_r+0x830>
  408b44:	1c4b      	adds	r3, r1, #1
  408b46:	3210      	adds	r2, #16
  408b48:	2b07      	cmp	r3, #7
  408b4a:	9211      	str	r2, [sp, #68]	; 0x44
  408b4c:	f8ca 6000 	str.w	r6, [sl]
  408b50:	f8ca 5004 	str.w	r5, [sl, #4]
  408b54:	9310      	str	r3, [sp, #64]	; 0x40
  408b56:	ddee      	ble.n	408b36 <_vfiprintf_r+0x7fe>
  408b58:	bb42      	cbnz	r2, 408bac <_vfiprintf_r+0x874>
  408b5a:	3c10      	subs	r4, #16
  408b5c:	2c10      	cmp	r4, #16
  408b5e:	f04f 0001 	mov.w	r0, #1
  408b62:	4611      	mov	r1, r2
  408b64:	46ca      	mov	sl, r9
  408b66:	dced      	bgt.n	408b44 <_vfiprintf_r+0x80c>
  408b68:	4422      	add	r2, r4
  408b6a:	2807      	cmp	r0, #7
  408b6c:	9211      	str	r2, [sp, #68]	; 0x44
  408b6e:	f8ca 6000 	str.w	r6, [sl]
  408b72:	f8ca 4004 	str.w	r4, [sl, #4]
  408b76:	9010      	str	r0, [sp, #64]	; 0x40
  408b78:	dd51      	ble.n	408c1e <_vfiprintf_r+0x8e6>
  408b7a:	2a00      	cmp	r2, #0
  408b7c:	f040 819b 	bne.w	408eb6 <_vfiprintf_r+0xb7e>
  408b80:	9b03      	ldr	r3, [sp, #12]
  408b82:	9a08      	ldr	r2, [sp, #32]
  408b84:	9901      	ldr	r1, [sp, #4]
  408b86:	428a      	cmp	r2, r1
  408b88:	bfac      	ite	ge
  408b8a:	189b      	addge	r3, r3, r2
  408b8c:	185b      	addlt	r3, r3, r1
  408b8e:	9303      	str	r3, [sp, #12]
  408b90:	e04e      	b.n	408c30 <_vfiprintf_r+0x8f8>
  408b92:	aa0f      	add	r2, sp, #60	; 0x3c
  408b94:	4651      	mov	r1, sl
  408b96:	4638      	mov	r0, r7
  408b98:	f7ff fb8e 	bl	4082b8 <__sprint_r.part.0>
  408b9c:	2800      	cmp	r0, #0
  408b9e:	f040 813f 	bne.w	408e20 <_vfiprintf_r+0xae8>
  408ba2:	9910      	ldr	r1, [sp, #64]	; 0x40
  408ba4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408ba6:	1c48      	adds	r0, r1, #1
  408ba8:	46ce      	mov	lr, r9
  408baa:	e77f      	b.n	408aac <_vfiprintf_r+0x774>
  408bac:	aa0f      	add	r2, sp, #60	; 0x3c
  408bae:	4659      	mov	r1, fp
  408bb0:	4638      	mov	r0, r7
  408bb2:	f7ff fb81 	bl	4082b8 <__sprint_r.part.0>
  408bb6:	b960      	cbnz	r0, 408bd2 <_vfiprintf_r+0x89a>
  408bb8:	9910      	ldr	r1, [sp, #64]	; 0x40
  408bba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408bbc:	1c48      	adds	r0, r1, #1
  408bbe:	46ca      	mov	sl, r9
  408bc0:	e7bd      	b.n	408b3e <_vfiprintf_r+0x806>
  408bc2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408bc4:	f8dd b010 	ldr.w	fp, [sp, #16]
  408bc8:	2b00      	cmp	r3, #0
  408bca:	f040 81d4 	bne.w	408f76 <_vfiprintf_r+0xc3e>
  408bce:	2300      	movs	r3, #0
  408bd0:	9310      	str	r3, [sp, #64]	; 0x40
  408bd2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  408bd6:	f013 0f01 	tst.w	r3, #1
  408bda:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  408bde:	d102      	bne.n	408be6 <_vfiprintf_r+0x8ae>
  408be0:	059a      	lsls	r2, r3, #22
  408be2:	f140 80de 	bpl.w	408da2 <_vfiprintf_r+0xa6a>
  408be6:	065b      	lsls	r3, r3, #25
  408be8:	f53f acb2 	bmi.w	408550 <_vfiprintf_r+0x218>
  408bec:	9803      	ldr	r0, [sp, #12]
  408bee:	b02d      	add	sp, #180	; 0xb4
  408bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408bf4:	2a00      	cmp	r2, #0
  408bf6:	f040 8106 	bne.w	408e06 <_vfiprintf_r+0xace>
  408bfa:	9a05      	ldr	r2, [sp, #20]
  408bfc:	921d      	str	r2, [sp, #116]	; 0x74
  408bfe:	2301      	movs	r3, #1
  408c00:	9211      	str	r2, [sp, #68]	; 0x44
  408c02:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  408c06:	9310      	str	r3, [sp, #64]	; 0x40
  408c08:	46ca      	mov	sl, r9
  408c0a:	f10a 0a08 	add.w	sl, sl, #8
  408c0e:	9b02      	ldr	r3, [sp, #8]
  408c10:	0759      	lsls	r1, r3, #29
  408c12:	d504      	bpl.n	408c1e <_vfiprintf_r+0x8e6>
  408c14:	9b08      	ldr	r3, [sp, #32]
  408c16:	9901      	ldr	r1, [sp, #4]
  408c18:	1a5c      	subs	r4, r3, r1
  408c1a:	2c00      	cmp	r4, #0
  408c1c:	dc81      	bgt.n	408b22 <_vfiprintf_r+0x7ea>
  408c1e:	9b03      	ldr	r3, [sp, #12]
  408c20:	9908      	ldr	r1, [sp, #32]
  408c22:	9801      	ldr	r0, [sp, #4]
  408c24:	4281      	cmp	r1, r0
  408c26:	bfac      	ite	ge
  408c28:	185b      	addge	r3, r3, r1
  408c2a:	181b      	addlt	r3, r3, r0
  408c2c:	9303      	str	r3, [sp, #12]
  408c2e:	bb72      	cbnz	r2, 408c8e <_vfiprintf_r+0x956>
  408c30:	2300      	movs	r3, #0
  408c32:	9310      	str	r3, [sp, #64]	; 0x40
  408c34:	46ca      	mov	sl, r9
  408c36:	f7ff bbbc 	b.w	4083b2 <_vfiprintf_r+0x7a>
  408c3a:	aa0f      	add	r2, sp, #60	; 0x3c
  408c3c:	9904      	ldr	r1, [sp, #16]
  408c3e:	4620      	mov	r0, r4
  408c40:	f7ff fb3a 	bl	4082b8 <__sprint_r.part.0>
  408c44:	bb50      	cbnz	r0, 408c9c <_vfiprintf_r+0x964>
  408c46:	9910      	ldr	r1, [sp, #64]	; 0x40
  408c48:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408c4a:	f101 0e01 	add.w	lr, r1, #1
  408c4e:	46cc      	mov	ip, r9
  408c50:	e548      	b.n	4086e4 <_vfiprintf_r+0x3ac>
  408c52:	2a00      	cmp	r2, #0
  408c54:	f040 8140 	bne.w	408ed8 <_vfiprintf_r+0xba0>
  408c58:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  408c5c:	2900      	cmp	r1, #0
  408c5e:	f000 811b 	beq.w	408e98 <_vfiprintf_r+0xb60>
  408c62:	2201      	movs	r2, #1
  408c64:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  408c68:	4610      	mov	r0, r2
  408c6a:	921d      	str	r2, [sp, #116]	; 0x74
  408c6c:	911c      	str	r1, [sp, #112]	; 0x70
  408c6e:	46ca      	mov	sl, r9
  408c70:	4601      	mov	r1, r0
  408c72:	f10a 0a08 	add.w	sl, sl, #8
  408c76:	3001      	adds	r0, #1
  408c78:	e507      	b.n	40868a <_vfiprintf_r+0x352>
  408c7a:	9b02      	ldr	r3, [sp, #8]
  408c7c:	2a01      	cmp	r2, #1
  408c7e:	f000 8098 	beq.w	408db2 <_vfiprintf_r+0xa7a>
  408c82:	2a02      	cmp	r2, #2
  408c84:	d10d      	bne.n	408ca2 <_vfiprintf_r+0x96a>
  408c86:	9302      	str	r3, [sp, #8]
  408c88:	2600      	movs	r6, #0
  408c8a:	2700      	movs	r7, #0
  408c8c:	e5b0      	b.n	4087f0 <_vfiprintf_r+0x4b8>
  408c8e:	aa0f      	add	r2, sp, #60	; 0x3c
  408c90:	9904      	ldr	r1, [sp, #16]
  408c92:	9806      	ldr	r0, [sp, #24]
  408c94:	f7ff fb10 	bl	4082b8 <__sprint_r.part.0>
  408c98:	2800      	cmp	r0, #0
  408c9a:	d0c9      	beq.n	408c30 <_vfiprintf_r+0x8f8>
  408c9c:	f8dd b010 	ldr.w	fp, [sp, #16]
  408ca0:	e797      	b.n	408bd2 <_vfiprintf_r+0x89a>
  408ca2:	9302      	str	r3, [sp, #8]
  408ca4:	2600      	movs	r6, #0
  408ca6:	2700      	movs	r7, #0
  408ca8:	4649      	mov	r1, r9
  408caa:	e000      	b.n	408cae <_vfiprintf_r+0x976>
  408cac:	4659      	mov	r1, fp
  408cae:	08f2      	lsrs	r2, r6, #3
  408cb0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  408cb4:	08f8      	lsrs	r0, r7, #3
  408cb6:	f006 0307 	and.w	r3, r6, #7
  408cba:	4607      	mov	r7, r0
  408cbc:	4616      	mov	r6, r2
  408cbe:	3330      	adds	r3, #48	; 0x30
  408cc0:	ea56 0207 	orrs.w	r2, r6, r7
  408cc4:	f801 3c01 	strb.w	r3, [r1, #-1]
  408cc8:	f101 3bff 	add.w	fp, r1, #4294967295
  408ccc:	d1ee      	bne.n	408cac <_vfiprintf_r+0x974>
  408cce:	9a02      	ldr	r2, [sp, #8]
  408cd0:	07d6      	lsls	r6, r2, #31
  408cd2:	f57f ad9d 	bpl.w	408810 <_vfiprintf_r+0x4d8>
  408cd6:	2b30      	cmp	r3, #48	; 0x30
  408cd8:	f43f ad9a 	beq.w	408810 <_vfiprintf_r+0x4d8>
  408cdc:	3902      	subs	r1, #2
  408cde:	2330      	movs	r3, #48	; 0x30
  408ce0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  408ce4:	eba9 0301 	sub.w	r3, r9, r1
  408ce8:	9305      	str	r3, [sp, #20]
  408cea:	468b      	mov	fp, r1
  408cec:	e476      	b.n	4085dc <_vfiprintf_r+0x2a4>
  408cee:	9b03      	ldr	r3, [sp, #12]
  408cf0:	9a08      	ldr	r2, [sp, #32]
  408cf2:	428a      	cmp	r2, r1
  408cf4:	bfac      	ite	ge
  408cf6:	189b      	addge	r3, r3, r2
  408cf8:	185b      	addlt	r3, r3, r1
  408cfa:	9303      	str	r3, [sp, #12]
  408cfc:	e798      	b.n	408c30 <_vfiprintf_r+0x8f8>
  408cfe:	2202      	movs	r2, #2
  408d00:	e44d      	b.n	40859e <_vfiprintf_r+0x266>
  408d02:	2f00      	cmp	r7, #0
  408d04:	bf08      	it	eq
  408d06:	2e0a      	cmpeq	r6, #10
  408d08:	d352      	bcc.n	408db0 <_vfiprintf_r+0xa78>
  408d0a:	46cb      	mov	fp, r9
  408d0c:	4630      	mov	r0, r6
  408d0e:	4639      	mov	r1, r7
  408d10:	220a      	movs	r2, #10
  408d12:	2300      	movs	r3, #0
  408d14:	f003 fea6 	bl	40ca64 <__aeabi_uldivmod>
  408d18:	3230      	adds	r2, #48	; 0x30
  408d1a:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  408d1e:	4630      	mov	r0, r6
  408d20:	4639      	mov	r1, r7
  408d22:	2300      	movs	r3, #0
  408d24:	220a      	movs	r2, #10
  408d26:	f003 fe9d 	bl	40ca64 <__aeabi_uldivmod>
  408d2a:	4606      	mov	r6, r0
  408d2c:	460f      	mov	r7, r1
  408d2e:	ea56 0307 	orrs.w	r3, r6, r7
  408d32:	d1eb      	bne.n	408d0c <_vfiprintf_r+0x9d4>
  408d34:	e56c      	b.n	408810 <_vfiprintf_r+0x4d8>
  408d36:	9405      	str	r4, [sp, #20]
  408d38:	46cb      	mov	fp, r9
  408d3a:	e44f      	b.n	4085dc <_vfiprintf_r+0x2a4>
  408d3c:	aa0f      	add	r2, sp, #60	; 0x3c
  408d3e:	9904      	ldr	r1, [sp, #16]
  408d40:	9806      	ldr	r0, [sp, #24]
  408d42:	f7ff fab9 	bl	4082b8 <__sprint_r.part.0>
  408d46:	2800      	cmp	r0, #0
  408d48:	d1a8      	bne.n	408c9c <_vfiprintf_r+0x964>
  408d4a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408d4c:	46ca      	mov	sl, r9
  408d4e:	e75e      	b.n	408c0e <_vfiprintf_r+0x8d6>
  408d50:	aa0f      	add	r2, sp, #60	; 0x3c
  408d52:	9904      	ldr	r1, [sp, #16]
  408d54:	9806      	ldr	r0, [sp, #24]
  408d56:	f7ff faaf 	bl	4082b8 <__sprint_r.part.0>
  408d5a:	2800      	cmp	r0, #0
  408d5c:	d19e      	bne.n	408c9c <_vfiprintf_r+0x964>
  408d5e:	46ca      	mov	sl, r9
  408d60:	f7ff bbc0 	b.w	4084e4 <_vfiprintf_r+0x1ac>
  408d64:	0040d70c 	.word	0x0040d70c
  408d68:	0040d6fc 	.word	0x0040d6fc
  408d6c:	3104      	adds	r1, #4
  408d6e:	6816      	ldr	r6, [r2, #0]
  408d70:	9107      	str	r1, [sp, #28]
  408d72:	2201      	movs	r2, #1
  408d74:	2700      	movs	r7, #0
  408d76:	e412      	b.n	40859e <_vfiprintf_r+0x266>
  408d78:	9807      	ldr	r0, [sp, #28]
  408d7a:	4601      	mov	r1, r0
  408d7c:	3104      	adds	r1, #4
  408d7e:	6806      	ldr	r6, [r0, #0]
  408d80:	9107      	str	r1, [sp, #28]
  408d82:	2700      	movs	r7, #0
  408d84:	e40b      	b.n	40859e <_vfiprintf_r+0x266>
  408d86:	680e      	ldr	r6, [r1, #0]
  408d88:	3104      	adds	r1, #4
  408d8a:	9107      	str	r1, [sp, #28]
  408d8c:	2700      	movs	r7, #0
  408d8e:	e591      	b.n	4088b4 <_vfiprintf_r+0x57c>
  408d90:	9907      	ldr	r1, [sp, #28]
  408d92:	680e      	ldr	r6, [r1, #0]
  408d94:	460a      	mov	r2, r1
  408d96:	17f7      	asrs	r7, r6, #31
  408d98:	3204      	adds	r2, #4
  408d9a:	9207      	str	r2, [sp, #28]
  408d9c:	4630      	mov	r0, r6
  408d9e:	4639      	mov	r1, r7
  408da0:	e50f      	b.n	4087c2 <_vfiprintf_r+0x48a>
  408da2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  408da6:	f001 fe4d 	bl	40aa44 <__retarget_lock_release_recursive>
  408daa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  408dae:	e71a      	b.n	408be6 <_vfiprintf_r+0x8ae>
  408db0:	9b02      	ldr	r3, [sp, #8]
  408db2:	9302      	str	r3, [sp, #8]
  408db4:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  408db8:	3630      	adds	r6, #48	; 0x30
  408dba:	2301      	movs	r3, #1
  408dbc:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  408dc0:	9305      	str	r3, [sp, #20]
  408dc2:	e40b      	b.n	4085dc <_vfiprintf_r+0x2a4>
  408dc4:	aa0f      	add	r2, sp, #60	; 0x3c
  408dc6:	9904      	ldr	r1, [sp, #16]
  408dc8:	9806      	ldr	r0, [sp, #24]
  408dca:	f7ff fa75 	bl	4082b8 <__sprint_r.part.0>
  408dce:	2800      	cmp	r0, #0
  408dd0:	f47f af64 	bne.w	408c9c <_vfiprintf_r+0x964>
  408dd4:	9910      	ldr	r1, [sp, #64]	; 0x40
  408dd6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408dd8:	1c48      	adds	r0, r1, #1
  408dda:	46ca      	mov	sl, r9
  408ddc:	e651      	b.n	408a82 <_vfiprintf_r+0x74a>
  408dde:	aa0f      	add	r2, sp, #60	; 0x3c
  408de0:	9904      	ldr	r1, [sp, #16]
  408de2:	9806      	ldr	r0, [sp, #24]
  408de4:	f7ff fa68 	bl	4082b8 <__sprint_r.part.0>
  408de8:	2800      	cmp	r0, #0
  408dea:	f47f af57 	bne.w	408c9c <_vfiprintf_r+0x964>
  408dee:	9910      	ldr	r1, [sp, #64]	; 0x40
  408df0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408df2:	1c48      	adds	r0, r1, #1
  408df4:	46ca      	mov	sl, r9
  408df6:	e448      	b.n	40868a <_vfiprintf_r+0x352>
  408df8:	2a00      	cmp	r2, #0
  408dfa:	f040 8091 	bne.w	408f20 <_vfiprintf_r+0xbe8>
  408dfe:	2001      	movs	r0, #1
  408e00:	4611      	mov	r1, r2
  408e02:	46ca      	mov	sl, r9
  408e04:	e641      	b.n	408a8a <_vfiprintf_r+0x752>
  408e06:	aa0f      	add	r2, sp, #60	; 0x3c
  408e08:	9904      	ldr	r1, [sp, #16]
  408e0a:	9806      	ldr	r0, [sp, #24]
  408e0c:	f7ff fa54 	bl	4082b8 <__sprint_r.part.0>
  408e10:	2800      	cmp	r0, #0
  408e12:	f47f af43 	bne.w	408c9c <_vfiprintf_r+0x964>
  408e16:	9810      	ldr	r0, [sp, #64]	; 0x40
  408e18:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408e1a:	3001      	adds	r0, #1
  408e1c:	46ca      	mov	sl, r9
  408e1e:	e667      	b.n	408af0 <_vfiprintf_r+0x7b8>
  408e20:	46d3      	mov	fp, sl
  408e22:	e6d6      	b.n	408bd2 <_vfiprintf_r+0x89a>
  408e24:	9e07      	ldr	r6, [sp, #28]
  408e26:	3607      	adds	r6, #7
  408e28:	f026 0207 	bic.w	r2, r6, #7
  408e2c:	f102 0108 	add.w	r1, r2, #8
  408e30:	e9d2 6700 	ldrd	r6, r7, [r2]
  408e34:	9107      	str	r1, [sp, #28]
  408e36:	2201      	movs	r2, #1
  408e38:	f7ff bbb1 	b.w	40859e <_vfiprintf_r+0x266>
  408e3c:	9e07      	ldr	r6, [sp, #28]
  408e3e:	3607      	adds	r6, #7
  408e40:	f026 0607 	bic.w	r6, r6, #7
  408e44:	e9d6 0100 	ldrd	r0, r1, [r6]
  408e48:	f106 0208 	add.w	r2, r6, #8
  408e4c:	9207      	str	r2, [sp, #28]
  408e4e:	4606      	mov	r6, r0
  408e50:	460f      	mov	r7, r1
  408e52:	e4b6      	b.n	4087c2 <_vfiprintf_r+0x48a>
  408e54:	9e07      	ldr	r6, [sp, #28]
  408e56:	3607      	adds	r6, #7
  408e58:	f026 0207 	bic.w	r2, r6, #7
  408e5c:	f102 0108 	add.w	r1, r2, #8
  408e60:	e9d2 6700 	ldrd	r6, r7, [r2]
  408e64:	9107      	str	r1, [sp, #28]
  408e66:	2200      	movs	r2, #0
  408e68:	f7ff bb99 	b.w	40859e <_vfiprintf_r+0x266>
  408e6c:	9e07      	ldr	r6, [sp, #28]
  408e6e:	3607      	adds	r6, #7
  408e70:	f026 0107 	bic.w	r1, r6, #7
  408e74:	f101 0008 	add.w	r0, r1, #8
  408e78:	9007      	str	r0, [sp, #28]
  408e7a:	e9d1 6700 	ldrd	r6, r7, [r1]
  408e7e:	e519      	b.n	4088b4 <_vfiprintf_r+0x57c>
  408e80:	46cb      	mov	fp, r9
  408e82:	f7ff bbab 	b.w	4085dc <_vfiprintf_r+0x2a4>
  408e86:	252d      	movs	r5, #45	; 0x2d
  408e88:	4276      	negs	r6, r6
  408e8a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  408e8e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  408e92:	2201      	movs	r2, #1
  408e94:	f7ff bb88 	b.w	4085a8 <_vfiprintf_r+0x270>
  408e98:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408e9a:	b9b3      	cbnz	r3, 408eca <_vfiprintf_r+0xb92>
  408e9c:	4611      	mov	r1, r2
  408e9e:	2001      	movs	r0, #1
  408ea0:	46ca      	mov	sl, r9
  408ea2:	e5f2      	b.n	408a8a <_vfiprintf_r+0x752>
  408ea4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  408ea8:	f001 fdcc 	bl	40aa44 <__retarget_lock_release_recursive>
  408eac:	f04f 33ff 	mov.w	r3, #4294967295
  408eb0:	9303      	str	r3, [sp, #12]
  408eb2:	f7ff bb50 	b.w	408556 <_vfiprintf_r+0x21e>
  408eb6:	aa0f      	add	r2, sp, #60	; 0x3c
  408eb8:	9904      	ldr	r1, [sp, #16]
  408eba:	9806      	ldr	r0, [sp, #24]
  408ebc:	f7ff f9fc 	bl	4082b8 <__sprint_r.part.0>
  408ec0:	2800      	cmp	r0, #0
  408ec2:	f47f aeeb 	bne.w	408c9c <_vfiprintf_r+0x964>
  408ec6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408ec8:	e6a9      	b.n	408c1e <_vfiprintf_r+0x8e6>
  408eca:	ab0e      	add	r3, sp, #56	; 0x38
  408ecc:	2202      	movs	r2, #2
  408ece:	931c      	str	r3, [sp, #112]	; 0x70
  408ed0:	921d      	str	r2, [sp, #116]	; 0x74
  408ed2:	2001      	movs	r0, #1
  408ed4:	46ca      	mov	sl, r9
  408ed6:	e5d0      	b.n	408a7a <_vfiprintf_r+0x742>
  408ed8:	aa0f      	add	r2, sp, #60	; 0x3c
  408eda:	9904      	ldr	r1, [sp, #16]
  408edc:	9806      	ldr	r0, [sp, #24]
  408ede:	f7ff f9eb 	bl	4082b8 <__sprint_r.part.0>
  408ee2:	2800      	cmp	r0, #0
  408ee4:	f47f aeda 	bne.w	408c9c <_vfiprintf_r+0x964>
  408ee8:	9910      	ldr	r1, [sp, #64]	; 0x40
  408eea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408eec:	1c48      	adds	r0, r1, #1
  408eee:	46ca      	mov	sl, r9
  408ef0:	e5a4      	b.n	408a3c <_vfiprintf_r+0x704>
  408ef2:	9a07      	ldr	r2, [sp, #28]
  408ef4:	9903      	ldr	r1, [sp, #12]
  408ef6:	6813      	ldr	r3, [r2, #0]
  408ef8:	17cd      	asrs	r5, r1, #31
  408efa:	4608      	mov	r0, r1
  408efc:	3204      	adds	r2, #4
  408efe:	4629      	mov	r1, r5
  408f00:	9207      	str	r2, [sp, #28]
  408f02:	e9c3 0100 	strd	r0, r1, [r3]
  408f06:	f7ff ba54 	b.w	4083b2 <_vfiprintf_r+0x7a>
  408f0a:	4658      	mov	r0, fp
  408f0c:	9607      	str	r6, [sp, #28]
  408f0e:	9302      	str	r3, [sp, #8]
  408f10:	f7fd ff36 	bl	406d80 <strlen>
  408f14:	2400      	movs	r4, #0
  408f16:	9005      	str	r0, [sp, #20]
  408f18:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  408f1c:	f7ff bb5e 	b.w	4085dc <_vfiprintf_r+0x2a4>
  408f20:	aa0f      	add	r2, sp, #60	; 0x3c
  408f22:	9904      	ldr	r1, [sp, #16]
  408f24:	9806      	ldr	r0, [sp, #24]
  408f26:	f7ff f9c7 	bl	4082b8 <__sprint_r.part.0>
  408f2a:	2800      	cmp	r0, #0
  408f2c:	f47f aeb6 	bne.w	408c9c <_vfiprintf_r+0x964>
  408f30:	9910      	ldr	r1, [sp, #64]	; 0x40
  408f32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408f34:	1c48      	adds	r0, r1, #1
  408f36:	46ca      	mov	sl, r9
  408f38:	e5a7      	b.n	408a8a <_vfiprintf_r+0x752>
  408f3a:	9910      	ldr	r1, [sp, #64]	; 0x40
  408f3c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408f3e:	4e20      	ldr	r6, [pc, #128]	; (408fc0 <_vfiprintf_r+0xc88>)
  408f40:	3101      	adds	r1, #1
  408f42:	f7ff bb90 	b.w	408666 <_vfiprintf_r+0x32e>
  408f46:	2c06      	cmp	r4, #6
  408f48:	bf28      	it	cs
  408f4a:	2406      	movcs	r4, #6
  408f4c:	9405      	str	r4, [sp, #20]
  408f4e:	9607      	str	r6, [sp, #28]
  408f50:	9401      	str	r4, [sp, #4]
  408f52:	f8df b070 	ldr.w	fp, [pc, #112]	; 408fc4 <_vfiprintf_r+0xc8c>
  408f56:	e4d5      	b.n	408904 <_vfiprintf_r+0x5cc>
  408f58:	9810      	ldr	r0, [sp, #64]	; 0x40
  408f5a:	4e19      	ldr	r6, [pc, #100]	; (408fc0 <_vfiprintf_r+0xc88>)
  408f5c:	3001      	adds	r0, #1
  408f5e:	e603      	b.n	408b68 <_vfiprintf_r+0x830>
  408f60:	9405      	str	r4, [sp, #20]
  408f62:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  408f66:	9607      	str	r6, [sp, #28]
  408f68:	9302      	str	r3, [sp, #8]
  408f6a:	4604      	mov	r4, r0
  408f6c:	f7ff bb36 	b.w	4085dc <_vfiprintf_r+0x2a4>
  408f70:	4686      	mov	lr, r0
  408f72:	f7ff bbce 	b.w	408712 <_vfiprintf_r+0x3da>
  408f76:	9806      	ldr	r0, [sp, #24]
  408f78:	aa0f      	add	r2, sp, #60	; 0x3c
  408f7a:	4659      	mov	r1, fp
  408f7c:	f7ff f99c 	bl	4082b8 <__sprint_r.part.0>
  408f80:	2800      	cmp	r0, #0
  408f82:	f43f ae24 	beq.w	408bce <_vfiprintf_r+0x896>
  408f86:	e624      	b.n	408bd2 <_vfiprintf_r+0x89a>
  408f88:	9907      	ldr	r1, [sp, #28]
  408f8a:	f898 2001 	ldrb.w	r2, [r8, #1]
  408f8e:	680c      	ldr	r4, [r1, #0]
  408f90:	3104      	adds	r1, #4
  408f92:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  408f96:	46b8      	mov	r8, r7
  408f98:	9107      	str	r1, [sp, #28]
  408f9a:	f7ff ba3f 	b.w	40841c <_vfiprintf_r+0xe4>
  408f9e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  408fa2:	e43c      	b.n	40881e <_vfiprintf_r+0x4e6>
  408fa4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  408fa8:	e521      	b.n	4089ee <_vfiprintf_r+0x6b6>
  408faa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  408fae:	f7ff bbf4 	b.w	40879a <_vfiprintf_r+0x462>
  408fb2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  408fb6:	e491      	b.n	4088dc <_vfiprintf_r+0x5a4>
  408fb8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  408fbc:	e469      	b.n	408892 <_vfiprintf_r+0x55a>
  408fbe:	bf00      	nop
  408fc0:	0040d6fc 	.word	0x0040d6fc
  408fc4:	0040d6d0 	.word	0x0040d6d0

00408fc8 <__sbprintf>:
  408fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408fcc:	460c      	mov	r4, r1
  408fce:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  408fd2:	8989      	ldrh	r1, [r1, #12]
  408fd4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  408fd6:	89e5      	ldrh	r5, [r4, #14]
  408fd8:	9619      	str	r6, [sp, #100]	; 0x64
  408fda:	f021 0102 	bic.w	r1, r1, #2
  408fde:	4606      	mov	r6, r0
  408fe0:	69e0      	ldr	r0, [r4, #28]
  408fe2:	f8ad 100c 	strh.w	r1, [sp, #12]
  408fe6:	4617      	mov	r7, r2
  408fe8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  408fec:	6a62      	ldr	r2, [r4, #36]	; 0x24
  408fee:	f8ad 500e 	strh.w	r5, [sp, #14]
  408ff2:	4698      	mov	r8, r3
  408ff4:	ad1a      	add	r5, sp, #104	; 0x68
  408ff6:	2300      	movs	r3, #0
  408ff8:	9007      	str	r0, [sp, #28]
  408ffa:	a816      	add	r0, sp, #88	; 0x58
  408ffc:	9209      	str	r2, [sp, #36]	; 0x24
  408ffe:	9306      	str	r3, [sp, #24]
  409000:	9500      	str	r5, [sp, #0]
  409002:	9504      	str	r5, [sp, #16]
  409004:	9102      	str	r1, [sp, #8]
  409006:	9105      	str	r1, [sp, #20]
  409008:	f001 fd16 	bl	40aa38 <__retarget_lock_init_recursive>
  40900c:	4643      	mov	r3, r8
  40900e:	463a      	mov	r2, r7
  409010:	4669      	mov	r1, sp
  409012:	4630      	mov	r0, r6
  409014:	f7ff f990 	bl	408338 <_vfiprintf_r>
  409018:	1e05      	subs	r5, r0, #0
  40901a:	db07      	blt.n	40902c <__sbprintf+0x64>
  40901c:	4630      	mov	r0, r6
  40901e:	4669      	mov	r1, sp
  409020:	f001 f8e8 	bl	40a1f4 <_fflush_r>
  409024:	2800      	cmp	r0, #0
  409026:	bf18      	it	ne
  409028:	f04f 35ff 	movne.w	r5, #4294967295
  40902c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  409030:	065b      	lsls	r3, r3, #25
  409032:	d503      	bpl.n	40903c <__sbprintf+0x74>
  409034:	89a3      	ldrh	r3, [r4, #12]
  409036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40903a:	81a3      	strh	r3, [r4, #12]
  40903c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40903e:	f001 fcfd 	bl	40aa3c <__retarget_lock_close_recursive>
  409042:	4628      	mov	r0, r5
  409044:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  409048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040904c <__swsetup_r>:
  40904c:	b538      	push	{r3, r4, r5, lr}
  40904e:	4b30      	ldr	r3, [pc, #192]	; (409110 <__swsetup_r+0xc4>)
  409050:	681b      	ldr	r3, [r3, #0]
  409052:	4605      	mov	r5, r0
  409054:	460c      	mov	r4, r1
  409056:	b113      	cbz	r3, 40905e <__swsetup_r+0x12>
  409058:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40905a:	2a00      	cmp	r2, #0
  40905c:	d038      	beq.n	4090d0 <__swsetup_r+0x84>
  40905e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409062:	b293      	uxth	r3, r2
  409064:	0718      	lsls	r0, r3, #28
  409066:	d50c      	bpl.n	409082 <__swsetup_r+0x36>
  409068:	6920      	ldr	r0, [r4, #16]
  40906a:	b1a8      	cbz	r0, 409098 <__swsetup_r+0x4c>
  40906c:	f013 0201 	ands.w	r2, r3, #1
  409070:	d01e      	beq.n	4090b0 <__swsetup_r+0x64>
  409072:	6963      	ldr	r3, [r4, #20]
  409074:	2200      	movs	r2, #0
  409076:	425b      	negs	r3, r3
  409078:	61a3      	str	r3, [r4, #24]
  40907a:	60a2      	str	r2, [r4, #8]
  40907c:	b1f0      	cbz	r0, 4090bc <__swsetup_r+0x70>
  40907e:	2000      	movs	r0, #0
  409080:	bd38      	pop	{r3, r4, r5, pc}
  409082:	06d9      	lsls	r1, r3, #27
  409084:	d53c      	bpl.n	409100 <__swsetup_r+0xb4>
  409086:	0758      	lsls	r0, r3, #29
  409088:	d426      	bmi.n	4090d8 <__swsetup_r+0x8c>
  40908a:	6920      	ldr	r0, [r4, #16]
  40908c:	f042 0308 	orr.w	r3, r2, #8
  409090:	81a3      	strh	r3, [r4, #12]
  409092:	b29b      	uxth	r3, r3
  409094:	2800      	cmp	r0, #0
  409096:	d1e9      	bne.n	40906c <__swsetup_r+0x20>
  409098:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40909c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4090a0:	d0e4      	beq.n	40906c <__swsetup_r+0x20>
  4090a2:	4628      	mov	r0, r5
  4090a4:	4621      	mov	r1, r4
  4090a6:	f001 fcfd 	bl	40aaa4 <__smakebuf_r>
  4090aa:	89a3      	ldrh	r3, [r4, #12]
  4090ac:	6920      	ldr	r0, [r4, #16]
  4090ae:	e7dd      	b.n	40906c <__swsetup_r+0x20>
  4090b0:	0799      	lsls	r1, r3, #30
  4090b2:	bf58      	it	pl
  4090b4:	6962      	ldrpl	r2, [r4, #20]
  4090b6:	60a2      	str	r2, [r4, #8]
  4090b8:	2800      	cmp	r0, #0
  4090ba:	d1e0      	bne.n	40907e <__swsetup_r+0x32>
  4090bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4090c0:	061a      	lsls	r2, r3, #24
  4090c2:	d5dd      	bpl.n	409080 <__swsetup_r+0x34>
  4090c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4090c8:	81a3      	strh	r3, [r4, #12]
  4090ca:	f04f 30ff 	mov.w	r0, #4294967295
  4090ce:	bd38      	pop	{r3, r4, r5, pc}
  4090d0:	4618      	mov	r0, r3
  4090d2:	f001 f8e7 	bl	40a2a4 <__sinit>
  4090d6:	e7c2      	b.n	40905e <__swsetup_r+0x12>
  4090d8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4090da:	b151      	cbz	r1, 4090f2 <__swsetup_r+0xa6>
  4090dc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4090e0:	4299      	cmp	r1, r3
  4090e2:	d004      	beq.n	4090ee <__swsetup_r+0xa2>
  4090e4:	4628      	mov	r0, r5
  4090e6:	f001 fa03 	bl	40a4f0 <_free_r>
  4090ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4090ee:	2300      	movs	r3, #0
  4090f0:	6323      	str	r3, [r4, #48]	; 0x30
  4090f2:	2300      	movs	r3, #0
  4090f4:	6920      	ldr	r0, [r4, #16]
  4090f6:	6063      	str	r3, [r4, #4]
  4090f8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4090fc:	6020      	str	r0, [r4, #0]
  4090fe:	e7c5      	b.n	40908c <__swsetup_r+0x40>
  409100:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  409104:	2309      	movs	r3, #9
  409106:	602b      	str	r3, [r5, #0]
  409108:	f04f 30ff 	mov.w	r0, #4294967295
  40910c:	81a2      	strh	r2, [r4, #12]
  40910e:	bd38      	pop	{r3, r4, r5, pc}
  409110:	20400040 	.word	0x20400040

00409114 <register_fini>:
  409114:	4b02      	ldr	r3, [pc, #8]	; (409120 <register_fini+0xc>)
  409116:	b113      	cbz	r3, 40911e <register_fini+0xa>
  409118:	4802      	ldr	r0, [pc, #8]	; (409124 <register_fini+0x10>)
  40911a:	f000 b805 	b.w	409128 <atexit>
  40911e:	4770      	bx	lr
  409120:	00000000 	.word	0x00000000
  409124:	0040a315 	.word	0x0040a315

00409128 <atexit>:
  409128:	2300      	movs	r3, #0
  40912a:	4601      	mov	r1, r0
  40912c:	461a      	mov	r2, r3
  40912e:	4618      	mov	r0, r3
  409130:	f002 beb0 	b.w	40be94 <__register_exitproc>

00409134 <quorem>:
  409134:	6902      	ldr	r2, [r0, #16]
  409136:	690b      	ldr	r3, [r1, #16]
  409138:	4293      	cmp	r3, r2
  40913a:	f300 808d 	bgt.w	409258 <quorem+0x124>
  40913e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409142:	f103 38ff 	add.w	r8, r3, #4294967295
  409146:	f101 0714 	add.w	r7, r1, #20
  40914a:	f100 0b14 	add.w	fp, r0, #20
  40914e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  409152:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  409156:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40915a:	b083      	sub	sp, #12
  40915c:	3201      	adds	r2, #1
  40915e:	fbb3 f9f2 	udiv	r9, r3, r2
  409162:	eb0b 0304 	add.w	r3, fp, r4
  409166:	9400      	str	r4, [sp, #0]
  409168:	eb07 0a04 	add.w	sl, r7, r4
  40916c:	9301      	str	r3, [sp, #4]
  40916e:	f1b9 0f00 	cmp.w	r9, #0
  409172:	d039      	beq.n	4091e8 <quorem+0xb4>
  409174:	2500      	movs	r5, #0
  409176:	462e      	mov	r6, r5
  409178:	46bc      	mov	ip, r7
  40917a:	46de      	mov	lr, fp
  40917c:	f85c 4b04 	ldr.w	r4, [ip], #4
  409180:	f8de 3000 	ldr.w	r3, [lr]
  409184:	b2a2      	uxth	r2, r4
  409186:	fb09 5502 	mla	r5, r9, r2, r5
  40918a:	0c22      	lsrs	r2, r4, #16
  40918c:	0c2c      	lsrs	r4, r5, #16
  40918e:	fb09 4202 	mla	r2, r9, r2, r4
  409192:	b2ad      	uxth	r5, r5
  409194:	1b75      	subs	r5, r6, r5
  409196:	b296      	uxth	r6, r2
  409198:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40919c:	fa15 f383 	uxtah	r3, r5, r3
  4091a0:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4091a4:	b29b      	uxth	r3, r3
  4091a6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4091aa:	45e2      	cmp	sl, ip
  4091ac:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4091b0:	f84e 3b04 	str.w	r3, [lr], #4
  4091b4:	ea4f 4626 	mov.w	r6, r6, asr #16
  4091b8:	d2e0      	bcs.n	40917c <quorem+0x48>
  4091ba:	9b00      	ldr	r3, [sp, #0]
  4091bc:	f85b 3003 	ldr.w	r3, [fp, r3]
  4091c0:	b993      	cbnz	r3, 4091e8 <quorem+0xb4>
  4091c2:	9c01      	ldr	r4, [sp, #4]
  4091c4:	1f23      	subs	r3, r4, #4
  4091c6:	459b      	cmp	fp, r3
  4091c8:	d20c      	bcs.n	4091e4 <quorem+0xb0>
  4091ca:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4091ce:	b94b      	cbnz	r3, 4091e4 <quorem+0xb0>
  4091d0:	f1a4 0308 	sub.w	r3, r4, #8
  4091d4:	e002      	b.n	4091dc <quorem+0xa8>
  4091d6:	681a      	ldr	r2, [r3, #0]
  4091d8:	3b04      	subs	r3, #4
  4091da:	b91a      	cbnz	r2, 4091e4 <quorem+0xb0>
  4091dc:	459b      	cmp	fp, r3
  4091de:	f108 38ff 	add.w	r8, r8, #4294967295
  4091e2:	d3f8      	bcc.n	4091d6 <quorem+0xa2>
  4091e4:	f8c0 8010 	str.w	r8, [r0, #16]
  4091e8:	4604      	mov	r4, r0
  4091ea:	f002 fa37 	bl	40b65c <__mcmp>
  4091ee:	2800      	cmp	r0, #0
  4091f0:	db2e      	blt.n	409250 <quorem+0x11c>
  4091f2:	f109 0901 	add.w	r9, r9, #1
  4091f6:	465d      	mov	r5, fp
  4091f8:	2300      	movs	r3, #0
  4091fa:	f857 1b04 	ldr.w	r1, [r7], #4
  4091fe:	6828      	ldr	r0, [r5, #0]
  409200:	b28a      	uxth	r2, r1
  409202:	1a9a      	subs	r2, r3, r2
  409204:	0c0b      	lsrs	r3, r1, #16
  409206:	fa12 f280 	uxtah	r2, r2, r0
  40920a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40920e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  409212:	b292      	uxth	r2, r2
  409214:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  409218:	45ba      	cmp	sl, r7
  40921a:	f845 2b04 	str.w	r2, [r5], #4
  40921e:	ea4f 4323 	mov.w	r3, r3, asr #16
  409222:	d2ea      	bcs.n	4091fa <quorem+0xc6>
  409224:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  409228:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40922c:	b982      	cbnz	r2, 409250 <quorem+0x11c>
  40922e:	1f1a      	subs	r2, r3, #4
  409230:	4593      	cmp	fp, r2
  409232:	d20b      	bcs.n	40924c <quorem+0x118>
  409234:	f853 2c04 	ldr.w	r2, [r3, #-4]
  409238:	b942      	cbnz	r2, 40924c <quorem+0x118>
  40923a:	3b08      	subs	r3, #8
  40923c:	e002      	b.n	409244 <quorem+0x110>
  40923e:	681a      	ldr	r2, [r3, #0]
  409240:	3b04      	subs	r3, #4
  409242:	b91a      	cbnz	r2, 40924c <quorem+0x118>
  409244:	459b      	cmp	fp, r3
  409246:	f108 38ff 	add.w	r8, r8, #4294967295
  40924a:	d3f8      	bcc.n	40923e <quorem+0x10a>
  40924c:	f8c4 8010 	str.w	r8, [r4, #16]
  409250:	4648      	mov	r0, r9
  409252:	b003      	add	sp, #12
  409254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409258:	2000      	movs	r0, #0
  40925a:	4770      	bx	lr
  40925c:	0000      	movs	r0, r0
	...

00409260 <_dtoa_r>:
  409260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409264:	6c01      	ldr	r1, [r0, #64]	; 0x40
  409266:	b09b      	sub	sp, #108	; 0x6c
  409268:	4604      	mov	r4, r0
  40926a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40926c:	4692      	mov	sl, r2
  40926e:	469b      	mov	fp, r3
  409270:	b141      	cbz	r1, 409284 <_dtoa_r+0x24>
  409272:	6c42      	ldr	r2, [r0, #68]	; 0x44
  409274:	604a      	str	r2, [r1, #4]
  409276:	2301      	movs	r3, #1
  409278:	4093      	lsls	r3, r2
  40927a:	608b      	str	r3, [r1, #8]
  40927c:	f002 f816 	bl	40b2ac <_Bfree>
  409280:	2300      	movs	r3, #0
  409282:	6423      	str	r3, [r4, #64]	; 0x40
  409284:	f1bb 0f00 	cmp.w	fp, #0
  409288:	465d      	mov	r5, fp
  40928a:	db35      	blt.n	4092f8 <_dtoa_r+0x98>
  40928c:	2300      	movs	r3, #0
  40928e:	6033      	str	r3, [r6, #0]
  409290:	4b9d      	ldr	r3, [pc, #628]	; (409508 <_dtoa_r+0x2a8>)
  409292:	43ab      	bics	r3, r5
  409294:	d015      	beq.n	4092c2 <_dtoa_r+0x62>
  409296:	4650      	mov	r0, sl
  409298:	4659      	mov	r1, fp
  40929a:	2200      	movs	r2, #0
  40929c:	2300      	movs	r3, #0
  40929e:	f003 fb71 	bl	40c984 <__aeabi_dcmpeq>
  4092a2:	4680      	mov	r8, r0
  4092a4:	2800      	cmp	r0, #0
  4092a6:	d02d      	beq.n	409304 <_dtoa_r+0xa4>
  4092a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4092aa:	2301      	movs	r3, #1
  4092ac:	6013      	str	r3, [r2, #0]
  4092ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4092b0:	2b00      	cmp	r3, #0
  4092b2:	f000 80bd 	beq.w	409430 <_dtoa_r+0x1d0>
  4092b6:	4895      	ldr	r0, [pc, #596]	; (40950c <_dtoa_r+0x2ac>)
  4092b8:	6018      	str	r0, [r3, #0]
  4092ba:	3801      	subs	r0, #1
  4092bc:	b01b      	add	sp, #108	; 0x6c
  4092be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4092c2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4092c4:	f242 730f 	movw	r3, #9999	; 0x270f
  4092c8:	6013      	str	r3, [r2, #0]
  4092ca:	f1ba 0f00 	cmp.w	sl, #0
  4092ce:	d10d      	bne.n	4092ec <_dtoa_r+0x8c>
  4092d0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4092d4:	b955      	cbnz	r5, 4092ec <_dtoa_r+0x8c>
  4092d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4092d8:	488d      	ldr	r0, [pc, #564]	; (409510 <_dtoa_r+0x2b0>)
  4092da:	2b00      	cmp	r3, #0
  4092dc:	d0ee      	beq.n	4092bc <_dtoa_r+0x5c>
  4092de:	f100 0308 	add.w	r3, r0, #8
  4092e2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4092e4:	6013      	str	r3, [r2, #0]
  4092e6:	b01b      	add	sp, #108	; 0x6c
  4092e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4092ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4092ee:	4889      	ldr	r0, [pc, #548]	; (409514 <_dtoa_r+0x2b4>)
  4092f0:	2b00      	cmp	r3, #0
  4092f2:	d0e3      	beq.n	4092bc <_dtoa_r+0x5c>
  4092f4:	1cc3      	adds	r3, r0, #3
  4092f6:	e7f4      	b.n	4092e2 <_dtoa_r+0x82>
  4092f8:	2301      	movs	r3, #1
  4092fa:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4092fe:	6033      	str	r3, [r6, #0]
  409300:	46ab      	mov	fp, r5
  409302:	e7c5      	b.n	409290 <_dtoa_r+0x30>
  409304:	aa18      	add	r2, sp, #96	; 0x60
  409306:	ab19      	add	r3, sp, #100	; 0x64
  409308:	9201      	str	r2, [sp, #4]
  40930a:	9300      	str	r3, [sp, #0]
  40930c:	4652      	mov	r2, sl
  40930e:	465b      	mov	r3, fp
  409310:	4620      	mov	r0, r4
  409312:	f002 fa43 	bl	40b79c <__d2b>
  409316:	0d2b      	lsrs	r3, r5, #20
  409318:	4681      	mov	r9, r0
  40931a:	d071      	beq.n	409400 <_dtoa_r+0x1a0>
  40931c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  409320:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  409324:	9f18      	ldr	r7, [sp, #96]	; 0x60
  409326:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40932a:	4650      	mov	r0, sl
  40932c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  409330:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  409334:	2200      	movs	r2, #0
  409336:	4b78      	ldr	r3, [pc, #480]	; (409518 <_dtoa_r+0x2b8>)
  409338:	f002 ff08 	bl	40c14c <__aeabi_dsub>
  40933c:	a36c      	add	r3, pc, #432	; (adr r3, 4094f0 <_dtoa_r+0x290>)
  40933e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409342:	f003 f8b7 	bl	40c4b4 <__aeabi_dmul>
  409346:	a36c      	add	r3, pc, #432	; (adr r3, 4094f8 <_dtoa_r+0x298>)
  409348:	e9d3 2300 	ldrd	r2, r3, [r3]
  40934c:	f002 ff00 	bl	40c150 <__adddf3>
  409350:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409354:	4630      	mov	r0, r6
  409356:	f003 f847 	bl	40c3e8 <__aeabi_i2d>
  40935a:	a369      	add	r3, pc, #420	; (adr r3, 409500 <_dtoa_r+0x2a0>)
  40935c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409360:	f003 f8a8 	bl	40c4b4 <__aeabi_dmul>
  409364:	4602      	mov	r2, r0
  409366:	460b      	mov	r3, r1
  409368:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40936c:	f002 fef0 	bl	40c150 <__adddf3>
  409370:	e9cd 0104 	strd	r0, r1, [sp, #16]
  409374:	f003 fb4e 	bl	40ca14 <__aeabi_d2iz>
  409378:	2200      	movs	r2, #0
  40937a:	9002      	str	r0, [sp, #8]
  40937c:	2300      	movs	r3, #0
  40937e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  409382:	f003 fb09 	bl	40c998 <__aeabi_dcmplt>
  409386:	2800      	cmp	r0, #0
  409388:	f040 8173 	bne.w	409672 <_dtoa_r+0x412>
  40938c:	9d02      	ldr	r5, [sp, #8]
  40938e:	2d16      	cmp	r5, #22
  409390:	f200 815d 	bhi.w	40964e <_dtoa_r+0x3ee>
  409394:	4b61      	ldr	r3, [pc, #388]	; (40951c <_dtoa_r+0x2bc>)
  409396:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40939a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40939e:	4652      	mov	r2, sl
  4093a0:	465b      	mov	r3, fp
  4093a2:	f003 fb17 	bl	40c9d4 <__aeabi_dcmpgt>
  4093a6:	2800      	cmp	r0, #0
  4093a8:	f000 81c5 	beq.w	409736 <_dtoa_r+0x4d6>
  4093ac:	1e6b      	subs	r3, r5, #1
  4093ae:	9302      	str	r3, [sp, #8]
  4093b0:	2300      	movs	r3, #0
  4093b2:	930e      	str	r3, [sp, #56]	; 0x38
  4093b4:	1bbf      	subs	r7, r7, r6
  4093b6:	1e7b      	subs	r3, r7, #1
  4093b8:	9306      	str	r3, [sp, #24]
  4093ba:	f100 8154 	bmi.w	409666 <_dtoa_r+0x406>
  4093be:	2300      	movs	r3, #0
  4093c0:	9308      	str	r3, [sp, #32]
  4093c2:	9b02      	ldr	r3, [sp, #8]
  4093c4:	2b00      	cmp	r3, #0
  4093c6:	f2c0 8145 	blt.w	409654 <_dtoa_r+0x3f4>
  4093ca:	9a06      	ldr	r2, [sp, #24]
  4093cc:	930d      	str	r3, [sp, #52]	; 0x34
  4093ce:	4611      	mov	r1, r2
  4093d0:	4419      	add	r1, r3
  4093d2:	2300      	movs	r3, #0
  4093d4:	9106      	str	r1, [sp, #24]
  4093d6:	930c      	str	r3, [sp, #48]	; 0x30
  4093d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4093da:	2b09      	cmp	r3, #9
  4093dc:	d82a      	bhi.n	409434 <_dtoa_r+0x1d4>
  4093de:	2b05      	cmp	r3, #5
  4093e0:	f340 865b 	ble.w	40a09a <_dtoa_r+0xe3a>
  4093e4:	3b04      	subs	r3, #4
  4093e6:	9324      	str	r3, [sp, #144]	; 0x90
  4093e8:	2500      	movs	r5, #0
  4093ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4093ec:	3b02      	subs	r3, #2
  4093ee:	2b03      	cmp	r3, #3
  4093f0:	f200 8642 	bhi.w	40a078 <_dtoa_r+0xe18>
  4093f4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4093f8:	02c903d4 	.word	0x02c903d4
  4093fc:	046103df 	.word	0x046103df
  409400:	9f18      	ldr	r7, [sp, #96]	; 0x60
  409402:	9e19      	ldr	r6, [sp, #100]	; 0x64
  409404:	443e      	add	r6, r7
  409406:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40940a:	2b20      	cmp	r3, #32
  40940c:	f340 818e 	ble.w	40972c <_dtoa_r+0x4cc>
  409410:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  409414:	f206 4012 	addw	r0, r6, #1042	; 0x412
  409418:	409d      	lsls	r5, r3
  40941a:	fa2a f000 	lsr.w	r0, sl, r0
  40941e:	4328      	orrs	r0, r5
  409420:	f002 ffd2 	bl	40c3c8 <__aeabi_ui2d>
  409424:	2301      	movs	r3, #1
  409426:	3e01      	subs	r6, #1
  409428:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40942c:	9314      	str	r3, [sp, #80]	; 0x50
  40942e:	e781      	b.n	409334 <_dtoa_r+0xd4>
  409430:	483b      	ldr	r0, [pc, #236]	; (409520 <_dtoa_r+0x2c0>)
  409432:	e743      	b.n	4092bc <_dtoa_r+0x5c>
  409434:	2100      	movs	r1, #0
  409436:	6461      	str	r1, [r4, #68]	; 0x44
  409438:	4620      	mov	r0, r4
  40943a:	9125      	str	r1, [sp, #148]	; 0x94
  40943c:	f001 ff10 	bl	40b260 <_Balloc>
  409440:	f04f 33ff 	mov.w	r3, #4294967295
  409444:	930a      	str	r3, [sp, #40]	; 0x28
  409446:	9a25      	ldr	r2, [sp, #148]	; 0x94
  409448:	930f      	str	r3, [sp, #60]	; 0x3c
  40944a:	2301      	movs	r3, #1
  40944c:	9004      	str	r0, [sp, #16]
  40944e:	6420      	str	r0, [r4, #64]	; 0x40
  409450:	9224      	str	r2, [sp, #144]	; 0x90
  409452:	930b      	str	r3, [sp, #44]	; 0x2c
  409454:	9b19      	ldr	r3, [sp, #100]	; 0x64
  409456:	2b00      	cmp	r3, #0
  409458:	f2c0 80d9 	blt.w	40960e <_dtoa_r+0x3ae>
  40945c:	9a02      	ldr	r2, [sp, #8]
  40945e:	2a0e      	cmp	r2, #14
  409460:	f300 80d5 	bgt.w	40960e <_dtoa_r+0x3ae>
  409464:	4b2d      	ldr	r3, [pc, #180]	; (40951c <_dtoa_r+0x2bc>)
  409466:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40946a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40946e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  409472:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409474:	2b00      	cmp	r3, #0
  409476:	f2c0 83ba 	blt.w	409bee <_dtoa_r+0x98e>
  40947a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40947e:	4650      	mov	r0, sl
  409480:	462a      	mov	r2, r5
  409482:	4633      	mov	r3, r6
  409484:	4659      	mov	r1, fp
  409486:	f003 f93f 	bl	40c708 <__aeabi_ddiv>
  40948a:	f003 fac3 	bl	40ca14 <__aeabi_d2iz>
  40948e:	4680      	mov	r8, r0
  409490:	f002 ffaa 	bl	40c3e8 <__aeabi_i2d>
  409494:	462a      	mov	r2, r5
  409496:	4633      	mov	r3, r6
  409498:	f003 f80c 	bl	40c4b4 <__aeabi_dmul>
  40949c:	460b      	mov	r3, r1
  40949e:	4602      	mov	r2, r0
  4094a0:	4659      	mov	r1, fp
  4094a2:	4650      	mov	r0, sl
  4094a4:	f002 fe52 	bl	40c14c <__aeabi_dsub>
  4094a8:	9d04      	ldr	r5, [sp, #16]
  4094aa:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4094ae:	702b      	strb	r3, [r5, #0]
  4094b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4094b2:	2b01      	cmp	r3, #1
  4094b4:	4606      	mov	r6, r0
  4094b6:	460f      	mov	r7, r1
  4094b8:	f105 0501 	add.w	r5, r5, #1
  4094bc:	d068      	beq.n	409590 <_dtoa_r+0x330>
  4094be:	2200      	movs	r2, #0
  4094c0:	4b18      	ldr	r3, [pc, #96]	; (409524 <_dtoa_r+0x2c4>)
  4094c2:	f002 fff7 	bl	40c4b4 <__aeabi_dmul>
  4094c6:	2200      	movs	r2, #0
  4094c8:	2300      	movs	r3, #0
  4094ca:	4606      	mov	r6, r0
  4094cc:	460f      	mov	r7, r1
  4094ce:	f003 fa59 	bl	40c984 <__aeabi_dcmpeq>
  4094d2:	2800      	cmp	r0, #0
  4094d4:	f040 8088 	bne.w	4095e8 <_dtoa_r+0x388>
  4094d8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4094dc:	f04f 0a00 	mov.w	sl, #0
  4094e0:	f8df b040 	ldr.w	fp, [pc, #64]	; 409524 <_dtoa_r+0x2c4>
  4094e4:	940c      	str	r4, [sp, #48]	; 0x30
  4094e6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4094ea:	e028      	b.n	40953e <_dtoa_r+0x2de>
  4094ec:	f3af 8000 	nop.w
  4094f0:	636f4361 	.word	0x636f4361
  4094f4:	3fd287a7 	.word	0x3fd287a7
  4094f8:	8b60c8b3 	.word	0x8b60c8b3
  4094fc:	3fc68a28 	.word	0x3fc68a28
  409500:	509f79fb 	.word	0x509f79fb
  409504:	3fd34413 	.word	0x3fd34413
  409508:	7ff00000 	.word	0x7ff00000
  40950c:	0040d6d9 	.word	0x0040d6d9
  409510:	0040d71c 	.word	0x0040d71c
  409514:	0040d728 	.word	0x0040d728
  409518:	3ff80000 	.word	0x3ff80000
  40951c:	0040d768 	.word	0x0040d768
  409520:	0040d6d8 	.word	0x0040d6d8
  409524:	40240000 	.word	0x40240000
  409528:	f002 ffc4 	bl	40c4b4 <__aeabi_dmul>
  40952c:	2200      	movs	r2, #0
  40952e:	2300      	movs	r3, #0
  409530:	4606      	mov	r6, r0
  409532:	460f      	mov	r7, r1
  409534:	f003 fa26 	bl	40c984 <__aeabi_dcmpeq>
  409538:	2800      	cmp	r0, #0
  40953a:	f040 83c1 	bne.w	409cc0 <_dtoa_r+0xa60>
  40953e:	4642      	mov	r2, r8
  409540:	464b      	mov	r3, r9
  409542:	4630      	mov	r0, r6
  409544:	4639      	mov	r1, r7
  409546:	f003 f8df 	bl	40c708 <__aeabi_ddiv>
  40954a:	f003 fa63 	bl	40ca14 <__aeabi_d2iz>
  40954e:	4604      	mov	r4, r0
  409550:	f002 ff4a 	bl	40c3e8 <__aeabi_i2d>
  409554:	4642      	mov	r2, r8
  409556:	464b      	mov	r3, r9
  409558:	f002 ffac 	bl	40c4b4 <__aeabi_dmul>
  40955c:	4602      	mov	r2, r0
  40955e:	460b      	mov	r3, r1
  409560:	4630      	mov	r0, r6
  409562:	4639      	mov	r1, r7
  409564:	f002 fdf2 	bl	40c14c <__aeabi_dsub>
  409568:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40956c:	9e04      	ldr	r6, [sp, #16]
  40956e:	f805 eb01 	strb.w	lr, [r5], #1
  409572:	eba5 0e06 	sub.w	lr, r5, r6
  409576:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  409578:	45b6      	cmp	lr, r6
  40957a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40957e:	4652      	mov	r2, sl
  409580:	465b      	mov	r3, fp
  409582:	d1d1      	bne.n	409528 <_dtoa_r+0x2c8>
  409584:	46a0      	mov	r8, r4
  409586:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40958a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40958c:	4606      	mov	r6, r0
  40958e:	460f      	mov	r7, r1
  409590:	4632      	mov	r2, r6
  409592:	463b      	mov	r3, r7
  409594:	4630      	mov	r0, r6
  409596:	4639      	mov	r1, r7
  409598:	f002 fdda 	bl	40c150 <__adddf3>
  40959c:	4606      	mov	r6, r0
  40959e:	460f      	mov	r7, r1
  4095a0:	4602      	mov	r2, r0
  4095a2:	460b      	mov	r3, r1
  4095a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4095a8:	f003 f9f6 	bl	40c998 <__aeabi_dcmplt>
  4095ac:	b948      	cbnz	r0, 4095c2 <_dtoa_r+0x362>
  4095ae:	4632      	mov	r2, r6
  4095b0:	463b      	mov	r3, r7
  4095b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4095b6:	f003 f9e5 	bl	40c984 <__aeabi_dcmpeq>
  4095ba:	b1a8      	cbz	r0, 4095e8 <_dtoa_r+0x388>
  4095bc:	f018 0f01 	tst.w	r8, #1
  4095c0:	d012      	beq.n	4095e8 <_dtoa_r+0x388>
  4095c2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4095c6:	9a04      	ldr	r2, [sp, #16]
  4095c8:	1e6b      	subs	r3, r5, #1
  4095ca:	e004      	b.n	4095d6 <_dtoa_r+0x376>
  4095cc:	429a      	cmp	r2, r3
  4095ce:	f000 8401 	beq.w	409dd4 <_dtoa_r+0xb74>
  4095d2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4095d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4095da:	f103 0501 	add.w	r5, r3, #1
  4095de:	d0f5      	beq.n	4095cc <_dtoa_r+0x36c>
  4095e0:	f108 0801 	add.w	r8, r8, #1
  4095e4:	f883 8000 	strb.w	r8, [r3]
  4095e8:	4649      	mov	r1, r9
  4095ea:	4620      	mov	r0, r4
  4095ec:	f001 fe5e 	bl	40b2ac <_Bfree>
  4095f0:	2200      	movs	r2, #0
  4095f2:	9b02      	ldr	r3, [sp, #8]
  4095f4:	702a      	strb	r2, [r5, #0]
  4095f6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4095f8:	3301      	adds	r3, #1
  4095fa:	6013      	str	r3, [r2, #0]
  4095fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4095fe:	2b00      	cmp	r3, #0
  409600:	f000 839e 	beq.w	409d40 <_dtoa_r+0xae0>
  409604:	9804      	ldr	r0, [sp, #16]
  409606:	601d      	str	r5, [r3, #0]
  409608:	b01b      	add	sp, #108	; 0x6c
  40960a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40960e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  409610:	2a00      	cmp	r2, #0
  409612:	d03e      	beq.n	409692 <_dtoa_r+0x432>
  409614:	9a24      	ldr	r2, [sp, #144]	; 0x90
  409616:	2a01      	cmp	r2, #1
  409618:	f340 8311 	ble.w	409c3e <_dtoa_r+0x9de>
  40961c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40961e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409620:	1e5f      	subs	r7, r3, #1
  409622:	42ba      	cmp	r2, r7
  409624:	f2c0 838f 	blt.w	409d46 <_dtoa_r+0xae6>
  409628:	1bd7      	subs	r7, r2, r7
  40962a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40962c:	2b00      	cmp	r3, #0
  40962e:	f2c0 848b 	blt.w	409f48 <_dtoa_r+0xce8>
  409632:	9d08      	ldr	r5, [sp, #32]
  409634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409636:	9a08      	ldr	r2, [sp, #32]
  409638:	441a      	add	r2, r3
  40963a:	9208      	str	r2, [sp, #32]
  40963c:	9a06      	ldr	r2, [sp, #24]
  40963e:	2101      	movs	r1, #1
  409640:	441a      	add	r2, r3
  409642:	4620      	mov	r0, r4
  409644:	9206      	str	r2, [sp, #24]
  409646:	f001 fecb 	bl	40b3e0 <__i2b>
  40964a:	4606      	mov	r6, r0
  40964c:	e024      	b.n	409698 <_dtoa_r+0x438>
  40964e:	2301      	movs	r3, #1
  409650:	930e      	str	r3, [sp, #56]	; 0x38
  409652:	e6af      	b.n	4093b4 <_dtoa_r+0x154>
  409654:	9a08      	ldr	r2, [sp, #32]
  409656:	9b02      	ldr	r3, [sp, #8]
  409658:	1ad2      	subs	r2, r2, r3
  40965a:	425b      	negs	r3, r3
  40965c:	930c      	str	r3, [sp, #48]	; 0x30
  40965e:	2300      	movs	r3, #0
  409660:	9208      	str	r2, [sp, #32]
  409662:	930d      	str	r3, [sp, #52]	; 0x34
  409664:	e6b8      	b.n	4093d8 <_dtoa_r+0x178>
  409666:	f1c7 0301 	rsb	r3, r7, #1
  40966a:	9308      	str	r3, [sp, #32]
  40966c:	2300      	movs	r3, #0
  40966e:	9306      	str	r3, [sp, #24]
  409670:	e6a7      	b.n	4093c2 <_dtoa_r+0x162>
  409672:	9d02      	ldr	r5, [sp, #8]
  409674:	4628      	mov	r0, r5
  409676:	f002 feb7 	bl	40c3e8 <__aeabi_i2d>
  40967a:	4602      	mov	r2, r0
  40967c:	460b      	mov	r3, r1
  40967e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  409682:	f003 f97f 	bl	40c984 <__aeabi_dcmpeq>
  409686:	2800      	cmp	r0, #0
  409688:	f47f ae80 	bne.w	40938c <_dtoa_r+0x12c>
  40968c:	1e6b      	subs	r3, r5, #1
  40968e:	9302      	str	r3, [sp, #8]
  409690:	e67c      	b.n	40938c <_dtoa_r+0x12c>
  409692:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409694:	9d08      	ldr	r5, [sp, #32]
  409696:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  409698:	2d00      	cmp	r5, #0
  40969a:	dd0c      	ble.n	4096b6 <_dtoa_r+0x456>
  40969c:	9906      	ldr	r1, [sp, #24]
  40969e:	2900      	cmp	r1, #0
  4096a0:	460b      	mov	r3, r1
  4096a2:	dd08      	ble.n	4096b6 <_dtoa_r+0x456>
  4096a4:	42a9      	cmp	r1, r5
  4096a6:	9a08      	ldr	r2, [sp, #32]
  4096a8:	bfa8      	it	ge
  4096aa:	462b      	movge	r3, r5
  4096ac:	1ad2      	subs	r2, r2, r3
  4096ae:	1aed      	subs	r5, r5, r3
  4096b0:	1acb      	subs	r3, r1, r3
  4096b2:	9208      	str	r2, [sp, #32]
  4096b4:	9306      	str	r3, [sp, #24]
  4096b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4096b8:	b1d3      	cbz	r3, 4096f0 <_dtoa_r+0x490>
  4096ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4096bc:	2b00      	cmp	r3, #0
  4096be:	f000 82b7 	beq.w	409c30 <_dtoa_r+0x9d0>
  4096c2:	2f00      	cmp	r7, #0
  4096c4:	dd10      	ble.n	4096e8 <_dtoa_r+0x488>
  4096c6:	4631      	mov	r1, r6
  4096c8:	463a      	mov	r2, r7
  4096ca:	4620      	mov	r0, r4
  4096cc:	f001 ff24 	bl	40b518 <__pow5mult>
  4096d0:	464a      	mov	r2, r9
  4096d2:	4601      	mov	r1, r0
  4096d4:	4606      	mov	r6, r0
  4096d6:	4620      	mov	r0, r4
  4096d8:	f001 fe8c 	bl	40b3f4 <__multiply>
  4096dc:	4649      	mov	r1, r9
  4096de:	4680      	mov	r8, r0
  4096e0:	4620      	mov	r0, r4
  4096e2:	f001 fde3 	bl	40b2ac <_Bfree>
  4096e6:	46c1      	mov	r9, r8
  4096e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4096ea:	1bda      	subs	r2, r3, r7
  4096ec:	f040 82a1 	bne.w	409c32 <_dtoa_r+0x9d2>
  4096f0:	2101      	movs	r1, #1
  4096f2:	4620      	mov	r0, r4
  4096f4:	f001 fe74 	bl	40b3e0 <__i2b>
  4096f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4096fa:	2b00      	cmp	r3, #0
  4096fc:	4680      	mov	r8, r0
  4096fe:	dd1c      	ble.n	40973a <_dtoa_r+0x4da>
  409700:	4601      	mov	r1, r0
  409702:	461a      	mov	r2, r3
  409704:	4620      	mov	r0, r4
  409706:	f001 ff07 	bl	40b518 <__pow5mult>
  40970a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40970c:	2b01      	cmp	r3, #1
  40970e:	4680      	mov	r8, r0
  409710:	f340 8254 	ble.w	409bbc <_dtoa_r+0x95c>
  409714:	2300      	movs	r3, #0
  409716:	930c      	str	r3, [sp, #48]	; 0x30
  409718:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40971c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  409720:	6918      	ldr	r0, [r3, #16]
  409722:	f001 fe0d 	bl	40b340 <__hi0bits>
  409726:	f1c0 0020 	rsb	r0, r0, #32
  40972a:	e010      	b.n	40974e <_dtoa_r+0x4ee>
  40972c:	f1c3 0520 	rsb	r5, r3, #32
  409730:	fa0a f005 	lsl.w	r0, sl, r5
  409734:	e674      	b.n	409420 <_dtoa_r+0x1c0>
  409736:	900e      	str	r0, [sp, #56]	; 0x38
  409738:	e63c      	b.n	4093b4 <_dtoa_r+0x154>
  40973a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40973c:	2b01      	cmp	r3, #1
  40973e:	f340 8287 	ble.w	409c50 <_dtoa_r+0x9f0>
  409742:	2300      	movs	r3, #0
  409744:	930c      	str	r3, [sp, #48]	; 0x30
  409746:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409748:	2001      	movs	r0, #1
  40974a:	2b00      	cmp	r3, #0
  40974c:	d1e4      	bne.n	409718 <_dtoa_r+0x4b8>
  40974e:	9a06      	ldr	r2, [sp, #24]
  409750:	4410      	add	r0, r2
  409752:	f010 001f 	ands.w	r0, r0, #31
  409756:	f000 80a1 	beq.w	40989c <_dtoa_r+0x63c>
  40975a:	f1c0 0320 	rsb	r3, r0, #32
  40975e:	2b04      	cmp	r3, #4
  409760:	f340 849e 	ble.w	40a0a0 <_dtoa_r+0xe40>
  409764:	9b08      	ldr	r3, [sp, #32]
  409766:	f1c0 001c 	rsb	r0, r0, #28
  40976a:	4403      	add	r3, r0
  40976c:	9308      	str	r3, [sp, #32]
  40976e:	4613      	mov	r3, r2
  409770:	4403      	add	r3, r0
  409772:	4405      	add	r5, r0
  409774:	9306      	str	r3, [sp, #24]
  409776:	9b08      	ldr	r3, [sp, #32]
  409778:	2b00      	cmp	r3, #0
  40977a:	dd05      	ble.n	409788 <_dtoa_r+0x528>
  40977c:	4649      	mov	r1, r9
  40977e:	461a      	mov	r2, r3
  409780:	4620      	mov	r0, r4
  409782:	f001 ff19 	bl	40b5b8 <__lshift>
  409786:	4681      	mov	r9, r0
  409788:	9b06      	ldr	r3, [sp, #24]
  40978a:	2b00      	cmp	r3, #0
  40978c:	dd05      	ble.n	40979a <_dtoa_r+0x53a>
  40978e:	4641      	mov	r1, r8
  409790:	461a      	mov	r2, r3
  409792:	4620      	mov	r0, r4
  409794:	f001 ff10 	bl	40b5b8 <__lshift>
  409798:	4680      	mov	r8, r0
  40979a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40979c:	2b00      	cmp	r3, #0
  40979e:	f040 8086 	bne.w	4098ae <_dtoa_r+0x64e>
  4097a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4097a4:	2b00      	cmp	r3, #0
  4097a6:	f340 8266 	ble.w	409c76 <_dtoa_r+0xa16>
  4097aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4097ac:	2b00      	cmp	r3, #0
  4097ae:	f000 8098 	beq.w	4098e2 <_dtoa_r+0x682>
  4097b2:	2d00      	cmp	r5, #0
  4097b4:	dd05      	ble.n	4097c2 <_dtoa_r+0x562>
  4097b6:	4631      	mov	r1, r6
  4097b8:	462a      	mov	r2, r5
  4097ba:	4620      	mov	r0, r4
  4097bc:	f001 fefc 	bl	40b5b8 <__lshift>
  4097c0:	4606      	mov	r6, r0
  4097c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4097c4:	2b00      	cmp	r3, #0
  4097c6:	f040 8337 	bne.w	409e38 <_dtoa_r+0xbd8>
  4097ca:	9606      	str	r6, [sp, #24]
  4097cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4097ce:	9a04      	ldr	r2, [sp, #16]
  4097d0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4097d4:	3b01      	subs	r3, #1
  4097d6:	18d3      	adds	r3, r2, r3
  4097d8:	930b      	str	r3, [sp, #44]	; 0x2c
  4097da:	f00a 0301 	and.w	r3, sl, #1
  4097de:	930c      	str	r3, [sp, #48]	; 0x30
  4097e0:	4617      	mov	r7, r2
  4097e2:	46c2      	mov	sl, r8
  4097e4:	4651      	mov	r1, sl
  4097e6:	4648      	mov	r0, r9
  4097e8:	f7ff fca4 	bl	409134 <quorem>
  4097ec:	4631      	mov	r1, r6
  4097ee:	4605      	mov	r5, r0
  4097f0:	4648      	mov	r0, r9
  4097f2:	f001 ff33 	bl	40b65c <__mcmp>
  4097f6:	465a      	mov	r2, fp
  4097f8:	900a      	str	r0, [sp, #40]	; 0x28
  4097fa:	4651      	mov	r1, sl
  4097fc:	4620      	mov	r0, r4
  4097fe:	f001 ff49 	bl	40b694 <__mdiff>
  409802:	68c2      	ldr	r2, [r0, #12]
  409804:	4680      	mov	r8, r0
  409806:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40980a:	2a00      	cmp	r2, #0
  40980c:	f040 822b 	bne.w	409c66 <_dtoa_r+0xa06>
  409810:	4601      	mov	r1, r0
  409812:	4648      	mov	r0, r9
  409814:	9308      	str	r3, [sp, #32]
  409816:	f001 ff21 	bl	40b65c <__mcmp>
  40981a:	4641      	mov	r1, r8
  40981c:	9006      	str	r0, [sp, #24]
  40981e:	4620      	mov	r0, r4
  409820:	f001 fd44 	bl	40b2ac <_Bfree>
  409824:	9a06      	ldr	r2, [sp, #24]
  409826:	9b08      	ldr	r3, [sp, #32]
  409828:	b932      	cbnz	r2, 409838 <_dtoa_r+0x5d8>
  40982a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40982c:	b921      	cbnz	r1, 409838 <_dtoa_r+0x5d8>
  40982e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409830:	2a00      	cmp	r2, #0
  409832:	f000 83ef 	beq.w	40a014 <_dtoa_r+0xdb4>
  409836:	9a24      	ldr	r2, [sp, #144]	; 0x90
  409838:	990a      	ldr	r1, [sp, #40]	; 0x28
  40983a:	2900      	cmp	r1, #0
  40983c:	f2c0 829f 	blt.w	409d7e <_dtoa_r+0xb1e>
  409840:	d105      	bne.n	40984e <_dtoa_r+0x5ee>
  409842:	9924      	ldr	r1, [sp, #144]	; 0x90
  409844:	b919      	cbnz	r1, 40984e <_dtoa_r+0x5ee>
  409846:	990c      	ldr	r1, [sp, #48]	; 0x30
  409848:	2900      	cmp	r1, #0
  40984a:	f000 8298 	beq.w	409d7e <_dtoa_r+0xb1e>
  40984e:	2a00      	cmp	r2, #0
  409850:	f300 8306 	bgt.w	409e60 <_dtoa_r+0xc00>
  409854:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  409856:	703b      	strb	r3, [r7, #0]
  409858:	f107 0801 	add.w	r8, r7, #1
  40985c:	4297      	cmp	r7, r2
  40985e:	4645      	mov	r5, r8
  409860:	f000 830c 	beq.w	409e7c <_dtoa_r+0xc1c>
  409864:	4649      	mov	r1, r9
  409866:	2300      	movs	r3, #0
  409868:	220a      	movs	r2, #10
  40986a:	4620      	mov	r0, r4
  40986c:	f001 fd28 	bl	40b2c0 <__multadd>
  409870:	455e      	cmp	r6, fp
  409872:	4681      	mov	r9, r0
  409874:	4631      	mov	r1, r6
  409876:	f04f 0300 	mov.w	r3, #0
  40987a:	f04f 020a 	mov.w	r2, #10
  40987e:	4620      	mov	r0, r4
  409880:	f000 81eb 	beq.w	409c5a <_dtoa_r+0x9fa>
  409884:	f001 fd1c 	bl	40b2c0 <__multadd>
  409888:	4659      	mov	r1, fp
  40988a:	4606      	mov	r6, r0
  40988c:	2300      	movs	r3, #0
  40988e:	220a      	movs	r2, #10
  409890:	4620      	mov	r0, r4
  409892:	f001 fd15 	bl	40b2c0 <__multadd>
  409896:	4647      	mov	r7, r8
  409898:	4683      	mov	fp, r0
  40989a:	e7a3      	b.n	4097e4 <_dtoa_r+0x584>
  40989c:	201c      	movs	r0, #28
  40989e:	9b08      	ldr	r3, [sp, #32]
  4098a0:	4403      	add	r3, r0
  4098a2:	9308      	str	r3, [sp, #32]
  4098a4:	9b06      	ldr	r3, [sp, #24]
  4098a6:	4403      	add	r3, r0
  4098a8:	4405      	add	r5, r0
  4098aa:	9306      	str	r3, [sp, #24]
  4098ac:	e763      	b.n	409776 <_dtoa_r+0x516>
  4098ae:	4641      	mov	r1, r8
  4098b0:	4648      	mov	r0, r9
  4098b2:	f001 fed3 	bl	40b65c <__mcmp>
  4098b6:	2800      	cmp	r0, #0
  4098b8:	f6bf af73 	bge.w	4097a2 <_dtoa_r+0x542>
  4098bc:	9f02      	ldr	r7, [sp, #8]
  4098be:	4649      	mov	r1, r9
  4098c0:	2300      	movs	r3, #0
  4098c2:	220a      	movs	r2, #10
  4098c4:	4620      	mov	r0, r4
  4098c6:	3f01      	subs	r7, #1
  4098c8:	9702      	str	r7, [sp, #8]
  4098ca:	f001 fcf9 	bl	40b2c0 <__multadd>
  4098ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4098d0:	4681      	mov	r9, r0
  4098d2:	2b00      	cmp	r3, #0
  4098d4:	f040 83b6 	bne.w	40a044 <_dtoa_r+0xde4>
  4098d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4098da:	2b00      	cmp	r3, #0
  4098dc:	f340 83bf 	ble.w	40a05e <_dtoa_r+0xdfe>
  4098e0:	930a      	str	r3, [sp, #40]	; 0x28
  4098e2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4098e6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4098e8:	465d      	mov	r5, fp
  4098ea:	e002      	b.n	4098f2 <_dtoa_r+0x692>
  4098ec:	f001 fce8 	bl	40b2c0 <__multadd>
  4098f0:	4681      	mov	r9, r0
  4098f2:	4641      	mov	r1, r8
  4098f4:	4648      	mov	r0, r9
  4098f6:	f7ff fc1d 	bl	409134 <quorem>
  4098fa:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4098fe:	f805 ab01 	strb.w	sl, [r5], #1
  409902:	eba5 030b 	sub.w	r3, r5, fp
  409906:	42bb      	cmp	r3, r7
  409908:	f04f 020a 	mov.w	r2, #10
  40990c:	f04f 0300 	mov.w	r3, #0
  409910:	4649      	mov	r1, r9
  409912:	4620      	mov	r0, r4
  409914:	dbea      	blt.n	4098ec <_dtoa_r+0x68c>
  409916:	9b04      	ldr	r3, [sp, #16]
  409918:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40991a:	2a01      	cmp	r2, #1
  40991c:	bfac      	ite	ge
  40991e:	189b      	addge	r3, r3, r2
  409920:	3301      	addlt	r3, #1
  409922:	461d      	mov	r5, r3
  409924:	f04f 0b00 	mov.w	fp, #0
  409928:	4649      	mov	r1, r9
  40992a:	2201      	movs	r2, #1
  40992c:	4620      	mov	r0, r4
  40992e:	f001 fe43 	bl	40b5b8 <__lshift>
  409932:	4641      	mov	r1, r8
  409934:	4681      	mov	r9, r0
  409936:	f001 fe91 	bl	40b65c <__mcmp>
  40993a:	2800      	cmp	r0, #0
  40993c:	f340 823d 	ble.w	409dba <_dtoa_r+0xb5a>
  409940:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  409944:	9904      	ldr	r1, [sp, #16]
  409946:	1e6b      	subs	r3, r5, #1
  409948:	e004      	b.n	409954 <_dtoa_r+0x6f4>
  40994a:	428b      	cmp	r3, r1
  40994c:	f000 81ae 	beq.w	409cac <_dtoa_r+0xa4c>
  409950:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  409954:	2a39      	cmp	r2, #57	; 0x39
  409956:	f103 0501 	add.w	r5, r3, #1
  40995a:	d0f6      	beq.n	40994a <_dtoa_r+0x6ea>
  40995c:	3201      	adds	r2, #1
  40995e:	701a      	strb	r2, [r3, #0]
  409960:	4641      	mov	r1, r8
  409962:	4620      	mov	r0, r4
  409964:	f001 fca2 	bl	40b2ac <_Bfree>
  409968:	2e00      	cmp	r6, #0
  40996a:	f43f ae3d 	beq.w	4095e8 <_dtoa_r+0x388>
  40996e:	f1bb 0f00 	cmp.w	fp, #0
  409972:	d005      	beq.n	409980 <_dtoa_r+0x720>
  409974:	45b3      	cmp	fp, r6
  409976:	d003      	beq.n	409980 <_dtoa_r+0x720>
  409978:	4659      	mov	r1, fp
  40997a:	4620      	mov	r0, r4
  40997c:	f001 fc96 	bl	40b2ac <_Bfree>
  409980:	4631      	mov	r1, r6
  409982:	4620      	mov	r0, r4
  409984:	f001 fc92 	bl	40b2ac <_Bfree>
  409988:	e62e      	b.n	4095e8 <_dtoa_r+0x388>
  40998a:	2300      	movs	r3, #0
  40998c:	930b      	str	r3, [sp, #44]	; 0x2c
  40998e:	9b02      	ldr	r3, [sp, #8]
  409990:	9a25      	ldr	r2, [sp, #148]	; 0x94
  409992:	4413      	add	r3, r2
  409994:	930f      	str	r3, [sp, #60]	; 0x3c
  409996:	3301      	adds	r3, #1
  409998:	2b01      	cmp	r3, #1
  40999a:	461f      	mov	r7, r3
  40999c:	461e      	mov	r6, r3
  40999e:	930a      	str	r3, [sp, #40]	; 0x28
  4099a0:	bfb8      	it	lt
  4099a2:	2701      	movlt	r7, #1
  4099a4:	2100      	movs	r1, #0
  4099a6:	2f17      	cmp	r7, #23
  4099a8:	6461      	str	r1, [r4, #68]	; 0x44
  4099aa:	d90a      	bls.n	4099c2 <_dtoa_r+0x762>
  4099ac:	2201      	movs	r2, #1
  4099ae:	2304      	movs	r3, #4
  4099b0:	005b      	lsls	r3, r3, #1
  4099b2:	f103 0014 	add.w	r0, r3, #20
  4099b6:	4287      	cmp	r7, r0
  4099b8:	4611      	mov	r1, r2
  4099ba:	f102 0201 	add.w	r2, r2, #1
  4099be:	d2f7      	bcs.n	4099b0 <_dtoa_r+0x750>
  4099c0:	6461      	str	r1, [r4, #68]	; 0x44
  4099c2:	4620      	mov	r0, r4
  4099c4:	f001 fc4c 	bl	40b260 <_Balloc>
  4099c8:	2e0e      	cmp	r6, #14
  4099ca:	9004      	str	r0, [sp, #16]
  4099cc:	6420      	str	r0, [r4, #64]	; 0x40
  4099ce:	f63f ad41 	bhi.w	409454 <_dtoa_r+0x1f4>
  4099d2:	2d00      	cmp	r5, #0
  4099d4:	f43f ad3e 	beq.w	409454 <_dtoa_r+0x1f4>
  4099d8:	9902      	ldr	r1, [sp, #8]
  4099da:	2900      	cmp	r1, #0
  4099dc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4099e0:	f340 8202 	ble.w	409de8 <_dtoa_r+0xb88>
  4099e4:	4bb8      	ldr	r3, [pc, #736]	; (409cc8 <_dtoa_r+0xa68>)
  4099e6:	f001 020f 	and.w	r2, r1, #15
  4099ea:	110d      	asrs	r5, r1, #4
  4099ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4099f0:	06e9      	lsls	r1, r5, #27
  4099f2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4099f6:	f140 81ae 	bpl.w	409d56 <_dtoa_r+0xaf6>
  4099fa:	4bb4      	ldr	r3, [pc, #720]	; (409ccc <_dtoa_r+0xa6c>)
  4099fc:	4650      	mov	r0, sl
  4099fe:	4659      	mov	r1, fp
  409a00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  409a04:	f002 fe80 	bl	40c708 <__aeabi_ddiv>
  409a08:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  409a0c:	f005 050f 	and.w	r5, r5, #15
  409a10:	f04f 0a03 	mov.w	sl, #3
  409a14:	b18d      	cbz	r5, 409a3a <_dtoa_r+0x7da>
  409a16:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 409ccc <_dtoa_r+0xa6c>
  409a1a:	07ea      	lsls	r2, r5, #31
  409a1c:	d509      	bpl.n	409a32 <_dtoa_r+0x7d2>
  409a1e:	4630      	mov	r0, r6
  409a20:	4639      	mov	r1, r7
  409a22:	e9d8 2300 	ldrd	r2, r3, [r8]
  409a26:	f002 fd45 	bl	40c4b4 <__aeabi_dmul>
  409a2a:	f10a 0a01 	add.w	sl, sl, #1
  409a2e:	4606      	mov	r6, r0
  409a30:	460f      	mov	r7, r1
  409a32:	106d      	asrs	r5, r5, #1
  409a34:	f108 0808 	add.w	r8, r8, #8
  409a38:	d1ef      	bne.n	409a1a <_dtoa_r+0x7ba>
  409a3a:	463b      	mov	r3, r7
  409a3c:	4632      	mov	r2, r6
  409a3e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  409a42:	f002 fe61 	bl	40c708 <__aeabi_ddiv>
  409a46:	4607      	mov	r7, r0
  409a48:	4688      	mov	r8, r1
  409a4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  409a4c:	b143      	cbz	r3, 409a60 <_dtoa_r+0x800>
  409a4e:	2200      	movs	r2, #0
  409a50:	4b9f      	ldr	r3, [pc, #636]	; (409cd0 <_dtoa_r+0xa70>)
  409a52:	4638      	mov	r0, r7
  409a54:	4641      	mov	r1, r8
  409a56:	f002 ff9f 	bl	40c998 <__aeabi_dcmplt>
  409a5a:	2800      	cmp	r0, #0
  409a5c:	f040 8286 	bne.w	409f6c <_dtoa_r+0xd0c>
  409a60:	4650      	mov	r0, sl
  409a62:	f002 fcc1 	bl	40c3e8 <__aeabi_i2d>
  409a66:	463a      	mov	r2, r7
  409a68:	4643      	mov	r3, r8
  409a6a:	f002 fd23 	bl	40c4b4 <__aeabi_dmul>
  409a6e:	4b99      	ldr	r3, [pc, #612]	; (409cd4 <_dtoa_r+0xa74>)
  409a70:	2200      	movs	r2, #0
  409a72:	f002 fb6d 	bl	40c150 <__adddf3>
  409a76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409a78:	4605      	mov	r5, r0
  409a7a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  409a7e:	2b00      	cmp	r3, #0
  409a80:	f000 813e 	beq.w	409d00 <_dtoa_r+0xaa0>
  409a84:	9b02      	ldr	r3, [sp, #8]
  409a86:	9315      	str	r3, [sp, #84]	; 0x54
  409a88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409a8a:	9312      	str	r3, [sp, #72]	; 0x48
  409a8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409a8e:	2b00      	cmp	r3, #0
  409a90:	f000 81fa 	beq.w	409e88 <_dtoa_r+0xc28>
  409a94:	9a12      	ldr	r2, [sp, #72]	; 0x48
  409a96:	4b8c      	ldr	r3, [pc, #560]	; (409cc8 <_dtoa_r+0xa68>)
  409a98:	498f      	ldr	r1, [pc, #572]	; (409cd8 <_dtoa_r+0xa78>)
  409a9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409a9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  409aa2:	2000      	movs	r0, #0
  409aa4:	f002 fe30 	bl	40c708 <__aeabi_ddiv>
  409aa8:	462a      	mov	r2, r5
  409aaa:	4633      	mov	r3, r6
  409aac:	f002 fb4e 	bl	40c14c <__aeabi_dsub>
  409ab0:	4682      	mov	sl, r0
  409ab2:	468b      	mov	fp, r1
  409ab4:	4638      	mov	r0, r7
  409ab6:	4641      	mov	r1, r8
  409ab8:	f002 ffac 	bl	40ca14 <__aeabi_d2iz>
  409abc:	4605      	mov	r5, r0
  409abe:	f002 fc93 	bl	40c3e8 <__aeabi_i2d>
  409ac2:	4602      	mov	r2, r0
  409ac4:	460b      	mov	r3, r1
  409ac6:	4638      	mov	r0, r7
  409ac8:	4641      	mov	r1, r8
  409aca:	f002 fb3f 	bl	40c14c <__aeabi_dsub>
  409ace:	3530      	adds	r5, #48	; 0x30
  409ad0:	fa5f f885 	uxtb.w	r8, r5
  409ad4:	9d04      	ldr	r5, [sp, #16]
  409ad6:	4606      	mov	r6, r0
  409ad8:	460f      	mov	r7, r1
  409ada:	f885 8000 	strb.w	r8, [r5]
  409ade:	4602      	mov	r2, r0
  409ae0:	460b      	mov	r3, r1
  409ae2:	4650      	mov	r0, sl
  409ae4:	4659      	mov	r1, fp
  409ae6:	3501      	adds	r5, #1
  409ae8:	f002 ff74 	bl	40c9d4 <__aeabi_dcmpgt>
  409aec:	2800      	cmp	r0, #0
  409aee:	d154      	bne.n	409b9a <_dtoa_r+0x93a>
  409af0:	4632      	mov	r2, r6
  409af2:	463b      	mov	r3, r7
  409af4:	2000      	movs	r0, #0
  409af6:	4976      	ldr	r1, [pc, #472]	; (409cd0 <_dtoa_r+0xa70>)
  409af8:	f002 fb28 	bl	40c14c <__aeabi_dsub>
  409afc:	4602      	mov	r2, r0
  409afe:	460b      	mov	r3, r1
  409b00:	4650      	mov	r0, sl
  409b02:	4659      	mov	r1, fp
  409b04:	f002 ff66 	bl	40c9d4 <__aeabi_dcmpgt>
  409b08:	2800      	cmp	r0, #0
  409b0a:	f040 8270 	bne.w	409fee <_dtoa_r+0xd8e>
  409b0e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  409b10:	2a01      	cmp	r2, #1
  409b12:	f000 8111 	beq.w	409d38 <_dtoa_r+0xad8>
  409b16:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409b18:	9a04      	ldr	r2, [sp, #16]
  409b1a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  409b1e:	4413      	add	r3, r2
  409b20:	4699      	mov	r9, r3
  409b22:	e00d      	b.n	409b40 <_dtoa_r+0x8e0>
  409b24:	2000      	movs	r0, #0
  409b26:	496a      	ldr	r1, [pc, #424]	; (409cd0 <_dtoa_r+0xa70>)
  409b28:	f002 fb10 	bl	40c14c <__aeabi_dsub>
  409b2c:	4652      	mov	r2, sl
  409b2e:	465b      	mov	r3, fp
  409b30:	f002 ff32 	bl	40c998 <__aeabi_dcmplt>
  409b34:	2800      	cmp	r0, #0
  409b36:	f040 8258 	bne.w	409fea <_dtoa_r+0xd8a>
  409b3a:	454d      	cmp	r5, r9
  409b3c:	f000 80fa 	beq.w	409d34 <_dtoa_r+0xad4>
  409b40:	4650      	mov	r0, sl
  409b42:	4659      	mov	r1, fp
  409b44:	2200      	movs	r2, #0
  409b46:	4b65      	ldr	r3, [pc, #404]	; (409cdc <_dtoa_r+0xa7c>)
  409b48:	f002 fcb4 	bl	40c4b4 <__aeabi_dmul>
  409b4c:	2200      	movs	r2, #0
  409b4e:	4b63      	ldr	r3, [pc, #396]	; (409cdc <_dtoa_r+0xa7c>)
  409b50:	4682      	mov	sl, r0
  409b52:	468b      	mov	fp, r1
  409b54:	4630      	mov	r0, r6
  409b56:	4639      	mov	r1, r7
  409b58:	f002 fcac 	bl	40c4b4 <__aeabi_dmul>
  409b5c:	460f      	mov	r7, r1
  409b5e:	4606      	mov	r6, r0
  409b60:	f002 ff58 	bl	40ca14 <__aeabi_d2iz>
  409b64:	4680      	mov	r8, r0
  409b66:	f002 fc3f 	bl	40c3e8 <__aeabi_i2d>
  409b6a:	4602      	mov	r2, r0
  409b6c:	460b      	mov	r3, r1
  409b6e:	4630      	mov	r0, r6
  409b70:	4639      	mov	r1, r7
  409b72:	f002 faeb 	bl	40c14c <__aeabi_dsub>
  409b76:	f108 0830 	add.w	r8, r8, #48	; 0x30
  409b7a:	fa5f f888 	uxtb.w	r8, r8
  409b7e:	4652      	mov	r2, sl
  409b80:	465b      	mov	r3, fp
  409b82:	f805 8b01 	strb.w	r8, [r5], #1
  409b86:	4606      	mov	r6, r0
  409b88:	460f      	mov	r7, r1
  409b8a:	f002 ff05 	bl	40c998 <__aeabi_dcmplt>
  409b8e:	4632      	mov	r2, r6
  409b90:	463b      	mov	r3, r7
  409b92:	2800      	cmp	r0, #0
  409b94:	d0c6      	beq.n	409b24 <_dtoa_r+0x8c4>
  409b96:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409b9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409b9c:	9302      	str	r3, [sp, #8]
  409b9e:	e523      	b.n	4095e8 <_dtoa_r+0x388>
  409ba0:	2300      	movs	r3, #0
  409ba2:	930b      	str	r3, [sp, #44]	; 0x2c
  409ba4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409ba6:	2b00      	cmp	r3, #0
  409ba8:	f340 80dc 	ble.w	409d64 <_dtoa_r+0xb04>
  409bac:	461f      	mov	r7, r3
  409bae:	461e      	mov	r6, r3
  409bb0:	930f      	str	r3, [sp, #60]	; 0x3c
  409bb2:	930a      	str	r3, [sp, #40]	; 0x28
  409bb4:	e6f6      	b.n	4099a4 <_dtoa_r+0x744>
  409bb6:	2301      	movs	r3, #1
  409bb8:	930b      	str	r3, [sp, #44]	; 0x2c
  409bba:	e7f3      	b.n	409ba4 <_dtoa_r+0x944>
  409bbc:	f1ba 0f00 	cmp.w	sl, #0
  409bc0:	f47f ada8 	bne.w	409714 <_dtoa_r+0x4b4>
  409bc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  409bc8:	2b00      	cmp	r3, #0
  409bca:	f47f adba 	bne.w	409742 <_dtoa_r+0x4e2>
  409bce:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  409bd2:	0d3f      	lsrs	r7, r7, #20
  409bd4:	053f      	lsls	r7, r7, #20
  409bd6:	2f00      	cmp	r7, #0
  409bd8:	f000 820d 	beq.w	409ff6 <_dtoa_r+0xd96>
  409bdc:	9b08      	ldr	r3, [sp, #32]
  409bde:	3301      	adds	r3, #1
  409be0:	9308      	str	r3, [sp, #32]
  409be2:	9b06      	ldr	r3, [sp, #24]
  409be4:	3301      	adds	r3, #1
  409be6:	9306      	str	r3, [sp, #24]
  409be8:	2301      	movs	r3, #1
  409bea:	930c      	str	r3, [sp, #48]	; 0x30
  409bec:	e5ab      	b.n	409746 <_dtoa_r+0x4e6>
  409bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409bf0:	2b00      	cmp	r3, #0
  409bf2:	f73f ac42 	bgt.w	40947a <_dtoa_r+0x21a>
  409bf6:	f040 8221 	bne.w	40a03c <_dtoa_r+0xddc>
  409bfa:	2200      	movs	r2, #0
  409bfc:	4b38      	ldr	r3, [pc, #224]	; (409ce0 <_dtoa_r+0xa80>)
  409bfe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  409c02:	f002 fc57 	bl	40c4b4 <__aeabi_dmul>
  409c06:	4652      	mov	r2, sl
  409c08:	465b      	mov	r3, fp
  409c0a:	f002 fed9 	bl	40c9c0 <__aeabi_dcmpge>
  409c0e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  409c12:	4646      	mov	r6, r8
  409c14:	2800      	cmp	r0, #0
  409c16:	d041      	beq.n	409c9c <_dtoa_r+0xa3c>
  409c18:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409c1a:	9d04      	ldr	r5, [sp, #16]
  409c1c:	43db      	mvns	r3, r3
  409c1e:	9302      	str	r3, [sp, #8]
  409c20:	4641      	mov	r1, r8
  409c22:	4620      	mov	r0, r4
  409c24:	f001 fb42 	bl	40b2ac <_Bfree>
  409c28:	2e00      	cmp	r6, #0
  409c2a:	f43f acdd 	beq.w	4095e8 <_dtoa_r+0x388>
  409c2e:	e6a7      	b.n	409980 <_dtoa_r+0x720>
  409c30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409c32:	4649      	mov	r1, r9
  409c34:	4620      	mov	r0, r4
  409c36:	f001 fc6f 	bl	40b518 <__pow5mult>
  409c3a:	4681      	mov	r9, r0
  409c3c:	e558      	b.n	4096f0 <_dtoa_r+0x490>
  409c3e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  409c40:	2a00      	cmp	r2, #0
  409c42:	f000 8187 	beq.w	409f54 <_dtoa_r+0xcf4>
  409c46:	f203 4333 	addw	r3, r3, #1075	; 0x433
  409c4a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409c4c:	9d08      	ldr	r5, [sp, #32]
  409c4e:	e4f2      	b.n	409636 <_dtoa_r+0x3d6>
  409c50:	f1ba 0f00 	cmp.w	sl, #0
  409c54:	f47f ad75 	bne.w	409742 <_dtoa_r+0x4e2>
  409c58:	e7b4      	b.n	409bc4 <_dtoa_r+0x964>
  409c5a:	f001 fb31 	bl	40b2c0 <__multadd>
  409c5e:	4647      	mov	r7, r8
  409c60:	4606      	mov	r6, r0
  409c62:	4683      	mov	fp, r0
  409c64:	e5be      	b.n	4097e4 <_dtoa_r+0x584>
  409c66:	4601      	mov	r1, r0
  409c68:	4620      	mov	r0, r4
  409c6a:	9306      	str	r3, [sp, #24]
  409c6c:	f001 fb1e 	bl	40b2ac <_Bfree>
  409c70:	2201      	movs	r2, #1
  409c72:	9b06      	ldr	r3, [sp, #24]
  409c74:	e5e0      	b.n	409838 <_dtoa_r+0x5d8>
  409c76:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409c78:	2b02      	cmp	r3, #2
  409c7a:	f77f ad96 	ble.w	4097aa <_dtoa_r+0x54a>
  409c7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409c80:	2b00      	cmp	r3, #0
  409c82:	d1c9      	bne.n	409c18 <_dtoa_r+0x9b8>
  409c84:	4641      	mov	r1, r8
  409c86:	2205      	movs	r2, #5
  409c88:	4620      	mov	r0, r4
  409c8a:	f001 fb19 	bl	40b2c0 <__multadd>
  409c8e:	4601      	mov	r1, r0
  409c90:	4680      	mov	r8, r0
  409c92:	4648      	mov	r0, r9
  409c94:	f001 fce2 	bl	40b65c <__mcmp>
  409c98:	2800      	cmp	r0, #0
  409c9a:	ddbd      	ble.n	409c18 <_dtoa_r+0x9b8>
  409c9c:	9a02      	ldr	r2, [sp, #8]
  409c9e:	9904      	ldr	r1, [sp, #16]
  409ca0:	2331      	movs	r3, #49	; 0x31
  409ca2:	3201      	adds	r2, #1
  409ca4:	9202      	str	r2, [sp, #8]
  409ca6:	700b      	strb	r3, [r1, #0]
  409ca8:	1c4d      	adds	r5, r1, #1
  409caa:	e7b9      	b.n	409c20 <_dtoa_r+0x9c0>
  409cac:	9a02      	ldr	r2, [sp, #8]
  409cae:	3201      	adds	r2, #1
  409cb0:	9202      	str	r2, [sp, #8]
  409cb2:	9a04      	ldr	r2, [sp, #16]
  409cb4:	2331      	movs	r3, #49	; 0x31
  409cb6:	7013      	strb	r3, [r2, #0]
  409cb8:	e652      	b.n	409960 <_dtoa_r+0x700>
  409cba:	2301      	movs	r3, #1
  409cbc:	930b      	str	r3, [sp, #44]	; 0x2c
  409cbe:	e666      	b.n	40998e <_dtoa_r+0x72e>
  409cc0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  409cc4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  409cc6:	e48f      	b.n	4095e8 <_dtoa_r+0x388>
  409cc8:	0040d768 	.word	0x0040d768
  409ccc:	0040d740 	.word	0x0040d740
  409cd0:	3ff00000 	.word	0x3ff00000
  409cd4:	401c0000 	.word	0x401c0000
  409cd8:	3fe00000 	.word	0x3fe00000
  409cdc:	40240000 	.word	0x40240000
  409ce0:	40140000 	.word	0x40140000
  409ce4:	4650      	mov	r0, sl
  409ce6:	f002 fb7f 	bl	40c3e8 <__aeabi_i2d>
  409cea:	463a      	mov	r2, r7
  409cec:	4643      	mov	r3, r8
  409cee:	f002 fbe1 	bl	40c4b4 <__aeabi_dmul>
  409cf2:	2200      	movs	r2, #0
  409cf4:	4bc1      	ldr	r3, [pc, #772]	; (409ffc <_dtoa_r+0xd9c>)
  409cf6:	f002 fa2b 	bl	40c150 <__adddf3>
  409cfa:	4605      	mov	r5, r0
  409cfc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  409d00:	4641      	mov	r1, r8
  409d02:	2200      	movs	r2, #0
  409d04:	4bbe      	ldr	r3, [pc, #760]	; (40a000 <_dtoa_r+0xda0>)
  409d06:	4638      	mov	r0, r7
  409d08:	f002 fa20 	bl	40c14c <__aeabi_dsub>
  409d0c:	462a      	mov	r2, r5
  409d0e:	4633      	mov	r3, r6
  409d10:	4682      	mov	sl, r0
  409d12:	468b      	mov	fp, r1
  409d14:	f002 fe5e 	bl	40c9d4 <__aeabi_dcmpgt>
  409d18:	4680      	mov	r8, r0
  409d1a:	2800      	cmp	r0, #0
  409d1c:	f040 8110 	bne.w	409f40 <_dtoa_r+0xce0>
  409d20:	462a      	mov	r2, r5
  409d22:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  409d26:	4650      	mov	r0, sl
  409d28:	4659      	mov	r1, fp
  409d2a:	f002 fe35 	bl	40c998 <__aeabi_dcmplt>
  409d2e:	b118      	cbz	r0, 409d38 <_dtoa_r+0xad8>
  409d30:	4646      	mov	r6, r8
  409d32:	e771      	b.n	409c18 <_dtoa_r+0x9b8>
  409d34:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409d38:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  409d3c:	f7ff bb8a 	b.w	409454 <_dtoa_r+0x1f4>
  409d40:	9804      	ldr	r0, [sp, #16]
  409d42:	f7ff babb 	b.w	4092bc <_dtoa_r+0x5c>
  409d46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409d48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  409d4a:	970c      	str	r7, [sp, #48]	; 0x30
  409d4c:	1afb      	subs	r3, r7, r3
  409d4e:	441a      	add	r2, r3
  409d50:	920d      	str	r2, [sp, #52]	; 0x34
  409d52:	2700      	movs	r7, #0
  409d54:	e469      	b.n	40962a <_dtoa_r+0x3ca>
  409d56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  409d5a:	f04f 0a02 	mov.w	sl, #2
  409d5e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  409d62:	e657      	b.n	409a14 <_dtoa_r+0x7b4>
  409d64:	2100      	movs	r1, #0
  409d66:	2301      	movs	r3, #1
  409d68:	6461      	str	r1, [r4, #68]	; 0x44
  409d6a:	4620      	mov	r0, r4
  409d6c:	9325      	str	r3, [sp, #148]	; 0x94
  409d6e:	f001 fa77 	bl	40b260 <_Balloc>
  409d72:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409d74:	9004      	str	r0, [sp, #16]
  409d76:	6420      	str	r0, [r4, #64]	; 0x40
  409d78:	930a      	str	r3, [sp, #40]	; 0x28
  409d7a:	930f      	str	r3, [sp, #60]	; 0x3c
  409d7c:	e629      	b.n	4099d2 <_dtoa_r+0x772>
  409d7e:	2a00      	cmp	r2, #0
  409d80:	46d0      	mov	r8, sl
  409d82:	f8cd b018 	str.w	fp, [sp, #24]
  409d86:	469a      	mov	sl, r3
  409d88:	dd11      	ble.n	409dae <_dtoa_r+0xb4e>
  409d8a:	4649      	mov	r1, r9
  409d8c:	2201      	movs	r2, #1
  409d8e:	4620      	mov	r0, r4
  409d90:	f001 fc12 	bl	40b5b8 <__lshift>
  409d94:	4641      	mov	r1, r8
  409d96:	4681      	mov	r9, r0
  409d98:	f001 fc60 	bl	40b65c <__mcmp>
  409d9c:	2800      	cmp	r0, #0
  409d9e:	f340 8146 	ble.w	40a02e <_dtoa_r+0xdce>
  409da2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  409da6:	f000 8106 	beq.w	409fb6 <_dtoa_r+0xd56>
  409daa:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  409dae:	46b3      	mov	fp, r6
  409db0:	f887 a000 	strb.w	sl, [r7]
  409db4:	1c7d      	adds	r5, r7, #1
  409db6:	9e06      	ldr	r6, [sp, #24]
  409db8:	e5d2      	b.n	409960 <_dtoa_r+0x700>
  409dba:	d104      	bne.n	409dc6 <_dtoa_r+0xb66>
  409dbc:	f01a 0f01 	tst.w	sl, #1
  409dc0:	d001      	beq.n	409dc6 <_dtoa_r+0xb66>
  409dc2:	e5bd      	b.n	409940 <_dtoa_r+0x6e0>
  409dc4:	4615      	mov	r5, r2
  409dc6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  409dca:	2b30      	cmp	r3, #48	; 0x30
  409dcc:	f105 32ff 	add.w	r2, r5, #4294967295
  409dd0:	d0f8      	beq.n	409dc4 <_dtoa_r+0xb64>
  409dd2:	e5c5      	b.n	409960 <_dtoa_r+0x700>
  409dd4:	9904      	ldr	r1, [sp, #16]
  409dd6:	2230      	movs	r2, #48	; 0x30
  409dd8:	700a      	strb	r2, [r1, #0]
  409dda:	9a02      	ldr	r2, [sp, #8]
  409ddc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  409de0:	3201      	adds	r2, #1
  409de2:	9202      	str	r2, [sp, #8]
  409de4:	f7ff bbfc 	b.w	4095e0 <_dtoa_r+0x380>
  409de8:	f000 80bb 	beq.w	409f62 <_dtoa_r+0xd02>
  409dec:	9b02      	ldr	r3, [sp, #8]
  409dee:	425d      	negs	r5, r3
  409df0:	4b84      	ldr	r3, [pc, #528]	; (40a004 <_dtoa_r+0xda4>)
  409df2:	f005 020f 	and.w	r2, r5, #15
  409df6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
  409dfe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  409e02:	f002 fb57 	bl	40c4b4 <__aeabi_dmul>
  409e06:	112d      	asrs	r5, r5, #4
  409e08:	4607      	mov	r7, r0
  409e0a:	4688      	mov	r8, r1
  409e0c:	f000 812c 	beq.w	40a068 <_dtoa_r+0xe08>
  409e10:	4e7d      	ldr	r6, [pc, #500]	; (40a008 <_dtoa_r+0xda8>)
  409e12:	f04f 0a02 	mov.w	sl, #2
  409e16:	07eb      	lsls	r3, r5, #31
  409e18:	d509      	bpl.n	409e2e <_dtoa_r+0xbce>
  409e1a:	4638      	mov	r0, r7
  409e1c:	4641      	mov	r1, r8
  409e1e:	e9d6 2300 	ldrd	r2, r3, [r6]
  409e22:	f002 fb47 	bl	40c4b4 <__aeabi_dmul>
  409e26:	f10a 0a01 	add.w	sl, sl, #1
  409e2a:	4607      	mov	r7, r0
  409e2c:	4688      	mov	r8, r1
  409e2e:	106d      	asrs	r5, r5, #1
  409e30:	f106 0608 	add.w	r6, r6, #8
  409e34:	d1ef      	bne.n	409e16 <_dtoa_r+0xbb6>
  409e36:	e608      	b.n	409a4a <_dtoa_r+0x7ea>
  409e38:	6871      	ldr	r1, [r6, #4]
  409e3a:	4620      	mov	r0, r4
  409e3c:	f001 fa10 	bl	40b260 <_Balloc>
  409e40:	6933      	ldr	r3, [r6, #16]
  409e42:	3302      	adds	r3, #2
  409e44:	009a      	lsls	r2, r3, #2
  409e46:	4605      	mov	r5, r0
  409e48:	f106 010c 	add.w	r1, r6, #12
  409e4c:	300c      	adds	r0, #12
  409e4e:	f7fc fd9f 	bl	406990 <memcpy>
  409e52:	4629      	mov	r1, r5
  409e54:	2201      	movs	r2, #1
  409e56:	4620      	mov	r0, r4
  409e58:	f001 fbae 	bl	40b5b8 <__lshift>
  409e5c:	9006      	str	r0, [sp, #24]
  409e5e:	e4b5      	b.n	4097cc <_dtoa_r+0x56c>
  409e60:	2b39      	cmp	r3, #57	; 0x39
  409e62:	f8cd b018 	str.w	fp, [sp, #24]
  409e66:	46d0      	mov	r8, sl
  409e68:	f000 80a5 	beq.w	409fb6 <_dtoa_r+0xd56>
  409e6c:	f103 0a01 	add.w	sl, r3, #1
  409e70:	46b3      	mov	fp, r6
  409e72:	f887 a000 	strb.w	sl, [r7]
  409e76:	1c7d      	adds	r5, r7, #1
  409e78:	9e06      	ldr	r6, [sp, #24]
  409e7a:	e571      	b.n	409960 <_dtoa_r+0x700>
  409e7c:	465a      	mov	r2, fp
  409e7e:	46d0      	mov	r8, sl
  409e80:	46b3      	mov	fp, r6
  409e82:	469a      	mov	sl, r3
  409e84:	4616      	mov	r6, r2
  409e86:	e54f      	b.n	409928 <_dtoa_r+0x6c8>
  409e88:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409e8a:	495e      	ldr	r1, [pc, #376]	; (40a004 <_dtoa_r+0xda4>)
  409e8c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  409e90:	462a      	mov	r2, r5
  409e92:	4633      	mov	r3, r6
  409e94:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  409e98:	f002 fb0c 	bl	40c4b4 <__aeabi_dmul>
  409e9c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  409ea0:	4638      	mov	r0, r7
  409ea2:	4641      	mov	r1, r8
  409ea4:	f002 fdb6 	bl	40ca14 <__aeabi_d2iz>
  409ea8:	4605      	mov	r5, r0
  409eaa:	f002 fa9d 	bl	40c3e8 <__aeabi_i2d>
  409eae:	460b      	mov	r3, r1
  409eb0:	4602      	mov	r2, r0
  409eb2:	4641      	mov	r1, r8
  409eb4:	4638      	mov	r0, r7
  409eb6:	f002 f949 	bl	40c14c <__aeabi_dsub>
  409eba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409ebc:	460f      	mov	r7, r1
  409ebe:	9904      	ldr	r1, [sp, #16]
  409ec0:	3530      	adds	r5, #48	; 0x30
  409ec2:	2b01      	cmp	r3, #1
  409ec4:	700d      	strb	r5, [r1, #0]
  409ec6:	4606      	mov	r6, r0
  409ec8:	f101 0501 	add.w	r5, r1, #1
  409ecc:	d026      	beq.n	409f1c <_dtoa_r+0xcbc>
  409ece:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409ed0:	9a04      	ldr	r2, [sp, #16]
  409ed2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 40a010 <_dtoa_r+0xdb0>
  409ed6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  409eda:	4413      	add	r3, r2
  409edc:	f04f 0a00 	mov.w	sl, #0
  409ee0:	4699      	mov	r9, r3
  409ee2:	4652      	mov	r2, sl
  409ee4:	465b      	mov	r3, fp
  409ee6:	4630      	mov	r0, r6
  409ee8:	4639      	mov	r1, r7
  409eea:	f002 fae3 	bl	40c4b4 <__aeabi_dmul>
  409eee:	460f      	mov	r7, r1
  409ef0:	4606      	mov	r6, r0
  409ef2:	f002 fd8f 	bl	40ca14 <__aeabi_d2iz>
  409ef6:	4680      	mov	r8, r0
  409ef8:	f002 fa76 	bl	40c3e8 <__aeabi_i2d>
  409efc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  409f00:	4602      	mov	r2, r0
  409f02:	460b      	mov	r3, r1
  409f04:	4630      	mov	r0, r6
  409f06:	4639      	mov	r1, r7
  409f08:	f002 f920 	bl	40c14c <__aeabi_dsub>
  409f0c:	f805 8b01 	strb.w	r8, [r5], #1
  409f10:	454d      	cmp	r5, r9
  409f12:	4606      	mov	r6, r0
  409f14:	460f      	mov	r7, r1
  409f16:	d1e4      	bne.n	409ee2 <_dtoa_r+0xc82>
  409f18:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409f1c:	4b3b      	ldr	r3, [pc, #236]	; (40a00c <_dtoa_r+0xdac>)
  409f1e:	2200      	movs	r2, #0
  409f20:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  409f24:	f002 f914 	bl	40c150 <__adddf3>
  409f28:	4632      	mov	r2, r6
  409f2a:	463b      	mov	r3, r7
  409f2c:	f002 fd34 	bl	40c998 <__aeabi_dcmplt>
  409f30:	2800      	cmp	r0, #0
  409f32:	d046      	beq.n	409fc2 <_dtoa_r+0xd62>
  409f34:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409f36:	9302      	str	r3, [sp, #8]
  409f38:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  409f3c:	f7ff bb43 	b.w	4095c6 <_dtoa_r+0x366>
  409f40:	f04f 0800 	mov.w	r8, #0
  409f44:	4646      	mov	r6, r8
  409f46:	e6a9      	b.n	409c9c <_dtoa_r+0xa3c>
  409f48:	9b08      	ldr	r3, [sp, #32]
  409f4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409f4c:	1a9d      	subs	r5, r3, r2
  409f4e:	2300      	movs	r3, #0
  409f50:	f7ff bb71 	b.w	409636 <_dtoa_r+0x3d6>
  409f54:	9b18      	ldr	r3, [sp, #96]	; 0x60
  409f56:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409f58:	9d08      	ldr	r5, [sp, #32]
  409f5a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  409f5e:	f7ff bb6a 	b.w	409636 <_dtoa_r+0x3d6>
  409f62:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  409f66:	f04f 0a02 	mov.w	sl, #2
  409f6a:	e56e      	b.n	409a4a <_dtoa_r+0x7ea>
  409f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409f6e:	2b00      	cmp	r3, #0
  409f70:	f43f aeb8 	beq.w	409ce4 <_dtoa_r+0xa84>
  409f74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409f76:	2b00      	cmp	r3, #0
  409f78:	f77f aede 	ble.w	409d38 <_dtoa_r+0xad8>
  409f7c:	2200      	movs	r2, #0
  409f7e:	4b24      	ldr	r3, [pc, #144]	; (40a010 <_dtoa_r+0xdb0>)
  409f80:	4638      	mov	r0, r7
  409f82:	4641      	mov	r1, r8
  409f84:	f002 fa96 	bl	40c4b4 <__aeabi_dmul>
  409f88:	4607      	mov	r7, r0
  409f8a:	4688      	mov	r8, r1
  409f8c:	f10a 0001 	add.w	r0, sl, #1
  409f90:	f002 fa2a 	bl	40c3e8 <__aeabi_i2d>
  409f94:	463a      	mov	r2, r7
  409f96:	4643      	mov	r3, r8
  409f98:	f002 fa8c 	bl	40c4b4 <__aeabi_dmul>
  409f9c:	2200      	movs	r2, #0
  409f9e:	4b17      	ldr	r3, [pc, #92]	; (409ffc <_dtoa_r+0xd9c>)
  409fa0:	f002 f8d6 	bl	40c150 <__adddf3>
  409fa4:	9a02      	ldr	r2, [sp, #8]
  409fa6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409fa8:	9312      	str	r3, [sp, #72]	; 0x48
  409faa:	3a01      	subs	r2, #1
  409fac:	4605      	mov	r5, r0
  409fae:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  409fb2:	9215      	str	r2, [sp, #84]	; 0x54
  409fb4:	e56a      	b.n	409a8c <_dtoa_r+0x82c>
  409fb6:	2239      	movs	r2, #57	; 0x39
  409fb8:	46b3      	mov	fp, r6
  409fba:	703a      	strb	r2, [r7, #0]
  409fbc:	9e06      	ldr	r6, [sp, #24]
  409fbe:	1c7d      	adds	r5, r7, #1
  409fc0:	e4c0      	b.n	409944 <_dtoa_r+0x6e4>
  409fc2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  409fc6:	2000      	movs	r0, #0
  409fc8:	4910      	ldr	r1, [pc, #64]	; (40a00c <_dtoa_r+0xdac>)
  409fca:	f002 f8bf 	bl	40c14c <__aeabi_dsub>
  409fce:	4632      	mov	r2, r6
  409fd0:	463b      	mov	r3, r7
  409fd2:	f002 fcff 	bl	40c9d4 <__aeabi_dcmpgt>
  409fd6:	b908      	cbnz	r0, 409fdc <_dtoa_r+0xd7c>
  409fd8:	e6ae      	b.n	409d38 <_dtoa_r+0xad8>
  409fda:	4615      	mov	r5, r2
  409fdc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  409fe0:	2b30      	cmp	r3, #48	; 0x30
  409fe2:	f105 32ff 	add.w	r2, r5, #4294967295
  409fe6:	d0f8      	beq.n	409fda <_dtoa_r+0xd7a>
  409fe8:	e5d7      	b.n	409b9a <_dtoa_r+0x93a>
  409fea:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409fee:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409ff0:	9302      	str	r3, [sp, #8]
  409ff2:	f7ff bae8 	b.w	4095c6 <_dtoa_r+0x366>
  409ff6:	970c      	str	r7, [sp, #48]	; 0x30
  409ff8:	f7ff bba5 	b.w	409746 <_dtoa_r+0x4e6>
  409ffc:	401c0000 	.word	0x401c0000
  40a000:	40140000 	.word	0x40140000
  40a004:	0040d768 	.word	0x0040d768
  40a008:	0040d740 	.word	0x0040d740
  40a00c:	3fe00000 	.word	0x3fe00000
  40a010:	40240000 	.word	0x40240000
  40a014:	2b39      	cmp	r3, #57	; 0x39
  40a016:	f8cd b018 	str.w	fp, [sp, #24]
  40a01a:	46d0      	mov	r8, sl
  40a01c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40a020:	469a      	mov	sl, r3
  40a022:	d0c8      	beq.n	409fb6 <_dtoa_r+0xd56>
  40a024:	f1bb 0f00 	cmp.w	fp, #0
  40a028:	f73f aebf 	bgt.w	409daa <_dtoa_r+0xb4a>
  40a02c:	e6bf      	b.n	409dae <_dtoa_r+0xb4e>
  40a02e:	f47f aebe 	bne.w	409dae <_dtoa_r+0xb4e>
  40a032:	f01a 0f01 	tst.w	sl, #1
  40a036:	f43f aeba 	beq.w	409dae <_dtoa_r+0xb4e>
  40a03a:	e6b2      	b.n	409da2 <_dtoa_r+0xb42>
  40a03c:	f04f 0800 	mov.w	r8, #0
  40a040:	4646      	mov	r6, r8
  40a042:	e5e9      	b.n	409c18 <_dtoa_r+0x9b8>
  40a044:	4631      	mov	r1, r6
  40a046:	2300      	movs	r3, #0
  40a048:	220a      	movs	r2, #10
  40a04a:	4620      	mov	r0, r4
  40a04c:	f001 f938 	bl	40b2c0 <__multadd>
  40a050:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a052:	2b00      	cmp	r3, #0
  40a054:	4606      	mov	r6, r0
  40a056:	dd0a      	ble.n	40a06e <_dtoa_r+0xe0e>
  40a058:	930a      	str	r3, [sp, #40]	; 0x28
  40a05a:	f7ff bbaa 	b.w	4097b2 <_dtoa_r+0x552>
  40a05e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a060:	2b02      	cmp	r3, #2
  40a062:	dc23      	bgt.n	40a0ac <_dtoa_r+0xe4c>
  40a064:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a066:	e43b      	b.n	4098e0 <_dtoa_r+0x680>
  40a068:	f04f 0a02 	mov.w	sl, #2
  40a06c:	e4ed      	b.n	409a4a <_dtoa_r+0x7ea>
  40a06e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a070:	2b02      	cmp	r3, #2
  40a072:	dc1b      	bgt.n	40a0ac <_dtoa_r+0xe4c>
  40a074:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a076:	e7ef      	b.n	40a058 <_dtoa_r+0xdf8>
  40a078:	2500      	movs	r5, #0
  40a07a:	6465      	str	r5, [r4, #68]	; 0x44
  40a07c:	4629      	mov	r1, r5
  40a07e:	4620      	mov	r0, r4
  40a080:	f001 f8ee 	bl	40b260 <_Balloc>
  40a084:	f04f 33ff 	mov.w	r3, #4294967295
  40a088:	930a      	str	r3, [sp, #40]	; 0x28
  40a08a:	930f      	str	r3, [sp, #60]	; 0x3c
  40a08c:	2301      	movs	r3, #1
  40a08e:	9004      	str	r0, [sp, #16]
  40a090:	9525      	str	r5, [sp, #148]	; 0x94
  40a092:	6420      	str	r0, [r4, #64]	; 0x40
  40a094:	930b      	str	r3, [sp, #44]	; 0x2c
  40a096:	f7ff b9dd 	b.w	409454 <_dtoa_r+0x1f4>
  40a09a:	2501      	movs	r5, #1
  40a09c:	f7ff b9a5 	b.w	4093ea <_dtoa_r+0x18a>
  40a0a0:	f43f ab69 	beq.w	409776 <_dtoa_r+0x516>
  40a0a4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  40a0a8:	f7ff bbf9 	b.w	40989e <_dtoa_r+0x63e>
  40a0ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a0ae:	930a      	str	r3, [sp, #40]	; 0x28
  40a0b0:	e5e5      	b.n	409c7e <_dtoa_r+0xa1e>
  40a0b2:	bf00      	nop

0040a0b4 <__sflush_r>:
  40a0b4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40a0b8:	b29a      	uxth	r2, r3
  40a0ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a0be:	460d      	mov	r5, r1
  40a0c0:	0711      	lsls	r1, r2, #28
  40a0c2:	4680      	mov	r8, r0
  40a0c4:	d43a      	bmi.n	40a13c <__sflush_r+0x88>
  40a0c6:	686a      	ldr	r2, [r5, #4]
  40a0c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40a0cc:	2a00      	cmp	r2, #0
  40a0ce:	81ab      	strh	r3, [r5, #12]
  40a0d0:	dd6f      	ble.n	40a1b2 <__sflush_r+0xfe>
  40a0d2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40a0d4:	2c00      	cmp	r4, #0
  40a0d6:	d049      	beq.n	40a16c <__sflush_r+0xb8>
  40a0d8:	2200      	movs	r2, #0
  40a0da:	b29b      	uxth	r3, r3
  40a0dc:	f8d8 6000 	ldr.w	r6, [r8]
  40a0e0:	f8c8 2000 	str.w	r2, [r8]
  40a0e4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40a0e8:	d067      	beq.n	40a1ba <__sflush_r+0x106>
  40a0ea:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40a0ec:	075f      	lsls	r7, r3, #29
  40a0ee:	d505      	bpl.n	40a0fc <__sflush_r+0x48>
  40a0f0:	6869      	ldr	r1, [r5, #4]
  40a0f2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40a0f4:	1a52      	subs	r2, r2, r1
  40a0f6:	b10b      	cbz	r3, 40a0fc <__sflush_r+0x48>
  40a0f8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40a0fa:	1ad2      	subs	r2, r2, r3
  40a0fc:	2300      	movs	r3, #0
  40a0fe:	69e9      	ldr	r1, [r5, #28]
  40a100:	4640      	mov	r0, r8
  40a102:	47a0      	blx	r4
  40a104:	1c44      	adds	r4, r0, #1
  40a106:	d03c      	beq.n	40a182 <__sflush_r+0xce>
  40a108:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40a10c:	692a      	ldr	r2, [r5, #16]
  40a10e:	602a      	str	r2, [r5, #0]
  40a110:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40a114:	2200      	movs	r2, #0
  40a116:	81ab      	strh	r3, [r5, #12]
  40a118:	04db      	lsls	r3, r3, #19
  40a11a:	606a      	str	r2, [r5, #4]
  40a11c:	d447      	bmi.n	40a1ae <__sflush_r+0xfa>
  40a11e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40a120:	f8c8 6000 	str.w	r6, [r8]
  40a124:	b311      	cbz	r1, 40a16c <__sflush_r+0xb8>
  40a126:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40a12a:	4299      	cmp	r1, r3
  40a12c:	d002      	beq.n	40a134 <__sflush_r+0x80>
  40a12e:	4640      	mov	r0, r8
  40a130:	f000 f9de 	bl	40a4f0 <_free_r>
  40a134:	2000      	movs	r0, #0
  40a136:	6328      	str	r0, [r5, #48]	; 0x30
  40a138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a13c:	692e      	ldr	r6, [r5, #16]
  40a13e:	b1ae      	cbz	r6, 40a16c <__sflush_r+0xb8>
  40a140:	682c      	ldr	r4, [r5, #0]
  40a142:	602e      	str	r6, [r5, #0]
  40a144:	0791      	lsls	r1, r2, #30
  40a146:	bf0c      	ite	eq
  40a148:	696b      	ldreq	r3, [r5, #20]
  40a14a:	2300      	movne	r3, #0
  40a14c:	1ba4      	subs	r4, r4, r6
  40a14e:	60ab      	str	r3, [r5, #8]
  40a150:	e00a      	b.n	40a168 <__sflush_r+0xb4>
  40a152:	4623      	mov	r3, r4
  40a154:	4632      	mov	r2, r6
  40a156:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40a158:	69e9      	ldr	r1, [r5, #28]
  40a15a:	4640      	mov	r0, r8
  40a15c:	47b8      	blx	r7
  40a15e:	2800      	cmp	r0, #0
  40a160:	eba4 0400 	sub.w	r4, r4, r0
  40a164:	4406      	add	r6, r0
  40a166:	dd04      	ble.n	40a172 <__sflush_r+0xbe>
  40a168:	2c00      	cmp	r4, #0
  40a16a:	dcf2      	bgt.n	40a152 <__sflush_r+0x9e>
  40a16c:	2000      	movs	r0, #0
  40a16e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a172:	89ab      	ldrh	r3, [r5, #12]
  40a174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a178:	81ab      	strh	r3, [r5, #12]
  40a17a:	f04f 30ff 	mov.w	r0, #4294967295
  40a17e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a182:	f8d8 4000 	ldr.w	r4, [r8]
  40a186:	2c1d      	cmp	r4, #29
  40a188:	d8f3      	bhi.n	40a172 <__sflush_r+0xbe>
  40a18a:	4b19      	ldr	r3, [pc, #100]	; (40a1f0 <__sflush_r+0x13c>)
  40a18c:	40e3      	lsrs	r3, r4
  40a18e:	43db      	mvns	r3, r3
  40a190:	f013 0301 	ands.w	r3, r3, #1
  40a194:	d1ed      	bne.n	40a172 <__sflush_r+0xbe>
  40a196:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40a19a:	606b      	str	r3, [r5, #4]
  40a19c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  40a1a0:	6929      	ldr	r1, [r5, #16]
  40a1a2:	81ab      	strh	r3, [r5, #12]
  40a1a4:	04da      	lsls	r2, r3, #19
  40a1a6:	6029      	str	r1, [r5, #0]
  40a1a8:	d5b9      	bpl.n	40a11e <__sflush_r+0x6a>
  40a1aa:	2c00      	cmp	r4, #0
  40a1ac:	d1b7      	bne.n	40a11e <__sflush_r+0x6a>
  40a1ae:	6528      	str	r0, [r5, #80]	; 0x50
  40a1b0:	e7b5      	b.n	40a11e <__sflush_r+0x6a>
  40a1b2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40a1b4:	2a00      	cmp	r2, #0
  40a1b6:	dc8c      	bgt.n	40a0d2 <__sflush_r+0x1e>
  40a1b8:	e7d8      	b.n	40a16c <__sflush_r+0xb8>
  40a1ba:	2301      	movs	r3, #1
  40a1bc:	69e9      	ldr	r1, [r5, #28]
  40a1be:	4640      	mov	r0, r8
  40a1c0:	47a0      	blx	r4
  40a1c2:	1c43      	adds	r3, r0, #1
  40a1c4:	4602      	mov	r2, r0
  40a1c6:	d002      	beq.n	40a1ce <__sflush_r+0x11a>
  40a1c8:	89ab      	ldrh	r3, [r5, #12]
  40a1ca:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40a1cc:	e78e      	b.n	40a0ec <__sflush_r+0x38>
  40a1ce:	f8d8 3000 	ldr.w	r3, [r8]
  40a1d2:	2b00      	cmp	r3, #0
  40a1d4:	d0f8      	beq.n	40a1c8 <__sflush_r+0x114>
  40a1d6:	2b1d      	cmp	r3, #29
  40a1d8:	d001      	beq.n	40a1de <__sflush_r+0x12a>
  40a1da:	2b16      	cmp	r3, #22
  40a1dc:	d102      	bne.n	40a1e4 <__sflush_r+0x130>
  40a1de:	f8c8 6000 	str.w	r6, [r8]
  40a1e2:	e7c3      	b.n	40a16c <__sflush_r+0xb8>
  40a1e4:	89ab      	ldrh	r3, [r5, #12]
  40a1e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a1ea:	81ab      	strh	r3, [r5, #12]
  40a1ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a1f0:	20400001 	.word	0x20400001

0040a1f4 <_fflush_r>:
  40a1f4:	b538      	push	{r3, r4, r5, lr}
  40a1f6:	460d      	mov	r5, r1
  40a1f8:	4604      	mov	r4, r0
  40a1fa:	b108      	cbz	r0, 40a200 <_fflush_r+0xc>
  40a1fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a1fe:	b1bb      	cbz	r3, 40a230 <_fflush_r+0x3c>
  40a200:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40a204:	b188      	cbz	r0, 40a22a <_fflush_r+0x36>
  40a206:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40a208:	07db      	lsls	r3, r3, #31
  40a20a:	d401      	bmi.n	40a210 <_fflush_r+0x1c>
  40a20c:	0581      	lsls	r1, r0, #22
  40a20e:	d517      	bpl.n	40a240 <_fflush_r+0x4c>
  40a210:	4620      	mov	r0, r4
  40a212:	4629      	mov	r1, r5
  40a214:	f7ff ff4e 	bl	40a0b4 <__sflush_r>
  40a218:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40a21a:	07da      	lsls	r2, r3, #31
  40a21c:	4604      	mov	r4, r0
  40a21e:	d402      	bmi.n	40a226 <_fflush_r+0x32>
  40a220:	89ab      	ldrh	r3, [r5, #12]
  40a222:	059b      	lsls	r3, r3, #22
  40a224:	d507      	bpl.n	40a236 <_fflush_r+0x42>
  40a226:	4620      	mov	r0, r4
  40a228:	bd38      	pop	{r3, r4, r5, pc}
  40a22a:	4604      	mov	r4, r0
  40a22c:	4620      	mov	r0, r4
  40a22e:	bd38      	pop	{r3, r4, r5, pc}
  40a230:	f000 f838 	bl	40a2a4 <__sinit>
  40a234:	e7e4      	b.n	40a200 <_fflush_r+0xc>
  40a236:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40a238:	f000 fc04 	bl	40aa44 <__retarget_lock_release_recursive>
  40a23c:	4620      	mov	r0, r4
  40a23e:	bd38      	pop	{r3, r4, r5, pc}
  40a240:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40a242:	f000 fbfd 	bl	40aa40 <__retarget_lock_acquire_recursive>
  40a246:	e7e3      	b.n	40a210 <_fflush_r+0x1c>

0040a248 <_cleanup_r>:
  40a248:	4901      	ldr	r1, [pc, #4]	; (40a250 <_cleanup_r+0x8>)
  40a24a:	f000 bbaf 	b.w	40a9ac <_fwalk_reent>
  40a24e:	bf00      	nop
  40a250:	0040bfdd 	.word	0x0040bfdd

0040a254 <std.isra.0>:
  40a254:	b510      	push	{r4, lr}
  40a256:	2300      	movs	r3, #0
  40a258:	4604      	mov	r4, r0
  40a25a:	8181      	strh	r1, [r0, #12]
  40a25c:	81c2      	strh	r2, [r0, #14]
  40a25e:	6003      	str	r3, [r0, #0]
  40a260:	6043      	str	r3, [r0, #4]
  40a262:	6083      	str	r3, [r0, #8]
  40a264:	6643      	str	r3, [r0, #100]	; 0x64
  40a266:	6103      	str	r3, [r0, #16]
  40a268:	6143      	str	r3, [r0, #20]
  40a26a:	6183      	str	r3, [r0, #24]
  40a26c:	4619      	mov	r1, r3
  40a26e:	2208      	movs	r2, #8
  40a270:	305c      	adds	r0, #92	; 0x5c
  40a272:	f7fc fc27 	bl	406ac4 <memset>
  40a276:	4807      	ldr	r0, [pc, #28]	; (40a294 <std.isra.0+0x40>)
  40a278:	4907      	ldr	r1, [pc, #28]	; (40a298 <std.isra.0+0x44>)
  40a27a:	4a08      	ldr	r2, [pc, #32]	; (40a29c <std.isra.0+0x48>)
  40a27c:	4b08      	ldr	r3, [pc, #32]	; (40a2a0 <std.isra.0+0x4c>)
  40a27e:	6220      	str	r0, [r4, #32]
  40a280:	61e4      	str	r4, [r4, #28]
  40a282:	6261      	str	r1, [r4, #36]	; 0x24
  40a284:	62a2      	str	r2, [r4, #40]	; 0x28
  40a286:	62e3      	str	r3, [r4, #44]	; 0x2c
  40a288:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40a28c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40a290:	f000 bbd2 	b.w	40aa38 <__retarget_lock_init_recursive>
  40a294:	0040bbc5 	.word	0x0040bbc5
  40a298:	0040bbe9 	.word	0x0040bbe9
  40a29c:	0040bc25 	.word	0x0040bc25
  40a2a0:	0040bc45 	.word	0x0040bc45

0040a2a4 <__sinit>:
  40a2a4:	b510      	push	{r4, lr}
  40a2a6:	4604      	mov	r4, r0
  40a2a8:	4812      	ldr	r0, [pc, #72]	; (40a2f4 <__sinit+0x50>)
  40a2aa:	f000 fbc9 	bl	40aa40 <__retarget_lock_acquire_recursive>
  40a2ae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40a2b0:	b9d2      	cbnz	r2, 40a2e8 <__sinit+0x44>
  40a2b2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40a2b6:	4810      	ldr	r0, [pc, #64]	; (40a2f8 <__sinit+0x54>)
  40a2b8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40a2bc:	2103      	movs	r1, #3
  40a2be:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40a2c2:	63e0      	str	r0, [r4, #60]	; 0x3c
  40a2c4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40a2c8:	6860      	ldr	r0, [r4, #4]
  40a2ca:	2104      	movs	r1, #4
  40a2cc:	f7ff ffc2 	bl	40a254 <std.isra.0>
  40a2d0:	2201      	movs	r2, #1
  40a2d2:	2109      	movs	r1, #9
  40a2d4:	68a0      	ldr	r0, [r4, #8]
  40a2d6:	f7ff ffbd 	bl	40a254 <std.isra.0>
  40a2da:	2202      	movs	r2, #2
  40a2dc:	2112      	movs	r1, #18
  40a2de:	68e0      	ldr	r0, [r4, #12]
  40a2e0:	f7ff ffb8 	bl	40a254 <std.isra.0>
  40a2e4:	2301      	movs	r3, #1
  40a2e6:	63a3      	str	r3, [r4, #56]	; 0x38
  40a2e8:	4802      	ldr	r0, [pc, #8]	; (40a2f4 <__sinit+0x50>)
  40a2ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40a2ee:	f000 bba9 	b.w	40aa44 <__retarget_lock_release_recursive>
  40a2f2:	bf00      	nop
  40a2f4:	2040c4c0 	.word	0x2040c4c0
  40a2f8:	0040a249 	.word	0x0040a249

0040a2fc <__sfp_lock_acquire>:
  40a2fc:	4801      	ldr	r0, [pc, #4]	; (40a304 <__sfp_lock_acquire+0x8>)
  40a2fe:	f000 bb9f 	b.w	40aa40 <__retarget_lock_acquire_recursive>
  40a302:	bf00      	nop
  40a304:	2040c4d4 	.word	0x2040c4d4

0040a308 <__sfp_lock_release>:
  40a308:	4801      	ldr	r0, [pc, #4]	; (40a310 <__sfp_lock_release+0x8>)
  40a30a:	f000 bb9b 	b.w	40aa44 <__retarget_lock_release_recursive>
  40a30e:	bf00      	nop
  40a310:	2040c4d4 	.word	0x2040c4d4

0040a314 <__libc_fini_array>:
  40a314:	b538      	push	{r3, r4, r5, lr}
  40a316:	4c0a      	ldr	r4, [pc, #40]	; (40a340 <__libc_fini_array+0x2c>)
  40a318:	4d0a      	ldr	r5, [pc, #40]	; (40a344 <__libc_fini_array+0x30>)
  40a31a:	1b64      	subs	r4, r4, r5
  40a31c:	10a4      	asrs	r4, r4, #2
  40a31e:	d00a      	beq.n	40a336 <__libc_fini_array+0x22>
  40a320:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40a324:	3b01      	subs	r3, #1
  40a326:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40a32a:	3c01      	subs	r4, #1
  40a32c:	f855 3904 	ldr.w	r3, [r5], #-4
  40a330:	4798      	blx	r3
  40a332:	2c00      	cmp	r4, #0
  40a334:	d1f9      	bne.n	40a32a <__libc_fini_array+0x16>
  40a336:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40a33a:	f003 bb0b 	b.w	40d954 <_fini>
  40a33e:	bf00      	nop
  40a340:	0040d964 	.word	0x0040d964
  40a344:	0040d960 	.word	0x0040d960

0040a348 <__fputwc>:
  40a348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a34c:	b082      	sub	sp, #8
  40a34e:	4680      	mov	r8, r0
  40a350:	4689      	mov	r9, r1
  40a352:	4614      	mov	r4, r2
  40a354:	f000 fb54 	bl	40aa00 <__locale_mb_cur_max>
  40a358:	2801      	cmp	r0, #1
  40a35a:	d036      	beq.n	40a3ca <__fputwc+0x82>
  40a35c:	464a      	mov	r2, r9
  40a35e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40a362:	a901      	add	r1, sp, #4
  40a364:	4640      	mov	r0, r8
  40a366:	f001 fd47 	bl	40bdf8 <_wcrtomb_r>
  40a36a:	1c42      	adds	r2, r0, #1
  40a36c:	4606      	mov	r6, r0
  40a36e:	d025      	beq.n	40a3bc <__fputwc+0x74>
  40a370:	b3a8      	cbz	r0, 40a3de <__fputwc+0x96>
  40a372:	f89d e004 	ldrb.w	lr, [sp, #4]
  40a376:	2500      	movs	r5, #0
  40a378:	f10d 0a04 	add.w	sl, sp, #4
  40a37c:	e009      	b.n	40a392 <__fputwc+0x4a>
  40a37e:	6823      	ldr	r3, [r4, #0]
  40a380:	1c5a      	adds	r2, r3, #1
  40a382:	6022      	str	r2, [r4, #0]
  40a384:	f883 e000 	strb.w	lr, [r3]
  40a388:	3501      	adds	r5, #1
  40a38a:	42b5      	cmp	r5, r6
  40a38c:	d227      	bcs.n	40a3de <__fputwc+0x96>
  40a38e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40a392:	68a3      	ldr	r3, [r4, #8]
  40a394:	3b01      	subs	r3, #1
  40a396:	2b00      	cmp	r3, #0
  40a398:	60a3      	str	r3, [r4, #8]
  40a39a:	daf0      	bge.n	40a37e <__fputwc+0x36>
  40a39c:	69a7      	ldr	r7, [r4, #24]
  40a39e:	42bb      	cmp	r3, r7
  40a3a0:	4671      	mov	r1, lr
  40a3a2:	4622      	mov	r2, r4
  40a3a4:	4640      	mov	r0, r8
  40a3a6:	db02      	blt.n	40a3ae <__fputwc+0x66>
  40a3a8:	f1be 0f0a 	cmp.w	lr, #10
  40a3ac:	d1e7      	bne.n	40a37e <__fputwc+0x36>
  40a3ae:	f001 fccb 	bl	40bd48 <__swbuf_r>
  40a3b2:	1c43      	adds	r3, r0, #1
  40a3b4:	d1e8      	bne.n	40a388 <__fputwc+0x40>
  40a3b6:	b002      	add	sp, #8
  40a3b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a3bc:	89a3      	ldrh	r3, [r4, #12]
  40a3be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a3c2:	81a3      	strh	r3, [r4, #12]
  40a3c4:	b002      	add	sp, #8
  40a3c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a3ca:	f109 33ff 	add.w	r3, r9, #4294967295
  40a3ce:	2bfe      	cmp	r3, #254	; 0xfe
  40a3d0:	d8c4      	bhi.n	40a35c <__fputwc+0x14>
  40a3d2:	fa5f fe89 	uxtb.w	lr, r9
  40a3d6:	4606      	mov	r6, r0
  40a3d8:	f88d e004 	strb.w	lr, [sp, #4]
  40a3dc:	e7cb      	b.n	40a376 <__fputwc+0x2e>
  40a3de:	4648      	mov	r0, r9
  40a3e0:	b002      	add	sp, #8
  40a3e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a3e6:	bf00      	nop

0040a3e8 <_fputwc_r>:
  40a3e8:	b530      	push	{r4, r5, lr}
  40a3ea:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40a3ec:	f013 0f01 	tst.w	r3, #1
  40a3f0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40a3f4:	4614      	mov	r4, r2
  40a3f6:	b083      	sub	sp, #12
  40a3f8:	4605      	mov	r5, r0
  40a3fa:	b29a      	uxth	r2, r3
  40a3fc:	d101      	bne.n	40a402 <_fputwc_r+0x1a>
  40a3fe:	0590      	lsls	r0, r2, #22
  40a400:	d51c      	bpl.n	40a43c <_fputwc_r+0x54>
  40a402:	0490      	lsls	r0, r2, #18
  40a404:	d406      	bmi.n	40a414 <_fputwc_r+0x2c>
  40a406:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40a408:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40a40c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40a410:	81a3      	strh	r3, [r4, #12]
  40a412:	6662      	str	r2, [r4, #100]	; 0x64
  40a414:	4628      	mov	r0, r5
  40a416:	4622      	mov	r2, r4
  40a418:	f7ff ff96 	bl	40a348 <__fputwc>
  40a41c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a41e:	07da      	lsls	r2, r3, #31
  40a420:	4605      	mov	r5, r0
  40a422:	d402      	bmi.n	40a42a <_fputwc_r+0x42>
  40a424:	89a3      	ldrh	r3, [r4, #12]
  40a426:	059b      	lsls	r3, r3, #22
  40a428:	d502      	bpl.n	40a430 <_fputwc_r+0x48>
  40a42a:	4628      	mov	r0, r5
  40a42c:	b003      	add	sp, #12
  40a42e:	bd30      	pop	{r4, r5, pc}
  40a430:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a432:	f000 fb07 	bl	40aa44 <__retarget_lock_release_recursive>
  40a436:	4628      	mov	r0, r5
  40a438:	b003      	add	sp, #12
  40a43a:	bd30      	pop	{r4, r5, pc}
  40a43c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a43e:	9101      	str	r1, [sp, #4]
  40a440:	f000 fafe 	bl	40aa40 <__retarget_lock_acquire_recursive>
  40a444:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a448:	9901      	ldr	r1, [sp, #4]
  40a44a:	b29a      	uxth	r2, r3
  40a44c:	e7d9      	b.n	40a402 <_fputwc_r+0x1a>
  40a44e:	bf00      	nop

0040a450 <_malloc_trim_r>:
  40a450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a452:	4f24      	ldr	r7, [pc, #144]	; (40a4e4 <_malloc_trim_r+0x94>)
  40a454:	460c      	mov	r4, r1
  40a456:	4606      	mov	r6, r0
  40a458:	f000 fef6 	bl	40b248 <__malloc_lock>
  40a45c:	68bb      	ldr	r3, [r7, #8]
  40a45e:	685d      	ldr	r5, [r3, #4]
  40a460:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40a464:	310f      	adds	r1, #15
  40a466:	f025 0503 	bic.w	r5, r5, #3
  40a46a:	4429      	add	r1, r5
  40a46c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40a470:	f021 010f 	bic.w	r1, r1, #15
  40a474:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40a478:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40a47c:	db07      	blt.n	40a48e <_malloc_trim_r+0x3e>
  40a47e:	2100      	movs	r1, #0
  40a480:	4630      	mov	r0, r6
  40a482:	f001 fb8d 	bl	40bba0 <_sbrk_r>
  40a486:	68bb      	ldr	r3, [r7, #8]
  40a488:	442b      	add	r3, r5
  40a48a:	4298      	cmp	r0, r3
  40a48c:	d004      	beq.n	40a498 <_malloc_trim_r+0x48>
  40a48e:	4630      	mov	r0, r6
  40a490:	f000 fee0 	bl	40b254 <__malloc_unlock>
  40a494:	2000      	movs	r0, #0
  40a496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a498:	4261      	negs	r1, r4
  40a49a:	4630      	mov	r0, r6
  40a49c:	f001 fb80 	bl	40bba0 <_sbrk_r>
  40a4a0:	3001      	adds	r0, #1
  40a4a2:	d00d      	beq.n	40a4c0 <_malloc_trim_r+0x70>
  40a4a4:	4b10      	ldr	r3, [pc, #64]	; (40a4e8 <_malloc_trim_r+0x98>)
  40a4a6:	68ba      	ldr	r2, [r7, #8]
  40a4a8:	6819      	ldr	r1, [r3, #0]
  40a4aa:	1b2d      	subs	r5, r5, r4
  40a4ac:	f045 0501 	orr.w	r5, r5, #1
  40a4b0:	4630      	mov	r0, r6
  40a4b2:	1b09      	subs	r1, r1, r4
  40a4b4:	6055      	str	r5, [r2, #4]
  40a4b6:	6019      	str	r1, [r3, #0]
  40a4b8:	f000 fecc 	bl	40b254 <__malloc_unlock>
  40a4bc:	2001      	movs	r0, #1
  40a4be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a4c0:	2100      	movs	r1, #0
  40a4c2:	4630      	mov	r0, r6
  40a4c4:	f001 fb6c 	bl	40bba0 <_sbrk_r>
  40a4c8:	68ba      	ldr	r2, [r7, #8]
  40a4ca:	1a83      	subs	r3, r0, r2
  40a4cc:	2b0f      	cmp	r3, #15
  40a4ce:	ddde      	ble.n	40a48e <_malloc_trim_r+0x3e>
  40a4d0:	4c06      	ldr	r4, [pc, #24]	; (40a4ec <_malloc_trim_r+0x9c>)
  40a4d2:	4905      	ldr	r1, [pc, #20]	; (40a4e8 <_malloc_trim_r+0x98>)
  40a4d4:	6824      	ldr	r4, [r4, #0]
  40a4d6:	f043 0301 	orr.w	r3, r3, #1
  40a4da:	1b00      	subs	r0, r0, r4
  40a4dc:	6053      	str	r3, [r2, #4]
  40a4de:	6008      	str	r0, [r1, #0]
  40a4e0:	e7d5      	b.n	40a48e <_malloc_trim_r+0x3e>
  40a4e2:	bf00      	nop
  40a4e4:	204005e0 	.word	0x204005e0
  40a4e8:	2040c40c 	.word	0x2040c40c
  40a4ec:	204009e8 	.word	0x204009e8

0040a4f0 <_free_r>:
  40a4f0:	2900      	cmp	r1, #0
  40a4f2:	d044      	beq.n	40a57e <_free_r+0x8e>
  40a4f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a4f8:	460d      	mov	r5, r1
  40a4fa:	4680      	mov	r8, r0
  40a4fc:	f000 fea4 	bl	40b248 <__malloc_lock>
  40a500:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40a504:	4969      	ldr	r1, [pc, #420]	; (40a6ac <_free_r+0x1bc>)
  40a506:	f027 0301 	bic.w	r3, r7, #1
  40a50a:	f1a5 0408 	sub.w	r4, r5, #8
  40a50e:	18e2      	adds	r2, r4, r3
  40a510:	688e      	ldr	r6, [r1, #8]
  40a512:	6850      	ldr	r0, [r2, #4]
  40a514:	42b2      	cmp	r2, r6
  40a516:	f020 0003 	bic.w	r0, r0, #3
  40a51a:	d05e      	beq.n	40a5da <_free_r+0xea>
  40a51c:	07fe      	lsls	r6, r7, #31
  40a51e:	6050      	str	r0, [r2, #4]
  40a520:	d40b      	bmi.n	40a53a <_free_r+0x4a>
  40a522:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40a526:	1be4      	subs	r4, r4, r7
  40a528:	f101 0e08 	add.w	lr, r1, #8
  40a52c:	68a5      	ldr	r5, [r4, #8]
  40a52e:	4575      	cmp	r5, lr
  40a530:	443b      	add	r3, r7
  40a532:	d06d      	beq.n	40a610 <_free_r+0x120>
  40a534:	68e7      	ldr	r7, [r4, #12]
  40a536:	60ef      	str	r7, [r5, #12]
  40a538:	60bd      	str	r5, [r7, #8]
  40a53a:	1815      	adds	r5, r2, r0
  40a53c:	686d      	ldr	r5, [r5, #4]
  40a53e:	07ed      	lsls	r5, r5, #31
  40a540:	d53e      	bpl.n	40a5c0 <_free_r+0xd0>
  40a542:	f043 0201 	orr.w	r2, r3, #1
  40a546:	6062      	str	r2, [r4, #4]
  40a548:	50e3      	str	r3, [r4, r3]
  40a54a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40a54e:	d217      	bcs.n	40a580 <_free_r+0x90>
  40a550:	08db      	lsrs	r3, r3, #3
  40a552:	1c58      	adds	r0, r3, #1
  40a554:	109a      	asrs	r2, r3, #2
  40a556:	684d      	ldr	r5, [r1, #4]
  40a558:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40a55c:	60a7      	str	r7, [r4, #8]
  40a55e:	2301      	movs	r3, #1
  40a560:	4093      	lsls	r3, r2
  40a562:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40a566:	432b      	orrs	r3, r5
  40a568:	3a08      	subs	r2, #8
  40a56a:	60e2      	str	r2, [r4, #12]
  40a56c:	604b      	str	r3, [r1, #4]
  40a56e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40a572:	60fc      	str	r4, [r7, #12]
  40a574:	4640      	mov	r0, r8
  40a576:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a57a:	f000 be6b 	b.w	40b254 <__malloc_unlock>
  40a57e:	4770      	bx	lr
  40a580:	0a5a      	lsrs	r2, r3, #9
  40a582:	2a04      	cmp	r2, #4
  40a584:	d852      	bhi.n	40a62c <_free_r+0x13c>
  40a586:	099a      	lsrs	r2, r3, #6
  40a588:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40a58c:	00ff      	lsls	r7, r7, #3
  40a58e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40a592:	19c8      	adds	r0, r1, r7
  40a594:	59ca      	ldr	r2, [r1, r7]
  40a596:	3808      	subs	r0, #8
  40a598:	4290      	cmp	r0, r2
  40a59a:	d04f      	beq.n	40a63c <_free_r+0x14c>
  40a59c:	6851      	ldr	r1, [r2, #4]
  40a59e:	f021 0103 	bic.w	r1, r1, #3
  40a5a2:	428b      	cmp	r3, r1
  40a5a4:	d232      	bcs.n	40a60c <_free_r+0x11c>
  40a5a6:	6892      	ldr	r2, [r2, #8]
  40a5a8:	4290      	cmp	r0, r2
  40a5aa:	d1f7      	bne.n	40a59c <_free_r+0xac>
  40a5ac:	68c3      	ldr	r3, [r0, #12]
  40a5ae:	60a0      	str	r0, [r4, #8]
  40a5b0:	60e3      	str	r3, [r4, #12]
  40a5b2:	609c      	str	r4, [r3, #8]
  40a5b4:	60c4      	str	r4, [r0, #12]
  40a5b6:	4640      	mov	r0, r8
  40a5b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a5bc:	f000 be4a 	b.w	40b254 <__malloc_unlock>
  40a5c0:	6895      	ldr	r5, [r2, #8]
  40a5c2:	4f3b      	ldr	r7, [pc, #236]	; (40a6b0 <_free_r+0x1c0>)
  40a5c4:	42bd      	cmp	r5, r7
  40a5c6:	4403      	add	r3, r0
  40a5c8:	d040      	beq.n	40a64c <_free_r+0x15c>
  40a5ca:	68d0      	ldr	r0, [r2, #12]
  40a5cc:	60e8      	str	r0, [r5, #12]
  40a5ce:	f043 0201 	orr.w	r2, r3, #1
  40a5d2:	6085      	str	r5, [r0, #8]
  40a5d4:	6062      	str	r2, [r4, #4]
  40a5d6:	50e3      	str	r3, [r4, r3]
  40a5d8:	e7b7      	b.n	40a54a <_free_r+0x5a>
  40a5da:	07ff      	lsls	r7, r7, #31
  40a5dc:	4403      	add	r3, r0
  40a5de:	d407      	bmi.n	40a5f0 <_free_r+0x100>
  40a5e0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40a5e4:	1aa4      	subs	r4, r4, r2
  40a5e6:	4413      	add	r3, r2
  40a5e8:	68a0      	ldr	r0, [r4, #8]
  40a5ea:	68e2      	ldr	r2, [r4, #12]
  40a5ec:	60c2      	str	r2, [r0, #12]
  40a5ee:	6090      	str	r0, [r2, #8]
  40a5f0:	4a30      	ldr	r2, [pc, #192]	; (40a6b4 <_free_r+0x1c4>)
  40a5f2:	6812      	ldr	r2, [r2, #0]
  40a5f4:	f043 0001 	orr.w	r0, r3, #1
  40a5f8:	4293      	cmp	r3, r2
  40a5fa:	6060      	str	r0, [r4, #4]
  40a5fc:	608c      	str	r4, [r1, #8]
  40a5fe:	d3b9      	bcc.n	40a574 <_free_r+0x84>
  40a600:	4b2d      	ldr	r3, [pc, #180]	; (40a6b8 <_free_r+0x1c8>)
  40a602:	4640      	mov	r0, r8
  40a604:	6819      	ldr	r1, [r3, #0]
  40a606:	f7ff ff23 	bl	40a450 <_malloc_trim_r>
  40a60a:	e7b3      	b.n	40a574 <_free_r+0x84>
  40a60c:	4610      	mov	r0, r2
  40a60e:	e7cd      	b.n	40a5ac <_free_r+0xbc>
  40a610:	1811      	adds	r1, r2, r0
  40a612:	6849      	ldr	r1, [r1, #4]
  40a614:	07c9      	lsls	r1, r1, #31
  40a616:	d444      	bmi.n	40a6a2 <_free_r+0x1b2>
  40a618:	6891      	ldr	r1, [r2, #8]
  40a61a:	68d2      	ldr	r2, [r2, #12]
  40a61c:	60ca      	str	r2, [r1, #12]
  40a61e:	4403      	add	r3, r0
  40a620:	f043 0001 	orr.w	r0, r3, #1
  40a624:	6091      	str	r1, [r2, #8]
  40a626:	6060      	str	r0, [r4, #4]
  40a628:	50e3      	str	r3, [r4, r3]
  40a62a:	e7a3      	b.n	40a574 <_free_r+0x84>
  40a62c:	2a14      	cmp	r2, #20
  40a62e:	d816      	bhi.n	40a65e <_free_r+0x16e>
  40a630:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40a634:	00ff      	lsls	r7, r7, #3
  40a636:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40a63a:	e7aa      	b.n	40a592 <_free_r+0xa2>
  40a63c:	10aa      	asrs	r2, r5, #2
  40a63e:	2301      	movs	r3, #1
  40a640:	684d      	ldr	r5, [r1, #4]
  40a642:	4093      	lsls	r3, r2
  40a644:	432b      	orrs	r3, r5
  40a646:	604b      	str	r3, [r1, #4]
  40a648:	4603      	mov	r3, r0
  40a64a:	e7b0      	b.n	40a5ae <_free_r+0xbe>
  40a64c:	f043 0201 	orr.w	r2, r3, #1
  40a650:	614c      	str	r4, [r1, #20]
  40a652:	610c      	str	r4, [r1, #16]
  40a654:	60e5      	str	r5, [r4, #12]
  40a656:	60a5      	str	r5, [r4, #8]
  40a658:	6062      	str	r2, [r4, #4]
  40a65a:	50e3      	str	r3, [r4, r3]
  40a65c:	e78a      	b.n	40a574 <_free_r+0x84>
  40a65e:	2a54      	cmp	r2, #84	; 0x54
  40a660:	d806      	bhi.n	40a670 <_free_r+0x180>
  40a662:	0b1a      	lsrs	r2, r3, #12
  40a664:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40a668:	00ff      	lsls	r7, r7, #3
  40a66a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40a66e:	e790      	b.n	40a592 <_free_r+0xa2>
  40a670:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40a674:	d806      	bhi.n	40a684 <_free_r+0x194>
  40a676:	0bda      	lsrs	r2, r3, #15
  40a678:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40a67c:	00ff      	lsls	r7, r7, #3
  40a67e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40a682:	e786      	b.n	40a592 <_free_r+0xa2>
  40a684:	f240 5054 	movw	r0, #1364	; 0x554
  40a688:	4282      	cmp	r2, r0
  40a68a:	d806      	bhi.n	40a69a <_free_r+0x1aa>
  40a68c:	0c9a      	lsrs	r2, r3, #18
  40a68e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40a692:	00ff      	lsls	r7, r7, #3
  40a694:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40a698:	e77b      	b.n	40a592 <_free_r+0xa2>
  40a69a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40a69e:	257e      	movs	r5, #126	; 0x7e
  40a6a0:	e777      	b.n	40a592 <_free_r+0xa2>
  40a6a2:	f043 0101 	orr.w	r1, r3, #1
  40a6a6:	6061      	str	r1, [r4, #4]
  40a6a8:	6013      	str	r3, [r2, #0]
  40a6aa:	e763      	b.n	40a574 <_free_r+0x84>
  40a6ac:	204005e0 	.word	0x204005e0
  40a6b0:	204005e8 	.word	0x204005e8
  40a6b4:	204009ec 	.word	0x204009ec
  40a6b8:	2040c43c 	.word	0x2040c43c

0040a6bc <__sfvwrite_r>:
  40a6bc:	6893      	ldr	r3, [r2, #8]
  40a6be:	2b00      	cmp	r3, #0
  40a6c0:	d073      	beq.n	40a7aa <__sfvwrite_r+0xee>
  40a6c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a6c6:	898b      	ldrh	r3, [r1, #12]
  40a6c8:	b083      	sub	sp, #12
  40a6ca:	460c      	mov	r4, r1
  40a6cc:	0719      	lsls	r1, r3, #28
  40a6ce:	9000      	str	r0, [sp, #0]
  40a6d0:	4616      	mov	r6, r2
  40a6d2:	d526      	bpl.n	40a722 <__sfvwrite_r+0x66>
  40a6d4:	6922      	ldr	r2, [r4, #16]
  40a6d6:	b322      	cbz	r2, 40a722 <__sfvwrite_r+0x66>
  40a6d8:	f013 0002 	ands.w	r0, r3, #2
  40a6dc:	6835      	ldr	r5, [r6, #0]
  40a6de:	d02c      	beq.n	40a73a <__sfvwrite_r+0x7e>
  40a6e0:	f04f 0900 	mov.w	r9, #0
  40a6e4:	4fb0      	ldr	r7, [pc, #704]	; (40a9a8 <__sfvwrite_r+0x2ec>)
  40a6e6:	46c8      	mov	r8, r9
  40a6e8:	46b2      	mov	sl, r6
  40a6ea:	45b8      	cmp	r8, r7
  40a6ec:	4643      	mov	r3, r8
  40a6ee:	464a      	mov	r2, r9
  40a6f0:	bf28      	it	cs
  40a6f2:	463b      	movcs	r3, r7
  40a6f4:	9800      	ldr	r0, [sp, #0]
  40a6f6:	f1b8 0f00 	cmp.w	r8, #0
  40a6fa:	d050      	beq.n	40a79e <__sfvwrite_r+0xe2>
  40a6fc:	69e1      	ldr	r1, [r4, #28]
  40a6fe:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40a700:	47b0      	blx	r6
  40a702:	2800      	cmp	r0, #0
  40a704:	dd58      	ble.n	40a7b8 <__sfvwrite_r+0xfc>
  40a706:	f8da 3008 	ldr.w	r3, [sl, #8]
  40a70a:	1a1b      	subs	r3, r3, r0
  40a70c:	4481      	add	r9, r0
  40a70e:	eba8 0800 	sub.w	r8, r8, r0
  40a712:	f8ca 3008 	str.w	r3, [sl, #8]
  40a716:	2b00      	cmp	r3, #0
  40a718:	d1e7      	bne.n	40a6ea <__sfvwrite_r+0x2e>
  40a71a:	2000      	movs	r0, #0
  40a71c:	b003      	add	sp, #12
  40a71e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a722:	4621      	mov	r1, r4
  40a724:	9800      	ldr	r0, [sp, #0]
  40a726:	f7fe fc91 	bl	40904c <__swsetup_r>
  40a72a:	2800      	cmp	r0, #0
  40a72c:	f040 8133 	bne.w	40a996 <__sfvwrite_r+0x2da>
  40a730:	89a3      	ldrh	r3, [r4, #12]
  40a732:	6835      	ldr	r5, [r6, #0]
  40a734:	f013 0002 	ands.w	r0, r3, #2
  40a738:	d1d2      	bne.n	40a6e0 <__sfvwrite_r+0x24>
  40a73a:	f013 0901 	ands.w	r9, r3, #1
  40a73e:	d145      	bne.n	40a7cc <__sfvwrite_r+0x110>
  40a740:	464f      	mov	r7, r9
  40a742:	9601      	str	r6, [sp, #4]
  40a744:	b337      	cbz	r7, 40a794 <__sfvwrite_r+0xd8>
  40a746:	059a      	lsls	r2, r3, #22
  40a748:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40a74c:	f140 8083 	bpl.w	40a856 <__sfvwrite_r+0x19a>
  40a750:	4547      	cmp	r7, r8
  40a752:	46c3      	mov	fp, r8
  40a754:	f0c0 80ab 	bcc.w	40a8ae <__sfvwrite_r+0x1f2>
  40a758:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40a75c:	f040 80ac 	bne.w	40a8b8 <__sfvwrite_r+0x1fc>
  40a760:	6820      	ldr	r0, [r4, #0]
  40a762:	46ba      	mov	sl, r7
  40a764:	465a      	mov	r2, fp
  40a766:	4649      	mov	r1, r9
  40a768:	f000 fd0a 	bl	40b180 <memmove>
  40a76c:	68a2      	ldr	r2, [r4, #8]
  40a76e:	6823      	ldr	r3, [r4, #0]
  40a770:	eba2 0208 	sub.w	r2, r2, r8
  40a774:	445b      	add	r3, fp
  40a776:	60a2      	str	r2, [r4, #8]
  40a778:	6023      	str	r3, [r4, #0]
  40a77a:	9a01      	ldr	r2, [sp, #4]
  40a77c:	6893      	ldr	r3, [r2, #8]
  40a77e:	eba3 030a 	sub.w	r3, r3, sl
  40a782:	44d1      	add	r9, sl
  40a784:	eba7 070a 	sub.w	r7, r7, sl
  40a788:	6093      	str	r3, [r2, #8]
  40a78a:	2b00      	cmp	r3, #0
  40a78c:	d0c5      	beq.n	40a71a <__sfvwrite_r+0x5e>
  40a78e:	89a3      	ldrh	r3, [r4, #12]
  40a790:	2f00      	cmp	r7, #0
  40a792:	d1d8      	bne.n	40a746 <__sfvwrite_r+0x8a>
  40a794:	f8d5 9000 	ldr.w	r9, [r5]
  40a798:	686f      	ldr	r7, [r5, #4]
  40a79a:	3508      	adds	r5, #8
  40a79c:	e7d2      	b.n	40a744 <__sfvwrite_r+0x88>
  40a79e:	f8d5 9000 	ldr.w	r9, [r5]
  40a7a2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40a7a6:	3508      	adds	r5, #8
  40a7a8:	e79f      	b.n	40a6ea <__sfvwrite_r+0x2e>
  40a7aa:	2000      	movs	r0, #0
  40a7ac:	4770      	bx	lr
  40a7ae:	4621      	mov	r1, r4
  40a7b0:	9800      	ldr	r0, [sp, #0]
  40a7b2:	f7ff fd1f 	bl	40a1f4 <_fflush_r>
  40a7b6:	b370      	cbz	r0, 40a816 <__sfvwrite_r+0x15a>
  40a7b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a7bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a7c0:	f04f 30ff 	mov.w	r0, #4294967295
  40a7c4:	81a3      	strh	r3, [r4, #12]
  40a7c6:	b003      	add	sp, #12
  40a7c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a7cc:	4681      	mov	r9, r0
  40a7ce:	4633      	mov	r3, r6
  40a7d0:	464e      	mov	r6, r9
  40a7d2:	46a8      	mov	r8, r5
  40a7d4:	469a      	mov	sl, r3
  40a7d6:	464d      	mov	r5, r9
  40a7d8:	b34e      	cbz	r6, 40a82e <__sfvwrite_r+0x172>
  40a7da:	b380      	cbz	r0, 40a83e <__sfvwrite_r+0x182>
  40a7dc:	6820      	ldr	r0, [r4, #0]
  40a7de:	6923      	ldr	r3, [r4, #16]
  40a7e0:	6962      	ldr	r2, [r4, #20]
  40a7e2:	45b1      	cmp	r9, r6
  40a7e4:	46cb      	mov	fp, r9
  40a7e6:	bf28      	it	cs
  40a7e8:	46b3      	movcs	fp, r6
  40a7ea:	4298      	cmp	r0, r3
  40a7ec:	465f      	mov	r7, fp
  40a7ee:	d904      	bls.n	40a7fa <__sfvwrite_r+0x13e>
  40a7f0:	68a3      	ldr	r3, [r4, #8]
  40a7f2:	4413      	add	r3, r2
  40a7f4:	459b      	cmp	fp, r3
  40a7f6:	f300 80a6 	bgt.w	40a946 <__sfvwrite_r+0x28a>
  40a7fa:	4593      	cmp	fp, r2
  40a7fc:	db4b      	blt.n	40a896 <__sfvwrite_r+0x1da>
  40a7fe:	4613      	mov	r3, r2
  40a800:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40a802:	69e1      	ldr	r1, [r4, #28]
  40a804:	9800      	ldr	r0, [sp, #0]
  40a806:	462a      	mov	r2, r5
  40a808:	47b8      	blx	r7
  40a80a:	1e07      	subs	r7, r0, #0
  40a80c:	ddd4      	ble.n	40a7b8 <__sfvwrite_r+0xfc>
  40a80e:	ebb9 0907 	subs.w	r9, r9, r7
  40a812:	d0cc      	beq.n	40a7ae <__sfvwrite_r+0xf2>
  40a814:	2001      	movs	r0, #1
  40a816:	f8da 3008 	ldr.w	r3, [sl, #8]
  40a81a:	1bdb      	subs	r3, r3, r7
  40a81c:	443d      	add	r5, r7
  40a81e:	1bf6      	subs	r6, r6, r7
  40a820:	f8ca 3008 	str.w	r3, [sl, #8]
  40a824:	2b00      	cmp	r3, #0
  40a826:	f43f af78 	beq.w	40a71a <__sfvwrite_r+0x5e>
  40a82a:	2e00      	cmp	r6, #0
  40a82c:	d1d5      	bne.n	40a7da <__sfvwrite_r+0x11e>
  40a82e:	f108 0308 	add.w	r3, r8, #8
  40a832:	e913 0060 	ldmdb	r3, {r5, r6}
  40a836:	4698      	mov	r8, r3
  40a838:	3308      	adds	r3, #8
  40a83a:	2e00      	cmp	r6, #0
  40a83c:	d0f9      	beq.n	40a832 <__sfvwrite_r+0x176>
  40a83e:	4632      	mov	r2, r6
  40a840:	210a      	movs	r1, #10
  40a842:	4628      	mov	r0, r5
  40a844:	f000 fc4c 	bl	40b0e0 <memchr>
  40a848:	2800      	cmp	r0, #0
  40a84a:	f000 80a1 	beq.w	40a990 <__sfvwrite_r+0x2d4>
  40a84e:	3001      	adds	r0, #1
  40a850:	eba0 0905 	sub.w	r9, r0, r5
  40a854:	e7c2      	b.n	40a7dc <__sfvwrite_r+0x120>
  40a856:	6820      	ldr	r0, [r4, #0]
  40a858:	6923      	ldr	r3, [r4, #16]
  40a85a:	4298      	cmp	r0, r3
  40a85c:	d802      	bhi.n	40a864 <__sfvwrite_r+0x1a8>
  40a85e:	6963      	ldr	r3, [r4, #20]
  40a860:	429f      	cmp	r7, r3
  40a862:	d25d      	bcs.n	40a920 <__sfvwrite_r+0x264>
  40a864:	45b8      	cmp	r8, r7
  40a866:	bf28      	it	cs
  40a868:	46b8      	movcs	r8, r7
  40a86a:	4642      	mov	r2, r8
  40a86c:	4649      	mov	r1, r9
  40a86e:	f000 fc87 	bl	40b180 <memmove>
  40a872:	68a3      	ldr	r3, [r4, #8]
  40a874:	6822      	ldr	r2, [r4, #0]
  40a876:	eba3 0308 	sub.w	r3, r3, r8
  40a87a:	4442      	add	r2, r8
  40a87c:	60a3      	str	r3, [r4, #8]
  40a87e:	6022      	str	r2, [r4, #0]
  40a880:	b10b      	cbz	r3, 40a886 <__sfvwrite_r+0x1ca>
  40a882:	46c2      	mov	sl, r8
  40a884:	e779      	b.n	40a77a <__sfvwrite_r+0xbe>
  40a886:	4621      	mov	r1, r4
  40a888:	9800      	ldr	r0, [sp, #0]
  40a88a:	f7ff fcb3 	bl	40a1f4 <_fflush_r>
  40a88e:	2800      	cmp	r0, #0
  40a890:	d192      	bne.n	40a7b8 <__sfvwrite_r+0xfc>
  40a892:	46c2      	mov	sl, r8
  40a894:	e771      	b.n	40a77a <__sfvwrite_r+0xbe>
  40a896:	465a      	mov	r2, fp
  40a898:	4629      	mov	r1, r5
  40a89a:	f000 fc71 	bl	40b180 <memmove>
  40a89e:	68a2      	ldr	r2, [r4, #8]
  40a8a0:	6823      	ldr	r3, [r4, #0]
  40a8a2:	eba2 020b 	sub.w	r2, r2, fp
  40a8a6:	445b      	add	r3, fp
  40a8a8:	60a2      	str	r2, [r4, #8]
  40a8aa:	6023      	str	r3, [r4, #0]
  40a8ac:	e7af      	b.n	40a80e <__sfvwrite_r+0x152>
  40a8ae:	6820      	ldr	r0, [r4, #0]
  40a8b0:	46b8      	mov	r8, r7
  40a8b2:	46ba      	mov	sl, r7
  40a8b4:	46bb      	mov	fp, r7
  40a8b6:	e755      	b.n	40a764 <__sfvwrite_r+0xa8>
  40a8b8:	6962      	ldr	r2, [r4, #20]
  40a8ba:	6820      	ldr	r0, [r4, #0]
  40a8bc:	6921      	ldr	r1, [r4, #16]
  40a8be:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40a8c2:	eba0 0a01 	sub.w	sl, r0, r1
  40a8c6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40a8ca:	f10a 0001 	add.w	r0, sl, #1
  40a8ce:	ea4f 0868 	mov.w	r8, r8, asr #1
  40a8d2:	4438      	add	r0, r7
  40a8d4:	4540      	cmp	r0, r8
  40a8d6:	4642      	mov	r2, r8
  40a8d8:	bf84      	itt	hi
  40a8da:	4680      	movhi	r8, r0
  40a8dc:	4642      	movhi	r2, r8
  40a8de:	055b      	lsls	r3, r3, #21
  40a8e0:	d544      	bpl.n	40a96c <__sfvwrite_r+0x2b0>
  40a8e2:	4611      	mov	r1, r2
  40a8e4:	9800      	ldr	r0, [sp, #0]
  40a8e6:	f000 f92f 	bl	40ab48 <_malloc_r>
  40a8ea:	4683      	mov	fp, r0
  40a8ec:	2800      	cmp	r0, #0
  40a8ee:	d055      	beq.n	40a99c <__sfvwrite_r+0x2e0>
  40a8f0:	4652      	mov	r2, sl
  40a8f2:	6921      	ldr	r1, [r4, #16]
  40a8f4:	f7fc f84c 	bl	406990 <memcpy>
  40a8f8:	89a3      	ldrh	r3, [r4, #12]
  40a8fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40a8fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40a902:	81a3      	strh	r3, [r4, #12]
  40a904:	eb0b 000a 	add.w	r0, fp, sl
  40a908:	eba8 030a 	sub.w	r3, r8, sl
  40a90c:	f8c4 b010 	str.w	fp, [r4, #16]
  40a910:	f8c4 8014 	str.w	r8, [r4, #20]
  40a914:	6020      	str	r0, [r4, #0]
  40a916:	60a3      	str	r3, [r4, #8]
  40a918:	46b8      	mov	r8, r7
  40a91a:	46ba      	mov	sl, r7
  40a91c:	46bb      	mov	fp, r7
  40a91e:	e721      	b.n	40a764 <__sfvwrite_r+0xa8>
  40a920:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  40a924:	42b9      	cmp	r1, r7
  40a926:	bf28      	it	cs
  40a928:	4639      	movcs	r1, r7
  40a92a:	464a      	mov	r2, r9
  40a92c:	fb91 f1f3 	sdiv	r1, r1, r3
  40a930:	9800      	ldr	r0, [sp, #0]
  40a932:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40a934:	fb03 f301 	mul.w	r3, r3, r1
  40a938:	69e1      	ldr	r1, [r4, #28]
  40a93a:	47b0      	blx	r6
  40a93c:	f1b0 0a00 	subs.w	sl, r0, #0
  40a940:	f73f af1b 	bgt.w	40a77a <__sfvwrite_r+0xbe>
  40a944:	e738      	b.n	40a7b8 <__sfvwrite_r+0xfc>
  40a946:	461a      	mov	r2, r3
  40a948:	4629      	mov	r1, r5
  40a94a:	9301      	str	r3, [sp, #4]
  40a94c:	f000 fc18 	bl	40b180 <memmove>
  40a950:	6822      	ldr	r2, [r4, #0]
  40a952:	9b01      	ldr	r3, [sp, #4]
  40a954:	9800      	ldr	r0, [sp, #0]
  40a956:	441a      	add	r2, r3
  40a958:	6022      	str	r2, [r4, #0]
  40a95a:	4621      	mov	r1, r4
  40a95c:	f7ff fc4a 	bl	40a1f4 <_fflush_r>
  40a960:	9b01      	ldr	r3, [sp, #4]
  40a962:	2800      	cmp	r0, #0
  40a964:	f47f af28 	bne.w	40a7b8 <__sfvwrite_r+0xfc>
  40a968:	461f      	mov	r7, r3
  40a96a:	e750      	b.n	40a80e <__sfvwrite_r+0x152>
  40a96c:	9800      	ldr	r0, [sp, #0]
  40a96e:	f000 ff71 	bl	40b854 <_realloc_r>
  40a972:	4683      	mov	fp, r0
  40a974:	2800      	cmp	r0, #0
  40a976:	d1c5      	bne.n	40a904 <__sfvwrite_r+0x248>
  40a978:	9d00      	ldr	r5, [sp, #0]
  40a97a:	6921      	ldr	r1, [r4, #16]
  40a97c:	4628      	mov	r0, r5
  40a97e:	f7ff fdb7 	bl	40a4f0 <_free_r>
  40a982:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a986:	220c      	movs	r2, #12
  40a988:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40a98c:	602a      	str	r2, [r5, #0]
  40a98e:	e715      	b.n	40a7bc <__sfvwrite_r+0x100>
  40a990:	f106 0901 	add.w	r9, r6, #1
  40a994:	e722      	b.n	40a7dc <__sfvwrite_r+0x120>
  40a996:	f04f 30ff 	mov.w	r0, #4294967295
  40a99a:	e6bf      	b.n	40a71c <__sfvwrite_r+0x60>
  40a99c:	9a00      	ldr	r2, [sp, #0]
  40a99e:	230c      	movs	r3, #12
  40a9a0:	6013      	str	r3, [r2, #0]
  40a9a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a9a6:	e709      	b.n	40a7bc <__sfvwrite_r+0x100>
  40a9a8:	7ffffc00 	.word	0x7ffffc00

0040a9ac <_fwalk_reent>:
  40a9ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a9b0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40a9b4:	d01f      	beq.n	40a9f6 <_fwalk_reent+0x4a>
  40a9b6:	4688      	mov	r8, r1
  40a9b8:	4606      	mov	r6, r0
  40a9ba:	f04f 0900 	mov.w	r9, #0
  40a9be:	687d      	ldr	r5, [r7, #4]
  40a9c0:	68bc      	ldr	r4, [r7, #8]
  40a9c2:	3d01      	subs	r5, #1
  40a9c4:	d411      	bmi.n	40a9ea <_fwalk_reent+0x3e>
  40a9c6:	89a3      	ldrh	r3, [r4, #12]
  40a9c8:	2b01      	cmp	r3, #1
  40a9ca:	f105 35ff 	add.w	r5, r5, #4294967295
  40a9ce:	d908      	bls.n	40a9e2 <_fwalk_reent+0x36>
  40a9d0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40a9d4:	3301      	adds	r3, #1
  40a9d6:	4621      	mov	r1, r4
  40a9d8:	4630      	mov	r0, r6
  40a9da:	d002      	beq.n	40a9e2 <_fwalk_reent+0x36>
  40a9dc:	47c0      	blx	r8
  40a9de:	ea49 0900 	orr.w	r9, r9, r0
  40a9e2:	1c6b      	adds	r3, r5, #1
  40a9e4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40a9e8:	d1ed      	bne.n	40a9c6 <_fwalk_reent+0x1a>
  40a9ea:	683f      	ldr	r7, [r7, #0]
  40a9ec:	2f00      	cmp	r7, #0
  40a9ee:	d1e6      	bne.n	40a9be <_fwalk_reent+0x12>
  40a9f0:	4648      	mov	r0, r9
  40a9f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a9f6:	46b9      	mov	r9, r7
  40a9f8:	4648      	mov	r0, r9
  40a9fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a9fe:	bf00      	nop

0040aa00 <__locale_mb_cur_max>:
  40aa00:	4b04      	ldr	r3, [pc, #16]	; (40aa14 <__locale_mb_cur_max+0x14>)
  40aa02:	4a05      	ldr	r2, [pc, #20]	; (40aa18 <__locale_mb_cur_max+0x18>)
  40aa04:	681b      	ldr	r3, [r3, #0]
  40aa06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40aa08:	2b00      	cmp	r3, #0
  40aa0a:	bf08      	it	eq
  40aa0c:	4613      	moveq	r3, r2
  40aa0e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40aa12:	4770      	bx	lr
  40aa14:	20400040 	.word	0x20400040
  40aa18:	20400474 	.word	0x20400474

0040aa1c <_localeconv_r>:
  40aa1c:	4a04      	ldr	r2, [pc, #16]	; (40aa30 <_localeconv_r+0x14>)
  40aa1e:	4b05      	ldr	r3, [pc, #20]	; (40aa34 <_localeconv_r+0x18>)
  40aa20:	6812      	ldr	r2, [r2, #0]
  40aa22:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40aa24:	2800      	cmp	r0, #0
  40aa26:	bf08      	it	eq
  40aa28:	4618      	moveq	r0, r3
  40aa2a:	30f0      	adds	r0, #240	; 0xf0
  40aa2c:	4770      	bx	lr
  40aa2e:	bf00      	nop
  40aa30:	20400040 	.word	0x20400040
  40aa34:	20400474 	.word	0x20400474

0040aa38 <__retarget_lock_init_recursive>:
  40aa38:	4770      	bx	lr
  40aa3a:	bf00      	nop

0040aa3c <__retarget_lock_close_recursive>:
  40aa3c:	4770      	bx	lr
  40aa3e:	bf00      	nop

0040aa40 <__retarget_lock_acquire_recursive>:
  40aa40:	4770      	bx	lr
  40aa42:	bf00      	nop

0040aa44 <__retarget_lock_release_recursive>:
  40aa44:	4770      	bx	lr
  40aa46:	bf00      	nop

0040aa48 <__swhatbuf_r>:
  40aa48:	b570      	push	{r4, r5, r6, lr}
  40aa4a:	460c      	mov	r4, r1
  40aa4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40aa50:	2900      	cmp	r1, #0
  40aa52:	b090      	sub	sp, #64	; 0x40
  40aa54:	4615      	mov	r5, r2
  40aa56:	461e      	mov	r6, r3
  40aa58:	db14      	blt.n	40aa84 <__swhatbuf_r+0x3c>
  40aa5a:	aa01      	add	r2, sp, #4
  40aa5c:	f001 fb20 	bl	40c0a0 <_fstat_r>
  40aa60:	2800      	cmp	r0, #0
  40aa62:	db0f      	blt.n	40aa84 <__swhatbuf_r+0x3c>
  40aa64:	9a02      	ldr	r2, [sp, #8]
  40aa66:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40aa6a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40aa6e:	fab2 f282 	clz	r2, r2
  40aa72:	0952      	lsrs	r2, r2, #5
  40aa74:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40aa78:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40aa7c:	6032      	str	r2, [r6, #0]
  40aa7e:	602b      	str	r3, [r5, #0]
  40aa80:	b010      	add	sp, #64	; 0x40
  40aa82:	bd70      	pop	{r4, r5, r6, pc}
  40aa84:	89a2      	ldrh	r2, [r4, #12]
  40aa86:	2300      	movs	r3, #0
  40aa88:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40aa8c:	6033      	str	r3, [r6, #0]
  40aa8e:	d004      	beq.n	40aa9a <__swhatbuf_r+0x52>
  40aa90:	2240      	movs	r2, #64	; 0x40
  40aa92:	4618      	mov	r0, r3
  40aa94:	602a      	str	r2, [r5, #0]
  40aa96:	b010      	add	sp, #64	; 0x40
  40aa98:	bd70      	pop	{r4, r5, r6, pc}
  40aa9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40aa9e:	602b      	str	r3, [r5, #0]
  40aaa0:	b010      	add	sp, #64	; 0x40
  40aaa2:	bd70      	pop	{r4, r5, r6, pc}

0040aaa4 <__smakebuf_r>:
  40aaa4:	898a      	ldrh	r2, [r1, #12]
  40aaa6:	0792      	lsls	r2, r2, #30
  40aaa8:	460b      	mov	r3, r1
  40aaaa:	d506      	bpl.n	40aaba <__smakebuf_r+0x16>
  40aaac:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40aab0:	2101      	movs	r1, #1
  40aab2:	601a      	str	r2, [r3, #0]
  40aab4:	611a      	str	r2, [r3, #16]
  40aab6:	6159      	str	r1, [r3, #20]
  40aab8:	4770      	bx	lr
  40aaba:	b5f0      	push	{r4, r5, r6, r7, lr}
  40aabc:	b083      	sub	sp, #12
  40aabe:	ab01      	add	r3, sp, #4
  40aac0:	466a      	mov	r2, sp
  40aac2:	460c      	mov	r4, r1
  40aac4:	4606      	mov	r6, r0
  40aac6:	f7ff ffbf 	bl	40aa48 <__swhatbuf_r>
  40aaca:	9900      	ldr	r1, [sp, #0]
  40aacc:	4605      	mov	r5, r0
  40aace:	4630      	mov	r0, r6
  40aad0:	f000 f83a 	bl	40ab48 <_malloc_r>
  40aad4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40aad8:	b1d8      	cbz	r0, 40ab12 <__smakebuf_r+0x6e>
  40aada:	9a01      	ldr	r2, [sp, #4]
  40aadc:	4f15      	ldr	r7, [pc, #84]	; (40ab34 <__smakebuf_r+0x90>)
  40aade:	9900      	ldr	r1, [sp, #0]
  40aae0:	63f7      	str	r7, [r6, #60]	; 0x3c
  40aae2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40aae6:	81a3      	strh	r3, [r4, #12]
  40aae8:	6020      	str	r0, [r4, #0]
  40aaea:	6120      	str	r0, [r4, #16]
  40aaec:	6161      	str	r1, [r4, #20]
  40aaee:	b91a      	cbnz	r2, 40aaf8 <__smakebuf_r+0x54>
  40aaf0:	432b      	orrs	r3, r5
  40aaf2:	81a3      	strh	r3, [r4, #12]
  40aaf4:	b003      	add	sp, #12
  40aaf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40aaf8:	4630      	mov	r0, r6
  40aafa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40aafe:	f001 fae3 	bl	40c0c8 <_isatty_r>
  40ab02:	b1a0      	cbz	r0, 40ab2e <__smakebuf_r+0x8a>
  40ab04:	89a3      	ldrh	r3, [r4, #12]
  40ab06:	f023 0303 	bic.w	r3, r3, #3
  40ab0a:	f043 0301 	orr.w	r3, r3, #1
  40ab0e:	b21b      	sxth	r3, r3
  40ab10:	e7ee      	b.n	40aaf0 <__smakebuf_r+0x4c>
  40ab12:	059a      	lsls	r2, r3, #22
  40ab14:	d4ee      	bmi.n	40aaf4 <__smakebuf_r+0x50>
  40ab16:	f023 0303 	bic.w	r3, r3, #3
  40ab1a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40ab1e:	f043 0302 	orr.w	r3, r3, #2
  40ab22:	2101      	movs	r1, #1
  40ab24:	81a3      	strh	r3, [r4, #12]
  40ab26:	6022      	str	r2, [r4, #0]
  40ab28:	6122      	str	r2, [r4, #16]
  40ab2a:	6161      	str	r1, [r4, #20]
  40ab2c:	e7e2      	b.n	40aaf4 <__smakebuf_r+0x50>
  40ab2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40ab32:	e7dd      	b.n	40aaf0 <__smakebuf_r+0x4c>
  40ab34:	0040a249 	.word	0x0040a249

0040ab38 <malloc>:
  40ab38:	4b02      	ldr	r3, [pc, #8]	; (40ab44 <malloc+0xc>)
  40ab3a:	4601      	mov	r1, r0
  40ab3c:	6818      	ldr	r0, [r3, #0]
  40ab3e:	f000 b803 	b.w	40ab48 <_malloc_r>
  40ab42:	bf00      	nop
  40ab44:	20400040 	.word	0x20400040

0040ab48 <_malloc_r>:
  40ab48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ab4c:	f101 060b 	add.w	r6, r1, #11
  40ab50:	2e16      	cmp	r6, #22
  40ab52:	b083      	sub	sp, #12
  40ab54:	4605      	mov	r5, r0
  40ab56:	f240 809e 	bls.w	40ac96 <_malloc_r+0x14e>
  40ab5a:	f036 0607 	bics.w	r6, r6, #7
  40ab5e:	f100 80bd 	bmi.w	40acdc <_malloc_r+0x194>
  40ab62:	42b1      	cmp	r1, r6
  40ab64:	f200 80ba 	bhi.w	40acdc <_malloc_r+0x194>
  40ab68:	f000 fb6e 	bl	40b248 <__malloc_lock>
  40ab6c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40ab70:	f0c0 8293 	bcc.w	40b09a <_malloc_r+0x552>
  40ab74:	0a73      	lsrs	r3, r6, #9
  40ab76:	f000 80b8 	beq.w	40acea <_malloc_r+0x1a2>
  40ab7a:	2b04      	cmp	r3, #4
  40ab7c:	f200 8179 	bhi.w	40ae72 <_malloc_r+0x32a>
  40ab80:	09b3      	lsrs	r3, r6, #6
  40ab82:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40ab86:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40ab8a:	00c3      	lsls	r3, r0, #3
  40ab8c:	4fbf      	ldr	r7, [pc, #764]	; (40ae8c <_malloc_r+0x344>)
  40ab8e:	443b      	add	r3, r7
  40ab90:	f1a3 0108 	sub.w	r1, r3, #8
  40ab94:	685c      	ldr	r4, [r3, #4]
  40ab96:	42a1      	cmp	r1, r4
  40ab98:	d106      	bne.n	40aba8 <_malloc_r+0x60>
  40ab9a:	e00c      	b.n	40abb6 <_malloc_r+0x6e>
  40ab9c:	2a00      	cmp	r2, #0
  40ab9e:	f280 80aa 	bge.w	40acf6 <_malloc_r+0x1ae>
  40aba2:	68e4      	ldr	r4, [r4, #12]
  40aba4:	42a1      	cmp	r1, r4
  40aba6:	d006      	beq.n	40abb6 <_malloc_r+0x6e>
  40aba8:	6863      	ldr	r3, [r4, #4]
  40abaa:	f023 0303 	bic.w	r3, r3, #3
  40abae:	1b9a      	subs	r2, r3, r6
  40abb0:	2a0f      	cmp	r2, #15
  40abb2:	ddf3      	ble.n	40ab9c <_malloc_r+0x54>
  40abb4:	4670      	mov	r0, lr
  40abb6:	693c      	ldr	r4, [r7, #16]
  40abb8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40aea0 <_malloc_r+0x358>
  40abbc:	4574      	cmp	r4, lr
  40abbe:	f000 81ab 	beq.w	40af18 <_malloc_r+0x3d0>
  40abc2:	6863      	ldr	r3, [r4, #4]
  40abc4:	f023 0303 	bic.w	r3, r3, #3
  40abc8:	1b9a      	subs	r2, r3, r6
  40abca:	2a0f      	cmp	r2, #15
  40abcc:	f300 8190 	bgt.w	40aef0 <_malloc_r+0x3a8>
  40abd0:	2a00      	cmp	r2, #0
  40abd2:	f8c7 e014 	str.w	lr, [r7, #20]
  40abd6:	f8c7 e010 	str.w	lr, [r7, #16]
  40abda:	f280 809d 	bge.w	40ad18 <_malloc_r+0x1d0>
  40abde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40abe2:	f080 8161 	bcs.w	40aea8 <_malloc_r+0x360>
  40abe6:	08db      	lsrs	r3, r3, #3
  40abe8:	f103 0c01 	add.w	ip, r3, #1
  40abec:	1099      	asrs	r1, r3, #2
  40abee:	687a      	ldr	r2, [r7, #4]
  40abf0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40abf4:	f8c4 8008 	str.w	r8, [r4, #8]
  40abf8:	2301      	movs	r3, #1
  40abfa:	408b      	lsls	r3, r1
  40abfc:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40ac00:	4313      	orrs	r3, r2
  40ac02:	3908      	subs	r1, #8
  40ac04:	60e1      	str	r1, [r4, #12]
  40ac06:	607b      	str	r3, [r7, #4]
  40ac08:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40ac0c:	f8c8 400c 	str.w	r4, [r8, #12]
  40ac10:	1082      	asrs	r2, r0, #2
  40ac12:	2401      	movs	r4, #1
  40ac14:	4094      	lsls	r4, r2
  40ac16:	429c      	cmp	r4, r3
  40ac18:	f200 808b 	bhi.w	40ad32 <_malloc_r+0x1ea>
  40ac1c:	421c      	tst	r4, r3
  40ac1e:	d106      	bne.n	40ac2e <_malloc_r+0xe6>
  40ac20:	f020 0003 	bic.w	r0, r0, #3
  40ac24:	0064      	lsls	r4, r4, #1
  40ac26:	421c      	tst	r4, r3
  40ac28:	f100 0004 	add.w	r0, r0, #4
  40ac2c:	d0fa      	beq.n	40ac24 <_malloc_r+0xdc>
  40ac2e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40ac32:	46cc      	mov	ip, r9
  40ac34:	4680      	mov	r8, r0
  40ac36:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40ac3a:	459c      	cmp	ip, r3
  40ac3c:	d107      	bne.n	40ac4e <_malloc_r+0x106>
  40ac3e:	e16d      	b.n	40af1c <_malloc_r+0x3d4>
  40ac40:	2a00      	cmp	r2, #0
  40ac42:	f280 817b 	bge.w	40af3c <_malloc_r+0x3f4>
  40ac46:	68db      	ldr	r3, [r3, #12]
  40ac48:	459c      	cmp	ip, r3
  40ac4a:	f000 8167 	beq.w	40af1c <_malloc_r+0x3d4>
  40ac4e:	6859      	ldr	r1, [r3, #4]
  40ac50:	f021 0103 	bic.w	r1, r1, #3
  40ac54:	1b8a      	subs	r2, r1, r6
  40ac56:	2a0f      	cmp	r2, #15
  40ac58:	ddf2      	ble.n	40ac40 <_malloc_r+0xf8>
  40ac5a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40ac5e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40ac62:	9300      	str	r3, [sp, #0]
  40ac64:	199c      	adds	r4, r3, r6
  40ac66:	4628      	mov	r0, r5
  40ac68:	f046 0601 	orr.w	r6, r6, #1
  40ac6c:	f042 0501 	orr.w	r5, r2, #1
  40ac70:	605e      	str	r6, [r3, #4]
  40ac72:	f8c8 c00c 	str.w	ip, [r8, #12]
  40ac76:	f8cc 8008 	str.w	r8, [ip, #8]
  40ac7a:	617c      	str	r4, [r7, #20]
  40ac7c:	613c      	str	r4, [r7, #16]
  40ac7e:	f8c4 e00c 	str.w	lr, [r4, #12]
  40ac82:	f8c4 e008 	str.w	lr, [r4, #8]
  40ac86:	6065      	str	r5, [r4, #4]
  40ac88:	505a      	str	r2, [r3, r1]
  40ac8a:	f000 fae3 	bl	40b254 <__malloc_unlock>
  40ac8e:	9b00      	ldr	r3, [sp, #0]
  40ac90:	f103 0408 	add.w	r4, r3, #8
  40ac94:	e01e      	b.n	40acd4 <_malloc_r+0x18c>
  40ac96:	2910      	cmp	r1, #16
  40ac98:	d820      	bhi.n	40acdc <_malloc_r+0x194>
  40ac9a:	f000 fad5 	bl	40b248 <__malloc_lock>
  40ac9e:	2610      	movs	r6, #16
  40aca0:	2318      	movs	r3, #24
  40aca2:	2002      	movs	r0, #2
  40aca4:	4f79      	ldr	r7, [pc, #484]	; (40ae8c <_malloc_r+0x344>)
  40aca6:	443b      	add	r3, r7
  40aca8:	f1a3 0208 	sub.w	r2, r3, #8
  40acac:	685c      	ldr	r4, [r3, #4]
  40acae:	4294      	cmp	r4, r2
  40acb0:	f000 813d 	beq.w	40af2e <_malloc_r+0x3e6>
  40acb4:	6863      	ldr	r3, [r4, #4]
  40acb6:	68e1      	ldr	r1, [r4, #12]
  40acb8:	68a6      	ldr	r6, [r4, #8]
  40acba:	f023 0303 	bic.w	r3, r3, #3
  40acbe:	4423      	add	r3, r4
  40acc0:	4628      	mov	r0, r5
  40acc2:	685a      	ldr	r2, [r3, #4]
  40acc4:	60f1      	str	r1, [r6, #12]
  40acc6:	f042 0201 	orr.w	r2, r2, #1
  40acca:	608e      	str	r6, [r1, #8]
  40accc:	605a      	str	r2, [r3, #4]
  40acce:	f000 fac1 	bl	40b254 <__malloc_unlock>
  40acd2:	3408      	adds	r4, #8
  40acd4:	4620      	mov	r0, r4
  40acd6:	b003      	add	sp, #12
  40acd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40acdc:	2400      	movs	r4, #0
  40acde:	230c      	movs	r3, #12
  40ace0:	4620      	mov	r0, r4
  40ace2:	602b      	str	r3, [r5, #0]
  40ace4:	b003      	add	sp, #12
  40ace6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40acea:	2040      	movs	r0, #64	; 0x40
  40acec:	f44f 7300 	mov.w	r3, #512	; 0x200
  40acf0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40acf4:	e74a      	b.n	40ab8c <_malloc_r+0x44>
  40acf6:	4423      	add	r3, r4
  40acf8:	68e1      	ldr	r1, [r4, #12]
  40acfa:	685a      	ldr	r2, [r3, #4]
  40acfc:	68a6      	ldr	r6, [r4, #8]
  40acfe:	f042 0201 	orr.w	r2, r2, #1
  40ad02:	60f1      	str	r1, [r6, #12]
  40ad04:	4628      	mov	r0, r5
  40ad06:	608e      	str	r6, [r1, #8]
  40ad08:	605a      	str	r2, [r3, #4]
  40ad0a:	f000 faa3 	bl	40b254 <__malloc_unlock>
  40ad0e:	3408      	adds	r4, #8
  40ad10:	4620      	mov	r0, r4
  40ad12:	b003      	add	sp, #12
  40ad14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ad18:	4423      	add	r3, r4
  40ad1a:	4628      	mov	r0, r5
  40ad1c:	685a      	ldr	r2, [r3, #4]
  40ad1e:	f042 0201 	orr.w	r2, r2, #1
  40ad22:	605a      	str	r2, [r3, #4]
  40ad24:	f000 fa96 	bl	40b254 <__malloc_unlock>
  40ad28:	3408      	adds	r4, #8
  40ad2a:	4620      	mov	r0, r4
  40ad2c:	b003      	add	sp, #12
  40ad2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ad32:	68bc      	ldr	r4, [r7, #8]
  40ad34:	6863      	ldr	r3, [r4, #4]
  40ad36:	f023 0803 	bic.w	r8, r3, #3
  40ad3a:	45b0      	cmp	r8, r6
  40ad3c:	d304      	bcc.n	40ad48 <_malloc_r+0x200>
  40ad3e:	eba8 0306 	sub.w	r3, r8, r6
  40ad42:	2b0f      	cmp	r3, #15
  40ad44:	f300 8085 	bgt.w	40ae52 <_malloc_r+0x30a>
  40ad48:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40aea4 <_malloc_r+0x35c>
  40ad4c:	4b50      	ldr	r3, [pc, #320]	; (40ae90 <_malloc_r+0x348>)
  40ad4e:	f8d9 2000 	ldr.w	r2, [r9]
  40ad52:	681b      	ldr	r3, [r3, #0]
  40ad54:	3201      	adds	r2, #1
  40ad56:	4433      	add	r3, r6
  40ad58:	eb04 0a08 	add.w	sl, r4, r8
  40ad5c:	f000 8155 	beq.w	40b00a <_malloc_r+0x4c2>
  40ad60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40ad64:	330f      	adds	r3, #15
  40ad66:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40ad6a:	f02b 0b0f 	bic.w	fp, fp, #15
  40ad6e:	4659      	mov	r1, fp
  40ad70:	4628      	mov	r0, r5
  40ad72:	f000 ff15 	bl	40bba0 <_sbrk_r>
  40ad76:	1c41      	adds	r1, r0, #1
  40ad78:	4602      	mov	r2, r0
  40ad7a:	f000 80fc 	beq.w	40af76 <_malloc_r+0x42e>
  40ad7e:	4582      	cmp	sl, r0
  40ad80:	f200 80f7 	bhi.w	40af72 <_malloc_r+0x42a>
  40ad84:	4b43      	ldr	r3, [pc, #268]	; (40ae94 <_malloc_r+0x34c>)
  40ad86:	6819      	ldr	r1, [r3, #0]
  40ad88:	4459      	add	r1, fp
  40ad8a:	6019      	str	r1, [r3, #0]
  40ad8c:	f000 814d 	beq.w	40b02a <_malloc_r+0x4e2>
  40ad90:	f8d9 0000 	ldr.w	r0, [r9]
  40ad94:	3001      	adds	r0, #1
  40ad96:	bf1b      	ittet	ne
  40ad98:	eba2 0a0a 	subne.w	sl, r2, sl
  40ad9c:	4451      	addne	r1, sl
  40ad9e:	f8c9 2000 	streq.w	r2, [r9]
  40ada2:	6019      	strne	r1, [r3, #0]
  40ada4:	f012 0107 	ands.w	r1, r2, #7
  40ada8:	f000 8115 	beq.w	40afd6 <_malloc_r+0x48e>
  40adac:	f1c1 0008 	rsb	r0, r1, #8
  40adb0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40adb4:	4402      	add	r2, r0
  40adb6:	3108      	adds	r1, #8
  40adb8:	eb02 090b 	add.w	r9, r2, fp
  40adbc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40adc0:	eba1 0909 	sub.w	r9, r1, r9
  40adc4:	4649      	mov	r1, r9
  40adc6:	4628      	mov	r0, r5
  40adc8:	9301      	str	r3, [sp, #4]
  40adca:	9200      	str	r2, [sp, #0]
  40adcc:	f000 fee8 	bl	40bba0 <_sbrk_r>
  40add0:	1c43      	adds	r3, r0, #1
  40add2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40add6:	f000 8143 	beq.w	40b060 <_malloc_r+0x518>
  40adda:	1a80      	subs	r0, r0, r2
  40addc:	4448      	add	r0, r9
  40adde:	f040 0001 	orr.w	r0, r0, #1
  40ade2:	6819      	ldr	r1, [r3, #0]
  40ade4:	60ba      	str	r2, [r7, #8]
  40ade6:	4449      	add	r1, r9
  40ade8:	42bc      	cmp	r4, r7
  40adea:	6050      	str	r0, [r2, #4]
  40adec:	6019      	str	r1, [r3, #0]
  40adee:	d017      	beq.n	40ae20 <_malloc_r+0x2d8>
  40adf0:	f1b8 0f0f 	cmp.w	r8, #15
  40adf4:	f240 80fb 	bls.w	40afee <_malloc_r+0x4a6>
  40adf8:	6860      	ldr	r0, [r4, #4]
  40adfa:	f1a8 020c 	sub.w	r2, r8, #12
  40adfe:	f022 0207 	bic.w	r2, r2, #7
  40ae02:	eb04 0e02 	add.w	lr, r4, r2
  40ae06:	f000 0001 	and.w	r0, r0, #1
  40ae0a:	f04f 0c05 	mov.w	ip, #5
  40ae0e:	4310      	orrs	r0, r2
  40ae10:	2a0f      	cmp	r2, #15
  40ae12:	6060      	str	r0, [r4, #4]
  40ae14:	f8ce c004 	str.w	ip, [lr, #4]
  40ae18:	f8ce c008 	str.w	ip, [lr, #8]
  40ae1c:	f200 8117 	bhi.w	40b04e <_malloc_r+0x506>
  40ae20:	4b1d      	ldr	r3, [pc, #116]	; (40ae98 <_malloc_r+0x350>)
  40ae22:	68bc      	ldr	r4, [r7, #8]
  40ae24:	681a      	ldr	r2, [r3, #0]
  40ae26:	4291      	cmp	r1, r2
  40ae28:	bf88      	it	hi
  40ae2a:	6019      	strhi	r1, [r3, #0]
  40ae2c:	4b1b      	ldr	r3, [pc, #108]	; (40ae9c <_malloc_r+0x354>)
  40ae2e:	681a      	ldr	r2, [r3, #0]
  40ae30:	4291      	cmp	r1, r2
  40ae32:	6862      	ldr	r2, [r4, #4]
  40ae34:	bf88      	it	hi
  40ae36:	6019      	strhi	r1, [r3, #0]
  40ae38:	f022 0203 	bic.w	r2, r2, #3
  40ae3c:	4296      	cmp	r6, r2
  40ae3e:	eba2 0306 	sub.w	r3, r2, r6
  40ae42:	d801      	bhi.n	40ae48 <_malloc_r+0x300>
  40ae44:	2b0f      	cmp	r3, #15
  40ae46:	dc04      	bgt.n	40ae52 <_malloc_r+0x30a>
  40ae48:	4628      	mov	r0, r5
  40ae4a:	f000 fa03 	bl	40b254 <__malloc_unlock>
  40ae4e:	2400      	movs	r4, #0
  40ae50:	e740      	b.n	40acd4 <_malloc_r+0x18c>
  40ae52:	19a2      	adds	r2, r4, r6
  40ae54:	f043 0301 	orr.w	r3, r3, #1
  40ae58:	f046 0601 	orr.w	r6, r6, #1
  40ae5c:	6066      	str	r6, [r4, #4]
  40ae5e:	4628      	mov	r0, r5
  40ae60:	60ba      	str	r2, [r7, #8]
  40ae62:	6053      	str	r3, [r2, #4]
  40ae64:	f000 f9f6 	bl	40b254 <__malloc_unlock>
  40ae68:	3408      	adds	r4, #8
  40ae6a:	4620      	mov	r0, r4
  40ae6c:	b003      	add	sp, #12
  40ae6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ae72:	2b14      	cmp	r3, #20
  40ae74:	d971      	bls.n	40af5a <_malloc_r+0x412>
  40ae76:	2b54      	cmp	r3, #84	; 0x54
  40ae78:	f200 80a3 	bhi.w	40afc2 <_malloc_r+0x47a>
  40ae7c:	0b33      	lsrs	r3, r6, #12
  40ae7e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40ae82:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40ae86:	00c3      	lsls	r3, r0, #3
  40ae88:	e680      	b.n	40ab8c <_malloc_r+0x44>
  40ae8a:	bf00      	nop
  40ae8c:	204005e0 	.word	0x204005e0
  40ae90:	2040c43c 	.word	0x2040c43c
  40ae94:	2040c40c 	.word	0x2040c40c
  40ae98:	2040c434 	.word	0x2040c434
  40ae9c:	2040c438 	.word	0x2040c438
  40aea0:	204005e8 	.word	0x204005e8
  40aea4:	204009e8 	.word	0x204009e8
  40aea8:	0a5a      	lsrs	r2, r3, #9
  40aeaa:	2a04      	cmp	r2, #4
  40aeac:	d95b      	bls.n	40af66 <_malloc_r+0x41e>
  40aeae:	2a14      	cmp	r2, #20
  40aeb0:	f200 80ae 	bhi.w	40b010 <_malloc_r+0x4c8>
  40aeb4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40aeb8:	00c9      	lsls	r1, r1, #3
  40aeba:	325b      	adds	r2, #91	; 0x5b
  40aebc:	eb07 0c01 	add.w	ip, r7, r1
  40aec0:	5879      	ldr	r1, [r7, r1]
  40aec2:	f1ac 0c08 	sub.w	ip, ip, #8
  40aec6:	458c      	cmp	ip, r1
  40aec8:	f000 8088 	beq.w	40afdc <_malloc_r+0x494>
  40aecc:	684a      	ldr	r2, [r1, #4]
  40aece:	f022 0203 	bic.w	r2, r2, #3
  40aed2:	4293      	cmp	r3, r2
  40aed4:	d273      	bcs.n	40afbe <_malloc_r+0x476>
  40aed6:	6889      	ldr	r1, [r1, #8]
  40aed8:	458c      	cmp	ip, r1
  40aeda:	d1f7      	bne.n	40aecc <_malloc_r+0x384>
  40aedc:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40aee0:	687b      	ldr	r3, [r7, #4]
  40aee2:	60e2      	str	r2, [r4, #12]
  40aee4:	f8c4 c008 	str.w	ip, [r4, #8]
  40aee8:	6094      	str	r4, [r2, #8]
  40aeea:	f8cc 400c 	str.w	r4, [ip, #12]
  40aeee:	e68f      	b.n	40ac10 <_malloc_r+0xc8>
  40aef0:	19a1      	adds	r1, r4, r6
  40aef2:	f046 0c01 	orr.w	ip, r6, #1
  40aef6:	f042 0601 	orr.w	r6, r2, #1
  40aefa:	f8c4 c004 	str.w	ip, [r4, #4]
  40aefe:	4628      	mov	r0, r5
  40af00:	6179      	str	r1, [r7, #20]
  40af02:	6139      	str	r1, [r7, #16]
  40af04:	f8c1 e00c 	str.w	lr, [r1, #12]
  40af08:	f8c1 e008 	str.w	lr, [r1, #8]
  40af0c:	604e      	str	r6, [r1, #4]
  40af0e:	50e2      	str	r2, [r4, r3]
  40af10:	f000 f9a0 	bl	40b254 <__malloc_unlock>
  40af14:	3408      	adds	r4, #8
  40af16:	e6dd      	b.n	40acd4 <_malloc_r+0x18c>
  40af18:	687b      	ldr	r3, [r7, #4]
  40af1a:	e679      	b.n	40ac10 <_malloc_r+0xc8>
  40af1c:	f108 0801 	add.w	r8, r8, #1
  40af20:	f018 0f03 	tst.w	r8, #3
  40af24:	f10c 0c08 	add.w	ip, ip, #8
  40af28:	f47f ae85 	bne.w	40ac36 <_malloc_r+0xee>
  40af2c:	e02d      	b.n	40af8a <_malloc_r+0x442>
  40af2e:	68dc      	ldr	r4, [r3, #12]
  40af30:	42a3      	cmp	r3, r4
  40af32:	bf08      	it	eq
  40af34:	3002      	addeq	r0, #2
  40af36:	f43f ae3e 	beq.w	40abb6 <_malloc_r+0x6e>
  40af3a:	e6bb      	b.n	40acb4 <_malloc_r+0x16c>
  40af3c:	4419      	add	r1, r3
  40af3e:	461c      	mov	r4, r3
  40af40:	684a      	ldr	r2, [r1, #4]
  40af42:	68db      	ldr	r3, [r3, #12]
  40af44:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40af48:	f042 0201 	orr.w	r2, r2, #1
  40af4c:	604a      	str	r2, [r1, #4]
  40af4e:	4628      	mov	r0, r5
  40af50:	60f3      	str	r3, [r6, #12]
  40af52:	609e      	str	r6, [r3, #8]
  40af54:	f000 f97e 	bl	40b254 <__malloc_unlock>
  40af58:	e6bc      	b.n	40acd4 <_malloc_r+0x18c>
  40af5a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40af5e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40af62:	00c3      	lsls	r3, r0, #3
  40af64:	e612      	b.n	40ab8c <_malloc_r+0x44>
  40af66:	099a      	lsrs	r2, r3, #6
  40af68:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40af6c:	00c9      	lsls	r1, r1, #3
  40af6e:	3238      	adds	r2, #56	; 0x38
  40af70:	e7a4      	b.n	40aebc <_malloc_r+0x374>
  40af72:	42bc      	cmp	r4, r7
  40af74:	d054      	beq.n	40b020 <_malloc_r+0x4d8>
  40af76:	68bc      	ldr	r4, [r7, #8]
  40af78:	6862      	ldr	r2, [r4, #4]
  40af7a:	f022 0203 	bic.w	r2, r2, #3
  40af7e:	e75d      	b.n	40ae3c <_malloc_r+0x2f4>
  40af80:	f859 3908 	ldr.w	r3, [r9], #-8
  40af84:	4599      	cmp	r9, r3
  40af86:	f040 8086 	bne.w	40b096 <_malloc_r+0x54e>
  40af8a:	f010 0f03 	tst.w	r0, #3
  40af8e:	f100 30ff 	add.w	r0, r0, #4294967295
  40af92:	d1f5      	bne.n	40af80 <_malloc_r+0x438>
  40af94:	687b      	ldr	r3, [r7, #4]
  40af96:	ea23 0304 	bic.w	r3, r3, r4
  40af9a:	607b      	str	r3, [r7, #4]
  40af9c:	0064      	lsls	r4, r4, #1
  40af9e:	429c      	cmp	r4, r3
  40afa0:	f63f aec7 	bhi.w	40ad32 <_malloc_r+0x1ea>
  40afa4:	2c00      	cmp	r4, #0
  40afa6:	f43f aec4 	beq.w	40ad32 <_malloc_r+0x1ea>
  40afaa:	421c      	tst	r4, r3
  40afac:	4640      	mov	r0, r8
  40afae:	f47f ae3e 	bne.w	40ac2e <_malloc_r+0xe6>
  40afb2:	0064      	lsls	r4, r4, #1
  40afb4:	421c      	tst	r4, r3
  40afb6:	f100 0004 	add.w	r0, r0, #4
  40afba:	d0fa      	beq.n	40afb2 <_malloc_r+0x46a>
  40afbc:	e637      	b.n	40ac2e <_malloc_r+0xe6>
  40afbe:	468c      	mov	ip, r1
  40afc0:	e78c      	b.n	40aedc <_malloc_r+0x394>
  40afc2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40afc6:	d815      	bhi.n	40aff4 <_malloc_r+0x4ac>
  40afc8:	0bf3      	lsrs	r3, r6, #15
  40afca:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40afce:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40afd2:	00c3      	lsls	r3, r0, #3
  40afd4:	e5da      	b.n	40ab8c <_malloc_r+0x44>
  40afd6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40afda:	e6ed      	b.n	40adb8 <_malloc_r+0x270>
  40afdc:	687b      	ldr	r3, [r7, #4]
  40afde:	1092      	asrs	r2, r2, #2
  40afe0:	2101      	movs	r1, #1
  40afe2:	fa01 f202 	lsl.w	r2, r1, r2
  40afe6:	4313      	orrs	r3, r2
  40afe8:	607b      	str	r3, [r7, #4]
  40afea:	4662      	mov	r2, ip
  40afec:	e779      	b.n	40aee2 <_malloc_r+0x39a>
  40afee:	2301      	movs	r3, #1
  40aff0:	6053      	str	r3, [r2, #4]
  40aff2:	e729      	b.n	40ae48 <_malloc_r+0x300>
  40aff4:	f240 5254 	movw	r2, #1364	; 0x554
  40aff8:	4293      	cmp	r3, r2
  40affa:	d822      	bhi.n	40b042 <_malloc_r+0x4fa>
  40affc:	0cb3      	lsrs	r3, r6, #18
  40affe:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40b002:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40b006:	00c3      	lsls	r3, r0, #3
  40b008:	e5c0      	b.n	40ab8c <_malloc_r+0x44>
  40b00a:	f103 0b10 	add.w	fp, r3, #16
  40b00e:	e6ae      	b.n	40ad6e <_malloc_r+0x226>
  40b010:	2a54      	cmp	r2, #84	; 0x54
  40b012:	d829      	bhi.n	40b068 <_malloc_r+0x520>
  40b014:	0b1a      	lsrs	r2, r3, #12
  40b016:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40b01a:	00c9      	lsls	r1, r1, #3
  40b01c:	326e      	adds	r2, #110	; 0x6e
  40b01e:	e74d      	b.n	40aebc <_malloc_r+0x374>
  40b020:	4b20      	ldr	r3, [pc, #128]	; (40b0a4 <_malloc_r+0x55c>)
  40b022:	6819      	ldr	r1, [r3, #0]
  40b024:	4459      	add	r1, fp
  40b026:	6019      	str	r1, [r3, #0]
  40b028:	e6b2      	b.n	40ad90 <_malloc_r+0x248>
  40b02a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40b02e:	2800      	cmp	r0, #0
  40b030:	f47f aeae 	bne.w	40ad90 <_malloc_r+0x248>
  40b034:	eb08 030b 	add.w	r3, r8, fp
  40b038:	68ba      	ldr	r2, [r7, #8]
  40b03a:	f043 0301 	orr.w	r3, r3, #1
  40b03e:	6053      	str	r3, [r2, #4]
  40b040:	e6ee      	b.n	40ae20 <_malloc_r+0x2d8>
  40b042:	207f      	movs	r0, #127	; 0x7f
  40b044:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40b048:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40b04c:	e59e      	b.n	40ab8c <_malloc_r+0x44>
  40b04e:	f104 0108 	add.w	r1, r4, #8
  40b052:	4628      	mov	r0, r5
  40b054:	9300      	str	r3, [sp, #0]
  40b056:	f7ff fa4b 	bl	40a4f0 <_free_r>
  40b05a:	9b00      	ldr	r3, [sp, #0]
  40b05c:	6819      	ldr	r1, [r3, #0]
  40b05e:	e6df      	b.n	40ae20 <_malloc_r+0x2d8>
  40b060:	2001      	movs	r0, #1
  40b062:	f04f 0900 	mov.w	r9, #0
  40b066:	e6bc      	b.n	40ade2 <_malloc_r+0x29a>
  40b068:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40b06c:	d805      	bhi.n	40b07a <_malloc_r+0x532>
  40b06e:	0bda      	lsrs	r2, r3, #15
  40b070:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40b074:	00c9      	lsls	r1, r1, #3
  40b076:	3277      	adds	r2, #119	; 0x77
  40b078:	e720      	b.n	40aebc <_malloc_r+0x374>
  40b07a:	f240 5154 	movw	r1, #1364	; 0x554
  40b07e:	428a      	cmp	r2, r1
  40b080:	d805      	bhi.n	40b08e <_malloc_r+0x546>
  40b082:	0c9a      	lsrs	r2, r3, #18
  40b084:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40b088:	00c9      	lsls	r1, r1, #3
  40b08a:	327c      	adds	r2, #124	; 0x7c
  40b08c:	e716      	b.n	40aebc <_malloc_r+0x374>
  40b08e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40b092:	227e      	movs	r2, #126	; 0x7e
  40b094:	e712      	b.n	40aebc <_malloc_r+0x374>
  40b096:	687b      	ldr	r3, [r7, #4]
  40b098:	e780      	b.n	40af9c <_malloc_r+0x454>
  40b09a:	08f0      	lsrs	r0, r6, #3
  40b09c:	f106 0308 	add.w	r3, r6, #8
  40b0a0:	e600      	b.n	40aca4 <_malloc_r+0x15c>
  40b0a2:	bf00      	nop
  40b0a4:	2040c40c 	.word	0x2040c40c

0040b0a8 <__ascii_mbtowc>:
  40b0a8:	b082      	sub	sp, #8
  40b0aa:	b149      	cbz	r1, 40b0c0 <__ascii_mbtowc+0x18>
  40b0ac:	b15a      	cbz	r2, 40b0c6 <__ascii_mbtowc+0x1e>
  40b0ae:	b16b      	cbz	r3, 40b0cc <__ascii_mbtowc+0x24>
  40b0b0:	7813      	ldrb	r3, [r2, #0]
  40b0b2:	600b      	str	r3, [r1, #0]
  40b0b4:	7812      	ldrb	r2, [r2, #0]
  40b0b6:	1c10      	adds	r0, r2, #0
  40b0b8:	bf18      	it	ne
  40b0ba:	2001      	movne	r0, #1
  40b0bc:	b002      	add	sp, #8
  40b0be:	4770      	bx	lr
  40b0c0:	a901      	add	r1, sp, #4
  40b0c2:	2a00      	cmp	r2, #0
  40b0c4:	d1f3      	bne.n	40b0ae <__ascii_mbtowc+0x6>
  40b0c6:	4610      	mov	r0, r2
  40b0c8:	b002      	add	sp, #8
  40b0ca:	4770      	bx	lr
  40b0cc:	f06f 0001 	mvn.w	r0, #1
  40b0d0:	e7f4      	b.n	40b0bc <__ascii_mbtowc+0x14>
  40b0d2:	bf00      	nop
	...

0040b0e0 <memchr>:
  40b0e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40b0e4:	2a10      	cmp	r2, #16
  40b0e6:	db2b      	blt.n	40b140 <memchr+0x60>
  40b0e8:	f010 0f07 	tst.w	r0, #7
  40b0ec:	d008      	beq.n	40b100 <memchr+0x20>
  40b0ee:	f810 3b01 	ldrb.w	r3, [r0], #1
  40b0f2:	3a01      	subs	r2, #1
  40b0f4:	428b      	cmp	r3, r1
  40b0f6:	d02d      	beq.n	40b154 <memchr+0x74>
  40b0f8:	f010 0f07 	tst.w	r0, #7
  40b0fc:	b342      	cbz	r2, 40b150 <memchr+0x70>
  40b0fe:	d1f6      	bne.n	40b0ee <memchr+0xe>
  40b100:	b4f0      	push	{r4, r5, r6, r7}
  40b102:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  40b106:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40b10a:	f022 0407 	bic.w	r4, r2, #7
  40b10e:	f07f 0700 	mvns.w	r7, #0
  40b112:	2300      	movs	r3, #0
  40b114:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  40b118:	3c08      	subs	r4, #8
  40b11a:	ea85 0501 	eor.w	r5, r5, r1
  40b11e:	ea86 0601 	eor.w	r6, r6, r1
  40b122:	fa85 f547 	uadd8	r5, r5, r7
  40b126:	faa3 f587 	sel	r5, r3, r7
  40b12a:	fa86 f647 	uadd8	r6, r6, r7
  40b12e:	faa5 f687 	sel	r6, r5, r7
  40b132:	b98e      	cbnz	r6, 40b158 <memchr+0x78>
  40b134:	d1ee      	bne.n	40b114 <memchr+0x34>
  40b136:	bcf0      	pop	{r4, r5, r6, r7}
  40b138:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40b13c:	f002 0207 	and.w	r2, r2, #7
  40b140:	b132      	cbz	r2, 40b150 <memchr+0x70>
  40b142:	f810 3b01 	ldrb.w	r3, [r0], #1
  40b146:	3a01      	subs	r2, #1
  40b148:	ea83 0301 	eor.w	r3, r3, r1
  40b14c:	b113      	cbz	r3, 40b154 <memchr+0x74>
  40b14e:	d1f8      	bne.n	40b142 <memchr+0x62>
  40b150:	2000      	movs	r0, #0
  40b152:	4770      	bx	lr
  40b154:	3801      	subs	r0, #1
  40b156:	4770      	bx	lr
  40b158:	2d00      	cmp	r5, #0
  40b15a:	bf06      	itte	eq
  40b15c:	4635      	moveq	r5, r6
  40b15e:	3803      	subeq	r0, #3
  40b160:	3807      	subne	r0, #7
  40b162:	f015 0f01 	tst.w	r5, #1
  40b166:	d107      	bne.n	40b178 <memchr+0x98>
  40b168:	3001      	adds	r0, #1
  40b16a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40b16e:	bf02      	ittt	eq
  40b170:	3001      	addeq	r0, #1
  40b172:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  40b176:	3001      	addeq	r0, #1
  40b178:	bcf0      	pop	{r4, r5, r6, r7}
  40b17a:	3801      	subs	r0, #1
  40b17c:	4770      	bx	lr
  40b17e:	bf00      	nop

0040b180 <memmove>:
  40b180:	4288      	cmp	r0, r1
  40b182:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b184:	d90d      	bls.n	40b1a2 <memmove+0x22>
  40b186:	188b      	adds	r3, r1, r2
  40b188:	4298      	cmp	r0, r3
  40b18a:	d20a      	bcs.n	40b1a2 <memmove+0x22>
  40b18c:	1884      	adds	r4, r0, r2
  40b18e:	2a00      	cmp	r2, #0
  40b190:	d051      	beq.n	40b236 <memmove+0xb6>
  40b192:	4622      	mov	r2, r4
  40b194:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40b198:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40b19c:	4299      	cmp	r1, r3
  40b19e:	d1f9      	bne.n	40b194 <memmove+0x14>
  40b1a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b1a2:	2a0f      	cmp	r2, #15
  40b1a4:	d948      	bls.n	40b238 <memmove+0xb8>
  40b1a6:	ea41 0300 	orr.w	r3, r1, r0
  40b1aa:	079b      	lsls	r3, r3, #30
  40b1ac:	d146      	bne.n	40b23c <memmove+0xbc>
  40b1ae:	f100 0410 	add.w	r4, r0, #16
  40b1b2:	f101 0310 	add.w	r3, r1, #16
  40b1b6:	4615      	mov	r5, r2
  40b1b8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40b1bc:	f844 6c10 	str.w	r6, [r4, #-16]
  40b1c0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40b1c4:	f844 6c0c 	str.w	r6, [r4, #-12]
  40b1c8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40b1cc:	f844 6c08 	str.w	r6, [r4, #-8]
  40b1d0:	3d10      	subs	r5, #16
  40b1d2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40b1d6:	f844 6c04 	str.w	r6, [r4, #-4]
  40b1da:	2d0f      	cmp	r5, #15
  40b1dc:	f103 0310 	add.w	r3, r3, #16
  40b1e0:	f104 0410 	add.w	r4, r4, #16
  40b1e4:	d8e8      	bhi.n	40b1b8 <memmove+0x38>
  40b1e6:	f1a2 0310 	sub.w	r3, r2, #16
  40b1ea:	f023 030f 	bic.w	r3, r3, #15
  40b1ee:	f002 0e0f 	and.w	lr, r2, #15
  40b1f2:	3310      	adds	r3, #16
  40b1f4:	f1be 0f03 	cmp.w	lr, #3
  40b1f8:	4419      	add	r1, r3
  40b1fa:	4403      	add	r3, r0
  40b1fc:	d921      	bls.n	40b242 <memmove+0xc2>
  40b1fe:	1f1e      	subs	r6, r3, #4
  40b200:	460d      	mov	r5, r1
  40b202:	4674      	mov	r4, lr
  40b204:	3c04      	subs	r4, #4
  40b206:	f855 7b04 	ldr.w	r7, [r5], #4
  40b20a:	f846 7f04 	str.w	r7, [r6, #4]!
  40b20e:	2c03      	cmp	r4, #3
  40b210:	d8f8      	bhi.n	40b204 <memmove+0x84>
  40b212:	f1ae 0404 	sub.w	r4, lr, #4
  40b216:	f024 0403 	bic.w	r4, r4, #3
  40b21a:	3404      	adds	r4, #4
  40b21c:	4421      	add	r1, r4
  40b21e:	4423      	add	r3, r4
  40b220:	f002 0203 	and.w	r2, r2, #3
  40b224:	b162      	cbz	r2, 40b240 <memmove+0xc0>
  40b226:	3b01      	subs	r3, #1
  40b228:	440a      	add	r2, r1
  40b22a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40b22e:	f803 4f01 	strb.w	r4, [r3, #1]!
  40b232:	428a      	cmp	r2, r1
  40b234:	d1f9      	bne.n	40b22a <memmove+0xaa>
  40b236:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b238:	4603      	mov	r3, r0
  40b23a:	e7f3      	b.n	40b224 <memmove+0xa4>
  40b23c:	4603      	mov	r3, r0
  40b23e:	e7f2      	b.n	40b226 <memmove+0xa6>
  40b240:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b242:	4672      	mov	r2, lr
  40b244:	e7ee      	b.n	40b224 <memmove+0xa4>
  40b246:	bf00      	nop

0040b248 <__malloc_lock>:
  40b248:	4801      	ldr	r0, [pc, #4]	; (40b250 <__malloc_lock+0x8>)
  40b24a:	f7ff bbf9 	b.w	40aa40 <__retarget_lock_acquire_recursive>
  40b24e:	bf00      	nop
  40b250:	2040c4c4 	.word	0x2040c4c4

0040b254 <__malloc_unlock>:
  40b254:	4801      	ldr	r0, [pc, #4]	; (40b25c <__malloc_unlock+0x8>)
  40b256:	f7ff bbf5 	b.w	40aa44 <__retarget_lock_release_recursive>
  40b25a:	bf00      	nop
  40b25c:	2040c4c4 	.word	0x2040c4c4

0040b260 <_Balloc>:
  40b260:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40b262:	b570      	push	{r4, r5, r6, lr}
  40b264:	4605      	mov	r5, r0
  40b266:	460c      	mov	r4, r1
  40b268:	b14b      	cbz	r3, 40b27e <_Balloc+0x1e>
  40b26a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40b26e:	b180      	cbz	r0, 40b292 <_Balloc+0x32>
  40b270:	6802      	ldr	r2, [r0, #0]
  40b272:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40b276:	2300      	movs	r3, #0
  40b278:	6103      	str	r3, [r0, #16]
  40b27a:	60c3      	str	r3, [r0, #12]
  40b27c:	bd70      	pop	{r4, r5, r6, pc}
  40b27e:	2221      	movs	r2, #33	; 0x21
  40b280:	2104      	movs	r1, #4
  40b282:	f000 fe69 	bl	40bf58 <_calloc_r>
  40b286:	64e8      	str	r0, [r5, #76]	; 0x4c
  40b288:	4603      	mov	r3, r0
  40b28a:	2800      	cmp	r0, #0
  40b28c:	d1ed      	bne.n	40b26a <_Balloc+0xa>
  40b28e:	2000      	movs	r0, #0
  40b290:	bd70      	pop	{r4, r5, r6, pc}
  40b292:	2101      	movs	r1, #1
  40b294:	fa01 f604 	lsl.w	r6, r1, r4
  40b298:	1d72      	adds	r2, r6, #5
  40b29a:	4628      	mov	r0, r5
  40b29c:	0092      	lsls	r2, r2, #2
  40b29e:	f000 fe5b 	bl	40bf58 <_calloc_r>
  40b2a2:	2800      	cmp	r0, #0
  40b2a4:	d0f3      	beq.n	40b28e <_Balloc+0x2e>
  40b2a6:	6044      	str	r4, [r0, #4]
  40b2a8:	6086      	str	r6, [r0, #8]
  40b2aa:	e7e4      	b.n	40b276 <_Balloc+0x16>

0040b2ac <_Bfree>:
  40b2ac:	b131      	cbz	r1, 40b2bc <_Bfree+0x10>
  40b2ae:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40b2b0:	684a      	ldr	r2, [r1, #4]
  40b2b2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40b2b6:	6008      	str	r0, [r1, #0]
  40b2b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40b2bc:	4770      	bx	lr
  40b2be:	bf00      	nop

0040b2c0 <__multadd>:
  40b2c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b2c2:	690c      	ldr	r4, [r1, #16]
  40b2c4:	b083      	sub	sp, #12
  40b2c6:	460d      	mov	r5, r1
  40b2c8:	4606      	mov	r6, r0
  40b2ca:	f101 0e14 	add.w	lr, r1, #20
  40b2ce:	2700      	movs	r7, #0
  40b2d0:	f8de 0000 	ldr.w	r0, [lr]
  40b2d4:	b281      	uxth	r1, r0
  40b2d6:	fb02 3301 	mla	r3, r2, r1, r3
  40b2da:	0c01      	lsrs	r1, r0, #16
  40b2dc:	0c18      	lsrs	r0, r3, #16
  40b2de:	fb02 0101 	mla	r1, r2, r1, r0
  40b2e2:	b29b      	uxth	r3, r3
  40b2e4:	3701      	adds	r7, #1
  40b2e6:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40b2ea:	42bc      	cmp	r4, r7
  40b2ec:	f84e 3b04 	str.w	r3, [lr], #4
  40b2f0:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40b2f4:	dcec      	bgt.n	40b2d0 <__multadd+0x10>
  40b2f6:	b13b      	cbz	r3, 40b308 <__multadd+0x48>
  40b2f8:	68aa      	ldr	r2, [r5, #8]
  40b2fa:	4294      	cmp	r4, r2
  40b2fc:	da07      	bge.n	40b30e <__multadd+0x4e>
  40b2fe:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40b302:	3401      	adds	r4, #1
  40b304:	6153      	str	r3, [r2, #20]
  40b306:	612c      	str	r4, [r5, #16]
  40b308:	4628      	mov	r0, r5
  40b30a:	b003      	add	sp, #12
  40b30c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b30e:	6869      	ldr	r1, [r5, #4]
  40b310:	9301      	str	r3, [sp, #4]
  40b312:	3101      	adds	r1, #1
  40b314:	4630      	mov	r0, r6
  40b316:	f7ff ffa3 	bl	40b260 <_Balloc>
  40b31a:	692a      	ldr	r2, [r5, #16]
  40b31c:	3202      	adds	r2, #2
  40b31e:	f105 010c 	add.w	r1, r5, #12
  40b322:	4607      	mov	r7, r0
  40b324:	0092      	lsls	r2, r2, #2
  40b326:	300c      	adds	r0, #12
  40b328:	f7fb fb32 	bl	406990 <memcpy>
  40b32c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40b32e:	6869      	ldr	r1, [r5, #4]
  40b330:	9b01      	ldr	r3, [sp, #4]
  40b332:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40b336:	6028      	str	r0, [r5, #0]
  40b338:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40b33c:	463d      	mov	r5, r7
  40b33e:	e7de      	b.n	40b2fe <__multadd+0x3e>

0040b340 <__hi0bits>:
  40b340:	0c02      	lsrs	r2, r0, #16
  40b342:	0412      	lsls	r2, r2, #16
  40b344:	4603      	mov	r3, r0
  40b346:	b9b2      	cbnz	r2, 40b376 <__hi0bits+0x36>
  40b348:	0403      	lsls	r3, r0, #16
  40b34a:	2010      	movs	r0, #16
  40b34c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40b350:	bf04      	itt	eq
  40b352:	021b      	lsleq	r3, r3, #8
  40b354:	3008      	addeq	r0, #8
  40b356:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40b35a:	bf04      	itt	eq
  40b35c:	011b      	lsleq	r3, r3, #4
  40b35e:	3004      	addeq	r0, #4
  40b360:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40b364:	bf04      	itt	eq
  40b366:	009b      	lsleq	r3, r3, #2
  40b368:	3002      	addeq	r0, #2
  40b36a:	2b00      	cmp	r3, #0
  40b36c:	db02      	blt.n	40b374 <__hi0bits+0x34>
  40b36e:	005b      	lsls	r3, r3, #1
  40b370:	d403      	bmi.n	40b37a <__hi0bits+0x3a>
  40b372:	2020      	movs	r0, #32
  40b374:	4770      	bx	lr
  40b376:	2000      	movs	r0, #0
  40b378:	e7e8      	b.n	40b34c <__hi0bits+0xc>
  40b37a:	3001      	adds	r0, #1
  40b37c:	4770      	bx	lr
  40b37e:	bf00      	nop

0040b380 <__lo0bits>:
  40b380:	6803      	ldr	r3, [r0, #0]
  40b382:	f013 0207 	ands.w	r2, r3, #7
  40b386:	4601      	mov	r1, r0
  40b388:	d007      	beq.n	40b39a <__lo0bits+0x1a>
  40b38a:	07da      	lsls	r2, r3, #31
  40b38c:	d421      	bmi.n	40b3d2 <__lo0bits+0x52>
  40b38e:	0798      	lsls	r0, r3, #30
  40b390:	d421      	bmi.n	40b3d6 <__lo0bits+0x56>
  40b392:	089b      	lsrs	r3, r3, #2
  40b394:	600b      	str	r3, [r1, #0]
  40b396:	2002      	movs	r0, #2
  40b398:	4770      	bx	lr
  40b39a:	b298      	uxth	r0, r3
  40b39c:	b198      	cbz	r0, 40b3c6 <__lo0bits+0x46>
  40b39e:	4610      	mov	r0, r2
  40b3a0:	f013 0fff 	tst.w	r3, #255	; 0xff
  40b3a4:	bf04      	itt	eq
  40b3a6:	0a1b      	lsreq	r3, r3, #8
  40b3a8:	3008      	addeq	r0, #8
  40b3aa:	071a      	lsls	r2, r3, #28
  40b3ac:	bf04      	itt	eq
  40b3ae:	091b      	lsreq	r3, r3, #4
  40b3b0:	3004      	addeq	r0, #4
  40b3b2:	079a      	lsls	r2, r3, #30
  40b3b4:	bf04      	itt	eq
  40b3b6:	089b      	lsreq	r3, r3, #2
  40b3b8:	3002      	addeq	r0, #2
  40b3ba:	07da      	lsls	r2, r3, #31
  40b3bc:	d407      	bmi.n	40b3ce <__lo0bits+0x4e>
  40b3be:	085b      	lsrs	r3, r3, #1
  40b3c0:	d104      	bne.n	40b3cc <__lo0bits+0x4c>
  40b3c2:	2020      	movs	r0, #32
  40b3c4:	4770      	bx	lr
  40b3c6:	0c1b      	lsrs	r3, r3, #16
  40b3c8:	2010      	movs	r0, #16
  40b3ca:	e7e9      	b.n	40b3a0 <__lo0bits+0x20>
  40b3cc:	3001      	adds	r0, #1
  40b3ce:	600b      	str	r3, [r1, #0]
  40b3d0:	4770      	bx	lr
  40b3d2:	2000      	movs	r0, #0
  40b3d4:	4770      	bx	lr
  40b3d6:	085b      	lsrs	r3, r3, #1
  40b3d8:	600b      	str	r3, [r1, #0]
  40b3da:	2001      	movs	r0, #1
  40b3dc:	4770      	bx	lr
  40b3de:	bf00      	nop

0040b3e0 <__i2b>:
  40b3e0:	b510      	push	{r4, lr}
  40b3e2:	460c      	mov	r4, r1
  40b3e4:	2101      	movs	r1, #1
  40b3e6:	f7ff ff3b 	bl	40b260 <_Balloc>
  40b3ea:	2201      	movs	r2, #1
  40b3ec:	6144      	str	r4, [r0, #20]
  40b3ee:	6102      	str	r2, [r0, #16]
  40b3f0:	bd10      	pop	{r4, pc}
  40b3f2:	bf00      	nop

0040b3f4 <__multiply>:
  40b3f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b3f8:	690c      	ldr	r4, [r1, #16]
  40b3fa:	6915      	ldr	r5, [r2, #16]
  40b3fc:	42ac      	cmp	r4, r5
  40b3fe:	b083      	sub	sp, #12
  40b400:	468b      	mov	fp, r1
  40b402:	4616      	mov	r6, r2
  40b404:	da04      	bge.n	40b410 <__multiply+0x1c>
  40b406:	4622      	mov	r2, r4
  40b408:	46b3      	mov	fp, r6
  40b40a:	462c      	mov	r4, r5
  40b40c:	460e      	mov	r6, r1
  40b40e:	4615      	mov	r5, r2
  40b410:	f8db 3008 	ldr.w	r3, [fp, #8]
  40b414:	f8db 1004 	ldr.w	r1, [fp, #4]
  40b418:	eb04 0805 	add.w	r8, r4, r5
  40b41c:	4598      	cmp	r8, r3
  40b41e:	bfc8      	it	gt
  40b420:	3101      	addgt	r1, #1
  40b422:	f7ff ff1d 	bl	40b260 <_Balloc>
  40b426:	f100 0914 	add.w	r9, r0, #20
  40b42a:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40b42e:	45d1      	cmp	r9, sl
  40b430:	9000      	str	r0, [sp, #0]
  40b432:	d205      	bcs.n	40b440 <__multiply+0x4c>
  40b434:	464b      	mov	r3, r9
  40b436:	2100      	movs	r1, #0
  40b438:	f843 1b04 	str.w	r1, [r3], #4
  40b43c:	459a      	cmp	sl, r3
  40b43e:	d8fb      	bhi.n	40b438 <__multiply+0x44>
  40b440:	f106 0c14 	add.w	ip, r6, #20
  40b444:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40b448:	f10b 0b14 	add.w	fp, fp, #20
  40b44c:	459c      	cmp	ip, r3
  40b44e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40b452:	d24c      	bcs.n	40b4ee <__multiply+0xfa>
  40b454:	f8cd a004 	str.w	sl, [sp, #4]
  40b458:	469a      	mov	sl, r3
  40b45a:	f8dc 5000 	ldr.w	r5, [ip]
  40b45e:	b2af      	uxth	r7, r5
  40b460:	b1ef      	cbz	r7, 40b49e <__multiply+0xaa>
  40b462:	2100      	movs	r1, #0
  40b464:	464d      	mov	r5, r9
  40b466:	465e      	mov	r6, fp
  40b468:	460c      	mov	r4, r1
  40b46a:	f856 2b04 	ldr.w	r2, [r6], #4
  40b46e:	6828      	ldr	r0, [r5, #0]
  40b470:	b293      	uxth	r3, r2
  40b472:	b281      	uxth	r1, r0
  40b474:	fb07 1303 	mla	r3, r7, r3, r1
  40b478:	0c12      	lsrs	r2, r2, #16
  40b47a:	0c01      	lsrs	r1, r0, #16
  40b47c:	4423      	add	r3, r4
  40b47e:	fb07 1102 	mla	r1, r7, r2, r1
  40b482:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40b486:	b29b      	uxth	r3, r3
  40b488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40b48c:	45b6      	cmp	lr, r6
  40b48e:	f845 3b04 	str.w	r3, [r5], #4
  40b492:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40b496:	d8e8      	bhi.n	40b46a <__multiply+0x76>
  40b498:	602c      	str	r4, [r5, #0]
  40b49a:	f8dc 5000 	ldr.w	r5, [ip]
  40b49e:	0c2d      	lsrs	r5, r5, #16
  40b4a0:	d01d      	beq.n	40b4de <__multiply+0xea>
  40b4a2:	f8d9 3000 	ldr.w	r3, [r9]
  40b4a6:	4648      	mov	r0, r9
  40b4a8:	461c      	mov	r4, r3
  40b4aa:	4659      	mov	r1, fp
  40b4ac:	2200      	movs	r2, #0
  40b4ae:	880e      	ldrh	r6, [r1, #0]
  40b4b0:	0c24      	lsrs	r4, r4, #16
  40b4b2:	fb05 4406 	mla	r4, r5, r6, r4
  40b4b6:	4422      	add	r2, r4
  40b4b8:	b29b      	uxth	r3, r3
  40b4ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40b4be:	f840 3b04 	str.w	r3, [r0], #4
  40b4c2:	f851 3b04 	ldr.w	r3, [r1], #4
  40b4c6:	6804      	ldr	r4, [r0, #0]
  40b4c8:	0c1b      	lsrs	r3, r3, #16
  40b4ca:	b2a6      	uxth	r6, r4
  40b4cc:	fb05 6303 	mla	r3, r5, r3, r6
  40b4d0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40b4d4:	458e      	cmp	lr, r1
  40b4d6:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40b4da:	d8e8      	bhi.n	40b4ae <__multiply+0xba>
  40b4dc:	6003      	str	r3, [r0, #0]
  40b4de:	f10c 0c04 	add.w	ip, ip, #4
  40b4e2:	45e2      	cmp	sl, ip
  40b4e4:	f109 0904 	add.w	r9, r9, #4
  40b4e8:	d8b7      	bhi.n	40b45a <__multiply+0x66>
  40b4ea:	f8dd a004 	ldr.w	sl, [sp, #4]
  40b4ee:	f1b8 0f00 	cmp.w	r8, #0
  40b4f2:	dd0b      	ble.n	40b50c <__multiply+0x118>
  40b4f4:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40b4f8:	f1aa 0a04 	sub.w	sl, sl, #4
  40b4fc:	b11b      	cbz	r3, 40b506 <__multiply+0x112>
  40b4fe:	e005      	b.n	40b50c <__multiply+0x118>
  40b500:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40b504:	b913      	cbnz	r3, 40b50c <__multiply+0x118>
  40b506:	f1b8 0801 	subs.w	r8, r8, #1
  40b50a:	d1f9      	bne.n	40b500 <__multiply+0x10c>
  40b50c:	9800      	ldr	r0, [sp, #0]
  40b50e:	f8c0 8010 	str.w	r8, [r0, #16]
  40b512:	b003      	add	sp, #12
  40b514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040b518 <__pow5mult>:
  40b518:	f012 0303 	ands.w	r3, r2, #3
  40b51c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b520:	4614      	mov	r4, r2
  40b522:	4607      	mov	r7, r0
  40b524:	d12e      	bne.n	40b584 <__pow5mult+0x6c>
  40b526:	460d      	mov	r5, r1
  40b528:	10a4      	asrs	r4, r4, #2
  40b52a:	d01c      	beq.n	40b566 <__pow5mult+0x4e>
  40b52c:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40b52e:	b396      	cbz	r6, 40b596 <__pow5mult+0x7e>
  40b530:	07e3      	lsls	r3, r4, #31
  40b532:	f04f 0800 	mov.w	r8, #0
  40b536:	d406      	bmi.n	40b546 <__pow5mult+0x2e>
  40b538:	1064      	asrs	r4, r4, #1
  40b53a:	d014      	beq.n	40b566 <__pow5mult+0x4e>
  40b53c:	6830      	ldr	r0, [r6, #0]
  40b53e:	b1a8      	cbz	r0, 40b56c <__pow5mult+0x54>
  40b540:	4606      	mov	r6, r0
  40b542:	07e3      	lsls	r3, r4, #31
  40b544:	d5f8      	bpl.n	40b538 <__pow5mult+0x20>
  40b546:	4632      	mov	r2, r6
  40b548:	4629      	mov	r1, r5
  40b54a:	4638      	mov	r0, r7
  40b54c:	f7ff ff52 	bl	40b3f4 <__multiply>
  40b550:	b1b5      	cbz	r5, 40b580 <__pow5mult+0x68>
  40b552:	686a      	ldr	r2, [r5, #4]
  40b554:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40b556:	1064      	asrs	r4, r4, #1
  40b558:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40b55c:	6029      	str	r1, [r5, #0]
  40b55e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40b562:	4605      	mov	r5, r0
  40b564:	d1ea      	bne.n	40b53c <__pow5mult+0x24>
  40b566:	4628      	mov	r0, r5
  40b568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b56c:	4632      	mov	r2, r6
  40b56e:	4631      	mov	r1, r6
  40b570:	4638      	mov	r0, r7
  40b572:	f7ff ff3f 	bl	40b3f4 <__multiply>
  40b576:	6030      	str	r0, [r6, #0]
  40b578:	f8c0 8000 	str.w	r8, [r0]
  40b57c:	4606      	mov	r6, r0
  40b57e:	e7e0      	b.n	40b542 <__pow5mult+0x2a>
  40b580:	4605      	mov	r5, r0
  40b582:	e7d9      	b.n	40b538 <__pow5mult+0x20>
  40b584:	1e5a      	subs	r2, r3, #1
  40b586:	4d0b      	ldr	r5, [pc, #44]	; (40b5b4 <__pow5mult+0x9c>)
  40b588:	2300      	movs	r3, #0
  40b58a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40b58e:	f7ff fe97 	bl	40b2c0 <__multadd>
  40b592:	4605      	mov	r5, r0
  40b594:	e7c8      	b.n	40b528 <__pow5mult+0x10>
  40b596:	2101      	movs	r1, #1
  40b598:	4638      	mov	r0, r7
  40b59a:	f7ff fe61 	bl	40b260 <_Balloc>
  40b59e:	f240 2171 	movw	r1, #625	; 0x271
  40b5a2:	2201      	movs	r2, #1
  40b5a4:	2300      	movs	r3, #0
  40b5a6:	6141      	str	r1, [r0, #20]
  40b5a8:	6102      	str	r2, [r0, #16]
  40b5aa:	4606      	mov	r6, r0
  40b5ac:	64b8      	str	r0, [r7, #72]	; 0x48
  40b5ae:	6003      	str	r3, [r0, #0]
  40b5b0:	e7be      	b.n	40b530 <__pow5mult+0x18>
  40b5b2:	bf00      	nop
  40b5b4:	0040d830 	.word	0x0040d830

0040b5b8 <__lshift>:
  40b5b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40b5bc:	4691      	mov	r9, r2
  40b5be:	690a      	ldr	r2, [r1, #16]
  40b5c0:	688b      	ldr	r3, [r1, #8]
  40b5c2:	ea4f 1469 	mov.w	r4, r9, asr #5
  40b5c6:	eb04 0802 	add.w	r8, r4, r2
  40b5ca:	f108 0501 	add.w	r5, r8, #1
  40b5ce:	429d      	cmp	r5, r3
  40b5d0:	460e      	mov	r6, r1
  40b5d2:	4607      	mov	r7, r0
  40b5d4:	6849      	ldr	r1, [r1, #4]
  40b5d6:	dd04      	ble.n	40b5e2 <__lshift+0x2a>
  40b5d8:	005b      	lsls	r3, r3, #1
  40b5da:	429d      	cmp	r5, r3
  40b5dc:	f101 0101 	add.w	r1, r1, #1
  40b5e0:	dcfa      	bgt.n	40b5d8 <__lshift+0x20>
  40b5e2:	4638      	mov	r0, r7
  40b5e4:	f7ff fe3c 	bl	40b260 <_Balloc>
  40b5e8:	2c00      	cmp	r4, #0
  40b5ea:	f100 0314 	add.w	r3, r0, #20
  40b5ee:	dd06      	ble.n	40b5fe <__lshift+0x46>
  40b5f0:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40b5f4:	2100      	movs	r1, #0
  40b5f6:	f843 1b04 	str.w	r1, [r3], #4
  40b5fa:	429a      	cmp	r2, r3
  40b5fc:	d1fb      	bne.n	40b5f6 <__lshift+0x3e>
  40b5fe:	6934      	ldr	r4, [r6, #16]
  40b600:	f106 0114 	add.w	r1, r6, #20
  40b604:	f019 091f 	ands.w	r9, r9, #31
  40b608:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40b60c:	d01d      	beq.n	40b64a <__lshift+0x92>
  40b60e:	f1c9 0c20 	rsb	ip, r9, #32
  40b612:	2200      	movs	r2, #0
  40b614:	680c      	ldr	r4, [r1, #0]
  40b616:	fa04 f409 	lsl.w	r4, r4, r9
  40b61a:	4314      	orrs	r4, r2
  40b61c:	f843 4b04 	str.w	r4, [r3], #4
  40b620:	f851 2b04 	ldr.w	r2, [r1], #4
  40b624:	458e      	cmp	lr, r1
  40b626:	fa22 f20c 	lsr.w	r2, r2, ip
  40b62a:	d8f3      	bhi.n	40b614 <__lshift+0x5c>
  40b62c:	601a      	str	r2, [r3, #0]
  40b62e:	b10a      	cbz	r2, 40b634 <__lshift+0x7c>
  40b630:	f108 0502 	add.w	r5, r8, #2
  40b634:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40b636:	6872      	ldr	r2, [r6, #4]
  40b638:	3d01      	subs	r5, #1
  40b63a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40b63e:	6105      	str	r5, [r0, #16]
  40b640:	6031      	str	r1, [r6, #0]
  40b642:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40b646:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40b64a:	3b04      	subs	r3, #4
  40b64c:	f851 2b04 	ldr.w	r2, [r1], #4
  40b650:	f843 2f04 	str.w	r2, [r3, #4]!
  40b654:	458e      	cmp	lr, r1
  40b656:	d8f9      	bhi.n	40b64c <__lshift+0x94>
  40b658:	e7ec      	b.n	40b634 <__lshift+0x7c>
  40b65a:	bf00      	nop

0040b65c <__mcmp>:
  40b65c:	b430      	push	{r4, r5}
  40b65e:	690b      	ldr	r3, [r1, #16]
  40b660:	4605      	mov	r5, r0
  40b662:	6900      	ldr	r0, [r0, #16]
  40b664:	1ac0      	subs	r0, r0, r3
  40b666:	d10f      	bne.n	40b688 <__mcmp+0x2c>
  40b668:	009b      	lsls	r3, r3, #2
  40b66a:	3514      	adds	r5, #20
  40b66c:	3114      	adds	r1, #20
  40b66e:	4419      	add	r1, r3
  40b670:	442b      	add	r3, r5
  40b672:	e001      	b.n	40b678 <__mcmp+0x1c>
  40b674:	429d      	cmp	r5, r3
  40b676:	d207      	bcs.n	40b688 <__mcmp+0x2c>
  40b678:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40b67c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40b680:	4294      	cmp	r4, r2
  40b682:	d0f7      	beq.n	40b674 <__mcmp+0x18>
  40b684:	d302      	bcc.n	40b68c <__mcmp+0x30>
  40b686:	2001      	movs	r0, #1
  40b688:	bc30      	pop	{r4, r5}
  40b68a:	4770      	bx	lr
  40b68c:	f04f 30ff 	mov.w	r0, #4294967295
  40b690:	e7fa      	b.n	40b688 <__mcmp+0x2c>
  40b692:	bf00      	nop

0040b694 <__mdiff>:
  40b694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b698:	690f      	ldr	r7, [r1, #16]
  40b69a:	460e      	mov	r6, r1
  40b69c:	6911      	ldr	r1, [r2, #16]
  40b69e:	1a7f      	subs	r7, r7, r1
  40b6a0:	2f00      	cmp	r7, #0
  40b6a2:	4690      	mov	r8, r2
  40b6a4:	d117      	bne.n	40b6d6 <__mdiff+0x42>
  40b6a6:	0089      	lsls	r1, r1, #2
  40b6a8:	f106 0514 	add.w	r5, r6, #20
  40b6ac:	f102 0e14 	add.w	lr, r2, #20
  40b6b0:	186b      	adds	r3, r5, r1
  40b6b2:	4471      	add	r1, lr
  40b6b4:	e001      	b.n	40b6ba <__mdiff+0x26>
  40b6b6:	429d      	cmp	r5, r3
  40b6b8:	d25c      	bcs.n	40b774 <__mdiff+0xe0>
  40b6ba:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40b6be:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40b6c2:	42a2      	cmp	r2, r4
  40b6c4:	d0f7      	beq.n	40b6b6 <__mdiff+0x22>
  40b6c6:	d25e      	bcs.n	40b786 <__mdiff+0xf2>
  40b6c8:	4633      	mov	r3, r6
  40b6ca:	462c      	mov	r4, r5
  40b6cc:	4646      	mov	r6, r8
  40b6ce:	4675      	mov	r5, lr
  40b6d0:	4698      	mov	r8, r3
  40b6d2:	2701      	movs	r7, #1
  40b6d4:	e005      	b.n	40b6e2 <__mdiff+0x4e>
  40b6d6:	db58      	blt.n	40b78a <__mdiff+0xf6>
  40b6d8:	f106 0514 	add.w	r5, r6, #20
  40b6dc:	f108 0414 	add.w	r4, r8, #20
  40b6e0:	2700      	movs	r7, #0
  40b6e2:	6871      	ldr	r1, [r6, #4]
  40b6e4:	f7ff fdbc 	bl	40b260 <_Balloc>
  40b6e8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40b6ec:	6936      	ldr	r6, [r6, #16]
  40b6ee:	60c7      	str	r7, [r0, #12]
  40b6f0:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40b6f4:	46a6      	mov	lr, r4
  40b6f6:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40b6fa:	f100 0414 	add.w	r4, r0, #20
  40b6fe:	2300      	movs	r3, #0
  40b700:	f85e 1b04 	ldr.w	r1, [lr], #4
  40b704:	f855 8b04 	ldr.w	r8, [r5], #4
  40b708:	b28a      	uxth	r2, r1
  40b70a:	fa13 f388 	uxtah	r3, r3, r8
  40b70e:	0c09      	lsrs	r1, r1, #16
  40b710:	1a9a      	subs	r2, r3, r2
  40b712:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40b716:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40b71a:	b292      	uxth	r2, r2
  40b71c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40b720:	45f4      	cmp	ip, lr
  40b722:	f844 2b04 	str.w	r2, [r4], #4
  40b726:	ea4f 4323 	mov.w	r3, r3, asr #16
  40b72a:	d8e9      	bhi.n	40b700 <__mdiff+0x6c>
  40b72c:	42af      	cmp	r7, r5
  40b72e:	d917      	bls.n	40b760 <__mdiff+0xcc>
  40b730:	46a4      	mov	ip, r4
  40b732:	46ae      	mov	lr, r5
  40b734:	f85e 2b04 	ldr.w	r2, [lr], #4
  40b738:	fa13 f382 	uxtah	r3, r3, r2
  40b73c:	1419      	asrs	r1, r3, #16
  40b73e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40b742:	b29b      	uxth	r3, r3
  40b744:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40b748:	4577      	cmp	r7, lr
  40b74a:	f84c 2b04 	str.w	r2, [ip], #4
  40b74e:	ea4f 4321 	mov.w	r3, r1, asr #16
  40b752:	d8ef      	bhi.n	40b734 <__mdiff+0xa0>
  40b754:	43ed      	mvns	r5, r5
  40b756:	442f      	add	r7, r5
  40b758:	f027 0703 	bic.w	r7, r7, #3
  40b75c:	3704      	adds	r7, #4
  40b75e:	443c      	add	r4, r7
  40b760:	3c04      	subs	r4, #4
  40b762:	b922      	cbnz	r2, 40b76e <__mdiff+0xda>
  40b764:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40b768:	3e01      	subs	r6, #1
  40b76a:	2b00      	cmp	r3, #0
  40b76c:	d0fa      	beq.n	40b764 <__mdiff+0xd0>
  40b76e:	6106      	str	r6, [r0, #16]
  40b770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b774:	2100      	movs	r1, #0
  40b776:	f7ff fd73 	bl	40b260 <_Balloc>
  40b77a:	2201      	movs	r2, #1
  40b77c:	2300      	movs	r3, #0
  40b77e:	6102      	str	r2, [r0, #16]
  40b780:	6143      	str	r3, [r0, #20]
  40b782:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b786:	4674      	mov	r4, lr
  40b788:	e7ab      	b.n	40b6e2 <__mdiff+0x4e>
  40b78a:	4633      	mov	r3, r6
  40b78c:	f106 0414 	add.w	r4, r6, #20
  40b790:	f102 0514 	add.w	r5, r2, #20
  40b794:	4616      	mov	r6, r2
  40b796:	2701      	movs	r7, #1
  40b798:	4698      	mov	r8, r3
  40b79a:	e7a2      	b.n	40b6e2 <__mdiff+0x4e>

0040b79c <__d2b>:
  40b79c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b7a0:	b082      	sub	sp, #8
  40b7a2:	2101      	movs	r1, #1
  40b7a4:	461c      	mov	r4, r3
  40b7a6:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40b7aa:	4615      	mov	r5, r2
  40b7ac:	9e08      	ldr	r6, [sp, #32]
  40b7ae:	f7ff fd57 	bl	40b260 <_Balloc>
  40b7b2:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40b7b6:	4680      	mov	r8, r0
  40b7b8:	b10f      	cbz	r7, 40b7be <__d2b+0x22>
  40b7ba:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40b7be:	9401      	str	r4, [sp, #4]
  40b7c0:	b31d      	cbz	r5, 40b80a <__d2b+0x6e>
  40b7c2:	a802      	add	r0, sp, #8
  40b7c4:	f840 5d08 	str.w	r5, [r0, #-8]!
  40b7c8:	f7ff fdda 	bl	40b380 <__lo0bits>
  40b7cc:	2800      	cmp	r0, #0
  40b7ce:	d134      	bne.n	40b83a <__d2b+0x9e>
  40b7d0:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40b7d4:	f8c8 2014 	str.w	r2, [r8, #20]
  40b7d8:	2b00      	cmp	r3, #0
  40b7da:	bf0c      	ite	eq
  40b7dc:	2101      	moveq	r1, #1
  40b7de:	2102      	movne	r1, #2
  40b7e0:	f8c8 3018 	str.w	r3, [r8, #24]
  40b7e4:	f8c8 1010 	str.w	r1, [r8, #16]
  40b7e8:	b9df      	cbnz	r7, 40b822 <__d2b+0x86>
  40b7ea:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40b7ee:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40b7f2:	6030      	str	r0, [r6, #0]
  40b7f4:	6918      	ldr	r0, [r3, #16]
  40b7f6:	f7ff fda3 	bl	40b340 <__hi0bits>
  40b7fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40b7fc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40b800:	6018      	str	r0, [r3, #0]
  40b802:	4640      	mov	r0, r8
  40b804:	b002      	add	sp, #8
  40b806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b80a:	a801      	add	r0, sp, #4
  40b80c:	f7ff fdb8 	bl	40b380 <__lo0bits>
  40b810:	9b01      	ldr	r3, [sp, #4]
  40b812:	f8c8 3014 	str.w	r3, [r8, #20]
  40b816:	2101      	movs	r1, #1
  40b818:	3020      	adds	r0, #32
  40b81a:	f8c8 1010 	str.w	r1, [r8, #16]
  40b81e:	2f00      	cmp	r7, #0
  40b820:	d0e3      	beq.n	40b7ea <__d2b+0x4e>
  40b822:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40b824:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40b828:	4407      	add	r7, r0
  40b82a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40b82e:	6037      	str	r7, [r6, #0]
  40b830:	6018      	str	r0, [r3, #0]
  40b832:	4640      	mov	r0, r8
  40b834:	b002      	add	sp, #8
  40b836:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b83a:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40b83e:	f1c0 0220 	rsb	r2, r0, #32
  40b842:	fa03 f202 	lsl.w	r2, r3, r2
  40b846:	430a      	orrs	r2, r1
  40b848:	40c3      	lsrs	r3, r0
  40b84a:	9301      	str	r3, [sp, #4]
  40b84c:	f8c8 2014 	str.w	r2, [r8, #20]
  40b850:	e7c2      	b.n	40b7d8 <__d2b+0x3c>
  40b852:	bf00      	nop

0040b854 <_realloc_r>:
  40b854:	2900      	cmp	r1, #0
  40b856:	f000 8095 	beq.w	40b984 <_realloc_r+0x130>
  40b85a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b85e:	460d      	mov	r5, r1
  40b860:	4616      	mov	r6, r2
  40b862:	b083      	sub	sp, #12
  40b864:	4680      	mov	r8, r0
  40b866:	f106 070b 	add.w	r7, r6, #11
  40b86a:	f7ff fced 	bl	40b248 <__malloc_lock>
  40b86e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40b872:	2f16      	cmp	r7, #22
  40b874:	f02e 0403 	bic.w	r4, lr, #3
  40b878:	f1a5 0908 	sub.w	r9, r5, #8
  40b87c:	d83c      	bhi.n	40b8f8 <_realloc_r+0xa4>
  40b87e:	2210      	movs	r2, #16
  40b880:	4617      	mov	r7, r2
  40b882:	42be      	cmp	r6, r7
  40b884:	d83d      	bhi.n	40b902 <_realloc_r+0xae>
  40b886:	4294      	cmp	r4, r2
  40b888:	da43      	bge.n	40b912 <_realloc_r+0xbe>
  40b88a:	4bc4      	ldr	r3, [pc, #784]	; (40bb9c <_realloc_r+0x348>)
  40b88c:	6899      	ldr	r1, [r3, #8]
  40b88e:	eb09 0004 	add.w	r0, r9, r4
  40b892:	4288      	cmp	r0, r1
  40b894:	f000 80b4 	beq.w	40ba00 <_realloc_r+0x1ac>
  40b898:	6843      	ldr	r3, [r0, #4]
  40b89a:	f023 0101 	bic.w	r1, r3, #1
  40b89e:	4401      	add	r1, r0
  40b8a0:	6849      	ldr	r1, [r1, #4]
  40b8a2:	07c9      	lsls	r1, r1, #31
  40b8a4:	d54c      	bpl.n	40b940 <_realloc_r+0xec>
  40b8a6:	f01e 0f01 	tst.w	lr, #1
  40b8aa:	f000 809b 	beq.w	40b9e4 <_realloc_r+0x190>
  40b8ae:	4631      	mov	r1, r6
  40b8b0:	4640      	mov	r0, r8
  40b8b2:	f7ff f949 	bl	40ab48 <_malloc_r>
  40b8b6:	4606      	mov	r6, r0
  40b8b8:	2800      	cmp	r0, #0
  40b8ba:	d03a      	beq.n	40b932 <_realloc_r+0xde>
  40b8bc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40b8c0:	f023 0301 	bic.w	r3, r3, #1
  40b8c4:	444b      	add	r3, r9
  40b8c6:	f1a0 0208 	sub.w	r2, r0, #8
  40b8ca:	429a      	cmp	r2, r3
  40b8cc:	f000 8121 	beq.w	40bb12 <_realloc_r+0x2be>
  40b8d0:	1f22      	subs	r2, r4, #4
  40b8d2:	2a24      	cmp	r2, #36	; 0x24
  40b8d4:	f200 8107 	bhi.w	40bae6 <_realloc_r+0x292>
  40b8d8:	2a13      	cmp	r2, #19
  40b8da:	f200 80db 	bhi.w	40ba94 <_realloc_r+0x240>
  40b8de:	4603      	mov	r3, r0
  40b8e0:	462a      	mov	r2, r5
  40b8e2:	6811      	ldr	r1, [r2, #0]
  40b8e4:	6019      	str	r1, [r3, #0]
  40b8e6:	6851      	ldr	r1, [r2, #4]
  40b8e8:	6059      	str	r1, [r3, #4]
  40b8ea:	6892      	ldr	r2, [r2, #8]
  40b8ec:	609a      	str	r2, [r3, #8]
  40b8ee:	4629      	mov	r1, r5
  40b8f0:	4640      	mov	r0, r8
  40b8f2:	f7fe fdfd 	bl	40a4f0 <_free_r>
  40b8f6:	e01c      	b.n	40b932 <_realloc_r+0xde>
  40b8f8:	f027 0707 	bic.w	r7, r7, #7
  40b8fc:	2f00      	cmp	r7, #0
  40b8fe:	463a      	mov	r2, r7
  40b900:	dabf      	bge.n	40b882 <_realloc_r+0x2e>
  40b902:	2600      	movs	r6, #0
  40b904:	230c      	movs	r3, #12
  40b906:	4630      	mov	r0, r6
  40b908:	f8c8 3000 	str.w	r3, [r8]
  40b90c:	b003      	add	sp, #12
  40b90e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b912:	462e      	mov	r6, r5
  40b914:	1be3      	subs	r3, r4, r7
  40b916:	2b0f      	cmp	r3, #15
  40b918:	d81e      	bhi.n	40b958 <_realloc_r+0x104>
  40b91a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40b91e:	f003 0301 	and.w	r3, r3, #1
  40b922:	4323      	orrs	r3, r4
  40b924:	444c      	add	r4, r9
  40b926:	f8c9 3004 	str.w	r3, [r9, #4]
  40b92a:	6863      	ldr	r3, [r4, #4]
  40b92c:	f043 0301 	orr.w	r3, r3, #1
  40b930:	6063      	str	r3, [r4, #4]
  40b932:	4640      	mov	r0, r8
  40b934:	f7ff fc8e 	bl	40b254 <__malloc_unlock>
  40b938:	4630      	mov	r0, r6
  40b93a:	b003      	add	sp, #12
  40b93c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b940:	f023 0303 	bic.w	r3, r3, #3
  40b944:	18e1      	adds	r1, r4, r3
  40b946:	4291      	cmp	r1, r2
  40b948:	db1f      	blt.n	40b98a <_realloc_r+0x136>
  40b94a:	68c3      	ldr	r3, [r0, #12]
  40b94c:	6882      	ldr	r2, [r0, #8]
  40b94e:	462e      	mov	r6, r5
  40b950:	60d3      	str	r3, [r2, #12]
  40b952:	460c      	mov	r4, r1
  40b954:	609a      	str	r2, [r3, #8]
  40b956:	e7dd      	b.n	40b914 <_realloc_r+0xc0>
  40b958:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40b95c:	eb09 0107 	add.w	r1, r9, r7
  40b960:	f002 0201 	and.w	r2, r2, #1
  40b964:	444c      	add	r4, r9
  40b966:	f043 0301 	orr.w	r3, r3, #1
  40b96a:	4317      	orrs	r7, r2
  40b96c:	f8c9 7004 	str.w	r7, [r9, #4]
  40b970:	604b      	str	r3, [r1, #4]
  40b972:	6863      	ldr	r3, [r4, #4]
  40b974:	f043 0301 	orr.w	r3, r3, #1
  40b978:	3108      	adds	r1, #8
  40b97a:	6063      	str	r3, [r4, #4]
  40b97c:	4640      	mov	r0, r8
  40b97e:	f7fe fdb7 	bl	40a4f0 <_free_r>
  40b982:	e7d6      	b.n	40b932 <_realloc_r+0xde>
  40b984:	4611      	mov	r1, r2
  40b986:	f7ff b8df 	b.w	40ab48 <_malloc_r>
  40b98a:	f01e 0f01 	tst.w	lr, #1
  40b98e:	d18e      	bne.n	40b8ae <_realloc_r+0x5a>
  40b990:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40b994:	eba9 0a01 	sub.w	sl, r9, r1
  40b998:	f8da 1004 	ldr.w	r1, [sl, #4]
  40b99c:	f021 0103 	bic.w	r1, r1, #3
  40b9a0:	440b      	add	r3, r1
  40b9a2:	4423      	add	r3, r4
  40b9a4:	4293      	cmp	r3, r2
  40b9a6:	db25      	blt.n	40b9f4 <_realloc_r+0x1a0>
  40b9a8:	68c2      	ldr	r2, [r0, #12]
  40b9aa:	6881      	ldr	r1, [r0, #8]
  40b9ac:	4656      	mov	r6, sl
  40b9ae:	60ca      	str	r2, [r1, #12]
  40b9b0:	6091      	str	r1, [r2, #8]
  40b9b2:	f8da 100c 	ldr.w	r1, [sl, #12]
  40b9b6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40b9ba:	1f22      	subs	r2, r4, #4
  40b9bc:	2a24      	cmp	r2, #36	; 0x24
  40b9be:	60c1      	str	r1, [r0, #12]
  40b9c0:	6088      	str	r0, [r1, #8]
  40b9c2:	f200 8094 	bhi.w	40baee <_realloc_r+0x29a>
  40b9c6:	2a13      	cmp	r2, #19
  40b9c8:	d96f      	bls.n	40baaa <_realloc_r+0x256>
  40b9ca:	6829      	ldr	r1, [r5, #0]
  40b9cc:	f8ca 1008 	str.w	r1, [sl, #8]
  40b9d0:	6869      	ldr	r1, [r5, #4]
  40b9d2:	f8ca 100c 	str.w	r1, [sl, #12]
  40b9d6:	2a1b      	cmp	r2, #27
  40b9d8:	f200 80a2 	bhi.w	40bb20 <_realloc_r+0x2cc>
  40b9dc:	3508      	adds	r5, #8
  40b9de:	f10a 0210 	add.w	r2, sl, #16
  40b9e2:	e063      	b.n	40baac <_realloc_r+0x258>
  40b9e4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40b9e8:	eba9 0a03 	sub.w	sl, r9, r3
  40b9ec:	f8da 1004 	ldr.w	r1, [sl, #4]
  40b9f0:	f021 0103 	bic.w	r1, r1, #3
  40b9f4:	1863      	adds	r3, r4, r1
  40b9f6:	4293      	cmp	r3, r2
  40b9f8:	f6ff af59 	blt.w	40b8ae <_realloc_r+0x5a>
  40b9fc:	4656      	mov	r6, sl
  40b9fe:	e7d8      	b.n	40b9b2 <_realloc_r+0x15e>
  40ba00:	6841      	ldr	r1, [r0, #4]
  40ba02:	f021 0b03 	bic.w	fp, r1, #3
  40ba06:	44a3      	add	fp, r4
  40ba08:	f107 0010 	add.w	r0, r7, #16
  40ba0c:	4583      	cmp	fp, r0
  40ba0e:	da56      	bge.n	40babe <_realloc_r+0x26a>
  40ba10:	f01e 0f01 	tst.w	lr, #1
  40ba14:	f47f af4b 	bne.w	40b8ae <_realloc_r+0x5a>
  40ba18:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40ba1c:	eba9 0a01 	sub.w	sl, r9, r1
  40ba20:	f8da 1004 	ldr.w	r1, [sl, #4]
  40ba24:	f021 0103 	bic.w	r1, r1, #3
  40ba28:	448b      	add	fp, r1
  40ba2a:	4558      	cmp	r0, fp
  40ba2c:	dce2      	bgt.n	40b9f4 <_realloc_r+0x1a0>
  40ba2e:	4656      	mov	r6, sl
  40ba30:	f8da 100c 	ldr.w	r1, [sl, #12]
  40ba34:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40ba38:	1f22      	subs	r2, r4, #4
  40ba3a:	2a24      	cmp	r2, #36	; 0x24
  40ba3c:	60c1      	str	r1, [r0, #12]
  40ba3e:	6088      	str	r0, [r1, #8]
  40ba40:	f200 808f 	bhi.w	40bb62 <_realloc_r+0x30e>
  40ba44:	2a13      	cmp	r2, #19
  40ba46:	f240 808a 	bls.w	40bb5e <_realloc_r+0x30a>
  40ba4a:	6829      	ldr	r1, [r5, #0]
  40ba4c:	f8ca 1008 	str.w	r1, [sl, #8]
  40ba50:	6869      	ldr	r1, [r5, #4]
  40ba52:	f8ca 100c 	str.w	r1, [sl, #12]
  40ba56:	2a1b      	cmp	r2, #27
  40ba58:	f200 808a 	bhi.w	40bb70 <_realloc_r+0x31c>
  40ba5c:	3508      	adds	r5, #8
  40ba5e:	f10a 0210 	add.w	r2, sl, #16
  40ba62:	6829      	ldr	r1, [r5, #0]
  40ba64:	6011      	str	r1, [r2, #0]
  40ba66:	6869      	ldr	r1, [r5, #4]
  40ba68:	6051      	str	r1, [r2, #4]
  40ba6a:	68a9      	ldr	r1, [r5, #8]
  40ba6c:	6091      	str	r1, [r2, #8]
  40ba6e:	eb0a 0107 	add.w	r1, sl, r7
  40ba72:	ebab 0207 	sub.w	r2, fp, r7
  40ba76:	f042 0201 	orr.w	r2, r2, #1
  40ba7a:	6099      	str	r1, [r3, #8]
  40ba7c:	604a      	str	r2, [r1, #4]
  40ba7e:	f8da 3004 	ldr.w	r3, [sl, #4]
  40ba82:	f003 0301 	and.w	r3, r3, #1
  40ba86:	431f      	orrs	r7, r3
  40ba88:	4640      	mov	r0, r8
  40ba8a:	f8ca 7004 	str.w	r7, [sl, #4]
  40ba8e:	f7ff fbe1 	bl	40b254 <__malloc_unlock>
  40ba92:	e751      	b.n	40b938 <_realloc_r+0xe4>
  40ba94:	682b      	ldr	r3, [r5, #0]
  40ba96:	6003      	str	r3, [r0, #0]
  40ba98:	686b      	ldr	r3, [r5, #4]
  40ba9a:	6043      	str	r3, [r0, #4]
  40ba9c:	2a1b      	cmp	r2, #27
  40ba9e:	d82d      	bhi.n	40bafc <_realloc_r+0x2a8>
  40baa0:	f100 0308 	add.w	r3, r0, #8
  40baa4:	f105 0208 	add.w	r2, r5, #8
  40baa8:	e71b      	b.n	40b8e2 <_realloc_r+0x8e>
  40baaa:	4632      	mov	r2, r6
  40baac:	6829      	ldr	r1, [r5, #0]
  40baae:	6011      	str	r1, [r2, #0]
  40bab0:	6869      	ldr	r1, [r5, #4]
  40bab2:	6051      	str	r1, [r2, #4]
  40bab4:	68a9      	ldr	r1, [r5, #8]
  40bab6:	6091      	str	r1, [r2, #8]
  40bab8:	461c      	mov	r4, r3
  40baba:	46d1      	mov	r9, sl
  40babc:	e72a      	b.n	40b914 <_realloc_r+0xc0>
  40babe:	eb09 0107 	add.w	r1, r9, r7
  40bac2:	ebab 0b07 	sub.w	fp, fp, r7
  40bac6:	f04b 0201 	orr.w	r2, fp, #1
  40baca:	6099      	str	r1, [r3, #8]
  40bacc:	604a      	str	r2, [r1, #4]
  40bace:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40bad2:	f003 0301 	and.w	r3, r3, #1
  40bad6:	431f      	orrs	r7, r3
  40bad8:	4640      	mov	r0, r8
  40bada:	f845 7c04 	str.w	r7, [r5, #-4]
  40bade:	f7ff fbb9 	bl	40b254 <__malloc_unlock>
  40bae2:	462e      	mov	r6, r5
  40bae4:	e728      	b.n	40b938 <_realloc_r+0xe4>
  40bae6:	4629      	mov	r1, r5
  40bae8:	f7ff fb4a 	bl	40b180 <memmove>
  40baec:	e6ff      	b.n	40b8ee <_realloc_r+0x9a>
  40baee:	4629      	mov	r1, r5
  40baf0:	4630      	mov	r0, r6
  40baf2:	461c      	mov	r4, r3
  40baf4:	46d1      	mov	r9, sl
  40baf6:	f7ff fb43 	bl	40b180 <memmove>
  40bafa:	e70b      	b.n	40b914 <_realloc_r+0xc0>
  40bafc:	68ab      	ldr	r3, [r5, #8]
  40bafe:	6083      	str	r3, [r0, #8]
  40bb00:	68eb      	ldr	r3, [r5, #12]
  40bb02:	60c3      	str	r3, [r0, #12]
  40bb04:	2a24      	cmp	r2, #36	; 0x24
  40bb06:	d017      	beq.n	40bb38 <_realloc_r+0x2e4>
  40bb08:	f100 0310 	add.w	r3, r0, #16
  40bb0c:	f105 0210 	add.w	r2, r5, #16
  40bb10:	e6e7      	b.n	40b8e2 <_realloc_r+0x8e>
  40bb12:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40bb16:	f023 0303 	bic.w	r3, r3, #3
  40bb1a:	441c      	add	r4, r3
  40bb1c:	462e      	mov	r6, r5
  40bb1e:	e6f9      	b.n	40b914 <_realloc_r+0xc0>
  40bb20:	68a9      	ldr	r1, [r5, #8]
  40bb22:	f8ca 1010 	str.w	r1, [sl, #16]
  40bb26:	68e9      	ldr	r1, [r5, #12]
  40bb28:	f8ca 1014 	str.w	r1, [sl, #20]
  40bb2c:	2a24      	cmp	r2, #36	; 0x24
  40bb2e:	d00c      	beq.n	40bb4a <_realloc_r+0x2f6>
  40bb30:	3510      	adds	r5, #16
  40bb32:	f10a 0218 	add.w	r2, sl, #24
  40bb36:	e7b9      	b.n	40baac <_realloc_r+0x258>
  40bb38:	692b      	ldr	r3, [r5, #16]
  40bb3a:	6103      	str	r3, [r0, #16]
  40bb3c:	696b      	ldr	r3, [r5, #20]
  40bb3e:	6143      	str	r3, [r0, #20]
  40bb40:	f105 0218 	add.w	r2, r5, #24
  40bb44:	f100 0318 	add.w	r3, r0, #24
  40bb48:	e6cb      	b.n	40b8e2 <_realloc_r+0x8e>
  40bb4a:	692a      	ldr	r2, [r5, #16]
  40bb4c:	f8ca 2018 	str.w	r2, [sl, #24]
  40bb50:	696a      	ldr	r2, [r5, #20]
  40bb52:	f8ca 201c 	str.w	r2, [sl, #28]
  40bb56:	3518      	adds	r5, #24
  40bb58:	f10a 0220 	add.w	r2, sl, #32
  40bb5c:	e7a6      	b.n	40baac <_realloc_r+0x258>
  40bb5e:	4632      	mov	r2, r6
  40bb60:	e77f      	b.n	40ba62 <_realloc_r+0x20e>
  40bb62:	4629      	mov	r1, r5
  40bb64:	4630      	mov	r0, r6
  40bb66:	9301      	str	r3, [sp, #4]
  40bb68:	f7ff fb0a 	bl	40b180 <memmove>
  40bb6c:	9b01      	ldr	r3, [sp, #4]
  40bb6e:	e77e      	b.n	40ba6e <_realloc_r+0x21a>
  40bb70:	68a9      	ldr	r1, [r5, #8]
  40bb72:	f8ca 1010 	str.w	r1, [sl, #16]
  40bb76:	68e9      	ldr	r1, [r5, #12]
  40bb78:	f8ca 1014 	str.w	r1, [sl, #20]
  40bb7c:	2a24      	cmp	r2, #36	; 0x24
  40bb7e:	d003      	beq.n	40bb88 <_realloc_r+0x334>
  40bb80:	3510      	adds	r5, #16
  40bb82:	f10a 0218 	add.w	r2, sl, #24
  40bb86:	e76c      	b.n	40ba62 <_realloc_r+0x20e>
  40bb88:	692a      	ldr	r2, [r5, #16]
  40bb8a:	f8ca 2018 	str.w	r2, [sl, #24]
  40bb8e:	696a      	ldr	r2, [r5, #20]
  40bb90:	f8ca 201c 	str.w	r2, [sl, #28]
  40bb94:	3518      	adds	r5, #24
  40bb96:	f10a 0220 	add.w	r2, sl, #32
  40bb9a:	e762      	b.n	40ba62 <_realloc_r+0x20e>
  40bb9c:	204005e0 	.word	0x204005e0

0040bba0 <_sbrk_r>:
  40bba0:	b538      	push	{r3, r4, r5, lr}
  40bba2:	4c07      	ldr	r4, [pc, #28]	; (40bbc0 <_sbrk_r+0x20>)
  40bba4:	2300      	movs	r3, #0
  40bba6:	4605      	mov	r5, r0
  40bba8:	4608      	mov	r0, r1
  40bbaa:	6023      	str	r3, [r4, #0]
  40bbac:	f7f6 fe12 	bl	4027d4 <_sbrk>
  40bbb0:	1c43      	adds	r3, r0, #1
  40bbb2:	d000      	beq.n	40bbb6 <_sbrk_r+0x16>
  40bbb4:	bd38      	pop	{r3, r4, r5, pc}
  40bbb6:	6823      	ldr	r3, [r4, #0]
  40bbb8:	2b00      	cmp	r3, #0
  40bbba:	d0fb      	beq.n	40bbb4 <_sbrk_r+0x14>
  40bbbc:	602b      	str	r3, [r5, #0]
  40bbbe:	bd38      	pop	{r3, r4, r5, pc}
  40bbc0:	2040c4d8 	.word	0x2040c4d8

0040bbc4 <__sread>:
  40bbc4:	b510      	push	{r4, lr}
  40bbc6:	460c      	mov	r4, r1
  40bbc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40bbcc:	f000 faa4 	bl	40c118 <_read_r>
  40bbd0:	2800      	cmp	r0, #0
  40bbd2:	db03      	blt.n	40bbdc <__sread+0x18>
  40bbd4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40bbd6:	4403      	add	r3, r0
  40bbd8:	6523      	str	r3, [r4, #80]	; 0x50
  40bbda:	bd10      	pop	{r4, pc}
  40bbdc:	89a3      	ldrh	r3, [r4, #12]
  40bbde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40bbe2:	81a3      	strh	r3, [r4, #12]
  40bbe4:	bd10      	pop	{r4, pc}
  40bbe6:	bf00      	nop

0040bbe8 <__swrite>:
  40bbe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40bbec:	4616      	mov	r6, r2
  40bbee:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40bbf2:	461f      	mov	r7, r3
  40bbf4:	05d3      	lsls	r3, r2, #23
  40bbf6:	460c      	mov	r4, r1
  40bbf8:	4605      	mov	r5, r0
  40bbfa:	d507      	bpl.n	40bc0c <__swrite+0x24>
  40bbfc:	2200      	movs	r2, #0
  40bbfe:	2302      	movs	r3, #2
  40bc00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40bc04:	f000 fa72 	bl	40c0ec <_lseek_r>
  40bc08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40bc0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40bc10:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40bc14:	81a2      	strh	r2, [r4, #12]
  40bc16:	463b      	mov	r3, r7
  40bc18:	4632      	mov	r2, r6
  40bc1a:	4628      	mov	r0, r5
  40bc1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40bc20:	f000 b922 	b.w	40be68 <_write_r>

0040bc24 <__sseek>:
  40bc24:	b510      	push	{r4, lr}
  40bc26:	460c      	mov	r4, r1
  40bc28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40bc2c:	f000 fa5e 	bl	40c0ec <_lseek_r>
  40bc30:	89a3      	ldrh	r3, [r4, #12]
  40bc32:	1c42      	adds	r2, r0, #1
  40bc34:	bf0e      	itee	eq
  40bc36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40bc3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40bc3e:	6520      	strne	r0, [r4, #80]	; 0x50
  40bc40:	81a3      	strh	r3, [r4, #12]
  40bc42:	bd10      	pop	{r4, pc}

0040bc44 <__sclose>:
  40bc44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40bc48:	f000 b9b6 	b.w	40bfb8 <_close_r>

0040bc4c <__ssprint_r>:
  40bc4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bc50:	6893      	ldr	r3, [r2, #8]
  40bc52:	b083      	sub	sp, #12
  40bc54:	4690      	mov	r8, r2
  40bc56:	2b00      	cmp	r3, #0
  40bc58:	d070      	beq.n	40bd3c <__ssprint_r+0xf0>
  40bc5a:	4682      	mov	sl, r0
  40bc5c:	460c      	mov	r4, r1
  40bc5e:	6817      	ldr	r7, [r2, #0]
  40bc60:	688d      	ldr	r5, [r1, #8]
  40bc62:	6808      	ldr	r0, [r1, #0]
  40bc64:	e042      	b.n	40bcec <__ssprint_r+0xa0>
  40bc66:	89a3      	ldrh	r3, [r4, #12]
  40bc68:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40bc6c:	d02e      	beq.n	40bccc <__ssprint_r+0x80>
  40bc6e:	6965      	ldr	r5, [r4, #20]
  40bc70:	6921      	ldr	r1, [r4, #16]
  40bc72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40bc76:	eba0 0b01 	sub.w	fp, r0, r1
  40bc7a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40bc7e:	f10b 0001 	add.w	r0, fp, #1
  40bc82:	106d      	asrs	r5, r5, #1
  40bc84:	4430      	add	r0, r6
  40bc86:	42a8      	cmp	r0, r5
  40bc88:	462a      	mov	r2, r5
  40bc8a:	bf84      	itt	hi
  40bc8c:	4605      	movhi	r5, r0
  40bc8e:	462a      	movhi	r2, r5
  40bc90:	055b      	lsls	r3, r3, #21
  40bc92:	d538      	bpl.n	40bd06 <__ssprint_r+0xba>
  40bc94:	4611      	mov	r1, r2
  40bc96:	4650      	mov	r0, sl
  40bc98:	f7fe ff56 	bl	40ab48 <_malloc_r>
  40bc9c:	2800      	cmp	r0, #0
  40bc9e:	d03c      	beq.n	40bd1a <__ssprint_r+0xce>
  40bca0:	465a      	mov	r2, fp
  40bca2:	6921      	ldr	r1, [r4, #16]
  40bca4:	9001      	str	r0, [sp, #4]
  40bca6:	f7fa fe73 	bl	406990 <memcpy>
  40bcaa:	89a2      	ldrh	r2, [r4, #12]
  40bcac:	9b01      	ldr	r3, [sp, #4]
  40bcae:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40bcb2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40bcb6:	81a2      	strh	r2, [r4, #12]
  40bcb8:	eba5 020b 	sub.w	r2, r5, fp
  40bcbc:	eb03 000b 	add.w	r0, r3, fp
  40bcc0:	6165      	str	r5, [r4, #20]
  40bcc2:	6123      	str	r3, [r4, #16]
  40bcc4:	6020      	str	r0, [r4, #0]
  40bcc6:	60a2      	str	r2, [r4, #8]
  40bcc8:	4635      	mov	r5, r6
  40bcca:	46b3      	mov	fp, r6
  40bccc:	465a      	mov	r2, fp
  40bcce:	4649      	mov	r1, r9
  40bcd0:	f7ff fa56 	bl	40b180 <memmove>
  40bcd4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  40bcd8:	68a2      	ldr	r2, [r4, #8]
  40bcda:	6820      	ldr	r0, [r4, #0]
  40bcdc:	1b55      	subs	r5, r2, r5
  40bcde:	4458      	add	r0, fp
  40bce0:	1b9e      	subs	r6, r3, r6
  40bce2:	60a5      	str	r5, [r4, #8]
  40bce4:	6020      	str	r0, [r4, #0]
  40bce6:	f8c8 6008 	str.w	r6, [r8, #8]
  40bcea:	b33e      	cbz	r6, 40bd3c <__ssprint_r+0xf0>
  40bcec:	687e      	ldr	r6, [r7, #4]
  40bcee:	463b      	mov	r3, r7
  40bcf0:	3708      	adds	r7, #8
  40bcf2:	2e00      	cmp	r6, #0
  40bcf4:	d0fa      	beq.n	40bcec <__ssprint_r+0xa0>
  40bcf6:	42ae      	cmp	r6, r5
  40bcf8:	f8d3 9000 	ldr.w	r9, [r3]
  40bcfc:	46ab      	mov	fp, r5
  40bcfe:	d2b2      	bcs.n	40bc66 <__ssprint_r+0x1a>
  40bd00:	4635      	mov	r5, r6
  40bd02:	46b3      	mov	fp, r6
  40bd04:	e7e2      	b.n	40bccc <__ssprint_r+0x80>
  40bd06:	4650      	mov	r0, sl
  40bd08:	f7ff fda4 	bl	40b854 <_realloc_r>
  40bd0c:	4603      	mov	r3, r0
  40bd0e:	2800      	cmp	r0, #0
  40bd10:	d1d2      	bne.n	40bcb8 <__ssprint_r+0x6c>
  40bd12:	6921      	ldr	r1, [r4, #16]
  40bd14:	4650      	mov	r0, sl
  40bd16:	f7fe fbeb 	bl	40a4f0 <_free_r>
  40bd1a:	230c      	movs	r3, #12
  40bd1c:	f8ca 3000 	str.w	r3, [sl]
  40bd20:	89a3      	ldrh	r3, [r4, #12]
  40bd22:	2200      	movs	r2, #0
  40bd24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40bd28:	f04f 30ff 	mov.w	r0, #4294967295
  40bd2c:	81a3      	strh	r3, [r4, #12]
  40bd2e:	f8c8 2008 	str.w	r2, [r8, #8]
  40bd32:	f8c8 2004 	str.w	r2, [r8, #4]
  40bd36:	b003      	add	sp, #12
  40bd38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bd3c:	2000      	movs	r0, #0
  40bd3e:	f8c8 0004 	str.w	r0, [r8, #4]
  40bd42:	b003      	add	sp, #12
  40bd44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040bd48 <__swbuf_r>:
  40bd48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40bd4a:	460d      	mov	r5, r1
  40bd4c:	4614      	mov	r4, r2
  40bd4e:	4606      	mov	r6, r0
  40bd50:	b110      	cbz	r0, 40bd58 <__swbuf_r+0x10>
  40bd52:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40bd54:	2b00      	cmp	r3, #0
  40bd56:	d04b      	beq.n	40bdf0 <__swbuf_r+0xa8>
  40bd58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40bd5c:	69a3      	ldr	r3, [r4, #24]
  40bd5e:	60a3      	str	r3, [r4, #8]
  40bd60:	b291      	uxth	r1, r2
  40bd62:	0708      	lsls	r0, r1, #28
  40bd64:	d539      	bpl.n	40bdda <__swbuf_r+0x92>
  40bd66:	6923      	ldr	r3, [r4, #16]
  40bd68:	2b00      	cmp	r3, #0
  40bd6a:	d036      	beq.n	40bdda <__swbuf_r+0x92>
  40bd6c:	b2ed      	uxtb	r5, r5
  40bd6e:	0489      	lsls	r1, r1, #18
  40bd70:	462f      	mov	r7, r5
  40bd72:	d515      	bpl.n	40bda0 <__swbuf_r+0x58>
  40bd74:	6822      	ldr	r2, [r4, #0]
  40bd76:	6961      	ldr	r1, [r4, #20]
  40bd78:	1ad3      	subs	r3, r2, r3
  40bd7a:	428b      	cmp	r3, r1
  40bd7c:	da1c      	bge.n	40bdb8 <__swbuf_r+0x70>
  40bd7e:	3301      	adds	r3, #1
  40bd80:	68a1      	ldr	r1, [r4, #8]
  40bd82:	1c50      	adds	r0, r2, #1
  40bd84:	3901      	subs	r1, #1
  40bd86:	60a1      	str	r1, [r4, #8]
  40bd88:	6020      	str	r0, [r4, #0]
  40bd8a:	7015      	strb	r5, [r2, #0]
  40bd8c:	6962      	ldr	r2, [r4, #20]
  40bd8e:	429a      	cmp	r2, r3
  40bd90:	d01a      	beq.n	40bdc8 <__swbuf_r+0x80>
  40bd92:	89a3      	ldrh	r3, [r4, #12]
  40bd94:	07db      	lsls	r3, r3, #31
  40bd96:	d501      	bpl.n	40bd9c <__swbuf_r+0x54>
  40bd98:	2d0a      	cmp	r5, #10
  40bd9a:	d015      	beq.n	40bdc8 <__swbuf_r+0x80>
  40bd9c:	4638      	mov	r0, r7
  40bd9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40bda0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40bda2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40bda6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40bdaa:	81a2      	strh	r2, [r4, #12]
  40bdac:	6822      	ldr	r2, [r4, #0]
  40bdae:	6661      	str	r1, [r4, #100]	; 0x64
  40bdb0:	6961      	ldr	r1, [r4, #20]
  40bdb2:	1ad3      	subs	r3, r2, r3
  40bdb4:	428b      	cmp	r3, r1
  40bdb6:	dbe2      	blt.n	40bd7e <__swbuf_r+0x36>
  40bdb8:	4621      	mov	r1, r4
  40bdba:	4630      	mov	r0, r6
  40bdbc:	f7fe fa1a 	bl	40a1f4 <_fflush_r>
  40bdc0:	b940      	cbnz	r0, 40bdd4 <__swbuf_r+0x8c>
  40bdc2:	6822      	ldr	r2, [r4, #0]
  40bdc4:	2301      	movs	r3, #1
  40bdc6:	e7db      	b.n	40bd80 <__swbuf_r+0x38>
  40bdc8:	4621      	mov	r1, r4
  40bdca:	4630      	mov	r0, r6
  40bdcc:	f7fe fa12 	bl	40a1f4 <_fflush_r>
  40bdd0:	2800      	cmp	r0, #0
  40bdd2:	d0e3      	beq.n	40bd9c <__swbuf_r+0x54>
  40bdd4:	f04f 37ff 	mov.w	r7, #4294967295
  40bdd8:	e7e0      	b.n	40bd9c <__swbuf_r+0x54>
  40bdda:	4621      	mov	r1, r4
  40bddc:	4630      	mov	r0, r6
  40bdde:	f7fd f935 	bl	40904c <__swsetup_r>
  40bde2:	2800      	cmp	r0, #0
  40bde4:	d1f6      	bne.n	40bdd4 <__swbuf_r+0x8c>
  40bde6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40bdea:	6923      	ldr	r3, [r4, #16]
  40bdec:	b291      	uxth	r1, r2
  40bdee:	e7bd      	b.n	40bd6c <__swbuf_r+0x24>
  40bdf0:	f7fe fa58 	bl	40a2a4 <__sinit>
  40bdf4:	e7b0      	b.n	40bd58 <__swbuf_r+0x10>
  40bdf6:	bf00      	nop

0040bdf8 <_wcrtomb_r>:
  40bdf8:	b5f0      	push	{r4, r5, r6, r7, lr}
  40bdfa:	4606      	mov	r6, r0
  40bdfc:	b085      	sub	sp, #20
  40bdfe:	461f      	mov	r7, r3
  40be00:	b189      	cbz	r1, 40be26 <_wcrtomb_r+0x2e>
  40be02:	4c10      	ldr	r4, [pc, #64]	; (40be44 <_wcrtomb_r+0x4c>)
  40be04:	4d10      	ldr	r5, [pc, #64]	; (40be48 <_wcrtomb_r+0x50>)
  40be06:	6824      	ldr	r4, [r4, #0]
  40be08:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40be0a:	2c00      	cmp	r4, #0
  40be0c:	bf08      	it	eq
  40be0e:	462c      	moveq	r4, r5
  40be10:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40be14:	47a0      	blx	r4
  40be16:	1c43      	adds	r3, r0, #1
  40be18:	d103      	bne.n	40be22 <_wcrtomb_r+0x2a>
  40be1a:	2200      	movs	r2, #0
  40be1c:	238a      	movs	r3, #138	; 0x8a
  40be1e:	603a      	str	r2, [r7, #0]
  40be20:	6033      	str	r3, [r6, #0]
  40be22:	b005      	add	sp, #20
  40be24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40be26:	460c      	mov	r4, r1
  40be28:	4906      	ldr	r1, [pc, #24]	; (40be44 <_wcrtomb_r+0x4c>)
  40be2a:	4a07      	ldr	r2, [pc, #28]	; (40be48 <_wcrtomb_r+0x50>)
  40be2c:	6809      	ldr	r1, [r1, #0]
  40be2e:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40be30:	2900      	cmp	r1, #0
  40be32:	bf08      	it	eq
  40be34:	4611      	moveq	r1, r2
  40be36:	4622      	mov	r2, r4
  40be38:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40be3c:	a901      	add	r1, sp, #4
  40be3e:	47a0      	blx	r4
  40be40:	e7e9      	b.n	40be16 <_wcrtomb_r+0x1e>
  40be42:	bf00      	nop
  40be44:	20400040 	.word	0x20400040
  40be48:	20400474 	.word	0x20400474

0040be4c <__ascii_wctomb>:
  40be4c:	b121      	cbz	r1, 40be58 <__ascii_wctomb+0xc>
  40be4e:	2aff      	cmp	r2, #255	; 0xff
  40be50:	d804      	bhi.n	40be5c <__ascii_wctomb+0x10>
  40be52:	700a      	strb	r2, [r1, #0]
  40be54:	2001      	movs	r0, #1
  40be56:	4770      	bx	lr
  40be58:	4608      	mov	r0, r1
  40be5a:	4770      	bx	lr
  40be5c:	238a      	movs	r3, #138	; 0x8a
  40be5e:	6003      	str	r3, [r0, #0]
  40be60:	f04f 30ff 	mov.w	r0, #4294967295
  40be64:	4770      	bx	lr
  40be66:	bf00      	nop

0040be68 <_write_r>:
  40be68:	b570      	push	{r4, r5, r6, lr}
  40be6a:	460d      	mov	r5, r1
  40be6c:	4c08      	ldr	r4, [pc, #32]	; (40be90 <_write_r+0x28>)
  40be6e:	4611      	mov	r1, r2
  40be70:	4606      	mov	r6, r0
  40be72:	461a      	mov	r2, r3
  40be74:	4628      	mov	r0, r5
  40be76:	2300      	movs	r3, #0
  40be78:	6023      	str	r3, [r4, #0]
  40be7a:	f7f5 f95b 	bl	401134 <_write>
  40be7e:	1c43      	adds	r3, r0, #1
  40be80:	d000      	beq.n	40be84 <_write_r+0x1c>
  40be82:	bd70      	pop	{r4, r5, r6, pc}
  40be84:	6823      	ldr	r3, [r4, #0]
  40be86:	2b00      	cmp	r3, #0
  40be88:	d0fb      	beq.n	40be82 <_write_r+0x1a>
  40be8a:	6033      	str	r3, [r6, #0]
  40be8c:	bd70      	pop	{r4, r5, r6, pc}
  40be8e:	bf00      	nop
  40be90:	2040c4d8 	.word	0x2040c4d8

0040be94 <__register_exitproc>:
  40be94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40be98:	4d2c      	ldr	r5, [pc, #176]	; (40bf4c <__register_exitproc+0xb8>)
  40be9a:	4606      	mov	r6, r0
  40be9c:	6828      	ldr	r0, [r5, #0]
  40be9e:	4698      	mov	r8, r3
  40bea0:	460f      	mov	r7, r1
  40bea2:	4691      	mov	r9, r2
  40bea4:	f7fe fdcc 	bl	40aa40 <__retarget_lock_acquire_recursive>
  40bea8:	4b29      	ldr	r3, [pc, #164]	; (40bf50 <__register_exitproc+0xbc>)
  40beaa:	681c      	ldr	r4, [r3, #0]
  40beac:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40beb0:	2b00      	cmp	r3, #0
  40beb2:	d03e      	beq.n	40bf32 <__register_exitproc+0x9e>
  40beb4:	685a      	ldr	r2, [r3, #4]
  40beb6:	2a1f      	cmp	r2, #31
  40beb8:	dc1c      	bgt.n	40bef4 <__register_exitproc+0x60>
  40beba:	f102 0e01 	add.w	lr, r2, #1
  40bebe:	b176      	cbz	r6, 40bede <__register_exitproc+0x4a>
  40bec0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40bec4:	2401      	movs	r4, #1
  40bec6:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40beca:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40bece:	4094      	lsls	r4, r2
  40bed0:	4320      	orrs	r0, r4
  40bed2:	2e02      	cmp	r6, #2
  40bed4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40bed8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40bedc:	d023      	beq.n	40bf26 <__register_exitproc+0x92>
  40bede:	3202      	adds	r2, #2
  40bee0:	f8c3 e004 	str.w	lr, [r3, #4]
  40bee4:	6828      	ldr	r0, [r5, #0]
  40bee6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40beea:	f7fe fdab 	bl	40aa44 <__retarget_lock_release_recursive>
  40beee:	2000      	movs	r0, #0
  40bef0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40bef4:	4b17      	ldr	r3, [pc, #92]	; (40bf54 <__register_exitproc+0xc0>)
  40bef6:	b30b      	cbz	r3, 40bf3c <__register_exitproc+0xa8>
  40bef8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40befc:	f7fe fe1c 	bl	40ab38 <malloc>
  40bf00:	4603      	mov	r3, r0
  40bf02:	b1d8      	cbz	r0, 40bf3c <__register_exitproc+0xa8>
  40bf04:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40bf08:	6002      	str	r2, [r0, #0]
  40bf0a:	2100      	movs	r1, #0
  40bf0c:	6041      	str	r1, [r0, #4]
  40bf0e:	460a      	mov	r2, r1
  40bf10:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40bf14:	f04f 0e01 	mov.w	lr, #1
  40bf18:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40bf1c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40bf20:	2e00      	cmp	r6, #0
  40bf22:	d0dc      	beq.n	40bede <__register_exitproc+0x4a>
  40bf24:	e7cc      	b.n	40bec0 <__register_exitproc+0x2c>
  40bf26:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40bf2a:	430c      	orrs	r4, r1
  40bf2c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40bf30:	e7d5      	b.n	40bede <__register_exitproc+0x4a>
  40bf32:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40bf36:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40bf3a:	e7bb      	b.n	40beb4 <__register_exitproc+0x20>
  40bf3c:	6828      	ldr	r0, [r5, #0]
  40bf3e:	f7fe fd81 	bl	40aa44 <__retarget_lock_release_recursive>
  40bf42:	f04f 30ff 	mov.w	r0, #4294967295
  40bf46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40bf4a:	bf00      	nop
  40bf4c:	20400470 	.word	0x20400470
  40bf50:	0040d694 	.word	0x0040d694
  40bf54:	0040ab39 	.word	0x0040ab39

0040bf58 <_calloc_r>:
  40bf58:	b510      	push	{r4, lr}
  40bf5a:	fb02 f101 	mul.w	r1, r2, r1
  40bf5e:	f7fe fdf3 	bl	40ab48 <_malloc_r>
  40bf62:	4604      	mov	r4, r0
  40bf64:	b1d8      	cbz	r0, 40bf9e <_calloc_r+0x46>
  40bf66:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40bf6a:	f022 0203 	bic.w	r2, r2, #3
  40bf6e:	3a04      	subs	r2, #4
  40bf70:	2a24      	cmp	r2, #36	; 0x24
  40bf72:	d818      	bhi.n	40bfa6 <_calloc_r+0x4e>
  40bf74:	2a13      	cmp	r2, #19
  40bf76:	d914      	bls.n	40bfa2 <_calloc_r+0x4a>
  40bf78:	2300      	movs	r3, #0
  40bf7a:	2a1b      	cmp	r2, #27
  40bf7c:	6003      	str	r3, [r0, #0]
  40bf7e:	6043      	str	r3, [r0, #4]
  40bf80:	d916      	bls.n	40bfb0 <_calloc_r+0x58>
  40bf82:	2a24      	cmp	r2, #36	; 0x24
  40bf84:	6083      	str	r3, [r0, #8]
  40bf86:	60c3      	str	r3, [r0, #12]
  40bf88:	bf11      	iteee	ne
  40bf8a:	f100 0210 	addne.w	r2, r0, #16
  40bf8e:	6103      	streq	r3, [r0, #16]
  40bf90:	6143      	streq	r3, [r0, #20]
  40bf92:	f100 0218 	addeq.w	r2, r0, #24
  40bf96:	2300      	movs	r3, #0
  40bf98:	6013      	str	r3, [r2, #0]
  40bf9a:	6053      	str	r3, [r2, #4]
  40bf9c:	6093      	str	r3, [r2, #8]
  40bf9e:	4620      	mov	r0, r4
  40bfa0:	bd10      	pop	{r4, pc}
  40bfa2:	4602      	mov	r2, r0
  40bfa4:	e7f7      	b.n	40bf96 <_calloc_r+0x3e>
  40bfa6:	2100      	movs	r1, #0
  40bfa8:	f7fa fd8c 	bl	406ac4 <memset>
  40bfac:	4620      	mov	r0, r4
  40bfae:	bd10      	pop	{r4, pc}
  40bfb0:	f100 0208 	add.w	r2, r0, #8
  40bfb4:	e7ef      	b.n	40bf96 <_calloc_r+0x3e>
  40bfb6:	bf00      	nop

0040bfb8 <_close_r>:
  40bfb8:	b538      	push	{r3, r4, r5, lr}
  40bfba:	4c07      	ldr	r4, [pc, #28]	; (40bfd8 <_close_r+0x20>)
  40bfbc:	2300      	movs	r3, #0
  40bfbe:	4605      	mov	r5, r0
  40bfc0:	4608      	mov	r0, r1
  40bfc2:	6023      	str	r3, [r4, #0]
  40bfc4:	f7f6 fc22 	bl	40280c <_close>
  40bfc8:	1c43      	adds	r3, r0, #1
  40bfca:	d000      	beq.n	40bfce <_close_r+0x16>
  40bfcc:	bd38      	pop	{r3, r4, r5, pc}
  40bfce:	6823      	ldr	r3, [r4, #0]
  40bfd0:	2b00      	cmp	r3, #0
  40bfd2:	d0fb      	beq.n	40bfcc <_close_r+0x14>
  40bfd4:	602b      	str	r3, [r5, #0]
  40bfd6:	bd38      	pop	{r3, r4, r5, pc}
  40bfd8:	2040c4d8 	.word	0x2040c4d8

0040bfdc <_fclose_r>:
  40bfdc:	b570      	push	{r4, r5, r6, lr}
  40bfde:	b159      	cbz	r1, 40bff8 <_fclose_r+0x1c>
  40bfe0:	4605      	mov	r5, r0
  40bfe2:	460c      	mov	r4, r1
  40bfe4:	b110      	cbz	r0, 40bfec <_fclose_r+0x10>
  40bfe6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40bfe8:	2b00      	cmp	r3, #0
  40bfea:	d03c      	beq.n	40c066 <_fclose_r+0x8a>
  40bfec:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40bfee:	07d8      	lsls	r0, r3, #31
  40bff0:	d505      	bpl.n	40bffe <_fclose_r+0x22>
  40bff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40bff6:	b92b      	cbnz	r3, 40c004 <_fclose_r+0x28>
  40bff8:	2600      	movs	r6, #0
  40bffa:	4630      	mov	r0, r6
  40bffc:	bd70      	pop	{r4, r5, r6, pc}
  40bffe:	89a3      	ldrh	r3, [r4, #12]
  40c000:	0599      	lsls	r1, r3, #22
  40c002:	d53c      	bpl.n	40c07e <_fclose_r+0xa2>
  40c004:	4621      	mov	r1, r4
  40c006:	4628      	mov	r0, r5
  40c008:	f7fe f854 	bl	40a0b4 <__sflush_r>
  40c00c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40c00e:	4606      	mov	r6, r0
  40c010:	b133      	cbz	r3, 40c020 <_fclose_r+0x44>
  40c012:	69e1      	ldr	r1, [r4, #28]
  40c014:	4628      	mov	r0, r5
  40c016:	4798      	blx	r3
  40c018:	2800      	cmp	r0, #0
  40c01a:	bfb8      	it	lt
  40c01c:	f04f 36ff 	movlt.w	r6, #4294967295
  40c020:	89a3      	ldrh	r3, [r4, #12]
  40c022:	061a      	lsls	r2, r3, #24
  40c024:	d422      	bmi.n	40c06c <_fclose_r+0x90>
  40c026:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40c028:	b141      	cbz	r1, 40c03c <_fclose_r+0x60>
  40c02a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40c02e:	4299      	cmp	r1, r3
  40c030:	d002      	beq.n	40c038 <_fclose_r+0x5c>
  40c032:	4628      	mov	r0, r5
  40c034:	f7fe fa5c 	bl	40a4f0 <_free_r>
  40c038:	2300      	movs	r3, #0
  40c03a:	6323      	str	r3, [r4, #48]	; 0x30
  40c03c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40c03e:	b121      	cbz	r1, 40c04a <_fclose_r+0x6e>
  40c040:	4628      	mov	r0, r5
  40c042:	f7fe fa55 	bl	40a4f0 <_free_r>
  40c046:	2300      	movs	r3, #0
  40c048:	6463      	str	r3, [r4, #68]	; 0x44
  40c04a:	f7fe f957 	bl	40a2fc <__sfp_lock_acquire>
  40c04e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40c050:	2200      	movs	r2, #0
  40c052:	07db      	lsls	r3, r3, #31
  40c054:	81a2      	strh	r2, [r4, #12]
  40c056:	d50e      	bpl.n	40c076 <_fclose_r+0x9a>
  40c058:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40c05a:	f7fe fcef 	bl	40aa3c <__retarget_lock_close_recursive>
  40c05e:	f7fe f953 	bl	40a308 <__sfp_lock_release>
  40c062:	4630      	mov	r0, r6
  40c064:	bd70      	pop	{r4, r5, r6, pc}
  40c066:	f7fe f91d 	bl	40a2a4 <__sinit>
  40c06a:	e7bf      	b.n	40bfec <_fclose_r+0x10>
  40c06c:	6921      	ldr	r1, [r4, #16]
  40c06e:	4628      	mov	r0, r5
  40c070:	f7fe fa3e 	bl	40a4f0 <_free_r>
  40c074:	e7d7      	b.n	40c026 <_fclose_r+0x4a>
  40c076:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40c078:	f7fe fce4 	bl	40aa44 <__retarget_lock_release_recursive>
  40c07c:	e7ec      	b.n	40c058 <_fclose_r+0x7c>
  40c07e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40c080:	f7fe fcde 	bl	40aa40 <__retarget_lock_acquire_recursive>
  40c084:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c088:	2b00      	cmp	r3, #0
  40c08a:	d1bb      	bne.n	40c004 <_fclose_r+0x28>
  40c08c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40c08e:	f016 0601 	ands.w	r6, r6, #1
  40c092:	d1b1      	bne.n	40bff8 <_fclose_r+0x1c>
  40c094:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40c096:	f7fe fcd5 	bl	40aa44 <__retarget_lock_release_recursive>
  40c09a:	4630      	mov	r0, r6
  40c09c:	bd70      	pop	{r4, r5, r6, pc}
  40c09e:	bf00      	nop

0040c0a0 <_fstat_r>:
  40c0a0:	b538      	push	{r3, r4, r5, lr}
  40c0a2:	460b      	mov	r3, r1
  40c0a4:	4c07      	ldr	r4, [pc, #28]	; (40c0c4 <_fstat_r+0x24>)
  40c0a6:	4605      	mov	r5, r0
  40c0a8:	4611      	mov	r1, r2
  40c0aa:	4618      	mov	r0, r3
  40c0ac:	2300      	movs	r3, #0
  40c0ae:	6023      	str	r3, [r4, #0]
  40c0b0:	f7f6 fbaf 	bl	402812 <_fstat>
  40c0b4:	1c43      	adds	r3, r0, #1
  40c0b6:	d000      	beq.n	40c0ba <_fstat_r+0x1a>
  40c0b8:	bd38      	pop	{r3, r4, r5, pc}
  40c0ba:	6823      	ldr	r3, [r4, #0]
  40c0bc:	2b00      	cmp	r3, #0
  40c0be:	d0fb      	beq.n	40c0b8 <_fstat_r+0x18>
  40c0c0:	602b      	str	r3, [r5, #0]
  40c0c2:	bd38      	pop	{r3, r4, r5, pc}
  40c0c4:	2040c4d8 	.word	0x2040c4d8

0040c0c8 <_isatty_r>:
  40c0c8:	b538      	push	{r3, r4, r5, lr}
  40c0ca:	4c07      	ldr	r4, [pc, #28]	; (40c0e8 <_isatty_r+0x20>)
  40c0cc:	2300      	movs	r3, #0
  40c0ce:	4605      	mov	r5, r0
  40c0d0:	4608      	mov	r0, r1
  40c0d2:	6023      	str	r3, [r4, #0]
  40c0d4:	f7f6 fba2 	bl	40281c <_isatty>
  40c0d8:	1c43      	adds	r3, r0, #1
  40c0da:	d000      	beq.n	40c0de <_isatty_r+0x16>
  40c0dc:	bd38      	pop	{r3, r4, r5, pc}
  40c0de:	6823      	ldr	r3, [r4, #0]
  40c0e0:	2b00      	cmp	r3, #0
  40c0e2:	d0fb      	beq.n	40c0dc <_isatty_r+0x14>
  40c0e4:	602b      	str	r3, [r5, #0]
  40c0e6:	bd38      	pop	{r3, r4, r5, pc}
  40c0e8:	2040c4d8 	.word	0x2040c4d8

0040c0ec <_lseek_r>:
  40c0ec:	b570      	push	{r4, r5, r6, lr}
  40c0ee:	460d      	mov	r5, r1
  40c0f0:	4c08      	ldr	r4, [pc, #32]	; (40c114 <_lseek_r+0x28>)
  40c0f2:	4611      	mov	r1, r2
  40c0f4:	4606      	mov	r6, r0
  40c0f6:	461a      	mov	r2, r3
  40c0f8:	4628      	mov	r0, r5
  40c0fa:	2300      	movs	r3, #0
  40c0fc:	6023      	str	r3, [r4, #0]
  40c0fe:	f7f6 fb8f 	bl	402820 <_lseek>
  40c102:	1c43      	adds	r3, r0, #1
  40c104:	d000      	beq.n	40c108 <_lseek_r+0x1c>
  40c106:	bd70      	pop	{r4, r5, r6, pc}
  40c108:	6823      	ldr	r3, [r4, #0]
  40c10a:	2b00      	cmp	r3, #0
  40c10c:	d0fb      	beq.n	40c106 <_lseek_r+0x1a>
  40c10e:	6033      	str	r3, [r6, #0]
  40c110:	bd70      	pop	{r4, r5, r6, pc}
  40c112:	bf00      	nop
  40c114:	2040c4d8 	.word	0x2040c4d8

0040c118 <_read_r>:
  40c118:	b570      	push	{r4, r5, r6, lr}
  40c11a:	460d      	mov	r5, r1
  40c11c:	4c08      	ldr	r4, [pc, #32]	; (40c140 <_read_r+0x28>)
  40c11e:	4611      	mov	r1, r2
  40c120:	4606      	mov	r6, r0
  40c122:	461a      	mov	r2, r3
  40c124:	4628      	mov	r0, r5
  40c126:	2300      	movs	r3, #0
  40c128:	6023      	str	r3, [r4, #0]
  40c12a:	f7f4 ffe5 	bl	4010f8 <_read>
  40c12e:	1c43      	adds	r3, r0, #1
  40c130:	d000      	beq.n	40c134 <_read_r+0x1c>
  40c132:	bd70      	pop	{r4, r5, r6, pc}
  40c134:	6823      	ldr	r3, [r4, #0]
  40c136:	2b00      	cmp	r3, #0
  40c138:	d0fb      	beq.n	40c132 <_read_r+0x1a>
  40c13a:	6033      	str	r3, [r6, #0]
  40c13c:	bd70      	pop	{r4, r5, r6, pc}
  40c13e:	bf00      	nop
  40c140:	2040c4d8 	.word	0x2040c4d8

0040c144 <__aeabi_drsub>:
  40c144:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40c148:	e002      	b.n	40c150 <__adddf3>
  40c14a:	bf00      	nop

0040c14c <__aeabi_dsub>:
  40c14c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040c150 <__adddf3>:
  40c150:	b530      	push	{r4, r5, lr}
  40c152:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40c156:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40c15a:	ea94 0f05 	teq	r4, r5
  40c15e:	bf08      	it	eq
  40c160:	ea90 0f02 	teqeq	r0, r2
  40c164:	bf1f      	itttt	ne
  40c166:	ea54 0c00 	orrsne.w	ip, r4, r0
  40c16a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40c16e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40c172:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40c176:	f000 80e2 	beq.w	40c33e <__adddf3+0x1ee>
  40c17a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40c17e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40c182:	bfb8      	it	lt
  40c184:	426d      	neglt	r5, r5
  40c186:	dd0c      	ble.n	40c1a2 <__adddf3+0x52>
  40c188:	442c      	add	r4, r5
  40c18a:	ea80 0202 	eor.w	r2, r0, r2
  40c18e:	ea81 0303 	eor.w	r3, r1, r3
  40c192:	ea82 0000 	eor.w	r0, r2, r0
  40c196:	ea83 0101 	eor.w	r1, r3, r1
  40c19a:	ea80 0202 	eor.w	r2, r0, r2
  40c19e:	ea81 0303 	eor.w	r3, r1, r3
  40c1a2:	2d36      	cmp	r5, #54	; 0x36
  40c1a4:	bf88      	it	hi
  40c1a6:	bd30      	pophi	{r4, r5, pc}
  40c1a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40c1ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40c1b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40c1b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40c1b8:	d002      	beq.n	40c1c0 <__adddf3+0x70>
  40c1ba:	4240      	negs	r0, r0
  40c1bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40c1c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40c1c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40c1c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40c1cc:	d002      	beq.n	40c1d4 <__adddf3+0x84>
  40c1ce:	4252      	negs	r2, r2
  40c1d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40c1d4:	ea94 0f05 	teq	r4, r5
  40c1d8:	f000 80a7 	beq.w	40c32a <__adddf3+0x1da>
  40c1dc:	f1a4 0401 	sub.w	r4, r4, #1
  40c1e0:	f1d5 0e20 	rsbs	lr, r5, #32
  40c1e4:	db0d      	blt.n	40c202 <__adddf3+0xb2>
  40c1e6:	fa02 fc0e 	lsl.w	ip, r2, lr
  40c1ea:	fa22 f205 	lsr.w	r2, r2, r5
  40c1ee:	1880      	adds	r0, r0, r2
  40c1f0:	f141 0100 	adc.w	r1, r1, #0
  40c1f4:	fa03 f20e 	lsl.w	r2, r3, lr
  40c1f8:	1880      	adds	r0, r0, r2
  40c1fa:	fa43 f305 	asr.w	r3, r3, r5
  40c1fe:	4159      	adcs	r1, r3
  40c200:	e00e      	b.n	40c220 <__adddf3+0xd0>
  40c202:	f1a5 0520 	sub.w	r5, r5, #32
  40c206:	f10e 0e20 	add.w	lr, lr, #32
  40c20a:	2a01      	cmp	r2, #1
  40c20c:	fa03 fc0e 	lsl.w	ip, r3, lr
  40c210:	bf28      	it	cs
  40c212:	f04c 0c02 	orrcs.w	ip, ip, #2
  40c216:	fa43 f305 	asr.w	r3, r3, r5
  40c21a:	18c0      	adds	r0, r0, r3
  40c21c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40c220:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40c224:	d507      	bpl.n	40c236 <__adddf3+0xe6>
  40c226:	f04f 0e00 	mov.w	lr, #0
  40c22a:	f1dc 0c00 	rsbs	ip, ip, #0
  40c22e:	eb7e 0000 	sbcs.w	r0, lr, r0
  40c232:	eb6e 0101 	sbc.w	r1, lr, r1
  40c236:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40c23a:	d31b      	bcc.n	40c274 <__adddf3+0x124>
  40c23c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40c240:	d30c      	bcc.n	40c25c <__adddf3+0x10c>
  40c242:	0849      	lsrs	r1, r1, #1
  40c244:	ea5f 0030 	movs.w	r0, r0, rrx
  40c248:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40c24c:	f104 0401 	add.w	r4, r4, #1
  40c250:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40c254:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40c258:	f080 809a 	bcs.w	40c390 <__adddf3+0x240>
  40c25c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40c260:	bf08      	it	eq
  40c262:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40c266:	f150 0000 	adcs.w	r0, r0, #0
  40c26a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40c26e:	ea41 0105 	orr.w	r1, r1, r5
  40c272:	bd30      	pop	{r4, r5, pc}
  40c274:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40c278:	4140      	adcs	r0, r0
  40c27a:	eb41 0101 	adc.w	r1, r1, r1
  40c27e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c282:	f1a4 0401 	sub.w	r4, r4, #1
  40c286:	d1e9      	bne.n	40c25c <__adddf3+0x10c>
  40c288:	f091 0f00 	teq	r1, #0
  40c28c:	bf04      	itt	eq
  40c28e:	4601      	moveq	r1, r0
  40c290:	2000      	moveq	r0, #0
  40c292:	fab1 f381 	clz	r3, r1
  40c296:	bf08      	it	eq
  40c298:	3320      	addeq	r3, #32
  40c29a:	f1a3 030b 	sub.w	r3, r3, #11
  40c29e:	f1b3 0220 	subs.w	r2, r3, #32
  40c2a2:	da0c      	bge.n	40c2be <__adddf3+0x16e>
  40c2a4:	320c      	adds	r2, #12
  40c2a6:	dd08      	ble.n	40c2ba <__adddf3+0x16a>
  40c2a8:	f102 0c14 	add.w	ip, r2, #20
  40c2ac:	f1c2 020c 	rsb	r2, r2, #12
  40c2b0:	fa01 f00c 	lsl.w	r0, r1, ip
  40c2b4:	fa21 f102 	lsr.w	r1, r1, r2
  40c2b8:	e00c      	b.n	40c2d4 <__adddf3+0x184>
  40c2ba:	f102 0214 	add.w	r2, r2, #20
  40c2be:	bfd8      	it	le
  40c2c0:	f1c2 0c20 	rsble	ip, r2, #32
  40c2c4:	fa01 f102 	lsl.w	r1, r1, r2
  40c2c8:	fa20 fc0c 	lsr.w	ip, r0, ip
  40c2cc:	bfdc      	itt	le
  40c2ce:	ea41 010c 	orrle.w	r1, r1, ip
  40c2d2:	4090      	lslle	r0, r2
  40c2d4:	1ae4      	subs	r4, r4, r3
  40c2d6:	bfa2      	ittt	ge
  40c2d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40c2dc:	4329      	orrge	r1, r5
  40c2de:	bd30      	popge	{r4, r5, pc}
  40c2e0:	ea6f 0404 	mvn.w	r4, r4
  40c2e4:	3c1f      	subs	r4, #31
  40c2e6:	da1c      	bge.n	40c322 <__adddf3+0x1d2>
  40c2e8:	340c      	adds	r4, #12
  40c2ea:	dc0e      	bgt.n	40c30a <__adddf3+0x1ba>
  40c2ec:	f104 0414 	add.w	r4, r4, #20
  40c2f0:	f1c4 0220 	rsb	r2, r4, #32
  40c2f4:	fa20 f004 	lsr.w	r0, r0, r4
  40c2f8:	fa01 f302 	lsl.w	r3, r1, r2
  40c2fc:	ea40 0003 	orr.w	r0, r0, r3
  40c300:	fa21 f304 	lsr.w	r3, r1, r4
  40c304:	ea45 0103 	orr.w	r1, r5, r3
  40c308:	bd30      	pop	{r4, r5, pc}
  40c30a:	f1c4 040c 	rsb	r4, r4, #12
  40c30e:	f1c4 0220 	rsb	r2, r4, #32
  40c312:	fa20 f002 	lsr.w	r0, r0, r2
  40c316:	fa01 f304 	lsl.w	r3, r1, r4
  40c31a:	ea40 0003 	orr.w	r0, r0, r3
  40c31e:	4629      	mov	r1, r5
  40c320:	bd30      	pop	{r4, r5, pc}
  40c322:	fa21 f004 	lsr.w	r0, r1, r4
  40c326:	4629      	mov	r1, r5
  40c328:	bd30      	pop	{r4, r5, pc}
  40c32a:	f094 0f00 	teq	r4, #0
  40c32e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40c332:	bf06      	itte	eq
  40c334:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40c338:	3401      	addeq	r4, #1
  40c33a:	3d01      	subne	r5, #1
  40c33c:	e74e      	b.n	40c1dc <__adddf3+0x8c>
  40c33e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40c342:	bf18      	it	ne
  40c344:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40c348:	d029      	beq.n	40c39e <__adddf3+0x24e>
  40c34a:	ea94 0f05 	teq	r4, r5
  40c34e:	bf08      	it	eq
  40c350:	ea90 0f02 	teqeq	r0, r2
  40c354:	d005      	beq.n	40c362 <__adddf3+0x212>
  40c356:	ea54 0c00 	orrs.w	ip, r4, r0
  40c35a:	bf04      	itt	eq
  40c35c:	4619      	moveq	r1, r3
  40c35e:	4610      	moveq	r0, r2
  40c360:	bd30      	pop	{r4, r5, pc}
  40c362:	ea91 0f03 	teq	r1, r3
  40c366:	bf1e      	ittt	ne
  40c368:	2100      	movne	r1, #0
  40c36a:	2000      	movne	r0, #0
  40c36c:	bd30      	popne	{r4, r5, pc}
  40c36e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40c372:	d105      	bne.n	40c380 <__adddf3+0x230>
  40c374:	0040      	lsls	r0, r0, #1
  40c376:	4149      	adcs	r1, r1
  40c378:	bf28      	it	cs
  40c37a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40c37e:	bd30      	pop	{r4, r5, pc}
  40c380:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40c384:	bf3c      	itt	cc
  40c386:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40c38a:	bd30      	popcc	{r4, r5, pc}
  40c38c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40c390:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40c394:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40c398:	f04f 0000 	mov.w	r0, #0
  40c39c:	bd30      	pop	{r4, r5, pc}
  40c39e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40c3a2:	bf1a      	itte	ne
  40c3a4:	4619      	movne	r1, r3
  40c3a6:	4610      	movne	r0, r2
  40c3a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40c3ac:	bf1c      	itt	ne
  40c3ae:	460b      	movne	r3, r1
  40c3b0:	4602      	movne	r2, r0
  40c3b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40c3b6:	bf06      	itte	eq
  40c3b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40c3bc:	ea91 0f03 	teqeq	r1, r3
  40c3c0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40c3c4:	bd30      	pop	{r4, r5, pc}
  40c3c6:	bf00      	nop

0040c3c8 <__aeabi_ui2d>:
  40c3c8:	f090 0f00 	teq	r0, #0
  40c3cc:	bf04      	itt	eq
  40c3ce:	2100      	moveq	r1, #0
  40c3d0:	4770      	bxeq	lr
  40c3d2:	b530      	push	{r4, r5, lr}
  40c3d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40c3d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40c3dc:	f04f 0500 	mov.w	r5, #0
  40c3e0:	f04f 0100 	mov.w	r1, #0
  40c3e4:	e750      	b.n	40c288 <__adddf3+0x138>
  40c3e6:	bf00      	nop

0040c3e8 <__aeabi_i2d>:
  40c3e8:	f090 0f00 	teq	r0, #0
  40c3ec:	bf04      	itt	eq
  40c3ee:	2100      	moveq	r1, #0
  40c3f0:	4770      	bxeq	lr
  40c3f2:	b530      	push	{r4, r5, lr}
  40c3f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40c3f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40c3fc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40c400:	bf48      	it	mi
  40c402:	4240      	negmi	r0, r0
  40c404:	f04f 0100 	mov.w	r1, #0
  40c408:	e73e      	b.n	40c288 <__adddf3+0x138>
  40c40a:	bf00      	nop

0040c40c <__aeabi_f2d>:
  40c40c:	0042      	lsls	r2, r0, #1
  40c40e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40c412:	ea4f 0131 	mov.w	r1, r1, rrx
  40c416:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40c41a:	bf1f      	itttt	ne
  40c41c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40c420:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40c424:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40c428:	4770      	bxne	lr
  40c42a:	f092 0f00 	teq	r2, #0
  40c42e:	bf14      	ite	ne
  40c430:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40c434:	4770      	bxeq	lr
  40c436:	b530      	push	{r4, r5, lr}
  40c438:	f44f 7460 	mov.w	r4, #896	; 0x380
  40c43c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40c440:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40c444:	e720      	b.n	40c288 <__adddf3+0x138>
  40c446:	bf00      	nop

0040c448 <__aeabi_ul2d>:
  40c448:	ea50 0201 	orrs.w	r2, r0, r1
  40c44c:	bf08      	it	eq
  40c44e:	4770      	bxeq	lr
  40c450:	b530      	push	{r4, r5, lr}
  40c452:	f04f 0500 	mov.w	r5, #0
  40c456:	e00a      	b.n	40c46e <__aeabi_l2d+0x16>

0040c458 <__aeabi_l2d>:
  40c458:	ea50 0201 	orrs.w	r2, r0, r1
  40c45c:	bf08      	it	eq
  40c45e:	4770      	bxeq	lr
  40c460:	b530      	push	{r4, r5, lr}
  40c462:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40c466:	d502      	bpl.n	40c46e <__aeabi_l2d+0x16>
  40c468:	4240      	negs	r0, r0
  40c46a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40c46e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40c472:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40c476:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40c47a:	f43f aedc 	beq.w	40c236 <__adddf3+0xe6>
  40c47e:	f04f 0203 	mov.w	r2, #3
  40c482:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40c486:	bf18      	it	ne
  40c488:	3203      	addne	r2, #3
  40c48a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40c48e:	bf18      	it	ne
  40c490:	3203      	addne	r2, #3
  40c492:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40c496:	f1c2 0320 	rsb	r3, r2, #32
  40c49a:	fa00 fc03 	lsl.w	ip, r0, r3
  40c49e:	fa20 f002 	lsr.w	r0, r0, r2
  40c4a2:	fa01 fe03 	lsl.w	lr, r1, r3
  40c4a6:	ea40 000e 	orr.w	r0, r0, lr
  40c4aa:	fa21 f102 	lsr.w	r1, r1, r2
  40c4ae:	4414      	add	r4, r2
  40c4b0:	e6c1      	b.n	40c236 <__adddf3+0xe6>
  40c4b2:	bf00      	nop

0040c4b4 <__aeabi_dmul>:
  40c4b4:	b570      	push	{r4, r5, r6, lr}
  40c4b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40c4ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40c4be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40c4c2:	bf1d      	ittte	ne
  40c4c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40c4c8:	ea94 0f0c 	teqne	r4, ip
  40c4cc:	ea95 0f0c 	teqne	r5, ip
  40c4d0:	f000 f8de 	bleq	40c690 <__aeabi_dmul+0x1dc>
  40c4d4:	442c      	add	r4, r5
  40c4d6:	ea81 0603 	eor.w	r6, r1, r3
  40c4da:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40c4de:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40c4e2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40c4e6:	bf18      	it	ne
  40c4e8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40c4ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40c4f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40c4f4:	d038      	beq.n	40c568 <__aeabi_dmul+0xb4>
  40c4f6:	fba0 ce02 	umull	ip, lr, r0, r2
  40c4fa:	f04f 0500 	mov.w	r5, #0
  40c4fe:	fbe1 e502 	umlal	lr, r5, r1, r2
  40c502:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40c506:	fbe0 e503 	umlal	lr, r5, r0, r3
  40c50a:	f04f 0600 	mov.w	r6, #0
  40c50e:	fbe1 5603 	umlal	r5, r6, r1, r3
  40c512:	f09c 0f00 	teq	ip, #0
  40c516:	bf18      	it	ne
  40c518:	f04e 0e01 	orrne.w	lr, lr, #1
  40c51c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40c520:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40c524:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40c528:	d204      	bcs.n	40c534 <__aeabi_dmul+0x80>
  40c52a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40c52e:	416d      	adcs	r5, r5
  40c530:	eb46 0606 	adc.w	r6, r6, r6
  40c534:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40c538:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40c53c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40c540:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40c544:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40c548:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40c54c:	bf88      	it	hi
  40c54e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40c552:	d81e      	bhi.n	40c592 <__aeabi_dmul+0xde>
  40c554:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40c558:	bf08      	it	eq
  40c55a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40c55e:	f150 0000 	adcs.w	r0, r0, #0
  40c562:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40c566:	bd70      	pop	{r4, r5, r6, pc}
  40c568:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40c56c:	ea46 0101 	orr.w	r1, r6, r1
  40c570:	ea40 0002 	orr.w	r0, r0, r2
  40c574:	ea81 0103 	eor.w	r1, r1, r3
  40c578:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40c57c:	bfc2      	ittt	gt
  40c57e:	ebd4 050c 	rsbsgt	r5, r4, ip
  40c582:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40c586:	bd70      	popgt	{r4, r5, r6, pc}
  40c588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40c58c:	f04f 0e00 	mov.w	lr, #0
  40c590:	3c01      	subs	r4, #1
  40c592:	f300 80ab 	bgt.w	40c6ec <__aeabi_dmul+0x238>
  40c596:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40c59a:	bfde      	ittt	le
  40c59c:	2000      	movle	r0, #0
  40c59e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40c5a2:	bd70      	pople	{r4, r5, r6, pc}
  40c5a4:	f1c4 0400 	rsb	r4, r4, #0
  40c5a8:	3c20      	subs	r4, #32
  40c5aa:	da35      	bge.n	40c618 <__aeabi_dmul+0x164>
  40c5ac:	340c      	adds	r4, #12
  40c5ae:	dc1b      	bgt.n	40c5e8 <__aeabi_dmul+0x134>
  40c5b0:	f104 0414 	add.w	r4, r4, #20
  40c5b4:	f1c4 0520 	rsb	r5, r4, #32
  40c5b8:	fa00 f305 	lsl.w	r3, r0, r5
  40c5bc:	fa20 f004 	lsr.w	r0, r0, r4
  40c5c0:	fa01 f205 	lsl.w	r2, r1, r5
  40c5c4:	ea40 0002 	orr.w	r0, r0, r2
  40c5c8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40c5cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40c5d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40c5d4:	fa21 f604 	lsr.w	r6, r1, r4
  40c5d8:	eb42 0106 	adc.w	r1, r2, r6
  40c5dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40c5e0:	bf08      	it	eq
  40c5e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40c5e6:	bd70      	pop	{r4, r5, r6, pc}
  40c5e8:	f1c4 040c 	rsb	r4, r4, #12
  40c5ec:	f1c4 0520 	rsb	r5, r4, #32
  40c5f0:	fa00 f304 	lsl.w	r3, r0, r4
  40c5f4:	fa20 f005 	lsr.w	r0, r0, r5
  40c5f8:	fa01 f204 	lsl.w	r2, r1, r4
  40c5fc:	ea40 0002 	orr.w	r0, r0, r2
  40c600:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40c604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40c608:	f141 0100 	adc.w	r1, r1, #0
  40c60c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40c610:	bf08      	it	eq
  40c612:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40c616:	bd70      	pop	{r4, r5, r6, pc}
  40c618:	f1c4 0520 	rsb	r5, r4, #32
  40c61c:	fa00 f205 	lsl.w	r2, r0, r5
  40c620:	ea4e 0e02 	orr.w	lr, lr, r2
  40c624:	fa20 f304 	lsr.w	r3, r0, r4
  40c628:	fa01 f205 	lsl.w	r2, r1, r5
  40c62c:	ea43 0302 	orr.w	r3, r3, r2
  40c630:	fa21 f004 	lsr.w	r0, r1, r4
  40c634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40c638:	fa21 f204 	lsr.w	r2, r1, r4
  40c63c:	ea20 0002 	bic.w	r0, r0, r2
  40c640:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40c644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40c648:	bf08      	it	eq
  40c64a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40c64e:	bd70      	pop	{r4, r5, r6, pc}
  40c650:	f094 0f00 	teq	r4, #0
  40c654:	d10f      	bne.n	40c676 <__aeabi_dmul+0x1c2>
  40c656:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40c65a:	0040      	lsls	r0, r0, #1
  40c65c:	eb41 0101 	adc.w	r1, r1, r1
  40c660:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c664:	bf08      	it	eq
  40c666:	3c01      	subeq	r4, #1
  40c668:	d0f7      	beq.n	40c65a <__aeabi_dmul+0x1a6>
  40c66a:	ea41 0106 	orr.w	r1, r1, r6
  40c66e:	f095 0f00 	teq	r5, #0
  40c672:	bf18      	it	ne
  40c674:	4770      	bxne	lr
  40c676:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40c67a:	0052      	lsls	r2, r2, #1
  40c67c:	eb43 0303 	adc.w	r3, r3, r3
  40c680:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40c684:	bf08      	it	eq
  40c686:	3d01      	subeq	r5, #1
  40c688:	d0f7      	beq.n	40c67a <__aeabi_dmul+0x1c6>
  40c68a:	ea43 0306 	orr.w	r3, r3, r6
  40c68e:	4770      	bx	lr
  40c690:	ea94 0f0c 	teq	r4, ip
  40c694:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40c698:	bf18      	it	ne
  40c69a:	ea95 0f0c 	teqne	r5, ip
  40c69e:	d00c      	beq.n	40c6ba <__aeabi_dmul+0x206>
  40c6a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40c6a4:	bf18      	it	ne
  40c6a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40c6aa:	d1d1      	bne.n	40c650 <__aeabi_dmul+0x19c>
  40c6ac:	ea81 0103 	eor.w	r1, r1, r3
  40c6b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40c6b4:	f04f 0000 	mov.w	r0, #0
  40c6b8:	bd70      	pop	{r4, r5, r6, pc}
  40c6ba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40c6be:	bf06      	itte	eq
  40c6c0:	4610      	moveq	r0, r2
  40c6c2:	4619      	moveq	r1, r3
  40c6c4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40c6c8:	d019      	beq.n	40c6fe <__aeabi_dmul+0x24a>
  40c6ca:	ea94 0f0c 	teq	r4, ip
  40c6ce:	d102      	bne.n	40c6d6 <__aeabi_dmul+0x222>
  40c6d0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40c6d4:	d113      	bne.n	40c6fe <__aeabi_dmul+0x24a>
  40c6d6:	ea95 0f0c 	teq	r5, ip
  40c6da:	d105      	bne.n	40c6e8 <__aeabi_dmul+0x234>
  40c6dc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40c6e0:	bf1c      	itt	ne
  40c6e2:	4610      	movne	r0, r2
  40c6e4:	4619      	movne	r1, r3
  40c6e6:	d10a      	bne.n	40c6fe <__aeabi_dmul+0x24a>
  40c6e8:	ea81 0103 	eor.w	r1, r1, r3
  40c6ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40c6f0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40c6f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40c6f8:	f04f 0000 	mov.w	r0, #0
  40c6fc:	bd70      	pop	{r4, r5, r6, pc}
  40c6fe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40c702:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40c706:	bd70      	pop	{r4, r5, r6, pc}

0040c708 <__aeabi_ddiv>:
  40c708:	b570      	push	{r4, r5, r6, lr}
  40c70a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40c70e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40c712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40c716:	bf1d      	ittte	ne
  40c718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40c71c:	ea94 0f0c 	teqne	r4, ip
  40c720:	ea95 0f0c 	teqne	r5, ip
  40c724:	f000 f8a7 	bleq	40c876 <__aeabi_ddiv+0x16e>
  40c728:	eba4 0405 	sub.w	r4, r4, r5
  40c72c:	ea81 0e03 	eor.w	lr, r1, r3
  40c730:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40c734:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40c738:	f000 8088 	beq.w	40c84c <__aeabi_ddiv+0x144>
  40c73c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40c740:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40c744:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40c748:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40c74c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40c750:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40c754:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40c758:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40c75c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40c760:	429d      	cmp	r5, r3
  40c762:	bf08      	it	eq
  40c764:	4296      	cmpeq	r6, r2
  40c766:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40c76a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40c76e:	d202      	bcs.n	40c776 <__aeabi_ddiv+0x6e>
  40c770:	085b      	lsrs	r3, r3, #1
  40c772:	ea4f 0232 	mov.w	r2, r2, rrx
  40c776:	1ab6      	subs	r6, r6, r2
  40c778:	eb65 0503 	sbc.w	r5, r5, r3
  40c77c:	085b      	lsrs	r3, r3, #1
  40c77e:	ea4f 0232 	mov.w	r2, r2, rrx
  40c782:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40c786:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40c78a:	ebb6 0e02 	subs.w	lr, r6, r2
  40c78e:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c792:	bf22      	ittt	cs
  40c794:	1ab6      	subcs	r6, r6, r2
  40c796:	4675      	movcs	r5, lr
  40c798:	ea40 000c 	orrcs.w	r0, r0, ip
  40c79c:	085b      	lsrs	r3, r3, #1
  40c79e:	ea4f 0232 	mov.w	r2, r2, rrx
  40c7a2:	ebb6 0e02 	subs.w	lr, r6, r2
  40c7a6:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c7aa:	bf22      	ittt	cs
  40c7ac:	1ab6      	subcs	r6, r6, r2
  40c7ae:	4675      	movcs	r5, lr
  40c7b0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40c7b4:	085b      	lsrs	r3, r3, #1
  40c7b6:	ea4f 0232 	mov.w	r2, r2, rrx
  40c7ba:	ebb6 0e02 	subs.w	lr, r6, r2
  40c7be:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c7c2:	bf22      	ittt	cs
  40c7c4:	1ab6      	subcs	r6, r6, r2
  40c7c6:	4675      	movcs	r5, lr
  40c7c8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40c7cc:	085b      	lsrs	r3, r3, #1
  40c7ce:	ea4f 0232 	mov.w	r2, r2, rrx
  40c7d2:	ebb6 0e02 	subs.w	lr, r6, r2
  40c7d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c7da:	bf22      	ittt	cs
  40c7dc:	1ab6      	subcs	r6, r6, r2
  40c7de:	4675      	movcs	r5, lr
  40c7e0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40c7e4:	ea55 0e06 	orrs.w	lr, r5, r6
  40c7e8:	d018      	beq.n	40c81c <__aeabi_ddiv+0x114>
  40c7ea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40c7ee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40c7f2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40c7f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40c7fa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40c7fe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40c802:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40c806:	d1c0      	bne.n	40c78a <__aeabi_ddiv+0x82>
  40c808:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c80c:	d10b      	bne.n	40c826 <__aeabi_ddiv+0x11e>
  40c80e:	ea41 0100 	orr.w	r1, r1, r0
  40c812:	f04f 0000 	mov.w	r0, #0
  40c816:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40c81a:	e7b6      	b.n	40c78a <__aeabi_ddiv+0x82>
  40c81c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c820:	bf04      	itt	eq
  40c822:	4301      	orreq	r1, r0
  40c824:	2000      	moveq	r0, #0
  40c826:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40c82a:	bf88      	it	hi
  40c82c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40c830:	f63f aeaf 	bhi.w	40c592 <__aeabi_dmul+0xde>
  40c834:	ebb5 0c03 	subs.w	ip, r5, r3
  40c838:	bf04      	itt	eq
  40c83a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40c83e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40c842:	f150 0000 	adcs.w	r0, r0, #0
  40c846:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40c84a:	bd70      	pop	{r4, r5, r6, pc}
  40c84c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40c850:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40c854:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40c858:	bfc2      	ittt	gt
  40c85a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40c85e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40c862:	bd70      	popgt	{r4, r5, r6, pc}
  40c864:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40c868:	f04f 0e00 	mov.w	lr, #0
  40c86c:	3c01      	subs	r4, #1
  40c86e:	e690      	b.n	40c592 <__aeabi_dmul+0xde>
  40c870:	ea45 0e06 	orr.w	lr, r5, r6
  40c874:	e68d      	b.n	40c592 <__aeabi_dmul+0xde>
  40c876:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40c87a:	ea94 0f0c 	teq	r4, ip
  40c87e:	bf08      	it	eq
  40c880:	ea95 0f0c 	teqeq	r5, ip
  40c884:	f43f af3b 	beq.w	40c6fe <__aeabi_dmul+0x24a>
  40c888:	ea94 0f0c 	teq	r4, ip
  40c88c:	d10a      	bne.n	40c8a4 <__aeabi_ddiv+0x19c>
  40c88e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40c892:	f47f af34 	bne.w	40c6fe <__aeabi_dmul+0x24a>
  40c896:	ea95 0f0c 	teq	r5, ip
  40c89a:	f47f af25 	bne.w	40c6e8 <__aeabi_dmul+0x234>
  40c89e:	4610      	mov	r0, r2
  40c8a0:	4619      	mov	r1, r3
  40c8a2:	e72c      	b.n	40c6fe <__aeabi_dmul+0x24a>
  40c8a4:	ea95 0f0c 	teq	r5, ip
  40c8a8:	d106      	bne.n	40c8b8 <__aeabi_ddiv+0x1b0>
  40c8aa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40c8ae:	f43f aefd 	beq.w	40c6ac <__aeabi_dmul+0x1f8>
  40c8b2:	4610      	mov	r0, r2
  40c8b4:	4619      	mov	r1, r3
  40c8b6:	e722      	b.n	40c6fe <__aeabi_dmul+0x24a>
  40c8b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40c8bc:	bf18      	it	ne
  40c8be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40c8c2:	f47f aec5 	bne.w	40c650 <__aeabi_dmul+0x19c>
  40c8c6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40c8ca:	f47f af0d 	bne.w	40c6e8 <__aeabi_dmul+0x234>
  40c8ce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40c8d2:	f47f aeeb 	bne.w	40c6ac <__aeabi_dmul+0x1f8>
  40c8d6:	e712      	b.n	40c6fe <__aeabi_dmul+0x24a>

0040c8d8 <__gedf2>:
  40c8d8:	f04f 3cff 	mov.w	ip, #4294967295
  40c8dc:	e006      	b.n	40c8ec <__cmpdf2+0x4>
  40c8de:	bf00      	nop

0040c8e0 <__ledf2>:
  40c8e0:	f04f 0c01 	mov.w	ip, #1
  40c8e4:	e002      	b.n	40c8ec <__cmpdf2+0x4>
  40c8e6:	bf00      	nop

0040c8e8 <__cmpdf2>:
  40c8e8:	f04f 0c01 	mov.w	ip, #1
  40c8ec:	f84d cd04 	str.w	ip, [sp, #-4]!
  40c8f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c8f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c8f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c8fc:	bf18      	it	ne
  40c8fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40c902:	d01b      	beq.n	40c93c <__cmpdf2+0x54>
  40c904:	b001      	add	sp, #4
  40c906:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40c90a:	bf0c      	ite	eq
  40c90c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40c910:	ea91 0f03 	teqne	r1, r3
  40c914:	bf02      	ittt	eq
  40c916:	ea90 0f02 	teqeq	r0, r2
  40c91a:	2000      	moveq	r0, #0
  40c91c:	4770      	bxeq	lr
  40c91e:	f110 0f00 	cmn.w	r0, #0
  40c922:	ea91 0f03 	teq	r1, r3
  40c926:	bf58      	it	pl
  40c928:	4299      	cmppl	r1, r3
  40c92a:	bf08      	it	eq
  40c92c:	4290      	cmpeq	r0, r2
  40c92e:	bf2c      	ite	cs
  40c930:	17d8      	asrcs	r0, r3, #31
  40c932:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40c936:	f040 0001 	orr.w	r0, r0, #1
  40c93a:	4770      	bx	lr
  40c93c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c940:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c944:	d102      	bne.n	40c94c <__cmpdf2+0x64>
  40c946:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40c94a:	d107      	bne.n	40c95c <__cmpdf2+0x74>
  40c94c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c950:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c954:	d1d6      	bne.n	40c904 <__cmpdf2+0x1c>
  40c956:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40c95a:	d0d3      	beq.n	40c904 <__cmpdf2+0x1c>
  40c95c:	f85d 0b04 	ldr.w	r0, [sp], #4
  40c960:	4770      	bx	lr
  40c962:	bf00      	nop

0040c964 <__aeabi_cdrcmple>:
  40c964:	4684      	mov	ip, r0
  40c966:	4610      	mov	r0, r2
  40c968:	4662      	mov	r2, ip
  40c96a:	468c      	mov	ip, r1
  40c96c:	4619      	mov	r1, r3
  40c96e:	4663      	mov	r3, ip
  40c970:	e000      	b.n	40c974 <__aeabi_cdcmpeq>
  40c972:	bf00      	nop

0040c974 <__aeabi_cdcmpeq>:
  40c974:	b501      	push	{r0, lr}
  40c976:	f7ff ffb7 	bl	40c8e8 <__cmpdf2>
  40c97a:	2800      	cmp	r0, #0
  40c97c:	bf48      	it	mi
  40c97e:	f110 0f00 	cmnmi.w	r0, #0
  40c982:	bd01      	pop	{r0, pc}

0040c984 <__aeabi_dcmpeq>:
  40c984:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c988:	f7ff fff4 	bl	40c974 <__aeabi_cdcmpeq>
  40c98c:	bf0c      	ite	eq
  40c98e:	2001      	moveq	r0, #1
  40c990:	2000      	movne	r0, #0
  40c992:	f85d fb08 	ldr.w	pc, [sp], #8
  40c996:	bf00      	nop

0040c998 <__aeabi_dcmplt>:
  40c998:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c99c:	f7ff ffea 	bl	40c974 <__aeabi_cdcmpeq>
  40c9a0:	bf34      	ite	cc
  40c9a2:	2001      	movcc	r0, #1
  40c9a4:	2000      	movcs	r0, #0
  40c9a6:	f85d fb08 	ldr.w	pc, [sp], #8
  40c9aa:	bf00      	nop

0040c9ac <__aeabi_dcmple>:
  40c9ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c9b0:	f7ff ffe0 	bl	40c974 <__aeabi_cdcmpeq>
  40c9b4:	bf94      	ite	ls
  40c9b6:	2001      	movls	r0, #1
  40c9b8:	2000      	movhi	r0, #0
  40c9ba:	f85d fb08 	ldr.w	pc, [sp], #8
  40c9be:	bf00      	nop

0040c9c0 <__aeabi_dcmpge>:
  40c9c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c9c4:	f7ff ffce 	bl	40c964 <__aeabi_cdrcmple>
  40c9c8:	bf94      	ite	ls
  40c9ca:	2001      	movls	r0, #1
  40c9cc:	2000      	movhi	r0, #0
  40c9ce:	f85d fb08 	ldr.w	pc, [sp], #8
  40c9d2:	bf00      	nop

0040c9d4 <__aeabi_dcmpgt>:
  40c9d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c9d8:	f7ff ffc4 	bl	40c964 <__aeabi_cdrcmple>
  40c9dc:	bf34      	ite	cc
  40c9de:	2001      	movcc	r0, #1
  40c9e0:	2000      	movcs	r0, #0
  40c9e2:	f85d fb08 	ldr.w	pc, [sp], #8
  40c9e6:	bf00      	nop

0040c9e8 <__aeabi_dcmpun>:
  40c9e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c9ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c9f0:	d102      	bne.n	40c9f8 <__aeabi_dcmpun+0x10>
  40c9f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40c9f6:	d10a      	bne.n	40ca0e <__aeabi_dcmpun+0x26>
  40c9f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c9fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ca00:	d102      	bne.n	40ca08 <__aeabi_dcmpun+0x20>
  40ca02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40ca06:	d102      	bne.n	40ca0e <__aeabi_dcmpun+0x26>
  40ca08:	f04f 0000 	mov.w	r0, #0
  40ca0c:	4770      	bx	lr
  40ca0e:	f04f 0001 	mov.w	r0, #1
  40ca12:	4770      	bx	lr

0040ca14 <__aeabi_d2iz>:
  40ca14:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40ca18:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40ca1c:	d215      	bcs.n	40ca4a <__aeabi_d2iz+0x36>
  40ca1e:	d511      	bpl.n	40ca44 <__aeabi_d2iz+0x30>
  40ca20:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40ca24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40ca28:	d912      	bls.n	40ca50 <__aeabi_d2iz+0x3c>
  40ca2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40ca2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40ca32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40ca36:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40ca3a:	fa23 f002 	lsr.w	r0, r3, r2
  40ca3e:	bf18      	it	ne
  40ca40:	4240      	negne	r0, r0
  40ca42:	4770      	bx	lr
  40ca44:	f04f 0000 	mov.w	r0, #0
  40ca48:	4770      	bx	lr
  40ca4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40ca4e:	d105      	bne.n	40ca5c <__aeabi_d2iz+0x48>
  40ca50:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40ca54:	bf08      	it	eq
  40ca56:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40ca5a:	4770      	bx	lr
  40ca5c:	f04f 0000 	mov.w	r0, #0
  40ca60:	4770      	bx	lr
  40ca62:	bf00      	nop

0040ca64 <__aeabi_uldivmod>:
  40ca64:	b953      	cbnz	r3, 40ca7c <__aeabi_uldivmod+0x18>
  40ca66:	b94a      	cbnz	r2, 40ca7c <__aeabi_uldivmod+0x18>
  40ca68:	2900      	cmp	r1, #0
  40ca6a:	bf08      	it	eq
  40ca6c:	2800      	cmpeq	r0, #0
  40ca6e:	bf1c      	itt	ne
  40ca70:	f04f 31ff 	movne.w	r1, #4294967295
  40ca74:	f04f 30ff 	movne.w	r0, #4294967295
  40ca78:	f000 b97a 	b.w	40cd70 <__aeabi_idiv0>
  40ca7c:	f1ad 0c08 	sub.w	ip, sp, #8
  40ca80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40ca84:	f000 f806 	bl	40ca94 <__udivmoddi4>
  40ca88:	f8dd e004 	ldr.w	lr, [sp, #4]
  40ca8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40ca90:	b004      	add	sp, #16
  40ca92:	4770      	bx	lr

0040ca94 <__udivmoddi4>:
  40ca94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40ca98:	468c      	mov	ip, r1
  40ca9a:	460d      	mov	r5, r1
  40ca9c:	4604      	mov	r4, r0
  40ca9e:	9e08      	ldr	r6, [sp, #32]
  40caa0:	2b00      	cmp	r3, #0
  40caa2:	d151      	bne.n	40cb48 <__udivmoddi4+0xb4>
  40caa4:	428a      	cmp	r2, r1
  40caa6:	4617      	mov	r7, r2
  40caa8:	d96d      	bls.n	40cb86 <__udivmoddi4+0xf2>
  40caaa:	fab2 fe82 	clz	lr, r2
  40caae:	f1be 0f00 	cmp.w	lr, #0
  40cab2:	d00b      	beq.n	40cacc <__udivmoddi4+0x38>
  40cab4:	f1ce 0c20 	rsb	ip, lr, #32
  40cab8:	fa01 f50e 	lsl.w	r5, r1, lr
  40cabc:	fa20 fc0c 	lsr.w	ip, r0, ip
  40cac0:	fa02 f70e 	lsl.w	r7, r2, lr
  40cac4:	ea4c 0c05 	orr.w	ip, ip, r5
  40cac8:	fa00 f40e 	lsl.w	r4, r0, lr
  40cacc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40cad0:	0c25      	lsrs	r5, r4, #16
  40cad2:	fbbc f8fa 	udiv	r8, ip, sl
  40cad6:	fa1f f987 	uxth.w	r9, r7
  40cada:	fb0a cc18 	mls	ip, sl, r8, ip
  40cade:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40cae2:	fb08 f309 	mul.w	r3, r8, r9
  40cae6:	42ab      	cmp	r3, r5
  40cae8:	d90a      	bls.n	40cb00 <__udivmoddi4+0x6c>
  40caea:	19ed      	adds	r5, r5, r7
  40caec:	f108 32ff 	add.w	r2, r8, #4294967295
  40caf0:	f080 8123 	bcs.w	40cd3a <__udivmoddi4+0x2a6>
  40caf4:	42ab      	cmp	r3, r5
  40caf6:	f240 8120 	bls.w	40cd3a <__udivmoddi4+0x2a6>
  40cafa:	f1a8 0802 	sub.w	r8, r8, #2
  40cafe:	443d      	add	r5, r7
  40cb00:	1aed      	subs	r5, r5, r3
  40cb02:	b2a4      	uxth	r4, r4
  40cb04:	fbb5 f0fa 	udiv	r0, r5, sl
  40cb08:	fb0a 5510 	mls	r5, sl, r0, r5
  40cb0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40cb10:	fb00 f909 	mul.w	r9, r0, r9
  40cb14:	45a1      	cmp	r9, r4
  40cb16:	d909      	bls.n	40cb2c <__udivmoddi4+0x98>
  40cb18:	19e4      	adds	r4, r4, r7
  40cb1a:	f100 33ff 	add.w	r3, r0, #4294967295
  40cb1e:	f080 810a 	bcs.w	40cd36 <__udivmoddi4+0x2a2>
  40cb22:	45a1      	cmp	r9, r4
  40cb24:	f240 8107 	bls.w	40cd36 <__udivmoddi4+0x2a2>
  40cb28:	3802      	subs	r0, #2
  40cb2a:	443c      	add	r4, r7
  40cb2c:	eba4 0409 	sub.w	r4, r4, r9
  40cb30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40cb34:	2100      	movs	r1, #0
  40cb36:	2e00      	cmp	r6, #0
  40cb38:	d061      	beq.n	40cbfe <__udivmoddi4+0x16a>
  40cb3a:	fa24 f40e 	lsr.w	r4, r4, lr
  40cb3e:	2300      	movs	r3, #0
  40cb40:	6034      	str	r4, [r6, #0]
  40cb42:	6073      	str	r3, [r6, #4]
  40cb44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cb48:	428b      	cmp	r3, r1
  40cb4a:	d907      	bls.n	40cb5c <__udivmoddi4+0xc8>
  40cb4c:	2e00      	cmp	r6, #0
  40cb4e:	d054      	beq.n	40cbfa <__udivmoddi4+0x166>
  40cb50:	2100      	movs	r1, #0
  40cb52:	e886 0021 	stmia.w	r6, {r0, r5}
  40cb56:	4608      	mov	r0, r1
  40cb58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cb5c:	fab3 f183 	clz	r1, r3
  40cb60:	2900      	cmp	r1, #0
  40cb62:	f040 808e 	bne.w	40cc82 <__udivmoddi4+0x1ee>
  40cb66:	42ab      	cmp	r3, r5
  40cb68:	d302      	bcc.n	40cb70 <__udivmoddi4+0xdc>
  40cb6a:	4282      	cmp	r2, r0
  40cb6c:	f200 80fa 	bhi.w	40cd64 <__udivmoddi4+0x2d0>
  40cb70:	1a84      	subs	r4, r0, r2
  40cb72:	eb65 0503 	sbc.w	r5, r5, r3
  40cb76:	2001      	movs	r0, #1
  40cb78:	46ac      	mov	ip, r5
  40cb7a:	2e00      	cmp	r6, #0
  40cb7c:	d03f      	beq.n	40cbfe <__udivmoddi4+0x16a>
  40cb7e:	e886 1010 	stmia.w	r6, {r4, ip}
  40cb82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cb86:	b912      	cbnz	r2, 40cb8e <__udivmoddi4+0xfa>
  40cb88:	2701      	movs	r7, #1
  40cb8a:	fbb7 f7f2 	udiv	r7, r7, r2
  40cb8e:	fab7 fe87 	clz	lr, r7
  40cb92:	f1be 0f00 	cmp.w	lr, #0
  40cb96:	d134      	bne.n	40cc02 <__udivmoddi4+0x16e>
  40cb98:	1beb      	subs	r3, r5, r7
  40cb9a:	0c3a      	lsrs	r2, r7, #16
  40cb9c:	fa1f fc87 	uxth.w	ip, r7
  40cba0:	2101      	movs	r1, #1
  40cba2:	fbb3 f8f2 	udiv	r8, r3, r2
  40cba6:	0c25      	lsrs	r5, r4, #16
  40cba8:	fb02 3318 	mls	r3, r2, r8, r3
  40cbac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40cbb0:	fb0c f308 	mul.w	r3, ip, r8
  40cbb4:	42ab      	cmp	r3, r5
  40cbb6:	d907      	bls.n	40cbc8 <__udivmoddi4+0x134>
  40cbb8:	19ed      	adds	r5, r5, r7
  40cbba:	f108 30ff 	add.w	r0, r8, #4294967295
  40cbbe:	d202      	bcs.n	40cbc6 <__udivmoddi4+0x132>
  40cbc0:	42ab      	cmp	r3, r5
  40cbc2:	f200 80d1 	bhi.w	40cd68 <__udivmoddi4+0x2d4>
  40cbc6:	4680      	mov	r8, r0
  40cbc8:	1aed      	subs	r5, r5, r3
  40cbca:	b2a3      	uxth	r3, r4
  40cbcc:	fbb5 f0f2 	udiv	r0, r5, r2
  40cbd0:	fb02 5510 	mls	r5, r2, r0, r5
  40cbd4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40cbd8:	fb0c fc00 	mul.w	ip, ip, r0
  40cbdc:	45a4      	cmp	ip, r4
  40cbde:	d907      	bls.n	40cbf0 <__udivmoddi4+0x15c>
  40cbe0:	19e4      	adds	r4, r4, r7
  40cbe2:	f100 33ff 	add.w	r3, r0, #4294967295
  40cbe6:	d202      	bcs.n	40cbee <__udivmoddi4+0x15a>
  40cbe8:	45a4      	cmp	ip, r4
  40cbea:	f200 80b8 	bhi.w	40cd5e <__udivmoddi4+0x2ca>
  40cbee:	4618      	mov	r0, r3
  40cbf0:	eba4 040c 	sub.w	r4, r4, ip
  40cbf4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40cbf8:	e79d      	b.n	40cb36 <__udivmoddi4+0xa2>
  40cbfa:	4631      	mov	r1, r6
  40cbfc:	4630      	mov	r0, r6
  40cbfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cc02:	f1ce 0420 	rsb	r4, lr, #32
  40cc06:	fa05 f30e 	lsl.w	r3, r5, lr
  40cc0a:	fa07 f70e 	lsl.w	r7, r7, lr
  40cc0e:	fa20 f804 	lsr.w	r8, r0, r4
  40cc12:	0c3a      	lsrs	r2, r7, #16
  40cc14:	fa25 f404 	lsr.w	r4, r5, r4
  40cc18:	ea48 0803 	orr.w	r8, r8, r3
  40cc1c:	fbb4 f1f2 	udiv	r1, r4, r2
  40cc20:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40cc24:	fb02 4411 	mls	r4, r2, r1, r4
  40cc28:	fa1f fc87 	uxth.w	ip, r7
  40cc2c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40cc30:	fb01 f30c 	mul.w	r3, r1, ip
  40cc34:	42ab      	cmp	r3, r5
  40cc36:	fa00 f40e 	lsl.w	r4, r0, lr
  40cc3a:	d909      	bls.n	40cc50 <__udivmoddi4+0x1bc>
  40cc3c:	19ed      	adds	r5, r5, r7
  40cc3e:	f101 30ff 	add.w	r0, r1, #4294967295
  40cc42:	f080 808a 	bcs.w	40cd5a <__udivmoddi4+0x2c6>
  40cc46:	42ab      	cmp	r3, r5
  40cc48:	f240 8087 	bls.w	40cd5a <__udivmoddi4+0x2c6>
  40cc4c:	3902      	subs	r1, #2
  40cc4e:	443d      	add	r5, r7
  40cc50:	1aeb      	subs	r3, r5, r3
  40cc52:	fa1f f588 	uxth.w	r5, r8
  40cc56:	fbb3 f0f2 	udiv	r0, r3, r2
  40cc5a:	fb02 3310 	mls	r3, r2, r0, r3
  40cc5e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40cc62:	fb00 f30c 	mul.w	r3, r0, ip
  40cc66:	42ab      	cmp	r3, r5
  40cc68:	d907      	bls.n	40cc7a <__udivmoddi4+0x1e6>
  40cc6a:	19ed      	adds	r5, r5, r7
  40cc6c:	f100 38ff 	add.w	r8, r0, #4294967295
  40cc70:	d26f      	bcs.n	40cd52 <__udivmoddi4+0x2be>
  40cc72:	42ab      	cmp	r3, r5
  40cc74:	d96d      	bls.n	40cd52 <__udivmoddi4+0x2be>
  40cc76:	3802      	subs	r0, #2
  40cc78:	443d      	add	r5, r7
  40cc7a:	1aeb      	subs	r3, r5, r3
  40cc7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40cc80:	e78f      	b.n	40cba2 <__udivmoddi4+0x10e>
  40cc82:	f1c1 0720 	rsb	r7, r1, #32
  40cc86:	fa22 f807 	lsr.w	r8, r2, r7
  40cc8a:	408b      	lsls	r3, r1
  40cc8c:	fa05 f401 	lsl.w	r4, r5, r1
  40cc90:	ea48 0303 	orr.w	r3, r8, r3
  40cc94:	fa20 fe07 	lsr.w	lr, r0, r7
  40cc98:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40cc9c:	40fd      	lsrs	r5, r7
  40cc9e:	ea4e 0e04 	orr.w	lr, lr, r4
  40cca2:	fbb5 f9fc 	udiv	r9, r5, ip
  40cca6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40ccaa:	fb0c 5519 	mls	r5, ip, r9, r5
  40ccae:	fa1f f883 	uxth.w	r8, r3
  40ccb2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40ccb6:	fb09 f408 	mul.w	r4, r9, r8
  40ccba:	42ac      	cmp	r4, r5
  40ccbc:	fa02 f201 	lsl.w	r2, r2, r1
  40ccc0:	fa00 fa01 	lsl.w	sl, r0, r1
  40ccc4:	d908      	bls.n	40ccd8 <__udivmoddi4+0x244>
  40ccc6:	18ed      	adds	r5, r5, r3
  40ccc8:	f109 30ff 	add.w	r0, r9, #4294967295
  40cccc:	d243      	bcs.n	40cd56 <__udivmoddi4+0x2c2>
  40ccce:	42ac      	cmp	r4, r5
  40ccd0:	d941      	bls.n	40cd56 <__udivmoddi4+0x2c2>
  40ccd2:	f1a9 0902 	sub.w	r9, r9, #2
  40ccd6:	441d      	add	r5, r3
  40ccd8:	1b2d      	subs	r5, r5, r4
  40ccda:	fa1f fe8e 	uxth.w	lr, lr
  40ccde:	fbb5 f0fc 	udiv	r0, r5, ip
  40cce2:	fb0c 5510 	mls	r5, ip, r0, r5
  40cce6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40ccea:	fb00 f808 	mul.w	r8, r0, r8
  40ccee:	45a0      	cmp	r8, r4
  40ccf0:	d907      	bls.n	40cd02 <__udivmoddi4+0x26e>
  40ccf2:	18e4      	adds	r4, r4, r3
  40ccf4:	f100 35ff 	add.w	r5, r0, #4294967295
  40ccf8:	d229      	bcs.n	40cd4e <__udivmoddi4+0x2ba>
  40ccfa:	45a0      	cmp	r8, r4
  40ccfc:	d927      	bls.n	40cd4e <__udivmoddi4+0x2ba>
  40ccfe:	3802      	subs	r0, #2
  40cd00:	441c      	add	r4, r3
  40cd02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40cd06:	eba4 0408 	sub.w	r4, r4, r8
  40cd0a:	fba0 8902 	umull	r8, r9, r0, r2
  40cd0e:	454c      	cmp	r4, r9
  40cd10:	46c6      	mov	lr, r8
  40cd12:	464d      	mov	r5, r9
  40cd14:	d315      	bcc.n	40cd42 <__udivmoddi4+0x2ae>
  40cd16:	d012      	beq.n	40cd3e <__udivmoddi4+0x2aa>
  40cd18:	b156      	cbz	r6, 40cd30 <__udivmoddi4+0x29c>
  40cd1a:	ebba 030e 	subs.w	r3, sl, lr
  40cd1e:	eb64 0405 	sbc.w	r4, r4, r5
  40cd22:	fa04 f707 	lsl.w	r7, r4, r7
  40cd26:	40cb      	lsrs	r3, r1
  40cd28:	431f      	orrs	r7, r3
  40cd2a:	40cc      	lsrs	r4, r1
  40cd2c:	6037      	str	r7, [r6, #0]
  40cd2e:	6074      	str	r4, [r6, #4]
  40cd30:	2100      	movs	r1, #0
  40cd32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cd36:	4618      	mov	r0, r3
  40cd38:	e6f8      	b.n	40cb2c <__udivmoddi4+0x98>
  40cd3a:	4690      	mov	r8, r2
  40cd3c:	e6e0      	b.n	40cb00 <__udivmoddi4+0x6c>
  40cd3e:	45c2      	cmp	sl, r8
  40cd40:	d2ea      	bcs.n	40cd18 <__udivmoddi4+0x284>
  40cd42:	ebb8 0e02 	subs.w	lr, r8, r2
  40cd46:	eb69 0503 	sbc.w	r5, r9, r3
  40cd4a:	3801      	subs	r0, #1
  40cd4c:	e7e4      	b.n	40cd18 <__udivmoddi4+0x284>
  40cd4e:	4628      	mov	r0, r5
  40cd50:	e7d7      	b.n	40cd02 <__udivmoddi4+0x26e>
  40cd52:	4640      	mov	r0, r8
  40cd54:	e791      	b.n	40cc7a <__udivmoddi4+0x1e6>
  40cd56:	4681      	mov	r9, r0
  40cd58:	e7be      	b.n	40ccd8 <__udivmoddi4+0x244>
  40cd5a:	4601      	mov	r1, r0
  40cd5c:	e778      	b.n	40cc50 <__udivmoddi4+0x1bc>
  40cd5e:	3802      	subs	r0, #2
  40cd60:	443c      	add	r4, r7
  40cd62:	e745      	b.n	40cbf0 <__udivmoddi4+0x15c>
  40cd64:	4608      	mov	r0, r1
  40cd66:	e708      	b.n	40cb7a <__udivmoddi4+0xe6>
  40cd68:	f1a8 0802 	sub.w	r8, r8, #2
  40cd6c:	443d      	add	r5, r7
  40cd6e:	e72b      	b.n	40cbc8 <__udivmoddi4+0x134>

0040cd70 <__aeabi_idiv0>:
  40cd70:	4770      	bx	lr
  40cd72:	bf00      	nop

0040cd74 <mmc_trans_multipliers>:
  40cd74:	0000 0000 000a 0000 000c 0000 000d 0000     ................
  40cd84:	000f 0000 0014 0000 001a 0000 001e 0000     ................
  40cd94:	0023 0000 0028 0000 002d 0000 0034 0000     #...(...-...4...
  40cda4:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

0040cdb4 <sd_mmc_trans_units>:
  40cdb4:	000a 0000 0064 0000 03e8 0000 2710 0000     ....d........'..
	...

0040cdd0 <sd_trans_multipliers>:
  40cdd0:	0000 0000 000a 0000 000c 0000 000d 0000     ................
  40cde0:	000f 0000 0014 0000 0019 0000 001e 0000     ................
  40cdf0:	0023 0000 0028 0000 002d 0000 0032 0000     #...(...-...2...
  40ce00:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

0040ce10 <LfnOfs>:
  40ce10:	0301 0705 0e09 1210 1614 1c18 001e 0000     ................

0040ce20 <excvt.5681>:
  40ce20:	9a80 b690 b78e 808f d3d2 d8d4 ded7 8f8e     ................
  40ce30:	9290 e292 e399 ebea 9959 9d9a 9d9c 9f9e     ........Y.......
  40ce40:	d6b5 e9e0 a5a5 a7a6 a9a8 abaa 21ac afae     .............!..
  40ce50:	b1b0 b3b2 b5b4 b7b6 b9b8 bbba bdbc bfbe     ................
  40ce60:	c1c0 c3c2 c5c4 c7c7 c9c8 cbca cdcc cfce     ................
  40ce70:	d1d0 d3d2 d5d4 d7d6 d9d8 dbda dddc dfde     ................
  40ce80:	e1e0 e3e2 e5e5 e7e6 e9e7 ebea eded efee     ................
  40ce90:	f1f0 f3f2 f5f4 f7f6 f9f8 fbfa fdfc fffe     ................
  40cea0:	2a22 3c3a 3f3e 7f7c 0000 0000 2c2b 3d3b     "*:<>?|.....+,;=
  40ceb0:	5d5b 0000                                   []..

0040ceb4 <Tbl>:
  40ceb4:	00c7 00fc 00e9 00e2 00e4 00e0 00e5 00e7     ................
  40cec4:	00ea 00eb 00e8 00ef 00ee 00ec 00c4 00c5     ................
  40ced4:	00c9 00e6 00c6 00f4 00f6 00f2 00fb 00f9     ................
  40cee4:	00ff 00d6 00dc 00f8 00a3 00d8 00d7 0192     ................
  40cef4:	00e1 00ed 00f3 00fa 00f1 00d1 00aa 00ba     ................
  40cf04:	00bf 00ae 00ac 00bd 00bc 00a1 00ab 00bb     ................
  40cf14:	2591 2592 2593 2502 2524 00c1 00c2 00c0     .%.%.%.%$%......
  40cf24:	00a9 2563 2551 2557 255d 00a2 00a5 2510     ..c%Q%W%]%.....%
  40cf34:	2514 2534 252c 251c 2500 253c 00e3 00c3     .%4%,%.%.%<%....
  40cf44:	255a 2554 2569 2566 2560 2550 256c 00a4     Z%T%i%f%`%P%l%..
  40cf54:	00f0 00d0 00ca 00cb 00c8 0131 00cd 00ce     ..........1.....
  40cf64:	00cf 2518 250c 2588 2584 00a6 00cc 2580     ...%.%.%.%.....%
  40cf74:	00d3 00df 00d4 00d2 00f5 00d5 00b5 00fe     ................
  40cf84:	00de 00da 00db 00d9 00fd 00dd 00af 00b4     ................
  40cf94:	00ad 00b1 2017 00be 00b6 00a7 00f7 00b8     ..... ..........
  40cfa4:	00b0 00a8 00b7 00b9 00b3 00b2 25a0 00a0     .............%..

0040cfb4 <tbl_lower.5431>:
  40cfb4:	0061 0062 0063 0064 0065 0066 0067 0068     a.b.c.d.e.f.g.h.
  40cfc4:	0069 006a 006b 006c 006d 006e 006f 0070     i.j.k.l.m.n.o.p.
  40cfd4:	0071 0072 0073 0074 0075 0076 0077 0078     q.r.s.t.u.v.w.x.
  40cfe4:	0079 007a 00a1 00a2 00a3 00a5 00ac 00af     y.z.............
  40cff4:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
  40d004:	00e8 00e9 00ea 00eb 00ec 00ed 00ee 00ef     ................
  40d014:	00f0 00f1 00f2 00f3 00f4 00f5 00f6 00f8     ................
  40d024:	00f9 00fa 00fb 00fc 00fd 00fe 00ff 0101     ................
  40d034:	0103 0105 0107 0109 010b 010d 010f 0111     ................
  40d044:	0113 0115 0117 0119 011b 011d 011f 0121     ..............!.
  40d054:	0123 0125 0127 0129 012b 012d 012f 0131     #.%.'.).+.-./.1.
  40d064:	0133 0135 0137 013a 013c 013e 0140 0142     3.5.7.:.<.>.@.B.
  40d074:	0144 0146 0148 014b 014d 014f 0151 0153     D.F.H.K.M.O.Q.S.
  40d084:	0155 0157 0159 015b 015d 015f 0161 0163     U.W.Y.[.]._.a.c.
  40d094:	0165 0167 0169 016b 016d 016f 0171 0173     e.g.i.k.m.o.q.s.
  40d0a4:	0175 0177 017a 017c 017e 0192 03b1 03b2     u.w.z.|.~.......
  40d0b4:	03b3 03b4 03b5 03b6 03b7 03b8 03b9 03ba     ................
  40d0c4:	03bb 03bc 03bd 03be 03bf 03c0 03c1 03c3     ................
  40d0d4:	03c4 03c5 03c6 03c7 03c8 03c9 03ca 0430     ..............0.
  40d0e4:	0431 0432 0433 0434 0435 0436 0437 0438     1.2.3.4.5.6.7.8.
  40d0f4:	0439 043a 043b 043c 043d 043e 043f 0440     9.:.;.<.=.>.?.@.
  40d104:	0441 0442 0443 0444 0445 0446 0447 0448     A.B.C.D.E.F.G.H.
  40d114:	0449 044a 044b 044c 044d 044e 044f 0451     I.J.K.L.M.N.O.Q.
  40d124:	0452 0453 0454 0455 0456 0457 0458 0459     R.S.T.U.V.W.X.Y.
  40d134:	045a 045b 045c 045e 045f 2170 2171 2172     Z.[.\.^._.p!q!r!
  40d144:	2173 2174 2175 2176 2177 2178 2179 217a     s!t!u!v!w!x!y!z!
  40d154:	217b 217c 217d 217e 217f ff41 ff42 ff43     {!|!}!~!.!A.B.C.
  40d164:	ff44 ff45 ff46 ff47 ff48 ff49 ff4a ff4b     D.E.F.G.H.I.J.K.
  40d174:	ff4c ff4d ff4e ff4f ff50 ff51 ff52 ff53     L.M.N.O.P.Q.R.S.
  40d184:	ff54 ff55 ff56 ff57 ff58 ff59 ff5a 0000     T.U.V.W.X.Y.Z...

0040d194 <tbl_upper.5432>:
  40d194:	0041 0042 0043 0044 0045 0046 0047 0048     A.B.C.D.E.F.G.H.
  40d1a4:	0049 004a 004b 004c 004d 004e 004f 0050     I.J.K.L.M.N.O.P.
  40d1b4:	0051 0052 0053 0054 0055 0056 0057 0058     Q.R.S.T.U.V.W.X.
  40d1c4:	0059 005a 0021 ffe0 ffe1 ffe5 ffe2 ffe3     Y.Z.!...........
  40d1d4:	00c0 00c1 00c2 00c3 00c4 00c5 00c6 00c7     ................
  40d1e4:	00c8 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
  40d1f4:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d8     ................
  40d204:	00d9 00da 00db 00dc 00dd 00de 0178 0100     ............x...
  40d214:	0102 0104 0106 0108 010a 010c 010e 0110     ................
  40d224:	0112 0114 0116 0118 011a 011c 011e 0120     .............. .
  40d234:	0122 0124 0126 0128 012a 012c 012e 0130     ".$.&.(.*.,...0.
  40d244:	0132 0134 0136 0139 013b 013d 013f 0141     2.4.6.9.;.=.?.A.
  40d254:	0143 0145 0147 014a 014c 014e 0150 0152     C.E.G.J.L.N.P.R.
  40d264:	0154 0156 0158 015a 015c 015e 0160 0162     T.V.X.Z.\.^.`.b.
  40d274:	0164 0166 0168 016a 016c 016e 0170 0172     d.f.h.j.l.n.p.r.
  40d284:	0174 0176 0179 017b 017d 0191 0391 0392     t.v.y.{.}.......
  40d294:	0393 0394 0395 0396 0397 0398 0399 039a     ................
  40d2a4:	039b 039c 039d 039e 039f 03a0 03a1 03a3     ................
  40d2b4:	03a4 03a5 03a6 03a7 03a8 03a9 03aa 0410     ................
  40d2c4:	0411 0412 0413 0414 0415 0416 0417 0418     ................
  40d2d4:	0419 041a 041b 041c 041d 041e 041f 0420     .............. .
  40d2e4:	0421 0422 0423 0424 0425 0426 0427 0428     !.".#.$.%.&.'.(.
  40d2f4:	0429 042a 042b 042c 042d 042e 042f 0401     ).*.+.,.-.../...
  40d304:	0402 0403 0404 0405 0406 0407 0408 0409     ................
  40d314:	040a 040b 040c 040e 040f 2160 2161 2162     ..........`!a!b!
  40d324:	2163 2164 2165 2166 2167 2168 2169 216a     c!d!e!f!g!h!i!j!
  40d334:	216b 216c 216d 216e 216f ff21 ff22 ff23     k!l!m!n!o!!.".#.
  40d344:	ff24 ff25 ff26 ff27 ff28 ff29 ff2a ff2b     $.%.&.'.(.).*.+.
  40d354:	ff2c ff2d ff2e ff2f ff30 ff31 ff32 ff33     ,.-.../.0.1.2.3.
  40d364:	ff34 ff35 ff36 ff37 ff38 ff39 ff3a 0000     4.5.6.7.8.9.:...
  40d374:	4449 454c 0000 0000 6d54 5172 0000 0000     IDLE....TmrQ....
  40d384:	6d54 2072 7653 0063 6544 6f6d 6420 206f     Tmr Svc.Demo do 
  40d394:	6573 736e 726f 4220 454d 3832 2c30 7320     sensor BME280, s
  40d3a4:	6d65 6320 6c61 6269 6172 6163 216f 0a20     em calibracao! .
  40d3b4:	0000 0000 6573 736e 726f 0000 6146 6c69     ....sensor..Fail
  40d3c4:	6465 7420 206f 7263 6165 6574 7420 7365     ed to create tes
  40d3d4:	2074 656c 2064 6174 6b73 0a0d 0000 0000     t led task......
  40d3e4:	6574 6d72 6e69 6c61 0000 0000 6473 6163     terminal....sdca
  40d3f4:	6472 0000 4c4f 2041 4453 0000 0a0c 2d0d     rd..OLA SD.....-
  40d404:	202d 4453 4d2f 434d 532f 4944 204f 6143     - SD/MMC/SDIO Ca
  40d414:	6472 4520 6178 706d 656c 6f20 206e 6146     rd Example on Fa
  40d424:	4674 2073 2d2d 0d0a 0000 0000 3831 323a     tFs --......18:2
  40d434:	3a30 3932 0000 0000 754a 206e 3331 3220     0:29....Jun 13 2
  40d444:	3130 0039 2d2d 4320 6d6f 6970 656c 3a64     019.-- Compiled:
  40d454:	2520 2073 7325 2d20 0a2d 000d 6c50 6165      %s %s --...Plea
  40d464:	6573 7020 756c 2067 6e61 5320 2c44 4d20     se plug an SD, M
  40d474:	434d 6f20 2072 4453 4f49 6320 7261 2064     MC or SDIO card 
  40d484:	6e69 7320 6f6c 2e74 0d0a 0000 6143 6472     in slot.....Card
  40d494:	6920 736e 6174 6c6c 4620 4941 0a4c 000d      install FAIL...
  40d4a4:	6c50 6165 6573 7520 706e 756c 2067 6e61     Please unplug an
  40d4b4:	2064 6572 702d 756c 2067 6874 2065 6163     d re-plug the ca
  40d4c4:	6472 0a2e 000d 0000 6f4d 6e75 2074 6964     rd......Mount di
  40d4d4:	6b73 2820 5f66 6f6d 6e75 2974 2e2e 0d2e     sk (f_mount)....
  40d4e4:	000a 0000 465b 4941 5d4c 7220 7365 2520     ....[FAIL] res %
  40d4f4:	0d64 000a 4f5b 5d4b 0a0d 0000 7243 6165     d...[OK]....Crea
  40d504:	6574 6120 6620 6c69 2065 6628 6f5f 6570     te a file (f_ope
  40d514:	296e 2e2e 0d2e 000a 6c50 6165 6573 7520     n)......Please u
  40d524:	706e 756c 2067 6874 2065 6163 6472 0a2e     nplug the card..
  40d534:	000d 0000 7257 7469 2065 6f74 7420 7365     ....Write to tes
  40d544:	2074 6966 656c 2820 5f66 7570 7374 2e29     t file (f_puts).
  40d554:	2e2e 0a0d 0000 0000 6554 7473 5320 2f44     ........Test SD/
  40d564:	4d4d 2043 7473 6361 0a6b 0000 465b 4941     MMC stack...[FAI
  40d574:	5d4c 0a0d 0000 0000 6554 7473 6920 2073     L]......Test is 
  40d584:	7573 6363 7365 6673 6c75 0a2e 000d 0000     successful......
  40d594:	3a30 6473 6d5f 636d 745f 7365 2e74 7874     0:sd_mmc_test.tx
  40d5a4:	0074 0000 6e49 6369 6169 696c 617a 646e     t...Inicializand
  40d5b4:	206f 7562 2073 3269 2063 000a 6843 7069     o bus i2c ..Chip
  40d5c4:	6e20 6f61 6520 636e 6e6f 7274 6461 0a6f      nao encontrado.
  40d5d4:	0000 0000 6843 7069 6520 636e 6e6f 7274     ....Chip encontr
  40d5e4:	6461 2c6f 6920 696e 6963 6c61 7a69 6e61     ado, inicializan
  40d5f4:	6f64 7420 6d65 6570 6172 7574 6172 0a20     do temperatura .
  40d604:	0000 0000 7265 6f72 7220 6165 6964 476e     ....erro readinG
  40d614:	7420 6d65 6570 6172 7574 6572 0a20 0000      temperature ...
  40d624:	6554 706d 7265 7461 7275 3a61 2520 2064     Temperatura: %d 
  40d634:	000a 0000 7265 6f72 7220 6165 6964 676e     ....erro reading
  40d644:	6820 6d75 6469 6461 2065 000a 7548 696d      humidade ..Humi
  40d654:	6164 6564 203a 6425 0a20 0000 7265 6f72     dade: %d ...erro
  40d664:	7220 6165 6964 676e 7020 6572 7373 6f61      reading pressao
  40d674:	0a20 0000 7250 7365 6173 3a6f 2520 2064      ...Pressao: %d 
  40d684:	000a 0000 4c4f 2041 0054 0000 7325 0000     ....OLA T...%s..

0040d694 <_global_impure_ptr>:
  40d694:	0048 2040 4e49 0046 6e69 0066 414e 004e     H.@ INF.inf.NAN.
  40d6a4:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  40d6b4:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  40d6c4:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  40d6d4:	296c 0000 0030 0000                         l)..0...

0040d6dc <blanks.7223>:
  40d6dc:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040d6ec <zeroes.7224>:
  40d6ec:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0040d6fc <blanks.7217>:
  40d6fc:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040d70c <zeroes.7218>:
  40d70c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  40d71c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  40d72c:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......
  40d73c:	0000 0000                                   ....

0040d740 <__mprec_bigtens>:
  40d740:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  40d750:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  40d760:	bf3c 7f73 4fdd 7515                         <.s..O.u

0040d768 <__mprec_tens>:
  40d768:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  40d778:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  40d788:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  40d798:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  40d7a8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  40d7b8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  40d7c8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  40d7d8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  40d7e8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  40d7f8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  40d808:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  40d818:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  40d828:	9db4 79d9 7843 44ea                         ...yCx.D

0040d830 <p05.6055>:
  40d830:	0005 0000 0019 0000 007d 0000               ........}...

0040d83c <_ctype_>:
  40d83c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40d84c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40d85c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40d86c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40d87c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40d88c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40d89c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40d8ac:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40d8bc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

0040d940 <_init>:
  40d940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d942:	bf00      	nop
  40d944:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40d946:	bc08      	pop	{r3}
  40d948:	469e      	mov	lr, r3
  40d94a:	4770      	bx	lr

0040d94c <__init_array_start>:
  40d94c:	00409115 	.word	0x00409115

0040d950 <__frame_dummy_init_array_entry>:
  40d950:	00400165                                e.@.

0040d954 <_fini>:
  40d954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d956:	bf00      	nop
  40d958:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40d95a:	bc08      	pop	{r3}
  40d95c:	469e      	mov	lr, r3
  40d95e:	4770      	bx	lr

0040d960 <__fini_array_start>:
  40d960:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sd_mmc_cards>:
	...
20400014:	0050 0000 0000 0000 0000 0000 0000 0000     P...............
	...

20400030 <g_interrupt_enabled>:
20400030:	0001 0000                                   ....

20400034 <SystemCoreClock>:
20400034:	0900 003d                                   ..=.

20400038 <uxCriticalNesting>:
20400038:	aaaa aaaa                                   ....

2040003c <timestamp>:
2040003c:	d1b9 5cf2                                   ...\

20400040 <_impure_ptr>:
20400040:	0048 2040 0000 0000                         H.@ ....

20400048 <impure_data>:
20400048:	0000 0000 0334 2040 039c 2040 0404 2040     ....4.@ ..@ ..@ 
	...
204000f0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400100:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400470 <__atexit_recursive_mutex>:
20400470:	c4b4 2040                                   ..@ 

20400474 <__global_locale>:
20400474:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400494:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400514:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400534:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400554:	be4d 0040 b0a9 0040 0000 0000 d83c 0040     M.@...@.....<.@.
20400564:	d738 0040 d558 0040 d558 0040 d558 0040     8.@.X.@.X.@.X.@.
20400574:	d558 0040 d558 0040 d558 0040 d558 0040     X.@.X.@.X.@.X.@.
20400584:	d558 0040 d558 0040 ffff ffff ffff ffff     X.@.X.@.........
20400594:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204005bc:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005e0 <__malloc_av_>:
	...
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 
204009b8:	09b0 2040 09b0 2040 09b8 2040 09b8 2040     ..@ ..@ ..@ ..@ 
204009c8:	09c0 2040 09c0 2040 09c8 2040 09c8 2040     ..@ ..@ ..@ ..@ 
204009d8:	09d0 2040 09d0 2040 09d8 2040 09d8 2040     ..@ ..@ ..@ ..@ 

204009e8 <__malloc_sbrk_base>:
204009e8:	ffff ffff                                   ....

204009ec <__malloc_trim_threshold>:
204009ec:	0000 0002                                   ....
