Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\2024\FPGA\codeFPGA_NIOS2\Bai9_UART_ESP32\esp32.qsys --block-symbol-file --output-directory=D:\2024\FPGA\codeFPGA_NIOS2\Bai9_UART_ESP32\esp32 --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Bai9_UART_ESP32/esp32.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 17.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 17.1]
Progress: Parameterizing module CPU
Progress: Adding DEBUG [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module DEBUG
Progress: Adding LED1 [altera_avalon_pio 17.1]
Progress: Parameterizing module LED1
Progress: Adding LED2 [altera_avalon_pio 17.1]
Progress: Parameterizing module LED2
Progress: Adding LED3 [altera_avalon_pio 17.1]
Progress: Parameterizing module LED3
Progress: Adding RAM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module RAM
Progress: Adding RS232 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module RS232
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: esp32.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\2024\FPGA\codeFPGA_NIOS2\Bai9_UART_ESP32\esp32.qsys --synthesis=VERILOG --output-directory=D:\2024\FPGA\codeFPGA_NIOS2\Bai9_UART_ESP32\esp32\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Bai9_UART_ESP32/esp32.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 17.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 17.1]
Progress: Parameterizing module CPU
Progress: Adding DEBUG [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module DEBUG
Progress: Adding LED1 [altera_avalon_pio 17.1]
Progress: Parameterizing module LED1
Progress: Adding LED2 [altera_avalon_pio 17.1]
Progress: Parameterizing module LED2
Progress: Adding LED3 [altera_avalon_pio 17.1]
Progress: Parameterizing module LED3
Progress: Adding RAM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module RAM
Progress: Adding RS232 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module RS232
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: esp32.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: esp32: Generating esp32 "esp32" for QUARTUS_SYNTH
Info: CPU: "esp32" instantiated altera_nios2_gen2 "CPU"
Info: DEBUG: Starting RTL generation for module 'esp32_DEBUG'
Info: DEBUG:   Generation command is [exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=esp32_DEBUG --dir=C:/Users/DELL/AppData/Local/Temp/alt0034_9128024893136686302.dir/0020_DEBUG_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0034_9128024893136686302.dir/0020_DEBUG_gen//esp32_DEBUG_component_configuration.pl  --do_build_sim=0  ]
Info: DEBUG: Done RTL generation for module 'esp32_DEBUG'
Info: DEBUG: "esp32" instantiated altera_avalon_jtag_uart "DEBUG"
Info: LED1: Starting RTL generation for module 'esp32_LED1'
Info: LED1:   Generation command is [exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=esp32_LED1 --dir=C:/Users/DELL/AppData/Local/Temp/alt0034_9128024893136686302.dir/0021_LED1_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0034_9128024893136686302.dir/0021_LED1_gen//esp32_LED1_component_configuration.pl  --do_build_sim=0  ]
Info: LED1: Done RTL generation for module 'esp32_LED1'
Info: LED1: "esp32" instantiated altera_avalon_pio "LED1"
Info: RAM: Starting RTL generation for module 'esp32_RAM'
Info: RAM:   Generation command is [exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=esp32_RAM --dir=C:/Users/DELL/AppData/Local/Temp/alt0034_9128024893136686302.dir/0022_RAM_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0034_9128024893136686302.dir/0022_RAM_gen//esp32_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'esp32_RAM'
Info: RAM: "esp32" instantiated altera_avalon_onchip_memory2 "RAM"
Info: RS232: Starting Generation of RS232 UART
Info: RS232: "esp32" instantiated altera_up_avalon_rs232 "RS232"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "esp32" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "esp32" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "esp32" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'esp32_CPU_cpu'
Info: cpu:   Generation command is [exec D:/FPGA/quartus/bin64//eperlcmd.exe -I D:/FPGA/quartus/bin64//perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=esp32_CPU_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt0034_9128024893136686302.dir/0026_cpu_gen/ --quartus_bindir=D:/FPGA/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0034_9128024893136686302.dir/0026_cpu_gen//esp32_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.11.07 10:33:29 (*) Starting Nios II generation
Info: cpu: # 2024.11.07 10:33:29 (*)   Checking for plaintext license.
Info: cpu: # 2024.11.07 10:33:29 (*)   Plaintext license not found.
Info: cpu: # 2024.11.07 10:33:29 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.11.07 10:33:29 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.11.07 10:33:29 (*)   Creating all objects for CPU
Info: cpu: # 2024.11.07 10:33:30 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.11.07 10:33:30 (*)   Creating plain-text RTL
Info: cpu: # 2024.11.07 10:33:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'esp32_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/2024/FPGA/codeFPGA_NIOS2/Bai9_UART_ESP32/esp32/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: esp32: Done "esp32" with 23 modules, 40 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
