#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Sep 29 10:35:24 2017
# Process ID: 9128
# Current directory: C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2752 C:\Users\watsongd\Desktop\491 Labs\DigitalDesign\Lab04\Lab04.xpr
# Log file: C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/vivado.log
# Journal file: C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/self_check_rxd.sv}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'txd_rxd_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj txd_rxd_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/txd_rxd_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txd_rxd_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot txd_rxd_bench_behav xil_defaultlib.txd_rxd_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv" Line 18. Module bcdcounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv" Line 18. Module bcdcounter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter
Compiling module xil_defaultlib.transmitter_fsm
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.txd_rxd_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot txd_rxd_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/watsongd/Desktop/491 -notrace
couldn't read file "C:/Users/watsongd/Desktop/491": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 29 10:38:39 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "txd_rxd_bench_behav -key {Behavioral:sim_1:Functional:txd_rxd_bench} -tclbatch {txd_rxd_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source txd_rxd_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:85
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv:52
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:85
WARNING: 5ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv:52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'txd_rxd_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'txd_rxd_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj txd_rxd_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/txd_rxd_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txd_rxd_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot txd_rxd_bench_behav xil_defaultlib.txd_rxd_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv" Line 18. Module bcdcounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv" Line 18. Module bcdcounter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter
Compiling module xil_defaultlib.transmitter_fsm
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.txd_rxd_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot txd_rxd_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:85
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv:52
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:85
WARNING: 5ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv:52
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 909.383 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 909.383 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'txd_rxd_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj txd_rxd_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/txd_rxd_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txd_rxd_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot txd_rxd_bench_behav xil_defaultlib.txd_rxd_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv" Line 18. Module bcdcounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv" Line 18. Module bcdcounter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter
Compiling module xil_defaultlib.transmitter_fsm
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.txd_rxd_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot txd_rxd_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:85
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv:52
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:85
WARNING: 5ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/new/transmitter_fsm.sv:52
set_property top self_check_rxd [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/txd_rxd_bench_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'self_check_rxd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj self_check_rxd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 3 Reference Code-20170919/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 3 Reference Code-20170919/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sim_1/imports/new/self_check_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module self_check_rxd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot self_check_rxd_behav xil_defaultlib.self_check_rxd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 3 Reference Code-20170919/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 3 Reference Code-20170919/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.self_check_rxd
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot self_check_rxd_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/watsongd/Desktop/491 -notrace
couldn't read file "C:/Users/watsongd/Desktop/491": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 29 10:41:16 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "self_check_rxd_behav -key {Behavioral:sim_1:Functional:self_check_rxd} -tclbatch {self_check_rxd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source self_check_rxd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
START: checking initial start state ---------------------------------------
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:85
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
INFO: [USF-XSim-96] XSim completed. Design snapshot 'self_check_rxd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ms
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
END: checking initial start state ------------------------------------------
START: checking spurious start ---------------------------------------------
OK: rdy spurious start check
OK: ferr spurious start check
OK: data spurious start check
END: checking spurious start -----------------------------------------------
START: single byte reception ---------------------------------------------
OK: rdy spurious start check
OK: ferr spurious start check
OK: data spurious start check
END: single byte reception -----------------------------------------------
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'self_check_rxd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj self_check_rxd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 3 Reference Code-20170919/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 3 Reference Code-20170919/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sim_1/imports/new/self_check_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module self_check_rxd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot self_check_rxd_behav xil_defaultlib.self_check_rxd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 3 Reference Code-20170919/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 3 Reference Code-20170919/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.self_check_rxd
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot self_check_rxd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
START: checking initial start state ---------------------------------------
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:85
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
run 10 ms
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
OK: rdy start state check
OK: ferr start state check
OK: data start state check
END: checking initial start state ------------------------------------------
START: checking spurious start ---------------------------------------------
OK: rdy spurious start check
OK: ferr spurious start check
OK: data spurious start check
END: checking spurious start -----------------------------------------------
START: single byte reception ---------------------------------------------
OK: rdy spurious start check
OK: ferr spurious start check
OK: data spurious start check
END: single byte reception -----------------------------------------------
