/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [22:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  reg [21:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  reg [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[156] & in_data[126]);
  assign celloutsig_1_17z = ~(celloutsig_1_13z[10] & celloutsig_1_8z);
  assign celloutsig_1_8z = ~(in_data[115] | celloutsig_1_6z[4]);
  assign celloutsig_1_15z = ~(celloutsig_1_2z | celloutsig_1_1z[3]);
  assign celloutsig_1_14z = ~celloutsig_1_10z[3];
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z[12]) & (in_data[126] | celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_3z[3] | in_data[181]) & (celloutsig_1_4z | celloutsig_1_7z[2]));
  assign celloutsig_1_12z = ~(celloutsig_1_11z[9] ^ celloutsig_1_11z[13]);
  assign celloutsig_1_7z = in_data[128:126] / { 1'h1, celloutsig_1_1z[2:1] };
  assign celloutsig_0_0z = ! in_data[14:4];
  assign celloutsig_0_8z = ! { celloutsig_0_4z[7], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_18z = ! { celloutsig_1_1z[5:2], celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_1_4z = { celloutsig_1_1z[5:3], celloutsig_1_2z, celloutsig_1_0z } || celloutsig_1_1z[7:3];
  assign celloutsig_1_13z = { celloutsig_1_1z[14:6], celloutsig_1_6z } % { 1'h1, celloutsig_1_11z[12:0] };
  assign celloutsig_1_11z = celloutsig_1_1z[14:1] * { celloutsig_1_6z[2:0], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_3z = - { celloutsig_1_1z[12], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_2z = ~ in_data[61:39];
  assign celloutsig_1_19z = ~ { celloutsig_1_13z[9:7], celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_0_5z = ~^ { celloutsig_0_4z[3:2], celloutsig_0_3z };
  assign celloutsig_0_3z = ~^ in_data[54:37];
  assign celloutsig_1_5z = { in_data[164:162], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } - celloutsig_1_3z[8:3];
  assign celloutsig_1_6z = { in_data[114:112], celloutsig_1_4z, celloutsig_1_2z } ~^ celloutsig_1_3z[4:0];
  assign celloutsig_0_4z = celloutsig_0_2z[20:12] ~^ { celloutsig_0_2z[19:12], celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 22'h000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_9z = { in_data[35:15], celloutsig_0_5z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 15'h0000;
    else if (clkin_data[0]) celloutsig_1_1z = { in_data[141:128], celloutsig_1_0z };
  assign { celloutsig_1_10z[2:1], celloutsig_1_10z[3], celloutsig_1_10z[8:4] } = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, in_data[158:154] } ~^ { celloutsig_1_3z[9:8], celloutsig_1_3z[10], celloutsig_1_3z[15:11] };
  assign celloutsig_1_10z[0] = 1'h1;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
