<!doctype html>
<html>
<head>
<title>ADDRMAP4 (DDRC) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddrc.html")>DDRC Module</a> &gt; ADDRMAP4 (DDRC) Register</p><h1>ADDRMAP4 (DDRC) Register</h1>
<h2>ADDRMAP4 (DDRC) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ADDRMAP4</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000210</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD070210 (DDRC)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Address Map Register 4</td></tr>
</table>
<p>This register is static. Static registers can only be written when the controller is in reset.</p>
<h2>ADDRMAP4 (DDRC) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>addrmap_col_b11</td><td class="center">11:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>- Full bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR3 mode).<br/>- Half bus width mode: Unused. To make it unused, this should be tied to 4'hF.<br/>- Quarter bus width mode: Unused. To make it unused, this should be tied to 4'hF.<br/>Valid Range: 0 to 7, and 15<br/>Internal Base: 11<br/>The selected HIF address bit is determined by adding the internal base to the value of this field.<br/>If set to 15, this column address bit is set to 0.<br/>Note: Per JEDEC DDR3 specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10.<br/>In LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used.</td></tr>
<tr valign=top><td>addrmap_col_b10</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>- Full bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR3 mode).<br/>- Half bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR3 mode).<br/>- Quarter bus width mode: Unused. To make it unused, this should be tied to 4'hF.<br/>Valid Range: 0 to 7, and 15<br/>Internal Base: 10<br/>The selected HIF address bit is determined by adding the internal base to the value of this field.<br/>If set to 15, this column address bit is set to 0.<br/>Note: Per JEDEC DDR3 specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10.<br/>In LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>