#This design was implemented in XIlinx Artrix7(cgs324-100CT Fpga. Supports multiple BaudRate via Generic. Needs requild after change in baud rate.
#Design is sequential and has active low rst. 
#Contains Seven Segment Cntrl and driver.
