Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Tue Dec 31 11:53:30 2024
| Host             : Freddy running 64-bit major release  (build 9200)
| Command          : report_power -file meisha_wrapper_power_routed.rpt -pb meisha_wrapper_power_summary_routed.pb -rpx meisha_wrapper_power_routed.rpx
| Design           : meisha_wrapper
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.119 |
| Dynamic (W)              | 2.849 |
| Device Static (W)        | 0.270 |
| Total Off-Chip Power (W) | 0.440 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 81.4  |
| Junction Temperature (C) | 28.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.284 |       58 |       --- |             --- |
| Slice Logic              |     0.128 |   269699 |       --- |             --- |
|   LUT as Logic           |     0.118 |   135768 |    303600 |           44.72 |
|   CARRY4                 |     0.005 |     5965 |     75900 |            7.86 |
|   LUT as Distributed RAM |     0.003 |     7972 |    130800 |            6.09 |
|   Register               |     0.002 |    83187 |    607200 |           13.70 |
|   F7/F8 Muxes            |    <0.001 |     6820 |    303600 |            2.25 |
|   LUT as Shift Register  |    <0.001 |      682 |    130800 |            0.52 |
|   Others                 |    <0.001 |     2548 |       --- |             --- |
| Signals                  |     0.175 |   213101 |       --- |             --- |
| Block RAM                |     0.091 |       56 |      1030 |            5.44 |
| MMCM                     |     0.215 |        2 |        14 |           14.29 |
| PLL                      |     0.162 |        3 |        14 |           21.43 |
| DSPs                     |     0.011 |       60 |      2800 |            2.14 |
| I/O                      |     1.119 |      130 |       700 |           18.57 |
| PHASER                   |     0.661 |       44 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.270 |          |           |                 |
| Total                    |     3.119 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.070 |       0.914 |      0.156 |
| Vccaux    |       1.800 |     0.521 |       0.483 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.711 |       0.710 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       2.000 |     0.218 |       0.218 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.002 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                           | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_in1                                                                                                                                                   | meisha_i/clk_wiz_0/inst/clk_in1_meisha_clk_wiz_0_0                                                                                                                                                                                               |             5.0 |
| clk_out1_meisha_clk_wiz_0_0                                                                                                                               | meisha_i/clk_wiz_0/inst/clk_out1_meisha_clk_wiz_0_0                                                                                                                                                                                              |            20.0 |
| clk_out1_meisha_clk_wiz_1_0                                                                                                                               | meisha_i/clk_wiz_1/inst/clk_out1_meisha_clk_wiz_1_0                                                                                                                                                                                              |             5.0 |
| clk_out2_meisha_clk_wiz_0_0                                                                                                                               | meisha_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                                                                 |            20.0 |
| clk_out2_meisha_clk_wiz_0_0                                                                                                                               | meisha_i/clk_wiz_0/inst/clk_out2_meisha_clk_wiz_0_0                                                                                                                                                                                              |            20.0 |
| clk_pll_i                                                                                                                                                 | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |             5.0 |
| clk_ref_mmcm_400                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_400                                                                                                                                                              |             2.5 |
| clkfbout_meisha_clk_wiz_0_0                                                                                                                               | meisha_i/clk_wiz_0/inst/clkfbout_meisha_clk_wiz_0_0                                                                                                                                                                                              |            20.0 |
| clkfbout_meisha_clk_wiz_1_0                                                                                                                               | meisha_i/clk_wiz_1/inst/clkfbout_meisha_clk_wiz_1_0                                                                                                                                                                                              |             5.0 |
| freq_refclk                                                                                                                                               | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                            | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_1                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_2                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_3                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_4                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_5                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_6                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_7                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| jtag_clk_pin                                                                                                                                              | jtag_jtag_TCK                                                                                                                                                                                                                                    |           300.0 |
| mem_refclk                                                                                                                                                | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             1.3 |
| mmcm_clkfbout                                                                                                                                             | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_iodelay_ctrl/mmcm_clkfbout                                                                                                                                                                 |             5.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                                                    |            10.0 |
| oserdes_clk                                                                                                                                               | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.3 |
| oserdes_clk_1                                                                                                                                             | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.3 |
| oserdes_clk_10                                                                                                                                            | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.3 |
| oserdes_clk_2                                                                                                                                             | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.3 |
| oserdes_clk_3                                                                                                                                             | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.3 |
| oserdes_clk_4                                                                                                                                             | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.3 |
| oserdes_clk_5                                                                                                                                             | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.3 |
| oserdes_clk_6                                                                                                                                             | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.3 |
| oserdes_clk_7                                                                                                                                             | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.3 |
| oserdes_clk_8                                                                                                                                             | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.3 |
| oserdes_clk_9                                                                                                                                             | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.3 |
| oserdes_clkdiv                                                                                                                                            | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_1                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_10                                                                                                                                         | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_2                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_3                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_4                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_5                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_6                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_7                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_8                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_9                                                                                                                                          | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| pll_clk3_out                                                                                                                                              | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |             5.0 |
| pll_clkfbout                                                                                                                                              | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            20.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | meisha_i/mig_7series_0/u_meisha_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------+-----------+
| Name                                                                                | Power (W) |
+-------------------------------------------------------------------------------------+-----------+
| meisha_wrapper                                                                      |     2.849 |
|   meisha_i                                                                          |     2.849 |
|     DevKitWrapper_0                                                                 |     0.394 |
|       inst                                                                          |     0.393 |
|         topMod                                                                      |     0.393 |
|           all_tile_reset_ResetCatchAndSync_d3                                       |    <0.001 |
|           asink                                                                     |     0.001 |
|             AsyncQueueSink                                                          |    <0.001 |
|               AsyncValidSync                                                        |    <0.001 |
|                 source_valid                                                        |    <0.001 |
|                   sync_0                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_1                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_2                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_3                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|               AsyncValidSync_2                                                      |    <0.001 |
|                 sink_valid                                                          |    <0.001 |
|                   sync_0                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_1                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_2                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|               deq_bits_reg                                                          |    <0.001 |
|               ridx_bin                                                              |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|                 reg_1                                                               |    <0.001 |
|                 reg_2                                                               |    <0.001 |
|               ridx_gray                                                             |    <0.001 |
|                 reg_3                                                               |    <0.001 |
|               valid_reg                                                             |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|               widx_gray                                                             |    <0.001 |
|                 sync_0                                                              |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|                 sync_1                                                              |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|                 sync_2                                                              |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|             AsyncQueueSource                                                        |    <0.001 |
|               ready_reg                                                             |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|               ridx_gray                                                             |    <0.001 |
|                 sync_0                                                              |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|                 sync_1                                                              |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|                 sync_2                                                              |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|               widx_bin                                                              |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|                 reg_1                                                               |    <0.001 |
|                 reg_2                                                               |    <0.001 |
|               widx_gray                                                             |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|                 reg_1                                                               |    <0.001 |
|                 reg_2                                                               |    <0.001 |
|                 reg_3                                                               |    <0.001 |
|           asource                                                                   |     0.001 |
|             AsyncQueueSink                                                          |    <0.001 |
|               AsyncValidSync_1                                                      |    <0.001 |
|                 sink_extend                                                         |    <0.001 |
|                   sync_0                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|               AsyncValidSync_2                                                      |    <0.001 |
|                 sink_valid                                                          |    <0.001 |
|                   sync_0                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_1                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_2                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|               deq_bits_reg                                                          |    <0.001 |
|               ridx_bin                                                              |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|                 reg_1                                                               |    <0.001 |
|                 reg_2                                                               |    <0.001 |
|               ridx_gray                                                             |    <0.001 |
|                 reg_3                                                               |    <0.001 |
|               valid_reg                                                             |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|               widx_gray                                                             |    <0.001 |
|                 sync_0                                                              |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|                 sync_1                                                              |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|                 sync_2                                                              |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|             AsyncQueueSource                                                        |     0.001 |
|               AsyncValidSync                                                        |    <0.001 |
|                 source_valid                                                        |    <0.001 |
|                   sync_0                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_1                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_2                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_3                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|               ready_reg                                                             |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|               ridx_gray                                                             |    <0.001 |
|                 sync_0                                                              |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|                 sync_1                                                              |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|                 sync_2                                                              |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|               widx_bin                                                              |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|                 reg_1                                                               |    <0.001 |
|                 reg_2                                                               |    <0.001 |
|               widx_gray                                                             |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|                 reg_1                                                               |    <0.001 |
|                 reg_2                                                               |    <0.001 |
|                 reg_3                                                               |    <0.001 |
|           asyncXing                                                                 |    <0.001 |
|             SynchronizerShiftReg_w1_d3                                              |    <0.001 |
|           asyncXing_1                                                               |    <0.001 |
|             SynchronizerShiftReg_w1_d3                                              |    <0.001 |
|           asyncXing_2                                                               |    <0.001 |
|             SynchronizerShiftReg_w4_d3                                              |    <0.001 |
|           bh                                                                        |     0.001 |
|             TLBroadcastTracker                                                      |    <0.001 |
|               o_data                                                                |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_mask_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_mask_reg_0_7_6_7                                              |    <0.001 |
|             TLBroadcastTracker_1                                                    |    <0.001 |
|               o_data                                                                |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_mask_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_mask_reg_0_7_6_7                                              |    <0.001 |
|             TLBroadcastTracker_2                                                    |    <0.001 |
|               o_data                                                                |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_mask_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_mask_reg_0_7_6_7                                              |    <0.001 |
|             TLBroadcastTracker_3                                                    |    <0.001 |
|               o_data                                                                |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_mask_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_mask_reg_0_7_6_7                                              |    <0.001 |
|           chiplink_reset_ResetCatchAndSync_d3                                       |    <0.001 |
|           clint                                                                     |    <0.001 |
|           d2d_sub                                                                   |     0.012 |
|             U_D2D_MASTER_BUS                                                        |    <0.001 |
|               u_axi_mtos_s0                                                         |    <0.001 |
|                 u_axi_arbiter_mtos_m2                                               |    <0.001 |
|                   u_axi_fifo_sync                                                   |    <0.001 |
|               u_axi_stom_m0                                                         |    <0.001 |
|                 u_axi_arbiter_stom_s2                                               |    <0.001 |
|               u_axi_stom_m1                                                         |    <0.001 |
|                 u_axi_arbiter_stom_s2                                               |    <0.001 |
|             U_D2D_SLAVE_PERI_BUS                                                    |    <0.001 |
|               u_axi_default_slave                                                   |    <0.001 |
|               u_axi_mtos_s0                                                         |    <0.001 |
|                 u_axi_arbiter_mtos_m2                                               |    <0.001 |
|                   u_axi_fifo_sync                                                   |    <0.001 |
|               u_axi_mtos_s1                                                         |    <0.001 |
|                 u_axi_arbiter_mtos_m2                                               |    <0.001 |
|                   u_axi_fifo_sync                                                   |    <0.001 |
|               u_axi_mtos_s2                                                         |    <0.001 |
|                 u_axi_arbiter_mtos_m2                                               |    <0.001 |
|                   u_axi_fifo_sync                                                   |    <0.001 |
|               u_axi_mtos_sd                                                         |    <0.001 |
|                 u_axi_arbiter_mtos_m2                                               |    <0.001 |
|                   u_axi_fifo_sync                                                   |    <0.001 |
|               u_axi_stom_m0                                                         |    <0.001 |
|                 u_axi_arbiter_stom_s3                                               |    <0.001 |
|             U_QSPI_SPI_WRAPPER                                                      |    <0.001 |
|               u_axi_spi_master                                                      |    <0.001 |
|                 u_axiregs                                                           |    <0.001 |
|                 u_rxfifo                                                            |    <0.001 |
|                 u_spictrl                                                           |    <0.001 |
|                   u_clkgen                                                          |    <0.001 |
|                   u_rxreg                                                           |    <0.001 |
|                   u_txreg                                                           |    <0.001 |
|                 u_txfifo                                                            |    <0.001 |
|               u_axi_spi_slave                                                       |    <0.001 |
|                 u_axiplug                                                           |    <0.001 |
|                 u_dcfifo_rx                                                         |    <0.001 |
|                   u_dout                                                            |    <0.001 |
|                     read_tr                                                         |    <0.001 |
|                 u_dcfifo_tx                                                         |    <0.001 |
|                   u_din                                                             |    <0.001 |
|                     full                                                            |    <0.001 |
|                       full_synch                                                    |    <0.001 |
|                     write_tr                                                        |    <0.001 |
|                   u_dout                                                            |     0.000 |
|                     read_tr                                                         |     0.000 |
|                 u_slave_sm                                                          |     0.000 |
|                   u_spiregs                                                         |     0.000 |
|                 u_syncro                                                            |    <0.001 |
|             U_SOC_IRAM                                                              |     0.002 |
|             U_SOC_LSYS                                                              |    <0.001 |
|               gen_tile_resp_record[0].master_tile_resp_record                       |    <0.001 |
|               gen_tile_resp_record[1].master_tile_resp_record                       |    <0.001 |
|               gen_tile_resp_record[2].master_tile_resp_record                       |    <0.001 |
|               gen_tile_resp_record[3].master_tile_resp_record                       |    <0.001 |
|               gen_tile_resp_record[4].master_tile_resp_record                       |    <0.001 |
|               gen_tile_resp_record[5].master_tile_resp_record                       |    <0.001 |
|               gen_tile_resp_record[6].master_tile_resp_record                       |    <0.001 |
|               gen_tile_resp_record[7].master_tile_resp_record                       |    <0.001 |
|             asink                                                                   |     0.001 |
|               AsyncQueueSink                                                        |    <0.001 |
|                 AsyncValidSync_2                                                    |    <0.001 |
|                   sink_valid                                                        |    <0.001 |
|                     sync_0                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_1                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_2                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                 deq_bits_reg                                                        |    <0.001 |
|                 ridx_bin                                                            |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                 ridx_gray                                                           |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|                 valid_reg                                                           |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                 widx_gray                                                           |    <0.001 |
|                   sync_0                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                     reg_1                                                           |    <0.001 |
|                     reg_2                                                           |    <0.001 |
|                     reg_3                                                           |    <0.001 |
|                   sync_1                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                     reg_1                                                           |    <0.001 |
|                     reg_2                                                           |    <0.001 |
|                     reg_3                                                           |    <0.001 |
|                   sync_2                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                     reg_1                                                           |    <0.001 |
|                     reg_2                                                           |    <0.001 |
|                     reg_3                                                           |    <0.001 |
|               AsyncQueueSource                                                      |    <0.001 |
|                 ready_reg                                                           |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                 ridx_gray                                                           |    <0.001 |
|                   sync_0                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                     reg_1                                                           |    <0.001 |
|                     reg_2                                                           |    <0.001 |
|                     reg_3                                                           |    <0.001 |
|                   sync_1                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                     reg_1                                                           |    <0.001 |
|                     reg_2                                                           |    <0.001 |
|                     reg_3                                                           |    <0.001 |
|                   sync_2                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                     reg_1                                                           |    <0.001 |
|                     reg_2                                                           |    <0.001 |
|                     reg_3                                                           |    <0.001 |
|                 widx_bin                                                            |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                 widx_gray                                                           |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|             asource                                                                 |     0.001 |
|               AsyncQueueSink                                                        |    <0.001 |
|                 AsyncValidSync_1                                                    |    <0.001 |
|                   sink_extend                                                       |    <0.001 |
|                     sync_0                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                 AsyncValidSync_2                                                    |    <0.001 |
|                   sink_valid                                                        |    <0.001 |
|                     sync_0                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_1                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_2                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                 deq_bits_reg                                                        |    <0.001 |
|                 ridx_bin                                                            |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                 ridx_gray                                                           |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|                 valid_reg                                                           |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                 widx_gray                                                           |    <0.001 |
|                   sync_0                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                     reg_1                                                           |    <0.001 |
|                     reg_2                                                           |    <0.001 |
|                     reg_3                                                           |    <0.001 |
|                   sync_1                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                     reg_1                                                           |    <0.001 |
|                     reg_2                                                           |    <0.001 |
|                     reg_3                                                           |    <0.001 |
|                   sync_2                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                     reg_1                                                           |    <0.001 |
|                     reg_2                                                           |    <0.001 |
|                     reg_3                                                           |    <0.001 |
|               AsyncQueueSource                                                      |     0.001 |
|                 AsyncValidSync                                                      |    <0.001 |
|                   source_valid                                                      |    <0.001 |
|                     sync_0                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_1                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_2                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                 ready_reg                                                           |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                 ridx_gray                                                           |    <0.001 |
|                   sync_0                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                     reg_1                                                           |    <0.001 |
|                     reg_2                                                           |    <0.001 |
|                     reg_3                                                           |    <0.001 |
|                   sync_1                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                     reg_1                                                           |    <0.001 |
|                     reg_2                                                           |    <0.001 |
|                     reg_3                                                           |    <0.001 |
|                   sync_2                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                     reg_1                                                           |    <0.001 |
|                     reg_2                                                           |    <0.001 |
|                     reg_3                                                           |    <0.001 |
|                 widx_bin                                                            |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                 widx_gray                                                           |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|             axi42tl_master_bus                                                      |    <0.001 |
|               deq                                                                   |    <0.001 |
|               q_bdeq                                                                |    <0.001 |
|             axi4buf                                                                 |    <0.001 |
|               Queue                                                                 |    <0.001 |
|                 _T_35_addr_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_addr_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_addr_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_burst_reg_0_1_0_0                                             |    <0.001 |
|                 _T_35_burst_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_id_reg_0_1_0_3                                                |    <0.001 |
|                 _T_35_len_reg_0_1_0_5                                               |    <0.001 |
|                 _T_35_len_reg_0_1_6_7                                               |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|               Queue_1                                                               |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_last_reg_0_1_0_0                                              |    <0.001 |
|                 _T_35_strb_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_strb_reg_0_1_6_7                                              |    <0.001 |
|               Queue_2                                                               |    <0.001 |
|                 _T_35_id_reg_0_1_0_3                                                |    <0.001 |
|                 _T_35_resp_reg_0_1_0_0                                              |    <0.001 |
|               Queue_3                                                               |    <0.001 |
|                 _T_35_addr_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_addr_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_addr_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_burst_reg_0_1_0_0                                             |    <0.001 |
|                 _T_35_burst_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_id_reg_0_1_0_3                                                |    <0.001 |
|                 _T_35_len_reg_0_1_0_5                                               |    <0.001 |
|                 _T_35_len_reg_0_1_6_7                                               |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|               Queue_4                                                               |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_1_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_1_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_1_1_1                                              |    <0.001 |
|             axi4deint                                                               |     0.003 |
|               Queue                                                                 |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|               Queue_1                                                               |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|               Queue_10                                                              |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|               Queue_11                                                              |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|               Queue_12                                                              |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|               Queue_2                                                               |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|               Queue_3                                                               |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|               Queue_4                                                               |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|               Queue_5                                                               |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|               Queue_6                                                               |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|               Queue_7                                                               |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|               Queue_8                                                               |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|               Queue_9                                                               |    <0.001 |
|                 _T_35_data_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_7_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_7_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_7_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_7_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_7_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_7_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_7_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_7_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_7_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_7_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_7_0_3                                                |    <0.001 |
|                 _T_35_last_reg_0_7_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_7_1_1                                              |    <0.001 |
|                 _T_35_user_reg_0_7_0_5                                              |    <0.001 |
|                 _T_35_user_reg_0_7_6_8                                              |    <0.001 |
|             axi4frag                                                                |    <0.001 |
|               deq                                                                   |    <0.001 |
|               deq_1                                                                 |    <0.001 |
|               in_w_deq                                                              |    <0.001 |
|             axi4frag_axi4yank_master_bus_buf                                        |    <0.001 |
|               Queue                                                                 |    <0.001 |
|                 _T_35_addr_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_addr_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_addr_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_addr_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_addr_reg_0_1_30_31                                            |    <0.001 |
|                 _T_35_addr_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_1_0_5                                                |    <0.001 |
|                 _T_35_id_reg_0_1_6_8                                                |    <0.001 |
|                 _T_35_len_reg_0_1_0_5                                               |    <0.001 |
|                 _T_35_len_reg_0_1_6_7                                               |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|               Queue_1                                                               |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_last_reg_0_1_0_0                                              |    <0.001 |
|                 _T_35_strb_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_strb_reg_0_1_6_7                                              |    <0.001 |
|               Queue_2                                                               |    <0.001 |
|                 _T_35_id_reg_0_1_0_5                                                |    <0.001 |
|                 _T_35_id_reg_0_1_6_8                                                |    <0.001 |
|                 _T_35_resp_reg_0_1_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_1_1_1                                              |    <0.001 |
|               Queue_3                                                               |    <0.001 |
|                 _T_35_addr_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_addr_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_addr_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_addr_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_addr_reg_0_1_30_31                                            |    <0.001 |
|                 _T_35_addr_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_1_0_5                                                |    <0.001 |
|                 _T_35_id_reg_0_1_6_8                                                |    <0.001 |
|                 _T_35_len_reg_0_1_0_5                                               |    <0.001 |
|                 _T_35_len_reg_0_1_6_7                                               |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|               Queue_4                                                               |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_id_reg_0_1_0_5                                                |    <0.001 |
|                 _T_35_id_reg_0_1_6_8                                                |    <0.001 |
|                 _T_35_last_reg_0_1_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_1_0_0                                              |    <0.001 |
|                 _T_35_resp_reg_0_1_1_1                                              |    <0.001 |
|             axi4yank                                                                |    <0.001 |
|               Queue                                                                 |    <0.001 |
|               Queue_1                                                               |    <0.001 |
|               Queue_10                                                              |    <0.001 |
|               Queue_11                                                              |    <0.001 |
|               Queue_12                                                              |    <0.001 |
|               Queue_13                                                              |    <0.001 |
|               Queue_14                                                              |    <0.001 |
|               Queue_15                                                              |    <0.001 |
|               Queue_16                                                              |    <0.001 |
|               Queue_17                                                              |    <0.001 |
|               Queue_18                                                              |    <0.001 |
|               Queue_19                                                              |    <0.001 |
|               Queue_2                                                               |    <0.001 |
|               Queue_20                                                              |    <0.001 |
|               Queue_21                                                              |    <0.001 |
|                 _T_35_reg_0_15_0_5                                                  |    <0.001 |
|                 _T_35_reg_0_15_6_8                                                  |    <0.001 |
|               Queue_22                                                              |    <0.001 |
|               Queue_23                                                              |    <0.001 |
|               Queue_24                                                              |    <0.001 |
|               Queue_25                                                              |    <0.001 |
|               Queue_3                                                               |    <0.001 |
|               Queue_4                                                               |    <0.001 |
|               Queue_5                                                               |    <0.001 |
|               Queue_6                                                               |    <0.001 |
|               Queue_7                                                               |    <0.001 |
|               Queue_8                                                               |    <0.001 |
|                 _T_35_reg_0_15_0_5                                                  |    <0.001 |
|                 _T_35_reg_0_15_6_8                                                  |    <0.001 |
|               Queue_9                                                               |    <0.001 |
|             axi4yank_master_bus                                                     |    <0.001 |
|               QueueCompatibility                                                    |    <0.001 |
|                 ram_extra_id_reg_0_3_0_5                                            |    <0.001 |
|                 ram_extra_id_reg_0_3_6_6                                            |    <0.001 |
|                 ram_real_last_reg_0_3_0_0                                           |    <0.001 |
|               QueueCompatibility_1                                                  |    <0.001 |
|                 ram_extra_id_reg_0_3_0_5                                            |    <0.001 |
|                 ram_extra_id_reg_0_3_6_6                                            |    <0.001 |
|                 ram_real_last_reg_0_3_0_0                                           |    <0.001 |
|               QueueCompatibility_2                                                  |    <0.001 |
|                 ram_extra_id_reg_0_3_0_5                                            |    <0.001 |
|                 ram_extra_id_reg_0_3_6_6                                            |    <0.001 |
|                 ram_real_last_reg_0_3_0_0                                           |    <0.001 |
|               QueueCompatibility_3                                                  |    <0.001 |
|                 ram_extra_id_reg_0_3_0_5                                            |    <0.001 |
|                 ram_extra_id_reg_0_3_6_6                                            |    <0.001 |
|                 ram_real_last_reg_0_3_0_0                                           |    <0.001 |
|             intsource                                                               |    <0.001 |
|               AsyncResetRegVec_w1_i0                                                |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|             soc_iram_reset_ResetCatchAndSync_d3                                     |    <0.001 |
|             soc_lsys_reset_ResetCatchAndSync_d3                                     |    <0.001 |
|             spi_1_reset_ResetCatchAndSync_d3                                        |    <0.001 |
|             spi_slave_reset_ResetCatchAndSync_d3                                    |    <0.001 |
|             tl2axi4                                                                 |    <0.001 |
|               Queue                                                                 |    <0.001 |
|               Queue_1                                                               |    <0.001 |
|             u_axi_mtos_s0/u_axi_arbiter_mtos_m2/u_axi_fifo_sync/Mem_reg_0_15_0_4    |    <0.001 |
|             u_axi_mtos_s0/u_axi_arbiter_mtos_m2/u_axi_fifo_sync/Mem_reg_0_15_0_4__0 |    <0.001 |
|             u_axi_mtos_s1/u_axi_arbiter_mtos_m2/u_axi_fifo_sync/Mem_reg_0_15_0_4    |    <0.001 |
|             u_axi_mtos_s2/u_axi_arbiter_mtos_m2/u_axi_fifo_sync/Mem_reg_0_15_0_4    |    <0.001 |
|             u_axi_mtos_sd/u_axi_arbiter_mtos_m2/u_axi_fifo_sync/Mem_reg_0_15_0_4    |    <0.001 |
|           debug_1                                                                   |     0.001 |
|             dmInner                                                                 |     0.001 |
|               AsyncQueueSink                                                        |    <0.001 |
|                 deq_bits_reg                                                        |    <0.001 |
|                 ridx_bin                                                            |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                 valid_reg                                                           |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                 widx_gray                                                           |    <0.001 |
|                   sync_0                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_1                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_2                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|               dmInner                                                               |     0.001 |
|               dmactiveSync                                                          |    <0.001 |
|               dmiXing                                                               |    <0.001 |
|                 AsyncQueueSink                                                      |    <0.001 |
|                   deq_bits_reg                                                      |    <0.001 |
|                   ridx_bin                                                          |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   valid_reg                                                         |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   widx_gray                                                         |    <0.001 |
|                     sync_0                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_1                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_2                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                 AsyncQueueSource                                                    |    <0.001 |
|                   AsyncValidSync                                                    |    <0.001 |
|                     source_valid                                                    |    <0.001 |
|                       sync_0                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                       sync_1                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                       sync_2                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                       sync_3                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                   AsyncValidSync_1                                                  |    <0.001 |
|                     sink_extend                                                     |    <0.001 |
|                       sync_0                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                   AsyncValidSync_2                                                  |    <0.001 |
|                     sink_valid                                                      |    <0.001 |
|                       sync_0                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                       sync_1                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                       sync_2                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                   ready_reg                                                         |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   ridx_gray                                                         |    <0.001 |
|                     sync_0                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_1                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_2                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                   widx_bin                                                          |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|             dmOuter                                                                 |    <0.001 |
|               AsyncQueueSource                                                      |    <0.001 |
|                 ready_reg                                                           |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                 ridx_gray                                                           |    <0.001 |
|                   sync_0                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_1                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   sync_2                                                            |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                 widx_bin                                                            |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|               asource                                                               |    <0.001 |
|                 AsyncQueueSink                                                      |    <0.001 |
|                   AsyncValidSync                                                    |    <0.001 |
|                     source_valid                                                    |    <0.001 |
|                       sync_0                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                       sync_1                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                       sync_2                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                       sync_3                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                   AsyncValidSync_1                                                  |    <0.001 |
|                     sink_extend                                                     |    <0.001 |
|                       sync_0                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                   AsyncValidSync_2                                                  |    <0.001 |
|                     sink_valid                                                      |    <0.001 |
|                       sync_0                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                       sync_1                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                       sync_2                                                        |    <0.001 |
|                         reg_0                                                       |    <0.001 |
|                   deq_bits_reg                                                      |    <0.001 |
|                   ridx_bin                                                          |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   valid_reg                                                         |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   widx_gray                                                         |    <0.001 |
|                     sync_0                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_1                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_2                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                 AsyncQueueSource                                                    |    <0.001 |
|                   ready_reg                                                         |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|                   ridx_gray                                                         |    <0.001 |
|                     sync_0                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_1                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                     sync_2                                                          |    <0.001 |
|                       reg_0                                                         |    <0.001 |
|                   widx_bin                                                          |    <0.001 |
|                     reg_0                                                           |    <0.001 |
|               dmOuter                                                               |    <0.001 |
|                 DMCONTROL                                                           |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_16                                                            |    <0.001 |
|                   reg_17                                                            |    <0.001 |
|                   reg_18                                                            |    <0.001 |
|                   reg_19                                                            |    <0.001 |
|                   reg_20                                                            |    <0.001 |
|                   reg_21                                                            |    <0.001 |
|                   reg_22                                                            |    <0.001 |
|                   reg_23                                                            |    <0.001 |
|                   reg_24                                                            |    <0.001 |
|                   reg_25                                                            |    <0.001 |
|                   reg_28                                                            |    <0.001 |
|                   reg_30                                                            |    <0.001 |
|                   reg_31                                                            |    <0.001 |
|                 debugInterrupts                                                     |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|               dmiXbar                                                               |    <0.001 |
|           dmiResetCatch                                                             |    <0.001 |
|           dtm                                                                       |    <0.001 |
|             JtagBypassChain                                                         |    <0.001 |
|             JtagTapController                                                       |    <0.001 |
|               irChain                                                               |    <0.001 |
|               stateMachine                                                          |    <0.001 |
|                 currStateReg                                                        |    <0.001 |
|                   reg_0                                                             |    <0.001 |
|                   reg_1                                                             |    <0.001 |
|                   reg_2                                                             |    <0.001 |
|                   reg_3                                                             |    <0.001 |
|             dmiAccessChain                                                          |    <0.001 |
|             dtmInfoChain                                                            |    <0.001 |
|             idcodeChain                                                             |    <0.001 |
|           gpio_0                                                                    |    <0.001 |
|             ieReg                                                                   |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|               reg_1                                                                 |    <0.001 |
|               reg_2                                                                 |    <0.001 |
|               reg_3                                                                 |    <0.001 |
|             intsource                                                               |    <0.001 |
|               AsyncResetRegVec_w4_i0                                                |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|                 reg_1                                                               |    <0.001 |
|                 reg_2                                                               |    <0.001 |
|                 reg_3                                                               |    <0.001 |
|             oeReg                                                                   |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|               reg_1                                                                 |    <0.001 |
|               reg_2                                                                 |    <0.001 |
|               reg_3                                                                 |    <0.001 |
|             pueReg                                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|               reg_1                                                                 |    <0.001 |
|               reg_2                                                                 |    <0.001 |
|               reg_3                                                                 |    <0.001 |
|           intsink_6                                                                 |    <0.001 |
|             SynchronizerShiftReg_w1_d3                                              |    <0.001 |
|           intsource                                                                 |    <0.001 |
|             AsyncResetRegVec_w2_i0                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|               reg_1                                                                 |    <0.001 |
|           intsource_1                                                               |    <0.001 |
|             AsyncResetRegVec_w1_i0                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|           intsource_10                                                              |    <0.001 |
|             AsyncResetRegVec_w1_i0                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|           intsource_11                                                              |    <0.001 |
|             AsyncResetRegVec_w1_i0                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|           intsource_2                                                               |    <0.001 |
|             AsyncResetRegVec_w1_i0                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|           intsource_3                                                               |    <0.001 |
|             AsyncResetRegVec_w2_i0                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|               reg_1                                                                 |    <0.001 |
|           intsource_4                                                               |    <0.001 |
|             AsyncResetRegVec_w1_i0                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|           intsource_5                                                               |    <0.001 |
|             AsyncResetRegVec_w1_i0                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|           intsource_6                                                               |    <0.001 |
|             AsyncResetRegVec_w2_i0                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|               reg_1                                                                 |    <0.001 |
|           intsource_7                                                               |    <0.001 |
|             AsyncResetRegVec_w1_i0                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|           intsource_8                                                               |    <0.001 |
|             AsyncResetRegVec_w1_i0                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|           intsource_9                                                               |    <0.001 |
|             AsyncResetRegVec_w2_i0                                                  |    <0.001 |
|               reg_0                                                                 |    <0.001 |
|               reg_1                                                                 |    <0.001 |
|           maskROM                                                                   |    <0.001 |
|             rom                                                                     |    <0.001 |
|           mig                                                                       |     0.020 |
|             buffer                                                                  |    <0.001 |
|               Queue                                                                 |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_31                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_mask_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_mask_reg_0_1_6_7                                              |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_5                                            |    <0.001 |
|                 _T_35_source_reg_0_1_6_6                                            |    <0.001 |
|               Queue_1                                                               |    <0.001 |
|                 _T_35_corrupt_reg_0_1_0_0                                           |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_denied_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_5                                            |    <0.001 |
|                 _T_35_source_reg_0_1_6_6                                            |    <0.001 |
|             island                                                                  |     0.015 |
|               blackbox                                                              |     0.015 |
|                 chipLinkConverter                                                   |     0.013 |
|                   atomics                                                           |    <0.001 |
|                   axi4index_1_axi4yank_1_buf                                        |    <0.001 |
|                     Queue                                                           |    <0.001 |
|                       _T_35_addr_reg_0_1_0_5                                        |    <0.001 |
|                       _T_35_addr_reg_0_1_12_17                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_18_23                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_24_29                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_30_31                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_6_11                                       |    <0.001 |
|                       _T_35_burst_reg_0_1_0_0                                       |    <0.001 |
|                       _T_35_burst_reg_0_1_1_1                                       |    <0.001 |
|                       _T_35_id_reg_0_1_0_3                                          |    <0.001 |
|                       _T_35_len_reg_0_1_0_5                                         |    <0.001 |
|                       _T_35_len_reg_0_1_6_7                                         |    <0.001 |
|                       _T_35_size_reg_0_1_0_2                                        |    <0.001 |
|                     Queue_1                                                         |    <0.001 |
|                       _T_35_data_reg_0_1_0_5                                        |    <0.001 |
|                       _T_35_data_reg_0_1_12_17                                      |    <0.001 |
|                       _T_35_data_reg_0_1_18_23                                      |    <0.001 |
|                       _T_35_data_reg_0_1_24_29                                      |    <0.001 |
|                       _T_35_data_reg_0_1_30_35                                      |    <0.001 |
|                       _T_35_data_reg_0_1_36_41                                      |    <0.001 |
|                       _T_35_data_reg_0_1_42_47                                      |    <0.001 |
|                       _T_35_data_reg_0_1_48_53                                      |    <0.001 |
|                       _T_35_data_reg_0_1_54_59                                      |    <0.001 |
|                       _T_35_data_reg_0_1_60_63                                      |    <0.001 |
|                       _T_35_data_reg_0_1_6_11                                       |    <0.001 |
|                       _T_35_last_reg_0_1_0_0                                        |    <0.001 |
|                       _T_35_strb_reg_0_1_0_5                                        |    <0.001 |
|                       _T_35_strb_reg_0_1_6_7                                        |    <0.001 |
|                     Queue_2                                                         |    <0.001 |
|                       _T_35_id_reg_0_1_0_3                                          |    <0.001 |
|                       _T_35_resp_reg_0_1_0_0                                        |    <0.001 |
|                       _T_35_resp_reg_0_1_1_1                                        |    <0.001 |
|                     Queue_3                                                         |    <0.001 |
|                       _T_35_addr_reg_0_1_0_5                                        |    <0.001 |
|                       _T_35_addr_reg_0_1_12_17                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_18_23                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_24_29                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_30_31                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_6_11                                       |    <0.001 |
|                       _T_35_burst_reg_0_1_0_0                                       |    <0.001 |
|                       _T_35_burst_reg_0_1_1_1                                       |    <0.001 |
|                       _T_35_id_reg_0_1_0_3                                          |    <0.001 |
|                       _T_35_len_reg_0_1_0_5                                         |    <0.001 |
|                       _T_35_len_reg_0_1_6_7                                         |    <0.001 |
|                       _T_35_size_reg_0_1_0_2                                        |    <0.001 |
|                     Queue_4                                                         |    <0.001 |
|                       _T_35_data_reg_0_1_0_5                                        |    <0.001 |
|                       _T_35_data_reg_0_1_12_17                                      |    <0.001 |
|                       _T_35_data_reg_0_1_18_23                                      |    <0.001 |
|                       _T_35_data_reg_0_1_24_29                                      |    <0.001 |
|                       _T_35_data_reg_0_1_30_35                                      |    <0.001 |
|                       _T_35_data_reg_0_1_36_41                                      |    <0.001 |
|                       _T_35_data_reg_0_1_42_47                                      |    <0.001 |
|                       _T_35_data_reg_0_1_48_53                                      |    <0.001 |
|                       _T_35_data_reg_0_1_54_59                                      |    <0.001 |
|                       _T_35_data_reg_0_1_60_63                                      |    <0.001 |
|                       _T_35_data_reg_0_1_6_11                                       |    <0.001 |
|                       _T_35_id_reg_0_1_0_3                                          |    <0.001 |
|                       _T_35_last_reg_0_1_0_0                                        |    <0.001 |
|                       _T_35_resp_reg_0_1_0_0                                        |    <0.001 |
|                       _T_35_resp_reg_0_1_1_1                                        |    <0.001 |
|                   axi4yank_1                                                        |     0.001 |
|                     QueueCompatibility                                              |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_1                                            |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_10                                           |    <0.001 |
|                     QueueCompatibility_11                                           |    <0.001 |
|                     QueueCompatibility_12                                           |    <0.001 |
|                     QueueCompatibility_13                                           |    <0.001 |
|                     QueueCompatibility_14                                           |    <0.001 |
|                     QueueCompatibility_15                                           |    <0.001 |
|                     QueueCompatibility_16                                           |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_17                                           |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_18                                           |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_19                                           |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_2                                            |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_20                                           |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_21                                           |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_22                                           |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_23                                           |    <0.001 |
|                     QueueCompatibility_24                                           |    <0.001 |
|                     QueueCompatibility_25                                           |    <0.001 |
|                     QueueCompatibility_26                                           |    <0.001 |
|                     QueueCompatibility_27                                           |    <0.001 |
|                     QueueCompatibility_28                                           |    <0.001 |
|                     QueueCompatibility_29                                           |    <0.001 |
|                     QueueCompatibility_3                                            |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_30                                           |    <0.001 |
|                     QueueCompatibility_31                                           |    <0.001 |
|                     QueueCompatibility_4                                            |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_5                                            |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_6                                            |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0                                     |    <0.001 |
|                       ram_extra_id_reg_0_15_0_0__0                                  |    <0.001 |
|                       ram_tl_state_size_reg_0_31_0_3                                |    <0.001 |
|                       ram_tl_state_source_reg_0_31_0_5                              |    <0.001 |
|                       ram_tl_state_source_reg_0_31_6_6                              |    <0.001 |
|                     QueueCompatibility_7                                            |    <0.001 |
|                     QueueCompatibility_8                                            |    <0.001 |
|                     QueueCompatibility_9                                            |    <0.001 |
|                   chiplink                                                          |     0.009 |
|                     do_bypass_catcher                                               |    <0.001 |
|                       io_sync_reset_chain                                           |    <0.001 |
|                         output_chain                                                |    <0.001 |
|                     do_bypass_catcher_1                                             |    <0.001 |
|                       io_sync_reset_chain                                           |    <0.001 |
|                         output_chain                                                |    <0.001 |
|                     mbypass                                                         |    <0.001 |
|                     rx                                                              |     0.004 |
|                       hqa                                                           |    <0.001 |
|                         fq                                                          |    <0.001 |
|                         io_deq_q                                                    |    <0.001 |
|                       hqb                                                           |    <0.001 |
|                         fq                                                          |    <0.001 |
|                         io_deq_q                                                    |    <0.001 |
|                       hqc                                                           |    <0.001 |
|                         fq                                                          |    <0.001 |
|                         io_deq_q                                                    |    <0.001 |
|                       hqd                                                           |    <0.001 |
|                         fq                                                          |    <0.001 |
|                         io_deq_q                                                    |    <0.001 |
|                       hqe                                                           |    <0.001 |
|                         fq                                                          |    <0.001 |
|                         io_deq_q                                                    |    <0.001 |
|                       io_a_source                                                   |    <0.001 |
|                         ridx_ridx_gray                                              |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                           output_chain_1                                            |    <0.001 |
|                           output_chain_2                                            |    <0.001 |
|                           output_chain_3                                            |    <0.001 |
|                       io_bsource                                                    |    <0.001 |
|                         ridx_ridx_gray                                              |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                           output_chain_1                                            |    <0.001 |
|                           output_chain_2                                            |    <0.001 |
|                           output_chain_3                                            |    <0.001 |
|                       io_c_source                                                   |    <0.001 |
|                         ridx_ridx_gray                                              |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                           output_chain_1                                            |    <0.001 |
|                           output_chain_2                                            |    <0.001 |
|                           output_chain_3                                            |    <0.001 |
|                       io_d_source                                                   |    <0.001 |
|                         ridx_ridx_gray                                              |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                           output_chain_1                                            |    <0.001 |
|                           output_chain_2                                            |    <0.001 |
|                           output_chain_3                                            |    <0.001 |
|                         sink_extend                                                 |    <0.001 |
|                           io_out_source_valid_0                                     |    <0.001 |
|                             output_chain                                            |    <0.001 |
|                         sink_valid                                                  |    <0.001 |
|                           io_out_source_valid_0                                     |    <0.001 |
|                             output_chain                                            |    <0.001 |
|                       io_e_source                                                   |    <0.001 |
|                         ridx_ridx_gray                                              |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                           output_chain_1                                            |    <0.001 |
|                           output_chain_2                                            |    <0.001 |
|                           output_chain_3                                            |    <0.001 |
|                       io_rxc_source                                                 |    <0.001 |
|                         ridx_ridx_gray                                              |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                       io_txc_source                                                 |    <0.001 |
|                         ridx_ridx_gray                                              |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                         source_valid_0                                              |    <0.001 |
|                           io_out_source_valid_0                                     |    <0.001 |
|                             output_chain                                            |    <0.001 |
|                         source_valid_1                                              |    <0.001 |
|                           io_out_source_valid_0                                     |    <0.001 |
|                             output_chain                                            |    <0.001 |
|                     rx_reset_reg                                                    |    <0.001 |
|                     sbypass                                                         |    <0.001 |
|                       bar                                                           |    <0.001 |
|                       error                                                         |    <0.001 |
|                     sinkA                                                           |    <0.001 |
|                       inject                                                        |    <0.001 |
|                       inject_io_i_q                                                 |    <0.001 |
|                     sinkD                                                           |    <0.001 |
|                       d                                                             |    <0.001 |
|                     sourceA                                                         |     0.002 |
|                       cams_0                                                        |    <0.001 |
|                         data_reg_0_7_0_5                                            |    <0.001 |
|                         data_reg_0_7_12_15                                          |    <0.001 |
|                         data_reg_0_7_6_11                                           |    <0.001 |
|                       cams_1                                                        |    <0.001 |
|                         data_reg_0_7_0_5                                            |    <0.001 |
|                         data_reg_0_7_12_15                                          |    <0.001 |
|                         data_reg_0_7_6_11                                           |    <0.001 |
|                       cams_2                                                        |    <0.001 |
|                         data_reg_0_7_0_5                                            |    <0.001 |
|                         data_reg_0_7_12_15                                          |    <0.001 |
|                         data_reg_0_7_6_11                                           |    <0.001 |
|                       cams_3                                                        |    <0.001 |
|                         data_reg_0_7_0_5                                            |    <0.001 |
|                         data_reg_0_7_12_15                                          |    <0.001 |
|                         data_reg_0_7_6_11                                           |    <0.001 |
|                       cams_4                                                        |    <0.001 |
|                         data_reg_0_7_0_5                                            |    <0.001 |
|                         data_reg_0_7_12_15                                          |    <0.001 |
|                         data_reg_0_7_6_11                                           |    <0.001 |
|                       cams_5                                                        |    <0.001 |
|                         data_reg_0_7_0_5                                            |    <0.001 |
|                         data_reg_0_7_12_15                                          |    <0.001 |
|                         data_reg_0_7_6_11                                           |    <0.001 |
|                       cams_6                                                        |    <0.001 |
|                         data_reg_0_7_0_5                                            |    <0.001 |
|                         data_reg_0_7_12_15                                          |    <0.001 |
|                         data_reg_0_7_6_11                                           |    <0.001 |
|                       cams_7                                                        |    <0.001 |
|                         data_reg_0_7_0_5                                            |    <0.001 |
|                         data_reg_0_7_12_15                                          |    <0.001 |
|                         data_reg_0_7_6_11                                           |    <0.001 |
|                       extract                                                       |    <0.001 |
|                     sourceA_io_q_sink                                               |    <0.001 |
|                       io_deq_bits_deq_bits_reg                                      |    <0.001 |
|                       widx_widx_gray                                                |    <0.001 |
|                         output_chain                                                |    <0.001 |
|                         output_chain_1                                              |    <0.001 |
|                         output_chain_2                                              |    <0.001 |
|                         output_chain_3                                              |    <0.001 |
|                     sourceB                                                         |    <0.001 |
|                       extract                                                       |    <0.001 |
|                     sourceB_io_q_sink                                               |    <0.001 |
|                       io_deq_bits_deq_bits_reg                                      |    <0.001 |
|                       widx_widx_gray                                                |    <0.001 |
|                         output_chain                                                |    <0.001 |
|                         output_chain_1                                              |    <0.001 |
|                         output_chain_2                                              |    <0.001 |
|                         output_chain_3                                              |    <0.001 |
|                     sourceC                                                         |    <0.001 |
|                       cam                                                           |    <0.001 |
|                         data_reg_0_7_0_5                                            |    <0.001 |
|                         data_reg_0_7_12_15                                          |    <0.001 |
|                         data_reg_0_7_6_11                                           |    <0.001 |
|                     sourceC_io_q_sink                                               |    <0.001 |
|                       io_deq_bits_deq_bits_reg                                      |    <0.001 |
|                       widx_widx_gray                                                |    <0.001 |
|                         output_chain                                                |    <0.001 |
|                         output_chain_1                                              |    <0.001 |
|                         output_chain_2                                              |    <0.001 |
|                         output_chain_3                                              |    <0.001 |
|                     sourceD                                                         |    <0.001 |
|                       cam                                                           |    <0.001 |
|                     sourceD_io_q_sink                                               |    <0.001 |
|                       io_deq_bits_deq_bits_reg                                      |    <0.001 |
|                       sink_valid_0                                                  |    <0.001 |
|                         io_out_source_valid_0                                       |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                       sink_valid_1                                                  |    <0.001 |
|                         io_out_source_valid_0                                       |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                       source_extend                                                 |    <0.001 |
|                         io_out_source_valid_0                                       |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                       source_valid                                                  |    <0.001 |
|                         io_out_source_valid_0                                       |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                       widx_widx_gray                                                |    <0.001 |
|                         output_chain                                                |    <0.001 |
|                         output_chain_1                                              |    <0.001 |
|                         output_chain_2                                              |    <0.001 |
|                         output_chain_3                                              |    <0.001 |
|                     sourceE_io_q_sink                                               |    <0.001 |
|                       io_deq_bits_deq_bits_reg                                      |    <0.001 |
|                       widx_widx_gray                                                |    <0.001 |
|                         output_chain                                                |    <0.001 |
|                         output_chain_1                                              |    <0.001 |
|                         output_chain_2                                              |    <0.001 |
|                         output_chain_3                                              |    <0.001 |
|                     tx                                                              |     0.002 |
|                       ioX_cq                                                        |    <0.001 |
|                       ioX_cq_3                                                      |    <0.001 |
|                       io_c2b_rst_reg                                                |    <0.001 |
|                       qa_q                                                          |    <0.001 |
|                       qd_q                                                          |    <0.001 |
|                       rxInc_sink                                                    |    <0.001 |
|                         io_deq_bits_deq_bits_reg                                    |    <0.001 |
|                         widx_widx_gray                                              |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                       rxQ                                                           |    <0.001 |
|                       txInc_sink                                                    |    <0.001 |
|                         io_deq_bits_deq_bits_reg                                    |    <0.001 |
|                         widx_widx_gray                                              |    <0.001 |
|                           output_chain                                              |    <0.001 |
|                   err                                                               |    <0.001 |
|                     a                                                               |    <0.001 |
|                     c                                                               |    <0.001 |
|                   fixer_1                                                           |    <0.001 |
|                   hints                                                             |    <0.001 |
|                     a_repeater                                                      |    <0.001 |
|                   tl2axi4                                                           |    <0.001 |
|                     deq                                                             |    <0.001 |
|                     queue_arw_deq                                                   |    <0.001 |
|                   tl2axi4_axi4index_1_buf                                           |    <0.001 |
|                     Queue                                                           |    <0.001 |
|                       _T_35_addr_reg_0_1_0_5                                        |    <0.001 |
|                       _T_35_addr_reg_0_1_12_17                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_18_23                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_24_29                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_30_31                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_6_11                                       |    <0.001 |
|                       _T_35_burst_reg_0_1_0_0                                       |    <0.001 |
|                       _T_35_burst_reg_0_1_1_1                                       |    <0.001 |
|                       _T_35_id_reg_0_1_0_5                                          |    <0.001 |
|                       _T_35_id_reg_0_1_12_15                                        |    <0.001 |
|                       _T_35_id_reg_0_1_6_11                                         |    <0.001 |
|                       _T_35_len_reg_0_1_0_5                                         |    <0.001 |
|                       _T_35_len_reg_0_1_6_7                                         |    <0.001 |
|                       _T_35_size_reg_0_1_0_2                                        |    <0.001 |
|                     Queue_1                                                         |    <0.001 |
|                       _T_35_data_reg_0_1_0_5                                        |    <0.001 |
|                       _T_35_data_reg_0_1_12_17                                      |    <0.001 |
|                       _T_35_data_reg_0_1_18_23                                      |    <0.001 |
|                       _T_35_data_reg_0_1_24_29                                      |    <0.001 |
|                       _T_35_data_reg_0_1_30_35                                      |    <0.001 |
|                       _T_35_data_reg_0_1_36_41                                      |    <0.001 |
|                       _T_35_data_reg_0_1_42_47                                      |    <0.001 |
|                       _T_35_data_reg_0_1_48_53                                      |    <0.001 |
|                       _T_35_data_reg_0_1_54_59                                      |    <0.001 |
|                       _T_35_data_reg_0_1_60_63                                      |    <0.001 |
|                       _T_35_data_reg_0_1_6_11                                       |    <0.001 |
|                       _T_35_last_reg_0_1_0_0                                        |    <0.001 |
|                       _T_35_strb_reg_0_1_0_5                                        |    <0.001 |
|                       _T_35_strb_reg_0_1_6_7                                        |    <0.001 |
|                     Queue_2                                                         |    <0.001 |
|                       _T_35_id_reg_0_1_0_5                                          |    <0.001 |
|                       _T_35_id_reg_0_1_12_15                                        |    <0.001 |
|                       _T_35_id_reg_0_1_6_11                                         |    <0.001 |
|                       _T_35_resp_reg_0_1_0_0                                        |    <0.001 |
|                       _T_35_resp_reg_0_1_1_1                                        |    <0.001 |
|                     Queue_3                                                         |    <0.001 |
|                       _T_35_addr_reg_0_1_0_5                                        |    <0.001 |
|                       _T_35_addr_reg_0_1_12_17                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_18_23                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_24_29                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_30_31                                      |    <0.001 |
|                       _T_35_addr_reg_0_1_6_11                                       |    <0.001 |
|                       _T_35_burst_reg_0_1_0_0                                       |    <0.001 |
|                       _T_35_burst_reg_0_1_1_1                                       |    <0.001 |
|                       _T_35_id_reg_0_1_0_5                                          |    <0.001 |
|                       _T_35_id_reg_0_1_12_15                                        |    <0.001 |
|                       _T_35_id_reg_0_1_6_11                                         |    <0.001 |
|                       _T_35_len_reg_0_1_0_5                                         |    <0.001 |
|                       _T_35_len_reg_0_1_6_7                                         |    <0.001 |
|                       _T_35_size_reg_0_1_0_2                                        |    <0.001 |
|                     Queue_4                                                         |    <0.001 |
|                       _T_35_data_reg_0_1_0_5                                        |    <0.001 |
|                       _T_35_data_reg_0_1_12_17                                      |    <0.001 |
|                       _T_35_data_reg_0_1_18_23                                      |    <0.001 |
|                       _T_35_data_reg_0_1_24_29                                      |    <0.001 |
|                       _T_35_data_reg_0_1_30_35                                      |    <0.001 |
|                       _T_35_data_reg_0_1_36_41                                      |    <0.001 |
|                       _T_35_data_reg_0_1_42_47                                      |    <0.001 |
|                       _T_35_data_reg_0_1_48_53                                      |    <0.001 |
|                       _T_35_data_reg_0_1_54_59                                      |    <0.001 |
|                       _T_35_data_reg_0_1_60_63                                      |    <0.001 |
|                       _T_35_data_reg_0_1_6_11                                       |    <0.001 |
|                       _T_35_id_reg_0_1_0_5                                          |    <0.001 |
|                       _T_35_id_reg_0_1_12_15                                        |    <0.001 |
|                       _T_35_id_reg_0_1_6_11                                         |    <0.001 |
|                       _T_35_last_reg_0_1_0_0                                        |    <0.001 |
|                       _T_35_resp_reg_0_1_0_0                                        |    <0.001 |
|                       _T_35_resp_reg_0_1_1_1                                        |    <0.001 |
|                   tl_uh_ferr                                                        |    <0.001 |
|                     a                                                               |    <0.001 |
|                   widget                                                            |    <0.001 |
|                     repeated_repeater                                               |    <0.001 |
|                   widget_1                                                          |    <0.001 |
|                     repeated_repeater                                               |    <0.001 |
|                   widget_2                                                          |    <0.001 |
|                     repeated_repeater                                               |    <0.001 |
|                     repeated_repeater_1                                             |    <0.001 |
|                   xbar                                                              |    <0.001 |
|                 u_master_axi4_async_bridge                                          |     0.001 |
|                   u_axi4_ar_async                                                   |    <0.001 |
|                     u_async_fifo                                                    |    <0.001 |
|                       mem_reg_0_3_0_5                                               |    <0.001 |
|                       mem_reg_0_3_12_17                                             |    <0.001 |
|                       mem_reg_0_3_18_23                                             |    <0.001 |
|                       mem_reg_0_3_24_29                                             |    <0.001 |
|                       mem_reg_0_3_30_35                                             |    <0.001 |
|                       mem_reg_0_3_36_41                                             |    <0.001 |
|                       mem_reg_0_3_42_47                                             |    <0.001 |
|                       mem_reg_0_3_48_48                                             |    <0.001 |
|                       mem_reg_0_3_6_11                                              |    <0.001 |
|                       rd_wgray_gen[0].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[1].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[2].rd_wgray_reg                                  |    <0.001 |
|                       rgray_gen[0].rgray_reg                                        |    <0.001 |
|                       rgray_gen[1].rgray_reg                                        |    <0.001 |
|                       rgray_gen[2].rgray_reg                                        |    <0.001 |
|                       wgray_gen[0].wgray_reg                                        |    <0.001 |
|                       wgray_gen[1].wgray_reg                                        |    <0.001 |
|                       wgray_gen[2].wgray_reg                                        |    <0.001 |
|                       wr_rgray_gen[0].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[1].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[2].wr_rgray_reg                                  |    <0.001 |
|                   u_axi4_aw_async                                                   |    <0.001 |
|                     u_async_fifo                                                    |    <0.001 |
|                       mem_reg_0_3_0_5                                               |    <0.001 |
|                       mem_reg_0_3_12_17                                             |    <0.001 |
|                       mem_reg_0_3_18_23                                             |    <0.001 |
|                       mem_reg_0_3_24_29                                             |    <0.001 |
|                       mem_reg_0_3_30_35                                             |    <0.001 |
|                       mem_reg_0_3_36_41                                             |    <0.001 |
|                       mem_reg_0_3_42_47                                             |    <0.001 |
|                       mem_reg_0_3_48_48                                             |    <0.001 |
|                       mem_reg_0_3_6_11                                              |    <0.001 |
|                       rd_wgray_gen[0].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[1].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[2].rd_wgray_reg                                  |    <0.001 |
|                       rgray_gen[0].rgray_reg                                        |    <0.001 |
|                       rgray_gen[1].rgray_reg                                        |    <0.001 |
|                       rgray_gen[2].rgray_reg                                        |    <0.001 |
|                       wgray_gen[0].wgray_reg                                        |    <0.001 |
|                       wgray_gen[1].wgray_reg                                        |    <0.001 |
|                       wgray_gen[2].wgray_reg                                        |    <0.001 |
|                       wr_rgray_gen[0].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[1].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[2].wr_rgray_reg                                  |    <0.001 |
|                   u_axi4_w_async                                                    |    <0.001 |
|                     u_async_fifo                                                    |    <0.001 |
|                       mem_reg_0_3_0_5                                               |    <0.001 |
|                       mem_reg_0_3_12_17                                             |    <0.001 |
|                       mem_reg_0_3_18_23                                             |    <0.001 |
|                       mem_reg_0_3_24_29                                             |    <0.001 |
|                       mem_reg_0_3_30_35                                             |    <0.001 |
|                       mem_reg_0_3_36_41                                             |    <0.001 |
|                       mem_reg_0_3_42_47                                             |    <0.001 |
|                       mem_reg_0_3_48_53                                             |    <0.001 |
|                       mem_reg_0_3_54_59                                             |    <0.001 |
|                       mem_reg_0_3_60_65                                             |    <0.001 |
|                       mem_reg_0_3_66_71                                             |    <0.001 |
|                       mem_reg_0_3_6_11                                              |    <0.001 |
|                       mem_reg_0_3_72_72                                             |    <0.001 |
|                       rd_wgray_gen[0].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[1].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[2].rd_wgray_reg                                  |    <0.001 |
|                       rgray_gen[0].rgray_reg                                        |    <0.001 |
|                       rgray_gen[1].rgray_reg                                        |    <0.001 |
|                       rgray_gen[2].rgray_reg                                        |    <0.001 |
|                       wgray_gen[0].wgray_reg                                        |    <0.001 |
|                       wgray_gen[1].wgray_reg                                        |    <0.001 |
|                       wgray_gen[2].wgray_reg                                        |    <0.001 |
|                       wr_rgray_gen[0].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[1].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[2].wr_rgray_reg                                  |    <0.001 |
|                   u_axi_b_async                                                     |    <0.001 |
|                     u_async_fifo                                                    |    <0.001 |
|                       mem_reg_0_7_0_5                                               |    <0.001 |
|                       rd_wgray_gen[0].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[1].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[2].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[3].rd_wgray_reg                                  |    <0.001 |
|                       rgray_gen[0].rgray_reg                                        |    <0.001 |
|                       rgray_gen[1].rgray_reg                                        |    <0.001 |
|                       rgray_gen[2].rgray_reg                                        |    <0.001 |
|                       rgray_gen[3].rgray_reg                                        |    <0.001 |
|                       wgray_gen[0].wgray_reg                                        |    <0.001 |
|                       wgray_gen[1].wgray_reg                                        |    <0.001 |
|                       wgray_gen[2].wgray_reg                                        |    <0.001 |
|                       wgray_gen[3].wgray_reg                                        |    <0.001 |
|                       wr_rgray_gen[0].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[1].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[2].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[3].wr_rgray_reg                                  |    <0.001 |
|                   u_axi_r_async                                                     |    <0.001 |
|                     u_async_fifo                                                    |    <0.001 |
|                       mem_reg_0_7_0_5                                               |    <0.001 |
|                       mem_reg_0_7_12_17                                             |    <0.001 |
|                       mem_reg_0_7_18_23                                             |    <0.001 |
|                       mem_reg_0_7_24_29                                             |    <0.001 |
|                       mem_reg_0_7_30_35                                             |    <0.001 |
|                       mem_reg_0_7_36_41                                             |    <0.001 |
|                       mem_reg_0_7_42_47                                             |    <0.001 |
|                       mem_reg_0_7_48_53                                             |    <0.001 |
|                       mem_reg_0_7_54_59                                             |    <0.001 |
|                       mem_reg_0_7_60_65                                             |    <0.001 |
|                       mem_reg_0_7_66_70                                             |    <0.001 |
|                       mem_reg_0_7_6_11                                              |    <0.001 |
|                       rd_wgray_gen[0].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[1].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[2].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[3].rd_wgray_reg                                  |    <0.001 |
|                       rgray_gen[0].rgray_reg                                        |    <0.001 |
|                       rgray_gen[1].rgray_reg                                        |    <0.001 |
|                       rgray_gen[2].rgray_reg                                        |    <0.001 |
|                       rgray_gen[3].rgray_reg                                        |    <0.001 |
|                       wgray_gen[0].wgray_reg                                        |    <0.001 |
|                       wgray_gen[1].wgray_reg                                        |    <0.001 |
|                       wgray_gen[2].wgray_reg                                        |    <0.001 |
|                       wgray_gen[3].wgray_reg                                        |    <0.001 |
|                       wr_rgray_gen[0].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[1].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[2].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[3].wr_rgray_reg                                  |    <0.001 |
|                 u_tl_uh_async_bridge                                                |    <0.001 |
|                   u_tl_a_async                                                      |    <0.001 |
|                     u_async_fifo                                                    |    <0.001 |
|                       mem_reg_0_7_0_5                                               |    <0.001 |
|                       mem_reg_0_7_102_107                                           |    <0.001 |
|                       mem_reg_0_7_108_113                                           |    <0.001 |
|                       mem_reg_0_7_114_117                                           |    <0.001 |
|                       mem_reg_0_7_12_17                                             |    <0.001 |
|                       mem_reg_0_7_18_23                                             |    <0.001 |
|                       mem_reg_0_7_24_29                                             |    <0.001 |
|                       mem_reg_0_7_30_35                                             |    <0.001 |
|                       mem_reg_0_7_36_41                                             |    <0.001 |
|                       mem_reg_0_7_42_47                                             |    <0.001 |
|                       mem_reg_0_7_48_53                                             |    <0.001 |
|                       mem_reg_0_7_54_59                                             |    <0.001 |
|                       mem_reg_0_7_60_65                                             |    <0.001 |
|                       mem_reg_0_7_66_71                                             |    <0.001 |
|                       mem_reg_0_7_6_11                                              |    <0.001 |
|                       mem_reg_0_7_72_77                                             |    <0.001 |
|                       mem_reg_0_7_78_83                                             |    <0.001 |
|                       mem_reg_0_7_84_89                                             |    <0.001 |
|                       mem_reg_0_7_90_95                                             |    <0.001 |
|                       mem_reg_0_7_96_101                                            |    <0.001 |
|                       rd_wgray_gen[0].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[1].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[2].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[3].rd_wgray_reg                                  |    <0.001 |
|                       rgray_gen[0].rgray_reg                                        |    <0.001 |
|                       rgray_gen[1].rgray_reg                                        |    <0.001 |
|                       rgray_gen[2].rgray_reg                                        |    <0.001 |
|                       rgray_gen[3].rgray_reg                                        |    <0.001 |
|                       wgray_gen[0].wgray_reg                                        |    <0.001 |
|                       wgray_gen[1].wgray_reg                                        |    <0.001 |
|                       wgray_gen[2].wgray_reg                                        |    <0.001 |
|                       wgray_gen[3].wgray_reg                                        |    <0.001 |
|                       wr_rgray_gen[0].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[1].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[2].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[3].wr_rgray_reg                                  |    <0.001 |
|                   u_tl_d_async                                                      |    <0.001 |
|                     u_async_fifo                                                    |    <0.001 |
|                       mem_reg_0_3_0_5                                               |    <0.001 |
|                       mem_reg_0_3_12_17                                             |    <0.001 |
|                       mem_reg_0_3_18_23                                             |    <0.001 |
|                       mem_reg_0_3_24_29                                             |    <0.001 |
|                       mem_reg_0_3_30_35                                             |    <0.001 |
|                       mem_reg_0_3_36_41                                             |    <0.001 |
|                       mem_reg_0_3_42_47                                             |    <0.001 |
|                       mem_reg_0_3_48_53                                             |    <0.001 |
|                       mem_reg_0_3_54_59                                             |    <0.001 |
|                       mem_reg_0_3_60_65                                             |    <0.001 |
|                       mem_reg_0_3_66_71                                             |    <0.001 |
|                       mem_reg_0_3_6_11                                              |    <0.001 |
|                       mem_reg_0_3_72_77                                             |    <0.001 |
|                       mem_reg_0_3_78_80                                             |    <0.001 |
|                       rd_wgray_gen[0].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[1].rd_wgray_reg                                  |    <0.001 |
|                       rd_wgray_gen[2].rd_wgray_reg                                  |    <0.001 |
|                       rgray_gen[0].rgray_reg                                        |    <0.001 |
|                       rgray_gen[1].rgray_reg                                        |    <0.001 |
|                       rgray_gen[2].rgray_reg                                        |    <0.001 |
|                       wgray_gen[0].wgray_reg                                        |    <0.001 |
|                       wgray_gen[1].wgray_reg                                        |    <0.001 |
|                       wgray_gen[2].wgray_reg                                        |    <0.001 |
|                       wr_rgray_gen[0].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[1].wr_rgray_reg                                  |    <0.001 |
|                       wr_rgray_gen[2].wr_rgray_reg                                  |    <0.001 |
|             u_tl2axi4_shrink_chiplink                                               |    <0.001 |
|               sourceIdMap_reg_0_15_0_5                                              |    <0.001 |
|               sourceIdMap_reg_0_15_6_6                                              |    <0.001 |
|           pbus                                                                      |     0.002 |
|             atomics                                                                 |    <0.001 |
|             buffer                                                                  |    <0.001 |
|               Queue                                                                 |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_mask_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_mask_reg_0_1_6_7                                              |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_4                                            |    <0.001 |
|               Queue_1                                                               |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_4                                            |    <0.001 |
|             buffer_1                                                                |    <0.001 |
|               Queue                                                                 |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_mask_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_mask_reg_0_1_6_7                                              |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_2                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_4                                            |    <0.001 |
|               Queue_1                                                               |    <0.001 |
|                 _T_35_corrupt_reg_0_1_0_0                                           |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_denied_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_4                                            |    <0.001 |
|             coupler_to_device_named_gpio_0                                          |    <0.001 |
|               fragmenter                                                            |    <0.001 |
|                 Repeater                                                            |    <0.001 |
|             coupler_to_device_named_spi_0                                           |    <0.001 |
|               fragmenter                                                            |    <0.001 |
|                 Repeater                                                            |    <0.001 |
|             coupler_to_slave_named_uart_0                                           |    <0.001 |
|               fragmenter                                                            |    <0.001 |
|                 Repeater                                                            |    <0.001 |
|             out_xbar                                                                |    <0.001 |
|           plic                                                                      |    <0.001 |
|             LevelGateway                                                            |    <0.001 |
|             LevelGateway_1                                                          |    <0.001 |
|             LevelGateway_2                                                          |    <0.001 |
|             LevelGateway_3                                                          |    <0.001 |
|             LevelGateway_4                                                          |    <0.001 |
|             LevelGateway_5                                                          |    <0.001 |
|             LevelGateway_6                                                          |    <0.001 |
|             Queue                                                                   |    <0.001 |
|           sbus                                                                      |     0.011 |
|             control_bus                                                             |     0.003 |
|               atomics                                                               |    <0.001 |
|               buffer                                                                |     0.001 |
|                 Queue                                                               |    <0.001 |
|                   _T_35_address_reg_0_1_0_5                                         |    <0.001 |
|                   _T_35_address_reg_0_1_12_17                                       |    <0.001 |
|                   _T_35_address_reg_0_1_18_23                                       |    <0.001 |
|                   _T_35_address_reg_0_1_24_29                                       |    <0.001 |
|                   _T_35_address_reg_0_1_30_30                                       |    <0.001 |
|                   _T_35_address_reg_0_1_6_11                                        |    <0.001 |
|                   _T_35_data_reg_0_1_0_5                                            |    <0.001 |
|                   _T_35_data_reg_0_1_12_17                                          |    <0.001 |
|                   _T_35_data_reg_0_1_18_23                                          |    <0.001 |
|                   _T_35_data_reg_0_1_24_29                                          |    <0.001 |
|                   _T_35_data_reg_0_1_30_35                                          |    <0.001 |
|                   _T_35_data_reg_0_1_36_41                                          |    <0.001 |
|                   _T_35_data_reg_0_1_42_47                                          |    <0.001 |
|                   _T_35_data_reg_0_1_48_53                                          |    <0.001 |
|                   _T_35_data_reg_0_1_54_59                                          |    <0.001 |
|                   _T_35_data_reg_0_1_60_63                                          |    <0.001 |
|                   _T_35_data_reg_0_1_6_11                                           |    <0.001 |
|                   _T_35_mask_reg_0_1_0_5                                            |    <0.001 |
|                   _T_35_mask_reg_0_1_6_7                                            |    <0.001 |
|                   _T_35_opcode_reg_0_1_0_2                                          |    <0.001 |
|                   _T_35_param_reg_0_1_0_2                                           |    <0.001 |
|                   _T_35_size_reg_0_1_0_2                                            |    <0.001 |
|                   _T_35_source_reg_0_1_0_4                                          |    <0.001 |
|                 Queue_1                                                             |    <0.001 |
|                   _T_35_corrupt_reg_0_1_0_0                                         |    <0.001 |
|                   _T_35_data_reg_0_1_0_5                                            |    <0.001 |
|                   _T_35_data_reg_0_1_12_17                                          |    <0.001 |
|                   _T_35_data_reg_0_1_18_23                                          |    <0.001 |
|                   _T_35_data_reg_0_1_24_29                                          |    <0.001 |
|                   _T_35_data_reg_0_1_30_35                                          |    <0.001 |
|                   _T_35_data_reg_0_1_36_41                                          |    <0.001 |
|                   _T_35_data_reg_0_1_42_47                                          |    <0.001 |
|                   _T_35_data_reg_0_1_48_53                                          |    <0.001 |
|                   _T_35_data_reg_0_1_54_59                                          |    <0.001 |
|                   _T_35_data_reg_0_1_60_63                                          |    <0.001 |
|                   _T_35_data_reg_0_1_6_11                                           |    <0.001 |
|                   _T_35_denied_reg_0_1_0_0                                          |    <0.001 |
|                   _T_35_opcode_reg_0_1_0_2                                          |    <0.001 |
|                   _T_35_param_reg_0_1_1_1                                           |    <0.001 |
|                   _T_35_size_reg_0_1_0_2                                            |    <0.001 |
|                   _T_35_source_reg_0_1_0_4                                          |    <0.001 |
|               coupler_to_slave_named_MaskROM                                        |    <0.001 |
|                 fragmenter                                                          |    <0.001 |
|                   Repeater                                                          |    <0.001 |
|                 widget                                                              |    <0.001 |
|               coupler_to_slave_named_clint                                          |    <0.001 |
|                 fragmenter                                                          |    <0.001 |
|                   Repeater                                                          |    <0.001 |
|               coupler_to_slave_named_debug                                          |    <0.001 |
|                 fragmenter                                                          |    <0.001 |
|                   Repeater                                                          |    <0.001 |
|               coupler_to_slave_named_plic                                           |    <0.001 |
|                 fragmenter                                                          |    <0.001 |
|                   Repeater                                                          |    <0.001 |
|               out_xbar                                                              |    <0.001 |
|             coupler_from_master_named_pcie_0                                        |    <0.001 |
|               fixer                                                                 |    <0.001 |
|             coupler_from_tile_named_tile                                            |     0.002 |
|               u_tl_async_bridge                                                     |     0.002 |
|                 u_tl_a_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_7_0_5                                                 |    <0.001 |
|                     mem_reg_0_7_102_107                                             |    <0.001 |
|                     mem_reg_0_7_108_113                                             |    <0.001 |
|                     mem_reg_0_7_114_119                                             |    <0.001 |
|                     mem_reg_0_7_120_121                                             |    <0.001 |
|                     mem_reg_0_7_12_17                                               |    <0.001 |
|                     mem_reg_0_7_18_23                                               |    <0.001 |
|                     mem_reg_0_7_24_29                                               |    <0.001 |
|                     mem_reg_0_7_30_35                                               |    <0.001 |
|                     mem_reg_0_7_36_41                                               |    <0.001 |
|                     mem_reg_0_7_42_47                                               |    <0.001 |
|                     mem_reg_0_7_48_53                                               |    <0.001 |
|                     mem_reg_0_7_54_59                                               |    <0.001 |
|                     mem_reg_0_7_60_65                                               |    <0.001 |
|                     mem_reg_0_7_66_71                                               |    <0.001 |
|                     mem_reg_0_7_6_11                                                |    <0.001 |
|                     mem_reg_0_7_72_77                                               |    <0.001 |
|                     mem_reg_0_7_78_83                                               |    <0.001 |
|                     mem_reg_0_7_84_89                                               |    <0.001 |
|                     mem_reg_0_7_90_95                                               |    <0.001 |
|                     mem_reg_0_7_96_101                                              |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[3].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     rgray_gen[3].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wgray_gen[3].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[3].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_b_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_3_12_17                                               |    <0.001 |
|                     mem_reg_0_3_18_23                                               |    <0.001 |
|                     mem_reg_0_3_24_29                                               |    <0.001 |
|                     mem_reg_0_3_30_35                                               |    <0.001 |
|                     mem_reg_0_3_36_41                                               |    <0.001 |
|                     mem_reg_0_3_42_47                                               |    <0.001 |
|                     mem_reg_0_3_48_53                                               |    <0.001 |
|                     mem_reg_0_3_6_11                                                |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_c_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_7_0_5                                                 |    <0.001 |
|                     mem_reg_0_7_102_107                                             |    <0.001 |
|                     mem_reg_0_7_108_113                                             |    <0.001 |
|                     mem_reg_0_7_12_17                                               |    <0.001 |
|                     mem_reg_0_7_18_23                                               |    <0.001 |
|                     mem_reg_0_7_24_29                                               |    <0.001 |
|                     mem_reg_0_7_30_35                                               |    <0.001 |
|                     mem_reg_0_7_36_41                                               |    <0.001 |
|                     mem_reg_0_7_42_47                                               |    <0.001 |
|                     mem_reg_0_7_48_53                                               |    <0.001 |
|                     mem_reg_0_7_54_59                                               |    <0.001 |
|                     mem_reg_0_7_60_65                                               |    <0.001 |
|                     mem_reg_0_7_66_71                                               |    <0.001 |
|                     mem_reg_0_7_6_11                                                |    <0.001 |
|                     mem_reg_0_7_72_77                                               |    <0.001 |
|                     mem_reg_0_7_78_83                                               |    <0.001 |
|                     mem_reg_0_7_84_89                                               |    <0.001 |
|                     mem_reg_0_7_90_95                                               |    <0.001 |
|                     mem_reg_0_7_96_101                                              |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[3].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     rgray_gen[3].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wgray_gen[3].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[3].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_d_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_3_0_5                                                 |    <0.001 |
|                     mem_reg_0_3_12_17                                               |    <0.001 |
|                     mem_reg_0_3_18_23                                               |    <0.001 |
|                     mem_reg_0_3_24_29                                               |    <0.001 |
|                     mem_reg_0_3_30_35                                               |    <0.001 |
|                     mem_reg_0_3_36_41                                               |    <0.001 |
|                     mem_reg_0_3_42_47                                               |    <0.001 |
|                     mem_reg_0_3_48_53                                               |    <0.001 |
|                     mem_reg_0_3_54_59                                               |    <0.001 |
|                     mem_reg_0_3_60_65                                               |    <0.001 |
|                     mem_reg_0_3_66_71                                               |    <0.001 |
|                     mem_reg_0_3_6_11                                                |    <0.001 |
|                     mem_reg_0_3_72_77                                               |    <0.001 |
|                     mem_reg_0_3_78_78                                               |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_e_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_7_0_2                                                 |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[3].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     rgray_gen[3].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wgray_gen[3].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[3].wr_rgray_reg                                    |    <0.001 |
|             coupler_from_tile_named_tile_1                                          |     0.002 |
|               u_tl_async_bridge                                                     |     0.002 |
|                 u_tl_a_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_7_0_5                                                 |    <0.001 |
|                     mem_reg_0_7_102_107                                             |    <0.001 |
|                     mem_reg_0_7_108_113                                             |    <0.001 |
|                     mem_reg_0_7_114_119                                             |    <0.001 |
|                     mem_reg_0_7_120_121                                             |    <0.001 |
|                     mem_reg_0_7_12_17                                               |    <0.001 |
|                     mem_reg_0_7_18_23                                               |    <0.001 |
|                     mem_reg_0_7_24_29                                               |    <0.001 |
|                     mem_reg_0_7_30_35                                               |    <0.001 |
|                     mem_reg_0_7_36_41                                               |    <0.001 |
|                     mem_reg_0_7_42_47                                               |    <0.001 |
|                     mem_reg_0_7_48_53                                               |    <0.001 |
|                     mem_reg_0_7_54_59                                               |    <0.001 |
|                     mem_reg_0_7_60_65                                               |    <0.001 |
|                     mem_reg_0_7_66_71                                               |    <0.001 |
|                     mem_reg_0_7_6_11                                                |    <0.001 |
|                     mem_reg_0_7_72_77                                               |    <0.001 |
|                     mem_reg_0_7_78_83                                               |    <0.001 |
|                     mem_reg_0_7_84_89                                               |    <0.001 |
|                     mem_reg_0_7_90_95                                               |    <0.001 |
|                     mem_reg_0_7_96_101                                              |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[3].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     rgray_gen[3].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wgray_gen[3].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[3].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_b_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_3_12_17                                               |    <0.001 |
|                     mem_reg_0_3_18_23                                               |    <0.001 |
|                     mem_reg_0_3_24_29                                               |    <0.001 |
|                     mem_reg_0_3_30_35                                               |    <0.001 |
|                     mem_reg_0_3_36_41                                               |    <0.001 |
|                     mem_reg_0_3_42_47                                               |    <0.001 |
|                     mem_reg_0_3_48_53                                               |    <0.001 |
|                     mem_reg_0_3_6_11                                                |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_c_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_7_0_5                                                 |    <0.001 |
|                     mem_reg_0_7_102_107                                             |    <0.001 |
|                     mem_reg_0_7_108_113                                             |    <0.001 |
|                     mem_reg_0_7_12_17                                               |    <0.001 |
|                     mem_reg_0_7_18_23                                               |    <0.001 |
|                     mem_reg_0_7_24_29                                               |    <0.001 |
|                     mem_reg_0_7_30_35                                               |    <0.001 |
|                     mem_reg_0_7_36_41                                               |    <0.001 |
|                     mem_reg_0_7_42_47                                               |    <0.001 |
|                     mem_reg_0_7_48_53                                               |    <0.001 |
|                     mem_reg_0_7_54_59                                               |    <0.001 |
|                     mem_reg_0_7_60_65                                               |    <0.001 |
|                     mem_reg_0_7_66_71                                               |    <0.001 |
|                     mem_reg_0_7_6_11                                                |    <0.001 |
|                     mem_reg_0_7_72_77                                               |    <0.001 |
|                     mem_reg_0_7_78_83                                               |    <0.001 |
|                     mem_reg_0_7_84_89                                               |    <0.001 |
|                     mem_reg_0_7_90_95                                               |    <0.001 |
|                     mem_reg_0_7_96_101                                              |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[3].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     rgray_gen[3].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wgray_gen[3].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[3].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_d_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_3_0_5                                                 |    <0.001 |
|                     mem_reg_0_3_12_17                                               |    <0.001 |
|                     mem_reg_0_3_18_23                                               |    <0.001 |
|                     mem_reg_0_3_24_29                                               |    <0.001 |
|                     mem_reg_0_3_30_35                                               |    <0.001 |
|                     mem_reg_0_3_36_41                                               |    <0.001 |
|                     mem_reg_0_3_42_47                                               |    <0.001 |
|                     mem_reg_0_3_48_53                                               |    <0.001 |
|                     mem_reg_0_3_54_59                                               |    <0.001 |
|                     mem_reg_0_3_60_65                                               |    <0.001 |
|                     mem_reg_0_3_66_71                                               |    <0.001 |
|                     mem_reg_0_3_6_11                                                |    <0.001 |
|                     mem_reg_0_3_72_77                                               |    <0.001 |
|                     mem_reg_0_3_78_78                                               |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_e_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_7_0_2                                                 |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[3].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     rgray_gen[3].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wgray_gen[3].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[3].wr_rgray_reg                                    |    <0.001 |
|             coupler_from_tile_named_tile_2                                          |     0.002 |
|               u_tl_async_bridge                                                     |     0.002 |
|                 u_tl_a_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_7_0_5                                                 |    <0.001 |
|                     mem_reg_0_7_102_107                                             |    <0.001 |
|                     mem_reg_0_7_108_113                                             |    <0.001 |
|                     mem_reg_0_7_114_119                                             |    <0.001 |
|                     mem_reg_0_7_120_121                                             |    <0.001 |
|                     mem_reg_0_7_12_17                                               |    <0.001 |
|                     mem_reg_0_7_18_23                                               |    <0.001 |
|                     mem_reg_0_7_24_29                                               |    <0.001 |
|                     mem_reg_0_7_30_35                                               |    <0.001 |
|                     mem_reg_0_7_36_41                                               |    <0.001 |
|                     mem_reg_0_7_42_47                                               |    <0.001 |
|                     mem_reg_0_7_48_53                                               |    <0.001 |
|                     mem_reg_0_7_54_59                                               |    <0.001 |
|                     mem_reg_0_7_60_65                                               |    <0.001 |
|                     mem_reg_0_7_66_71                                               |    <0.001 |
|                     mem_reg_0_7_6_11                                                |    <0.001 |
|                     mem_reg_0_7_72_77                                               |    <0.001 |
|                     mem_reg_0_7_78_83                                               |    <0.001 |
|                     mem_reg_0_7_84_89                                               |    <0.001 |
|                     mem_reg_0_7_90_95                                               |    <0.001 |
|                     mem_reg_0_7_96_101                                              |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[3].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     rgray_gen[3].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wgray_gen[3].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[3].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_b_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_3_12_17                                               |    <0.001 |
|                     mem_reg_0_3_18_23                                               |    <0.001 |
|                     mem_reg_0_3_24_29                                               |    <0.001 |
|                     mem_reg_0_3_30_35                                               |    <0.001 |
|                     mem_reg_0_3_36_41                                               |    <0.001 |
|                     mem_reg_0_3_42_47                                               |    <0.001 |
|                     mem_reg_0_3_48_53                                               |    <0.001 |
|                     mem_reg_0_3_6_11                                                |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_c_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_7_0_5                                                 |    <0.001 |
|                     mem_reg_0_7_102_107                                             |    <0.001 |
|                     mem_reg_0_7_108_113                                             |    <0.001 |
|                     mem_reg_0_7_12_17                                               |    <0.001 |
|                     mem_reg_0_7_18_23                                               |    <0.001 |
|                     mem_reg_0_7_24_29                                               |    <0.001 |
|                     mem_reg_0_7_30_35                                               |    <0.001 |
|                     mem_reg_0_7_36_41                                               |    <0.001 |
|                     mem_reg_0_7_42_47                                               |    <0.001 |
|                     mem_reg_0_7_48_53                                               |    <0.001 |
|                     mem_reg_0_7_54_59                                               |    <0.001 |
|                     mem_reg_0_7_60_65                                               |    <0.001 |
|                     mem_reg_0_7_66_71                                               |    <0.001 |
|                     mem_reg_0_7_6_11                                                |    <0.001 |
|                     mem_reg_0_7_72_77                                               |    <0.001 |
|                     mem_reg_0_7_78_83                                               |    <0.001 |
|                     mem_reg_0_7_84_89                                               |    <0.001 |
|                     mem_reg_0_7_90_95                                               |    <0.001 |
|                     mem_reg_0_7_96_101                                              |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[3].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     rgray_gen[3].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wgray_gen[3].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[3].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_d_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_3_0_5                                                 |    <0.001 |
|                     mem_reg_0_3_12_17                                               |    <0.001 |
|                     mem_reg_0_3_18_23                                               |    <0.001 |
|                     mem_reg_0_3_24_29                                               |    <0.001 |
|                     mem_reg_0_3_30_35                                               |    <0.001 |
|                     mem_reg_0_3_36_41                                               |    <0.001 |
|                     mem_reg_0_3_42_47                                               |    <0.001 |
|                     mem_reg_0_3_48_53                                               |    <0.001 |
|                     mem_reg_0_3_54_59                                               |    <0.001 |
|                     mem_reg_0_3_60_65                                               |    <0.001 |
|                     mem_reg_0_3_66_71                                               |    <0.001 |
|                     mem_reg_0_3_6_11                                                |    <0.001 |
|                     mem_reg_0_3_72_77                                               |    <0.001 |
|                     mem_reg_0_3_78_78                                               |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_e_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_7_0_2                                                 |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[3].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     rgray_gen[3].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wgray_gen[3].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[3].wr_rgray_reg                                    |    <0.001 |
|             coupler_from_tile_named_tile_3                                          |     0.002 |
|               u_tl_async_bridge                                                     |     0.002 |
|                 u_tl_a_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_7_0_5                                                 |    <0.001 |
|                     mem_reg_0_7_102_107                                             |    <0.001 |
|                     mem_reg_0_7_108_113                                             |    <0.001 |
|                     mem_reg_0_7_114_119                                             |    <0.001 |
|                     mem_reg_0_7_120_121                                             |    <0.001 |
|                     mem_reg_0_7_12_17                                               |    <0.001 |
|                     mem_reg_0_7_18_23                                               |    <0.001 |
|                     mem_reg_0_7_24_29                                               |    <0.001 |
|                     mem_reg_0_7_30_35                                               |    <0.001 |
|                     mem_reg_0_7_36_41                                               |    <0.001 |
|                     mem_reg_0_7_42_47                                               |    <0.001 |
|                     mem_reg_0_7_48_53                                               |    <0.001 |
|                     mem_reg_0_7_54_59                                               |    <0.001 |
|                     mem_reg_0_7_60_65                                               |    <0.001 |
|                     mem_reg_0_7_66_71                                               |    <0.001 |
|                     mem_reg_0_7_6_11                                                |    <0.001 |
|                     mem_reg_0_7_72_77                                               |    <0.001 |
|                     mem_reg_0_7_78_83                                               |    <0.001 |
|                     mem_reg_0_7_84_89                                               |    <0.001 |
|                     mem_reg_0_7_90_95                                               |    <0.001 |
|                     mem_reg_0_7_96_101                                              |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[3].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     rgray_gen[3].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wgray_gen[3].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[3].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_b_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_3_12_17                                               |    <0.001 |
|                     mem_reg_0_3_18_23                                               |    <0.001 |
|                     mem_reg_0_3_24_29                                               |    <0.001 |
|                     mem_reg_0_3_30_35                                               |    <0.001 |
|                     mem_reg_0_3_36_41                                               |    <0.001 |
|                     mem_reg_0_3_42_47                                               |    <0.001 |
|                     mem_reg_0_3_48_53                                               |    <0.001 |
|                     mem_reg_0_3_6_11                                                |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_c_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_7_0_5                                                 |    <0.001 |
|                     mem_reg_0_7_102_107                                             |    <0.001 |
|                     mem_reg_0_7_108_113                                             |    <0.001 |
|                     mem_reg_0_7_12_17                                               |    <0.001 |
|                     mem_reg_0_7_18_23                                               |    <0.001 |
|                     mem_reg_0_7_24_29                                               |    <0.001 |
|                     mem_reg_0_7_30_35                                               |    <0.001 |
|                     mem_reg_0_7_36_41                                               |    <0.001 |
|                     mem_reg_0_7_42_47                                               |    <0.001 |
|                     mem_reg_0_7_48_53                                               |    <0.001 |
|                     mem_reg_0_7_54_59                                               |    <0.001 |
|                     mem_reg_0_7_60_65                                               |    <0.001 |
|                     mem_reg_0_7_66_71                                               |    <0.001 |
|                     mem_reg_0_7_6_11                                                |    <0.001 |
|                     mem_reg_0_7_72_77                                               |    <0.001 |
|                     mem_reg_0_7_78_83                                               |    <0.001 |
|                     mem_reg_0_7_84_89                                               |    <0.001 |
|                     mem_reg_0_7_90_95                                               |    <0.001 |
|                     mem_reg_0_7_96_101                                              |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[3].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     rgray_gen[3].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wgray_gen[3].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[3].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_d_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_3_0_5                                                 |    <0.001 |
|                     mem_reg_0_3_12_17                                               |    <0.001 |
|                     mem_reg_0_3_18_23                                               |    <0.001 |
|                     mem_reg_0_3_24_29                                               |    <0.001 |
|                     mem_reg_0_3_30_35                                               |    <0.001 |
|                     mem_reg_0_3_36_41                                               |    <0.001 |
|                     mem_reg_0_3_42_47                                               |    <0.001 |
|                     mem_reg_0_3_48_53                                               |    <0.001 |
|                     mem_reg_0_3_54_59                                               |    <0.001 |
|                     mem_reg_0_3_60_65                                               |    <0.001 |
|                     mem_reg_0_3_66_71                                               |    <0.001 |
|                     mem_reg_0_3_6_11                                                |    <0.001 |
|                     mem_reg_0_3_72_77                                               |    <0.001 |
|                     mem_reg_0_3_78_78                                               |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                 u_tl_e_async                                                        |    <0.001 |
|                   u_async_fifo                                                      |    <0.001 |
|                     mem_reg_0_7_0_2                                                 |    <0.001 |
|                     rd_wgray_gen[0].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[1].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[2].rd_wgray_reg                                    |    <0.001 |
|                     rd_wgray_gen[3].rd_wgray_reg                                    |    <0.001 |
|                     rgray_gen[0].rgray_reg                                          |    <0.001 |
|                     rgray_gen[1].rgray_reg                                          |    <0.001 |
|                     rgray_gen[2].rgray_reg                                          |    <0.001 |
|                     rgray_gen[3].rgray_reg                                          |    <0.001 |
|                     wgray_gen[0].wgray_reg                                          |    <0.001 |
|                     wgray_gen[1].wgray_reg                                          |    <0.001 |
|                     wgray_gen[2].wgray_reg                                          |    <0.001 |
|                     wgray_gen[3].wgray_reg                                          |    <0.001 |
|                     wr_rgray_gen[0].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[1].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[2].wr_rgray_reg                                    |    <0.001 |
|                     wr_rgray_gen[3].wr_rgray_reg                                    |    <0.001 |
|             coupler_to_bus_named_cbus                                               |    <0.001 |
|               fixer                                                                 |    <0.001 |
|             coupler_to_slave_named_pcie_0                                           |    <0.001 |
|               widget                                                                |    <0.001 |
|                 Repeater                                                            |    <0.001 |
|             system_bus_xbar                                                         |     0.001 |
|             wrapped_error_device                                                    |    <0.001 |
|               buffer                                                                |    <0.001 |
|                 Queue                                                               |    <0.001 |
|                   _T_35_opcode_reg_0_1_0_2                                          |    <0.001 |
|                   _T_35_size_reg_0_1_0_2                                            |    <0.001 |
|                   _T_35_source_reg_0_1_0_4                                          |    <0.001 |
|                 Queue_1                                                             |    <0.001 |
|                   _T_35_corrupt_reg_0_1_0_0                                         |    <0.001 |
|                   _T_35_data_reg_0_1_60_63                                          |    <0.001 |
|                   _T_35_denied_reg_0_1_0_0                                          |    <0.001 |
|                   _T_35_opcode_reg_0_1_0_2                                          |    <0.001 |
|                   _T_35_param_reg_0_1_0_0                                           |    <0.001 |
|                   _T_35_param_reg_0_1_1_1                                           |    <0.001 |
|                   _T_35_sink_reg_0_1_0_0                                            |    <0.001 |
|                   _T_35_size_reg_0_1_0_2                                            |    <0.001 |
|                   _T_35_source_reg_0_1_0_4                                          |    <0.001 |
|                 Queue_3                                                             |    <0.001 |
|                   _T_35_opcode_reg_0_1_0_0                                          |    <0.001 |
|                   _T_35_param_reg_0_1_0_0                                           |    <0.001 |
|                   _T_35_param_reg_0_1_1_1                                           |    <0.001 |
|                   _T_35_size_reg_0_1_0_2                                            |    <0.001 |
|                   _T_35_source_reg_0_1_0_4                                          |    <0.001 |
|                 Queue_4                                                             |    <0.001 |
|               error                                                                 |    <0.001 |
|                 Queue                                                               |    <0.001 |
|                 a                                                                   |    <0.001 |
|           spi_0                                                                     |    <0.001 |
|             fifo                                                                    |    <0.001 |
|               rxq                                                                   |    <0.001 |
|                 _T_35_reg_0_7_0_5                                                   |    <0.001 |
|                 _T_35_reg_0_7_6_7                                                   |    <0.001 |
|               txq                                                                   |    <0.001 |
|                 _T_35_reg_0_7_0_5                                                   |    <0.001 |
|                 _T_35_reg_0_7_6_7                                                   |    <0.001 |
|             intsource                                                               |    <0.001 |
|               AsyncResetRegVec_w1_i0                                                |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|             mac                                                                     |    <0.001 |
|               phy                                                                   |    <0.001 |
|           spi_0_reset_ResetCatchAndSync_d3                                          |    <0.001 |
|           tile                                                                      |     0.085 |
|             buffer                                                                  |     0.001 |
|               Queue                                                                 |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_35                                         |    <0.001 |
|                 _T_35_address_reg_0_1_36_37                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_corrupt_reg_0_1_0_0                                           |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_mask_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_mask_reg_0_1_6_7                                              |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_2                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_1                                                               |    <0.001 |
|                 _T_35_corrupt_reg_0_1_0_0                                           |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_denied_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_0                                             |    <0.001 |
|                 _T_35_param_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_sink_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_2                                                               |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_35                                         |    <0.001 |
|                 _T_35_address_reg_0_1_36_37                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_param_reg_0_1_0_0                                             |    <0.001 |
|                 _T_35_param_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_3                                                               |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_35                                         |    <0.001 |
|                 _T_35_address_reg_0_1_36_37                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_2                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_4                                                               |    <0.001 |
|                 _T_35_sink_reg_0_1_0_2                                              |    <0.001 |
|             core                                                                    |     0.013 |
|               _T_714_reg_r1_0_31_0_5                                                |    <0.001 |
|               _T_714_reg_r1_0_31_12_17                                              |    <0.001 |
|               _T_714_reg_r1_0_31_18_23                                              |    <0.001 |
|               _T_714_reg_r1_0_31_24_29                                              |    <0.001 |
|               _T_714_reg_r1_0_31_30_35                                              |    <0.001 |
|               _T_714_reg_r1_0_31_36_41                                              |    <0.001 |
|               _T_714_reg_r1_0_31_42_47                                              |    <0.001 |
|               _T_714_reg_r1_0_31_48_53                                              |    <0.001 |
|               _T_714_reg_r1_0_31_54_59                                              |    <0.001 |
|               _T_714_reg_r1_0_31_60_63                                              |    <0.001 |
|               _T_714_reg_r1_0_31_6_11                                               |    <0.001 |
|               _T_714_reg_r2_0_31_0_5                                                |    <0.001 |
|               _T_714_reg_r2_0_31_12_17                                              |    <0.001 |
|               _T_714_reg_r2_0_31_18_23                                              |    <0.001 |
|               _T_714_reg_r2_0_31_24_29                                              |    <0.001 |
|               _T_714_reg_r2_0_31_30_35                                              |    <0.001 |
|               _T_714_reg_r2_0_31_36_41                                              |    <0.001 |
|               _T_714_reg_r2_0_31_42_47                                              |    <0.001 |
|               _T_714_reg_r2_0_31_48_53                                              |    <0.001 |
|               _T_714_reg_r2_0_31_54_59                                              |    <0.001 |
|               _T_714_reg_r2_0_31_60_63                                              |    <0.001 |
|               _T_714_reg_r2_0_31_6_11                                               |    <0.001 |
|               csr                                                                   |     0.004 |
|               div                                                                   |     0.008 |
|               ibuf                                                                  |    <0.001 |
|             dcache                                                                  |     0.017 |
|               data                                                                  |     0.008 |
|                 data_arrays_0                                                       |     0.008 |
|                   data_arrays_0_ext                                                 |     0.008 |
|               tlb                                                                   |     0.003 |
|             dcacheArb                                                               |    <0.001 |
|             fpuOpt                                                                  |     0.025 |
|               dfma                                                                  |     0.012 |
|                 fma                                                                 |     0.011 |
|                   roundRawFNToRecFN                                                 |    <0.001 |
|                     roundAnyRawFNToRecFN                                            |    <0.001 |
|               divSqrt                                                               |     0.003 |
|                 divSqrtRecFNToRaw                                                   |     0.003 |
|                 roundRawFNToRecFN                                                   |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|               divSqrt_1                                                             |     0.002 |
|                 divSqrtRecFNToRaw                                                   |     0.002 |
|                 roundRawFNToRecFN                                                   |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|               fpiu                                                                  |    <0.001 |
|                 dcmp                                                                |    <0.001 |
|               fpmu                                                                  |    <0.001 |
|                 RecFNToRecFN                                                        |    <0.001 |
|                   RoundAnyRawFNToRecFN                                              |    <0.001 |
|               ifpu                                                                  |    <0.001 |
|                 INToRecFN                                                           |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|                 INToRecFN_1                                                         |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|               sfma                                                                  |     0.003 |
|                 fma                                                                 |     0.003 |
|                   mulAddRecFNToRaw_postMul__0                                       |    <0.001 |
|                   mulAddRecFNToRaw_preMul                                           |    <0.001 |
|                   roundRawFNToRecFN                                                 |    <0.001 |
|                     roundAnyRawFNToRecFN                                            |    <0.001 |
|             frontend                                                                |     0.025 |
|               btb                                                                   |     0.005 |
|                 _T_1161_reg_0_127_0_0                                               |    <0.001 |
|                 _T_1161_reg_128_255_0_0                                             |    <0.001 |
|                 _T_1161_reg_256_383_0_0                                             |    <0.001 |
|                 _T_1161_reg_384_511_0_0                                             |    <0.001 |
|               fq                                                                    |    <0.001 |
|               icache                                                                |     0.014 |
|                 data_arrays_0                                                       |     0.004 |
|                   data_arrays_0_0_ext                                               |     0.004 |
|                 data_arrays_1                                                       |     0.005 |
|                   data_arrays_0_0_ext                                               |     0.005 |
|                 repl_way_v0_prng                                                    |    <0.001 |
|                 tag_array                                                           |     0.004 |
|                   tag_array_0_ext                                                   |     0.004 |
|               tlb                                                                   |     0.004 |
|             intsink                                                                 |    <0.001 |
|               SynchronizerShiftReg_w1_d3                                            |    <0.001 |
|             ptw                                                                     |     0.003 |
|               arb                                                                   |    <0.001 |
|             tlMasterXbar                                                            |    <0.001 |
|           tile_1                                                                    |     0.086 |
|             buffer                                                                  |     0.001 |
|               Queue                                                                 |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_35                                         |    <0.001 |
|                 _T_35_address_reg_0_1_36_37                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_corrupt_reg_0_1_0_0                                           |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_mask_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_mask_reg_0_1_6_7                                              |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_2                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_1                                                               |    <0.001 |
|                 _T_35_corrupt_reg_0_1_0_0                                           |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_denied_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_0                                             |    <0.001 |
|                 _T_35_param_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_sink_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_2                                                               |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_35                                         |    <0.001 |
|                 _T_35_address_reg_0_1_36_37                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_param_reg_0_1_0_0                                             |    <0.001 |
|                 _T_35_param_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_3                                                               |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_35                                         |    <0.001 |
|                 _T_35_address_reg_0_1_36_37                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_2                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_4                                                               |    <0.001 |
|                 _T_35_sink_reg_0_1_0_2                                              |    <0.001 |
|             core                                                                    |     0.014 |
|               _T_714_reg_r1_0_31_0_5                                                |    <0.001 |
|               _T_714_reg_r1_0_31_12_17                                              |    <0.001 |
|               _T_714_reg_r1_0_31_18_23                                              |    <0.001 |
|               _T_714_reg_r1_0_31_24_29                                              |    <0.001 |
|               _T_714_reg_r1_0_31_30_35                                              |    <0.001 |
|               _T_714_reg_r1_0_31_36_41                                              |    <0.001 |
|               _T_714_reg_r1_0_31_42_47                                              |    <0.001 |
|               _T_714_reg_r1_0_31_48_53                                              |    <0.001 |
|               _T_714_reg_r1_0_31_54_59                                              |    <0.001 |
|               _T_714_reg_r1_0_31_60_63                                              |    <0.001 |
|               _T_714_reg_r1_0_31_6_11                                               |    <0.001 |
|               _T_714_reg_r2_0_31_0_5                                                |    <0.001 |
|               _T_714_reg_r2_0_31_12_17                                              |    <0.001 |
|               _T_714_reg_r2_0_31_18_23                                              |    <0.001 |
|               _T_714_reg_r2_0_31_24_29                                              |    <0.001 |
|               _T_714_reg_r2_0_31_30_35                                              |    <0.001 |
|               _T_714_reg_r2_0_31_36_41                                              |    <0.001 |
|               _T_714_reg_r2_0_31_42_47                                              |    <0.001 |
|               _T_714_reg_r2_0_31_48_53                                              |    <0.001 |
|               _T_714_reg_r2_0_31_54_59                                              |    <0.001 |
|               _T_714_reg_r2_0_31_60_63                                              |    <0.001 |
|               _T_714_reg_r2_0_31_6_11                                               |    <0.001 |
|               csr                                                                   |     0.004 |
|               div                                                                   |     0.007 |
|               ibuf                                                                  |    <0.001 |
|             dcache                                                                  |     0.018 |
|               data                                                                  |     0.008 |
|                 data_arrays_0                                                       |     0.008 |
|                   data_arrays_0_ext                                                 |     0.008 |
|               tlb                                                                   |     0.004 |
|             dcacheArb                                                               |    <0.001 |
|             fpuOpt                                                                  |     0.026 |
|               dfma                                                                  |     0.012 |
|                 fma                                                                 |     0.011 |
|                   roundRawFNToRecFN                                                 |    <0.001 |
|                     roundAnyRawFNToRecFN                                            |    <0.001 |
|               divSqrt                                                               |     0.003 |
|                 divSqrtRecFNToRaw                                                   |     0.003 |
|                 roundRawFNToRecFN                                                   |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|               divSqrt_1                                                             |     0.002 |
|                 divSqrtRecFNToRaw                                                   |     0.002 |
|                 roundRawFNToRecFN                                                   |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|               fpiu                                                                  |    <0.001 |
|                 dcmp                                                                |    <0.001 |
|               fpmu                                                                  |    <0.001 |
|                 RecFNToRecFN                                                        |    <0.001 |
|                   RoundAnyRawFNToRecFN                                              |    <0.001 |
|               ifpu                                                                  |    <0.001 |
|                 INToRecFN                                                           |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|                 INToRecFN_1                                                         |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|               sfma                                                                  |     0.003 |
|                 fma                                                                 |     0.003 |
|                   mulAddRecFNToRaw_postMul                                          |    <0.001 |
|                   mulAddRecFNToRaw_preMul                                           |    <0.001 |
|                   roundRawFNToRecFN                                                 |    <0.001 |
|                     roundAnyRawFNToRecFN                                            |    <0.001 |
|             frontend                                                                |     0.024 |
|               btb                                                                   |     0.005 |
|                 _T_1161_reg_0_127_0_0                                               |    <0.001 |
|                 _T_1161_reg_128_255_0_0                                             |    <0.001 |
|                 _T_1161_reg_256_383_0_0                                             |    <0.001 |
|                 _T_1161_reg_384_511_0_0                                             |    <0.001 |
|               fq                                                                    |    <0.001 |
|               icache                                                                |     0.013 |
|                 data_arrays_0                                                       |     0.004 |
|                   data_arrays_0_0_ext                                               |     0.004 |
|                 data_arrays_1                                                       |     0.004 |
|                   data_arrays_0_0_ext                                               |     0.004 |
|                 repl_way_v0_prng                                                    |    <0.001 |
|                 tag_array                                                           |     0.004 |
|                   tag_array_0_ext                                                   |     0.004 |
|               tlb                                                                   |     0.003 |
|             intsink                                                                 |    <0.001 |
|               SynchronizerShiftReg_w1_d3                                            |    <0.001 |
|             ptw                                                                     |     0.003 |
|               arb                                                                   |    <0.001 |
|             tlMasterXbar                                                            |    <0.001 |
|           tile_2                                                                    |     0.085 |
|             buffer                                                                  |     0.001 |
|               Queue                                                                 |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_35                                         |    <0.001 |
|                 _T_35_address_reg_0_1_36_37                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_corrupt_reg_0_1_0_0                                           |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_mask_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_mask_reg_0_1_6_7                                              |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_2                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_1                                                               |    <0.001 |
|                 _T_35_corrupt_reg_0_1_0_0                                           |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_denied_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_0                                             |    <0.001 |
|                 _T_35_param_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_sink_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_2                                                               |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_35                                         |    <0.001 |
|                 _T_35_address_reg_0_1_36_37                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_param_reg_0_1_0_0                                             |    <0.001 |
|                 _T_35_param_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_3                                                               |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_35                                         |    <0.001 |
|                 _T_35_address_reg_0_1_36_37                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_2                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_4                                                               |    <0.001 |
|                 _T_35_sink_reg_0_1_0_2                                              |    <0.001 |
|             core                                                                    |     0.014 |
|               _T_714_reg_r1_0_31_0_5                                                |    <0.001 |
|               _T_714_reg_r1_0_31_12_17                                              |    <0.001 |
|               _T_714_reg_r1_0_31_18_23                                              |    <0.001 |
|               _T_714_reg_r1_0_31_24_29                                              |    <0.001 |
|               _T_714_reg_r1_0_31_30_35                                              |    <0.001 |
|               _T_714_reg_r1_0_31_36_41                                              |    <0.001 |
|               _T_714_reg_r1_0_31_42_47                                              |    <0.001 |
|               _T_714_reg_r1_0_31_48_53                                              |    <0.001 |
|               _T_714_reg_r1_0_31_54_59                                              |    <0.001 |
|               _T_714_reg_r1_0_31_60_63                                              |    <0.001 |
|               _T_714_reg_r1_0_31_6_11                                               |    <0.001 |
|               _T_714_reg_r2_0_31_0_5                                                |    <0.001 |
|               _T_714_reg_r2_0_31_12_17                                              |    <0.001 |
|               _T_714_reg_r2_0_31_18_23                                              |    <0.001 |
|               _T_714_reg_r2_0_31_24_29                                              |    <0.001 |
|               _T_714_reg_r2_0_31_30_35                                              |    <0.001 |
|               _T_714_reg_r2_0_31_36_41                                              |    <0.001 |
|               _T_714_reg_r2_0_31_42_47                                              |    <0.001 |
|               _T_714_reg_r2_0_31_48_53                                              |    <0.001 |
|               _T_714_reg_r2_0_31_54_59                                              |    <0.001 |
|               _T_714_reg_r2_0_31_60_63                                              |    <0.001 |
|               _T_714_reg_r2_0_31_6_11                                               |    <0.001 |
|               csr                                                                   |     0.004 |
|               div                                                                   |     0.008 |
|               ibuf                                                                  |    <0.001 |
|             dcache                                                                  |     0.018 |
|               data                                                                  |     0.008 |
|                 data_arrays_0                                                       |     0.008 |
|                   data_arrays_0_ext                                                 |     0.008 |
|               tlb                                                                   |     0.004 |
|             dcacheArb                                                               |    <0.001 |
|             fpuOpt                                                                  |     0.024 |
|               dfma                                                                  |     0.011 |
|                 fma                                                                 |     0.011 |
|                   roundRawFNToRecFN                                                 |    <0.001 |
|                     roundAnyRawFNToRecFN                                            |    <0.001 |
|               divSqrt                                                               |     0.003 |
|                 divSqrtRecFNToRaw                                                   |     0.003 |
|                 roundRawFNToRecFN                                                   |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|               divSqrt_1                                                             |     0.002 |
|                 divSqrtRecFNToRaw                                                   |     0.002 |
|                 roundRawFNToRecFN                                                   |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|               fpiu                                                                  |    <0.001 |
|                 dcmp                                                                |    <0.001 |
|               fpmu                                                                  |    <0.001 |
|                 RecFNToRecFN                                                        |    <0.001 |
|                   RoundAnyRawFNToRecFN                                              |    <0.001 |
|               ifpu                                                                  |    <0.001 |
|                 INToRecFN                                                           |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|                 INToRecFN_1                                                         |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|               sfma                                                                  |     0.003 |
|                 fma                                                                 |     0.003 |
|                   mulAddRecFNToRaw_postMul                                          |    <0.001 |
|                   mulAddRecFNToRaw_preMul                                           |    <0.001 |
|                   roundRawFNToRecFN                                                 |    <0.001 |
|                     roundAnyRawFNToRecFN                                            |    <0.001 |
|             frontend                                                                |     0.024 |
|               btb                                                                   |     0.005 |
|                 _T_1161_reg_0_127_0_0                                               |    <0.001 |
|                 _T_1161_reg_128_255_0_0                                             |    <0.001 |
|                 _T_1161_reg_256_383_0_0                                             |    <0.001 |
|                 _T_1161_reg_384_511_0_0                                             |    <0.001 |
|               fq                                                                    |    <0.001 |
|               icache                                                                |     0.013 |
|                 data_arrays_0                                                       |     0.004 |
|                   data_arrays_0_0_ext                                               |     0.004 |
|                 data_arrays_1                                                       |     0.005 |
|                   data_arrays_0_0_ext                                               |     0.005 |
|                 repl_way_v0_prng                                                    |    <0.001 |
|                 tag_array                                                           |     0.004 |
|                   tag_array_0_ext                                                   |     0.004 |
|               tlb                                                                   |     0.003 |
|             intsink                                                                 |    <0.001 |
|               SynchronizerShiftReg_w1_d3                                            |    <0.001 |
|             ptw                                                                     |     0.003 |
|               arb                                                                   |    <0.001 |
|             tlMasterXbar                                                            |    <0.001 |
|           tile_3                                                                    |     0.085 |
|             buffer                                                                  |     0.001 |
|               Queue                                                                 |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_35                                         |    <0.001 |
|                 _T_35_address_reg_0_1_36_37                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_corrupt_reg_0_1_0_0                                           |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_mask_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_mask_reg_0_1_6_7                                              |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_2                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_1                                                               |    <0.001 |
|                 _T_35_corrupt_reg_0_1_0_0                                           |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_denied_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_0                                             |    <0.001 |
|                 _T_35_param_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_sink_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_2                                                               |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_35                                         |    <0.001 |
|                 _T_35_address_reg_0_1_36_37                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_param_reg_0_1_0_0                                             |    <0.001 |
|                 _T_35_param_reg_0_1_1_1                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_3                                                               |    <0.001 |
|                 _T_35_address_reg_0_1_0_5                                           |    <0.001 |
|                 _T_35_address_reg_0_1_12_17                                         |    <0.001 |
|                 _T_35_address_reg_0_1_18_23                                         |    <0.001 |
|                 _T_35_address_reg_0_1_24_29                                         |    <0.001 |
|                 _T_35_address_reg_0_1_30_35                                         |    <0.001 |
|                 _T_35_address_reg_0_1_36_37                                         |    <0.001 |
|                 _T_35_address_reg_0_1_6_11                                          |    <0.001 |
|                 _T_35_data_reg_0_1_0_5                                              |    <0.001 |
|                 _T_35_data_reg_0_1_12_17                                            |    <0.001 |
|                 _T_35_data_reg_0_1_18_23                                            |    <0.001 |
|                 _T_35_data_reg_0_1_24_29                                            |    <0.001 |
|                 _T_35_data_reg_0_1_30_35                                            |    <0.001 |
|                 _T_35_data_reg_0_1_36_41                                            |    <0.001 |
|                 _T_35_data_reg_0_1_42_47                                            |    <0.001 |
|                 _T_35_data_reg_0_1_48_53                                            |    <0.001 |
|                 _T_35_data_reg_0_1_54_59                                            |    <0.001 |
|                 _T_35_data_reg_0_1_60_63                                            |    <0.001 |
|                 _T_35_data_reg_0_1_6_11                                             |    <0.001 |
|                 _T_35_opcode_reg_0_1_0_2                                            |    <0.001 |
|                 _T_35_param_reg_0_1_0_2                                             |    <0.001 |
|                 _T_35_size_reg_0_1_0_2                                              |    <0.001 |
|                 _T_35_source_reg_0_1_0_0                                            |    <0.001 |
|                 _T_35_source_reg_0_1_1_1                                            |    <0.001 |
|               Queue_4                                                               |    <0.001 |
|                 _T_35_sink_reg_0_1_0_2                                              |    <0.001 |
|             core                                                                    |     0.012 |
|               _T_714_reg_r1_0_31_0_5                                                |    <0.001 |
|               _T_714_reg_r1_0_31_12_17                                              |    <0.001 |
|               _T_714_reg_r1_0_31_18_23                                              |    <0.001 |
|               _T_714_reg_r1_0_31_24_29                                              |    <0.001 |
|               _T_714_reg_r1_0_31_30_35                                              |    <0.001 |
|               _T_714_reg_r1_0_31_36_41                                              |    <0.001 |
|               _T_714_reg_r1_0_31_42_47                                              |    <0.001 |
|               _T_714_reg_r1_0_31_48_53                                              |    <0.001 |
|               _T_714_reg_r1_0_31_54_59                                              |    <0.001 |
|               _T_714_reg_r1_0_31_60_63                                              |    <0.001 |
|               _T_714_reg_r1_0_31_6_11                                               |    <0.001 |
|               _T_714_reg_r2_0_31_0_5                                                |    <0.001 |
|               _T_714_reg_r2_0_31_12_17                                              |    <0.001 |
|               _T_714_reg_r2_0_31_18_23                                              |    <0.001 |
|               _T_714_reg_r2_0_31_24_29                                              |    <0.001 |
|               _T_714_reg_r2_0_31_30_35                                              |    <0.001 |
|               _T_714_reg_r2_0_31_36_41                                              |    <0.001 |
|               _T_714_reg_r2_0_31_42_47                                              |    <0.001 |
|               _T_714_reg_r2_0_31_48_53                                              |    <0.001 |
|               _T_714_reg_r2_0_31_54_59                                              |    <0.001 |
|               _T_714_reg_r2_0_31_60_63                                              |    <0.001 |
|               _T_714_reg_r2_0_31_6_11                                               |    <0.001 |
|               csr                                                                   |     0.003 |
|               div                                                                   |     0.007 |
|               ibuf                                                                  |    <0.001 |
|             dcache                                                                  |     0.017 |
|               data                                                                  |     0.008 |
|                 data_arrays_0                                                       |     0.008 |
|                   data_arrays_0_ext                                                 |     0.008 |
|               tlb                                                                   |     0.003 |
|             dcacheArb                                                               |    <0.001 |
|             fpuOpt                                                                  |     0.025 |
|               dfma                                                                  |     0.011 |
|                 fma                                                                 |     0.011 |
|                   roundRawFNToRecFN                                                 |    <0.001 |
|                     roundAnyRawFNToRecFN                                            |    <0.001 |
|               divSqrt                                                               |     0.003 |
|                 divSqrtRecFNToRaw                                                   |     0.003 |
|                 roundRawFNToRecFN                                                   |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|               divSqrt_1                                                             |     0.002 |
|                 divSqrtRecFNToRaw                                                   |     0.002 |
|                 roundRawFNToRecFN                                                   |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|               fpiu                                                                  |    <0.001 |
|                 dcmp                                                                |    <0.001 |
|               fpmu                                                                  |    <0.001 |
|                 RecFNToRecFN                                                        |    <0.001 |
|                   RoundAnyRawFNToRecFN                                              |    <0.001 |
|               ifpu                                                                  |    <0.001 |
|                 INToRecFN                                                           |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|                 INToRecFN_1                                                         |    <0.001 |
|                   roundAnyRawFNToRecFN                                              |    <0.001 |
|               sfma                                                                  |     0.003 |
|                 fma                                                                 |     0.003 |
|                   mulAddRecFNToRaw_postMul                                          |    <0.001 |
|                   mulAddRecFNToRaw_preMul                                           |    <0.001 |
|                   roundRawFNToRecFN                                                 |    <0.001 |
|                     roundAnyRawFNToRecFN                                            |    <0.001 |
|             frontend                                                                |     0.026 |
|               btb                                                                   |     0.005 |
|                 _T_1161_reg_0_127_0_0                                               |    <0.001 |
|                 _T_1161_reg_128_255_0_0                                             |    <0.001 |
|                 _T_1161_reg_256_383_0_0                                             |    <0.001 |
|                 _T_1161_reg_384_511_0_0                                             |    <0.001 |
|               fq                                                                    |    <0.001 |
|               icache                                                                |     0.014 |
|                 data_arrays_0                                                       |     0.004 |
|                   data_arrays_0_0_ext                                               |     0.004 |
|                 data_arrays_1                                                       |     0.005 |
|                   data_arrays_0_0_ext                                               |     0.005 |
|                 repl_way_v0_prng                                                    |    <0.001 |
|                 tag_array                                                           |     0.004 |
|                   tag_array_0_ext                                                   |     0.004 |
|               tlb                                                                   |     0.004 |
|             intsink                                                                 |    <0.001 |
|               SynchronizerShiftReg_w1_d3                                            |    <0.001 |
|             ptw                                                                     |     0.003 |
|               arb                                                                   |    <0.001 |
|             tlMasterXbar                                                            |    <0.001 |
|           tl_asource_1_ferr                                                         |    <0.001 |
|             a                                                                       |    <0.001 |
|           u_debug_mode_sel_latch_async                                              |    <0.001 |
|           u_tl_uh_async_bootrom_bridge                                              |    <0.001 |
|             u_tl_a_async                                                            |    <0.001 |
|               u_async_fifo                                                          |    <0.001 |
|                 mem_reg_0_7_36_41                                                   |    <0.001 |
|                 mem_reg_0_7_42_47                                                   |    <0.001 |
|                 mem_reg_0_7_48_53                                                   |    <0.001 |
|                 mem_reg_0_7_54_59                                                   |    <0.001 |
|                 mem_reg_0_7_60_65                                                   |    <0.001 |
|                 rd_wgray_gen[0].rd_wgray_reg                                        |    <0.001 |
|                 rd_wgray_gen[1].rd_wgray_reg                                        |    <0.001 |
|                 rd_wgray_gen[2].rd_wgray_reg                                        |    <0.001 |
|                 rd_wgray_gen[3].rd_wgray_reg                                        |    <0.001 |
|                 rgray_gen[0].rgray_reg                                              |    <0.001 |
|                 rgray_gen[1].rgray_reg                                              |    <0.001 |
|                 rgray_gen[2].rgray_reg                                              |    <0.001 |
|                 rgray_gen[3].rgray_reg                                              |    <0.001 |
|                 wgray_gen[0].wgray_reg                                              |    <0.001 |
|                 wgray_gen[1].wgray_reg                                              |    <0.001 |
|                 wgray_gen[2].wgray_reg                                              |    <0.001 |
|                 wgray_gen[3].wgray_reg                                              |    <0.001 |
|                 wr_rgray_gen[0].wr_rgray_reg                                        |    <0.001 |
|                 wr_rgray_gen[1].wr_rgray_reg                                        |    <0.001 |
|                 wr_rgray_gen[2].wr_rgray_reg                                        |    <0.001 |
|                 wr_rgray_gen[3].wr_rgray_reg                                        |    <0.001 |
|             u_tl_d_async                                                            |    <0.001 |
|               u_async_fifo                                                          |    <0.001 |
|                 mem_reg_0_3_0_5                                                     |    <0.001 |
|                 mem_reg_0_3_12_17                                                   |    <0.001 |
|                 mem_reg_0_3_18_23                                                   |    <0.001 |
|                 mem_reg_0_3_24_29                                                   |    <0.001 |
|                 mem_reg_0_3_30_35                                                   |    <0.001 |
|                 mem_reg_0_3_36_41                                                   |    <0.001 |
|                 mem_reg_0_3_42_47                                                   |    <0.001 |
|                 mem_reg_0_3_48_48                                                   |    <0.001 |
|                 mem_reg_0_3_6_11                                                    |    <0.001 |
|                 rd_wgray_gen[0].rd_wgray_reg                                        |    <0.001 |
|                 rd_wgray_gen[1].rd_wgray_reg                                        |    <0.001 |
|                 rd_wgray_gen[2].rd_wgray_reg                                        |    <0.001 |
|                 rgray_gen[0].rgray_reg                                              |    <0.001 |
|                 rgray_gen[1].rgray_reg                                              |    <0.001 |
|                 rgray_gen[2].rgray_reg                                              |    <0.001 |
|                 wgray_gen[0].wgray_reg                                              |    <0.001 |
|                 wgray_gen[1].wgray_reg                                              |    <0.001 |
|                 wgray_gen[2].wgray_reg                                              |    <0.001 |
|                 wr_rgray_gen[0].wr_rgray_reg                                        |    <0.001 |
|                 wr_rgray_gen[1].wr_rgray_reg                                        |    <0.001 |
|                 wr_rgray_gen[2].wr_rgray_reg                                        |    <0.001 |
|           uart_0                                                                    |    <0.001 |
|             intsource                                                               |    <0.001 |
|               AsyncResetRegVec_w1_i0                                                |    <0.001 |
|                 reg_0                                                               |    <0.001 |
|             rxm                                                                     |    <0.001 |
|             rxq                                                                     |    <0.001 |
|               _T_35_reg_0_7_0_5                                                     |    <0.001 |
|               _T_35_reg_0_7_6_7                                                     |    <0.001 |
|             txm                                                                     |    <0.001 |
|             txq                                                                     |    <0.001 |
|               _T_35_reg_0_7_0_5                                                     |    <0.001 |
|               _T_35_reg_0_7_6_7                                                     |    <0.001 |
|         wrangler                                                                    |    <0.001 |
|           alway_on_ResetCatchAndSync_d3                                             |    <0.001 |
|           chiplink_reset_ResetCatchAndSync_d3                                       |    <0.001 |
|           jtag_ndreset_edge_detect                                                  |    <0.001 |
|             i_sync_wedge                                                            |    <0.001 |
|               i_sync                                                                |    <0.001 |
|           jtag_ndreset_req_pulse_expander                                           |    <0.001 |
|           main_reset_ResetCatchAndSync_d3                                           |    <0.001 |
|           pwr_hard_reset_sync_main_clk_ResetCatchAndSync_d3                         |    <0.001 |
|           soft_reset_req_pulse_expander                                             |    <0.001 |
|           tile_reset_ResetCatchAndSync_d3                                           |    <0.001 |
|     axi_interconnect_0                                                              |     0.009 |
|       s00_couplers                                                                  |     0.009 |
|         auto_cc                                                                     |     0.009 |
|           inst                                                                      |     0.009 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                             |     0.009 |
|               inst_fifo_gen                                                         |     0.009 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                             |     0.002 |
|                   grf.rf                                                            |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                      |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                       gr1.gr1_int.rfwft                                             |    <0.001 |
|                       gras.rsts                                                     |    <0.001 |
|                       rpntr                                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                       gwas.wsts                                                     |    <0.001 |
|                       wpntr                                                         |    <0.001 |
|                     gntv_or_sync_fifo.mem                                           |     0.001 |
|                       gdm.dm_gen.dm                                                 |    <0.001 |
|                         RAM_reg_0_15_0_5                                            |    <0.001 |
|                         RAM_reg_0_15_12_17                                          |    <0.001 |
|                         RAM_reg_0_15_18_23                                          |    <0.001 |
|                         RAM_reg_0_15_24_29                                          |    <0.001 |
|                         RAM_reg_0_15_30_35                                          |    <0.001 |
|                         RAM_reg_0_15_36_41                                          |    <0.001 |
|                         RAM_reg_0_15_42_47                                          |    <0.001 |
|                         RAM_reg_0_15_48_53                                          |    <0.001 |
|                         RAM_reg_0_15_54_59                                          |    <0.001 |
|                         RAM_reg_0_15_60_64                                          |    <0.001 |
|                         RAM_reg_0_15_6_11                                           |    <0.001 |
|                     rstblk                                                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                             |     0.002 |
|                   grf.rf                                                            |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                      |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                       gr1.gr1_int.rfwft                                             |    <0.001 |
|                       gras.rsts                                                     |    <0.001 |
|                       rpntr                                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                       gwas.wsts                                                     |    <0.001 |
|                       wpntr                                                         |    <0.001 |
|                     gntv_or_sync_fifo.mem                                           |     0.001 |
|                       gdm.dm_gen.dm                                                 |    <0.001 |
|                         RAM_reg_0_15_0_5                                            |    <0.001 |
|                         RAM_reg_0_15_12_17                                          |    <0.001 |
|                         RAM_reg_0_15_18_23                                          |    <0.001 |
|                         RAM_reg_0_15_24_29                                          |    <0.001 |
|                         RAM_reg_0_15_30_35                                          |    <0.001 |
|                         RAM_reg_0_15_36_41                                          |    <0.001 |
|                         RAM_reg_0_15_42_47                                          |    <0.001 |
|                         RAM_reg_0_15_48_53                                          |    <0.001 |
|                         RAM_reg_0_15_54_59                                          |    <0.001 |
|                         RAM_reg_0_15_60_65                                          |    <0.001 |
|                         RAM_reg_0_15_66_70                                          |    <0.001 |
|                         RAM_reg_0_15_6_11                                           |    <0.001 |
|                     rstblk                                                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                            |     0.002 |
|                   grf.rf                                                            |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                      |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                       gr1.gr1_int.rfwft                                             |    <0.001 |
|                       gras.rsts                                                     |    <0.001 |
|                       rpntr                                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                       gwas.wsts                                                     |    <0.001 |
|                       wpntr                                                         |    <0.001 |
|                     gntv_or_sync_fifo.mem                                           |    <0.001 |
|                       gdm.dm_gen.dm                                                 |    <0.001 |
|                         RAM_reg_0_15_0_5                                            |    <0.001 |
|                         RAM_reg_0_15_12_17                                          |    <0.001 |
|                         RAM_reg_0_15_18_23                                          |    <0.001 |
|                         RAM_reg_0_15_24_29                                          |    <0.001 |
|                         RAM_reg_0_15_30_35                                          |    <0.001 |
|                         RAM_reg_0_15_36_41                                          |    <0.001 |
|                         RAM_reg_0_15_42_47                                          |    <0.001 |
|                         RAM_reg_0_15_48_53                                          |    <0.001 |
|                         RAM_reg_0_15_54_59                                          |    <0.001 |
|                         RAM_reg_0_15_60_64                                          |    <0.001 |
|                         RAM_reg_0_15_6_11                                           |    <0.001 |
|                     rstblk                                                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                            |     0.003 |
|                   grf.rf                                                            |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                      |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                       gr1.gr1_int.rfwft                                             |    <0.001 |
|                       gras.rsts                                                     |    <0.001 |
|                       rpntr                                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                       gwas.wsts                                                     |    <0.001 |
|                       wpntr                                                         |    <0.001 |
|                     gntv_or_sync_fifo.mem                                           |     0.002 |
|                       gdm.dm_gen.dm                                                 |    <0.001 |
|                         RAM_reg_0_15_0_5                                            |    <0.001 |
|                         RAM_reg_0_15_12_17                                          |    <0.001 |
|                         RAM_reg_0_15_18_23                                          |    <0.001 |
|                         RAM_reg_0_15_24_29                                          |    <0.001 |
|                         RAM_reg_0_15_30_35                                          |    <0.001 |
|                         RAM_reg_0_15_36_41                                          |    <0.001 |
|                         RAM_reg_0_15_42_47                                          |    <0.001 |
|                         RAM_reg_0_15_48_53                                          |    <0.001 |
|                         RAM_reg_0_15_54_59                                          |    <0.001 |
|                         RAM_reg_0_15_60_65                                          |    <0.001 |
|                         RAM_reg_0_15_66_71                                          |    <0.001 |
|                         RAM_reg_0_15_6_11                                           |    <0.001 |
|                         RAM_reg_0_15_72_72                                          |    <0.001 |
|                     rstblk                                                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                            |    <0.001 |
|                   grf.rf                                                            |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                      |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                          |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                       gr1.gr1_int.rfwft                                             |    <0.001 |
|                       gras.rsts                                                     |    <0.001 |
|                       rpntr                                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                       gwas.wsts                                                     |    <0.001 |
|                       wpntr                                                         |    <0.001 |
|                     gntv_or_sync_fifo.mem                                           |    <0.001 |
|                       gdm.dm_gen.dm                                                 |    <0.001 |
|                         RAM_reg_0_15_0_5                                            |    <0.001 |
|                     rstblk                                                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|     chiplink_master_0                                                               |     0.013 |
|       inst                                                                          |     0.012 |
|         u_FPGA_ChiplinkBridge                                                       |     0.012 |
|           clBridge                                                                  |     0.012 |
|             chipLinkConverter                                                       |     0.012 |
|               atomics                                                               |    <0.001 |
|               axi42tl                                                               |    <0.001 |
|                 deq                                                                 |    <0.001 |
|                 q_bdeq                                                              |    <0.001 |
|               axi4yank                                                              |    <0.001 |
|                 QueueCompatibility_2                                                |    <0.001 |
|                   ram_real_last_reg_0_3_0_0                                         |    <0.001 |
|                 QueueCompatibility_3                                                |    <0.001 |
|                   ram_real_last_reg_0_3_0_0                                         |    <0.001 |
|               axi4yank_1                                                            |     0.001 |
|                 QueueCompatibility                                                  |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_1                                                |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_10                                               |    <0.001 |
|                 QueueCompatibility_11                                               |    <0.001 |
|                 QueueCompatibility_12                                               |    <0.001 |
|                 QueueCompatibility_13                                               |    <0.001 |
|                 QueueCompatibility_14                                               |    <0.001 |
|                 QueueCompatibility_15                                               |    <0.001 |
|                 QueueCompatibility_16                                               |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_17                                               |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_18                                               |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_19                                               |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_2                                                |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_20                                               |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_21                                               |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_22                                               |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_23                                               |    <0.001 |
|                 QueueCompatibility_24                                               |    <0.001 |
|                 QueueCompatibility_25                                               |    <0.001 |
|                 QueueCompatibility_26                                               |    <0.001 |
|                 QueueCompatibility_27                                               |    <0.001 |
|                 QueueCompatibility_28                                               |    <0.001 |
|                 QueueCompatibility_29                                               |    <0.001 |
|                 QueueCompatibility_3                                                |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_30                                               |    <0.001 |
|                 QueueCompatibility_31                                               |    <0.001 |
|                 QueueCompatibility_4                                                |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_5                                                |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_6                                                |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0                                         |    <0.001 |
|                   ram_extra_id_reg_0_15_0_0__0                                      |    <0.001 |
|                   ram_tl_state_size_reg_0_31_0_3                                    |    <0.001 |
|                   ram_tl_state_source_reg_0_31_0_5                                  |    <0.001 |
|                   ram_tl_state_source_reg_0_31_6_6                                  |    <0.001 |
|                 QueueCompatibility_7                                                |    <0.001 |
|                 QueueCompatibility_8                                                |    <0.001 |
|                 QueueCompatibility_9                                                |    <0.001 |
|               chiplink                                                              |     0.008 |
|                 do_bypass_catcher                                                   |    <0.001 |
|                   io_sync_reset_chain                                               |    <0.001 |
|                     output_chain                                                    |    <0.001 |
|                 do_bypass_catcher_1                                                 |    <0.001 |
|                   io_sync_reset_chain                                               |    <0.001 |
|                     output_chain                                                    |    <0.001 |
|                 mbypass                                                             |    <0.001 |
|                 rx                                                                  |     0.002 |
|                   hqa                                                               |    <0.001 |
|                     fq                                                              |    <0.001 |
|                     io_deq_q                                                        |    <0.001 |
|                   hqb                                                               |    <0.001 |
|                     fq                                                              |    <0.001 |
|                     io_deq_q                                                        |    <0.001 |
|                   hqc                                                               |    <0.001 |
|                     fq                                                              |    <0.001 |
|                     io_deq_q                                                        |    <0.001 |
|                   hqd                                                               |    <0.001 |
|                     fq                                                              |    <0.001 |
|                     io_deq_q                                                        |    <0.001 |
|                   hqe                                                               |    <0.001 |
|                     fq                                                              |    <0.001 |
|                     io_deq_q                                                        |    <0.001 |
|                   io_a_source                                                       |    <0.001 |
|                     ridx_ridx_gray                                                  |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|                       output_chain_1                                                |    <0.001 |
|                       output_chain_2                                                |    <0.001 |
|                       output_chain_3                                                |    <0.001 |
|                     sink_extend                                                     |    <0.001 |
|                       io_out_source_valid_0                                         |    <0.001 |
|                         output_chain                                                |    <0.001 |
|                     sink_valid                                                      |    <0.001 |
|                       io_out_source_valid_0                                         |    <0.001 |
|                         output_chain                                                |    <0.001 |
|                     source_valid_0                                                  |    <0.001 |
|                       io_out_source_valid_0                                         |    <0.001 |
|                         output_chain                                                |    <0.001 |
|                     source_valid_1                                                  |    <0.001 |
|                       io_out_source_valid_0                                         |    <0.001 |
|                         output_chain                                                |    <0.001 |
|                   io_bsource                                                        |    <0.001 |
|                     ridx_ridx_gray                                                  |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|                       output_chain_1                                                |    <0.001 |
|                       output_chain_2                                                |    <0.001 |
|                       output_chain_3                                                |    <0.001 |
|                   io_c_source                                                       |    <0.001 |
|                     ridx_ridx_gray                                                  |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|                       output_chain_1                                                |    <0.001 |
|                       output_chain_2                                                |    <0.001 |
|                       output_chain_3                                                |    <0.001 |
|                   io_d_source                                                       |    <0.001 |
|                     ridx_ridx_gray                                                  |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|                       output_chain_1                                                |    <0.001 |
|                       output_chain_2                                                |    <0.001 |
|                       output_chain_3                                                |    <0.001 |
|                   io_e_source                                                       |    <0.001 |
|                     ridx_ridx_gray                                                  |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|                       output_chain_1                                                |    <0.001 |
|                       output_chain_2                                                |    <0.001 |
|                       output_chain_3                                                |    <0.001 |
|                   io_rxc_source                                                     |    <0.001 |
|                     ridx_ridx_gray                                                  |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|                   io_txc_source                                                     |    <0.001 |
|                     ridx_ridx_gray                                                  |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|                 rx_reset_reg                                                        |    <0.001 |
|                 sbypass                                                             |    <0.001 |
|                   bar                                                               |    <0.001 |
|                 sinkD                                                               |    <0.001 |
|                   d                                                                 |    <0.001 |
|                 sourceA                                                             |     0.001 |
|                   cams_0                                                            |    <0.001 |
|                     data_reg_0_7_0_5                                                |    <0.001 |
|                     data_reg_0_7_12_15                                              |    <0.001 |
|                     data_reg_0_7_6_11                                               |    <0.001 |
|                   cams_1                                                            |    <0.001 |
|                     data_reg_0_7_0_5                                                |    <0.001 |
|                     data_reg_0_7_12_15                                              |    <0.001 |
|                     data_reg_0_7_6_11                                               |    <0.001 |
|                   cams_2                                                            |    <0.001 |
|                     data_reg_0_7_0_5                                                |    <0.001 |
|                     data_reg_0_7_12_15                                              |    <0.001 |
|                     data_reg_0_7_6_11                                               |    <0.001 |
|                   cams_3                                                            |    <0.001 |
|                     data_reg_0_7_0_5                                                |    <0.001 |
|                     data_reg_0_7_12_15                                              |    <0.001 |
|                     data_reg_0_7_6_11                                               |    <0.001 |
|                   cams_4                                                            |    <0.001 |
|                     data_reg_0_7_0_5                                                |    <0.001 |
|                     data_reg_0_7_12_15                                              |    <0.001 |
|                     data_reg_0_7_6_11                                               |    <0.001 |
|                   cams_5                                                            |    <0.001 |
|                     data_reg_0_7_0_5                                                |    <0.001 |
|                     data_reg_0_7_12_15                                              |    <0.001 |
|                     data_reg_0_7_6_11                                               |    <0.001 |
|                   cams_6                                                            |    <0.001 |
|                     data_reg_0_7_0_5                                                |    <0.001 |
|                     data_reg_0_7_12_15                                              |    <0.001 |
|                     data_reg_0_7_6_11                                               |    <0.001 |
|                   cams_7                                                            |    <0.001 |
|                     data_reg_0_7_0_5                                                |    <0.001 |
|                     data_reg_0_7_12_15                                              |    <0.001 |
|                     data_reg_0_7_6_11                                               |    <0.001 |
|                   extract                                                           |    <0.001 |
|                 sourceA_io_q_sink                                                   |    <0.001 |
|                   io_deq_bits_deq_bits_reg                                          |    <0.001 |
|                   sink_valid_0                                                      |    <0.001 |
|                     io_out_source_valid_0                                           |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|                   sink_valid_1                                                      |    <0.001 |
|                     io_out_source_valid_0                                           |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|                   source_extend                                                     |    <0.001 |
|                     io_out_source_valid_0                                           |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|                   source_valid                                                      |    <0.001 |
|                     io_out_source_valid_0                                           |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|                   widx_widx_gray                                                    |    <0.001 |
|                     output_chain                                                    |    <0.001 |
|                     output_chain_1                                                  |    <0.001 |
|                     output_chain_2                                                  |    <0.001 |
|                     output_chain_3                                                  |    <0.001 |
|                 sourceB                                                             |    <0.001 |
|                   extract                                                           |    <0.001 |
|                 sourceB_io_q_sink                                                   |    <0.001 |
|                   io_deq_bits_deq_bits_reg                                          |    <0.001 |
|                   widx_widx_gray                                                    |    <0.001 |
|                     output_chain                                                    |    <0.001 |
|                     output_chain_1                                                  |    <0.001 |
|                     output_chain_2                                                  |    <0.001 |
|                     output_chain_3                                                  |    <0.001 |
|                 sourceC                                                             |    <0.001 |
|                   cam                                                               |    <0.001 |
|                     data_reg_0_7_0_5                                                |    <0.001 |
|                     data_reg_0_7_12_15                                              |    <0.001 |
|                     data_reg_0_7_6_11                                               |    <0.001 |
|                 sourceC_io_q_sink                                                   |    <0.001 |
|                   io_deq_bits_deq_bits_reg                                          |    <0.001 |
|                   widx_widx_gray                                                    |    <0.001 |
|                     output_chain                                                    |    <0.001 |
|                     output_chain_1                                                  |    <0.001 |
|                     output_chain_2                                                  |    <0.001 |
|                     output_chain_3                                                  |    <0.001 |
|                 sourceD                                                             |    <0.001 |
|                   cam                                                               |    <0.001 |
|                 sourceD_io_q_sink                                                   |    <0.001 |
|                   io_deq_bits_deq_bits_reg                                          |    <0.001 |
|                   widx_widx_gray                                                    |    <0.001 |
|                     output_chain                                                    |    <0.001 |
|                     output_chain_1                                                  |    <0.001 |
|                     output_chain_2                                                  |    <0.001 |
|                     output_chain_3                                                  |    <0.001 |
|                 sourceE_io_q_sink                                                   |    <0.001 |
|                   io_deq_bits_deq_bits_reg                                          |    <0.001 |
|                   widx_widx_gray                                                    |    <0.001 |
|                     output_chain                                                    |    <0.001 |
|                     output_chain_1                                                  |    <0.001 |
|                     output_chain_2                                                  |    <0.001 |
|                     output_chain_3                                                  |    <0.001 |
|                 tx                                                                  |     0.004 |
|                   ioX_cq_3                                                          |    <0.001 |
|                   io_c2b_rst_reg                                                    |    <0.001 |
|                   qd_q                                                              |    <0.001 |
|                   rxInc_sink                                                        |    <0.001 |
|                     io_deq_bits_deq_bits_reg                                        |    <0.001 |
|                     widx_widx_gray                                                  |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|                   rxQ                                                               |     0.002 |
|                   txInc_sink                                                        |    <0.001 |
|                     io_deq_bits_deq_bits_reg                                        |    <0.001 |
|                     widx_widx_gray                                                  |    <0.001 |
|                       output_chain                                                  |    <0.001 |
|               err                                                                   |    <0.001 |
|                 a                                                                   |    <0.001 |
|                 c                                                                   |    <0.001 |
|               fixer_1                                                               |    <0.001 |
|               hints                                                                 |    <0.001 |
|                 a_repeater                                                          |    <0.001 |
|               tl2axi4                                                               |    <0.001 |
|                 deq                                                                 |    <0.001 |
|                 queue_arw_deq                                                       |    <0.001 |
|               widget                                                                |    <0.001 |
|               widget_1                                                              |    <0.001 |
|                 repeated_repeater                                                   |    <0.001 |
|               widget_2                                                              |    <0.001 |
|                 repeated_repeater                                                   |    <0.001 |
|                 repeated_repeater_1                                                 |    <0.001 |
|               xbar                                                                  |    <0.001 |
|               xbar_1                                                                |    <0.001 |
|     clk_wiz_0                                                                       |     0.098 |
|       inst                                                                          |     0.098 |
|     clk_wiz_1                                                                       |     0.069 |
|       inst                                                                          |     0.069 |
|     mig_7series_0                                                                   |     2.261 |
|       u_meisha_mig_7series_0_0_mig                                                  |     2.261 |
|         temp_mon_enabled.u_tempmon                                                  |     0.012 |
|         u_ddr3_clk_ibuf                                                             |     0.000 |
|         u_ddr3_infrastructure                                                       |     0.100 |
|         u_iodelay_ctrl                                                              |     0.126 |
|         u_memc_ui_top_axi                                                           |     2.024 |
|           mem_intfc0                                                                |     1.942 |
|             ddr_phy_top0                                                            |     1.929 |
|               u_ddr_calib_top                                                       |     0.100 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                         |     0.023 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                   |     0.013 |
|                 ddr_phy_tempmon_0                                                   |     0.002 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                         |     0.003 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                           |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                       |     0.012 |
|                 oclk_calib.u_ddr_phy_oclkdelay_cal                                  |     0.015 |
|                   u_ocd_cntlr                                                       |     0.002 |
|                   u_ocd_data                                                        |    <0.001 |
|                   u_ocd_edge                                                        |    <0.001 |
|                   u_ocd_lim                                                         |     0.003 |
|                   u_ocd_mux                                                         |    <0.001 |
|                   u_ocd_po_cntlr                                                    |     0.002 |
|                   u_ocd_samp                                                        |    <0.001 |
|                   u_poc                                                             |     0.006 |
|                     u_edge_center                                                   |    <0.001 |
|                     u_edge_left                                                     |    <0.001 |
|                     u_edge_right                                                    |    <0.001 |
|                     u_poc_meta                                                      |     0.003 |
|                     u_poc_tap_base                                                  |     0.002 |
|                 u_ddr_phy_init                                                      |     0.024 |
|                 u_ddr_phy_wrcal                                                     |     0.004 |
|                 u_ddr_prbs_gen                                                      |     0.002 |
|               u_ddr_mc_phy_wrapper                                                  |     1.830 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                          |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                          |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                          |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                          |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                          |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                         |     0.010 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                          |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                          |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                          |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                          |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                          |     0.009 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det      |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs          |     0.019 |
|                   OBUFTDS                                                           |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det      |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs          |     0.019 |
|                   OBUFTDS                                                           |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det      |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs          |     0.019 |
|                   OBUFTDS                                                           |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det      |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs          |     0.019 |
|                   OBUFTDS                                                           |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det      |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs          |     0.019 |
|                   OBUFTDS                                                           |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det      |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs          |     0.019 |
|                   OBUFTDS                                                           |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det      |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs          |     0.019 |
|                   OBUFTDS                                                           |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det      |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs          |     0.019 |
|                   OBUFTDS                                                           |     0.005 |
|                 u_ddr_mc_phy                                                        |     1.001 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                 |     0.400 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                 |     0.084 |
|                       ddr_byte_group_io                                             |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                 |     0.001 |
|                         mem_reg_0_3_0_5                                             |    <0.001 |
|                         mem_reg_0_3_12_17                                           |    <0.001 |
|                         mem_reg_0_3_18_23                                           |    <0.001 |
|                         mem_reg_0_3_24_29                                           |    <0.001 |
|                         mem_reg_0_3_30_35                                           |    <0.001 |
|                         mem_reg_0_3_36_41                                           |    <0.001 |
|                         mem_reg_0_3_42_47                                           |    <0.001 |
|                         mem_reg_0_3_48_53                                           |    <0.001 |
|                         mem_reg_0_3_54_59                                           |    <0.001 |
|                         mem_reg_0_3_60_65                                           |    <0.001 |
|                         mem_reg_0_3_6_11                                            |    <0.001 |
|                         mem_reg_0_3_72_77                                           |    <0.001 |
|                         mem_reg_0_3_78_79                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                             |     0.001 |
|                         mem_reg_0_15_0_5                                            |    <0.001 |
|                         mem_reg_0_15_12_17                                          |    <0.001 |
|                         mem_reg_0_15_18_23                                          |    <0.001 |
|                         mem_reg_0_15_24_29                                          |    <0.001 |
|                         mem_reg_0_15_30_35                                          |    <0.001 |
|                         mem_reg_0_15_36_41                                          |    <0.001 |
|                         mem_reg_0_15_42_47                                          |    <0.001 |
|                         mem_reg_0_15_48_53                                          |    <0.001 |
|                         mem_reg_0_15_54_59                                          |    <0.001 |
|                         mem_reg_0_15_60_65                                          |    <0.001 |
|                         mem_reg_0_15_66_71                                          |    <0.001 |
|                         mem_reg_0_15_6_11                                           |    <0.001 |
|                         mem_reg_0_15_72_77                                          |    <0.001 |
|                         mem_reg_0_15_78_79                                          |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                 |     0.084 |
|                       ddr_byte_group_io                                             |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                 |     0.001 |
|                         mem_reg_0_3_0_5                                             |    <0.001 |
|                         mem_reg_0_3_12_17                                           |    <0.001 |
|                         mem_reg_0_3_18_23                                           |    <0.001 |
|                         mem_reg_0_3_24_29                                           |    <0.001 |
|                         mem_reg_0_3_30_35                                           |    <0.001 |
|                         mem_reg_0_3_36_41                                           |    <0.001 |
|                         mem_reg_0_3_48_53                                           |    <0.001 |
|                         mem_reg_0_3_54_59                                           |    <0.001 |
|                         mem_reg_0_3_60_65                                           |    <0.001 |
|                         mem_reg_0_3_66_71                                           |    <0.001 |
|                         mem_reg_0_3_6_11                                            |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                             |     0.001 |
|                         mem_reg_0_15_0_5                                            |    <0.001 |
|                         mem_reg_0_15_12_17                                          |    <0.001 |
|                         mem_reg_0_15_18_23                                          |    <0.001 |
|                         mem_reg_0_15_24_29                                          |    <0.001 |
|                         mem_reg_0_15_30_35                                          |    <0.001 |
|                         mem_reg_0_15_36_41                                          |    <0.001 |
|                         mem_reg_0_15_42_47                                          |    <0.001 |
|                         mem_reg_0_15_48_53                                          |    <0.001 |
|                         mem_reg_0_15_54_59                                          |    <0.001 |
|                         mem_reg_0_15_60_65                                          |    <0.001 |
|                         mem_reg_0_15_66_71                                          |    <0.001 |
|                         mem_reg_0_15_6_11                                           |    <0.001 |
|                         mem_reg_0_15_78_79                                          |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                 |     0.084 |
|                       ddr_byte_group_io                                             |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                 |     0.001 |
|                         mem_reg_0_3_0_5                                             |    <0.001 |
|                         mem_reg_0_3_12_17                                           |    <0.001 |
|                         mem_reg_0_3_18_23                                           |    <0.001 |
|                         mem_reg_0_3_24_29                                           |    <0.001 |
|                         mem_reg_0_3_30_35                                           |    <0.001 |
|                         mem_reg_0_3_36_41                                           |    <0.001 |
|                         mem_reg_0_3_42_47                                           |    <0.001 |
|                         mem_reg_0_3_48_53                                           |    <0.001 |
|                         mem_reg_0_3_54_59                                           |    <0.001 |
|                         mem_reg_0_3_60_65                                           |    <0.001 |
|                         mem_reg_0_3_66_71                                           |    <0.001 |
|                         mem_reg_0_3_6_11                                            |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                             |     0.001 |
|                         mem_reg_0_15_0_5                                            |    <0.001 |
|                         mem_reg_0_15_12_17                                          |    <0.001 |
|                         mem_reg_0_15_18_23                                          |    <0.001 |
|                         mem_reg_0_15_24_29                                          |    <0.001 |
|                         mem_reg_0_15_30_35                                          |    <0.001 |
|                         mem_reg_0_15_36_41                                          |    <0.001 |
|                         mem_reg_0_15_42_47                                          |    <0.001 |
|                         mem_reg_0_15_48_53                                          |    <0.001 |
|                         mem_reg_0_15_54_59                                          |    <0.001 |
|                         mem_reg_0_15_60_65                                          |    <0.001 |
|                         mem_reg_0_15_66_71                                          |    <0.001 |
|                         mem_reg_0_15_6_11                                           |    <0.001 |
|                         mem_reg_0_15_78_79                                          |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                 |     0.085 |
|                       ddr_byte_group_io                                             |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                 |     0.001 |
|                         mem_reg_0_3_12_17                                           |    <0.001 |
|                         mem_reg_0_3_18_23                                           |    <0.001 |
|                         mem_reg_0_3_24_29                                           |    <0.001 |
|                         mem_reg_0_3_30_35                                           |    <0.001 |
|                         mem_reg_0_3_36_41                                           |    <0.001 |
|                         mem_reg_0_3_42_47                                           |    <0.001 |
|                         mem_reg_0_3_54_59                                           |    <0.001 |
|                         mem_reg_0_3_60_65                                           |    <0.001 |
|                         mem_reg_0_3_66_71                                           |    <0.001 |
|                         mem_reg_0_3_6_11                                            |    <0.001 |
|                         mem_reg_0_3_72_77                                           |    <0.001 |
|                         mem_reg_0_3_78_79                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                             |     0.001 |
|                         mem_reg_0_15_0_5                                            |    <0.001 |
|                         mem_reg_0_15_12_17                                          |    <0.001 |
|                         mem_reg_0_15_18_23                                          |    <0.001 |
|                         mem_reg_0_15_24_29                                          |    <0.001 |
|                         mem_reg_0_15_30_35                                          |    <0.001 |
|                         mem_reg_0_15_36_41                                          |    <0.001 |
|                         mem_reg_0_15_42_47                                          |    <0.001 |
|                         mem_reg_0_15_48_53                                          |    <0.001 |
|                         mem_reg_0_15_54_59                                          |    <0.001 |
|                         mem_reg_0_15_60_65                                          |    <0.001 |
|                         mem_reg_0_15_66_71                                          |    <0.001 |
|                         mem_reg_0_15_6_11                                           |    <0.001 |
|                         mem_reg_0_15_72_77                                          |    <0.001 |
|                         mem_reg_0_15_78_79                                          |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                 |     0.198 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                 |     0.056 |
|                       ddr_byte_group_io                                             |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                     |     0.016 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                             |     0.001 |
|                         mem_reg_0_15_12_17                                          |    <0.001 |
|                         mem_reg_0_15_18_23                                          |    <0.001 |
|                         mem_reg_0_15_30_35                                          |    <0.001 |
|                         mem_reg_0_15_36_41                                          |    <0.001 |
|                         mem_reg_0_15_42_47                                          |    <0.001 |
|                         mem_reg_0_15_48_53                                          |    <0.001 |
|                         mem_reg_0_15_54_59                                          |    <0.001 |
|                         mem_reg_0_15_6_11                                           |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                 |     0.040 |
|                       ddr_byte_group_io                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                             |     0.001 |
|                         mem_reg_0_15_30_35                                          |    <0.001 |
|                         mem_reg_0_15_36_41                                          |    <0.001 |
|                         mem_reg_0_15_42_47                                          |    <0.001 |
|                         mem_reg_0_15_48_53                                          |    <0.001 |
|                         mem_reg_0_15_54_59                                          |    <0.001 |
|                         mem_reg_0_15_60_65                                          |    <0.001 |
|                         mem_reg_0_15_66_71                                          |    <0.001 |
|                         mem_reg_0_15_6_11                                           |    <0.001 |
|                         mem_reg_0_15_72_77                                          |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                 |     0.040 |
|                       ddr_byte_group_io                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                             |     0.002 |
|                         mem_reg_0_15_0_5                                            |    <0.001 |
|                         mem_reg_0_15_12_17                                          |    <0.001 |
|                         mem_reg_0_15_18_23                                          |    <0.001 |
|                         mem_reg_0_15_24_29                                          |    <0.001 |
|                         mem_reg_0_15_30_35                                          |    <0.001 |
|                         mem_reg_0_15_36_41                                          |    <0.001 |
|                         mem_reg_0_15_42_47                                          |    <0.001 |
|                         mem_reg_0_15_48_53                                          |    <0.001 |
|                         mem_reg_0_15_54_59                                          |    <0.001 |
|                         mem_reg_0_15_60_65                                          |    <0.001 |
|                         mem_reg_0_15_66_71                                          |    <0.001 |
|                         mem_reg_0_15_6_11                                           |    <0.001 |
|                         mem_reg_0_15_72_77                                          |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                                 |     0.403 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                 |     0.085 |
|                       ddr_byte_group_io                                             |     0.036 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                 |     0.002 |
|                         mem_reg_0_3_12_17                                           |    <0.001 |
|                         mem_reg_0_3_18_23                                           |    <0.001 |
|                         mem_reg_0_3_24_29                                           |    <0.001 |
|                         mem_reg_0_3_30_35                                           |    <0.001 |
|                         mem_reg_0_3_36_41                                           |    <0.001 |
|                         mem_reg_0_3_42_47                                           |    <0.001 |
|                         mem_reg_0_3_48_53                                           |    <0.001 |
|                         mem_reg_0_3_54_59                                           |    <0.001 |
|                         mem_reg_0_3_60_65                                           |    <0.001 |
|                         mem_reg_0_3_6_11                                            |    <0.001 |
|                         mem_reg_0_3_72_77                                           |    <0.001 |
|                         mem_reg_0_3_78_79                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                             |     0.001 |
|                         mem_reg_0_15_0_5                                            |    <0.001 |
|                         mem_reg_0_15_12_17                                          |    <0.001 |
|                         mem_reg_0_15_18_23                                          |    <0.001 |
|                         mem_reg_0_15_24_29                                          |    <0.001 |
|                         mem_reg_0_15_30_35                                          |    <0.001 |
|                         mem_reg_0_15_36_41                                          |    <0.001 |
|                         mem_reg_0_15_42_47                                          |    <0.001 |
|                         mem_reg_0_15_48_53                                          |    <0.001 |
|                         mem_reg_0_15_54_59                                          |    <0.001 |
|                         mem_reg_0_15_60_65                                          |    <0.001 |
|                         mem_reg_0_15_66_71                                          |    <0.001 |
|                         mem_reg_0_15_6_11                                           |    <0.001 |
|                         mem_reg_0_15_72_77                                          |    <0.001 |
|                         mem_reg_0_15_78_79                                          |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                 |     0.085 |
|                       ddr_byte_group_io                                             |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                 |     0.002 |
|                         mem_reg_0_3_0_5                                             |    <0.001 |
|                         mem_reg_0_3_12_17                                           |    <0.001 |
|                         mem_reg_0_3_18_23                                           |    <0.001 |
|                         mem_reg_0_3_24_29                                           |    <0.001 |
|                         mem_reg_0_3_30_35                                           |    <0.001 |
|                         mem_reg_0_3_36_41                                           |    <0.001 |
|                         mem_reg_0_3_42_47                                           |    <0.001 |
|                         mem_reg_0_3_54_59                                           |    <0.001 |
|                         mem_reg_0_3_60_65                                           |    <0.001 |
|                         mem_reg_0_3_66_71                                           |    <0.001 |
|                         mem_reg_0_3_6_11                                            |    <0.001 |
|                         mem_reg_0_3_72_77                                           |    <0.001 |
|                         mem_reg_0_3_78_79                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                             |     0.001 |
|                         mem_reg_0_15_0_5                                            |    <0.001 |
|                         mem_reg_0_15_12_17                                          |    <0.001 |
|                         mem_reg_0_15_18_23                                          |    <0.001 |
|                         mem_reg_0_15_24_29                                          |    <0.001 |
|                         mem_reg_0_15_30_35                                          |    <0.001 |
|                         mem_reg_0_15_36_41                                          |    <0.001 |
|                         mem_reg_0_15_42_47                                          |    <0.001 |
|                         mem_reg_0_15_48_53                                          |    <0.001 |
|                         mem_reg_0_15_54_59                                          |    <0.001 |
|                         mem_reg_0_15_60_65                                          |    <0.001 |
|                         mem_reg_0_15_66_71                                          |    <0.001 |
|                         mem_reg_0_15_6_11                                           |    <0.001 |
|                         mem_reg_0_15_72_77                                          |    <0.001 |
|                         mem_reg_0_15_78_79                                          |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                 |     0.085 |
|                       ddr_byte_group_io                                             |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                 |     0.002 |
|                         mem_reg_0_3_12_17                                           |    <0.001 |
|                         mem_reg_0_3_18_23                                           |    <0.001 |
|                         mem_reg_0_3_30_35                                           |    <0.001 |
|                         mem_reg_0_3_36_41                                           |    <0.001 |
|                         mem_reg_0_3_42_47                                           |    <0.001 |
|                         mem_reg_0_3_48_53                                           |    <0.001 |
|                         mem_reg_0_3_54_59                                           |    <0.001 |
|                         mem_reg_0_3_60_65                                           |    <0.001 |
|                         mem_reg_0_3_66_71                                           |    <0.001 |
|                         mem_reg_0_3_6_11                                            |    <0.001 |
|                         mem_reg_0_3_72_77                                           |    <0.001 |
|                         mem_reg_0_3_78_79                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                             |     0.001 |
|                         mem_reg_0_15_0_5                                            |    <0.001 |
|                         mem_reg_0_15_12_17                                          |    <0.001 |
|                         mem_reg_0_15_18_23                                          |    <0.001 |
|                         mem_reg_0_15_24_29                                          |    <0.001 |
|                         mem_reg_0_15_30_35                                          |    <0.001 |
|                         mem_reg_0_15_36_41                                          |    <0.001 |
|                         mem_reg_0_15_42_47                                          |    <0.001 |
|                         mem_reg_0_15_48_53                                          |    <0.001 |
|                         mem_reg_0_15_54_59                                          |    <0.001 |
|                         mem_reg_0_15_60_65                                          |    <0.001 |
|                         mem_reg_0_15_66_71                                          |    <0.001 |
|                         mem_reg_0_15_6_11                                           |    <0.001 |
|                         mem_reg_0_15_72_77                                          |    <0.001 |
|                         mem_reg_0_15_78_79                                          |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                 |     0.085 |
|                       ddr_byte_group_io                                             |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                 |     0.001 |
|                         mem_reg_0_3_12_17                                           |    <0.001 |
|                         mem_reg_0_3_18_23                                           |    <0.001 |
|                         mem_reg_0_3_24_29                                           |    <0.001 |
|                         mem_reg_0_3_30_35                                           |    <0.001 |
|                         mem_reg_0_3_36_41                                           |    <0.001 |
|                         mem_reg_0_3_48_53                                           |    <0.001 |
|                         mem_reg_0_3_54_59                                           |    <0.001 |
|                         mem_reg_0_3_60_65                                           |    <0.001 |
|                         mem_reg_0_3_66_71                                           |    <0.001 |
|                         mem_reg_0_3_6_11                                            |    <0.001 |
|                         mem_reg_0_3_72_77                                           |    <0.001 |
|                         mem_reg_0_3_78_79                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                             |     0.001 |
|                         mem_reg_0_15_0_5                                            |    <0.001 |
|                         mem_reg_0_15_12_17                                          |    <0.001 |
|                         mem_reg_0_15_18_23                                          |    <0.001 |
|                         mem_reg_0_15_24_29                                          |    <0.001 |
|                         mem_reg_0_15_30_35                                          |    <0.001 |
|                         mem_reg_0_15_36_41                                          |    <0.001 |
|                         mem_reg_0_15_42_47                                          |    <0.001 |
|                         mem_reg_0_15_48_53                                          |    <0.001 |
|                         mem_reg_0_15_54_59                                          |    <0.001 |
|                         mem_reg_0_15_60_65                                          |    <0.001 |
|                         mem_reg_0_15_66_71                                          |    <0.001 |
|                         mem_reg_0_15_6_11                                           |    <0.001 |
|                         mem_reg_0_15_72_77                                          |    <0.001 |
|                         mem_reg_0_15_78_79                                          |    <0.001 |
|             mc0                                                                     |     0.013 |
|               bank_mach0                                                            |     0.005 |
|                 arb_mux0                                                            |    <0.001 |
|                   arb_row_col0                                                      |    <0.001 |
|                     col_arb0                                                        |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                         |    <0.001 |
|                     row_arb0                                                        |    <0.001 |
|                   arb_select0                                                       |    <0.001 |
|                 bank_cntrl[0].bank0                                                 |    <0.001 |
|                   bank_compare0                                                     |    <0.001 |
|                   bank_queue0                                                       |    <0.001 |
|                   bank_state0                                                       |    <0.001 |
|                 bank_cntrl[1].bank0                                                 |    <0.001 |
|                   bank_compare0                                                     |    <0.001 |
|                   bank_queue0                                                       |    <0.001 |
|                   bank_state0                                                       |    <0.001 |
|                 bank_cntrl[2].bank0                                                 |    <0.001 |
|                   bank_compare0                                                     |    <0.001 |
|                   bank_queue0                                                       |    <0.001 |
|                   bank_state0                                                       |    <0.001 |
|                 bank_cntrl[3].bank0                                                 |    <0.001 |
|                   bank_compare0                                                     |    <0.001 |
|                   bank_queue0                                                       |    <0.001 |
|                   bank_state0                                                       |    <0.001 |
|                 bank_common0                                                        |    <0.001 |
|               col_mach0                                                             |     0.002 |
|                 read_fifo.fifo_ram[0].RAM32M0                                       |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                       |    <0.001 |
|               rank_mach0                                                            |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                           |    <0.001 |
|                 rank_common0                                                        |    <0.001 |
|                   maintenance_request.maint_arb0                                    |    <0.001 |
|           u_axi_mc                                                                  |     0.048 |
|             USE_UPSIZER.upsizer_d2                                                  |     0.028 |
|               USE_READ.read_addr_inst                                               |     0.001 |
|                 USE_BURSTS.cmd_queue                                                |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                               |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                          |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                          |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                      |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                      |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                      |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                             |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                   |     0.000 |
|               USE_READ.read_data_inst                                               |     0.004 |
|                 USE_FPGA_CTRL.cmd_ready_inst                                        |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                   |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                         |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                         |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                         |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                         |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                         |     0.000 |
|                   LUT_LEVEL[4].compare_inst                                         |     0.000 |
|                   LUT_LEVEL[5].compare_inst                                         |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                   |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                         |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                         |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                         |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                         |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                             |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                             |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                             |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                             |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                             |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                             |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                         |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                         |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                         |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                         |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                         |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                         |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                         |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                         |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                         |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                         |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst            |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst          |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                     |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                 |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst               |     0.000 |
|               USE_WRITE.write_addr_inst                                             |     0.002 |
|                 USE_BURSTS.cmd_queue                                                |     0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                               |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                          |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                          |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                      |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                      |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                      |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                             |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                   |     0.000 |
|               USE_WRITE.write_data_inst                                             |     0.010 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                         |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                         |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                         |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                         |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                         |     0.000 |
|                   LUT_LEVEL[4].compare_inst                                         |    <0.001 |
|                   LUT_LEVEL[5].compare_inst                                         |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                   |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                         |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                         |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                         |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                         |     0.000 |
|                 USE_FPGA_LAST_WORD.last_word_inst                                   |     0.000 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                         |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                         |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                         |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                         |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                         |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                         |    <0.001 |
|                 USE_FPGA_USE_WRAP.last_word_inst2                                   |     0.000 |
|                 USE_FPGA_USE_WRAP.last_word_inst3                                   |    <0.001 |
|                 USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.last_word_inst_2                            |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                         |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                         |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                         |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                         |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.pop_si_data_inst                            |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst           |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst            |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst           |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst          |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                 |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst               |     0.000 |
|               mi_register_slice_inst                                                |     0.009 |
|                 r_pipe                                                              |     0.009 |
|               si_register_slice_inst                                                |     0.002 |
|                 ar_pipe                                                             |     0.001 |
|                 aw_pipe                                                             |     0.001 |
|             axi_mc_ar_channel_0                                                     |     0.001 |
|               ar_cmd_fsm_0                                                          |    <0.001 |
|               axi_mc_cmd_translator_0                                               |    <0.001 |
|                 axi_mc_incr_cmd_0                                                   |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                   |    <0.001 |
|             axi_mc_aw_channel_0                                                     |     0.001 |
|               aw_cmd_fsm_0                                                          |    <0.001 |
|               axi_mc_cmd_translator_0                                               |    <0.001 |
|                 axi_mc_incr_cmd_0                                                   |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                   |    <0.001 |
|             axi_mc_b_channel_0                                                      |    <0.001 |
|               bid_fifo_0                                                            |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                    |    <0.001 |
|             axi_mc_r_channel_0                                                      |     0.007 |
|               rd_data_fifo_0                                                        |     0.006 |
|               transaction_fifo_0                                                    |    <0.001 |
|             axi_mc_w_channel_0                                                      |     0.010 |
|           u_ui_top                                                                  |     0.034 |
|             ui_cmd0                                                                 |    <0.001 |
|             ui_rd_data0                                                             |     0.015 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                      |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                       |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                    |    <0.001 |
|             ui_wr_data0                                                             |     0.018 |
|               pointer_ram.rams[0].RAM32M0                                           |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                 |    <0.001 |
|     proc_sys_reset_0                                                                |    <0.001 |
|       U0                                                                            |    <0.001 |
|         EXT_LPF                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                 |    <0.001 |
|         SEQ                                                                         |    <0.001 |
|           SEQ_COUNTER                                                               |    <0.001 |
|     proc_sys_reset_1                                                                |    <0.001 |
|       U0                                                                            |    <0.001 |
|         EXT_LPF                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                 |    <0.001 |
|         SEQ                                                                         |    <0.001 |
|           SEQ_COUNTER                                                               |    <0.001 |
|     util_ds_buf_0                                                                   |     0.004 |
|       U0                                                                            |     0.004 |
|     util_vector_logic_0                                                             |     0.000 |
|     util_vector_logic_1                                                             |     0.000 |
|       U0                                                                            |     0.000 |
|     util_vector_logic_2                                                             |     0.000 |
|       U0                                                                            |     0.000 |
|     util_vector_logic_3                                                             |     0.000 |
|     util_vector_logic_4                                                             |    <0.001 |
|     xlconstant_0                                                                    |     0.000 |
+-------------------------------------------------------------------------------------+-----------+


