# 👋 Hi there, I'm Kavin Yuvaraj (K49-78)

🎓 **Electronics and Communication Engineering Graduate**  
🔍 **Aspiring VLSI Design & Verification Engineer**  
💻 Passionate about RTL Design, SystemVerilog, UVM, Embedded Systems  
📍 Based in Erode, Tamil Nadu, India  
📫 Reach me at: kavintamil45@gmail.com

---

## 🚀 Projects Showcase (Verilog & System Design)
Here are some of my featured projects in VLSI and digital logic:

| Project | Description |
|--------|-------------|
| 🔸 [4-bit ALU](https://github.com/K49-78/vlsi-projects/tree/main/4bit-ALU) | Performs arithmetic and logic operations with Verilog testbench |
| 🔸 [UART Transmitter](https://github.com/K49-78/vlsi-projects/tree/main/uart-transmitter) | FSM-based serial data transmission with Verilog |
| 🔸 [Traffic Light Controller](https://github.com/K49-78/vlsi-projects/tree/main/traffic-light-fsm) | Finite State Machine controlling light signals using RTL |

---

## 🧠 Technical Skills
- **Languages:** Verilog, SystemVerilog (Basic), C, Python  
- **Tools:** ModelSim, EDA Playground, Icarus Verilog, GTKWave  
- **Hardware:** STM32, Arduino, Raspberry Pi  
- **Others:** Linux, PCB Design, Automation Tools

---

## 🌱 I'm currently learning
- UVM testbench architecture  
- ASIC design flow  
- FPGA prototyping and simulation debugging

---

## 📌 Let's Connect!
- [LinkedIn](https://www.linkedin.com/in/kavin-yuvaraj/) 
- [Email](mailto:kavintamil45@gmail.com)
- [GitHub Repos](https://github.com/K49-78?tab=repositories)

---

> “Always learning, always building.” 🚀  
