(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : PROIECT_TIE.brd                               )
(    Software Version : 17.2S025                                      )
(    Date/Time        : Fri May 26 20:32:32 2023                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'D:\MIRUNA\FACULTATE\AN 2\SEMESTRUL 2\TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA\SCHEMA-BUNA\allegro'
Design Directory:            'D:/MIRUNA/FACULTATE/AN 2/SEMESTRUL 2/TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA/SCHEMA-BUNA/allegro'
Old design name:             'D:/MIRUNA/FACULTATE/AN 2/SEMESTRUL 2/TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA/SCHEMA-BUNA/allegro/PROIECT_TIE.brd'
New design name:             'D:/MIRUNA/FACULTATE/AN 2/SEMESTRUL 2/TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA/SCHEMA-BUNA/allegro/PROIECT_TIE.brd'

CmdLine: netrev.exe -y 1 -n -u -i D:\MIRUNA\FACULTATE\AN 2\SEMESTRUL 2\TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA\SCHEMA-BUNA\allegro D:\MIRUNA\FACULTATE\AN 2\SEMESTRUL 2\TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA\SCHEMA-BUNA\allegro\PROIECT_TIE.brd D:\MIRUNA\FACULTATE\AN 2\SEMESTRUL 2\TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA\SCHEMA-BUNA\allegro\PROIECT_TIE.brd

------ Preparing to read pst files ------

Starting to read D:/MIRUNA/FACULTATE/AN 2/SEMESTRUL 2/TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA/SCHEMA-BUNA/allegro/pstchip.dat 
   Finished reading D:/MIRUNA/FACULTATE/AN 2/SEMESTRUL 2/TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA/SCHEMA-BUNA/allegro/pstchip.dat (00:00:00.15)
Starting to read D:/MIRUNA/FACULTATE/AN 2/SEMESTRUL 2/TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA/SCHEMA-BUNA/allegro/pstxprt.dat 
   Finished reading D:/MIRUNA/FACULTATE/AN 2/SEMESTRUL 2/TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA/SCHEMA-BUNA/allegro/pstxprt.dat (00:00:00.01)
Starting to read D:/MIRUNA/FACULTATE/AN 2/SEMESTRUL 2/TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA/SCHEMA-BUNA/allegro/pstxnet.dat 
   Finished reading D:/MIRUNA/FACULTATE/AN 2/SEMESTRUL 2/TEHNOLOGII DE INTERCONECTARE IN ELECTRONICA/SCHEMA-BUNA/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------



Note: SECTION property definition created

------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_17.2/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_17.2/share/local/pcb/symbols 
           C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_17.2/share/local/pcb/padstacks 
           C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on May 26 20:32:32 2023
   DESIGN NAME : 'PROIECT_TIE'
   PACKAGING ON Jul 30 2017 03:29:02

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:07:22
elapsed time  0:00:02

