;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	SLT <0, @-80
	SLT <0, @-80
	SLT <0, @-80
	JMN 0, #0
	ADD 5, 151
	JMZ @-50, 9
	JMZ @-50, 9
	SUB 210, 31
	SUB 310, 831
	ADD 1, 800
	ADD 1, 800
	SUB 210, 31
	SLT <0, @-80
	SUB 310, 831
	SUB -7, <-126
	SUB -7, <-126
	SUB @121, 103
	SPL 0, <2
	SUB 12, @10
	SLT 721, -0
	MOV -7, <-20
	SUB -7, <-126
	JMN 0, #0
	SUB @121, 106
	SUB #72, @260
	SLT <0, @0
	SUB @-127, 100
	CMP @12, @10
	SUB @121, 106
	MOV -1, <-20
	SUB 210, 31
	SUB @-127, 100
	SUB @-127, 100
	SUB @127, 106
	CMP -207, <-120
	SUB @127, 106
	ADD #270, <1
	SUB 210, 31
	SUB 210, 31
	ADD 30, 9
	ADD 270, 60
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
