CAYMAN_RING_TYPE_CP1_INDEX,VAR_0
CAYMAN_RING_TYPE_CP2_INDEX,VAR_1
CAYMAN_RING_TYPE_DMA1_INDEX,VAR_2
CNTX_BUSY_INT_ENABLE,VAR_3
CNTX_EMPTY_INT_ENABLE,VAR_4
CP_INT_CNTL_RING0,VAR_5
CP_INT_CNTL_RING1,VAR_6
CP_INT_CNTL_RING2,VAR_7
DC_HPD1_INT_CONTROL,VAR_8
DC_HPD2_INT_CONTROL,VAR_9
DC_HPD3_INT_CONTROL,VAR_10
DC_HPD4_INT_CONTROL,VAR_11
DC_HPD5_INT_CONTROL,VAR_12
DC_HPD6_INT_CONTROL,VAR_13
DC_HPDx_INT_EN,VAR_14
DMA0_REGISTER_OFFSET,VAR_15
DMA1_REGISTER_OFFSET,VAR_16
DMA_CNTL,VAR_17
DRM_DEBUG,FUNC_0
EINVAL,VAR_18
EVERGREEN_CRTC0_REGISTER_OFFSET,VAR_19
EVERGREEN_CRTC1_REGISTER_OFFSET,VAR_20
EVERGREEN_CRTC2_REGISTER_OFFSET,VAR_21
EVERGREEN_CRTC3_REGISTER_OFFSET,VAR_22
EVERGREEN_CRTC4_REGISTER_OFFSET,VAR_23
EVERGREEN_CRTC5_REGISTER_OFFSET,VAR_24
GRBM_INT_CNTL,VAR_25
GRPH_INT_CONTROL,VAR_26
INT_MASK,VAR_27
R600_RING_TYPE_DMA_INDEX,VAR_28
RADEON_RING_TYPE_GFX_INDEX,VAR_29
RREG32,FUNC_1
TIME_STAMP_INT_ENABLE,VAR_30
TRAP_ENABLE,VAR_31
VBLANK_INT_MASK,VAR_32
WARN,FUNC_2
WREG32,FUNC_3
atomic_read,FUNC_4
si_disable_interrupt_state,FUNC_5
si_disable_interrupts,FUNC_6
si_irq_set,FUNC_7
rdev,VAR_33
cp_int_cntl,VAR_34
cp_int_cntl1,VAR_35
cp_int_cntl2,VAR_36
crtc1,VAR_37
crtc2,VAR_38
crtc3,VAR_39
crtc4,VAR_40
crtc5,VAR_41
crtc6,VAR_42
hpd1,VAR_43
hpd2,VAR_44
hpd3,VAR_45
hpd4,VAR_46
hpd5,VAR_47
hpd6,VAR_48
grbm_int_cntl,VAR_49
grph1,VAR_50
grph2,VAR_51
grph3,VAR_52
grph4,VAR_53
grph5,VAR_54
grph6,VAR_55
dma_cntl,VAR_56
dma_cntl1,VAR_57
