Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 15 18:20:17 2023
| Host         : 3115A0202 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: rx/temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.201        0.000                      0                  174        0.179        0.000                      0                  174        3.000        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       14.201        0.000                      0                  174        0.179        0.000                      0                  174        9.500        0.000                       0                    92  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.201ns  (required time - arrival time)
  Source:                 rx/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.952ns (17.249%)  route 4.567ns (82.751%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.624    -0.888    rx/clk_out1
    SLICE_X65Y90         FDCE                                         r  rx/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  rx/counter_reg[27]/Q
                         net (fo=2, routed)           0.821     0.389    rx/counter_reg_n_0_[27]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.513 r  rx/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.433     0.946    rx/counter[31]_i_9__0_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.070 r  rx/counter[31]_i_5__0/O
                         net (fo=28, routed)          1.809     2.879    rx/counter[31]_i_5__0_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.124     3.003 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.862     3.865    rx/counter[12]_i_2_n_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I0_O)        0.124     3.989 r  rx/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.642     4.631    rx/shift_reg
    SLICE_X64Y87         FDCE                                         r  rx/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.505    18.509    rx/clk_out1
    SLICE_X64Y87         FDCE                                         r  rx/shift_reg_reg[0]/C
                         clock pessimism              0.576    19.085    
                         clock uncertainty           -0.084    19.001    
    SLICE_X64Y87         FDCE (Setup_fdce_C_CE)      -0.169    18.832    rx/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.832    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                 14.201    

Slack (MET) :             14.317ns  (required time - arrival time)
  Source:                 rx/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.952ns (17.622%)  route 4.450ns (82.378%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.624    -0.888    rx/clk_out1
    SLICE_X65Y90         FDCE                                         r  rx/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  rx/counter_reg[27]/Q
                         net (fo=2, routed)           0.821     0.389    rx/counter_reg_n_0_[27]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.513 r  rx/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.433     0.946    rx/counter[31]_i_9__0_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.070 r  rx/counter[31]_i_5__0/O
                         net (fo=28, routed)          1.809     2.879    rx/counter[31]_i_5__0_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.124     3.003 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.862     3.865    rx/counter[12]_i_2_n_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I0_O)        0.124     3.989 r  rx/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.525     4.515    rx/shift_reg
    SLICE_X64Y85         FDCE                                         r  rx/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.504    18.508    rx/clk_out1
    SLICE_X64Y85         FDCE                                         r  rx/shift_reg_reg[1]/C
                         clock pessimism              0.576    19.084    
                         clock uncertainty           -0.084    19.000    
    SLICE_X64Y85         FDCE (Setup_fdce_C_CE)      -0.169    18.831    rx/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                 14.317    

Slack (MET) :             14.317ns  (required time - arrival time)
  Source:                 rx/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.952ns (17.622%)  route 4.450ns (82.378%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.624    -0.888    rx/clk_out1
    SLICE_X65Y90         FDCE                                         r  rx/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  rx/counter_reg[27]/Q
                         net (fo=2, routed)           0.821     0.389    rx/counter_reg_n_0_[27]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.513 r  rx/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.433     0.946    rx/counter[31]_i_9__0_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.070 r  rx/counter[31]_i_5__0/O
                         net (fo=28, routed)          1.809     2.879    rx/counter[31]_i_5__0_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.124     3.003 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.862     3.865    rx/counter[12]_i_2_n_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I0_O)        0.124     3.989 r  rx/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.525     4.515    rx/shift_reg
    SLICE_X64Y85         FDCE                                         r  rx/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.504    18.508    rx/clk_out1
    SLICE_X64Y85         FDCE                                         r  rx/shift_reg_reg[2]/C
                         clock pessimism              0.576    19.084    
                         clock uncertainty           -0.084    19.000    
    SLICE_X64Y85         FDCE (Setup_fdce_C_CE)      -0.169    18.831    rx/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                 14.317    

Slack (MET) :             14.317ns  (required time - arrival time)
  Source:                 rx/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.952ns (17.622%)  route 4.450ns (82.378%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.624    -0.888    rx/clk_out1
    SLICE_X65Y90         FDCE                                         r  rx/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  rx/counter_reg[27]/Q
                         net (fo=2, routed)           0.821     0.389    rx/counter_reg_n_0_[27]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.513 r  rx/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.433     0.946    rx/counter[31]_i_9__0_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.070 r  rx/counter[31]_i_5__0/O
                         net (fo=28, routed)          1.809     2.879    rx/counter[31]_i_5__0_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.124     3.003 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.862     3.865    rx/counter[12]_i_2_n_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I0_O)        0.124     3.989 r  rx/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.525     4.515    rx/shift_reg
    SLICE_X64Y85         FDCE                                         r  rx/shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.504    18.508    rx/clk_out1
    SLICE_X64Y85         FDCE                                         r  rx/shift_reg_reg[3]/C
                         clock pessimism              0.576    19.084    
                         clock uncertainty           -0.084    19.000    
    SLICE_X64Y85         FDCE (Setup_fdce_C_CE)      -0.169    18.831    rx/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                 14.317    

Slack (MET) :             14.453ns  (required time - arrival time)
  Source:                 rx/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.952ns (18.202%)  route 4.278ns (81.798%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.624    -0.888    rx/clk_out1
    SLICE_X65Y90         FDCE                                         r  rx/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  rx/counter_reg[27]/Q
                         net (fo=2, routed)           0.821     0.389    rx/counter_reg_n_0_[27]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.513 r  rx/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.433     0.946    rx/counter[31]_i_9__0_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.070 r  rx/counter[31]_i_5__0/O
                         net (fo=28, routed)          1.809     2.879    rx/counter[31]_i_5__0_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.124     3.003 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.862     3.865    rx/counter[12]_i_2_n_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I0_O)        0.124     3.989 r  rx/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.353     4.342    rx/shift_reg
    SLICE_X62Y85         FDCE                                         r  rx/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.504    18.508    rx/clk_out1
    SLICE_X62Y85         FDCE                                         r  rx/shift_reg_reg[4]/C
                         clock pessimism              0.576    19.084    
                         clock uncertainty           -0.084    19.000    
    SLICE_X62Y85         FDCE (Setup_fdce_C_CE)      -0.205    18.795    rx/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                 14.453    

Slack (MET) :             14.453ns  (required time - arrival time)
  Source:                 rx/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.952ns (18.202%)  route 4.278ns (81.798%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.624    -0.888    rx/clk_out1
    SLICE_X65Y90         FDCE                                         r  rx/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  rx/counter_reg[27]/Q
                         net (fo=2, routed)           0.821     0.389    rx/counter_reg_n_0_[27]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.513 r  rx/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.433     0.946    rx/counter[31]_i_9__0_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.070 r  rx/counter[31]_i_5__0/O
                         net (fo=28, routed)          1.809     2.879    rx/counter[31]_i_5__0_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.124     3.003 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.862     3.865    rx/counter[12]_i_2_n_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I0_O)        0.124     3.989 r  rx/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.353     4.342    rx/shift_reg
    SLICE_X62Y85         FDCE                                         r  rx/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.504    18.508    rx/clk_out1
    SLICE_X62Y85         FDCE                                         r  rx/shift_reg_reg[5]/C
                         clock pessimism              0.576    19.084    
                         clock uncertainty           -0.084    19.000    
    SLICE_X62Y85         FDCE (Setup_fdce_C_CE)      -0.205    18.795    rx/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                 14.453    

Slack (MET) :             14.453ns  (required time - arrival time)
  Source:                 rx/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.952ns (18.202%)  route 4.278ns (81.798%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.624    -0.888    rx/clk_out1
    SLICE_X65Y90         FDCE                                         r  rx/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  rx/counter_reg[27]/Q
                         net (fo=2, routed)           0.821     0.389    rx/counter_reg_n_0_[27]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.513 r  rx/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.433     0.946    rx/counter[31]_i_9__0_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.070 r  rx/counter[31]_i_5__0/O
                         net (fo=28, routed)          1.809     2.879    rx/counter[31]_i_5__0_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.124     3.003 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.862     3.865    rx/counter[12]_i_2_n_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I0_O)        0.124     3.989 r  rx/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.353     4.342    rx/shift_reg
    SLICE_X62Y85         FDCE                                         r  rx/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.504    18.508    rx/clk_out1
    SLICE_X62Y85         FDCE                                         r  rx/shift_reg_reg[6]/C
                         clock pessimism              0.576    19.084    
                         clock uncertainty           -0.084    19.000    
    SLICE_X62Y85         FDCE (Setup_fdce_C_CE)      -0.205    18.795    rx/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                 14.453    

Slack (MET) :             14.453ns  (required time - arrival time)
  Source:                 rx/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.952ns (18.202%)  route 4.278ns (81.798%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.624    -0.888    rx/clk_out1
    SLICE_X65Y90         FDCE                                         r  rx/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  rx/counter_reg[27]/Q
                         net (fo=2, routed)           0.821     0.389    rx/counter_reg_n_0_[27]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.513 r  rx/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.433     0.946    rx/counter[31]_i_9__0_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.070 r  rx/counter[31]_i_5__0/O
                         net (fo=28, routed)          1.809     2.879    rx/counter[31]_i_5__0_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.124     3.003 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.862     3.865    rx/counter[12]_i_2_n_0
    SLICE_X62Y84         LUT5 (Prop_lut5_I0_O)        0.124     3.989 r  rx/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.353     4.342    rx/shift_reg
    SLICE_X62Y85         FDCE                                         r  rx/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.504    18.508    rx/clk_out1
    SLICE_X62Y85         FDCE                                         r  rx/shift_reg_reg[7]/C
                         clock pessimism              0.576    19.084    
                         clock uncertainty           -0.084    19.000    
    SLICE_X62Y85         FDCE (Setup_fdce_C_CE)      -0.205    18.795    rx/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                 14.453    

Slack (MET) :             14.599ns  (required time - arrival time)
  Source:                 rx/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/rx_cnt_reg[0]_P/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.952ns (18.728%)  route 4.131ns (81.272%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.624    -0.888    rx/clk_out1
    SLICE_X65Y90         FDCE                                         r  rx/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  rx/counter_reg[27]/Q
                         net (fo=2, routed)           0.821     0.389    rx/counter_reg_n_0_[27]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.513 r  rx/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.433     0.946    rx/counter[31]_i_9__0_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.070 r  rx/counter[31]_i_5__0/O
                         net (fo=28, routed)          1.809     2.879    rx/counter[31]_i_5__0_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.124     3.003 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.689     3.692    rx/counter[12]_i_2_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.124     3.816 r  rx/rx_cnt[3]_P_i_1/O
                         net (fo=4, routed)           0.379     4.195    rx/rx_cnt[3]_P_i_1_n_0
    SLICE_X62Y84         FDRE                                         r  rx/rx_cnt_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.503    18.507    rx/clk_out1
    SLICE_X62Y84         FDRE                                         r  rx/rx_cnt_reg[0]_P/C
                         clock pessimism              0.576    19.083    
                         clock uncertainty           -0.084    18.999    
    SLICE_X62Y84         FDRE (Setup_fdre_C_CE)      -0.205    18.794    rx/rx_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                 14.599    

Slack (MET) :             14.599ns  (required time - arrival time)
  Source:                 rx/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/rx_cnt_reg[1]_P/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.952ns (18.728%)  route 4.131ns (81.272%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.624    -0.888    rx/clk_out1
    SLICE_X65Y90         FDCE                                         r  rx/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  rx/counter_reg[27]/Q
                         net (fo=2, routed)           0.821     0.389    rx/counter_reg_n_0_[27]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.513 r  rx/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.433     0.946    rx/counter[31]_i_9__0_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.070 r  rx/counter[31]_i_5__0/O
                         net (fo=28, routed)          1.809     2.879    rx/counter[31]_i_5__0_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.124     3.003 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.689     3.692    rx/counter[12]_i_2_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.124     3.816 r  rx/rx_cnt[3]_P_i_1/O
                         net (fo=4, routed)           0.379     4.195    rx/rx_cnt[3]_P_i_1_n_0
    SLICE_X62Y84         FDRE                                         r  rx/rx_cnt_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          1.503    18.507    rx/clk_out1
    SLICE_X62Y84         FDRE                                         r  rx/rx_cnt_reg[1]_P/C
                         clock pessimism              0.576    19.083    
                         clock uncertainty           -0.084    18.999    
    SLICE_X62Y84         FDRE (Setup_fdre_C_CE)      -0.205    18.794    rx/rx_cnt_reg[1]_P
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                 14.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tx/pstart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx/busy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.593    tx/CLK
    SLICE_X58Y86         FDRE                                         r  tx/pstart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  tx/pstart_reg/Q
                         net (fo=3, routed)           0.097    -0.355    tx/pstart
    SLICE_X59Y86         LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  tx/busy_i_1/O
                         net (fo=1, routed)           0.000    -0.310    tx/busy_i_1_n_0
    SLICE_X59Y86         FDCE                                         r  tx/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.856    -0.833    tx/CLK
    SLICE_X59Y86         FDCE                                         r  tx/busy_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X59Y86         FDCE (Hold_fdce_C_D)         0.091    -0.489    tx/busy_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tx/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.381%)  route 0.094ns (30.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.593    tx/CLK
    SLICE_X60Y86         FDCE                                         r  tx/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  tx/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.094    -0.335    tx/shift_reg_reg_n_0_[4]
    SLICE_X61Y86         LUT3 (Prop_lut3_I0_O)        0.049    -0.286 r  tx/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    tx/shift_reg[3]_i_1_n_0
    SLICE_X61Y86         FDCE                                         r  tx/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.856    -0.833    tx/CLK
    SLICE_X61Y86         FDCE                                         r  tx/shift_reg_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X61Y86         FDCE (Hold_fdce_C_D)         0.107    -0.473    tx/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tx/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (49.945%)  route 0.189ns (50.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.593    tx/CLK
    SLICE_X59Y86         FDCE                                         r  tx/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  tx/busy_reg/Q
                         net (fo=47, routed)          0.189    -0.263    tx/busy_reg_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I0_O)        0.048    -0.215 r  tx/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    tx/p_1_in[1]
    SLICE_X59Y85         FDCE                                         r  tx/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.856    -0.833    tx/CLK
    SLICE_X59Y85         FDCE                                         r  tx/counter_reg[1]/C
                         clock pessimism              0.255    -0.578    
    SLICE_X59Y85         FDCE (Hold_fdce_C_D)         0.107    -0.471    tx/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tx/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (49.945%)  route 0.190ns (50.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.593    tx/CLK
    SLICE_X59Y86         FDCE                                         r  tx/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  tx/busy_reg/Q
                         net (fo=47, routed)          0.190    -0.262    tx/busy_reg_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I0_O)        0.049    -0.213 r  tx/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    tx/p_1_in[3]
    SLICE_X59Y85         FDCE                                         r  tx/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.856    -0.833    tx/CLK
    SLICE_X59Y85         FDCE                                         r  tx/counter_reg[3]/C
                         clock pessimism              0.255    -0.578    
    SLICE_X59Y85         FDCE (Hold_fdce_C_D)         0.107    -0.471    tx/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rx/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.589    -0.592    rx/clk_out1
    SLICE_X63Y86         FDPE                                         r  rx/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.451 f  rx/counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.283    rx/counter_reg_n_0_[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.045    -0.238 r  rx/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.238    rx/counter[0]_i_1__0_n_0
    SLICE_X63Y86         FDPE                                         r  rx/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.858    -0.831    rx/clk_out1
    SLICE_X63Y86         FDPE                                         r  rx/counter_reg[0]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X63Y86         FDPE (Hold_fdpe_C_D)         0.091    -0.501    rx/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 tx/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.414%)  route 0.190ns (50.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.593    tx/CLK
    SLICE_X59Y86         FDCE                                         r  tx/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  tx/busy_reg/Q
                         net (fo=47, routed)          0.190    -0.262    tx/busy_reg_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I0_O)        0.045    -0.217 r  tx/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    tx/p_1_in[2]
    SLICE_X59Y85         FDCE                                         r  tx/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.856    -0.833    tx/CLK
    SLICE_X59Y85         FDCE                                         r  tx/counter_reg[2]/C
                         clock pessimism              0.255    -0.578    
    SLICE_X59Y85         FDCE (Hold_fdce_C_D)         0.092    -0.486    tx/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 tx/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.593    tx/CLK
    SLICE_X59Y86         FDCE                                         r  tx/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  tx/busy_reg/Q
                         net (fo=47, routed)          0.189    -0.263    tx/busy_reg_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  tx/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    tx/counter[0]_i_1_n_0
    SLICE_X59Y85         FDCE                                         r  tx/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.856    -0.833    tx/CLK
    SLICE_X59Y85         FDCE                                         r  tx/counter_reg[0]/C
                         clock pessimism              0.255    -0.578    
    SLICE_X59Y85         FDCE (Hold_fdce_C_D)         0.091    -0.487    tx/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 tx/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.189ns (47.224%)  route 0.211ns (52.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.593    tx/CLK
    SLICE_X59Y86         FDCE                                         r  tx/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  tx/busy_reg/Q
                         net (fo=47, routed)          0.211    -0.241    tx/busy_reg_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.048    -0.193 r  tx/counter[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    tx/p_1_in[12]
    SLICE_X59Y87         FDCE                                         r  tx/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.858    -0.832    tx/CLK
    SLICE_X59Y87         FDCE                                         r  tx/counter_reg[12]/C
                         clock pessimism              0.255    -0.577    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.107    -0.470    tx/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 tx/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.190ns (47.238%)  route 0.212ns (52.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.588    -0.593    tx/CLK
    SLICE_X59Y86         FDCE                                         r  tx/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  tx/busy_reg/Q
                         net (fo=47, routed)          0.212    -0.240    tx/busy_reg_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.049    -0.191 r  tx/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    tx/p_1_in[9]
    SLICE_X59Y87         FDCE                                         r  tx/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.858    -0.832    tx/CLK
    SLICE_X59Y87         FDCE                                         r  tx/counter_reg[9]/C
                         clock pessimism              0.255    -0.577    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.107    -0.470    tx/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rx/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/busy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.589    -0.592    rx/clk_out1
    SLICE_X65Y84         FDCE                                         r  rx/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  rx/busy_reg/Q
                         net (fo=41, routed)          0.193    -0.259    rx/busy
    SLICE_X65Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.214 r  rx/busy_i_1__0/O
                         net (fo=1, routed)           0.000    -0.214    rx/busy_i_1__0_n_0
    SLICE_X65Y84         FDCE                                         r  rx/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=90, routed)          0.857    -0.832    rx/clk_out1
    SLICE_X65Y84         FDCE                                         r  rx/busy_reg/C
                         clock pessimism              0.240    -0.592    
    SLICE_X65Y84         FDCE (Hold_fdce_C_D)         0.091    -0.501    rx/busy_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    CLKDIV/CLKGEN/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X65Y84     rx/busy_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X63Y86     rx/counter_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X65Y86     rx/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X65Y86     rx/counter_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X65Y86     rx/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X65Y87     rx/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X65Y87     rx/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X65Y87     rx/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     rx/busy_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X63Y86     rx/counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X65Y86     rx/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y86     rx/counter_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X65Y86     rx/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y87     rx/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y87     rx/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y87     rx/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y89     rx/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y88     rx/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     rx/busy_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y91     rx/counter_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y91     rx/counter_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y91     rx/counter_reg[30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y91     rx/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y84     rx/rx_cnt_reg[0]_P/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y84     rx/rx_cnt_reg[1]_P/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y84     rx/rx_cnt_reg[2]_P/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y84     rx/rx_cnt_reg[3]_P/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y84     rx/temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLKDIV/CLKGEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKFBOUT



