// Seed: 3036524019
module module_0 (
    input  wire id_0,
    input  wire id_1,
    output tri1 id_2
);
  supply1 id_4, id_5;
  parameter id_6 = -1 == 1;
  assign id_4 = -1;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output tri id_2,
    input uwire id_3,
    output logic id_4,
    input uwire id_5,
    output wor id_6
    , id_11,
    input wor id_7,
    input supply0 id_8,
    output supply1 id_9
);
  always @(posedge id_1) begin : LABEL_0
    id_4 <= #id_7 1 < id_5;
  end
  module_0 modCall_1 (
      id_0,
      id_7,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
