git clone --depth 1 --no-tags https://github.com/Kobzon86/RGB-produce-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582903162
git clone --depth 1 --no-tags https://github.com/lcampos-rydev/UVM_chapter_9_resultado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586029260
git clone --depth 1 --no-tags https://github.com/Nagarjun444/array_reduction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579631150
git clone --depth 1 --no-tags https://github.com/kadomoto/rv32-cyclone10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580995389
git clone --depth 1 --no-tags https://github.com/npatsiatzis/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581493090
git clone --depth 1 --no-tags https://github.com/SukanyaMore/Traffic_Signal_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596193441
git clone --depth 1 --no-tags https://github.com/KAMOME-code/ECC-Double-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573240609
git clone --depth 1 --no-tags https://github.com/Laurenx618/Simple-DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573236523
git clone --depth 1 --no-tags https://github.com/sebascarmar/ARMCicloUnico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593707390
git clone --depth 1 --no-tags https://github.com/gvillanovanm/svlog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591286721
git clone --depth 1 --no-tags https://github.com/yinghuaxia/BFS_maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588926082
git clone --depth 1 --no-tags https://github.com/jgaztelu/hub75_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575135977
git clone --depth 1 --no-tags https://github.com/CookieDragon16/16-bit-MP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576619650
git clone --depth 1 --no-tags https://github.com/KaramSh/120a_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576896371
git clone --depth 1 --no-tags https://github.com/dtchuink/FPGA_NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573933322
git clone --depth 1 --no-tags https://github.com/ken881015/VSD_Hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575711992
git clone --depth 1 --no-tags https://github.com/zenon4689/yolo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581722583
git clone --depth 1 --no-tags https://github.com/Ayyappa1911/2D_fft_implementation_in_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574825557
git clone --depth 1 --no-tags https://github.com/kedaizuo/ariane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573685463
git clone --depth 1 --no-tags https://github.com/jissjoseph1997/verilog_programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581034578
git clone --depth 1 --no-tags https://github.com/mauriya0202/IEEE_floating_point_single_precision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585404355
git clone --depth 1 --no-tags https://github.com/jesrylcalalang/Collision_Detection_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584913052
git clone --depth 1 --no-tags https://github.com/ShangolMangol/simulation2_sifratiyot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585884217
git clone --depth 1 --no-tags https://github.com/slimmsehli/AHBUART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598709932
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/CA-CA2-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591627993
git clone --depth 1 --no-tags https://github.com/mjhborja/apply_stimuli_propagation_apb_part_1_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590820747
git clone --depth 1 --no-tags https://github.com/Uvin99/RISC-V-32bit-Single-Cycle-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594321505
git clone --depth 1 --no-tags https://github.com/joaopmarinho/pulp-projectic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594793361
git clone --depth 1 --no-tags https://github.com/Crysta1ightning/Meow-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589271184
git clone --depth 1 --no-tags https://github.com/pierregobin/myibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588722480
git clone --depth 1 --no-tags https://github.com/An0nym0us-27/Full-Adder-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587597484
git clone --depth 1 --no-tags https://github.com/vulo2405/Simon-Says.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589846468
git clone --depth 1 --no-tags https://github.com/panther03/ECE-554-MiniProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595871636
git clone --depth 1 --no-tags https://github.com/saswatiscaledge/saswati_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595576827
git clone --depth 1 --no-tags https://github.com/kevweldon/Basic_AXI_Sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588629467
git clone --depth 1 --no-tags https://github.com/muwyse/black-parrot-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595448114
git clone --depth 1 --no-tags https://github.com/APERI11/DR_StateMachineForCDCL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575862998
git clone --depth 1 --no-tags https://github.com/sumanmallik05/EECS573_microarcitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577000938
git clone --depth 1 --no-tags https://github.com/TalisonK/frequencimetro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578242509
git clone --depth 1 --no-tags https://github.com/KelvinChung2000/RISC-V-32IM_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575932325
git clone --depth 1 --no-tags https://github.com/christoschatz/School-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576017476
git clone --depth 1 --no-tags https://github.com/jyk2498/SOC_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576671182
git clone --depth 1 --no-tags https://github.com/ScottyB55/Verilog-Convolution-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591518813
git clone --depth 1 --no-tags https://github.com/Khoabk/Computer-engineering-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581009621
git clone --depth 1 --no-tags https://github.com/I523360726/123.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580972925
git clone --depth 1 --no-tags https://github.com/scalable-arch/URP2022F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585365943
git clone --depth 1 --no-tags https://github.com/dimiderv/VLSI_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585414495
git clone --depth 1 --no-tags https://github.com/BlooHoosker/ni-sim-switch-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593822056
git clone --depth 1 --no-tags https://github.com/SukanyaMore/First-In-First-Out_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596189982
git clone --depth 1 --no-tags https://github.com/ShevtsovNikita/Single-cycle-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589157754
git clone --depth 1 --no-tags https://github.com/wfy-yr/wifi_env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589819709
git clone --depth 1 --no-tags https://github.com/cam-br0wn/ce495.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589901988
git clone --depth 1 --no-tags https://github.com/mitshine/uvm-examples-simple-steps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594067890
git clone --depth 1 --no-tags https://github.com/samhachem99/fipep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579843524
git clone --depth 1 --no-tags https://github.com/bjon1/vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580602885
git clone --depth 1 --no-tags https://github.com/austinkwb/tactile-sensing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579219033
git clone --depth 1 --no-tags https://github.com/xkunD/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594480345
git clone --depth 1 --no-tags https://github.com/joshgalvan/national-instruments-internship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598479809
git clone --depth 1 --no-tags https://github.com/RaviduHM99/EN3030_CSD_SC_RV32I_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597996594
git clone --depth 1 --no-tags https://github.com/ctrippel/trippel-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584151808
git clone --depth 1 --no-tags https://github.com/andreibelov/fpga_first_steps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591759384
git clone --depth 1 --no-tags https://github.com/mauriya0202/D_flip_flop_layered_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584264003
git clone --depth 1 --no-tags https://github.com/anne118193/ECE-111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587947431
git clone --depth 1 --no-tags https://github.com/YazanHussnain/RISCV-single-cycle-processor-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587988078
git clone --depth 1 --no-tags https://github.com/MichalOz/digitalSystems_sim3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590427751
git clone --depth 1 --no-tags https://github.com/Lvwings/SIFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590760595
git clone --depth 1 --no-tags https://github.com/iiCFDii/FPGA-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591187519
git clone --depth 1 --no-tags https://github.com/chandani18/mynew2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592275289
git clone --depth 1 --no-tags https://github.com/AlfredoPaolino/R8-MBE_Multiplier_with_Dadda_Tree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573928633
git clone --depth 1 --no-tags https://github.com/colemarco/RISC-V-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583126023
git clone --depth 1 --no-tags https://github.com/Oxymoronous/VHDL-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578953372
git clone --depth 1 --no-tags https://github.com/vishwajeet-sinh/100_RTL_days.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579813571
git clone --depth 1 --no-tags https://github.com/samanvithakatta/100DaysOfRTLPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579781884
git clone --depth 1 --no-tags https://github.com/tay679/ASIC-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580511784
git clone --depth 1 --no-tags https://github.com/paul-vangerow/dsd-supplementary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592740365
git clone --depth 1 --no-tags https://github.com/kuba6543/alu_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593366531
git clone --depth 1 --no-tags https://github.com/jimkim1037/test_github.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585922705
git clone --depth 1 --no-tags https://github.com/ryanchaiyakul/dav.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589101858
git clone --depth 1 --no-tags https://github.com/dvsh-n/Verilog-Stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592504398
git clone --depth 1 --no-tags https://github.com/chandani18/myfiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592200888
git clone --depth 1 --no-tags https://github.com/mariastt/APS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580068330
git clone --depth 1 --no-tags https://github.com/GudduKumar0208/The-Advanced-Peripheral-Bus-APB-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573245963
git clone --depth 1 --no-tags https://github.com/GudduKumar0208/RAM-VERIFICATION-VIA-UNIVERSAL-VERIFICATION-METHODLOGY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573249327
git clone --depth 1 --no-tags https://github.com/yumiweidemao/ECE-385-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578333594
git clone --depth 1 --no-tags https://github.com/VictorIsachi/fifo_with_parity_checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598295369
git clone --depth 1 --no-tags https://github.com/Sov-trotter/Design-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585924060
git clone --depth 1 --no-tags https://github.com/madellimac/hw-aff3ct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595151418
git clone --depth 1 --no-tags https://github.com/meenalpannase/RAL_Module4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578315751
git clone --depth 1 --no-tags https://github.com/j4ger/cyclops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579901545
git clone --depth 1 --no-tags https://github.com/Basher4/FPGA-Playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580174926
git clone --depth 1 --no-tags https://github.com/nmamore/intel8080.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584551999
git clone --depth 1 --no-tags https://github.com/vuhuycan/pmbist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583388222
git clone --depth 1 --no-tags https://github.com/wdevore/MachDyne_FPGAs_SBCs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584030372
git clone --depth 1 --no-tags https://github.com/Susmitpr/Basic_verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582989404
git clone --depth 1 --no-tags https://github.com/justanuman/cpu_lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586211677
git clone --depth 1 --no-tags https://github.com/DilipKrishnappa/NAND_UVMF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586237323
git clone --depth 1 --no-tags https://github.com/kingshrimp007/sv_sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587971113
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/CA-CA4-Pipeline-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591681677
git clone --depth 1 --no-tags https://github.com/iiCFDii/FPGA-Tic-Tac-Toe-Display-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591188637
