// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="photon_fifo_packetizer_photon_fifo_packetizer,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.096062,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=260,HLS_SYN_LUT=363,HLS_VERSION=2022_1}" *)

module photon_fifo_packetizer (
        ap_clk,
        ap_rst_n,
        photon_fifos_0_TDATA,
        photon_fifos_0_TVALID,
        photon_fifos_0_TREADY,
        photon_fifos_1_TDATA,
        photon_fifos_1_TVALID,
        photon_fifos_1_TREADY,
        photon_fifos_2_TDATA,
        photon_fifos_2_TVALID,
        photon_fifos_2_TREADY,
        photon_fifos_3_TDATA,
        photon_fifos_3_TVALID,
        photon_fifos_3_TREADY,
        photon_packets_TDATA,
        photon_packets_TVALID,
        photon_packets_TREADY,
        photon_packets_TKEEP,
        photon_packets_TSTRB,
        photon_packets_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [63:0] photon_fifos_0_TDATA;
input   photon_fifos_0_TVALID;
output   photon_fifos_0_TREADY;
input  [63:0] photon_fifos_1_TDATA;
input   photon_fifos_1_TVALID;
output   photon_fifos_1_TREADY;
input  [63:0] photon_fifos_2_TDATA;
input   photon_fifos_2_TVALID;
output   photon_fifos_2_TREADY;
input  [63:0] photon_fifos_3_TDATA;
input   photon_fifos_3_TVALID;
output   photon_fifos_3_TREADY;
output  [63:0] photon_packets_TDATA;
output   photon_packets_TVALID;
input   photon_packets_TREADY;
output  [7:0] photon_packets_TKEEP;
output  [7:0] photon_packets_TSTRB;
output  [0:0] photon_packets_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

 reg    ap_rst_n_inv;
wire   [16:0] max_photons_per_packet_minus1;
wire   [31:0] ticks_per_packet_minus1;
reg   [1:0] readfrom;
reg   [16:0] count_V;
reg   [31:0] time_r;
reg    photon_packets_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] read_reg_488;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] read_reg_488_pp0_iter1_reg;
reg   [31:0] ticks_per_packet_minus1_read_reg_473;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
wire    regslice_both_photon_packets_V_data_V_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
reg   [16:0] max_photons_per_packet_minus1_read_reg_479;
wire   [0:0] read_fu_339_p1;
reg   [35:0] x_time_V_reg_494;
reg   [27:0] tmp_reg_499;
wire   [0:0] p_last_this_fu_415_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [155:0] ap_phi_mux_empty_phi_fu_165_p8;
wire   [155:0] tmp_s_fu_287_p6;
wire   [155:0] ap_phi_reg_pp0_iter0_empty_reg_162;
wire   [1:0] readfrom_load_load_fu_175_p1;
wire   [155:0] tmp_1_fu_250_p6;
wire   [155:0] tmp_2_fu_213_p6;
wire   [155:0] tmp_6_fu_324_p6;
wire   [1:0] add_ln886_fu_179_p2;
wire   [16:0] add_ln886_1_fu_449_p2;
wire   [0:0] p_reset_counters_fu_422_p2;
wire   [31:0] add_ln357_fu_434_p2;
wire   [0:0] photon_fifos_2_read_nbread_fu_120_p2_0;
wire   [0:0] photon_fifos_1_read_nbread_fu_126_p2_0;
wire   [0:0] photon_fifos_0_read_nbread_fu_132_p2_0;
wire   [0:0] photon_fifos_3_read_nbread_fu_138_p2_0;
reg    ap_block_pp0_stage0_01001;
wire   [27:0] tmp_7_fu_203_p4;
wire   [35:0] trunc_ln164_3_fu_199_p1;
wire   [27:0] tmp_5_fu_240_p4;
wire   [35:0] trunc_ln164_2_fu_236_p1;
wire   [27:0] tmp_4_fu_277_p4;
wire   [35:0] trunc_ln164_1_fu_273_p1;
wire   [27:0] tmp_3_fu_314_p4;
wire   [35:0] trunc_ln164_fu_310_p1;
wire   [0:0] icmp_ln342_1_fu_376_p2;
wire   [0:0] xor_ln342_fu_381_p2;
wire   [0:0] icmp_ln342_fu_367_p2;
wire   [0:0] icmp_ln1077_fu_398_p2;
wire   [0:0] icmp_ln1069_fu_393_p2;
wire   [0:0] xor_ln1077_fu_403_p2;
wire   [0:0] enough_time_fu_387_p2;
wire   [0:0] and_ln1077_fu_409_p2;
wire   [16:0] zext_ln886_fu_446_p1;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_photon_fifos_0_U_apdone_blk;
wire   [63:0] photon_fifos_0_TDATA_int_regslice;
wire    photon_fifos_0_TVALID_int_regslice;
reg    photon_fifos_0_TREADY_int_regslice;
wire    regslice_both_photon_fifos_0_U_ack_in;
wire    regslice_both_photon_fifos_1_U_apdone_blk;
wire   [63:0] photon_fifos_1_TDATA_int_regslice;
wire    photon_fifos_1_TVALID_int_regslice;
reg    photon_fifos_1_TREADY_int_regslice;
wire    regslice_both_photon_fifos_1_U_ack_in;
wire    regslice_both_photon_fifos_2_U_apdone_blk;
wire   [63:0] photon_fifos_2_TDATA_int_regslice;
wire    photon_fifos_2_TVALID_int_regslice;
reg    photon_fifos_2_TREADY_int_regslice;
wire    regslice_both_photon_fifos_2_U_ack_in;
wire    regslice_both_photon_fifos_3_U_apdone_blk;
wire   [63:0] photon_fifos_3_TDATA_int_regslice;
wire    photon_fifos_3_TVALID_int_regslice;
reg    photon_fifos_3_TREADY_int_regslice;
wire    regslice_both_photon_fifos_3_U_ack_in;
wire   [63:0] photon_packets_TDATA_int_regslice;
reg    photon_packets_TVALID_int_regslice;
wire    photon_packets_TREADY_int_regslice;
wire    regslice_both_photon_packets_V_data_V_U_vld_out;
wire    regslice_both_photon_packets_V_keep_V_U_apdone_blk;
wire    regslice_both_photon_packets_V_keep_V_U_ack_in_dummy;
wire    regslice_both_photon_packets_V_keep_V_U_vld_out;
wire    regslice_both_photon_packets_V_strb_V_U_apdone_blk;
wire    regslice_both_photon_packets_V_strb_V_U_ack_in_dummy;
wire    regslice_both_photon_packets_V_strb_V_U_vld_out;
wire    regslice_both_photon_packets_V_last_V_U_apdone_blk;
wire    regslice_both_photon_packets_V_last_V_U_ack_in_dummy;
wire    regslice_both_photon_packets_V_last_V_U_vld_out;
reg    ap_condition_165;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 readfrom = 2'd0;
#0 count_V = 17'd0;
#0 time_r = 32'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

photon_fifo_packetizer_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .max_photons_per_packet_minus1(max_photons_per_packet_minus1),
    .ticks_per_packet_minus1(ticks_per_packet_minus1)
);

photon_fifo_packetizer_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photon_fifos_0_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_fifos_0_TDATA),
    .vld_in(photon_fifos_0_TVALID),
    .ack_in(regslice_both_photon_fifos_0_U_ack_in),
    .data_out(photon_fifos_0_TDATA_int_regslice),
    .vld_out(photon_fifos_0_TVALID_int_regslice),
    .ack_out(photon_fifos_0_TREADY_int_regslice),
    .apdone_blk(regslice_both_photon_fifos_0_U_apdone_blk)
);

photon_fifo_packetizer_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photon_fifos_1_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_fifos_1_TDATA),
    .vld_in(photon_fifos_1_TVALID),
    .ack_in(regslice_both_photon_fifos_1_U_ack_in),
    .data_out(photon_fifos_1_TDATA_int_regslice),
    .vld_out(photon_fifos_1_TVALID_int_regslice),
    .ack_out(photon_fifos_1_TREADY_int_regslice),
    .apdone_blk(regslice_both_photon_fifos_1_U_apdone_blk)
);

photon_fifo_packetizer_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photon_fifos_2_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_fifos_2_TDATA),
    .vld_in(photon_fifos_2_TVALID),
    .ack_in(regslice_both_photon_fifos_2_U_ack_in),
    .data_out(photon_fifos_2_TDATA_int_regslice),
    .vld_out(photon_fifos_2_TVALID_int_regslice),
    .ack_out(photon_fifos_2_TREADY_int_regslice),
    .apdone_blk(regslice_both_photon_fifos_2_U_apdone_blk)
);

photon_fifo_packetizer_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photon_fifos_3_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_fifos_3_TDATA),
    .vld_in(photon_fifos_3_TVALID),
    .ack_in(regslice_both_photon_fifos_3_U_ack_in),
    .data_out(photon_fifos_3_TDATA_int_regslice),
    .vld_out(photon_fifos_3_TVALID_int_regslice),
    .ack_out(photon_fifos_3_TREADY_int_regslice),
    .apdone_blk(regslice_both_photon_fifos_3_U_apdone_blk)
);

photon_fifo_packetizer_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photon_packets_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_packets_TDATA_int_regslice),
    .vld_in(photon_packets_TVALID_int_regslice),
    .ack_in(photon_packets_TREADY_int_regslice),
    .data_out(photon_packets_TDATA),
    .vld_out(regslice_both_photon_packets_V_data_V_U_vld_out),
    .ack_out(photon_packets_TREADY),
    .apdone_blk(regslice_both_photon_packets_V_data_V_U_apdone_blk)
);

photon_fifo_packetizer_regslice_both #(
    .DataWidth( 8 ))
regslice_both_photon_packets_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(8'd0),
    .vld_in(photon_packets_TVALID_int_regslice),
    .ack_in(regslice_both_photon_packets_V_keep_V_U_ack_in_dummy),
    .data_out(photon_packets_TKEEP),
    .vld_out(regslice_both_photon_packets_V_keep_V_U_vld_out),
    .ack_out(photon_packets_TREADY),
    .apdone_blk(regslice_both_photon_packets_V_keep_V_U_apdone_blk)
);

photon_fifo_packetizer_regslice_both #(
    .DataWidth( 8 ))
regslice_both_photon_packets_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(8'd0),
    .vld_in(photon_packets_TVALID_int_regslice),
    .ack_in(regslice_both_photon_packets_V_strb_V_U_ack_in_dummy),
    .data_out(photon_packets_TSTRB),
    .vld_out(regslice_both_photon_packets_V_strb_V_U_vld_out),
    .ack_out(photon_packets_TREADY),
    .apdone_blk(regslice_both_photon_packets_V_strb_V_U_apdone_blk)
);

photon_fifo_packetizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_photon_packets_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_last_this_fu_415_p2),
    .vld_in(photon_packets_TVALID_int_regslice),
    .ack_in(regslice_both_photon_packets_V_last_V_U_ack_in_dummy),
    .data_out(photon_packets_TLAST),
    .vld_out(regslice_both_photon_packets_V_last_V_U_vld_out),
    .ack_out(photon_packets_TREADY),
    .apdone_blk(regslice_both_photon_packets_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_165)) begin
        if ((p_reset_counters_fu_422_p2 == 1'd1)) begin
            count_V <= 17'd0;
        end else if ((p_reset_counters_fu_422_p2 == 1'd0)) begin
            count_V <= add_ln886_1_fu_449_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_165)) begin
        if ((p_reset_counters_fu_422_p2 == 1'd1)) begin
            time_r <= 32'd0;
        end else if ((p_reset_counters_fu_422_p2 == 1'd0)) begin
            time_r <= add_ln357_fu_434_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_photons_per_packet_minus1_read_reg_479 <= max_photons_per_packet_minus1;
        read_reg_488 <= read_fu_339_p1;
        read_reg_488_pp0_iter1_reg <= read_reg_488;
        ticks_per_packet_minus1_read_reg_473 <= ticks_per_packet_minus1;
        tmp_reg_499 <= {{ap_phi_mux_empty_phi_fu_165_p8[155:128]}};
        x_time_V_reg_494 <= {{ap_phi_mux_empty_phi_fu_165_p8[99:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        readfrom <= add_ln886_fu_179_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((readfrom_load_load_fu_175_p1 == 2'd3)) begin
        ap_phi_mux_empty_phi_fu_165_p8 = tmp_6_fu_324_p6;
    end else if ((readfrom_load_load_fu_175_p1 == 2'd2)) begin
        ap_phi_mux_empty_phi_fu_165_p8 = tmp_2_fu_213_p6;
    end else if ((readfrom_load_load_fu_175_p1 == 2'd1)) begin
        ap_phi_mux_empty_phi_fu_165_p8 = tmp_1_fu_250_p6;
    end else if ((readfrom_load_load_fu_175_p1 == 2'd0)) begin
        ap_phi_mux_empty_phi_fu_165_p8 = tmp_s_fu_287_p6;
    end else begin
        ap_phi_mux_empty_phi_fu_165_p8 = ap_phi_reg_pp0_iter0_empty_reg_162;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (photon_fifos_0_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (readfrom_load_load_fu_175_p1 == 2'd0) & (1'b1 == 1'b1))) begin
        photon_fifos_0_TREADY_int_regslice = 1'b1;
    end else begin
        photon_fifos_0_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (photon_fifos_1_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (readfrom_load_load_fu_175_p1 == 2'd1) & (1'b1 == 1'b1))) begin
        photon_fifos_1_TREADY_int_regslice = 1'b1;
    end else begin
        photon_fifos_1_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (photon_fifos_2_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (readfrom_load_load_fu_175_p1 == 2'd2) & (1'b1 == 1'b1))) begin
        photon_fifos_2_TREADY_int_regslice = 1'b1;
    end else begin
        photon_fifos_2_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (photon_fifos_3_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (readfrom_load_load_fu_175_p1 == 2'd3) & (1'b1 == 1'b1))) begin
        photon_fifos_3_TREADY_int_regslice = 1'b1;
    end else begin
        photon_fifos_3_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((read_reg_488_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((read_reg_488 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        photon_packets_TDATA_blk_n = photon_packets_TREADY_int_regslice;
    end else begin
        photon_packets_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((read_reg_488 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        photon_packets_TVALID_int_regslice = 1'b1;
    end else begin
        photon_packets_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln357_fu_434_p2 = (time_r + 32'd1);

assign add_ln886_1_fu_449_p2 = (count_V + zext_ln886_fu_446_p1);

assign add_ln886_fu_179_p2 = (readfrom + 2'd1);

assign and_ln1077_fu_409_p2 = (xor_ln1077_fu_403_p2 & icmp_ln1069_fu_393_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_photon_packets_V_data_V_U_apdone_blk == 1'b1) | ((read_reg_488_pp0_iter1_reg == 1'd1) & (photon_packets_TREADY_int_regslice == 1'b0)))) | ((read_reg_488 == 1'd1) & (photon_packets_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_photon_packets_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((read_reg_488_pp0_iter1_reg == 1'd1) & (photon_packets_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((read_reg_488 == 1'd1) & (photon_packets_TREADY_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_photon_packets_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((read_reg_488_pp0_iter1_reg == 1'd1) & (photon_packets_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((read_reg_488 == 1'd1) & (photon_packets_TREADY_int_regslice == 1'b0)))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = ((read_reg_488 == 1'd1) & (photon_packets_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((read_reg_488 == 1'd1) & (photon_packets_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = ((read_reg_488_pp0_iter1_reg == 1'd1) & (photon_packets_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((regslice_both_photon_packets_V_data_V_U_apdone_blk == 1'b1) | ((read_reg_488_pp0_iter1_reg == 1'd1) & (photon_packets_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_condition_165 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_empty_reg_162 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign enough_time_fu_387_p2 = (xor_ln342_fu_381_p2 & icmp_ln342_fu_367_p2);

assign icmp_ln1069_fu_393_p2 = ((max_photons_per_packet_minus1_read_reg_479 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln1077_fu_398_p2 = ((count_V < max_photons_per_packet_minus1_read_reg_479) ? 1'b1 : 1'b0);

assign icmp_ln342_1_fu_376_p2 = ((ticks_per_packet_minus1_read_reg_473 < time_r) ? 1'b1 : 1'b0);

assign icmp_ln342_fu_367_p2 = ((ticks_per_packet_minus1_read_reg_473 != 32'd0) ? 1'b1 : 1'b0);

assign p_last_this_fu_415_p2 = (enough_time_fu_387_p2 | and_ln1077_fu_409_p2);

assign p_reset_counters_fu_422_p2 = (read_reg_488 & p_last_this_fu_415_p2);

assign photon_fifos_0_TREADY = regslice_both_photon_fifos_0_U_ack_in;

assign photon_fifos_0_read_nbread_fu_132_p2_0 = photon_fifos_0_TVALID_int_regslice;

assign photon_fifos_1_TREADY = regslice_both_photon_fifos_1_U_ack_in;

assign photon_fifos_1_read_nbread_fu_126_p2_0 = photon_fifos_1_TVALID_int_regslice;

assign photon_fifos_2_TREADY = regslice_both_photon_fifos_2_U_ack_in;

assign photon_fifos_2_read_nbread_fu_120_p2_0 = photon_fifos_2_TVALID_int_regslice;

assign photon_fifos_3_TREADY = regslice_both_photon_fifos_3_U_ack_in;

assign photon_fifos_3_read_nbread_fu_138_p2_0 = photon_fifos_3_TVALID_int_regslice;

assign photon_packets_TDATA_int_regslice = {{x_time_V_reg_494}, {tmp_reg_499}};

assign photon_packets_TVALID = regslice_both_photon_packets_V_data_V_U_vld_out;

assign read_fu_339_p1 = ap_phi_mux_empty_phi_fu_165_p8[0:0];

assign readfrom_load_load_fu_175_p1 = readfrom;

assign tmp_1_fu_250_p6 = {{{{{tmp_5_fu_240_p4}, {28'd0}}, {trunc_ln164_2_fu_236_p1}}, {63'd0}}, {photon_fifos_1_read_nbread_fu_126_p2_0}};

assign tmp_2_fu_213_p6 = {{{{{tmp_7_fu_203_p4}, {28'd0}}, {trunc_ln164_3_fu_199_p1}}, {63'd0}}, {photon_fifos_2_read_nbread_fu_120_p2_0}};

assign tmp_3_fu_314_p4 = {{photon_fifos_3_TDATA_int_regslice[63:36]}};

assign tmp_4_fu_277_p4 = {{photon_fifos_0_TDATA_int_regslice[63:36]}};

assign tmp_5_fu_240_p4 = {{photon_fifos_1_TDATA_int_regslice[63:36]}};

assign tmp_6_fu_324_p6 = {{{{{tmp_3_fu_314_p4}, {28'd0}}, {trunc_ln164_fu_310_p1}}, {63'd0}}, {photon_fifos_3_read_nbread_fu_138_p2_0}};

assign tmp_7_fu_203_p4 = {{photon_fifos_2_TDATA_int_regslice[63:36]}};

assign tmp_s_fu_287_p6 = {{{{{tmp_4_fu_277_p4}, {28'd0}}, {trunc_ln164_1_fu_273_p1}}, {63'd0}}, {photon_fifos_0_read_nbread_fu_132_p2_0}};

assign trunc_ln164_1_fu_273_p1 = photon_fifos_0_TDATA_int_regslice[35:0];

assign trunc_ln164_2_fu_236_p1 = photon_fifos_1_TDATA_int_regslice[35:0];

assign trunc_ln164_3_fu_199_p1 = photon_fifos_2_TDATA_int_regslice[35:0];

assign trunc_ln164_fu_310_p1 = photon_fifos_3_TDATA_int_regslice[35:0];

assign xor_ln1077_fu_403_p2 = (icmp_ln1077_fu_398_p2 ^ 1'd1);

assign xor_ln342_fu_381_p2 = (icmp_ln342_1_fu_376_p2 ^ 1'd1);

assign zext_ln886_fu_446_p1 = read_reg_488;


reg find_kernel_block = 0;
// synthesis translate_off
`include "photon_fifo_packetizer_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //photon_fifo_packetizer

