// Seed: 1763649299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_5 = 0;
  output wire id_1;
  logic id_7 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd55
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_4,
      id_4,
      id_4
  );
  input wire id_1;
  assign id_4 = id_4;
  logic [-1 : id_3] id_5;
  ;
  assign id_5 = 1'b0 - -1;
  wire id_6;
  wire ['b0 : 1] id_7;
endmodule
