/**
 * @file  s1.h
 * @brief S1 Module Core API
 *        
 *        Use these functions and macros to configure the S1
 *        Module. All APIs are documented here, and organized
 *        by category.
 * 
 * @attention Copyright 2021 Silicon Witchery AB
 *
 * Permission to use, copy, modify, and/or distribute this 
 * software for any purpose with or without fee is hereby
 * granted, provided that the above copyright notice and this
 * permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS
 * ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL 
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO 
 * EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, 
 * INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER 
 * RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN 
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, 
 * ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE 
 * OF THIS SOFTWARE.
 */

#ifndef _S1_H_
#define _S1_H_

#include "SEGGER_RTT.h"
#include "sdk_config.h"

/**
 * @brief Release version of this SDK
 */
#define __S1_SDK_VERSION__ "0.2"

/**
 * @brief Typedef describing possible error conditions.
 *        S1_SUCCESS means the operation was okay. Can
 *        be used with the nRF APP_ERROR_CHECK() macro.
 */
typedef enum
{
    S1_SUCCESS = 0,
    S1_PMIC_ERROR,
    S1_FLASH_ERROR,
    S1_INVALID_SETTING,
} s1_error_t;

/**
 * @brief S1 first initialisation. Sets up communication
 *        between the internal ICs and configures GPIO
 *        required for configuring the FPGA. Always run
 *        this at the start of your application. Doesn't
 *        change any PMIC settings so can be called from
 *        a deep sleep wakeup to reconfigure the IO.
 * 
 * @returns S1_SUCCESS if okay. Error otherwise.
 */
s1_error_t s1_init(void);

/*******************************************************
 * Power related APIs
 *******************************************************/

/**
 * @brief Set Vaux voltage. Can be set from 0.8V to 5.5V
 *        in 50mV steps.
 * 
 * @param voltage: Voltage level. Automatically rounded
 *                 to the nearest 50mV. A value of 0V
 *                 shuts down the rail.
 * 
 * @note  Will return false if Vio is set to Load Switch
 *        mode, and Vaux is set to a value greater than
 *        3.46V. This is to protect the FPGA.
 * 
 * @returns S1_SUCCESS if okay. Error otherwise.
 */
s1_error_t s1_pmic_set_vaux(float voltage);

/**
 * @brief Set Vio voltage. Can be set from 0.8V to 
 *        3.46V in 25mV steps. 
 * 
 * @param voltage: Voltage level. Automatically rounded
 *                 to the nearest 25mV. A value of 0V
 *                 shuts down the rail.
 * 
 * @returns S1_SUCCESS if okay. Error otherwise.
 */
s1_error_t s1_pmic_set_vio(float voltage);

/**
 * @brief Switches Vio between Low Dropout Regulator mode
 *        and Load Switch mode. In Load switch mode, Vio
 *        outputs the same voltage as Vaux.
 * 
 * @note  Vio cannot be set to load switch mode if Vaux
 *        greater than 3.46V. This is to protect the
 *        FPGA.
 * 
 * @param enable: True enables load switch mode, false
 *                switches back to regulated mode.
 * 
 * @returns S1_SUCCESS if okay. Error otherwise.
 */
s1_error_t s1_pmic_set_vio_lsw(bool enable);

/**
 * @brief Set Vio voltage. Can be set from 1.7V to 
 *        2.0V in 50mV steps.
 * 
 * @param voltage: Voltage level. Automatically rounded
 *                 to the nearest 50mV.
 * 
 * @returns S1_SUCCESS if okay. Error otherwise.
 */
s1_error_t s1_pmic_set_vadc(float voltage);

/**
 * @brief Enable FPGA core and FPGA PLL voltages to 1.2V.
 *        Disabling also shuts down Vio
 *
 * @param enable: Enable the core voltage.
 */
void s1_pimc_fpga_vcore(bool enable);

/*******************************************************
 * Flash related APIs
 *******************************************************/

/**
 * @brief Wakes up the flash if it's asleep.
 * 
 * @return S1_SUCCESS if okay, or S1_FLASH_ERROR if the
 *         chip isn't responding correctly.
 */
s1_error_t s1_flash_wakeup(void);

/**
 * @brief Fully erases the flash chip.
 */
void s1_flash_erase_all(void);

/**
 * @brief Check if the flash is busy.
 * 
 * @returns true if busy.
 */
bool s1_flash_is_busy(void);

/**
 * @brief Flashes a page at offset address to the flash.
 * 
 * @param offset: Page offset to flash
 * @param image: 
 * 
 * @returns true if busy.
 */
s1_error_t s1_flash_page_from_image(uint32_t offset,
                                    unsigned char *image);

/*******************************************************
 * FPGA related APIs
 *******************************************************/

typedef enum
{
    DISABLE,
    INPUT,
    OUTPUT,
    PWM
} s1_fpga_pin_mode;

typedef struct
{
    s1_fpga_pin_mode pin_mode[7];
    uint8_t duty_cycle[7];
    uint8_t io_buf;
} s1_fpga_pins_t;

void s1_fpga_io_init(s1_fpga_pins_t *s1_fpga_pins);

void s1_fpga_io_update(s1_fpga_pins_t *s1_fpga_pins);

/**
 * @brief Puts the FPGA into reset. Reccomended to wait
 *        200uS before a subsequent flash/fpga operation.
 */
void s1_fpga_hold_reset(void);

/**
 * @brief Passes SPI control to the flash, and releases
 *        the FPGA reset to allow it to boot.
 */
void s1_fpga_boot(void);

bool s1_fpga_is_booted(void);

/**
 * @brief Configure SPI to communicate with FPGA.
 */
void s1_generic_spi_init();

/**
 * @brief Transmit byte to FPGA over SPI.
 */
void s1_generic_spi_tx(uint8_t *tx_buffer, uint8_t len);

/*******************************************************
 * Basic Logging Macros
 *******************************************************/

/**
 * @brief Clears the terminal screen of any previous logs.
 */
#define LOG_CLEAR() SEGGER_RTT_printf(0, RTT_CTRL_CLEAR "\r");

/**
 * @brief The same logging macro as LOG_RAW, but with
 * "\r\n" appended at the start.
 */

#define LOG(format, ...) LOG_RAW("\r\n" format, ##__VA_ARGS__)

/**
 * @brief Logging macro which outputs printf style logs
 *        over a JLink debugger. To view the terminal,
 *        run JLinkRTTViewer.exe. If a debug session is
 *        already active, JLinkRTTClient.exe should be
 *        used.
 * 
 * @note  The protocol used is called RTT. Read how it
 *        works here: https://wiki.segger.com/RTT
 * 
 *        RTT has a built in printf, however it doesn't
 *        support %f or %d. sprnitf is therefore used to 
 *        get around that limitation.
 *         
 * @param format: printf style format string
 * @param ...: Variadic argument list for printf data
 */
#define LOG_RAW(format, ...)                                                                                  \
    do                                                                                                        \
    {                                                                                                         \
        char _debug_log_buffer[SEGGER_RTT_CONFIG_BUFFER_SIZE_UP - 1] = "";                                    \
        snprintf(_debug_log_buffer, SEGGER_RTT_CONFIG_BUFFER_SIZE_UP - 1, format, ##__VA_ARGS__);             \
        SEGGER_RTT_Write(0, _debug_log_buffer, strnlen(_debug_log_buffer, SEGGER_RTT_CONFIG_BUFFER_SIZE_UP)); \
    } while (0)

/*******************************************************
 * Error Handling
 *******************************************************/

/**
 * @brief Macro to log errors. Prints file, 
 *        line number and a return value.
 * 
 * @param ret_value: Value to show in the log
 */
#define s1_app_error(ret_value)         \
    LOG("Error at "__FILE__             \
        ":%u - Returned value: %u\r\n", \
        __LINE__, ret_value)

/**
 * @brief Macro to trigger a software breakpoint
 *        and stop the program.
 */
#define s1_app_assert()  \
    do                   \
    {                    \
        __asm__("BKPT"); \
        while (1)        \
            ;            \
    } while (0);

#endif