Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9dfe7b73c8f3417883feb5ea57097736 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/__Programowanie__/Repozytoria/SDUP_laboratory/lab_7/lab_7.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl5_default
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
