INFO-FLOW: Workspace /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1 opened at Sun Nov 23 17:34:31 IST 2025
Execute     ap_set_clock -name default -period 22 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 22ns.
Execute     set_part xczu19eg-ffvc1760-2-e 
Execute       create_platform xczu19eg-ffvc1760-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/pradyumna/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
Command       create_platform done; 0.43 sec.
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.55 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.64 sec.
Execute   set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
Execute     create_platform xczu19eg-ffvc1760-2-e -board  
Execute     source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 22 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 22 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 197.547 MB.
Execute       set_directive_top omp_reconstruction -name=omp_reconstruction 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src_omp.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src_omp.cpp as C++
Execute       ap_part_info -name xczu19eg-ffvc1760-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang src_omp.cpp -foptimization-record-file=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/pradyumna/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp -hls-platform-db-name=/home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1968.000000_DSP_1968.000000_FF_1045440.000000_LUT_522720.000000_SLICE_65340.000000_URAM_128.000000 -device-name-info=xczu19eg-ffvc1760-2-e > /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.cpp.clang.out.log 2> /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp -hls-platform-db-name=/home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1968.000000_DSP_1968.000000_FF_1045440.000000_LUT_522720.000000_SLICE_65340.000000_URAM_128.000000 -device-name-info=xczu19eg-ffvc1760-2-e > /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/clang.out.log 2> /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.04 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 5.42 sec.
INFO-FLOW: run_clang exec: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu19eg-ffvc1760-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.bc -hls-platform-db-name=/home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1968.000000_DSP_1968.000000_FF_1045440.000000_LUT_522720.000000_SLICE_65340.000000_URAM_128.000000 -device-name-info=xczu19eg-ffvc1760-2-e > /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp.clang.out.log 2> /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.31 seconds. CPU system time: 1.58 seconds. Elapsed time: 19.91 seconds; current allocated memory: 202.840 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.g.bc"  
INFO-FLOW: run_clang exec: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/src_omp.g.bc -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.54 sec.
Execute       run_link_or_opt -opt -out /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=omp_reconstruction -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=omp_reconstruction -reflow-float-conversion -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.65 sec.
Execute       run_link_or_opt -out /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=omp_reconstruction 
INFO-FLOW: run_clang exec: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=omp_reconstruction -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=omp_reconstruction -mllvm -hls-db-dir -mllvm /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=22 -x ir /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1968.000000_DSP_1968.000000_FF_1045440.000000_LUT_522720.000000_SLICE_65340.000000_URAM_128.000000 -device-name-info=xczu19eg-ffvc1760-2-e 2> /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,012 Compile/Link /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,012 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,574 Unroll/Inline /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,574 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,377 Performance/Pipeline /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,377 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,857 Optimizations /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,857 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_297_5' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:297:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_277_3' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:277:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_283_4' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:283:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:261:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_8' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:171:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_9' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:173:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_7' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_6' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:152:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_112_1' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:112:20)
INFO: [HLS 214-291] Loop 'load_col' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:34:12)
INFO: [HLS 214-291] Loop 'dot_loop' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:12:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_297_5' (src_omp.cpp:297:27) in function 'omp_reconstruction' completely with a factor of 8 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_277_3' (src_omp.cpp:277:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_283_4' (src_omp.cpp:283:27) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (src_omp.cpp:261:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'zero_col' (src_omp.cpp:228:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'update_r' (src_omp.cpp:242:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_8' (src_omp.cpp:171:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_9' (src_omp.cpp:173:31) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (src_omp.cpp:164:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_2' (src_omp.cpp:125:27) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_3' (src_omp.cpp:131:27) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (src_omp.cpp:112:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'norm_loop' (src_omp.cpp:90:16) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'sub_loop' (src_omp.cpp:79:23) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'init_temp' (src_omp.cpp:63:13) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'copy_loop' (src_omp.cpp:50:16) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'load_col' (src_omp.cpp:34:12) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:12:15) in function 'dot_product_M' completely with a factor of 48 (src_omp.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c++/fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'atom_selection(float*, float (*) [128], int&, float*)' (src_omp.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1. (src_omp.cpp:31:9)
INFO: [HLS 214-248] Applying array_partition to 'temp_atom': Complete partitioning on dimension 1. (src_omp.cpp:60:9)
INFO: [HLS 214-248] Applying array_partition to 'qi': Complete partitioning on dimension 1. (src_omp.cpp:72:20)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 1. (src_omp.cpp:101:9)
INFO: [HLS 214-248] Applying array_partition to 'D': Complete partitioning on dimension 1. (src_omp.cpp:103:9)
INFO: [HLS 214-248] Applying array_partition to 'L_inv': Complete partitioning on dimension 1. (src_omp.cpp:105:9)
INFO: [HLS 214-248] Applying array_partition to 'D_inv': Complete partitioning on dimension 1. (src_omp.cpp:107:9)
INFO: [HLS 214-248] Applying array_partition to 'T': Complete partitioning on dimension 1. (src_omp.cpp:159:12)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Complete partitioning on dimension 1. (src_omp.cpp:189:9)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (src_omp.cpp:192:9)
INFO: [HLS 214-248] Applying array_partition to 'Q': Complete partitioning on dimension 1. (src_omp.cpp:195:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'new_atom': Complete partitioning on dimension 1. (src_omp.cpp:219:16)
INFO: [HLS 214-248] Applying array_partition to 'new_Q': Complete partitioning on dimension 1. (src_omp.cpp:233:16)
INFO: [HLS 214-248] Applying array_partition to 'G': Complete partitioning on dimension 1. (src_omp.cpp:248:12)
INFO: [HLS 214-248] Applying array_partition to 'col_i': Complete partitioning on dimension 1. (src_omp.cpp:257:9)
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1. (src_omp.cpp:257:20)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. (src_omp.cpp:270:12)
INFO: [HLS 214-248] Applying array_partition to 'col_i145': Complete partitioning on dimension 1. (src_omp.cpp:275:9)
INFO: [HLS 214-248] Applying array_partition to 'G_inv': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'y_local' due to pipeline pragma (src_omp.cpp:274:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_0' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_1' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_2' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_3' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_4' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_5' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_6' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_7' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-248] Applying array_partition to 'y_local': Complete partitioning on dimension 1. (src_omp.cpp:282:16)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_0': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_1': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_2': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_3': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_4': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_5': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_6': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_7': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'init_x'(src_omp.cpp:203:13) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:203:13)
INFO: [HLS 214-115] Multiple burst reads of length 6144 and bit width 32 in loop 'load_A_row'(src_omp.cpp:208:17) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:208:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'load_A_row'(src_omp.cpp:208:17) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:208:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.55 seconds. CPU system time: 0.93 seconds. Elapsed time: 8.09 seconds; current allocated memory: 204.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.809 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top omp_reconstruction -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.31 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 213.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 218.453 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.g.1.bc to /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_149_5' (src_omp.cpp:149) in function 'acd_inversion' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_152_6' (src_omp.cpp:152) in function 'acd_inversion' completely: variable loop bound.
Command         transform done; 2.04 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:103:9) to (src_omp.cpp:133:6) in function 'acd_inversion'... converting 23 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'acd_inversion' (src_omp.cpp:101:35)...6 expression(s) balanced.
Command         transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.38 seconds; current allocated memory: 249.844 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'load_A_row' (src_omp.cpp:208:17) in function 'omp_reconstruction' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'compute_G' (src_omp.cpp:253:13) in function 'omp_reconstruction'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_149_5' (src_omp.cpp:149:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'inv_l_loop' (src_omp.cpp:148:17) in function 'acd_inversion' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
Execute           auto_get_db
Command         transform done; 1.78 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.69 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.78 seconds; current allocated memory: 450.965 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.68 sec.
Command     elaborate done; 34.69 sec.
Execute     ap_eval exec zip -j /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'omp_reconstruction' ...
Execute       ap_set_top_model omp_reconstruction 
WARNING: [SYN 201-103] Legalizing function name 'dot_product_M.1' to 'dot_product_M_1'.
Execute       get_model_list omp_reconstruction -filter all-wo-channel -topdown 
Execute       preproc_iomode -model omp_reconstruction 
Execute       preproc_iomode -model omp_reconstruction_Pipeline_map_out 
Execute       preproc_iomode -model omp_reconstruction_Pipeline_mult_theta 
Execute       preproc_iomode -model acd_inversion 
Execute       preproc_iomode -model acd_inversion_Pipeline_calc_Ginv 
Execute       preproc_iomode -model acd_inversion_Pipeline_calc_T 
Execute       preproc_iomode -model acd_inversion_Pipeline_inv_d_loop 
Execute       preproc_iomode -model acd_inversion_Pipeline_init_mats 
Execute       preproc_iomode -model omp_reconstruction_Pipeline_compute_b 
Execute       preproc_iomode -model dot_product_M.1 
Execute       preproc_iomode -model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
Execute       preproc_iomode -model gram_schmidt 
Execute       preproc_iomode -model atom_selection 
Execute       preproc_iomode -model atom_selection_Pipeline_atom_loop 
Execute       preproc_iomode -model dot_product_M 
Execute       preproc_iomode -model omp_reconstruction_Pipeline_load_A_col 
Execute       preproc_iomode -model omp_reconstruction_Pipeline_init_x 
Execute       get_model_list omp_reconstruction -filter all-wo-channel 
INFO-FLOW: Model list for configure: omp_reconstruction_Pipeline_init_x omp_reconstruction_Pipeline_load_A_col dot_product_M atom_selection_Pipeline_atom_loop atom_selection gram_schmidt omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 dot_product_M.1 omp_reconstruction_Pipeline_compute_b acd_inversion_Pipeline_init_mats acd_inversion_Pipeline_inv_d_loop acd_inversion_Pipeline_calc_T acd_inversion_Pipeline_calc_Ginv acd_inversion omp_reconstruction_Pipeline_mult_theta omp_reconstruction_Pipeline_map_out omp_reconstruction
INFO-FLOW: Configuring Module : omp_reconstruction_Pipeline_init_x ...
Execute       set_default_model omp_reconstruction_Pipeline_init_x 
Execute       apply_spec_resource_limit omp_reconstruction_Pipeline_init_x 
INFO-FLOW: Configuring Module : omp_reconstruction_Pipeline_load_A_col ...
Execute       set_default_model omp_reconstruction_Pipeline_load_A_col 
Execute       apply_spec_resource_limit omp_reconstruction_Pipeline_load_A_col 
INFO-FLOW: Configuring Module : dot_product_M ...
Execute       set_default_model dot_product_M 
Execute       apply_spec_resource_limit dot_product_M 
INFO-FLOW: Configuring Module : atom_selection_Pipeline_atom_loop ...
Execute       set_default_model atom_selection_Pipeline_atom_loop 
Execute       apply_spec_resource_limit atom_selection_Pipeline_atom_loop 
INFO-FLOW: Configuring Module : atom_selection ...
Execute       set_default_model atom_selection 
Execute       apply_spec_resource_limit atom_selection 
INFO-FLOW: Configuring Module : gram_schmidt ...
Execute       set_default_model gram_schmidt 
Execute       apply_spec_resource_limit gram_schmidt 
INFO-FLOW: Configuring Module : omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 ...
Execute       set_default_model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
Execute       apply_spec_resource_limit omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
INFO-FLOW: Configuring Module : dot_product_M.1 ...
Execute       set_default_model dot_product_M.1 
Execute       apply_spec_resource_limit dot_product_M.1 
INFO-FLOW: Configuring Module : omp_reconstruction_Pipeline_compute_b ...
Execute       set_default_model omp_reconstruction_Pipeline_compute_b 
Execute       apply_spec_resource_limit omp_reconstruction_Pipeline_compute_b 
INFO-FLOW: Configuring Module : acd_inversion_Pipeline_init_mats ...
Execute       set_default_model acd_inversion_Pipeline_init_mats 
Execute       apply_spec_resource_limit acd_inversion_Pipeline_init_mats 
INFO-FLOW: Configuring Module : acd_inversion_Pipeline_inv_d_loop ...
Execute       set_default_model acd_inversion_Pipeline_inv_d_loop 
Execute       apply_spec_resource_limit acd_inversion_Pipeline_inv_d_loop 
INFO-FLOW: Configuring Module : acd_inversion_Pipeline_calc_T ...
Execute       set_default_model acd_inversion_Pipeline_calc_T 
Execute       apply_spec_resource_limit acd_inversion_Pipeline_calc_T 
INFO-FLOW: Configuring Module : acd_inversion_Pipeline_calc_Ginv ...
Execute       set_default_model acd_inversion_Pipeline_calc_Ginv 
Execute       apply_spec_resource_limit acd_inversion_Pipeline_calc_Ginv 
INFO-FLOW: Configuring Module : acd_inversion ...
Execute       set_default_model acd_inversion 
Execute       apply_spec_resource_limit acd_inversion 
INFO-FLOW: Configuring Module : omp_reconstruction_Pipeline_mult_theta ...
Execute       set_default_model omp_reconstruction_Pipeline_mult_theta 
Execute       apply_spec_resource_limit omp_reconstruction_Pipeline_mult_theta 
INFO-FLOW: Configuring Module : omp_reconstruction_Pipeline_map_out ...
Execute       set_default_model omp_reconstruction_Pipeline_map_out 
Execute       apply_spec_resource_limit omp_reconstruction_Pipeline_map_out 
INFO-FLOW: Configuring Module : omp_reconstruction ...
Execute       set_default_model omp_reconstruction 
Execute       apply_spec_resource_limit omp_reconstruction 
INFO-FLOW: Model list for preprocess: omp_reconstruction_Pipeline_init_x omp_reconstruction_Pipeline_load_A_col dot_product_M atom_selection_Pipeline_atom_loop atom_selection gram_schmidt omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 dot_product_M.1 omp_reconstruction_Pipeline_compute_b acd_inversion_Pipeline_init_mats acd_inversion_Pipeline_inv_d_loop acd_inversion_Pipeline_calc_T acd_inversion_Pipeline_calc_Ginv acd_inversion omp_reconstruction_Pipeline_mult_theta omp_reconstruction_Pipeline_map_out omp_reconstruction
INFO-FLOW: Preprocessing Module: omp_reconstruction_Pipeline_init_x ...
Execute       set_default_model omp_reconstruction_Pipeline_init_x 
Execute       cdfg_preprocess -model omp_reconstruction_Pipeline_init_x 
Execute       rtl_gen_preprocess omp_reconstruction_Pipeline_init_x 
INFO-FLOW: Preprocessing Module: omp_reconstruction_Pipeline_load_A_col ...
Execute       set_default_model omp_reconstruction_Pipeline_load_A_col 
Execute       cdfg_preprocess -model omp_reconstruction_Pipeline_load_A_col 
Execute       rtl_gen_preprocess omp_reconstruction_Pipeline_load_A_col 
INFO-FLOW: Preprocessing Module: dot_product_M ...
Execute       set_default_model dot_product_M 
Execute       cdfg_preprocess -model dot_product_M 
Execute       rtl_gen_preprocess dot_product_M 
INFO-FLOW: Preprocessing Module: atom_selection_Pipeline_atom_loop ...
Execute       set_default_model atom_selection_Pipeline_atom_loop 
Execute       cdfg_preprocess -model atom_selection_Pipeline_atom_loop 
Execute       rtl_gen_preprocess atom_selection_Pipeline_atom_loop 
INFO-FLOW: Preprocessing Module: atom_selection ...
Execute       set_default_model atom_selection 
Execute       cdfg_preprocess -model atom_selection 
Execute       rtl_gen_preprocess atom_selection 
INFO-FLOW: Preprocessing Module: gram_schmidt ...
Execute       set_default_model gram_schmidt 
Execute       cdfg_preprocess -model gram_schmidt 
Execute       rtl_gen_preprocess gram_schmidt 
INFO-FLOW: Preprocessing Module: omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 ...
Execute       set_default_model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
Execute       cdfg_preprocess -model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
Execute       rtl_gen_preprocess omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
INFO-FLOW: Preprocessing Module: dot_product_M.1 ...
Execute       set_default_model dot_product_M.1 
Execute       cdfg_preprocess -model dot_product_M.1 
Execute       rtl_gen_preprocess dot_product_M.1 
INFO-FLOW: Preprocessing Module: omp_reconstruction_Pipeline_compute_b ...
Execute       set_default_model omp_reconstruction_Pipeline_compute_b 
Execute       cdfg_preprocess -model omp_reconstruction_Pipeline_compute_b 
Execute       rtl_gen_preprocess omp_reconstruction_Pipeline_compute_b 
INFO-FLOW: Preprocessing Module: acd_inversion_Pipeline_init_mats ...
Execute       set_default_model acd_inversion_Pipeline_init_mats 
Execute       cdfg_preprocess -model acd_inversion_Pipeline_init_mats 
Execute       rtl_gen_preprocess acd_inversion_Pipeline_init_mats 
INFO-FLOW: Preprocessing Module: acd_inversion_Pipeline_inv_d_loop ...
Execute       set_default_model acd_inversion_Pipeline_inv_d_loop 
Execute       cdfg_preprocess -model acd_inversion_Pipeline_inv_d_loop 
Execute       rtl_gen_preprocess acd_inversion_Pipeline_inv_d_loop 
INFO-FLOW: Preprocessing Module: acd_inversion_Pipeline_calc_T ...
Execute       set_default_model acd_inversion_Pipeline_calc_T 
Execute       cdfg_preprocess -model acd_inversion_Pipeline_calc_T 
Execute       rtl_gen_preprocess acd_inversion_Pipeline_calc_T 
INFO-FLOW: Preprocessing Module: acd_inversion_Pipeline_calc_Ginv ...
Execute       set_default_model acd_inversion_Pipeline_calc_Ginv 
Execute       cdfg_preprocess -model acd_inversion_Pipeline_calc_Ginv 
Execute       rtl_gen_preprocess acd_inversion_Pipeline_calc_Ginv 
INFO-FLOW: Preprocessing Module: acd_inversion ...
Execute       set_default_model acd_inversion 
Execute       cdfg_preprocess -model acd_inversion 
Execute       rtl_gen_preprocess acd_inversion 
INFO-FLOW: Preprocessing Module: omp_reconstruction_Pipeline_mult_theta ...
Execute       set_default_model omp_reconstruction_Pipeline_mult_theta 
Execute       cdfg_preprocess -model omp_reconstruction_Pipeline_mult_theta 
Execute       rtl_gen_preprocess omp_reconstruction_Pipeline_mult_theta 
INFO-FLOW: Preprocessing Module: omp_reconstruction_Pipeline_map_out ...
Execute       set_default_model omp_reconstruction_Pipeline_map_out 
Execute       cdfg_preprocess -model omp_reconstruction_Pipeline_map_out 
Execute       rtl_gen_preprocess omp_reconstruction_Pipeline_map_out 
INFO-FLOW: Preprocessing Module: omp_reconstruction ...
Execute       set_default_model omp_reconstruction 
Execute       cdfg_preprocess -model omp_reconstruction 
Command       cdfg_preprocess done; 0.17 sec.
Execute       rtl_gen_preprocess omp_reconstruction 
INFO-FLOW: Model list for synthesis: omp_reconstruction_Pipeline_init_x omp_reconstruction_Pipeline_load_A_col dot_product_M atom_selection_Pipeline_atom_loop atom_selection gram_schmidt omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 dot_product_M.1 omp_reconstruction_Pipeline_compute_b acd_inversion_Pipeline_init_mats acd_inversion_Pipeline_inv_d_loop acd_inversion_Pipeline_calc_T acd_inversion_Pipeline_calc_Ginv acd_inversion omp_reconstruction_Pipeline_mult_theta omp_reconstruction_Pipeline_map_out omp_reconstruction
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model omp_reconstruction_Pipeline_init_x 
Execute       schedule -model omp_reconstruction_Pipeline_init_x 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.51 seconds; current allocated memory: 453.562 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_init_x.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_init_x.sched.adb -f 
INFO-FLOW: Finish scheduling omp_reconstruction_Pipeline_init_x.
Execute       set_default_model omp_reconstruction_Pipeline_init_x 
Execute       bind -model omp_reconstruction_Pipeline_init_x 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 453.562 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_init_x.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_init_x.bind.adb -f 
INFO-FLOW: Finish binding omp_reconstruction_Pipeline_init_x.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model omp_reconstruction_Pipeline_load_A_col 
Execute       schedule -model omp_reconstruction_Pipeline_load_A_col 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_A_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_A_col'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 456.066 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_load_A_col.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_load_A_col.sched.adb -f 
INFO-FLOW: Finish scheduling omp_reconstruction_Pipeline_load_A_col.
Execute       set_default_model omp_reconstruction_Pipeline_load_A_col 
Execute       bind -model omp_reconstruction_Pipeline_load_A_col 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 456.066 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_load_A_col.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_load_A_col.bind.adb -f 
INFO-FLOW: Finish binding omp_reconstruction_Pipeline_load_A_col.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dot_product_M 
Execute       schedule -model dot_product_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 98, function 'dot_product_M'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.87 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0 seconds. Elapsed time: 1.9 seconds; current allocated memory: 456.941 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.64 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M.sched.adb -f 
INFO-FLOW: Finish scheduling dot_product_M.
Execute       set_default_model dot_product_M 
Execute       bind -model dot_product_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 456.941 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M.bind.adb -f 
INFO-FLOW: Finish binding dot_product_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model atom_selection_Pipeline_atom_loop 
Execute       schedule -model atom_selection_Pipeline_atom_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'atom_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 101, loop 'atom_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 459.059 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection_Pipeline_atom_loop.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.66 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection_Pipeline_atom_loop.sched.adb -f 
INFO-FLOW: Finish scheduling atom_selection_Pipeline_atom_loop.
Execute       set_default_model atom_selection_Pipeline_atom_loop 
Execute       bind -model atom_selection_Pipeline_atom_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 462.688 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection_Pipeline_atom_loop.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection_Pipeline_atom_loop.bind.adb -f 
INFO-FLOW: Finish binding atom_selection_Pipeline_atom_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model atom_selection 
Execute       schedule -model atom_selection 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 464.902 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection.sched.adb -f 
INFO-FLOW: Finish scheduling atom_selection.
Execute       set_default_model atom_selection 
Execute       bind -model atom_selection 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 464.902 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection.bind.adb -f 
INFO-FLOW: Finish binding atom_selection.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model gram_schmidt 
Execute       schedule -model gram_schmidt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.37 seconds; current allocated memory: 507.438 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/gram_schmidt.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 1.61 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/gram_schmidt.sched.adb -f 
INFO-FLOW: Finish scheduling gram_schmidt.
Execute       set_default_model gram_schmidt 
Execute       bind -model gram_schmidt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.82 seconds; current allocated memory: 507.438 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/gram_schmidt.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/gram_schmidt.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding gram_schmidt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
Execute       schedule -model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_G_VITIS_LOOP_254_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 100, loop 'compute_G_VITIS_LOOP_254_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 507.438 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.68 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.sched.adb -f 
INFO-FLOW: Finish scheduling omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.
Execute       set_default_model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
Execute       bind -model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 507.438 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.bind.adb -f 
INFO-FLOW: Finish binding omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dot_product_M.1 
Execute       schedule -model dot_product_M.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 98, function 'dot_product_M.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.74 seconds. CPU system time: 0 seconds. Elapsed time: 7.74 seconds; current allocated memory: 507.438 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M_1.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.64 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M_1.sched.adb -f 
INFO-FLOW: Finish scheduling dot_product_M.1.
Execute       set_default_model dot_product_M.1 
Execute       bind -model dot_product_M.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 507.438 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M_1.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M_1.bind.adb -f 
INFO-FLOW: Finish binding dot_product_M.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model omp_reconstruction_Pipeline_compute_b 
Execute       schedule -model omp_reconstruction_Pipeline_compute_b 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 100, loop 'compute_b'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 507.438 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_b.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.66 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_b.sched.adb -f 
INFO-FLOW: Finish scheduling omp_reconstruction_Pipeline_compute_b.
Execute       set_default_model omp_reconstruction_Pipeline_compute_b 
Execute       bind -model omp_reconstruction_Pipeline_compute_b 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 507.438 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_b.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_b.bind.adb -f 
INFO-FLOW: Finish binding omp_reconstruction_Pipeline_compute_b.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model acd_inversion_Pipeline_init_mats 
Execute       schedule -model acd_inversion_Pipeline_init_mats 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_mats'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_mats'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 510.363 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_init_mats.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_init_mats.sched.adb -f 
INFO-FLOW: Finish scheduling acd_inversion_Pipeline_init_mats.
Execute       set_default_model acd_inversion_Pipeline_init_mats 
Execute       bind -model acd_inversion_Pipeline_init_mats 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 510.363 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_init_mats.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_init_mats.bind.adb -f 
INFO-FLOW: Finish binding acd_inversion_Pipeline_init_mats.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model acd_inversion_Pipeline_inv_d_loop 
Execute       schedule -model acd_inversion_Pipeline_inv_d_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inv_d_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'inv_d_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 511.070 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_inv_d_loop.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_inv_d_loop.sched.adb -f 
INFO-FLOW: Finish scheduling acd_inversion_Pipeline_inv_d_loop.
Execute       set_default_model acd_inversion_Pipeline_inv_d_loop 
Execute       bind -model acd_inversion_Pipeline_inv_d_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 511.070 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_inv_d_loop.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_inv_d_loop.bind.adb -f 
INFO-FLOW: Finish binding acd_inversion_Pipeline_inv_d_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model acd_inversion_Pipeline_calc_T 
Execute       schedule -model acd_inversion_Pipeline_calc_T 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_T'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'calc_T'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.89 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.92 seconds; current allocated memory: 513.914 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_T.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_T.sched.adb -f 
INFO-FLOW: Finish scheduling acd_inversion_Pipeline_calc_T.
Execute       set_default_model acd_inversion_Pipeline_calc_T 
Execute       bind -model acd_inversion_Pipeline_calc_T 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 513.914 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_T.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_T.bind.adb -f 
INFO-FLOW: Finish binding acd_inversion_Pipeline_calc_T.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_Ginv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model acd_inversion_Pipeline_calc_Ginv 
Execute       schedule -model acd_inversion_Pipeline_calc_Ginv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_Ginv'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'calc_Ginv'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.04 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.08 seconds; current allocated memory: 517.477 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_Ginv.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_Ginv.sched.adb -f 
INFO-FLOW: Finish scheduling acd_inversion_Pipeline_calc_Ginv.
Execute       set_default_model acd_inversion_Pipeline_calc_Ginv 
Execute       bind -model acd_inversion_Pipeline_calc_Ginv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 517.477 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_Ginv.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_Ginv.bind.adb -f 
INFO-FLOW: Finish binding acd_inversion_Pipeline_calc_Ginv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model acd_inversion 
Execute       schedule -model acd_inversion 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_149_5': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.85 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.92 seconds. CPU system time: 0 seconds. Elapsed time: 7.93 seconds; current allocated memory: 527.469 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.9 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion.sched.adb -f 
INFO-FLOW: Finish scheduling acd_inversion.
Execute       set_default_model acd_inversion 
Execute       bind -model acd_inversion 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.65 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 527.469 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion.bind.adb -f 
INFO-FLOW: Finish binding acd_inversion.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model omp_reconstruction_Pipeline_mult_theta 
Execute       schedule -model omp_reconstruction_Pipeline_mult_theta 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mult_theta'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'mult_theta'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.68 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0.01 seconds. Elapsed time: 6 seconds; current allocated memory: 527.469 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_mult_theta.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_mult_theta.sched.adb -f 
INFO-FLOW: Finish scheduling omp_reconstruction_Pipeline_mult_theta.
Execute       set_default_model omp_reconstruction_Pipeline_mult_theta 
Execute       bind -model omp_reconstruction_Pipeline_mult_theta 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 527.469 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_mult_theta.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_mult_theta.bind.adb -f 
INFO-FLOW: Finish binding omp_reconstruction_Pipeline_mult_theta.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model omp_reconstruction_Pipeline_map_out 
Execute       schedule -model omp_reconstruction_Pipeline_map_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'map_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'map_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 527.469 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_map_out.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_map_out.sched.adb -f 
INFO-FLOW: Finish scheduling omp_reconstruction_Pipeline_map_out.
Execute       set_default_model omp_reconstruction_Pipeline_map_out 
Execute       bind -model omp_reconstruction_Pipeline_map_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 527.469 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_map_out.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_map_out.bind.adb -f 
INFO-FLOW: Finish binding omp_reconstruction_Pipeline_map_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model omp_reconstruction 
Execute       schedule -model omp_reconstruction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.48 seconds; current allocated memory: 546.387 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 1.28 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.sched.adb -f 
INFO-FLOW: Finish scheduling omp_reconstruction.
Execute       set_default_model omp_reconstruction 
Execute       bind -model omp_reconstruction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.1 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.47 seconds. CPU system time: 0 seconds. Elapsed time: 2.47 seconds; current allocated memory: 546.387 MB.
Execute       syn_report -verbosereport -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding omp_reconstruction.
Execute       get_model_list omp_reconstruction -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess omp_reconstruction_Pipeline_init_x 
Execute       rtl_gen_preprocess omp_reconstruction_Pipeline_load_A_col 
Execute       rtl_gen_preprocess dot_product_M 
Execute       rtl_gen_preprocess atom_selection_Pipeline_atom_loop 
Execute       rtl_gen_preprocess atom_selection 
Execute       rtl_gen_preprocess gram_schmidt 
Execute       rtl_gen_preprocess omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
Execute       rtl_gen_preprocess dot_product_M.1 
Execute       rtl_gen_preprocess omp_reconstruction_Pipeline_compute_b 
Execute       rtl_gen_preprocess acd_inversion_Pipeline_init_mats 
Execute       rtl_gen_preprocess acd_inversion_Pipeline_inv_d_loop 
Execute       rtl_gen_preprocess acd_inversion_Pipeline_calc_T 
Execute       rtl_gen_preprocess acd_inversion_Pipeline_calc_Ginv 
Execute       rtl_gen_preprocess acd_inversion 
Execute       rtl_gen_preprocess omp_reconstruction_Pipeline_mult_theta 
Execute       rtl_gen_preprocess omp_reconstruction_Pipeline_map_out 
Execute       rtl_gen_preprocess omp_reconstruction 
INFO-FLOW: Model list for RTL generation: omp_reconstruction_Pipeline_init_x omp_reconstruction_Pipeline_load_A_col dot_product_M atom_selection_Pipeline_atom_loop atom_selection gram_schmidt omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 dot_product_M.1 omp_reconstruction_Pipeline_compute_b acd_inversion_Pipeline_init_mats acd_inversion_Pipeline_inv_d_loop acd_inversion_Pipeline_calc_T acd_inversion_Pipeline_calc_Ginv acd_inversion omp_reconstruction_Pipeline_mult_theta omp_reconstruction_Pipeline_map_out omp_reconstruction
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model omp_reconstruction_Pipeline_init_x -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_init_x.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_init_x' pipeline 'init_x' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_init_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 546.840 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl omp_reconstruction_Pipeline_init_x -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_omp_reconstruction_Pipeline_init_x 
Execute       gen_rtl omp_reconstruction_Pipeline_init_x -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_omp_reconstruction_Pipeline_init_x 
Execute       syn_report -csynth -model omp_reconstruction_Pipeline_init_x -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_Pipeline_init_x_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model omp_reconstruction_Pipeline_init_x -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_Pipeline_init_x_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model omp_reconstruction_Pipeline_init_x -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_init_x.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -model omp_reconstruction_Pipeline_init_x -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_init_x.adb 
Execute       db_write -model omp_reconstruction_Pipeline_init_x -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info omp_reconstruction_Pipeline_init_x -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_init_x 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model omp_reconstruction_Pipeline_load_A_col -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_load_A_col.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_load_A_col' pipeline 'load_A_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_load_A_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 548.832 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl omp_reconstruction_Pipeline_load_A_col -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_omp_reconstruction_Pipeline_load_A_col 
Execute       gen_rtl omp_reconstruction_Pipeline_load_A_col -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_omp_reconstruction_Pipeline_load_A_col 
Execute       syn_report -csynth -model omp_reconstruction_Pipeline_load_A_col -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_Pipeline_load_A_col_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model omp_reconstruction_Pipeline_load_A_col -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_Pipeline_load_A_col_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model omp_reconstruction_Pipeline_load_A_col -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_load_A_col.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -model omp_reconstruction_Pipeline_load_A_col -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_load_A_col.adb 
Execute       db_write -model omp_reconstruction_Pipeline_load_A_col -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info omp_reconstruction_Pipeline_load_A_col -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_load_A_col 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dot_product_M -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M' is 75328 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 559.855 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl dot_product_M -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_dot_product_M 
Execute       gen_rtl dot_product_M -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_dot_product_M 
Execute       syn_report -csynth -model dot_product_M -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/dot_product_M_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.27 sec.
Execute       syn_report -rtlxml -model dot_product_M -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/dot_product_M_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model dot_product_M -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.28 sec.
Execute       db_write -model dot_product_M -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M.adb 
Command       db_write done; 0.15 sec.
Execute       db_write -model dot_product_M -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dot_product_M -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model atom_selection_Pipeline_atom_loop -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection_Pipeline_atom_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atom_selection_Pipeline_atom_loop' pipeline 'atom_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection_Pipeline_atom_loop'.
Command       create_rtl_model done; 0.51 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 584.672 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl atom_selection_Pipeline_atom_loop -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_atom_selection_Pipeline_atom_loop 
Execute       gen_rtl atom_selection_Pipeline_atom_loop -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_atom_selection_Pipeline_atom_loop 
Execute       syn_report -csynth -model atom_selection_Pipeline_atom_loop -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/atom_selection_Pipeline_atom_loop_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model atom_selection_Pipeline_atom_loop -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/atom_selection_Pipeline_atom_loop_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model atom_selection_Pipeline_atom_loop -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection_Pipeline_atom_loop.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.19 sec.
Execute       db_write -model atom_selection_Pipeline_atom_loop -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection_Pipeline_atom_loop.adb 
Execute       db_write -model atom_selection_Pipeline_atom_loop -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info atom_selection_Pipeline_atom_loop -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection_Pipeline_atom_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model atom_selection -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 594.105 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl atom_selection -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_atom_selection 
Execute       gen_rtl atom_selection -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_atom_selection 
Execute       syn_report -csynth -model atom_selection -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/atom_selection_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model atom_selection -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/atom_selection_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model atom_selection -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -model atom_selection -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection.adb 
Execute       db_write -model atom_selection -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info atom_selection -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model gram_schmidt -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/gram_schmidt.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gram_schmidt'.
Command       create_rtl_model done; 0.68 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 620.219 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl gram_schmidt -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_gram_schmidt 
Execute       gen_rtl gram_schmidt -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_gram_schmidt 
Execute       syn_report -csynth -model gram_schmidt -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/gram_schmidt_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model gram_schmidt -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/gram_schmidt_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model gram_schmidt -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/gram_schmidt.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.45 sec.
Execute       db_write -model gram_schmidt -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/gram_schmidt.adb 
Command       db_write done; 0.17 sec.
Execute       db_write -model gram_schmidt -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info gram_schmidt -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/gram_schmidt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1' pipeline 'compute_G_VITIS_LOOP_254_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1'.
Command       create_rtl_model done; 0.5 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.58 seconds; current allocated memory: 674.973 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
Execute       gen_rtl omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
Execute       syn_report -csynth -model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.adb 
Execute       db_write -model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dot_product_M.1 -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M_1' is 75264 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M_1'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 682.797 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl dot_product_M.1 -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_dot_product_M_1 
Execute       gen_rtl dot_product_M.1 -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_dot_product_M_1 
Execute       syn_report -csynth -model dot_product_M.1 -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/dot_product_M_1_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.27 sec.
Execute       syn_report -rtlxml -model dot_product_M.1 -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/dot_product_M_1_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model dot_product_M.1 -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M_1.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.29 sec.
Execute       db_write -model dot_product_M.1 -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M_1.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model dot_product_M.1 -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dot_product_M.1 -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model omp_reconstruction_Pipeline_compute_b -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_b.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_b' pipeline 'compute_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_b'.
Command       create_rtl_model done; 0.51 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 707.828 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl omp_reconstruction_Pipeline_compute_b -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_omp_reconstruction_Pipeline_compute_b 
Execute       gen_rtl omp_reconstruction_Pipeline_compute_b -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_omp_reconstruction_Pipeline_compute_b 
Execute       syn_report -csynth -model omp_reconstruction_Pipeline_compute_b -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_Pipeline_compute_b_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model omp_reconstruction_Pipeline_compute_b -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_Pipeline_compute_b_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model omp_reconstruction_Pipeline_compute_b -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_b.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -model omp_reconstruction_Pipeline_compute_b -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_b.adb 
Execute       db_write -model omp_reconstruction_Pipeline_compute_b -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info omp_reconstruction_Pipeline_compute_b -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_b 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model acd_inversion_Pipeline_init_mats -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_init_mats.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_init_mats'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 711.312 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl acd_inversion_Pipeline_init_mats -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_acd_inversion_Pipeline_init_mats 
Execute       gen_rtl acd_inversion_Pipeline_init_mats -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_acd_inversion_Pipeline_init_mats 
Execute       syn_report -csynth -model acd_inversion_Pipeline_init_mats -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/acd_inversion_Pipeline_init_mats_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model acd_inversion_Pipeline_init_mats -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/acd_inversion_Pipeline_init_mats_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model acd_inversion_Pipeline_init_mats -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_init_mats.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -model acd_inversion_Pipeline_init_mats -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_init_mats.adb 
Execute       db_write -model acd_inversion_Pipeline_init_mats -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info acd_inversion_Pipeline_init_mats -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_init_mats 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model acd_inversion_Pipeline_inv_d_loop -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_inv_d_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_inv_d_loop' pipeline 'inv_d_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_inv_d_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 718.180 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl acd_inversion_Pipeline_inv_d_loop -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_acd_inversion_Pipeline_inv_d_loop 
Execute       gen_rtl acd_inversion_Pipeline_inv_d_loop -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_acd_inversion_Pipeline_inv_d_loop 
Execute       syn_report -csynth -model acd_inversion_Pipeline_inv_d_loop -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/acd_inversion_Pipeline_inv_d_loop_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model acd_inversion_Pipeline_inv_d_loop -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/acd_inversion_Pipeline_inv_d_loop_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model acd_inversion_Pipeline_inv_d_loop -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_inv_d_loop.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -model acd_inversion_Pipeline_inv_d_loop -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_inv_d_loop.adb 
Execute       db_write -model acd_inversion_Pipeline_inv_d_loop -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info acd_inversion_Pipeline_inv_d_loop -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_inv_d_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model acd_inversion_Pipeline_calc_T -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_T.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_T' pipeline 'calc_T' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_T'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 720.863 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl acd_inversion_Pipeline_calc_T -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_acd_inversion_Pipeline_calc_T 
Execute       gen_rtl acd_inversion_Pipeline_calc_T -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_acd_inversion_Pipeline_calc_T 
Execute       syn_report -csynth -model acd_inversion_Pipeline_calc_T -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/acd_inversion_Pipeline_calc_T_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model acd_inversion_Pipeline_calc_T -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/acd_inversion_Pipeline_calc_T_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model acd_inversion_Pipeline_calc_T -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_T.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -model acd_inversion_Pipeline_calc_T -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_T.adb 
Execute       db_write -model acd_inversion_Pipeline_calc_T -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info acd_inversion_Pipeline_calc_T -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_T 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_Ginv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model acd_inversion_Pipeline_calc_Ginv -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_Ginv.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_Ginv' pipeline 'calc_Ginv' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_0': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_Ginv'.
INFO: [RTMG 210-279] Implementing memory 'omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 732.539 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl acd_inversion_Pipeline_calc_Ginv -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_acd_inversion_Pipeline_calc_Ginv 
Execute       gen_rtl acd_inversion_Pipeline_calc_Ginv -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_acd_inversion_Pipeline_calc_Ginv 
Execute       syn_report -csynth -model acd_inversion_Pipeline_calc_Ginv -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/acd_inversion_Pipeline_calc_Ginv_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model acd_inversion_Pipeline_calc_Ginv -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/acd_inversion_Pipeline_calc_Ginv_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model acd_inversion_Pipeline_calc_Ginv -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_Ginv.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -model acd_inversion_Pipeline_calc_Ginv -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_Ginv.adb 
Execute       db_write -model acd_inversion_Pipeline_calc_Ginv -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info acd_inversion_Pipeline_calc_Ginv -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_Ginv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model acd_inversion -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 752.641 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl acd_inversion -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_acd_inversion 
Execute       gen_rtl acd_inversion -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_acd_inversion 
Execute       syn_report -csynth -model acd_inversion -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/acd_inversion_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model acd_inversion -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/acd_inversion_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model acd_inversion -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.37 sec.
Execute       db_write -model acd_inversion -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion.adb 
Command       db_write done; 0.13 sec.
Execute       db_write -model acd_inversion -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info acd_inversion -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model omp_reconstruction_Pipeline_mult_theta -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_mult_theta.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_mult_theta' pipeline 'mult_theta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_mult_theta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 772.668 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl omp_reconstruction_Pipeline_mult_theta -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_omp_reconstruction_Pipeline_mult_theta 
Execute       gen_rtl omp_reconstruction_Pipeline_mult_theta -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_omp_reconstruction_Pipeline_mult_theta 
Execute       syn_report -csynth -model omp_reconstruction_Pipeline_mult_theta -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_Pipeline_mult_theta_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model omp_reconstruction_Pipeline_mult_theta -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_Pipeline_mult_theta_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model omp_reconstruction_Pipeline_mult_theta -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_mult_theta.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -model omp_reconstruction_Pipeline_mult_theta -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_mult_theta.adb 
Execute       db_write -model omp_reconstruction_Pipeline_mult_theta -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info omp_reconstruction_Pipeline_mult_theta -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_mult_theta 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model omp_reconstruction_Pipeline_map_out -top_prefix omp_reconstruction_ -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_map_out.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_map_out' pipeline 'map_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_map_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 775.074 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl omp_reconstruction_Pipeline_map_out -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction_omp_reconstruction_Pipeline_map_out 
Execute       gen_rtl omp_reconstruction_Pipeline_map_out -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction_omp_reconstruction_Pipeline_map_out 
Execute       syn_report -csynth -model omp_reconstruction_Pipeline_map_out -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_Pipeline_map_out_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -rtlxml -model omp_reconstruction_Pipeline_map_out -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_Pipeline_map_out_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -verbosereport -model omp_reconstruction_Pipeline_map_out -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_map_out.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       db_write -model omp_reconstruction_Pipeline_map_out -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_map_out.adb 
Execute       db_write -model omp_reconstruction_Pipeline_map_out -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info omp_reconstruction_Pipeline_map_out -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_map_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model omp_reconstruction -top_prefix  -sub_prefix omp_reconstruction_ -mg_file /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/x_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'omp_reconstruction' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'y', 'A', 'x_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction' is 89841 from HDL expression: (1'b1 == ap_CS_fsm_state17)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Q_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Selected_A_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.67 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.79 seconds; current allocated memory: 813.086 MB.
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       gen_rtl omp_reconstruction -istop -style xilinx -f -lang vhdl -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/vhdl/omp_reconstruction 
Command       gen_rtl done; 0.3 sec.
Execute       gen_rtl omp_reconstruction -istop -style xilinx -f -lang vlog -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/verilog/omp_reconstruction 
Command       gen_rtl done; 0.14 sec.
Execute       syn_report -csynth -model omp_reconstruction -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model omp_reconstruction -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/omp_reconstruction_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model omp_reconstruction -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Command       syn_report done; 0.81 sec.
Execute       db_write -model omp_reconstruction -f -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.adb 
Command       db_write done; 0.24 sec.
Execute       db_write -model omp_reconstruction -bindview -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info omp_reconstruction -p /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction 
Execute       export_constraint_db -f -tool general -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.constraint.tcl 
Execute       syn_report -designview -model omp_reconstruction -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.design.xml 
Command       syn_report done; 1.26 sec.
Execute       syn_report -csynthDesign -model omp_reconstruction -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth.rpt -MHOut /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu19eg-ffvc1760-2-e 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-e -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-e -data family 
Execute       syn_report -wcfg -model omp_reconstruction -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model omp_reconstruction -o /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.protoinst 
Execute       sc_get_clocks omp_reconstruction 
Execute       sc_get_portdomain omp_reconstruction 
INFO-FLOW: Model list for RTL component generation: omp_reconstruction_Pipeline_init_x omp_reconstruction_Pipeline_load_A_col dot_product_M atom_selection_Pipeline_atom_loop atom_selection gram_schmidt omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 dot_product_M.1 omp_reconstruction_Pipeline_compute_b acd_inversion_Pipeline_init_mats acd_inversion_Pipeline_inv_d_loop acd_inversion_Pipeline_calc_T acd_inversion_Pipeline_calc_Ginv acd_inversion omp_reconstruction_Pipeline_mult_theta omp_reconstruction_Pipeline_map_out omp_reconstruction
INFO-FLOW: Handling components in module [omp_reconstruction_Pipeline_init_x] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_init_x.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [omp_reconstruction_Pipeline_load_A_col] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_load_A_col.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dot_product_M] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_0.
INFO-FLOW: Append model omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_0
INFO-FLOW: Found component omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_0.
INFO-FLOW: Append model omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_0
INFO-FLOW: Handling components in module [atom_selection_Pipeline_atom_loop] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection_Pipeline_atom_loop.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1.
INFO-FLOW: Append model omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: Found component omp_reconstruction_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [atom_selection] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection.compgen.tcl 
INFO-FLOW: Handling components in module [gram_schmidt] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/gram_schmidt.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_fsqrt_32ns_32ns_32_5_no_dsp_1.
INFO-FLOW: Append model omp_reconstruction_fsqrt_32ns_32ns_32_5_no_dsp_1
INFO-FLOW: Found component omp_reconstruction_mux_48_6_32_1_1.
INFO-FLOW: Append model omp_reconstruction_mux_48_6_32_1_1
INFO-FLOW: Handling components in module [omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dot_product_M_1] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M_1.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Handling components in module [omp_reconstruction_Pipeline_compute_b] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_b.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [acd_inversion_Pipeline_init_mats] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_init_mats.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [acd_inversion_Pipeline_inv_d_loop] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_inv_d_loop.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_mux_8_3_32_1_1.
INFO-FLOW: Append model omp_reconstruction_mux_8_3_32_1_1
INFO-FLOW: Found component omp_reconstruction_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [acd_inversion_Pipeline_calc_T] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_T.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [acd_inversion_Pipeline_calc_Ginv] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_Ginv.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R.
INFO-FLOW: Append model omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R
INFO-FLOW: Found component omp_reconstruction_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [acd_inversion] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W.
INFO-FLOW: Append model omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [omp_reconstruction_Pipeline_mult_theta] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_mult_theta.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [omp_reconstruction_Pipeline_map_out] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_map_out.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [omp_reconstruction] ... 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.compgen.tcl 
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component omp_reconstruction_fdiv_32ns_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model omp_reconstruction_fdiv_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: Found component omp_reconstruction_A_local_RAM_AUTO_1R1W.
INFO-FLOW: Append model omp_reconstruction_A_local_RAM_AUTO_1R1W
INFO-FLOW: Found component omp_reconstruction_Q_RAM_AUTO_1R1W.
INFO-FLOW: Append model omp_reconstruction_Q_RAM_AUTO_1R1W
INFO-FLOW: Found component omp_reconstruction_Selected_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model omp_reconstruction_Selected_A_RAM_AUTO_1R1W
INFO-FLOW: Found component omp_reconstruction_gmem0_m_axi.
INFO-FLOW: Append model omp_reconstruction_gmem0_m_axi
INFO-FLOW: Found component omp_reconstruction_gmem1_m_axi.
INFO-FLOW: Append model omp_reconstruction_gmem1_m_axi
INFO-FLOW: Found component omp_reconstruction_gmem2_m_axi.
INFO-FLOW: Append model omp_reconstruction_gmem2_m_axi
INFO-FLOW: Found component omp_reconstruction_control_s_axi.
INFO-FLOW: Append model omp_reconstruction_control_s_axi
INFO-FLOW: Append model omp_reconstruction_Pipeline_init_x
INFO-FLOW: Append model omp_reconstruction_Pipeline_load_A_col
INFO-FLOW: Append model dot_product_M
INFO-FLOW: Append model atom_selection_Pipeline_atom_loop
INFO-FLOW: Append model atom_selection
INFO-FLOW: Append model gram_schmidt
INFO-FLOW: Append model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1
INFO-FLOW: Append model dot_product_M_1
INFO-FLOW: Append model omp_reconstruction_Pipeline_compute_b
INFO-FLOW: Append model acd_inversion_Pipeline_init_mats
INFO-FLOW: Append model acd_inversion_Pipeline_inv_d_loop
INFO-FLOW: Append model acd_inversion_Pipeline_calc_T
INFO-FLOW: Append model acd_inversion_Pipeline_calc_Ginv
INFO-FLOW: Append model acd_inversion
INFO-FLOW: Append model omp_reconstruction_Pipeline_mult_theta
INFO-FLOW: Append model omp_reconstruction_Pipeline_map_out
INFO-FLOW: Append model omp_reconstruction
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: omp_reconstruction_flow_control_loop_pipe_sequential_init omp_reconstruction_flow_control_loop_pipe_sequential_init omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_0 omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_0 omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1 omp_reconstruction_flow_control_loop_pipe_sequential_init omp_reconstruction_fsqrt_32ns_32ns_32_5_no_dsp_1 omp_reconstruction_mux_48_6_32_1_1 omp_reconstruction_flow_control_loop_pipe_sequential_init omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_1 omp_reconstruction_flow_control_loop_pipe_sequential_init omp_reconstruction_flow_control_loop_pipe_sequential_init omp_reconstruction_mux_8_3_32_1_1 omp_reconstruction_flow_control_loop_pipe_sequential_init omp_reconstruction_flow_control_loop_pipe_sequential_init omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R omp_reconstruction_flow_control_loop_pipe_sequential_init omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W omp_reconstruction_flow_control_loop_pipe_sequential_init omp_reconstruction_flow_control_loop_pipe_sequential_init omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1 omp_reconstruction_fdiv_32ns_32ns_32_6_no_dsp_1 omp_reconstruction_A_local_RAM_AUTO_1R1W omp_reconstruction_Q_RAM_AUTO_1R1W omp_reconstruction_Selected_A_RAM_AUTO_1R1W omp_reconstruction_gmem0_m_axi omp_reconstruction_gmem1_m_axi omp_reconstruction_gmem2_m_axi omp_reconstruction_control_s_axi omp_reconstruction_Pipeline_init_x omp_reconstruction_Pipeline_load_A_col dot_product_M atom_selection_Pipeline_atom_loop atom_selection gram_schmidt omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 dot_product_M_1 omp_reconstruction_Pipeline_compute_b acd_inversion_Pipeline_init_mats acd_inversion_Pipeline_inv_d_loop acd_inversion_Pipeline_calc_T acd_inversion_Pipeline_calc_Ginv acd_inversion omp_reconstruction_Pipeline_mult_theta omp_reconstruction_Pipeline_map_out omp_reconstruction
INFO-FLOW: Generating /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_0
INFO-FLOW: To file: write model omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_0
INFO-FLOW: To file: write model omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model omp_reconstruction_fsqrt_32ns_32ns_32_5_no_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_mux_48_6_32_1_1
INFO-FLOW: To file: write model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model omp_reconstruction_mux_8_3_32_1_1
INFO-FLOW: To file: write model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R
INFO-FLOW: To file: write model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W
INFO-FLOW: To file: write model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model omp_reconstruction_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_fdiv_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model omp_reconstruction_A_local_RAM_AUTO_1R1W
INFO-FLOW: To file: write model omp_reconstruction_Q_RAM_AUTO_1R1W
INFO-FLOW: To file: write model omp_reconstruction_Selected_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model omp_reconstruction_gmem0_m_axi
INFO-FLOW: To file: write model omp_reconstruction_gmem1_m_axi
INFO-FLOW: To file: write model omp_reconstruction_gmem2_m_axi
INFO-FLOW: To file: write model omp_reconstruction_control_s_axi
INFO-FLOW: To file: write model omp_reconstruction_Pipeline_init_x
INFO-FLOW: To file: write model omp_reconstruction_Pipeline_load_A_col
INFO-FLOW: To file: write model dot_product_M
INFO-FLOW: To file: write model atom_selection_Pipeline_atom_loop
INFO-FLOW: To file: write model atom_selection
INFO-FLOW: To file: write model gram_schmidt
INFO-FLOW: To file: write model omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1
INFO-FLOW: To file: write model dot_product_M_1
INFO-FLOW: To file: write model omp_reconstruction_Pipeline_compute_b
INFO-FLOW: To file: write model acd_inversion_Pipeline_init_mats
INFO-FLOW: To file: write model acd_inversion_Pipeline_inv_d_loop
INFO-FLOW: To file: write model acd_inversion_Pipeline_calc_T
INFO-FLOW: To file: write model acd_inversion_Pipeline_calc_Ginv
INFO-FLOW: To file: write model acd_inversion
INFO-FLOW: To file: write model omp_reconstruction_Pipeline_mult_theta
INFO-FLOW: To file: write model omp_reconstruction_Pipeline_map_out
INFO-FLOW: To file: write model omp_reconstruction
INFO-FLOW: Generating /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=22.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/vlog' tclDir='/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db' modelList='omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_0
omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_0
omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_fsqrt_32ns_32ns_32_5_no_dsp_1
omp_reconstruction_mux_48_6_32_1_1
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_1
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_mux_8_3_32_1_1
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_fdiv_32ns_32ns_32_6_no_dsp_1
omp_reconstruction_A_local_RAM_AUTO_1R1W
omp_reconstruction_Q_RAM_AUTO_1R1W
omp_reconstruction_Selected_A_RAM_AUTO_1R1W
omp_reconstruction_gmem0_m_axi
omp_reconstruction_gmem1_m_axi
omp_reconstruction_gmem2_m_axi
omp_reconstruction_control_s_axi
omp_reconstruction_Pipeline_init_x
omp_reconstruction_Pipeline_load_A_col
dot_product_M
atom_selection_Pipeline_atom_loop
atom_selection
gram_schmidt
omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1
dot_product_M_1
omp_reconstruction_Pipeline_compute_b
acd_inversion_Pipeline_init_mats
acd_inversion_Pipeline_inv_d_loop
acd_inversion_Pipeline_calc_T
acd_inversion_Pipeline_calc_Ginv
acd_inversion
omp_reconstruction_Pipeline_mult_theta
omp_reconstruction_Pipeline_map_out
omp_reconstruction
' expOnly='0'
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-e -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-e -data info -quiet 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_init_x.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_load_A_col.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection_Pipeline_atom_loop.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/gram_schmidt.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-e -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-e -data info -quiet 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M_1.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_b.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_init_mats.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_inv_d_loop.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-e -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-e -data info -quiet 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_T.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_Ginv.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_mult_theta.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_map_out.compgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.52 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.66 seconds; current allocated memory: 842.188 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='omp_reconstruction_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name atom_selection
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_0
omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_0
omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_fsqrt_32ns_32ns_32_5_no_dsp_1
omp_reconstruction_mux_48_6_32_1_1
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_1
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_mux_8_3_32_1_1
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_flow_control_loop_pipe_sequential_init
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1
omp_reconstruction_fdiv_32ns_32ns_32_6_no_dsp_1
omp_reconstruction_A_local_RAM_AUTO_1R1W
omp_reconstruction_Q_RAM_AUTO_1R1W
omp_reconstruction_Selected_A_RAM_AUTO_1R1W
omp_reconstruction_gmem0_m_axi
omp_reconstruction_gmem1_m_axi
omp_reconstruction_gmem2_m_axi
omp_reconstruction_control_s_axi
omp_reconstruction_Pipeline_init_x
omp_reconstruction_Pipeline_load_A_col
dot_product_M
atom_selection_Pipeline_atom_loop
atom_selection
gram_schmidt
omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1
dot_product_M_1
omp_reconstruction_Pipeline_compute_b
acd_inversion_Pipeline_init_mats
acd_inversion_Pipeline_inv_d_loop
acd_inversion_Pipeline_calc_T
acd_inversion_Pipeline_calc_Ginv
acd_inversion
omp_reconstruction_Pipeline_mult_theta
omp_reconstruction_Pipeline_map_out
omp_reconstruction
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.compgen.dataonly.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.compgen.dataonly.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.compgen.dataonly.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_init_x.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_load_A_col.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection_Pipeline_atom_loop.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/atom_selection.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/gram_schmidt.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/dot_product_M_1.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_compute_b.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_init_mats.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_inv_d_loop.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_T.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion_Pipeline_calc_Ginv.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/acd_inversion.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_mult_theta.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction_Pipeline_map_out.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-e -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-e -data info -quiet 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.constraint.tcl 
Execute       sc_get_clocks omp_reconstruction 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/impl/misc/omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_0_ip.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/impl/misc/omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/impl/misc/omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/impl/misc/omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/impl/misc/omp_reconstruction_fdiv_32ns_32ns_32_6_no_dsp_1_ip.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/impl/misc/omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_0_ip.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/impl/misc/omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/impl/misc/omp_reconstruction_fsqrt_32ns_32ns_32_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE omp_reconstruction LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE omp_reconstruction LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE omp_reconstruction LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE omp_reconstruction LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST omp_reconstruction MODULE2INSTS {omp_reconstruction omp_reconstruction omp_reconstruction_Pipeline_init_x grp_omp_reconstruction_Pipeline_init_x_fu_3663 omp_reconstruction_Pipeline_load_A_col grp_omp_reconstruction_Pipeline_load_A_col_fu_3670 atom_selection grp_atom_selection_fu_3726 atom_selection_Pipeline_atom_loop grp_atom_selection_Pipeline_atom_loop_fu_1118 dot_product_M {grp_dot_product_M_fu_1171 grp_dot_product_M_fu_17199 grp_dot_product_M_fu_3927 grp_dot_product_M_fu_1468} gram_schmidt grp_gram_schmidt_fu_3826 omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 grp_omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1_fu_4027 omp_reconstruction_Pipeline_compute_b grp_omp_reconstruction_Pipeline_compute_b_fu_4087 dot_product_M_1 grp_dot_product_M_1_fu_1256 acd_inversion grp_acd_inversion_fu_4195 acd_inversion_Pipeline_init_mats grp_acd_inversion_Pipeline_init_mats_fu_2762 acd_inversion_Pipeline_inv_d_loop grp_acd_inversion_Pipeline_inv_d_loop_fu_2886 acd_inversion_Pipeline_calc_T grp_acd_inversion_Pipeline_calc_T_fu_2906 acd_inversion_Pipeline_calc_Ginv grp_acd_inversion_Pipeline_calc_Ginv_fu_3060 omp_reconstruction_Pipeline_mult_theta grp_omp_reconstruction_Pipeline_mult_theta_fu_4273 omp_reconstruction_Pipeline_map_out grp_omp_reconstruction_Pipeline_map_out_fu_4350} INST2MODULE {omp_reconstruction omp_reconstruction grp_omp_reconstruction_Pipeline_init_x_fu_3663 omp_reconstruction_Pipeline_init_x grp_omp_reconstruction_Pipeline_load_A_col_fu_3670 omp_reconstruction_Pipeline_load_A_col grp_atom_selection_fu_3726 atom_selection grp_atom_selection_Pipeline_atom_loop_fu_1118 atom_selection_Pipeline_atom_loop grp_dot_product_M_fu_1171 dot_product_M grp_gram_schmidt_fu_3826 gram_schmidt grp_dot_product_M_fu_17199 dot_product_M grp_dot_product_M_fu_3927 dot_product_M grp_omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1_fu_4027 omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 grp_dot_product_M_fu_1468 dot_product_M grp_omp_reconstruction_Pipeline_compute_b_fu_4087 omp_reconstruction_Pipeline_compute_b grp_dot_product_M_1_fu_1256 dot_product_M_1 grp_acd_inversion_fu_4195 acd_inversion grp_acd_inversion_Pipeline_init_mats_fu_2762 acd_inversion_Pipeline_init_mats grp_acd_inversion_Pipeline_inv_d_loop_fu_2886 acd_inversion_Pipeline_inv_d_loop grp_acd_inversion_Pipeline_calc_T_fu_2906 acd_inversion_Pipeline_calc_T grp_acd_inversion_Pipeline_calc_Ginv_fu_3060 acd_inversion_Pipeline_calc_Ginv grp_omp_reconstruction_Pipeline_mult_theta_fu_4273 omp_reconstruction_Pipeline_mult_theta grp_omp_reconstruction_Pipeline_map_out_fu_4350 omp_reconstruction_Pipeline_map_out} INSTDATA {omp_reconstruction {DEPTH 1 CHILDREN {grp_omp_reconstruction_Pipeline_init_x_fu_3663 grp_omp_reconstruction_Pipeline_load_A_col_fu_3670 grp_atom_selection_fu_3726 grp_gram_schmidt_fu_3826 grp_dot_product_M_fu_3927 grp_omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1_fu_4027 grp_omp_reconstruction_Pipeline_compute_b_fu_4087 grp_acd_inversion_fu_4195 grp_omp_reconstruction_Pipeline_mult_theta_fu_4273 grp_omp_reconstruction_Pipeline_map_out_fu_4350}} grp_omp_reconstruction_Pipeline_init_x_fu_3663 {DEPTH 2 CHILDREN {}} grp_omp_reconstruction_Pipeline_load_A_col_fu_3670 {DEPTH 2 CHILDREN {}} grp_atom_selection_fu_3726 {DEPTH 2 CHILDREN grp_atom_selection_Pipeline_atom_loop_fu_1118} grp_atom_selection_Pipeline_atom_loop_fu_1118 {DEPTH 3 CHILDREN grp_dot_product_M_fu_1171} grp_dot_product_M_fu_1171 {DEPTH 4 CHILDREN {}} grp_gram_schmidt_fu_3826 {DEPTH 2 CHILDREN grp_dot_product_M_fu_17199} grp_dot_product_M_fu_17199 {DEPTH 3 CHILDREN {}} grp_dot_product_M_fu_3927 {DEPTH 2 CHILDREN {}} grp_omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1_fu_4027 {DEPTH 2 CHILDREN grp_dot_product_M_fu_1468} grp_dot_product_M_fu_1468 {DEPTH 3 CHILDREN {}} grp_omp_reconstruction_Pipeline_compute_b_fu_4087 {DEPTH 2 CHILDREN grp_dot_product_M_1_fu_1256} grp_dot_product_M_1_fu_1256 {DEPTH 3 CHILDREN {}} grp_acd_inversion_fu_4195 {DEPTH 2 CHILDREN {grp_acd_inversion_Pipeline_init_mats_fu_2762 grp_acd_inversion_Pipeline_inv_d_loop_fu_2886 grp_acd_inversion_Pipeline_calc_T_fu_2906 grp_acd_inversion_Pipeline_calc_Ginv_fu_3060}} grp_acd_inversion_Pipeline_init_mats_fu_2762 {DEPTH 3 CHILDREN {}} grp_acd_inversion_Pipeline_inv_d_loop_fu_2886 {DEPTH 3 CHILDREN {}} grp_acd_inversion_Pipeline_calc_T_fu_2906 {DEPTH 3 CHILDREN {}} grp_acd_inversion_Pipeline_calc_Ginv_fu_3060 {DEPTH 3 CHILDREN {}} grp_omp_reconstruction_Pipeline_mult_theta_fu_4273 {DEPTH 2 CHILDREN {}} grp_omp_reconstruction_Pipeline_map_out_fu_4350 {DEPTH 2 CHILDREN {}}} MODULEDATA {omp_reconstruction_Pipeline_init_x {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_fu_89_p2 SOURCE src_omp.cpp:203 VARIABLE add_ln203 LOOP init_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} omp_reconstruction_Pipeline_load_A_col {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_903_p2 SOURCE src_omp.cpp:209 VARIABLE add_ln209 LOOP load_A_col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dot_product_M {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U102 SOURCE src_omp.cpp:14 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U54 SOURCE src_omp.cpp:14 VARIABLE sum LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U103 SOURCE src_omp.cpp:14 VARIABLE mul_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U55 SOURCE src_omp.cpp:14 VARIABLE sum_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U104 SOURCE src_omp.cpp:14 VARIABLE mul_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U56 SOURCE src_omp.cpp:14 VARIABLE sum_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U105 SOURCE src_omp.cpp:14 VARIABLE mul_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U57 SOURCE src_omp.cpp:14 VARIABLE sum_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U106 SOURCE src_omp.cpp:14 VARIABLE mul_4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U58 SOURCE src_omp.cpp:14 VARIABLE sum_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U107 SOURCE src_omp.cpp:14 VARIABLE mul_5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U59 SOURCE src_omp.cpp:14 VARIABLE sum_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U108 SOURCE src_omp.cpp:14 VARIABLE mul_6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U60 SOURCE src_omp.cpp:14 VARIABLE sum_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U109 SOURCE src_omp.cpp:14 VARIABLE mul_7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U61 SOURCE src_omp.cpp:14 VARIABLE sum_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U110 SOURCE src_omp.cpp:14 VARIABLE mul_8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U62 SOURCE src_omp.cpp:14 VARIABLE sum_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U111 SOURCE src_omp.cpp:14 VARIABLE mul_9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U63 SOURCE src_omp.cpp:14 VARIABLE sum_63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U112 SOURCE src_omp.cpp:14 VARIABLE mul_10 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U64 SOURCE src_omp.cpp:14 VARIABLE sum_64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U113 SOURCE src_omp.cpp:14 VARIABLE mul_11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U65 SOURCE src_omp.cpp:14 VARIABLE sum_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U114 SOURCE src_omp.cpp:14 VARIABLE mul_12 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U66 SOURCE src_omp.cpp:14 VARIABLE sum_66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U115 SOURCE src_omp.cpp:14 VARIABLE mul_13 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U67 SOURCE src_omp.cpp:14 VARIABLE sum_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U116 SOURCE src_omp.cpp:14 VARIABLE mul_14 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U68 SOURCE src_omp.cpp:14 VARIABLE sum_68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U117 SOURCE src_omp.cpp:14 VARIABLE mul_15 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U69 SOURCE src_omp.cpp:14 VARIABLE sum_69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U118 SOURCE src_omp.cpp:14 VARIABLE mul_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U70 SOURCE src_omp.cpp:14 VARIABLE sum_70 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U119 SOURCE src_omp.cpp:14 VARIABLE mul_17 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U71 SOURCE src_omp.cpp:14 VARIABLE sum_71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U120 SOURCE src_omp.cpp:14 VARIABLE mul_18 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U72 SOURCE src_omp.cpp:14 VARIABLE sum_72 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U121 SOURCE src_omp.cpp:14 VARIABLE mul_19 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U73 SOURCE src_omp.cpp:14 VARIABLE sum_73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U122 SOURCE src_omp.cpp:14 VARIABLE mul_20 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U74 SOURCE src_omp.cpp:14 VARIABLE sum_74 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U123 SOURCE src_omp.cpp:14 VARIABLE mul_21 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U75 SOURCE src_omp.cpp:14 VARIABLE sum_75 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U124 SOURCE src_omp.cpp:14 VARIABLE mul_22 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U76 SOURCE src_omp.cpp:14 VARIABLE sum_76 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U125 SOURCE src_omp.cpp:14 VARIABLE mul_23 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U77 SOURCE src_omp.cpp:14 VARIABLE sum_77 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U126 SOURCE src_omp.cpp:14 VARIABLE mul_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U78 SOURCE src_omp.cpp:14 VARIABLE sum_78 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U127 SOURCE src_omp.cpp:14 VARIABLE mul_25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U79 SOURCE src_omp.cpp:14 VARIABLE sum_79 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U128 SOURCE src_omp.cpp:14 VARIABLE mul_26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U80 SOURCE src_omp.cpp:14 VARIABLE sum_80 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U129 SOURCE src_omp.cpp:14 VARIABLE mul_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U81 SOURCE src_omp.cpp:14 VARIABLE sum_81 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U130 SOURCE src_omp.cpp:14 VARIABLE mul_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U82 SOURCE src_omp.cpp:14 VARIABLE sum_82 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U131 SOURCE src_omp.cpp:14 VARIABLE mul_29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U83 SOURCE src_omp.cpp:14 VARIABLE sum_83 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U132 SOURCE src_omp.cpp:14 VARIABLE mul_30 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U84 SOURCE src_omp.cpp:14 VARIABLE sum_84 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U133 SOURCE src_omp.cpp:14 VARIABLE mul_31 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U85 SOURCE src_omp.cpp:14 VARIABLE sum_85 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U134 SOURCE src_omp.cpp:14 VARIABLE mul_32 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U86 SOURCE src_omp.cpp:14 VARIABLE sum_86 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U135 SOURCE src_omp.cpp:14 VARIABLE mul_33 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U87 SOURCE src_omp.cpp:14 VARIABLE sum_87 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U136 SOURCE src_omp.cpp:14 VARIABLE mul_34 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U88 SOURCE src_omp.cpp:14 VARIABLE sum_88 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U137 SOURCE src_omp.cpp:14 VARIABLE mul_35 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U89 SOURCE src_omp.cpp:14 VARIABLE sum_89 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U138 SOURCE src_omp.cpp:14 VARIABLE mul_36 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U90 SOURCE src_omp.cpp:14 VARIABLE sum_90 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U139 SOURCE src_omp.cpp:14 VARIABLE mul_37 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U91 SOURCE src_omp.cpp:14 VARIABLE sum_91 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U140 SOURCE src_omp.cpp:14 VARIABLE mul_38 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U92 SOURCE src_omp.cpp:14 VARIABLE sum_92 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U141 SOURCE src_omp.cpp:14 VARIABLE mul_39 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U93 SOURCE src_omp.cpp:14 VARIABLE sum_93 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U142 SOURCE src_omp.cpp:14 VARIABLE mul_40 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U94 SOURCE src_omp.cpp:14 VARIABLE sum_94 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U143 SOURCE src_omp.cpp:14 VARIABLE mul_41 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U95 SOURCE src_omp.cpp:14 VARIABLE sum_95 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U144 SOURCE src_omp.cpp:14 VARIABLE mul_42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U96 SOURCE src_omp.cpp:14 VARIABLE sum_96 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U145 SOURCE src_omp.cpp:14 VARIABLE mul_43 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U97 SOURCE src_omp.cpp:14 VARIABLE sum_97 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U146 SOURCE src_omp.cpp:14 VARIABLE mul_44 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U98 SOURCE src_omp.cpp:14 VARIABLE sum_98 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U147 SOURCE src_omp.cpp:14 VARIABLE mul_45 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U99 SOURCE src_omp.cpp:14 VARIABLE sum_99 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U148 SOURCE src_omp.cpp:14 VARIABLE mul_46 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U100 SOURCE src_omp.cpp:14 VARIABLE sum_100 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U149 SOURCE src_omp.cpp:14 VARIABLE mul_s LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U101 SOURCE src_omp.cpp:14 VARIABLE sum_101 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 240 BRAM 0 URAM 0}} atom_selection_Pipeline_atom_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_1347_p2 SOURCE src_omp.cpp:28 VARIABLE add_ln28 LOOP atom_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} gram_schmidt {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_19449_p2 SOURCE src_omp.cpp:68 VARIABLE add_ln68 LOOP gs_outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_19466_p2 SOURCE src_omp.cpp:75 VARIABLE add_ln75 LOOP load_q BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_5_no_dsp_1_U540 SOURCE /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8 VARIABLE norm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}}} AREA {DSP 0 BRAM 0 URAM 0}} omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_fu_1696_p2 SOURCE src_omp.cpp:253 VARIABLE add_ln253 LOOP compute_G_VITIS_LOOP_254_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_1_fu_1722_p2 SOURCE src_omp.cpp:253 VARIABLE add_ln253_1 LOOP compute_G_VITIS_LOOP_254_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_fu_1852_p2 SOURCE src_omp.cpp:254 VARIABLE add_ln254 LOOP compute_G_VITIS_LOOP_254_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dot_product_M_1 {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U745 SOURCE src_omp.cpp:14 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U697 SOURCE src_omp.cpp:14 VARIABLE sum LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U746 SOURCE src_omp.cpp:14 VARIABLE mul_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U698 SOURCE src_omp.cpp:14 VARIABLE sum_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U747 SOURCE src_omp.cpp:14 VARIABLE mul_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U699 SOURCE src_omp.cpp:14 VARIABLE sum_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U748 SOURCE src_omp.cpp:14 VARIABLE mul_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U700 SOURCE src_omp.cpp:14 VARIABLE sum_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U749 SOURCE src_omp.cpp:14 VARIABLE mul_4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U701 SOURCE src_omp.cpp:14 VARIABLE sum_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U750 SOURCE src_omp.cpp:14 VARIABLE mul_5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U702 SOURCE src_omp.cpp:14 VARIABLE sum_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U751 SOURCE src_omp.cpp:14 VARIABLE mul_6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U703 SOURCE src_omp.cpp:14 VARIABLE sum_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U752 SOURCE src_omp.cpp:14 VARIABLE mul_7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U704 SOURCE src_omp.cpp:14 VARIABLE sum_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U753 SOURCE src_omp.cpp:14 VARIABLE mul_8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U705 SOURCE src_omp.cpp:14 VARIABLE sum_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U754 SOURCE src_omp.cpp:14 VARIABLE mul_9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U706 SOURCE src_omp.cpp:14 VARIABLE sum_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U755 SOURCE src_omp.cpp:14 VARIABLE mul_10 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U707 SOURCE src_omp.cpp:14 VARIABLE sum_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U756 SOURCE src_omp.cpp:14 VARIABLE mul_11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U708 SOURCE src_omp.cpp:14 VARIABLE sum_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U757 SOURCE src_omp.cpp:14 VARIABLE mul_12 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U709 SOURCE src_omp.cpp:14 VARIABLE sum_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U758 SOURCE src_omp.cpp:14 VARIABLE mul_13 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U710 SOURCE src_omp.cpp:14 VARIABLE sum_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U759 SOURCE src_omp.cpp:14 VARIABLE mul_14 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U711 SOURCE src_omp.cpp:14 VARIABLE sum_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U760 SOURCE src_omp.cpp:14 VARIABLE mul_15 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U712 SOURCE src_omp.cpp:14 VARIABLE sum_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U761 SOURCE src_omp.cpp:14 VARIABLE mul_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U713 SOURCE src_omp.cpp:14 VARIABLE sum_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U762 SOURCE src_omp.cpp:14 VARIABLE mul_17 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U714 SOURCE src_omp.cpp:14 VARIABLE sum_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U763 SOURCE src_omp.cpp:14 VARIABLE mul_18 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U715 SOURCE src_omp.cpp:14 VARIABLE sum_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U764 SOURCE src_omp.cpp:14 VARIABLE mul_19 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U716 SOURCE src_omp.cpp:14 VARIABLE sum_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U765 SOURCE src_omp.cpp:14 VARIABLE mul_20 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U717 SOURCE src_omp.cpp:14 VARIABLE sum_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U766 SOURCE src_omp.cpp:14 VARIABLE mul_21 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U718 SOURCE src_omp.cpp:14 VARIABLE sum_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U767 SOURCE src_omp.cpp:14 VARIABLE mul_22 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U719 SOURCE src_omp.cpp:14 VARIABLE sum_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U768 SOURCE src_omp.cpp:14 VARIABLE mul_23 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U720 SOURCE src_omp.cpp:14 VARIABLE sum_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U769 SOURCE src_omp.cpp:14 VARIABLE mul_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U721 SOURCE src_omp.cpp:14 VARIABLE sum_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U770 SOURCE src_omp.cpp:14 VARIABLE mul_25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U722 SOURCE src_omp.cpp:14 VARIABLE sum_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U771 SOURCE src_omp.cpp:14 VARIABLE mul_26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U723 SOURCE src_omp.cpp:14 VARIABLE sum_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U772 SOURCE src_omp.cpp:14 VARIABLE mul_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U724 SOURCE src_omp.cpp:14 VARIABLE sum_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U773 SOURCE src_omp.cpp:14 VARIABLE mul_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U725 SOURCE src_omp.cpp:14 VARIABLE sum_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U774 SOURCE src_omp.cpp:14 VARIABLE mul_29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U726 SOURCE src_omp.cpp:14 VARIABLE sum_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U775 SOURCE src_omp.cpp:14 VARIABLE mul_30 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U727 SOURCE src_omp.cpp:14 VARIABLE sum_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U776 SOURCE src_omp.cpp:14 VARIABLE mul_31 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U728 SOURCE src_omp.cpp:14 VARIABLE sum_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U777 SOURCE src_omp.cpp:14 VARIABLE mul_32 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U729 SOURCE src_omp.cpp:14 VARIABLE sum_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U778 SOURCE src_omp.cpp:14 VARIABLE mul_33 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U730 SOURCE src_omp.cpp:14 VARIABLE sum_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U779 SOURCE src_omp.cpp:14 VARIABLE mul_34 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U731 SOURCE src_omp.cpp:14 VARIABLE sum_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U780 SOURCE src_omp.cpp:14 VARIABLE mul_35 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U732 SOURCE src_omp.cpp:14 VARIABLE sum_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U781 SOURCE src_omp.cpp:14 VARIABLE mul_36 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U733 SOURCE src_omp.cpp:14 VARIABLE sum_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U782 SOURCE src_omp.cpp:14 VARIABLE mul_37 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U734 SOURCE src_omp.cpp:14 VARIABLE sum_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U783 SOURCE src_omp.cpp:14 VARIABLE mul_38 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U735 SOURCE src_omp.cpp:14 VARIABLE sum_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U784 SOURCE src_omp.cpp:14 VARIABLE mul_39 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U736 SOURCE src_omp.cpp:14 VARIABLE sum_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U785 SOURCE src_omp.cpp:14 VARIABLE mul_40 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U737 SOURCE src_omp.cpp:14 VARIABLE sum_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U786 SOURCE src_omp.cpp:14 VARIABLE mul_41 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U738 SOURCE src_omp.cpp:14 VARIABLE sum_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U787 SOURCE src_omp.cpp:14 VARIABLE mul_42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U739 SOURCE src_omp.cpp:14 VARIABLE sum_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U788 SOURCE src_omp.cpp:14 VARIABLE mul_43 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U740 SOURCE src_omp.cpp:14 VARIABLE sum_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U789 SOURCE src_omp.cpp:14 VARIABLE mul_44 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U741 SOURCE src_omp.cpp:14 VARIABLE sum_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U790 SOURCE src_omp.cpp:14 VARIABLE mul_45 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U742 SOURCE src_omp.cpp:14 VARIABLE sum_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U791 SOURCE src_omp.cpp:14 VARIABLE mul_46 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U743 SOURCE src_omp.cpp:14 VARIABLE sum_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U792 SOURCE src_omp.cpp:14 VARIABLE mul_s LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U744 SOURCE src_omp.cpp:14 VARIABLE sum_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 240 BRAM 0 URAM 0}} omp_reconstruction_Pipeline_compute_b {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_1418_p2 SOURCE src_omp.cpp:273 VARIABLE add_ln273 LOOP compute_b BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 240 BRAM 0 URAM 0}} acd_inversion_Pipeline_init_mats {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_1632_p2 SOURCE src_omp.cpp:110 VARIABLE add_ln110 LOOP init_mats BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} acd_inversion_Pipeline_inv_d_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_235_p2 SOURCE src_omp.cpp:143 VARIABLE add_ln143 LOOP inv_d_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} acd_inversion_Pipeline_calc_T {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_1500_p2 SOURCE src_omp.cpp:162 VARIABLE add_ln162 LOOP calc_T BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} acd_inversion_Pipeline_calc_Ginv {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_1918_p2 SOURCE src_omp.cpp:169 VARIABLE add_ln169 LOOP calc_Ginv BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1399 SOURCE src_omp.cpp:174 VARIABLE mul200_12 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1335 SOURCE src_omp.cpp:174 VARIABLE sum_107 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1407 SOURCE src_omp.cpp:174 VARIABLE mul200_13 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1343 SOURCE src_omp.cpp:174 VARIABLE sum_108 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1400 SOURCE src_omp.cpp:174 VARIABLE mul200_1_6 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1336 SOURCE src_omp.cpp:174 VARIABLE sum_115 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1408 SOURCE src_omp.cpp:174 VARIABLE mul200_1_7 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1344 SOURCE src_omp.cpp:174 VARIABLE sum_116 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1401 SOURCE src_omp.cpp:174 VARIABLE mul200_2_6 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1337 SOURCE src_omp.cpp:174 VARIABLE sum_123 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1409 SOURCE src_omp.cpp:174 VARIABLE mul200_2_7 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1345 SOURCE src_omp.cpp:174 VARIABLE sum_124 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1402 SOURCE src_omp.cpp:174 VARIABLE mul200_3_6 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1338 SOURCE src_omp.cpp:174 VARIABLE sum_131 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1410 SOURCE src_omp.cpp:174 VARIABLE mul200_3_7 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1346 SOURCE src_omp.cpp:174 VARIABLE sum_132 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1403 SOURCE src_omp.cpp:174 VARIABLE mul200_4_6 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1339 SOURCE src_omp.cpp:174 VARIABLE sum_139 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1411 SOURCE src_omp.cpp:174 VARIABLE mul200_4_7 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1347 SOURCE src_omp.cpp:174 VARIABLE sum_140 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1404 SOURCE src_omp.cpp:174 VARIABLE mul200_5_6 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1340 SOURCE src_omp.cpp:174 VARIABLE sum_147 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1412 SOURCE src_omp.cpp:174 VARIABLE mul200_5_7 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1348 SOURCE src_omp.cpp:174 VARIABLE sum_148 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1405 SOURCE src_omp.cpp:174 VARIABLE mul200_6_6 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1341 SOURCE src_omp.cpp:174 VARIABLE sum_155 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1413 SOURCE src_omp.cpp:174 VARIABLE mul200_6_7 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1349 SOURCE src_omp.cpp:174 VARIABLE sum_156 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1406 SOURCE src_omp.cpp:174 VARIABLE mul200_7_6 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1342 SOURCE src_omp.cpp:174 VARIABLE sum_163 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1414 SOURCE src_omp.cpp:174 VARIABLE mul200_7_7 LOOP calc_Ginv BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_0_U1350 SOURCE src_omp.cpp:174 VARIABLE sum_164 LOOP calc_Ginv BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME L_inv_02_U SOURCE {} VARIABLE L_inv_02 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 80 BRAM 0 URAM 0}} acd_inversion {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_U SOURCE src_omp.cpp:101 VARIABLE L LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_1_U SOURCE src_omp.cpp:101 VARIABLE L_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_2_U SOURCE src_omp.cpp:101 VARIABLE L_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_3_U SOURCE src_omp.cpp:101 VARIABLE L_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_4_U SOURCE src_omp.cpp:101 VARIABLE L_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_5_U SOURCE src_omp.cpp:101 VARIABLE L_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_6_U SOURCE src_omp.cpp:101 VARIABLE L_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_inv_U SOURCE src_omp.cpp:105 VARIABLE L_inv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_inv_1_U SOURCE src_omp.cpp:105 VARIABLE L_inv_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_inv_2_U SOURCE src_omp.cpp:105 VARIABLE L_inv_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_inv_3_U SOURCE src_omp.cpp:105 VARIABLE L_inv_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_inv_4_U SOURCE src_omp.cpp:105 VARIABLE L_inv_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_inv_5_U SOURCE src_omp.cpp:105 VARIABLE L_inv_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_inv_6_U SOURCE src_omp.cpp:105 VARIABLE L_inv_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_4008_p2 SOURCE src_omp.cpp:121 VARIABLE add_ln121 LOOP decomp_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_fu_4414_p2 SOURCE src_omp.cpp:135 VARIABLE add_ln135 LOOP VITIS_LOOP_135_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_1_fu_4450_p2 SOURCE src_omp.cpp:135 VARIABLE add_ln135_1 LOOP VITIS_LOOP_135_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_2_fu_4512_p2 SOURCE src_omp.cpp:135 VARIABLE add_ln135_2 LOOP VITIS_LOOP_135_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_3_fu_4595_p2 SOURCE src_omp.cpp:135 VARIABLE add_ln135_3 LOOP VITIS_LOOP_135_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_4_fu_4678_p2 SOURCE src_omp.cpp:135 VARIABLE add_ln135_4 LOOP VITIS_LOOP_135_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_5_fu_4761_p2 SOURCE src_omp.cpp:135 VARIABLE add_ln135_5 LOOP VITIS_LOOP_135_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_4907_p2 SOURCE src_omp.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_149_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_4965_p2 SOURCE src_omp.cpp:152 VARIABLE add_ln152 LOOP VITIS_LOOP_152_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_4925_p2 SOURCE src_omp.cpp:148 VARIABLE add_ln148 LOOP inv_l_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME L_inv_02_U SOURCE {} VARIABLE L_inv_02 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 80 BRAM 0 URAM 0}} omp_reconstruction_Pipeline_mult_theta {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_706_p2 SOURCE src_omp.cpp:294 VARIABLE add_ln294 LOOP mult_theta BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} omp_reconstruction_Pipeline_map_out {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_132_p2 SOURCE src_omp.cpp:303 VARIABLE add_ln303 LOOP map_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln306_fu_160_p2 SOURCE src_omp.cpp:306 VARIABLE add_ln306 LOOP map_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} omp_reconstruction {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_U SOURCE src_omp.cpp:189 VARIABLE A_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_1_U SOURCE src_omp.cpp:189 VARIABLE A_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_2_U SOURCE src_omp.cpp:189 VARIABLE A_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_3_U SOURCE src_omp.cpp:189 VARIABLE A_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_4_U SOURCE src_omp.cpp:189 VARIABLE A_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_5_U SOURCE src_omp.cpp:189 VARIABLE A_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_6_U SOURCE src_omp.cpp:189 VARIABLE A_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_7_U SOURCE src_omp.cpp:189 VARIABLE A_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_8_U SOURCE src_omp.cpp:189 VARIABLE A_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_9_U SOURCE src_omp.cpp:189 VARIABLE A_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_10_U SOURCE src_omp.cpp:189 VARIABLE A_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_11_U SOURCE src_omp.cpp:189 VARIABLE A_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_12_U SOURCE src_omp.cpp:189 VARIABLE A_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_13_U SOURCE src_omp.cpp:189 VARIABLE A_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_14_U SOURCE src_omp.cpp:189 VARIABLE A_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_15_U SOURCE src_omp.cpp:189 VARIABLE A_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_16_U SOURCE src_omp.cpp:189 VARIABLE A_local_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_17_U SOURCE src_omp.cpp:189 VARIABLE A_local_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_18_U SOURCE src_omp.cpp:189 VARIABLE A_local_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_19_U SOURCE src_omp.cpp:189 VARIABLE A_local_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_20_U SOURCE src_omp.cpp:189 VARIABLE A_local_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_21_U SOURCE src_omp.cpp:189 VARIABLE A_local_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_22_U SOURCE src_omp.cpp:189 VARIABLE A_local_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_23_U SOURCE src_omp.cpp:189 VARIABLE A_local_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_24_U SOURCE src_omp.cpp:189 VARIABLE A_local_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_25_U SOURCE src_omp.cpp:189 VARIABLE A_local_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_26_U SOURCE src_omp.cpp:189 VARIABLE A_local_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_27_U SOURCE src_omp.cpp:189 VARIABLE A_local_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_28_U SOURCE src_omp.cpp:189 VARIABLE A_local_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_29_U SOURCE src_omp.cpp:189 VARIABLE A_local_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_30_U SOURCE src_omp.cpp:189 VARIABLE A_local_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1886 SOURCE src_omp.cpp:189 VARIABLE A_local_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1838 SOURCE src_omp.cpp:189 VARIABLE A_local_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_33_U SOURCE src_omp.cpp:189 VARIABLE A_local_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1887 SOURCE src_omp.cpp:189 VARIABLE A_local_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1839 SOURCE src_omp.cpp:189 VARIABLE A_local_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_36_U SOURCE src_omp.cpp:189 VARIABLE A_local_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1888 SOURCE src_omp.cpp:189 VARIABLE A_local_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1840 SOURCE src_omp.cpp:189 VARIABLE A_local_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_39_U SOURCE src_omp.cpp:189 VARIABLE A_local_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1889 SOURCE src_omp.cpp:189 VARIABLE A_local_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1841 SOURCE src_omp.cpp:189 VARIABLE A_local_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_42_U SOURCE src_omp.cpp:189 VARIABLE A_local_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1890 SOURCE src_omp.cpp:189 VARIABLE A_local_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1842 SOURCE src_omp.cpp:189 VARIABLE A_local_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_local_45_U SOURCE src_omp.cpp:189 VARIABLE A_local_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1891 SOURCE src_omp.cpp:189 VARIABLE A_local_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1843 SOURCE src_omp.cpp:189 VARIABLE A_local_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_U SOURCE src_omp.cpp:195 VARIABLE Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1892 SOURCE src_omp.cpp:195 VARIABLE Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1844 SOURCE src_omp.cpp:195 VARIABLE Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_3_U SOURCE src_omp.cpp:195 VARIABLE Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1893 SOURCE src_omp.cpp:195 VARIABLE Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1845 SOURCE src_omp.cpp:195 VARIABLE Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_6_U SOURCE src_omp.cpp:195 VARIABLE Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_7_U SOURCE src_omp.cpp:195 VARIABLE Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_8_U SOURCE src_omp.cpp:195 VARIABLE Q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_9_U SOURCE src_omp.cpp:195 VARIABLE Q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_10_U SOURCE src_omp.cpp:195 VARIABLE Q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_11_U SOURCE src_omp.cpp:195 VARIABLE Q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_12_U SOURCE src_omp.cpp:195 VARIABLE Q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_13_U SOURCE src_omp.cpp:195 VARIABLE Q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_14_U SOURCE src_omp.cpp:195 VARIABLE Q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_15_U SOURCE src_omp.cpp:195 VARIABLE Q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_16_U SOURCE src_omp.cpp:195 VARIABLE Q_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_17_U SOURCE src_omp.cpp:195 VARIABLE Q_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_18_U SOURCE src_omp.cpp:195 VARIABLE Q_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_19_U SOURCE src_omp.cpp:195 VARIABLE Q_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_20_U SOURCE src_omp.cpp:195 VARIABLE Q_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_21_U SOURCE src_omp.cpp:195 VARIABLE Q_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_22_U SOURCE src_omp.cpp:195 VARIABLE Q_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_23_U SOURCE src_omp.cpp:195 VARIABLE Q_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_24_U SOURCE src_omp.cpp:195 VARIABLE Q_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_25_U SOURCE src_omp.cpp:195 VARIABLE Q_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_26_U SOURCE src_omp.cpp:195 VARIABLE Q_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_27_U SOURCE src_omp.cpp:195 VARIABLE Q_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_28_U SOURCE src_omp.cpp:195 VARIABLE Q_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_29_U SOURCE src_omp.cpp:195 VARIABLE Q_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_30_U SOURCE src_omp.cpp:195 VARIABLE Q_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_31_U SOURCE src_omp.cpp:195 VARIABLE Q_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_32_U SOURCE src_omp.cpp:195 VARIABLE Q_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_33_U SOURCE src_omp.cpp:195 VARIABLE Q_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_34_U SOURCE src_omp.cpp:195 VARIABLE Q_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_35_U SOURCE src_omp.cpp:195 VARIABLE Q_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_36_U SOURCE src_omp.cpp:195 VARIABLE Q_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_37_U SOURCE src_omp.cpp:195 VARIABLE Q_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_38_U SOURCE src_omp.cpp:195 VARIABLE Q_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1886 SOURCE src_omp.cpp:195 VARIABLE Q_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1838 SOURCE src_omp.cpp:195 VARIABLE Q_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_41_U SOURCE src_omp.cpp:195 VARIABLE Q_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_42_U SOURCE src_omp.cpp:195 VARIABLE Q_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1894 SOURCE src_omp.cpp:195 VARIABLE Q_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1846 SOURCE src_omp.cpp:195 VARIABLE Q_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_45_U SOURCE src_omp.cpp:195 VARIABLE Q_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_46_U SOURCE src_omp.cpp:195 VARIABLE Q_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1902 SOURCE src_omp.cpp:195 VARIABLE Q_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1854 SOURCE src_omp.cpp:198 VARIABLE Selected_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_1_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_2_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1910 SOURCE src_omp.cpp:198 VARIABLE Selected_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1862 SOURCE src_omp.cpp:198 VARIABLE Selected_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_5_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_6_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1918 SOURCE src_omp.cpp:198 VARIABLE Selected_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1870 SOURCE src_omp.cpp:198 VARIABLE Selected_A_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_9_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_10_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1926 SOURCE src_omp.cpp:198 VARIABLE Selected_A_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1878 SOURCE src_omp.cpp:198 VARIABLE Selected_A_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_13_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_14_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_15_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_16_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_17_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_18_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_19_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_20_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1887 SOURCE src_omp.cpp:198 VARIABLE Selected_A_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1839 SOURCE src_omp.cpp:198 VARIABLE Selected_A_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1895 SOURCE src_omp.cpp:198 VARIABLE Selected_A_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1847 SOURCE src_omp.cpp:198 VARIABLE Selected_A_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1903 SOURCE src_omp.cpp:198 VARIABLE Selected_A_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1855 SOURCE src_omp.cpp:198 VARIABLE Selected_A_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1911 SOURCE src_omp.cpp:198 VARIABLE Selected_A_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1863 SOURCE src_omp.cpp:198 VARIABLE Selected_A_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1919 SOURCE src_omp.cpp:198 VARIABLE Selected_A_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1871 SOURCE src_omp.cpp:198 VARIABLE Selected_A_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1927 SOURCE src_omp.cpp:198 VARIABLE Selected_A_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1879 SOURCE src_omp.cpp:198 VARIABLE Selected_A_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_33_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_34_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_35_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Selected_A_36_U SOURCE src_omp.cpp:198 VARIABLE Selected_A_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1888 SOURCE src_omp.cpp:198 VARIABLE Selected_A_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1840 SOURCE src_omp.cpp:198 VARIABLE Selected_A_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1896 SOURCE src_omp.cpp:198 VARIABLE Selected_A_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1848 SOURCE src_omp.cpp:198 VARIABLE Selected_A_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1904 SOURCE src_omp.cpp:198 VARIABLE Selected_A_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1856 SOURCE src_omp.cpp:198 VARIABLE Selected_A_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1912 SOURCE src_omp.cpp:198 VARIABLE Selected_A_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1864 SOURCE src_omp.cpp:198 VARIABLE Selected_A_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1920 SOURCE src_omp.cpp:198 VARIABLE Selected_A_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1872 SOURCE src_omp.cpp:198 VARIABLE Selected_A_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1928 SOURCE src_omp.cpp:198 VARIABLE Selected_A_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1880 SOURCE src_omp.cpp:201 VARIABLE index_set LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME G_U SOURCE src_omp.cpp:248 VARIABLE G LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME G_1_U SOURCE src_omp.cpp:248 VARIABLE G_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME G_2_U SOURCE src_omp.cpp:248 VARIABLE G_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME G_3_U SOURCE src_omp.cpp:248 VARIABLE G_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1889 SOURCE src_omp.cpp:248 VARIABLE G_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1841 SOURCE src_omp.cpp:248 VARIABLE G_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1897 SOURCE src_omp.cpp:248 VARIABLE G_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1849 SOURCE src_omp.cpp:248 VARIABLE G_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1909 SOURCE src_omp.cpp:293 VARIABLE theta LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_5634_p2 SOURCE src_omp.cpp:208 VARIABLE add_ln208 LOOP load_A_row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1847 SOURCE src_omp.cpp:216 VARIABLE add_ln216 LOOP main_iter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_6835_p2 SOURCE src_omp.cpp:225 VARIABLE add_ln225 LOOP store_atom BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_fu_7196_p2 SOURCE src_omp.cpp:238 VARIABLE add_ln238 LOOP store_Q BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1886 SOURCE src_omp.cpp:244 VARIABLE mul LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1838 SOURCE src_omp.cpp:244 VARIABLE r_192 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1887 SOURCE src_omp.cpp:244 VARIABLE mul_1 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1888 SOURCE src_omp.cpp:244 VARIABLE mul_2 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1889 SOURCE src_omp.cpp:244 VARIABLE mul_3 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1890 SOURCE src_omp.cpp:244 VARIABLE mul_4 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1891 SOURCE src_omp.cpp:244 VARIABLE mul_5 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1892 SOURCE src_omp.cpp:244 VARIABLE mul_6 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1893 SOURCE src_omp.cpp:244 VARIABLE mul_7 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1894 SOURCE src_omp.cpp:244 VARIABLE mul_8 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1895 SOURCE src_omp.cpp:244 VARIABLE mul_9 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1896 SOURCE src_omp.cpp:244 VARIABLE mul_s LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1897 SOURCE src_omp.cpp:244 VARIABLE mul_10 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1898 SOURCE src_omp.cpp:244 VARIABLE mul_11 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1899 SOURCE src_omp.cpp:244 VARIABLE mul_12 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1900 SOURCE src_omp.cpp:244 VARIABLE mul_13 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1901 SOURCE src_omp.cpp:244 VARIABLE mul_14 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1902 SOURCE src_omp.cpp:244 VARIABLE mul_15 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1903 SOURCE src_omp.cpp:244 VARIABLE mul_16 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1904 SOURCE src_omp.cpp:244 VARIABLE mul_17 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1905 SOURCE src_omp.cpp:244 VARIABLE mul_18 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1906 SOURCE src_omp.cpp:244 VARIABLE mul_19 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1907 SOURCE src_omp.cpp:244 VARIABLE mul_20 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1908 SOURCE src_omp.cpp:244 VARIABLE mul_21 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1909 SOURCE src_omp.cpp:244 VARIABLE mul_22 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1910 SOURCE src_omp.cpp:244 VARIABLE mul_23 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1911 SOURCE src_omp.cpp:244 VARIABLE mul_24 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1912 SOURCE src_omp.cpp:244 VARIABLE mul_25 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1913 SOURCE src_omp.cpp:244 VARIABLE mul_26 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1914 SOURCE src_omp.cpp:244 VARIABLE mul_27 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1915 SOURCE src_omp.cpp:244 VARIABLE mul_28 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1916 SOURCE src_omp.cpp:244 VARIABLE mul_29 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1917 SOURCE src_omp.cpp:244 VARIABLE mul_30 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1918 SOURCE src_omp.cpp:244 VARIABLE mul_31 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1919 SOURCE src_omp.cpp:244 VARIABLE mul_32 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1920 SOURCE src_omp.cpp:244 VARIABLE mul_33 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1921 SOURCE src_omp.cpp:244 VARIABLE mul_34 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1922 SOURCE src_omp.cpp:244 VARIABLE mul_35 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1923 SOURCE src_omp.cpp:244 VARIABLE mul_36 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1924 SOURCE src_omp.cpp:244 VARIABLE mul_37 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1925 SOURCE src_omp.cpp:244 VARIABLE mul_38 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1926 SOURCE src_omp.cpp:244 VARIABLE mul_39 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1927 SOURCE src_omp.cpp:244 VARIABLE mul_40 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1928 SOURCE src_omp.cpp:244 VARIABLE mul_41 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1929 SOURCE src_omp.cpp:244 VARIABLE mul_42 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1930 SOURCE src_omp.cpp:244 VARIABLE mul_43 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1931 SOURCE src_omp.cpp:244 VARIABLE mul_44 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1932 SOURCE src_omp.cpp:244 VARIABLE mul_45 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_0_U1933 SOURCE src_omp.cpp:244 VARIABLE mul_46 LOOP main_iter BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1839 SOURCE src_omp.cpp:244 VARIABLE r_96 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1840 SOURCE src_omp.cpp:244 VARIABLE r_97 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1841 SOURCE src_omp.cpp:244 VARIABLE r_98 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1842 SOURCE src_omp.cpp:244 VARIABLE r_99 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1843 SOURCE src_omp.cpp:244 VARIABLE r_100 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1844 SOURCE src_omp.cpp:244 VARIABLE r_101 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1845 SOURCE src_omp.cpp:244 VARIABLE r_102 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1846 SOURCE src_omp.cpp:244 VARIABLE r_103 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1847 SOURCE src_omp.cpp:244 VARIABLE r_104 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1848 SOURCE src_omp.cpp:244 VARIABLE r_105 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1849 SOURCE src_omp.cpp:244 VARIABLE r_106 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1850 SOURCE src_omp.cpp:244 VARIABLE r_107 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1851 SOURCE src_omp.cpp:244 VARIABLE r_108 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1852 SOURCE src_omp.cpp:244 VARIABLE r_109 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1853 SOURCE src_omp.cpp:244 VARIABLE r_110 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1854 SOURCE src_omp.cpp:244 VARIABLE r_111 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1855 SOURCE src_omp.cpp:244 VARIABLE r_112 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1856 SOURCE src_omp.cpp:244 VARIABLE r_113 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1857 SOURCE src_omp.cpp:244 VARIABLE r_114 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1858 SOURCE src_omp.cpp:244 VARIABLE r_115 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1859 SOURCE src_omp.cpp:244 VARIABLE r_116 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1860 SOURCE src_omp.cpp:244 VARIABLE r_117 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1861 SOURCE src_omp.cpp:244 VARIABLE r_118 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1862 SOURCE src_omp.cpp:244 VARIABLE r_119 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1863 SOURCE src_omp.cpp:244 VARIABLE r_120 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1864 SOURCE src_omp.cpp:244 VARIABLE r_121 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1865 SOURCE src_omp.cpp:244 VARIABLE r_122 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1866 SOURCE src_omp.cpp:244 VARIABLE r_123 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1867 SOURCE src_omp.cpp:244 VARIABLE r_124 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1868 SOURCE src_omp.cpp:244 VARIABLE r_125 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1869 SOURCE src_omp.cpp:244 VARIABLE r_126 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1870 SOURCE src_omp.cpp:244 VARIABLE r_127 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1871 SOURCE src_omp.cpp:244 VARIABLE r_128 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1872 SOURCE src_omp.cpp:244 VARIABLE r_129 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1873 SOURCE src_omp.cpp:244 VARIABLE r_130 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1874 SOURCE src_omp.cpp:244 VARIABLE r_131 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1875 SOURCE src_omp.cpp:244 VARIABLE r_132 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1876 SOURCE src_omp.cpp:244 VARIABLE r_133 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1877 SOURCE src_omp.cpp:244 VARIABLE r_134 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1878 SOURCE src_omp.cpp:244 VARIABLE r_135 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1879 SOURCE src_omp.cpp:244 VARIABLE r_136 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1880 SOURCE src_omp.cpp:244 VARIABLE r_137 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1881 SOURCE src_omp.cpp:244 VARIABLE r_138 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1882 SOURCE src_omp.cpp:244 VARIABLE r_139 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1883 SOURCE src_omp.cpp:244 VARIABLE r_140 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1884 SOURCE src_omp.cpp:244 VARIABLE r_141 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U1885 SOURCE src_omp.cpp:244 VARIABLE r_142 LOOP main_iter BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}}} AREA {DSP 800 BRAM 60 URAM 0}} atom_selection {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.37 seconds; current allocated memory: 873.039 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for omp_reconstruction.
INFO: [VLOG 209-307] Generating Verilog RTL for omp_reconstruction.
Execute       syn_report -model omp_reconstruction -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 62.27 MHz
Command     autosyn done; 87.54 sec.
Command   csynth_design done; 122.35 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 116.99 seconds. CPU system time: 3.62 seconds. Elapsed time: 122.35 seconds; current allocated memory: 675.887 MB.
Command ap_source done; 123.12 sec.
Execute cleanup_all 
Command cleanup_all done; 0.27 sec.
INFO-FLOW: Workspace /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1 opened at Sun Nov 23 17:45:19 IST 2025
Execute     ap_set_clock -name default -period 22 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 22ns.
Execute     set_part xczu19eg-ffvc1760-2-e 
Execute       create_platform xczu19eg-ffvc1760-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/pradyumna/xilinx/Vivado/2023.1/data/parts/arch.xml
INFO-FLOW: Workspace /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1 opened at Sun Nov 23 17:45:29 IST 2025
Execute     ap_set_clock -name default -period 22 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 22ns.
Execute     set_part xczu19eg-ffvc1760-2-e 
Execute       create_platform xczu19eg-ffvc1760-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/pradyumna/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/pradyumna/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
Command       create_platform done; 0.43 sec.
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.55 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Command   open_solution done; 0.62 sec.
Execute   set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
Execute     create_platform xczu19eg-ffvc1760-2-e -board  
Execute     source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 22 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 22 -name default 
Execute   config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/pradyumna/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=22.000 (was NA)
Execute     ap_part_info -name xczu19eg-ffvc1760-2-e -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-e -data info -quiet 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu19eg-ffvc1760-2-e -data info 
INFO-FLOW: TB processing: /home/pradyumna/Documents/sem7/HLS/project/src_test.cpp /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/./sim/autowrap/testbench/src_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/./sim/autowrap/testbench/src_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/./sim/autowrap/testbench/src_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 4.56 sec.
Execute     ap_part_info -name xczu19eg-ffvc1760-2-e -data info 
INFO-FLOW: TB processing: /home/pradyumna/Documents/sem7/HLS/project/src_omp.cpp /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/./sim/autowrap/testbench/src_omp.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/./sim/autowrap/testbench/src_omp.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /home/pradyumna/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/./sim/autowrap/testbench/src_omp.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 4.47 sec.
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.rtl_wrap.cfg.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.33 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.DependenceCheck.tcl 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-e -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-e -data info -quiet 
Execute     source /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/.autopilot/db/omp_reconstruction.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 260.98 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 310.55 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 500.01 seconds. CPU system time: 28.8 seconds. Elapsed time: 310.55 seconds; current allocated memory: 22.250 MB.
Command ap_source done; 311.32 sec.
Execute cleanup_all 
