MIG: 15:47:03 : Running customizer.xit
MIG: 15:47:03 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 15:47:03 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/.Xil/Vivado-11296-jgn-tv4/coregen/mig_7series_0
MIG: 15:47:03 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:03 : outputDirectory: /home/aom/.Xil/Vivado-11296-jgn-tv4/coregen/mig_7series_0/_tmp/
MIG: 15:47:03 : vivado_mode: xpg_pa
MIG: 15:47:03 :  locked false  
MIG: 15:47:03 : HDL Language: Verilog
MIG: 15:47:03 : compInfo: true
MIG: 15:47:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 15:47:03 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 15:47:03 : I am in catch area
MIG: 15:47:03 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/.Xil/Vivado-11296-jgn-tv4/coregen/mig_7series_0/xil_txt.in -cg_exc_out /home/aom/.Xil/Vivado-11296-jgn-tv4/coregen/mig_7series_0/xil_txt.out ... 
MIG: 16:03:51 : Prasad before: xmlPropertyPrj --  .prj
MIG: 16:03:51 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 16:03:51 : XML_INPUT_FILE: /home/aom/.Xil/Vivado-11296-jgn-tv4/coregen/mig_7series_0/mig_a.prj
MIG: 16:03:51 : Component_Name: sram_mig
MIG: 16:03:51 : Moving sram_mig_xmdf.tcl ...
MIG: 16:03:51 : Moving sram_mig ...
MIG: 16:03:51 : Moving sram_mig.veo ...
MIG: 16:03:51 : Moving qdr.ucf ...
MIG: 16:03:51 : Sending back 0
MIG: 16:03:52 : xml_input_file: mig_a.prj
MIG: 16:03:52 : Absolute path of xml_input_file: /home/aom/project_3/project_3.srcs/sources_1/ip/sram_mig/mig_a.prj
MIG: 16:03:52 : xml_input_file: mig_a.prj
MIG: 16:03:52 : Absolute path of xml_input_file: /home/aom/project_3/project_3.srcs/sources_1/ip/sram_mig/mig_a.prj
MIG: 16:03:52 : In updateAllModelParams
MIG: 16:03:52 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 16:03:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:03:52 : XGUI hdlLanguage: Verilog
MIG: 16:03:52 : xgui vivado_mode: xpg_pa
MIG: 16:03:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:03:52 : Reading /home/aom/project_3/project_3.srcs/sources_1/ip/sram_mig/sram_mig/user_design/rtl/sram_mig_mig.v ...
MIG: 16:03:53 : 1
MIG: 16:03:53 : Inside fn mem: QDRIIP
MIG: 16:03:53 : QDRII+ Inside fn ui: 250000000
MIG: 16:03:53 : cntrl:  memtype: QDRIIP
MIG: 16:03:53 : 1000
MIG: 16:03:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1000 
MIG: 16:03:53 : QDRIIP
MIG: 16:03:53 : 
MIG: 16:03:53 : 250000000
MIG: 16:03:53 : 
MIG: 16:03:53 :  polarity_value: 0
MIG: 16:03:53 : ACTIVE_HIGH
MIG: 16:03:53 :  Invalid Param: QDRIIP_MEM_TYPE ==> "QDR2PLUS"
MIG: 16:03:53 : 36
MIG: 16:03:53 :  Valid Param: QDRIIP_DATA_WIDTH ==> 36
MIG: 16:03:53 : 4
MIG: 16:03:53 :  Valid Param: QDRIIP_BW_WIDTH ==> 4
MIG: 16:03:53 : 19
MIG: 16:03:53 :  Valid Param: QDRIIP_ADDR_WIDTH ==> 19
MIG: 16:03:53 : 
MIG: 16:03:53 :  Valid Param: QDRIIP_NUM_DEVICES ==> 1
MIG: 16:03:53 :  Invalid Param: QDRIIP_MEM_RD_LATENCY ==> 2.5
MIG: 16:03:53 :  Invalid Param: QDRIIP_CPT_CLK_CQ_ONLY ==> "TRUE"
MIG: 16:03:53 :  Invalid Param: QDRIIP_INTER_BANK_SKEW ==> 0
MIG: 16:03:53 :  Invalid Param: QDRIIP_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:03:53 : 4
MIG: 16:03:53 :  Valid Param: QDRIIP_BURST_LEN ==> 4
MIG: 16:03:53 :  Invalid Param: QDRIIP_FIXED_LATENCY_MODE ==> 0
MIG: 16:03:53 :  Invalid Param: QDRIIP_PHY_LATENCY ==> 0
MIG: 16:03:53 :  Invalid Param: QDRIIP_CLKIN_PERIOD ==> 5000
MIG: 16:03:53 :  Invalid Param: QDRIIP_CLKFBOUT_MULT ==> 5
MIG: 16:03:53 :  Invalid Param: QDRIIP_DIVCLK_DIVIDE ==> 1
MIG: 16:03:53 :  Invalid Param: QDRIIP_CLKOUT0_DIVIDE ==> 2
MIG: 16:03:53 :  Invalid Param: QDRIIP_CLKOUT1_DIVIDE ==> 2
MIG: 16:03:53 :  Invalid Param: QDRIIP_CLKOUT2_DIVIDE ==> 32
MIG: 16:03:53 :  Invalid Param: QDRIIP_CLKOUT3_DIVIDE ==> 4
MIG: 16:03:53 :  Invalid Param: QDRIIP_MMCM_VCO ==> 1000
MIG: 16:03:53 :  Invalid Param: QDRIIP_MMCM_MULT_F ==> 4
MIG: 16:03:53 :  Invalid Param: QDRIIP_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:03:53 :  Invalid Param: QDRIIP_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:03:53 :  Invalid Param: QDRIIP_SIMULATION ==> "FALSE"
MIG: 16:03:53 :  Invalid Param: QDRIIP_BYTE_LANES_B0 ==> 4'b0011
MIG: 16:03:53 :  Invalid Param: QDRIIP_BYTE_LANES_B1 ==> 4'b1111
MIG: 16:03:53 :  Invalid Param: QDRIIP_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:03:53 :  Invalid Param: QDRIIP_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:03:53 :  Invalid Param: QDRIIP_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:03:53 :  Invalid Param: QDRIIP_DATA_CTL_B0 ==> 4'b0000
MIG: 16:03:53 :  Invalid Param: QDRIIP_DATA_CTL_B1 ==> 4'b1111
MIG: 16:03:53 :  Invalid Param: QDRIIP_DATA_CTL_B2 ==> 4'b1111
MIG: 16:03:53 :  Invalid Param: QDRIIP_DATA_CTL_B3 ==> 4'b0000
MIG: 16:03:53 :  Invalid Param: QDRIIP_DATA_CTL_B4 ==> 4'b0000
MIG: 16:03:53 :  Invalid Param: QDRIIP_CPT_CLK_SEL_B0 ==> 32'h00_00_00_00
MIG: 16:03:53 :  Invalid Param: QDRIIP_CPT_CLK_SEL_B1 ==> 32'h00_00_00_00
MIG: 16:03:53 :  Invalid Param: QDRIIP_CPT_CLK_SEL_B2 ==> 32'h11_11_11_11
MIG: 16:03:53 :  Invalid Param: QDRIIP_PHY_0_BITLANES ==> 48'h000_000_FD7_EFF
MIG: 16:03:53 :  Invalid Param: QDRIIP_PHY_1_BITLANES ==> 48'hFFA_FFE_CFF_2FF
MIG: 16:03:53 :  Invalid Param: QDRIIP_PHY_2_BITLANES ==> 48'hFF8_FF8_C7F_EEE
MIG: 16:03:53 :  Invalid Param: QDRIIP_PHY_3_BITLANES ==> 48'h000_000_000_000
MIG: 16:03:53 :  Invalid Param: QDRIIP_PHY_4_BITLANES ==> 48'h000_000_000_000
MIG: 16:03:53 :  Invalid Param: QDRIIP_BYTE_GROUP_TYPE_B0 ==> 4'b0000
MIG: 16:03:53 :  Invalid Param: QDRIIP_BYTE_GROUP_TYPE_B1 ==> 4'b0000
MIG: 16:03:53 :  Invalid Param: QDRIIP_BYTE_GROUP_TYPE_B2 ==> 4'b1111
MIG: 16:03:53 :  Invalid Param: QDRIIP_BYTE_GROUP_TYPE_B3 ==> 4'b0000
MIG: 16:03:53 :  Invalid Param: QDRIIP_BYTE_GROUP_TYPE_B4 ==> 4'b0000
MIG: 16:03:53 :  Invalid Param: QDRIIP_K_MAP ==> 48'h00_00_00_00_00_10
MIG: 16:03:53 :  Invalid Param: QDRIIP_CQ_MAP ==> 48'h00_00_00_00_00_21
MIG: 16:03:53 :  Invalid Param: QDRIIP_RD_MAP ==> 12'h001
MIG: 16:03:53 :  Invalid Param: QDRIIP_WR_MAP ==> 12'h019
MIG: 16:03:53 :  Invalid Param: QDRIIP_ADD_MAP ==> 264'h000_000_000_004_011_009_003_00B_010_012_016_01A_002_007_006_005_00A_017_000_018_014_01B
MIG: 16:03:53 :  Invalid Param: QDRIIP_ADDR_CTL_MAP ==> 32'h00_00_01_00
MIG: 16:03:53 :  Invalid Param: QDRIIP_D0_MAP ==> 108'h100_104_106_105_107_101_103_102_109
MIG: 16:03:53 :  Invalid Param: QDRIIP_D1_MAP ==> 108'h121_125_124_12B_127_12A_126_128_129
MIG: 16:03:53 :  Invalid Param: QDRIIP_D2_MAP ==> 108'h117_116_112_113_11A_114_115_110_111
MIG: 16:03:53 :  Invalid Param: QDRIIP_D3_MAP ==> 108'h133_134_137_13B_131_139_136_138_13A
MIG: 16:03:53 :  Invalid Param: QDRIIP_D4_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:03:53 :  Invalid Param: QDRIIP_D5_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:03:53 :  Invalid Param: QDRIIP_D6_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:03:53 :  Invalid Param: QDRIIP_D7_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:03:53 :  Invalid Param: QDRIIP_BW_MAP ==> 84'h000_000_000_135_11B_122_123
MIG: 16:03:53 :  Invalid Param: QDRIIP_Q0_MAP ==> 108'h237_236_239_235_234_238_233_23A_23B
MIG: 16:03:53 :  Invalid Param: QDRIIP_Q1_MAP ==> 108'h223_229_227_226_228_22B_225_22A_224
MIG: 16:03:53 :  Invalid Param: QDRIIP_Q2_MAP ==> 108'h211_210_214_215_216_212_21A_21B_213
MIG: 16:03:53 :  Invalid Param: QDRIIP_Q3_MAP ==> 108'h202_20A_203_20B_209_201_205_207_206
MIG: 16:03:53 :  Invalid Param: QDRIIP_Q4_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:03:53 :  Invalid Param: QDRIIP_Q5_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:03:53 :  Invalid Param: QDRIIP_Q6_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:03:53 :  Invalid Param: QDRIIP_Q7_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:03:53 :  Invalid Param: QDRIIP_IODELAY_HP_MODE ==> "ON"
MIG: 16:03:53 :  Invalid Param: QDRIIP_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:03:53 :  Invalid Param: QDRIIP_TCQ ==> 100
MIG: 16:03:53 :  Invalid Param: QDRIIP_IODELAY_GRP0 ==> "SRAM_MIG_IODELAY_MIG0"
MIG: 16:03:53 :  Invalid Param: QDRIIP_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 16:03:53 :  Invalid Param: QDRIIP_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:03:53 :  Invalid Param: QDRIIP_SYS_RST_PORT ==> "FALSE"
MIG: 16:03:53 :  Invalid Param: QDRIIP_integer DEVICE_TAPS ==> 32
MIG: 16:03:53 :  Invalid Param: QDRIIP_REFCLK_FREQ ==> 200.0
MIG: 16:03:53 :  Invalid Param: QDRIIP_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:03:53 :  Invalid Param: QDRIIP_CLK_PERIOD ==> 2000
MIG: 16:03:53 :  Invalid Param: QDRIIP_nCK_PER_CLK ==> 2
MIG: 16:03:53 :  Invalid Param: QDRIIP_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:03:53 :  Invalid Param: QDRIIP_CLK_STABLE ==> (20*1000*1000/(CLK_PERIOD*2))
MIG: 16:03:53 : 
MIG: 16:03:53 :  Valid Param: QDRIIP_DEBUG_PORT ==> OFF
MIG: 16:03:53 : 
MIG: 16:03:53 :  Invalid Param: QDRIIP_RST_ACT_LOW ==> 0
MIG: 16:03:53 : SINGLE
MIG: 16:03:53 : NONE
MIG: 16:03:53 : 
MIG: 16:03:53 : Same Interface
MIG: 16:04:02 : Running synthesis.xit
MIG: 16:04:02 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 16:04:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:04:02 : Running vlog_synth_rpr.xit
MIG: 16:04:02 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 16:04:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:04:02 : Running simulation.xit
MIG: 16:04:02 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 16:04:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:04:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:04:03 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 16:04:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:04:03 : Running implementation.xit
MIG: 16:04:03 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 16:04:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:37:19 : ################# RUNNING MIG BATCH ###################
MIG: 16:37:19 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 16:37:19 : synp_flow:  -- synthesis_mode: Other
MIG: 16:37:19 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 16:37:19 : vivado_mode: xpg_pa
MIG: 16:37:19 :  locked false  
MIG: 16:37:19 : HDL Language: Verilog
MIG: 16:37:19 : compInfo: false
MIG: 16:37:19 : Vivado Options xc7vx690t ffg1761 -3
MIG: 16:37:19 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 16:37:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:37:19 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:37:19 : I am in catch area
MIG: 16:37:19 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 16:37:30 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 16:37:30 : Component_Name: sram_mig
MIG: 16:37:30 : Moving sram_mig_xmdf.tcl ...
MIG: 16:37:30 : Moving sram_mig ...
MIG: 16:37:30 : Moving sram_mig.veo ...
MIG: 16:37:30 : Running synthesis.xit
MIG: 16:37:30 : ################# RUNNING MIG BATCH ###################
MIG: 16:37:30 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 16:37:30 : synp_flow:  -- synthesis_mode: Other
MIG: 16:37:30 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 16:37:30 : vivado_mode: xpg_pa
MIG: 16:37:30 :  locked false  
MIG: 16:37:30 : HDL Language: Verilog
MIG: 16:37:30 : compInfo: false
MIG: 16:37:30 : Vivado Options xc7vx690t ffg1761 -3
MIG: 16:37:30 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 16:37:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:37:30 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:37:30 : I am in catch area
MIG: 16:37:30 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 16:37:41 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 16:37:41 : Component_Name: sram_mig
MIG: 16:37:41 : Moving sram_mig_xmdf.tcl ...
MIG: 16:37:41 : Moving sram_mig ...
MIG: 16:37:41 : Moving sram_mig.veo ...
MIG: 16:37:41 : Running vlog_synth_rpr.xit
MIG: 16:37:41 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 16:37:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:37:41 : ERR:             <Pin PADName="AD32(MRCC_P)" Bank="16" name="sys_clk_i" /> <==>             <Pin PADName="AD32" Bank="16" name="sys_clk_i" /> 
MIG: 16:37:41 : ################# RUNNING MIG BATCH ###################
MIG: 16:37:41 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 16:37:41 : synp_flow:  -- synthesis_mode: Other
MIG: 16:37:41 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 16:37:41 : vivado_mode: xpg_pa
MIG: 16:37:41 :  locked false  
MIG: 16:37:41 : HDL Language: Verilog
MIG: 16:37:41 : compInfo: false
MIG: 16:37:41 : Vivado Options xc7vx690t ffg1761 -3
MIG: 16:37:41 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 16:37:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:37:41 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:37:41 : I am in catch area
MIG: 16:37:41 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 16:37:52 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 16:37:52 : Component_Name: sram_mig
MIG: 16:37:52 : Moving sram_mig_xmdf.tcl ...
MIG: 16:37:52 : Moving sram_mig ...
MIG: 16:37:52 : Moving sram_mig.veo ...
MIG: 16:37:53 : Running simulation.xit
MIG: 16:37:53 : ################# RUNNING MIG BATCH ###################
MIG: 16:37:53 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 16:37:53 : synp_flow:  -- synthesis_mode: Other
MIG: 16:37:53 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 16:37:53 : vivado_mode: xpg_pa
MIG: 16:37:53 :  locked false  
MIG: 16:37:53 : HDL Language: Verilog
MIG: 16:37:53 : compInfo: false
MIG: 16:37:53 : Vivado Options xc7vx690t ffg1761 -3
MIG: 16:37:53 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 16:37:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:37:53 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:37:53 : I am in catch area
MIG: 16:37:53 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 16:38:03 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 16:38:03 : Component_Name: sram_mig
MIG: 16:38:03 : Moving sram_mig_xmdf.tcl ...
MIG: 16:38:03 : Moving sram_mig ...
MIG: 16:38:03 : Moving sram_mig.veo ...
MIG: 16:38:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:38:03 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 16:38:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:38:03 : ERR:             <Pin PADName="AD32(MRCC_P)" Bank="16" name="sys_clk_i" /> <==>             <Pin PADName="AD32" Bank="16" name="sys_clk_i" /> 
MIG: 16:38:03 : ################# RUNNING MIG BATCH ###################
MIG: 16:38:03 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 16:38:03 : synp_flow:  -- synthesis_mode: Other
MIG: 16:38:03 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 16:38:03 : vivado_mode: xpg_pa
MIG: 16:38:03 :  locked false  
MIG: 16:38:03 : HDL Language: Verilog
MIG: 16:38:03 : compInfo: false
MIG: 16:38:03 : Vivado Options xc7vx690t ffg1761 -3
MIG: 16:38:03 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 16:38:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:38:03 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:38:03 : I am in catch area
MIG: 16:38:03 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 16:38:14 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 16:38:14 : Component_Name: sram_mig
MIG: 16:38:14 : Moving sram_mig_xmdf.tcl ...
MIG: 16:38:14 : Moving sram_mig ...
MIG: 16:38:14 : Moving sram_mig.veo ...
MIG: 16:38:14 : Running implementation.xit
MIG: 16:38:14 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 16:38:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:38:14 : ERR:             <Pin PADName="AD32(MRCC_P)" Bank="16" name="sys_clk_i" /> <==>             <Pin PADName="AD32" Bank="16" name="sys_clk_i" /> 
MIG: 16:38:14 : ################# RUNNING MIG BATCH ###################
MIG: 16:38:14 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 16:38:14 : synp_flow:  -- synthesis_mode: Other
MIG: 16:38:14 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 16:38:14 : vivado_mode: xpg_pa
MIG: 16:38:14 :  locked false  
MIG: 16:38:14 : HDL Language: Verilog
MIG: 16:38:14 : compInfo: false
MIG: 16:38:14 : Vivado Options xc7vx690t ffg1761 -3
MIG: 16:38:14 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 16:38:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:38:14 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:38:14 : I am in catch area
MIG: 16:38:14 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 16:38:24 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 16:38:24 : Component_Name: sram_mig
MIG: 16:38:24 : Moving sram_mig_xmdf.tcl ...
MIG: 16:38:24 : Moving sram_mig ...
MIG: 16:38:24 : Moving sram_mig.veo ...
MIG: 16:49:12 : ################# RUNNING MIG BATCH ###################
MIG: 16:49:12 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 16:49:12 : synp_flow:  -- synthesis_mode: Other
MIG: 16:49:12 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 16:49:12 : vivado_mode: xpg_pa
MIG: 16:49:12 :  locked false  
MIG: 16:49:12 : HDL Language: Verilog
MIG: 16:49:12 : compInfo: false
MIG: 16:49:12 : Vivado Options xc7vx690t ffg1761 -3
MIG: 16:49:12 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 16:49:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:49:12 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:49:12 : I am in catch area
MIG: 16:49:12 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 16:49:23 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 16:49:23 : Component_Name: sram_mig
MIG: 16:49:23 : Moving sram_mig_xmdf.tcl ...
MIG: 16:49:23 : Moving sram_mig ...
MIG: 16:49:23 : Moving sram_mig.veo ...
MIG: 16:49:23 : Running synthesis.xit
MIG: 16:49:23 : ################# RUNNING MIG BATCH ###################
MIG: 16:49:23 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 16:49:23 : synp_flow:  -- synthesis_mode: Other
MIG: 16:49:23 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 16:49:23 : vivado_mode: xpg_pa
MIG: 16:49:23 :  locked false  
MIG: 16:49:23 : HDL Language: Verilog
MIG: 16:49:23 : compInfo: false
MIG: 16:49:23 : Vivado Options xc7vx690t ffg1761 -3
MIG: 16:49:23 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 16:49:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:49:23 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:49:23 : I am in catch area
MIG: 16:49:23 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 16:49:33 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 16:49:33 : Component_Name: sram_mig
MIG: 16:49:33 : Moving sram_mig_xmdf.tcl ...
MIG: 16:49:33 : Moving sram_mig ...
MIG: 16:49:33 : Moving sram_mig.veo ...
MIG: 16:49:33 : Running vlog_synth_rpr.xit
MIG: 16:49:33 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 16:49:33 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:49:33 : ERR:             <Pin PADName="AD32(MRCC_P)" Bank="16" name="sys_clk_i" /> <==>             <Pin PADName="AD32" Bank="16" name="sys_clk_i" /> 
MIG: 16:49:33 : ################# RUNNING MIG BATCH ###################
MIG: 16:49:33 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 16:49:33 : synp_flow:  -- synthesis_mode: Other
MIG: 16:49:33 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 16:49:33 : vivado_mode: xpg_pa
MIG: 16:49:33 :  locked false  
MIG: 16:49:33 : HDL Language: Verilog
MIG: 16:49:33 : compInfo: false
MIG: 16:49:33 : Vivado Options xc7vx690t ffg1761 -3
MIG: 16:49:33 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 16:49:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:49:33 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:49:33 : I am in catch area
MIG: 16:49:33 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 16:49:44 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 16:49:44 : Component_Name: sram_mig
MIG: 16:49:44 : Moving sram_mig_xmdf.tcl ...
MIG: 16:49:44 : Moving sram_mig ...
MIG: 16:49:44 : Moving sram_mig.veo ...
MIG: 16:49:44 : Running simulation.xit
MIG: 16:49:44 : ################# RUNNING MIG BATCH ###################
MIG: 16:49:44 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 16:49:44 : synp_flow:  -- synthesis_mode: Other
MIG: 16:49:44 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 16:49:44 : vivado_mode: xpg_pa
MIG: 16:49:44 :  locked false  
MIG: 16:49:44 : HDL Language: Verilog
MIG: 16:49:44 : compInfo: false
MIG: 16:49:44 : Vivado Options xc7vx690t ffg1761 -3
MIG: 16:49:44 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 16:49:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:49:44 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:49:44 : I am in catch area
MIG: 16:49:44 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 16:49:54 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 16:49:54 : Component_Name: sram_mig
MIG: 16:49:54 : Moving sram_mig_xmdf.tcl ...
MIG: 16:49:54 : Moving sram_mig ...
MIG: 16:49:54 : Moving sram_mig.veo ...
MIG: 16:49:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:49:54 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 16:49:54 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:49:54 : ERR:             <Pin PADName="AD32(MRCC_P)" Bank="16" name="sys_clk_i" /> <==>             <Pin PADName="AD32" Bank="16" name="sys_clk_i" /> 
MIG: 16:49:54 : ################# RUNNING MIG BATCH ###################
MIG: 16:49:54 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 16:49:54 : synp_flow:  -- synthesis_mode: Other
MIG: 16:49:54 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 16:49:54 : vivado_mode: xpg_pa
MIG: 16:49:54 :  locked false  
MIG: 16:49:54 : HDL Language: Verilog
MIG: 16:49:54 : compInfo: false
MIG: 16:49:54 : Vivado Options xc7vx690t ffg1761 -3
MIG: 16:49:54 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 16:49:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:49:54 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:49:54 : I am in catch area
MIG: 16:49:54 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 16:50:05 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 16:50:05 : Component_Name: sram_mig
MIG: 16:50:05 : Moving sram_mig_xmdf.tcl ...
MIG: 16:50:05 : Moving sram_mig ...
MIG: 16:50:05 : Moving sram_mig.veo ...
MIG: 16:50:05 : Running implementation.xit
MIG: 16:50:05 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 16:50:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:50:05 : ERR:             <Pin PADName="AD32(MRCC_P)" Bank="16" name="sys_clk_i" /> <==>             <Pin PADName="AD32" Bank="16" name="sys_clk_i" /> 
MIG: 16:50:05 : ################# RUNNING MIG BATCH ###################
MIG: 16:50:05 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 16:50:05 : synp_flow:  -- synthesis_mode: Other
MIG: 16:50:05 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 16:50:05 : vivado_mode: xpg_pa
MIG: 16:50:05 :  locked false  
MIG: 16:50:05 : HDL Language: Verilog
MIG: 16:50:05 : compInfo: false
MIG: 16:50:05 : Vivado Options xc7vx690t ffg1761 -3
MIG: 16:50:05 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 16:50:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:50:05 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:50:05 : I am in catch area
MIG: 16:50:05 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 16:50:15 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 16:50:15 : Component_Name: sram_mig
MIG: 16:50:15 : Moving sram_mig_xmdf.tcl ...
MIG: 16:50:15 : Moving sram_mig ...
MIG: 16:50:15 : Moving sram_mig.veo ...
MIG: 17:09:51 : ################# RUNNING MIG BATCH ###################
MIG: 17:09:51 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 17:09:51 : synp_flow:  -- synthesis_mode: Other
MIG: 17:09:51 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 17:09:51 : vivado_mode: xpg_pa
MIG: 17:09:51 :  locked false  
MIG: 17:09:51 : HDL Language: Verilog
MIG: 17:09:51 : compInfo: false
MIG: 17:09:51 : Vivado Options xc7vx690t ffg1761 -3
MIG: 17:09:51 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 17:09:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:09:51 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:09:51 : I am in catch area
MIG: 17:09:51 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 17:10:01 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 17:10:01 : Component_Name: sram_mig
MIG: 17:10:01 : Moving sram_mig_xmdf.tcl ...
MIG: 17:10:01 : Moving sram_mig ...
MIG: 17:10:01 : Moving sram_mig.veo ...
MIG: 17:10:01 : Running synthesis.xit
MIG: 17:10:01 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:01 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 17:10:01 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:01 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 17:10:01 : vivado_mode: xpg_pa
MIG: 17:10:01 :  locked false  
MIG: 17:10:01 : HDL Language: Verilog
MIG: 17:10:01 : compInfo: false
MIG: 17:10:01 : Vivado Options xc7vx690t ffg1761 -3
MIG: 17:10:01 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 17:10:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:10:01 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:10:01 : I am in catch area
MIG: 17:10:01 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 17:10:12 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 17:10:12 : Component_Name: sram_mig
MIG: 17:10:12 : Moving sram_mig_xmdf.tcl ...
MIG: 17:10:12 : Moving sram_mig ...
MIG: 17:10:12 : Moving sram_mig.veo ...
MIG: 17:10:12 : Running vlog_synth_rpr.xit
MIG: 17:10:12 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 17:10:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:10:12 : ERR:             <Pin PADName="AD32(MRCC_P)" Bank="16" name="sys_clk_i" /> <==>             <Pin PADName="AD32" Bank="16" name="sys_clk_i" /> 
MIG: 17:10:12 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:12 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 17:10:12 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:12 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 17:10:12 : vivado_mode: xpg_pa
MIG: 17:10:12 :  locked false  
MIG: 17:10:12 : HDL Language: Verilog
MIG: 17:10:12 : compInfo: false
MIG: 17:10:12 : Vivado Options xc7vx690t ffg1761 -3
MIG: 17:10:12 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 17:10:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:10:12 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:10:12 : I am in catch area
MIG: 17:10:12 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 17:10:22 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 17:10:22 : Component_Name: sram_mig
MIG: 17:10:22 : Moving sram_mig_xmdf.tcl ...
MIG: 17:10:22 : Moving sram_mig ...
MIG: 17:10:22 : Moving sram_mig.veo ...
MIG: 17:10:22 : Running simulation.xit
MIG: 17:10:22 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:22 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 17:10:22 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:22 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 17:10:22 : vivado_mode: xpg_pa
MIG: 17:10:22 :  locked false  
MIG: 17:10:22 : HDL Language: Verilog
MIG: 17:10:22 : compInfo: false
MIG: 17:10:22 : Vivado Options xc7vx690t ffg1761 -3
MIG: 17:10:22 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 17:10:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:10:22 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:10:22 : I am in catch area
MIG: 17:10:22 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 17:10:32 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 17:10:32 : Component_Name: sram_mig
MIG: 17:10:32 : Moving sram_mig_xmdf.tcl ...
MIG: 17:10:32 : Moving sram_mig ...
MIG: 17:10:32 : Moving sram_mig.veo ...
MIG: 17:10:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:10:32 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 17:10:32 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:10:32 : ERR:             <Pin PADName="AD32(MRCC_P)" Bank="16" name="sys_clk_i" /> <==>             <Pin PADName="AD32" Bank="16" name="sys_clk_i" /> 
MIG: 17:10:32 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:32 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 17:10:32 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:32 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 17:10:32 : vivado_mode: xpg_pa
MIG: 17:10:32 :  locked false  
MIG: 17:10:32 : HDL Language: Verilog
MIG: 17:10:32 : compInfo: false
MIG: 17:10:32 : Vivado Options xc7vx690t ffg1761 -3
MIG: 17:10:32 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 17:10:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:10:32 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:10:32 : I am in catch area
MIG: 17:10:32 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 17:10:43 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 17:10:43 : Component_Name: sram_mig
MIG: 17:10:43 : Moving sram_mig_xmdf.tcl ...
MIG: 17:10:43 : Moving sram_mig ...
MIG: 17:10:43 : Moving sram_mig.veo ...
MIG: 17:10:43 : Running implementation.xit
MIG: 17:10:43 : IGN:     <ModuleName>sram_mig</ModuleName> <==>     <ModuleName>sram_mig</ModuleName> 
MIG: 17:10:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:10:43 : ERR:             <Pin PADName="AD32(MRCC_P)" Bank="16" name="sys_clk_i" /> <==>             <Pin PADName="AD32" Bank="16" name="sys_clk_i" /> 
MIG: 17:10:43 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:43 : Writing IN file for 'sram_mig'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig
MIG: 17:10:43 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:43 : outputDirectory: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/_tmp/
MIG: 17:10:43 : vivado_mode: xpg_pa
MIG: 17:10:43 :  locked false  
MIG: 17:10:43 : HDL Language: Verilog
MIG: 17:10:43 : compInfo: false
MIG: 17:10:43 : Vivado Options xc7vx690t ffg1761 -3
MIG: 17:10:43 : 1: xc7vx690t 2: ffg1761 3: -3
MIG: 17:10:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:10:43 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:10:43 : I am in catch area
MIG: 17:10:43 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.in -cg_exc_out /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/xil_txt.out ... 
MIG: 17:10:53 : XML_INPUT_FILE: /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/mig_a.prj
MIG: 17:10:53 : Component_Name: sram_mig
MIG: 17:10:53 : Moving sram_mig_xmdf.tcl ...
MIG: 17:10:53 : Moving sram_mig ...
MIG: 17:10:53 : Moving sram_mig.veo ...
