git clone --depth 1 --no-tags https://github.com/pnguyen174/exp1h.git f:/verilog_sva_gh_scraper/data/full_repos/624150023
git clone --depth 1 --no-tags https://github.com/rohanraaj2/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/624138686
git clone --depth 1 --no-tags https://github.com/yamichanCTL/CNN_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/623935585
git clone --depth 1 --no-tags https://github.com/MichaelBell/iceHovalaag.git f:/verilog_sva_gh_scraper/data/full_repos/622019160
git clone --depth 1 --no-tags https://github.com/maktheus/and_port_Varilog.git f:/verilog_sva_gh_scraper/data/full_repos/621837174
git clone --depth 1 --no-tags https://github.com/menloparkwizard/NABU_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/622109263
git clone --depth 1 --no-tags https://github.com/prova-anika-216474306/PingPongGame.git f:/verilog_sva_gh_scraper/data/full_repos/622594758
git clone --depth 1 --no-tags https://github.com/CVBhanuPrakash/AVLSI.git f:/verilog_sva_gh_scraper/data/full_repos/623602359
git clone --depth 1 --no-tags https://github.com/ajaykrishna1878/MIPS-Processor-CompArch-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/623068336
git clone --depth 1 --no-tags https://github.com/vmeirelle/fpga-door-controller.git f:/verilog_sva_gh_scraper/data/full_repos/623792006
git clone --depth 1 --no-tags https://github.com/Jeffff212/Button-Tester.git f:/verilog_sva_gh_scraper/data/full_repos/622242324
git clone --depth 1 --no-tags https://github.com/brad2021hk/hb88_nano_9k_8x8_rand.git f:/verilog_sva_gh_scraper/data/full_repos/622423511
git clone --depth 1 --no-tags https://github.com/arandomdev/adi_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/624540935
git clone --depth 1 --no-tags https://github.com/heihal1/AES_128.git f:/verilog_sva_gh_scraper/data/full_repos/620385039
git clone --depth 1 --no-tags https://github.com/snowwithdust/Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/620630977
git clone --depth 1 --no-tags https://github.com/Woodson-Man/SAP_Computers.git f:/verilog_sva_gh_scraper/data/full_repos/626569995
git clone --depth 1 --no-tags https://github.com/kamalgupta1995/Ummidi-Chandrika.git f:/verilog_sva_gh_scraper/data/full_repos/626244086
git clone --depth 1 --no-tags https://github.com/DimitrisT1804/Lab2-ECE-333-digital-lab.git f:/verilog_sva_gh_scraper/data/full_repos/623176961
git clone --depth 1 --no-tags https://github.com/wilfredkisku/CHISEL3-TEST-PROJECTS.git f:/verilog_sva_gh_scraper/data/full_repos/627267210
git clone --depth 1 --no-tags https://github.com/cyntem/mcp4728verilog.git f:/verilog_sva_gh_scraper/data/full_repos/626294113
git clone --depth 1 --no-tags https://github.com/sivaram-07/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/626306103
git clone --depth 1 --no-tags https://github.com/j0106223/cat_edge_capture.git f:/verilog_sva_gh_scraper/data/full_repos/627499582
git clone --depth 1 --no-tags https://github.com/UraniumNutt/ENGR228FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/627493782
git clone --depth 1 --no-tags https://github.com/GaryChen886/Dictionary-Based-Compression.git f:/verilog_sva_gh_scraper/data/full_repos/626809144
git clone --depth 1 --no-tags https://github.com/DiogoDSJ/Projeto-2-MI---Circuitos-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/626682120
git clone --depth 1 --no-tags https://github.com/aj-rodrigo/Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/626579674
git clone --depth 1 --no-tags https://github.com/RuixiangJiang/Computer-Organization-Project-Spring-2023.git f:/verilog_sva_gh_scraper/data/full_repos/626717442
git clone --depth 1 --no-tags https://github.com/yueyeweiliang/8051.git f:/verilog_sva_gh_scraper/data/full_repos/619515891
git clone --depth 1 --no-tags https://github.com/starin16/prolead.git f:/verilog_sva_gh_scraper/data/full_repos/619889550
git clone --depth 1 --no-tags https://github.com/firstyi1/OpenMIPS2.git f:/verilog_sva_gh_scraper/data/full_repos/620795683
git clone --depth 1 --no-tags https://github.com/lta0316/Fuentes-and-Friends.git f:/verilog_sva_gh_scraper/data/full_repos/620952961
git clone --depth 1 --no-tags https://github.com/Ishaq-p/Verilog_proccessor_initials.git f:/verilog_sva_gh_scraper/data/full_repos/622252469
git clone --depth 1 --no-tags https://github.com/Ger0r0r/FPGA_modules.git f:/verilog_sva_gh_scraper/data/full_repos/622361256
git clone --depth 1 --no-tags https://github.com/John-Tito/FPGA_HDL_component.git f:/verilog_sva_gh_scraper/data/full_repos/622589017
git clone --depth 1 --no-tags https://github.com/S-E-N-S-O-H-A-M/Car_Washing_System.git f:/verilog_sva_gh_scraper/data/full_repos/624312126
git clone --depth 1 --no-tags https://github.com/m21aie249/eel7210-bonus.git f:/verilog_sva_gh_scraper/data/full_repos/623912960
git clone --depth 1 --no-tags https://github.com/Sarvepalli53/Smart-store-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/624891851
git clone --depth 1 --no-tags https://github.com/3x10e8/caravel_user_project_analog_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/621048313
git clone --depth 1 --no-tags https://github.com/ShnapDozer/GOWIN_EXAMPLES.git f:/verilog_sva_gh_scraper/data/full_repos/621734254
git clone --depth 1 --no-tags https://github.com/MaximKhodchenkov/NN_coprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/622555554
git clone --depth 1 --no-tags https://github.com/mostafa0001-me/RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/622193920
git clone --depth 1 --no-tags https://github.com/ZainabKhalid111/Hardware-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/622184796
git clone --depth 1 --no-tags https://github.com/selva-raja/-100days_of_code.git f:/verilog_sva_gh_scraper/data/full_repos/622761301
git clone --depth 1 --no-tags https://github.com/levrage76/BPR.git f:/verilog_sva_gh_scraper/data/full_repos/627232727
git clone --depth 1 --no-tags https://github.com/YouqiXia/v_practice.git f:/verilog_sva_gh_scraper/data/full_repos/624009910
git clone --depth 1 --no-tags https://github.com/hejy47/Assignment4V.git f:/verilog_sva_gh_scraper/data/full_repos/624336579
git clone --depth 1 --no-tags https://github.com/jianlingg/sdram.git f:/verilog_sva_gh_scraper/data/full_repos/624250020
git clone --depth 1 --no-tags https://github.com/QArchy/Digital-devices-and-microprocessors-LAB1.git f:/verilog_sva_gh_scraper/data/full_repos/626003948
git clone --depth 1 --no-tags https://github.com/achyutshegade/UART-Transceiver-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/626087176
git clone --depth 1 --no-tags https://github.com/CayoPOliveira/FromNAND2Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/621121817
git clone --depth 1 --no-tags https://github.com/liudmcscs/Computer-Organization-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/621155766
git clone --depth 1 --no-tags https://github.com/wanly13/Arquitectura-de-Computadoras.git f:/verilog_sva_gh_scraper/data/full_repos/621879079
git clone --depth 1 --no-tags https://github.com/chenhongbing-31/digital_clock.git f:/verilog_sva_gh_scraper/data/full_repos/621762042
git clone --depth 1 --no-tags https://github.com/Ruccccc/Computer_Orgnization_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/622232022
git clone --depth 1 --no-tags https://github.com/Zufaruu/matlab_simulink_hdl_rsp.git f:/verilog_sva_gh_scraper/data/full_repos/625216285
git clone --depth 1 --no-tags https://github.com/AnnRathes/Verilog-and-System-Verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/620077917
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/Multiplexer_8x1.git f:/verilog_sva_gh_scraper/data/full_repos/622459791
git clone --depth 1 --no-tags https://github.com/axyrai/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/622902344
git clone --depth 1 --no-tags https://github.com/dhiptmc/maxpooling.git f:/verilog_sva_gh_scraper/data/full_repos/627219778
git clone --depth 1 --no-tags https://github.com/aixb666/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/627572471
git clone --depth 1 --no-tags https://github.com/dzwyl/obsidian.git f:/verilog_sva_gh_scraper/data/full_repos/627468483
git clone --depth 1 --no-tags https://github.com/arka-jit/Router-1X3-.git f:/verilog_sva_gh_scraper/data/full_repos/626979769
git clone --depth 1 --no-tags https://github.com/shikye/rvcore.git f:/verilog_sva_gh_scraper/data/full_repos/626966600
git clone --depth 1 --no-tags https://github.com/Junklea/CmpE-240-Prelabs.git f:/verilog_sva_gh_scraper/data/full_repos/627320760
git clone --depth 1 --no-tags https://github.com/hk08394habib/dldproject.git f:/verilog_sva_gh_scraper/data/full_repos/621701603
git clone --depth 1 --no-tags https://github.com/mireavmis/IEEE754-representation.git f:/verilog_sva_gh_scraper/data/full_repos/621870653
git clone --depth 1 --no-tags https://github.com/Cassieoso/RISC_V_Single_Cycle_UART.git f:/verilog_sva_gh_scraper/data/full_repos/620581743
git clone --depth 1 --no-tags https://github.com/algofoogle/wrapped_solo_squash.git f:/verilog_sva_gh_scraper/data/full_repos/622420798
git clone --depth 1 --no-tags https://github.com/bisheralwan/TrafficLightController.git f:/verilog_sva_gh_scraper/data/full_repos/622357260
git clone --depth 1 --no-tags https://github.com/mehaksareen20/MIPSProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/620777884
git clone --depth 1 --no-tags https://github.com/nishan1281/VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/622948681
git clone --depth 1 --no-tags https://github.com/3ab3at/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/625688235
git clone --depth 1 --no-tags https://github.com/yueyeweiliang/oc8051.git f:/verilog_sva_gh_scraper/data/full_repos/625855371
git clone --depth 1 --no-tags https://github.com/XhyDds/COD.git f:/verilog_sva_gh_scraper/data/full_repos/623770433
git clone --depth 1 --no-tags https://github.com/SSJ-0/Minature-Proc.git f:/verilog_sva_gh_scraper/data/full_repos/623590568
git clone --depth 1 --no-tags https://github.com/Pratap-Reddy-K/sequence_dete.git f:/verilog_sva_gh_scraper/data/full_repos/624074340
git clone --depth 1 --no-tags https://github.com/ShirajulIslamraj/my_verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/624965649
git clone --depth 1 --no-tags https://github.com/star697/-C-Users-19361-Desktop-nscscc-group-func_test_v0.01-soc_axi_func-run_vivado-mycpu_prj1.git f:/verilog_sva_gh_scraper/data/full_repos/625949215
git clone --depth 1 --no-tags https://github.com/CaptainZhangge/test.git f:/verilog_sva_gh_scraper/data/full_repos/623004106
git clone --depth 1 --no-tags https://github.com/thejosephloy/digital_lib.git f:/verilog_sva_gh_scraper/data/full_repos/624981665
git clone --depth 1 --no-tags https://github.com/SaranBodduluri/Digital_Electronics.git f:/verilog_sva_gh_scraper/data/full_repos/624997779
git clone --depth 1 --no-tags https://github.com/omar1405/Binary-Encoded-Image-Buffer.git f:/verilog_sva_gh_scraper/data/full_repos/625097882
git clone --depth 1 --no-tags https://github.com/star697/c.git f:/verilog_sva_gh_scraper/data/full_repos/625182545
git clone --depth 1 --no-tags https://github.com/kadirkoylu/caravel_first2.git f:/verilog_sva_gh_scraper/data/full_repos/625266366
git clone --depth 1 --no-tags https://github.com/basak-tepe/Digital-Systems-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/622565798
git clone --depth 1 --no-tags https://github.com/soncii/game-of-life.git f:/verilog_sva_gh_scraper/data/full_repos/620202113
git clone --depth 1 --no-tags https://github.com/Intelligent-Computing-Research-Group/PIMLC-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/619419387
git clone --depth 1 --no-tags https://github.com/1icheng9ian/bpsk_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/622990228
git clone --depth 1 --no-tags https://github.com/RohanKhatua/DSD-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/627313114
git clone --depth 1 --no-tags https://github.com/chenadmond/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/626903506
git clone --depth 1 --no-tags https://github.com/subhradip096/eSim-Internship.git f:/verilog_sva_gh_scraper/data/full_repos/619933204
git clone --depth 1 --no-tags https://github.com/TharinduChamod/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/619470428
git clone --depth 1 --no-tags https://github.com/liudmcscs/DLAB.git f:/verilog_sva_gh_scraper/data/full_repos/621133328
git clone --depth 1 --no-tags https://github.com/1dNDN/simple-counter.git f:/verilog_sva_gh_scraper/data/full_repos/624954221
git clone --depth 1 --no-tags https://github.com/codeheng7/ic.git f:/verilog_sva_gh_scraper/data/full_repos/625101275
git clone --depth 1 --no-tags https://github.com/Shaalan-omar/Carry_Select_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/626418226
git clone --depth 1 --no-tags https://github.com/mostafa0001-me/RISC-v-Processor-demo.git f:/verilog_sva_gh_scraper/data/full_repos/626666298
git clone --depth 1 --no-tags https://github.com/sudharaniinti/Synchronous-FIFO-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/624519229
git clone --depth 1 --no-tags https://github.com/zhenianqingren/mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/625805986
git clone --depth 1 --no-tags https://github.com/1035406941/Project-exp2.git f:/verilog_sva_gh_scraper/data/full_repos/625940245
