# compile vhdl design source files
vhdl xil_defaultlib  "../../../basicTestbench.srcs/sources_1/imports/VHDL/LED_manager.vhd"
vhdl xil_defaultlib  "../../../basicTestbench.srcs/sources_1/imports/VHDL/meta_harden.vhd"
vhdl xil_defaultlib  "../../../basicTestbench.srcs/sources_1/imports/VHDL/register8.vhd"
vhdl xil_defaultlib  "../../../basicTestbench.srcs/sources_1/imports/VHDL/reset_bridge.vhd"
vhdl xil_defaultlib  "../../../basicTestbench.srcs/sources_1/imports/VHDL/uart_baud_gen.vhd"
vhdl xil_defaultlib  "../../../basicTestbench.srcs/sim_1/imports/VHDL/uart_driver_tb.vhd"
vhdl xil_defaultlib  "../../../basicTestbench.srcs/sources_1/imports/VHDL/uart_led.vhd"
vhdl xil_defaultlib  "../../../basicTestbench.srcs/sources_1/imports/VHDL/uart_rx.vhd"
vhdl xil_defaultlib  "../../../basicTestbench.srcs/sources_1/imports/VHDL/uart_rx_ctl.vhd"
vhdl xil_defaultlib  "../../../basicTestbench.srcs/sim_1/imports/VHDL/uart_led_simple_tb.vhd"

# Do not sort compile order
nosort
