$date
	Sat Oct 22 19:17:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#153562
b100 &
b100 %
1$
b100 !
1"
#153563
0"
#153566
b10 &
b10 %
#153570
b1 &
b1 %
1#
#153574
b0 &
0#
b0 %
0$
#1078187
b1011 !
1"
#1078190
b1011 &
b1011 %
1$
#1078191
0"
#1078194
b100010 &
b100010 %
#1078198
b10001 &
b10001 %
#1078202
b110100 &
b110100 %
#1078206
b11010 &
b11010 %
#1078210
b1101 &
b1101 %
#1078214
b101000 &
b101000 %
#1078218
b10100 &
b10100 %
#1078222
b1010 &
b1010 %
#1078226
b101 &
b101 %
#1078230
b10000 &
b10000 %
#1078234
b1000 &
b1000 %
#1078238
b100 &
b100 %
#1078242
b10 &
b10 %
#1078246
b1 &
1#
b1 %
#1078250
b0 &
b0 %
0#
0$
#2099698
b10 &
b10 %
1$
b10 !
1"
#2099699
0"
#2099702
b1 &
1#
b1 %
#2099706
b0 &
b0 %
0#
0$
#4500012
