{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/CFG/cfgmclk_pll_50MHz:false|/SCOPE_FSM_Timebase_CE_1:false|/mig_7series_0_ui_clk_sync_rst:false|/TRX_rx24_32bits_CD100_1:false|/EUI48_data_1:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:false|/TRX_tx_DDS1_gpio_ampt_1:false|/TRX_post_fft_rx09_mem_b_dout_1:false|/PWM_lights/RGB_blue_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:false|/mig_7series_0_ui_addn_clk_2_50MHz:false|/TRX_clk_trx_pll_25MHz_vio_1:false|/PWM_lights/RGB_green_compare_0_S:false|/rst_mig_7series_0_100M_peripheral_reset:false|/mig_7series_0_ui_addn_clk_0_200MHz:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:false|/TRX_ip2intc_irpt_1:false|/CLK2_125MHz_mgt_g_0:false|/CLOCK/CLOCK_c_counter_binary_0_Q:false|/TRX_tx_im_1:false|/CLK0_NA_0:false|/mig_7series_0_ui_addn_clk_1_100MHz:false|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:false|/PWM_lights/RGB_red_compare_0_S:false|/TRX_data_count_1:false|/TRX_rx_clkdiv_16MHz_in_1:false|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:false|/PWM_lights/LCD_BL_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:false|/TRX_decoder_rx09_ch00_squelch_lvl_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:false|/TRX_tx_DDS0_gpio_ampt_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:false|/ARESETN_1:false|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:false|/TRX_rd_data_count_CD100_1:false|/UART0/axi_UART0_gpio_0_ip2intc_irpt:false|/decoder_rx09_ch00_int_0:false|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:false|/reset_1:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:false|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:false|/CLK1B_50MHz_phy_clk_0:false|/decoder_rx09_ch00_center_pos_1:false|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:false|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:false|/UART0_clk_wiz_0_clk_out1:false|/microblaze_0_Clk_100MHz:false|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:false|/CFG/axi_quad_spi_0_ip2intc_irpt:false|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:false|/rst_mig_7series_0_100M_mb_reset:false|/TRX_tx_DDS0_gpio_inc_1:false|/decoder_rx09_ch00_strength_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:false|/mdm_USER2_0_Debug_SYS_Rst_0:false|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:false|/TRX_rx09_32bits_CD100_1:false|/TRX_tx_re_1:false|/ETH0/mii_y_adapater_0_s_mii_rx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:false|/CLOCK/CLOCK_c_shift_ram_0_Q:false|/PWM_lights/PWM_counter_binary_0_Q:false|/CLK0_NA_g_0:false|/ETH0/mii_y_adapater_0_s_mii_tx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:false|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:false|/TRX_pushdata_rx09_irpt_1:false|/EUI48_state_1:false|/CFG/SC0712_0_reset_out:false|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:false|/UART0/axi_UART0_uartlite_0_interrupt:false|/decoder_rx09_ch00_noise_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:false|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:false|/EUI48_abort_1:false|/axi_BOARD_iic_0_iic2intc_irpt:false|/TRX_clk_trx_26MHz_vio_1:false|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:false|/rst_mig_7series_0_50M_peripheral_aresetn:false|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:false|/SCOPE_FSM_FIFO_Rst_1:false|/PLL_int_1:false|/axi_timer_0_interrupt:false|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:false|/ETH0/rst_n_0:false|/rst_mig_7series_0_100M_bus_struct_reset:false|",
   "Addressing View_ScaleFactor":"1.35132",
   "Addressing View_TopLeft":"-224,-47",
   "Color Coded_ScaleFactor":"0.470659",
   "Color Coded_TopLeft":"-750,0",
   "Default View_Layers":"/CFG/cfgmclk_pll_50MHz:true|/SCOPE_FSM_Timebase_CE_1:true|/mig_7series_0_ui_clk_sync_rst:true|/TRX_rx24_32bits_CD100_1:true|/EUI48_data_1:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:true|/TRX_tx_DDS1_gpio_ampt_1:true|/TRX_post_fft_rx09_mem_b_dout_1:true|/PWM_lights/RGB_blue_compare_0_S:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:true|/mig_7series_0_ui_addn_clk_2_50MHz:true|/TRX_clk_trx_pll_25MHz_vio_1:true|/PWM_lights/RGB_green_compare_0_S:true|/rst_mig_7series_0_100M_peripheral_reset:true|/mig_7series_0_ui_addn_clk_0_200MHz:true|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:true|/TRX_ip2intc_irpt_1:true|/CLK2_125MHz_mgt_g_0:true|/CLOCK/CLOCK_c_counter_binary_0_Q:true|/TRX_tx_im_1:true|/CLK0_NA_0:true|/mig_7series_0_ui_addn_clk_1_100MHz:true|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:true|/PWM_lights/RGB_red_compare_0_S:true|/TRX_data_count_1:true|/TRX_rx_clkdiv_16MHz_in_1:true|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:true|/PWM_lights/LCD_BL_compare_0_S:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:true|/TRX_decoder_rx09_ch00_squelch_lvl_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:true|/TRX_tx_DDS0_gpio_ampt_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:true|/ARESETN_1:true|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:true|/TRX_rd_data_count_CD100_1:true|/UART0/axi_UART0_gpio_0_ip2intc_irpt:true|/decoder_rx09_ch00_int_0:true|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:true|/reset_1:true|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:true|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:true|/CLK1B_50MHz_phy_clk_0:true|/decoder_rx09_ch00_center_pos_1:true|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:true|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:true|/UART0_clk_wiz_0_clk_out1:true|/microblaze_0_Clk_100MHz:true|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:true|/rst_mig_7series_0_100M_peripheral_aresetn:true|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:true|/CFG/axi_quad_spi_0_ip2intc_irpt:true|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:true|/rst_mig_7series_0_100M_mb_reset:true|/TRX_tx_DDS0_gpio_inc_1:true|/decoder_rx09_ch00_strength_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:true|/mdm_USER2_0_Debug_SYS_Rst_0:true|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:true|/TRX_rx09_32bits_CD100_1:true|/TRX_tx_re_1:true|/ETH0/mii_y_adapater_0_s_mii_rx_clk:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:true|/CLOCK/CLOCK_c_shift_ram_0_Q:true|/PWM_lights/PWM_counter_binary_0_Q:true|/CLK0_NA_g_0:true|/ETH0/mii_y_adapater_0_s_mii_tx_clk:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:true|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:true|/TRX_pushdata_rx09_irpt_1:true|/EUI48_state_1:true|/CFG/SC0712_0_reset_out:true|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:true|/UART0/axi_UART0_uartlite_0_interrupt:true|/decoder_rx09_ch00_noise_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:true|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:true|/EUI48_abort_1:true|/axi_BOARD_iic_0_iic2intc_irpt:true|/TRX_clk_trx_26MHz_vio_1:true|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:true|/rst_mig_7series_0_50M_peripheral_aresetn:true|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:true|/SCOPE_FSM_FIFO_Rst_1:true|/PLL_int_1:true|/axi_timer_0_interrupt:true|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:true|/ETH0/rst_n_0:true|/rst_mig_7series_0_100M_bus_struct_reset:true|",
   "Default View_ScaleFactor":"0.17561",
   "Default View_TopLeft":"-2881,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeClockEnable":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.579232",
   "Grouping and No Loops_TopLeft":"-221,-167",
   "Interfaces View_Layers":"/CFG/cfgmclk_pll_50MHz:false|/SCOPE_FSM_Timebase_CE_1:false|/mig_7series_0_ui_clk_sync_rst:false|/TRX_rx24_32bits_CD100_1:false|/EUI48_data_1:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:false|/TRX_tx_DDS1_gpio_ampt_1:false|/TRX_post_fft_rx09_mem_b_dout_1:false|/PWM_lights/RGB_blue_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:false|/mig_7series_0_ui_addn_clk_2_50MHz:false|/TRX_clk_trx_pll_25MHz_vio_1:false|/PWM_lights/RGB_green_compare_0_S:false|/rst_mig_7series_0_100M_peripheral_reset:false|/mig_7series_0_ui_addn_clk_0_200MHz:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:false|/TRX_ip2intc_irpt_1:false|/CLK2_125MHz_mgt_g_0:false|/CLOCK/CLOCK_c_counter_binary_0_Q:false|/TRX_tx_im_1:false|/CLK0_NA_0:false|/mig_7series_0_ui_addn_clk_1_100MHz:false|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:false|/PWM_lights/RGB_red_compare_0_S:false|/TRX_data_count_1:false|/TRX_rx_clkdiv_16MHz_in_1:false|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:false|/PWM_lights/LCD_BL_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:false|/TRX_decoder_rx09_ch00_squelch_lvl_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:false|/TRX_tx_DDS0_gpio_ampt_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:false|/ARESETN_1:false|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:false|/TRX_rd_data_count_CD100_1:false|/UART0/axi_UART0_gpio_0_ip2intc_irpt:false|/decoder_rx09_ch00_int_0:false|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:false|/reset_1:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:false|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:false|/CLK1B_50MHz_phy_clk_0:false|/decoder_rx09_ch00_center_pos_1:false|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:false|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:false|/UART0_clk_wiz_0_clk_out1:false|/microblaze_0_Clk_100MHz:false|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:false|/CFG/axi_quad_spi_0_ip2intc_irpt:false|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:false|/rst_mig_7series_0_100M_mb_reset:false|/TRX_tx_DDS0_gpio_inc_1:false|/decoder_rx09_ch00_strength_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:false|/mdm_USER2_0_Debug_SYS_Rst_0:false|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:false|/TRX_rx09_32bits_CD100_1:false|/TRX_tx_re_1:false|/ETH0/mii_y_adapater_0_s_mii_rx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:false|/CLOCK/CLOCK_c_shift_ram_0_Q:false|/PWM_lights/PWM_counter_binary_0_Q:false|/CLK0_NA_g_0:false|/ETH0/mii_y_adapater_0_s_mii_tx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:false|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:false|/TRX_pushdata_rx09_irpt_1:false|/EUI48_state_1:false|/CFG/SC0712_0_reset_out:false|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:false|/UART0/axi_UART0_uartlite_0_interrupt:false|/decoder_rx09_ch00_noise_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:false|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:false|/EUI48_abort_1:false|/axi_BOARD_iic_0_iic2intc_irpt:false|/TRX_clk_trx_26MHz_vio_1:false|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:false|/rst_mig_7series_0_50M_peripheral_aresetn:false|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:false|/SCOPE_FSM_FIFO_Rst_1:false|/PLL_int_1:false|/axi_timer_0_interrupt:false|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:false|/ETH0/rst_n_0:false|/rst_mig_7series_0_100M_bus_struct_reset:false|",
   "Interfaces View_ScaleFactor":"1.35132",
   "Interfaces View_TopLeft":"-224,-1",
   "No Loops_ScaleFactor":"0.339487",
   "No Loops_TopLeft":"-365,-430",
   "PinnedBlocks":"",
   "Reduced Jogs_ScaleFactor":"0.345465",
   "Reduced Jogs_TopLeft":"-365,-301",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -10 -y 2720 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 10 -x 5110 -y 3950 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 10 -x 5110 -y 2380 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 10 -x 5110 -y 2360 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 10 -x 5110 -y 4540 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x -10 -y 2610 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 10 -x 5110 -y 1310 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x -10 -y 4190 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 10 -x 5110 -y 3770 -defaultsOSRD
preplace port TRX_CONFIG_SPI -pg 1 -lvl 10 -x 5110 -y 4230 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 10 -x 5110 -y 1390 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 10 -x 5110 -y 1410 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 10 -x 5110 -y 2740 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -10 -y 4430 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -10 -y 4630 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -10 -y 4660 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 10 -x 5110 -y 4480 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 10 -x 5110 -y 4090 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x -10 -y 1780 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz -pg 1 -lvl 10 -x 5110 -y 3970 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -10 -y 460 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -10 -y 3920 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -10 -y 3860 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x -10 -y 1700 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x -10 -y 3200 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x -10 -y 1820 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x -10 -y 1800 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 10 -x 5110 -y 3120 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 10 -x 5110 -y 3140 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 10 -x 5110 -y 3160 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x -10 -y 3220 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_rd_rst_busy -pg 1 -lvl 10 -x 5110 -y 3220 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_wr_rst_busy -pg 1 -lvl 10 -x 5110 -y 3200 -defaultsOSRD
preplace port LVDS_rx09_synced -pg 1 -lvl 0 -x -10 -y 760 -defaultsOSRD
preplace port LVDS_rx24_synced -pg 1 -lvl 0 -x -10 -y 780 -defaultsOSRD
preplace port dds_tx09_ptt -pg 1 -lvl 0 -x -10 -y 740 -defaultsOSRD
preplace port mig_7series_0_mmcm_locked -pg 1 -lvl 10 -x 5110 -y 4010 -defaultsOSRD
preplace port TRX_rx_clkdiv_16MHz_in -pg 1 -lvl 0 -x -10 -y 2780 -defaultsOSRD
preplace port TRX_clk_trx_26MHz_vio -pg 1 -lvl 0 -x -10 -y 2800 -defaultsOSRD
preplace port TRX_clk_trx_pll_25MHz_vio -pg 1 -lvl 0 -x -10 -y 2820 -defaultsOSRD
preplace port TRX_TX_RF09_PULLDATA_FIFO_empty -pg 1 -lvl 0 -x -10 -y 580 -defaultsOSRD
preplace port mig_7series_0_ui_addn_clk_0_200MHz -pg 1 -lvl 10 -x 5110 -y 3990 -defaultsOSRD
preplace port LVDS_mrk09ok -pg 1 -lvl 0 -x -10 -y 1300 -defaultsOSRD
preplace port LVDS_mrk24ok -pg 1 -lvl 0 -x -10 -y 1320 -defaultsOSRD
preplace port BOARD_ROTENC_I -pg 1 -lvl 0 -x -10 -y 3650 -defaultsOSRD
preplace port BOARD_ROTENC_Q -pg 1 -lvl 0 -x -10 -y 3670 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 10 -x 5110 -y 4560 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 10 -x 5110 -y 4580 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 10 -x 5110 -y 4600 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 10 -x 5110 -y 4630 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 10 -x 5110 -y 4680 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 10 -x 5110 -y 2400 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 10 -x 5110 -y 2420 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 10 -x 5110 -y 2020 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 10 -x 5110 -y 1980 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 10 -x 5110 -y 1960 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 10 -x 5110 -y 2000 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 10 -x 5110 -y 1940 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x -10 -y 1760 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 10 -x 5110 -y 1790 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x -10 -y 440 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 10 -x 5110 -y 3180 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO0_Out -pg 1 -lvl 10 -x 5110 -y 3240 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO1_In -pg 1 -lvl 0 -x -10 -y 3240 -defaultsOSRD
preplace portBus decoder_rx09_ch00_center_pos -pg 1 -lvl 0 -x -10 -y 20 -defaultsOSRD
preplace portBus decoder_rx09_ch00_strength -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace portBus decoder_rx09_ch00_noise -pg 1 -lvl 0 -x -10 -y 40 -defaultsOSRD
preplace portBus dds_tx09_inc -pg 1 -lvl 0 -x -10 -y 720 -defaultsOSRD
preplace portBus rst_mig_7series_0_100M_peripheral_reset -pg 1 -lvl 10 -x 5110 -y 4440 -defaultsOSRD
preplace portBus TRX_rx24_32bits_CD100 -pg 1 -lvl 0 -x -10 -y 370 -defaultsOSRD
preplace portBus TRX_rx09_32bits_CD100 -pg 1 -lvl 0 -x -10 -y 350 -defaultsOSRD
preplace portBus TRX_rx_rd_data_count -pg 1 -lvl 0 -x -10 -y 330 -defaultsOSRD
preplace portBus TRX_tx_re -pg 1 -lvl 0 -x -10 -y 680 -defaultsOSRD
preplace portBus TRX_tx_im -pg 1 -lvl 0 -x -10 -y 700 -defaultsOSRD
preplace portBus TRX_tx_data_count -pg 1 -lvl 0 -x -10 -y 600 -defaultsOSRD
preplace portBus TRX_decoder_rx09_ch00_squelch_lvl -pg 1 -lvl 0 -x -10 -y 840 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_inc -pg 1 -lvl 0 -x -10 -y 620 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_ampt -pg 1 -lvl 0 -x -10 -y 640 -defaultsOSRD
preplace portBus TRX_tx_DDS1_gpio_ampt -pg 1 -lvl 0 -x -10 -y 660 -defaultsOSRD
preplace portBus decoder_rx09_chXX_sql_open -pg 1 -lvl 0 -x -10 -y 800 -defaultsOSRD
preplace portBus decoder_rx09_chXX_active -pg 1 -lvl 0 -x -10 -y 820 -defaultsOSRD
preplace portBus decoder_rx09_ch01_noise -pg 1 -lvl 0 -x -10 -y 100 -defaultsOSRD
preplace portBus decoder_rx09_ch02_noise -pg 1 -lvl 0 -x -10 -y 160 -defaultsOSRD
preplace portBus decoder_rx09_ch03_noise -pg 1 -lvl 0 -x -10 -y 220 -defaultsOSRD
preplace portBus decoder_rx09_ch04_noise -pg 1 -lvl 0 -x -10 -y 280 -defaultsOSRD
preplace portBus decoder_rx09_ch05_noise -pg 1 -lvl 0 -x -10 -y 410 -defaultsOSRD
preplace portBus decoder_rx09_ch06_noise -pg 1 -lvl 0 -x -10 -y 520 -defaultsOSRD
preplace portBus decoder_rx09_ch07_noise -pg 1 -lvl 0 -x -10 -y 860 -defaultsOSRD
preplace portBus decoder_rx09_ch01_strength -pg 1 -lvl 0 -x -10 -y 120 -defaultsOSRD
preplace portBus decoder_rx09_ch02_strength -pg 1 -lvl 0 -x -10 -y 180 -defaultsOSRD
preplace portBus decoder_rx09_ch03_strength -pg 1 -lvl 0 -x -10 -y 240 -defaultsOSRD
preplace portBus decoder_rx09_ch04_strength -pg 1 -lvl 0 -x -10 -y 300 -defaultsOSRD
preplace portBus decoder_rx09_ch05_strength -pg 1 -lvl 0 -x -10 -y 480 -defaultsOSRD
preplace portBus decoder_rx09_ch06_strength -pg 1 -lvl 0 -x -10 -y 540 -defaultsOSRD
preplace portBus decoder_rx09_ch07_strength -pg 1 -lvl 0 -x -10 -y 880 -defaultsOSRD
preplace portBus decoder_rx09_ch01_center_pos -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace portBus decoder_rx09_ch02_center_pos -pg 1 -lvl 0 -x -10 -y 140 -defaultsOSRD
preplace portBus decoder_rx09_ch03_center_pos -pg 1 -lvl 0 -x -10 -y 200 -defaultsOSRD
preplace portBus decoder_rx09_ch04_center_pos -pg 1 -lvl 0 -x -10 -y 260 -defaultsOSRD
preplace portBus decoder_rx09_ch05_center_pos -pg 1 -lvl 0 -x -10 -y 390 -defaultsOSRD
preplace portBus decoder_rx09_ch06_center_pos -pg 1 -lvl 0 -x -10 -y 500 -defaultsOSRD
preplace portBus decoder_rx09_ch07_center_pos -pg 1 -lvl 0 -x -10 -y 560 -defaultsOSRD
preplace portBus TRX_CONFIG_GPIO1_o -pg 1 -lvl 10 -x 5110 -y 4270 -defaultsOSRD
preplace portBus TRX_CONFIG_GPIO2_i -pg 1 -lvl 0 -x -10 -y 4450 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO1_o -pg 1 -lvl 10 -x 5110 -y 4290 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO1_i -pg 1 -lvl 0 -x -10 -y 4470 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO2_o -pg 1 -lvl 10 -x 5110 -y 4310 -defaultsOSRD
preplace portBus TRX_TX_DDSAMPL_GPIO1_o -pg 1 -lvl 10 -x 5110 -y 4330 -defaultsOSRD
preplace portBus TRX_TX_DDSAMPL_GPIO2_o -pg 1 -lvl 10 -x 5110 -y 4350 -defaultsOSRD
preplace portBus TRX_RX_PUSHDATA_GPIO1_i -pg 1 -lvl 0 -x -10 -y 4490 -defaultsOSRD
preplace portBus TRX_RX_PUSHDATA_GPIO2_o -pg 1 -lvl 10 -x 5110 -y 4390 -defaultsOSRD
preplace portBus TRX_LVDS_tx09_fifo_din -pg 1 -lvl 0 -x -10 -y 1340 -defaultsOSRD
preplace portBus rst_mig_7series_0_100M_peripheral_aresetn -pg 1 -lvl 10 -x 5110 -y 4460 -defaultsOSRD
preplace portBus USER_dbg_02_signal -pg 1 -lvl 10 -x 5110 -y 40 -defaultsOSRD
preplace portBus USER_dbg_00_signal -pg 1 -lvl 10 -x 5110 -y 1330 -defaultsOSRD
preplace portBus USER_dbg_04_signal -pg 1 -lvl 10 -x 5110 -y 4720 -defaultsOSRD
preplace portBus USER_dbg_05_signal -pg 1 -lvl 10 -x 5110 -y 4740 -defaultsOSRD
preplace portBus USER_dbg_06_signal -pg 1 -lvl 10 -x 5110 -y 4760 -defaultsOSRD
preplace portBus USER_dbg_07_signal -pg 1 -lvl 10 -x 5110 -y 4780 -defaultsOSRD
preplace portBus USER_dbg_08_signal -pg 1 -lvl 10 -x 5110 -y 4800 -defaultsOSRD
preplace portBus USER_dbg_09_signal -pg 1 -lvl 10 -x 5110 -y 4820 -defaultsOSRD
preplace portBus USER_dbg_10_signal -pg 1 -lvl 10 -x 5110 -y 4840 -defaultsOSRD
preplace portBus USER_dbg_11_signal -pg 1 -lvl 10 -x 5110 -y 4860 -defaultsOSRD
preplace portBus USER_dbg_12_signal -pg 1 -lvl 10 -x 5110 -y 4880 -defaultsOSRD
preplace portBus USER_dbg_13_signal -pg 1 -lvl 10 -x 5110 -y 4900 -defaultsOSRD
preplace portBus USER_dbg_01_signal -pg 1 -lvl 10 -x 5110 -y 20 -defaultsOSRD
preplace portBus USER_dbg_03_signal -pg 1 -lvl 10 -x 5110 -y 4700 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 4 -x 1190 -y 190 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 8 -x 3910 -y 2610 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 9 -x 4680 -y 4020 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 3 -x 820 -y 3540 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 5 -x 1920 -y 720 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 9 -x 4680 -y 4620 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 9 -x 4680 -y 1970 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 9 -x 4680 -y 3560 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 9 -x 4680 -y 2550 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 5 -x 1920 -y 3990 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 9 -x 4680 -y 1790 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 9 -x 4680 -y 2180 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 9 -x 4680 -y 3180 -defaultsOSRD
preplace inst CFG_Si5338 -pg 1 -lvl 9 -x 4680 -y 1430 -defaultsOSRD
preplace inst CLOCK -pg 1 -lvl 8 -x 3910 -y 3840 -defaultsOSRD
preplace inst AXI_TRX -pg 1 -lvl 9 -x 4680 -y 4310 -defaultsOSRD
preplace inst rst_microblaze_0_sys_reset_0 -pg 1 -lvl 4 -x 1190 -y 3410 -defaultsOSRD
preplace inst xlconstant_val0_len1 -pg 1 -lvl 9 -x 4680 -y 4830 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 2 -x 440 -y 2720 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 9 -x 4680 -y 3790 -defaultsOSRD
preplace inst microblaze_0_axi_mem_interconnect_0 -pg 1 -lvl 8 -x 3910 -y 3460 -defaultsOSRD
preplace inst SREC_axi_all_interconnect_0 -pg 1 -lvl 7 -x 3340 -y 2360 -defaultsOSRD
preplace inst SREC_axi_periph_interconnect_0 -pg 1 -lvl 8 -x 3910 -y 2270 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 8 -x 3910 -y 4090 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 8 -x 3910 -y 4370 -defaultsOSRD
preplace inst mdm_USER2_0 -pg 1 -lvl 5 -x 1920 -y 1510 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 6 -x 2700 -y 3340 -defaultsOSRD
preplace inst microblaze_0_axi_periph_interconnect_0 -pg 1 -lvl 7 -x 3340 -y 4110 -defaultsOSRD
preplace inst microblaze_0_axi_periph_interconnect_1 -pg 1 -lvl 8 -x 3910 -y 2980 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 2 -x 440 -y 2610 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 1 -x 150 -y 2720 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 3 -x 820 -y 2740 -defaultsOSRD
preplace inst SREC_boot_loader_FSM_0 -pg 1 -lvl 6 -x 2700 -y 2140 -defaultsOSRD
preplace netloc ARESETN_1 1 3 5 1020J 3510 NJ 3510 NJ 3510 NJ 3510 3620
preplace netloc CFG_SC0712_0_reset_0 1 4 6 1580 1620 2120J 1540 NJ 1540 NJ 1540 4180 1630 5030
preplace netloc labtools_fmeter_0_F1_CLK2_125MHz_mgt 1 4 1 N 120
preplace netloc labtools_fmeter_0_F0_microblaze_0_Clk_100MHz 1 4 1 N 100
preplace netloc labtools_fmeter_0_update 1 4 1 1380 180n
preplace netloc labtools_fmeter_0_F3_CLK0_NA 1 4 1 N 160
preplace netloc labtools_fmeter_0_F2_CLK1B_50MHz_eth 1 4 1 N 140
preplace netloc microblaze_0_Clk_100MHz 1 2 8 640 3310 1010 3310 1590 3310 2430 2450 3170 2170 3580 2090 4300 3880 5000
preplace netloc mig_7series_0_mmcm_locked 1 2 8 650 3640 1010 3740 NJ 3740 NJ 3740 NJ 3740 3560J 4210 4420J 4160 5090
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 8 2 4420 4150 5060
preplace netloc mig_7series_0_ui_clk_sync_rst 1 2 8 640 3750 NJ 3750 NJ 3750 NJ 3750 NJ 3750 3680J 3740 4100J 3870 4950
preplace netloc ext_reset_1 1 0 9 20J 3780 NJ 3780 NJ 3780 NJ 3780 NJ 3780 NJ 3780 NJ 3780 3690 1480 4110J
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 3 5 NJ 3520 NJ 3520 NJ 3520 NJ 3520 3550
preplace netloc rst_mig_7series_0_100M_mb_reset 1 4 2 1440 3370 NJ
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 3 7 NJ 3580 1660 2440 2450 2440 3160 2180 3600 2100 4310 4460 NJ
preplace netloc CLK2_125MHz_mgt_g_0 1 2 1 590J 2600n
preplace netloc lt_fmeter_xlconcat_0_dout 1 3 1 990 200n
preplace netloc mig_7series_0_init_calib_complete 1 9 1 NJ 4090
preplace netloc UART0_clk_wiz_0_clk_out1 1 8 2 4080 4470 5000J
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 3 7 NJ 3540 NJ 3540 NJ 3540 NJ 3540 3560J 3640 4340 4760 5050J
preplace netloc labtools_fmeter_0_F4_TRX_LVDS_divclk 1 4 1 1370 180n
preplace netloc UART0_UART0EXT_CTSn 1 9 1 NJ 4560
preplace netloc UART0_UART0EXT_DSRn 1 9 1 NJ 4580
preplace netloc UART0_UART0EXT_DCDn 1 9 1 NJ 4600
preplace netloc UART0_UART0EXT_RIn 1 9 1 NJ 4630
preplace netloc UART0EXT_RTSn_1 1 0 9 NJ 4630 NJ 4630 NJ 4630 NJ 4630 NJ 4630 NJ 4630 NJ 4630 NJ 4630 NJ
preplace netloc UART0EXT_DTRn_1 1 0 9 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ
preplace netloc UART0_UART0_rst_n 1 9 1 NJ 4680
preplace netloc PWM_lights_LCD_rstn 1 9 1 NJ 1940
preplace netloc PWM_lights_LED_RGB_blue 1 9 1 NJ 1960
preplace netloc PWM_lights_LED_RGB_green 1 9 1 NJ 1980
preplace netloc PWM_lights_LCD_BL 1 9 1 NJ 2000
preplace netloc PWM_lights_LED_RGB_red 1 9 1 NJ 2020
preplace netloc BOARD_ROTENC_PUSH_0 1 0 9 NJ 460 NJ 460 NJ 460 NJ 460 1390 20 NJ 20 NJ 20 NJ 20 4250
preplace netloc ETH0_DA_G 1 9 1 NJ 2420
preplace netloc CFG_Si5338_qspi_0_ip2intc_irpt 1 4 6 1730 2140 2260 1230 NJ 1230 NJ 1230 NJ 1230 5090
preplace netloc axi_timer_0_interrupt 1 4 5 1770 3730 NJ 3730 NJ 3730 NJ 3730 4080
preplace netloc decoder_rx09_ch00_int_0 1 0 5 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ
preplace netloc PLL_irpt 1 0 5 NJ 3920 NJ 3920 NJ 3920 NJ 3920 NJ
preplace netloc UART0_ip2intc_irpt 1 4 6 1740 3710 NJ 3710 NJ 3710 NJ 3710 NJ 3710 4960
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 4 6 1750 3720 NJ 3720 NJ 3720 NJ 3720 4330J 3700 4940
preplace netloc ROTENC_decoder_ip2intc_irpt 1 4 6 1710 3700 NJ 3700 NJ 3700 NJ 3700 4320J 3690 5000
preplace netloc UART0_irpt 1 4 6 1750 4770 NJ 4770 NJ 4770 NJ 4770 NJ 4770 4940
preplace netloc ETH0_ip2intc_irpt 1 4 6 1690 2010 2460J 1860 NJ 1860 NJ 1860 4280J 2070 4950
preplace netloc PWM_lights_ip2intc_irpt 1 4 6 1700 2020 2450J 1680 NJ 1680 NJ 1680 4160J 1670 4940
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 9 NJ 1760 NJ 1760 NJ 1760 NJ 1760 1380J 2420 NJ 2420 3150J 2200 3560J 2440 4210J
preplace netloc ETH0_LINK_LED_g_0 1 0 9 NJ 1780 NJ 1780 NJ 1780 NJ 1780 1370J 1990 2230J 1440 NJ 1440 NJ 1440 4080J
preplace netloc ROTENC_decoder_Q 1 4 6 1530 1710 2330J 1690 NJ 1690 NJ 1690 4170J 1680 5080
preplace netloc CLK0_NA_50M_0 1 1 1 NJ 2720
preplace netloc CLK0_NA_50M_g_0 1 2 6 610 2600 NJ 2600 NJ 2600 NJ 2600 NJ 2600 3640J
preplace netloc labtools_fmeter_0_F5_ETH0_s_mii_tx_clk 1 4 1 1450 200n
preplace netloc labtools_fmeter_0_F6_ETH0_s_mii_rx_clk 1 4 1 1440 220n
preplace netloc ETH0_s_mii_tx_clk 1 2 8 650 2530 NJ 2530 NJ 2530 NJ 2530 NJ 2530 3560J 2490 4200 2800 5010
preplace netloc ETH0_s_mii_rx_clk 1 2 8 620 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 3550J 2480 4210 2790 4980
preplace netloc ETH0_DA_Y 1 9 1 NJ 2400
preplace netloc ETH0_LEDstatus_vio_0 1 4 6 1450 2430 NJ 2430 3140J 2190 3710J 2450 4240J 2300 4940
preplace netloc ETH0_m_mii_txd_vio_0 1 4 6 1610 1680 2220J 1660 NJ 1660 NJ 1660 4140J 1650 5040
preplace netloc ETH0_mii_rxd_vio_0 1 4 6 1600 1690 2250J 1670 NJ 1670 NJ 1670 4150J 1660 5030
preplace netloc EUI48_EUI48_FSM_start 1 9 1 NJ 1790
preplace netloc EUI48_FSM_run_1 1 0 9 NJ 1700 NJ 1700 NJ 1700 NJ 1700 1400J 1880 2240J 1560 NJ 1560 NJ 1560 4290J
preplace netloc EUI48_data_1 1 0 9 NJ 440 NJ 440 NJ 440 NJ 440 1440 1700 2140J 1490 NJ 1490 NJ 1490 4340J
preplace netloc mdm_USER2_0_Debug_SYS_Rst_1 1 5 4 2110J 1480 NJ 1480 3580J 1500 4350
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 2 8 630 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 5070
preplace netloc dcm_locked_1 1 8 2 4410 1220 5050
preplace netloc ETH0_MIIstatus_vio_0 1 4 6 1460 1870 2410J 1850 NJ 1850 NJ 1850 4290J 2290 5020
preplace netloc ETH0_s_mii_col 1 8 2 4420 2830 5020
preplace netloc ETH0_s_mii_crs 1 8 2 4380 2810 4970
preplace netloc ETH0_s_mii_rx_dv 1 8 2 4390 2820 4960
preplace netloc ETH0_s_mii_rxd_1 1 8 2 4410 2850 5000
preplace netloc ETH0_s_mii_rx_er 1 8 2 4400 2840 4950
preplace netloc ETH0_m_mii_tx_en 1 8 2 4400 3670 5030
preplace netloc ETH0_m_mii_txd_1 1 8 2 4410 3450 4940
preplace netloc ETH0_m_mii_tx_er 1 8 2 4420 3660 4990
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 9 NJ 3200 NJ 3200 NJ 3200 NJ 3200 NJ 3200 NJ 3200 NJ 3200 3590J 3260 NJ
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 9 NJ 1820 NJ 1820 NJ 1820 NJ 1820 1360J 1900 2210J 1510 NJ 1510 NJ 1510 4260J
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 9 NJ 1800 NJ 1800 NJ 1800 NJ 1800 1390J 1890 2180J 1470 NJ 1470 NJ 1470 4270J
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 9 1 NJ 3120
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 9 1 NJ 3140
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 9 1 NJ 3160
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 9 1 NJ 3180
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 9 NJ 3220 NJ 3220 NJ 3220 NJ 3220 NJ 3220 NJ 3220 NJ 3220 3660J 3280 4140J
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 8 2 4420 2280 4940
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 8 2 4370 1210 5060
preplace netloc CLK1B_CW_0_psdone 1 4 6 1550 1660 2200J 1650 NJ 1650 NJ 1650 4130J 1640 4980
preplace netloc SCOPE_SCOPE_FSM_FIFO_wr_rst_busy 1 9 1 NJ 3200
preplace netloc SCOPE_SCOPE_FSM_FIFO_rd_rst_busy 1 9 1 NJ 3220
preplace netloc SCOPE_SCOPE_FSM_GPIO0_Out 1 9 1 NJ 3240
preplace netloc SCOPE_FSM_GPIO1_In_1 1 0 9 NJ 3240 NJ 3240 NJ 3240 NJ 3240 NJ 3240 NJ 3240 NJ 3240 3650J 3270 4150J
preplace netloc ETH0_phy_rst_n 1 9 1 NJ 2740
preplace netloc CFG_Si5338_clk_wiz_0_65MHz_1 1 3 7 990 40 1430 1840 NJ 1840 NJ 1840 3730 1840 4360 1690 4960
preplace netloc labtools_fmeter_0_F7_TRX_clk_trx_26MHz 1 4 1 1420 240n
preplace netloc labtools_fmeter_0_F8_TRX_clk_trx_pll_25MHz 1 4 1 1360 260n
preplace netloc Status_LVDS_rx09_synced_1 1 0 5 NJ 760 NJ 760 NJ 760 NJ 760 NJ
preplace netloc Status_LVDS_rx24_synced_1 1 0 5 NJ 780 NJ 780 NJ 780 NJ 780 NJ
preplace netloc pulldata_dds_inc_1 1 0 5 NJ 720 NJ 720 NJ 720 NJ 720 NJ
preplace netloc dds_tx09_ptt_1 1 0 5 NJ 740 NJ 740 NJ 740 NJ 740 NJ
preplace netloc TRX_rx_clkdiv_16MHz_in_1 1 0 3 10J 2540 NJ 2540 600J
preplace netloc TRX_rx24_32bits_CD100_1 1 0 5 10J 360 NJ 360 NJ 360 NJ 360 NJ
preplace netloc TRX_rx09_32bits_CD100_1 1 0 5 NJ 350 NJ 350 NJ 350 NJ 350 1410J
preplace netloc TRX_rx_rd_data_count_1 1 0 5 NJ 330 NJ 330 NJ 330 1020J 340 1400J
preplace netloc TRX_clk_trx_26MHz_vio_1 1 0 3 NJ 2800 NJ 2800 NJ
preplace netloc TRX_clk_trx_pll_25MHz_vio_1 1 0 3 NJ 2820 NJ 2820 NJ
preplace netloc TRX_tx_re_1 1 0 5 NJ 680 NJ 680 NJ 680 NJ 680 NJ
preplace netloc TRX_tx_im_1 1 0 5 NJ 700 NJ 700 NJ 700 NJ 700 NJ
preplace netloc TRX_tx_data_count_1 1 0 5 NJ 600 NJ 600 NJ 600 NJ 600 NJ
preplace netloc TRX_TX_RF09_PULLDATA_FIFO_empty_1 1 0 5 NJ 580 NJ 580 NJ 580 NJ 580 NJ
preplace netloc TRX_decoder_rx09_ch00_squelch_lvl_1 1 0 5 NJ 840 NJ 840 NJ 840 NJ 840 NJ
preplace netloc TRX_tx_DDS0_gpio_inc_1 1 0 5 NJ 620 NJ 620 NJ 620 NJ 620 NJ
preplace netloc TRX_tx_DDS0_gpio_ampt_1 1 0 5 NJ 640 NJ 640 NJ 640 NJ 640 NJ
preplace netloc TRX_tx_DDS1_gpio_ampt_1 1 0 5 NJ 660 NJ 660 NJ 660 NJ 660 NJ
preplace netloc decoder_rx09_chXX_sql_open_1 1 0 5 NJ 800 NJ 800 NJ 800 NJ 800 NJ
preplace netloc decoder_rx09_chXX_active_1 1 0 5 NJ 820 NJ 820 NJ 820 NJ 820 NJ
preplace netloc TRX_CONFIG_qspi_irpt_1 1 4 6 1760 3770 NJ 3770 NJ 3770 3570J 3930 4330J 3890 4940
preplace netloc AXI_TRX_TRX_CONFIG_GPIO1_0 1 9 1 NJ 4270
preplace netloc TRX_CONFIG_GPIO2_i_1 1 0 9 NJ 4450 NJ 4450 NJ 4450 NJ 4450 1450J 4460 NJ 4460 NJ 4460 NJ 4460 4100J
preplace netloc AXI_TRX_TRX_TX_DDS_GPIO1_0 1 9 1 NJ 4290
preplace netloc TRX_TX_DDS_GPIO1_i_1 1 0 9 20J 4440 NJ 4440 NJ 4440 NJ 4440 NJ 4440 NJ 4440 NJ 4440 NJ 4440 4410J
preplace netloc AXI_TRX_TRX_TX_DDS_GPIO2_0 1 9 1 NJ 4310
preplace netloc AXI_TRX_TRX_TX_DDSAMPL_GPIO1_0 1 9 1 NJ 4330
preplace netloc AXI_TRX_TRX_TX_DDSAMPL_GPIO2_0 1 9 1 NJ 4350
preplace netloc TRX_RX_PUSHDATA_GPIO1_i_1 1 0 9 NJ 4490 NJ 4490 NJ 4490 NJ 4490 NJ 4490 NJ 4490 NJ 4490 NJ 4490 4420J
preplace netloc AXI_TRX_TRX_RX_PUSHDATA_GPIO2_0 1 9 1 NJ 4390
preplace netloc TRX_LVDS_tx09_fifo_din_1 1 0 5 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ
preplace netloc LVDS_mrk09ok_1 1 0 5 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ
preplace netloc LVDS_mrk24ok_1 1 0 5 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ
preplace netloc rst_mig_7series_0_100M_mb_reset1 1 3 3 1000 2160 NJ 2160 NJ
preplace netloc CFG_mon_GPIO1_I 1 4 6 1590 1640 2090J 1250 NJ 1250 NJ 1250 NJ 1250 4980
preplace netloc CFG_mon_GPIO1_O 1 4 6 1540 1650 2150J 1550 NJ 1550 NJ 1550 4310J 1610 4980
preplace netloc CFG_PLL_I2C_ext_scl_o 1 9 1 NJ 1390
preplace netloc Net 1 9 1 NJ 1410
preplace netloc vio_0_probe_out0 1 5 1 2310 720n
preplace netloc CFG_Si5338_rst_proc_interconnect_aresetn_0 1 8 2 4410 3680 5090
preplace netloc AXI_TRX_TRX_RX_PUSHDATA_gpio_irpt 1 4 6 1770 4450 NJ 4450 NJ 4450 NJ 4450 NJ 4450 4940
preplace netloc SREC_boot_loader_FSM_1_SREC_error 1 4 3 1570 1980 2360J 1590 3000
preplace netloc SREC_boot_loader_FSM_1_SREC_resetn 1 3 4 1020 2000 NJ 2000 2380J 1600 2990
preplace netloc SREC_boot_loader_FSM_1_SREC_done 1 4 3 1560 1970 2350J 1580 3110
preplace netloc CFG_Si5338_rst_dbg_interconnect_aresetn 1 4 6 1760 1860 2130J 1240 NJ 1240 NJ 1240 NJ 1240 5020
preplace netloc xlconstant_val0_len1_dout 1 9 1 5090J 4700n
preplace netloc CFG_Si5338_gpio_io_o 1 4 6 1770 1630 NJ 1630 NJ 1630 NJ 1630 4130J 1620 4950
preplace netloc CFG_Si5338_gpio2_io_o 1 4 6 1740 1850 2290J 1610 NJ 1610 NJ 1610 4100J 1600 4940
preplace netloc SREC_boot_loader_FSM_0_DBG_Sig_NxtLoad_out_0 1 9 1 N 20
preplace netloc SREC_boot_loader_FSM_0_DBG_Sig_NxtWrite_out_0 1 9 1 N 40
preplace netloc SREC_boot_loader_FSM_0_fsm_axi_last_b 1 4 3 1620 1960 2340J 1570 3010
preplace netloc CFG_Si5338_CFG_Si5338_peripheral_aresetn 1 7 3 3740 1200 NJ 1200 5040
preplace netloc BOARD_ROTENC_I_0 1 0 9 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 4230J
preplace netloc BOARD_ROTENC_Q_0 1 0 9 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 4260J
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_RD_00 1 4 3 1510 1950 2440J 1740 2970
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_RD_01 1 4 3 1630 1730 2160J 1500 3180
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_RD_02 1 4 3 1750 1720 2170J 1530 3170
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_RD_03 1 4 3 1650 1740 2330J 1750 3090
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_RD_04 1 4 3 1660 1750 2320J 1760 3080
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_RD_05 1 4 3 1670 1760 2270J 1620 3120
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_RD_06 1 4 3 1680 1770 2330J 1780 3070
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_RD_07 1 4 3 1690 1780 2300J 1790 3060
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_RD_08 1 4 3 1700 1790 2250J 1800 3050
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_RD_09 1 4 3 1710 1800 2220J 1810 3040
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_RD_10 1 4 3 1720 1810 2200J 1820 3030
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_RD_11 1 4 3 1730 1820 2190J 1830 3020
preplace netloc SREC_boot_loader_FSM_0_DBG_FSM_out 1 4 3 1470 1930 2420J 1710 2950
preplace netloc SREC_boot_loader_FSM_0_DBG_AXI_DtaPad 1 4 3 1480 1920 2390J 1700 2980
preplace netloc SREC_boot_loader_FSM_0_DBG_AXI_Addr 1 4 3 1490 1910 2400J 1720 2960
preplace netloc SREC_boot_loader_FSM_0_DBG_Sig_NxtLoad_out 1 4 3 1640 1670 2190J 1640 3100
preplace netloc SREC_boot_loader_FSM_0_DBG_Sig_NxtWrite_out 1 4 3 1520 1830 2370J 1770 2940
preplace netloc SREC_boot_loader_FSM_0_DBG_Flash_Adr 1 4 3 1500 1940 2430J 1730 3130
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 4120 3460n
preplace netloc axi_iic_1_IIC 1 9 1 NJ 3770
preplace netloc S_AXI_7 1 7 2 3520 4240 NJ
preplace netloc microblaze_0_axi_periph_interconnect_0_M02_AXI 1 4 4 1720 2030 2280J 1420 NJ 1420 3540
preplace netloc SREC_axi_interconnect_0_M01_AXI 1 7 1 3530 2360n
preplace netloc ETH0_ETH0_MDIO_MDC 1 9 1 NJ 2380
preplace netloc AXI_TRX_TRX_CONFIG_SPI 1 9 1 NJ 4230
preplace netloc S_AXI2_1 1 7 2 3500 4280 NJ
preplace netloc INT_ctrl_interrupt 1 5 1 2460 3310n
preplace netloc microblaze_0_axi_periph_interconnect_0_M04_AXI 1 7 1 3730 3800n
preplace netloc S_AXI_4 1 8 1 N 2960
preplace netloc S_AXI_1 1 8 1 4190 1750n
preplace netloc microblaze_0_axi_periph_interconnect_1_M06_AXI 1 8 1 4110 3020n
preplace netloc microblaze_0_axi_periph_interconnect_0_M03_AXI 1 7 1 3740 4040n
preplace netloc UART0_UART0 1 9 1 NJ 4540
preplace netloc microblaze_0_axi_periph_interconnect_0_M01_AXI 1 7 1 3610 2180n
preplace netloc microblaze_0_axi_periph_interconnect_1_M07_AXI 1 8 1 4230 2160n
preplace netloc microblaze_0_dlmb_1 1 6 2 3180 2550 NJ
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 2 NJ 2610 NJ
preplace netloc CLK0_NA_50M_diff_0 1 0 1 NJ 2720
preplace netloc ETH0_RMII_PHY_M_0 1 9 1 NJ 2360
preplace netloc microblaze_0_axi_dp 1 6 1 3000 3340n
preplace netloc S00_AXI_1 1 7 1 3670 2760n
preplace netloc SREC_axi_interconnect_0_M00_AXI 1 7 1 3700 2340n
preplace netloc S_AXI_2 1 8 1 4170 2920n
preplace netloc mdm_USER2_0_LMB_0 1 5 4 2070J 1430 NJ 1430 NJ 1430 4080
preplace netloc S_AXI1_1 1 8 1 N 2980
preplace netloc microblaze_0_M_AXI_DC 1 6 2 NJ 3360 N
preplace netloc mdm_USER2_0_microblaze_LMB_1 1 5 3 2120J 1520 NJ 1520 3720
preplace netloc mdm_USER2_0_M_AXI 1 5 4 2080J 1450 NJ 1450 NJ 1450 4090
preplace netloc microblaze_0_ilmb_1 1 6 2 3190 2570 NJ
preplace netloc SREC_boot_loader_FSM_0_m00_axi 1 6 1 3190 1920n
preplace netloc microblaze_0_axi_periph_interconnect_1_M02_AXI 1 8 1 4160 2940n
preplace netloc mdm_USER2_0_MBDEBUG_0 1 5 4 2100J 1460 NJ 1460 NJ 1460 4100
preplace netloc AXI_LITE_2 1 7 2 3530 4220 NJ
preplace netloc microblaze_0_axi_periph_M05_AXI 1 7 2 3540J 4200 4290
preplace netloc S02_AXI_1 1 8 1 4120 1380n
preplace netloc microblaze_0_axi_periph_interconnect_1_M05_AXI 1 8 1 4130 3000n
preplace netloc S_AXI_8 1 8 1 4220 2140n
preplace netloc SREC_axi_interconnect_0_M02_AXI 1 7 1 3550 2160n
preplace netloc CLK3_50MHz_mig_diff_0 1 0 9 10J 3690 NJ 3690 NJ 3690 NJ 3690 NJ 3690 NJ 3690 NJ 3690 NJ 3690 4090J
preplace netloc S_AXI1_3 1 7 2 3510 4260 NJ
preplace netloc axi_quad_spi_0_SPI_0 1 9 1 NJ 1310
preplace netloc S_AXI3_1 1 7 2 3490 4300 NJ
preplace netloc S_AXI_3 1 8 1 4200 1950n
preplace netloc mdm_USER2_0_MBDEBUG_1 1 5 1 2080 1540n
preplace netloc mig_7series_0_DDR3 1 9 1 NJ 3950
preplace netloc microblaze_0_M_AXI_IC 1 6 2 3190J 3350 3630
levelinfo -pg 1 -10 150 440 820 1190 1920 2700 3340 3910 4680 5110
pagesize -pg 1 -db -bbox -sgen -340 0 5480 4920
"
}
0
