{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459584833830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459584833830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 02 09:13:53 2016 " "Processing started: Sat Apr 02 09:13:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459584833830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459584833830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cu_reg -c cu_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off cu_reg -c cu_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459584833830 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1459584836357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "RAM.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/RAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837340 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "RAM.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/RAM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buff-behav " "Found design unit 1: buff-behav" {  } { { "buff.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/buff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837355 ""} { "Info" "ISGN_ENTITY_NAME" "1 buff " "Found entity 1: buff" {  } { { "buff.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/buff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progcount-beh " "Found design unit 1: progcount-beh" {  } { { "progcount.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/progcount.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837371 ""} { "Info" "ISGN_ENTITY_NAME" "1 progcount " "Found entity 1: progcount" {  } { { "progcount.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/progcount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zreg-b " "Found design unit 1: zreg-b" {  } { { "Zreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/Zreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837387 ""} { "Info" "ISGN_ENTITY_NAME" "1 zreg " "Found entity 1: zreg" {  } { { "Zreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/Zreg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_model-b " "Found design unit 1: top_model-b" {  } { { "top_model.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837418 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_model " "Found entity 1: top_model" {  } { { "top_model.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_bit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file three_bit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_bit_decoder-behave " "Found design unit 1: three_bit_decoder-behave" {  } { { "three_bit_decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/three_bit_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837433 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_bit_decoder " "Found entity 1: three_bit_decoder" {  } { { "three_bit_decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/three_bit_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg-tempreg " "Found design unit 1: tempreg-tempreg" {  } { { "tempreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/tempreg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837449 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg " "Found entity 1: tempreg" {  } { { "tempreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/tempreg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-behave " "Found design unit 1: seg-behave" {  } { { "seg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837465 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rreg-rreg " "Found design unit 1: rreg-rreg" {  } { { "Rreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/Rreg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837480 ""} { "Info" "ISGN_ENTITY_NAME" "1 rreg " "Found entity 1: rreg" {  } { { "Rreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/Rreg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-struct " "Found design unit 1: rom-struct" {  } { { "rom.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837511 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_decoder-behave " "Found design unit 1: one_bit_decoder-behave" {  } { { "one_bit_decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/one_bit_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837527 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_decoder " "Found entity 1: one_bit_decoder" {  } { { "one_bit_decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/one_bit_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsequencer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microsequencer-behavioural " "Found design unit 1: microsequencer-behavioural" {  } { { "microsequencer.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837543 ""} { "Info" "ISGN_ENTITY_NAME" "1 microsequencer " "Found entity 1: microsequencer" {  } { { "microsequencer.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instreg-instreg " "Found design unit 1: instreg-instreg" {  } { { "instreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/instreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837558 ""} { "Info" "ISGN_ENTITY_NAME" "1 instreg " "Found entity 1: instreg" {  } { { "instreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/instreg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_decoder-behave " "Found design unit 1: four_bit_decoder-behave" {  } { { "four_bit_decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/four_bit_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837574 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_decoder " "Found entity 1: four_bit_decoder" {  } { { "four_bit_decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/four_bit_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behave " "Found design unit 1: decoder-behave" {  } { { "decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837589 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behav " "Found design unit 1: counter-behav" {  } { { "counter.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837621 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addreg-addreg " "Found design unit 1: addreg-addreg" {  } { { "addreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/addreg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837636 ""} { "Info" "ISGN_ENTITY_NAME" "1 addreg " "Found entity 1: addreg" {  } { { "addreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/addreg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitdatareg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8bitdatareg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datareg-datareg " "Found design unit 1: datareg-datareg" {  } { { "8BitDataReg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/8BitDataReg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837667 ""} { "Info" "ISGN_ENTITY_NAME" "1 datareg " "Found entity 1: datareg" {  } { { "8BitDataReg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/8BitDataReg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu_reg-struct " "Found design unit 1: cu_reg-struct" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837683 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu_reg " "Found entity 1: cu_reg" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testram-rtl " "Found design unit 1: testram-rtl" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837699 ""} { "Info" "ISGN_ENTITY_NAME" "1 testram " "Found entity 1: testram" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584837699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584837699 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal microsequencer.vhd(104) " "VHDL Subprogram Call error at microsequencer.vhd(104): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "microsequencer.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd" 104 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584837730 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459584837995 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 02 09:13:57 2016 " "Processing ended: Sat Apr 02 09:13:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459584837995 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459584837995 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459584837995 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459584837995 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459584838697 ""}
