// Seed: 2026892051
module module_0 (
    input uwire id_0,
    input wire id_1,
    input supply1 id_2,
    input tri id_3,
    output tri0 id_4,
    output tri1 id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri id_8,
    output supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input wor id_12,
    output wire id_13,
    input supply1 id_14,
    output wor id_15,
    input tri0 id_16,
    output uwire id_17,
    input uwire id_18
);
  wire id_20;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input supply0 id_3,
    output supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wor id_8
    , id_28,
    output uwire id_9,
    input uwire id_10,
    inout wor id_11,
    input wor id_12,
    output uwire id_13,
    input uwire id_14,
    input uwire id_15,
    output supply0 id_16,
    input tri id_17,
    output supply1 id_18,
    input tri id_19,
    input wor id_20,
    input tri1 id_21,
    input tri id_22,
    input wand id_23,
    output supply1 id_24,
    input wand id_25,
    input wire id_26
);
  assign id_13 = id_22;
  module_0(
      id_3,
      id_25,
      id_25,
      id_1,
      id_11,
      id_18,
      id_13,
      id_24,
      id_26,
      id_9,
      id_17,
      id_23,
      id_3,
      id_9,
      id_2,
      id_24,
      id_7,
      id_4,
      id_2
  );
endmodule
