

================================================================
== Vitis HLS Report for 'bicg_Pipeline_lp1'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      201|      201|  2.010 us|  2.010 us|  201|  201|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp1     |      199|      199|        11|          3|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 3, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add18 = alloca i32 1"   --->   Operation 14 'alloca' 'add18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_119 = alloca i32 1"   --->   Operation 15 'alloca' 'add_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_220 = alloca i32 1"   --->   Operation 16 'alloca' 'add_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_321 = alloca i32 1"   --->   Operation 17 'alloca' 'add_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_422 = alloca i32 1"   --->   Operation 18 'alloca' 'add_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_523 = alloca i32 1"   --->   Operation 19 'alloca' 'add_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_624 = alloca i32 1"   --->   Operation 20 'alloca' 'add_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_725 = alloca i32 1"   --->   Operation 21 'alloca' 'add_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_826 = alloca i32 1"   --->   Operation 22 'alloca' 'add_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_927 = alloca i32 1"   --->   Operation 23 'alloca' 'add_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_1028 = alloca i32 1"   --->   Operation 24 'alloca' 'add_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_1129 = alloca i32 1"   --->   Operation 25 'alloca' 'add_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_1230 = alloca i32 1"   --->   Operation 26 'alloca' 'add_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add_1331 = alloca i32 1"   --->   Operation 27 'alloca' 'add_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_1432 = alloca i32 1"   --->   Operation 28 'alloca' 'add_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_1533 = alloca i32 1"   --->   Operation 29 'alloca' 'add_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_1634 = alloca i32 1"   --->   Operation 30 'alloca' 'add_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add_1735 = alloca i32 1"   --->   Operation 31 'alloca' 'add_1735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add_1836 = alloca i32 1"   --->   Operation 32 'alloca' 'add_1836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add_1937 = alloca i32 1"   --->   Operation 33 'alloca' 'add_1937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add_2038 = alloca i32 1"   --->   Operation 34 'alloca' 'add_2038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_2139 = alloca i32 1"   --->   Operation 35 'alloca' 'add_2139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_2240 = alloca i32 1"   --->   Operation 36 'alloca' 'add_2240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_2341 = alloca i32 1"   --->   Operation 37 'alloca' 'add_2341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add_2442 = alloca i32 1"   --->   Operation 38 'alloca' 'add_2442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add_2543 = alloca i32 1"   --->   Operation 39 'alloca' 'add_2543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add_2644 = alloca i32 1"   --->   Operation 40 'alloca' 'add_2644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add_2745 = alloca i32 1"   --->   Operation 41 'alloca' 'add_2745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_2846 = alloca i32 1"   --->   Operation 42 'alloca' 'add_2846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add_2947 = alloca i32 1"   --->   Operation 43 'alloca' 'add_2947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add_3048 = alloca i32 1"   --->   Operation 44 'alloca' 'add_3048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add_3149 = alloca i32 1"   --->   Operation 45 'alloca' 'add_3149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add_3250 = alloca i32 1"   --->   Operation 46 'alloca' 'add_3250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add_3351 = alloca i32 1"   --->   Operation 47 'alloca' 'add_3351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add_3452 = alloca i32 1"   --->   Operation 48 'alloca' 'add_3452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add_3553 = alloca i32 1"   --->   Operation 49 'alloca' 'add_3553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add_3654 = alloca i32 1"   --->   Operation 50 'alloca' 'add_3654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add_3755 = alloca i32 1"   --->   Operation 51 'alloca' 'add_3755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add_3856 = alloca i32 1"   --->   Operation 52 'alloca' 'add_3856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add_3957 = alloca i32 1"   --->   Operation 53 'alloca' 'add_3957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add_4058 = alloca i32 1"   --->   Operation 54 'alloca' 'add_4058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add_4159 = alloca i32 1"   --->   Operation 55 'alloca' 'add_4159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add_4260 = alloca i32 1"   --->   Operation 56 'alloca' 'add_4260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add_4361 = alloca i32 1"   --->   Operation 57 'alloca' 'add_4361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add_4462 = alloca i32 1"   --->   Operation 58 'alloca' 'add_4462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add_4563 = alloca i32 1"   --->   Operation 59 'alloca' 'add_4563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add_4664 = alloca i32 1"   --->   Operation 60 'alloca' 'add_4664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add_4765 = alloca i32 1"   --->   Operation 61 'alloca' 'add_4765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add_4866 = alloca i32 1"   --->   Operation 62 'alloca' 'add_4866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add_4967 = alloca i32 1"   --->   Operation 63 'alloca' 'add_4967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add_5068 = alloca i32 1"   --->   Operation 64 'alloca' 'add_5068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add_5169 = alloca i32 1"   --->   Operation 65 'alloca' 'add_5169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add_5270 = alloca i32 1"   --->   Operation 66 'alloca' 'add_5270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add_5371 = alloca i32 1"   --->   Operation 67 'alloca' 'add_5371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add_5472 = alloca i32 1"   --->   Operation 68 'alloca' 'add_5472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add_5573 = alloca i32 1"   --->   Operation 69 'alloca' 'add_5573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add_5674 = alloca i32 1"   --->   Operation 70 'alloca' 'add_5674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add_5775 = alloca i32 1"   --->   Operation 71 'alloca' 'add_5775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add_5876 = alloca i32 1"   --->   Operation 72 'alloca' 'add_5876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add_5977 = alloca i32 1"   --->   Operation 73 'alloca' 'add_5977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add_6078 = alloca i32 1"   --->   Operation 74 'alloca' 'add_6078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add_6179 = alloca i32 1"   --->   Operation 75 'alloca' 'add_6179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add_6280 = alloca i32 1"   --->   Operation 76 'alloca' 'add_6280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add_6381 = alloca i32 1"   --->   Operation 77 'alloca' 'add_6381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [src/bicg.c:5]   --->   Operation 78 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buff_s_out_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load"   --->   Operation 79 'read' 'buff_s_out_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load"   --->   Operation 80 'read' 'buff_s_out_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%buff_s_out_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_1"   --->   Operation 81 'read' 'buff_s_out_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_1"   --->   Operation 82 'read' 'buff_s_out_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buff_s_out_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_2"   --->   Operation 83 'read' 'buff_s_out_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_2"   --->   Operation 84 'read' 'buff_s_out_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buff_s_out_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_3"   --->   Operation 85 'read' 'buff_s_out_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_3"   --->   Operation 86 'read' 'buff_s_out_1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buff_s_out_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_4"   --->   Operation 87 'read' 'buff_s_out_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_4"   --->   Operation 88 'read' 'buff_s_out_1_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buff_s_out_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_5"   --->   Operation 89 'read' 'buff_s_out_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_5"   --->   Operation 90 'read' 'buff_s_out_1_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buff_s_out_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_6"   --->   Operation 91 'read' 'buff_s_out_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_6"   --->   Operation 92 'read' 'buff_s_out_1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%buff_s_out_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_7"   --->   Operation 93 'read' 'buff_s_out_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_7"   --->   Operation 94 'read' 'buff_s_out_1_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%buff_s_out_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_8"   --->   Operation 95 'read' 'buff_s_out_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_8"   --->   Operation 96 'read' 'buff_s_out_1_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buff_s_out_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_9"   --->   Operation 97 'read' 'buff_s_out_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_9"   --->   Operation 98 'read' 'buff_s_out_1_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%buff_s_out_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_10"   --->   Operation 99 'read' 'buff_s_out_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_10"   --->   Operation 100 'read' 'buff_s_out_1_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buff_s_out_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_11"   --->   Operation 101 'read' 'buff_s_out_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_11"   --->   Operation 102 'read' 'buff_s_out_1_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buff_s_out_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_12"   --->   Operation 103 'read' 'buff_s_out_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_12"   --->   Operation 104 'read' 'buff_s_out_1_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buff_s_out_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_13"   --->   Operation 105 'read' 'buff_s_out_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_13"   --->   Operation 106 'read' 'buff_s_out_1_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%buff_s_out_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_14"   --->   Operation 107 'read' 'buff_s_out_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_14"   --->   Operation 108 'read' 'buff_s_out_1_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buff_s_out_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_15"   --->   Operation 109 'read' 'buff_s_out_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_15"   --->   Operation 110 'read' 'buff_s_out_1_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%buff_s_out_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_16"   --->   Operation 111 'read' 'buff_s_out_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_16"   --->   Operation 112 'read' 'buff_s_out_1_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%buff_s_out_load_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_17"   --->   Operation 113 'read' 'buff_s_out_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_17"   --->   Operation 114 'read' 'buff_s_out_1_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%buff_s_out_load_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_18"   --->   Operation 115 'read' 'buff_s_out_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_18"   --->   Operation 116 'read' 'buff_s_out_1_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%buff_s_out_load_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_19"   --->   Operation 117 'read' 'buff_s_out_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_19"   --->   Operation 118 'read' 'buff_s_out_1_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%buff_s_out_load_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_20"   --->   Operation 119 'read' 'buff_s_out_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_20"   --->   Operation 120 'read' 'buff_s_out_1_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%buff_s_out_load_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_21"   --->   Operation 121 'read' 'buff_s_out_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_21"   --->   Operation 122 'read' 'buff_s_out_1_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%buff_s_out_load_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_22"   --->   Operation 123 'read' 'buff_s_out_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_22"   --->   Operation 124 'read' 'buff_s_out_1_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%buff_s_out_load_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_23"   --->   Operation 125 'read' 'buff_s_out_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_23"   --->   Operation 126 'read' 'buff_s_out_1_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%buff_s_out_load_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_24"   --->   Operation 127 'read' 'buff_s_out_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_24"   --->   Operation 128 'read' 'buff_s_out_1_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%buff_s_out_load_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_25"   --->   Operation 129 'read' 'buff_s_out_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_25"   --->   Operation 130 'read' 'buff_s_out_1_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%buff_s_out_load_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_26"   --->   Operation 131 'read' 'buff_s_out_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_26"   --->   Operation 132 'read' 'buff_s_out_1_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%buff_s_out_load_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_27"   --->   Operation 133 'read' 'buff_s_out_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_27"   --->   Operation 134 'read' 'buff_s_out_1_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%buff_s_out_load_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_28"   --->   Operation 135 'read' 'buff_s_out_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_28"   --->   Operation 136 'read' 'buff_s_out_1_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%buff_s_out_load_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_29"   --->   Operation 137 'read' 'buff_s_out_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_29"   --->   Operation 138 'read' 'buff_s_out_1_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%buff_s_out_load_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_30"   --->   Operation 139 'read' 'buff_s_out_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_30"   --->   Operation 140 'read' 'buff_s_out_1_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%buff_s_out_load_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_load_31"   --->   Operation 141 'read' 'buff_s_out_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%buff_s_out_1_load_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_s_out_1_load_31"   --->   Operation 142 'read' 'buff_s_out_1_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i_1" [src/bicg.c:5]   --->   Operation 143 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_31_read, i32 %add_6381"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_31_read, i32 %add_6280"   --->   Operation 145 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_30_read, i32 %add_6179"   --->   Operation 146 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_30_read, i32 %add_6078"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_29_read, i32 %add_5977"   --->   Operation 148 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_29_read, i32 %add_5876"   --->   Operation 149 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_28_read, i32 %add_5775"   --->   Operation 150 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_28_read, i32 %add_5674"   --->   Operation 151 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_27_read, i32 %add_5573"   --->   Operation 152 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_27_read, i32 %add_5472"   --->   Operation 153 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_26_read, i32 %add_5371"   --->   Operation 154 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_26_read, i32 %add_5270"   --->   Operation 155 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_25_read, i32 %add_5169"   --->   Operation 156 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_25_read, i32 %add_5068"   --->   Operation 157 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_24_read, i32 %add_4967"   --->   Operation 158 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_24_read, i32 %add_4866"   --->   Operation 159 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_23_read, i32 %add_4765"   --->   Operation 160 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_23_read, i32 %add_4664"   --->   Operation 161 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_22_read, i32 %add_4563"   --->   Operation 162 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_22_read, i32 %add_4462"   --->   Operation 163 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_21_read, i32 %add_4361"   --->   Operation 164 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 165 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_21_read, i32 %add_4260"   --->   Operation 165 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_20_read, i32 %add_4159"   --->   Operation 166 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 167 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_20_read, i32 %add_4058"   --->   Operation 167 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 168 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_19_read, i32 %add_3957"   --->   Operation 168 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 169 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_19_read, i32 %add_3856"   --->   Operation 169 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 170 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_18_read, i32 %add_3755"   --->   Operation 170 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 171 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_18_read, i32 %add_3654"   --->   Operation 171 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 172 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_17_read, i32 %add_3553"   --->   Operation 172 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 173 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_17_read, i32 %add_3452"   --->   Operation 173 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 174 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_16_read, i32 %add_3351"   --->   Operation 174 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 175 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_16_read, i32 %add_3250"   --->   Operation 175 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 176 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_15_read, i32 %add_3149"   --->   Operation 176 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 177 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_15_read, i32 %add_3048"   --->   Operation 177 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 178 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_14_read, i32 %add_2947"   --->   Operation 178 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 179 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_14_read, i32 %add_2846"   --->   Operation 179 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 180 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_13_read, i32 %add_2745"   --->   Operation 180 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 181 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_13_read, i32 %add_2644"   --->   Operation 181 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 182 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_12_read, i32 %add_2543"   --->   Operation 182 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 183 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_12_read, i32 %add_2442"   --->   Operation 183 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 184 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_11_read, i32 %add_2341"   --->   Operation 184 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 185 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_11_read, i32 %add_2240"   --->   Operation 185 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 186 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_10_read, i32 %add_2139"   --->   Operation 186 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 187 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_10_read, i32 %add_2038"   --->   Operation 187 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 188 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_9_read, i32 %add_1937"   --->   Operation 188 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 189 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_9_read, i32 %add_1836"   --->   Operation 189 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 190 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_8_read, i32 %add_1735"   --->   Operation 190 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 191 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_8_read, i32 %add_1634"   --->   Operation 191 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 192 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_7_read, i32 %add_1533"   --->   Operation 192 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 193 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_7_read, i32 %add_1432"   --->   Operation 193 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 194 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_6_read, i32 %add_1331"   --->   Operation 194 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 195 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_6_read, i32 %add_1230"   --->   Operation 195 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 196 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_5_read, i32 %add_1129"   --->   Operation 196 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 197 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_5_read, i32 %add_1028"   --->   Operation 197 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 198 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_4_read, i32 %add_927"   --->   Operation 198 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 199 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_4_read, i32 %add_826"   --->   Operation 199 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 200 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_3_read, i32 %add_725"   --->   Operation 200 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 201 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_3_read, i32 %add_624"   --->   Operation 201 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 202 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_2_read, i32 %add_523"   --->   Operation 202 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 203 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_2_read, i32 %add_422"   --->   Operation 203 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 204 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_1_read, i32 %add_321"   --->   Operation 204 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 205 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_1_read, i32 %add_220"   --->   Operation 205 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 206 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_1_load_read, i32 %add_119"   --->   Operation 206 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 207 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %buff_s_out_load_read, i32 %add18"   --->   Operation 207 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lp2"   --->   Operation 208 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%i = load i7 %i_1" [src/bicg.c:23]   --->   Operation 209 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i7 %i" [src/bicg.c:23]   --->   Operation 210 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.77ns)   --->   "%icmp_ln23 = icmp_eq  i7 %i, i7 64" [src/bicg.c:23]   --->   Operation 211 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.77ns)   --->   "%add_ln23 = add i7 %i, i7 1" [src/bicg.c:23]   --->   Operation 212 'add' 'add_ln23' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %lp2.split, void %lp3.exitStub" [src/bicg.c:23]   --->   Operation 213 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln23, i5 0" [src/bicg.c:25]   --->   Operation 214 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i11 %tmp_1" [src/bicg.c:25]   --->   Operation 215 'zext' 'zext_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25" [src/bicg.c:25]   --->   Operation 216 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%or_ln25 = or i11 %tmp_1, i11 1" [src/bicg.c:25]   --->   Operation 217 'or' 'or_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i11 %or_ln25" [src/bicg.c:25]   --->   Operation 218 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_1" [src/bicg.c:25]   --->   Operation 219 'getelementptr' 'buff_A_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%or_ln25_1 = or i11 %tmp_1, i11 2" [src/bicg.c:25]   --->   Operation 220 'or' 'or_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i11 %or_ln25_1" [src/bicg.c:25]   --->   Operation 221 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%buff_A_addr_2 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_2" [src/bicg.c:25]   --->   Operation 222 'getelementptr' 'buff_A_addr_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln25_2 = or i11 %tmp_1, i11 3" [src/bicg.c:25]   --->   Operation 223 'or' 'or_ln25_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i11 %or_ln25_2" [src/bicg.c:25]   --->   Operation 224 'zext' 'zext_ln25_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%buff_A_addr_3 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_3" [src/bicg.c:25]   --->   Operation 225 'getelementptr' 'buff_A_addr_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%or_ln25_3 = or i11 %tmp_1, i11 4" [src/bicg.c:25]   --->   Operation 226 'or' 'or_ln25_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln25_4 = zext i11 %or_ln25_3" [src/bicg.c:25]   --->   Operation 227 'zext' 'zext_ln25_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%buff_A_addr_4 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_4" [src/bicg.c:25]   --->   Operation 228 'getelementptr' 'buff_A_addr_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln25_4 = or i11 %tmp_1, i11 5" [src/bicg.c:25]   --->   Operation 229 'or' 'or_ln25_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln25_5 = zext i11 %or_ln25_4" [src/bicg.c:25]   --->   Operation 230 'zext' 'zext_ln25_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%buff_A_addr_5 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_5" [src/bicg.c:25]   --->   Operation 231 'getelementptr' 'buff_A_addr_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%or_ln25_5 = or i11 %tmp_1, i11 6" [src/bicg.c:25]   --->   Operation 232 'or' 'or_ln25_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln25_6 = zext i11 %or_ln25_5" [src/bicg.c:25]   --->   Operation 233 'zext' 'zext_ln25_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%buff_A_addr_6 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_6" [src/bicg.c:25]   --->   Operation 234 'getelementptr' 'buff_A_addr_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln25_6 = or i11 %tmp_1, i11 7" [src/bicg.c:25]   --->   Operation 235 'or' 'or_ln25_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln25_7 = zext i11 %or_ln25_6" [src/bicg.c:25]   --->   Operation 236 'zext' 'zext_ln25_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%buff_A_addr_7 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_7" [src/bicg.c:25]   --->   Operation 237 'getelementptr' 'buff_A_addr_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln25_7 = or i11 %tmp_1, i11 8" [src/bicg.c:25]   --->   Operation 238 'or' 'or_ln25_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln25_8 = zext i11 %or_ln25_7" [src/bicg.c:25]   --->   Operation 239 'zext' 'zext_ln25_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%buff_A_addr_8 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_8" [src/bicg.c:25]   --->   Operation 240 'getelementptr' 'buff_A_addr_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%or_ln25_8 = or i11 %tmp_1, i11 9" [src/bicg.c:25]   --->   Operation 241 'or' 'or_ln25_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln25_9 = zext i11 %or_ln25_8" [src/bicg.c:25]   --->   Operation 242 'zext' 'zext_ln25_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%buff_A_addr_9 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_9" [src/bicg.c:25]   --->   Operation 243 'getelementptr' 'buff_A_addr_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%or_ln25_9 = or i11 %tmp_1, i11 10" [src/bicg.c:25]   --->   Operation 244 'or' 'or_ln25_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln25_10 = zext i11 %or_ln25_9" [src/bicg.c:25]   --->   Operation 245 'zext' 'zext_ln25_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%buff_A_addr_10 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_10" [src/bicg.c:25]   --->   Operation 246 'getelementptr' 'buff_A_addr_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25" [src/bicg.c:25]   --->   Operation 247 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_1" [src/bicg.c:25]   --->   Operation 248 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%buff_A_1_addr_2 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_2" [src/bicg.c:25]   --->   Operation 249 'getelementptr' 'buff_A_1_addr_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%buff_A_1_addr_3 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_3" [src/bicg.c:25]   --->   Operation 250 'getelementptr' 'buff_A_1_addr_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%buff_A_1_addr_4 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_4" [src/bicg.c:25]   --->   Operation 251 'getelementptr' 'buff_A_1_addr_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%buff_A_1_addr_5 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_5" [src/bicg.c:25]   --->   Operation 252 'getelementptr' 'buff_A_1_addr_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%buff_A_1_addr_6 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_6" [src/bicg.c:25]   --->   Operation 253 'getelementptr' 'buff_A_1_addr_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%buff_A_1_addr_7 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_7" [src/bicg.c:25]   --->   Operation 254 'getelementptr' 'buff_A_1_addr_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%buff_A_1_addr_8 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_8" [src/bicg.c:25]   --->   Operation 255 'getelementptr' 'buff_A_1_addr_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%buff_A_1_addr_9 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_9" [src/bicg.c:25]   --->   Operation 256 'getelementptr' 'buff_A_1_addr_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%buff_A_1_addr_10 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_10" [src/bicg.c:25]   --->   Operation 257 'getelementptr' 'buff_A_1_addr_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i7 %i" [src/bicg.c:23]   --->   Operation 258 'trunc' 'trunc_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%lshr_ln5_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i, i32 1, i32 5" [src/bicg.c:5]   --->   Operation 259 'partselect' 'lshr_ln5_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %lshr_ln5_1" [src/bicg.c:5]   --->   Operation 260 'zext' 'zext_ln5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%buff_r_addr = getelementptr i32 %buff_r, i64 0, i64 %zext_ln5" [src/bicg.c:5]   --->   Operation 261 'getelementptr' 'buff_r_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%buff_r_1_addr = getelementptr i32 %buff_r_1, i64 0, i64 %zext_ln5" [src/bicg.c:5]   --->   Operation 262 'getelementptr' 'buff_r_1_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 263 [2/2] (1.23ns)   --->   "%buff_r_load = load i5 %buff_r_addr" [src/bicg.c:5]   --->   Operation 263 'load' 'buff_r_load' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 264 [2/2] (1.23ns)   --->   "%buff_r_1_load = load i5 %buff_r_1_addr" [src/bicg.c:5]   --->   Operation 264 'load' 'buff_r_1_load' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 265 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/bicg.c:25]   --->   Operation 265 'load' 'buff_A_load' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 266 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/bicg.c:25]   --->   Operation 266 'load' 'buff_A_1_load' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 267 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/bicg.c:25]   --->   Operation 267 'load' 'buff_A_load_1' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 268 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/bicg.c:25]   --->   Operation 268 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 269 [2/2] (1.23ns)   --->   "%buff_A_load_2 = load i11 %buff_A_addr_2" [src/bicg.c:25]   --->   Operation 269 'load' 'buff_A_load_2' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 270 [2/2] (1.23ns)   --->   "%buff_A_1_load_2 = load i11 %buff_A_1_addr_2" [src/bicg.c:25]   --->   Operation 270 'load' 'buff_A_1_load_2' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 271 [2/2] (1.23ns)   --->   "%buff_A_load_3 = load i11 %buff_A_addr_3" [src/bicg.c:25]   --->   Operation 271 'load' 'buff_A_load_3' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 272 [2/2] (1.23ns)   --->   "%buff_A_1_load_3 = load i11 %buff_A_1_addr_3" [src/bicg.c:25]   --->   Operation 272 'load' 'buff_A_1_load_3' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 273 [2/2] (1.23ns)   --->   "%buff_A_load_4 = load i11 %buff_A_addr_4" [src/bicg.c:25]   --->   Operation 273 'load' 'buff_A_load_4' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 274 [2/2] (1.23ns)   --->   "%buff_A_1_load_4 = load i11 %buff_A_1_addr_4" [src/bicg.c:25]   --->   Operation 274 'load' 'buff_A_1_load_4' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 275 [2/2] (1.23ns)   --->   "%buff_A_load_5 = load i11 %buff_A_addr_5" [src/bicg.c:25]   --->   Operation 275 'load' 'buff_A_load_5' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 276 [2/2] (1.23ns)   --->   "%buff_A_1_load_5 = load i11 %buff_A_1_addr_5" [src/bicg.c:25]   --->   Operation 276 'load' 'buff_A_1_load_5' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 277 [2/2] (1.23ns)   --->   "%buff_A_load_6 = load i11 %buff_A_addr_6" [src/bicg.c:25]   --->   Operation 277 'load' 'buff_A_load_6' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 278 [2/2] (1.23ns)   --->   "%buff_A_1_load_6 = load i11 %buff_A_1_addr_6" [src/bicg.c:25]   --->   Operation 278 'load' 'buff_A_1_load_6' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 279 [2/2] (1.23ns)   --->   "%buff_A_load_7 = load i11 %buff_A_addr_7" [src/bicg.c:25]   --->   Operation 279 'load' 'buff_A_load_7' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 280 [2/2] (1.23ns)   --->   "%buff_A_1_load_7 = load i11 %buff_A_1_addr_7" [src/bicg.c:25]   --->   Operation 280 'load' 'buff_A_1_load_7' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 281 [2/2] (1.23ns)   --->   "%buff_A_load_8 = load i11 %buff_A_addr_8" [src/bicg.c:25]   --->   Operation 281 'load' 'buff_A_load_8' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 282 [2/2] (1.23ns)   --->   "%buff_A_1_load_8 = load i11 %buff_A_1_addr_8" [src/bicg.c:25]   --->   Operation 282 'load' 'buff_A_1_load_8' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 283 [2/2] (1.23ns)   --->   "%buff_A_load_9 = load i11 %buff_A_addr_9" [src/bicg.c:25]   --->   Operation 283 'load' 'buff_A_load_9' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 284 [2/2] (1.23ns)   --->   "%buff_A_1_load_9 = load i11 %buff_A_1_addr_9" [src/bicg.c:25]   --->   Operation 284 'load' 'buff_A_1_load_9' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 285 [2/2] (1.23ns)   --->   "%buff_A_load_10 = load i11 %buff_A_addr_10" [src/bicg.c:25]   --->   Operation 285 'load' 'buff_A_load_10' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 286 [2/2] (1.23ns)   --->   "%buff_A_1_load_10 = load i11 %buff_A_1_addr_10" [src/bicg.c:25]   --->   Operation 286 'load' 'buff_A_1_load_10' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 287 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln23, i7 %i_1" [src/bicg.c:5]   --->   Operation 287 'store' 'store_ln5' <Predicate = (!icmp_ln23)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%or_ln25_10 = or i11 %tmp_1, i11 11" [src/bicg.c:25]   --->   Operation 288 'or' 'or_ln25_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln25_11 = zext i11 %or_ln25_10" [src/bicg.c:25]   --->   Operation 289 'zext' 'zext_ln25_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%buff_A_addr_11 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_11" [src/bicg.c:25]   --->   Operation 290 'getelementptr' 'buff_A_addr_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%or_ln25_11 = or i11 %tmp_1, i11 12" [src/bicg.c:25]   --->   Operation 291 'or' 'or_ln25_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln25_12 = zext i11 %or_ln25_11" [src/bicg.c:25]   --->   Operation 292 'zext' 'zext_ln25_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%buff_A_addr_12 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_12" [src/bicg.c:25]   --->   Operation 293 'getelementptr' 'buff_A_addr_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln25_12 = or i11 %tmp_1, i11 13" [src/bicg.c:25]   --->   Operation 294 'or' 'or_ln25_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln25_13 = zext i11 %or_ln25_12" [src/bicg.c:25]   --->   Operation 295 'zext' 'zext_ln25_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%buff_A_addr_13 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_13" [src/bicg.c:25]   --->   Operation 296 'getelementptr' 'buff_A_addr_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln25_13 = or i11 %tmp_1, i11 14" [src/bicg.c:25]   --->   Operation 297 'or' 'or_ln25_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln25_14 = zext i11 %or_ln25_13" [src/bicg.c:25]   --->   Operation 298 'zext' 'zext_ln25_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%buff_A_addr_14 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_14" [src/bicg.c:25]   --->   Operation 299 'getelementptr' 'buff_A_addr_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%or_ln25_14 = or i11 %tmp_1, i11 15" [src/bicg.c:25]   --->   Operation 300 'or' 'or_ln25_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln25_15 = zext i11 %or_ln25_14" [src/bicg.c:25]   --->   Operation 301 'zext' 'zext_ln25_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%buff_A_addr_15 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_15" [src/bicg.c:25]   --->   Operation 302 'getelementptr' 'buff_A_addr_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln25_15 = or i11 %tmp_1, i11 16" [src/bicg.c:25]   --->   Operation 303 'or' 'or_ln25_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln25_16 = zext i11 %or_ln25_15" [src/bicg.c:25]   --->   Operation 304 'zext' 'zext_ln25_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%buff_A_addr_16 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_16" [src/bicg.c:25]   --->   Operation 305 'getelementptr' 'buff_A_addr_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln25_16 = or i11 %tmp_1, i11 17" [src/bicg.c:25]   --->   Operation 306 'or' 'or_ln25_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln25_17 = zext i11 %or_ln25_16" [src/bicg.c:25]   --->   Operation 307 'zext' 'zext_ln25_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%buff_A_addr_17 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_17" [src/bicg.c:25]   --->   Operation 308 'getelementptr' 'buff_A_addr_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%or_ln25_17 = or i11 %tmp_1, i11 18" [src/bicg.c:25]   --->   Operation 309 'or' 'or_ln25_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln25_18 = zext i11 %or_ln25_17" [src/bicg.c:25]   --->   Operation 310 'zext' 'zext_ln25_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%buff_A_addr_18 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_18" [src/bicg.c:25]   --->   Operation 311 'getelementptr' 'buff_A_addr_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%or_ln25_18 = or i11 %tmp_1, i11 19" [src/bicg.c:25]   --->   Operation 312 'or' 'or_ln25_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln25_19 = zext i11 %or_ln25_18" [src/bicg.c:25]   --->   Operation 313 'zext' 'zext_ln25_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%buff_A_addr_19 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_19" [src/bicg.c:25]   --->   Operation 314 'getelementptr' 'buff_A_addr_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln25_19 = or i11 %tmp_1, i11 20" [src/bicg.c:25]   --->   Operation 315 'or' 'or_ln25_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln25_20 = zext i11 %or_ln25_19" [src/bicg.c:25]   --->   Operation 316 'zext' 'zext_ln25_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%buff_A_addr_20 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_20" [src/bicg.c:25]   --->   Operation 317 'getelementptr' 'buff_A_addr_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln25_20 = or i11 %tmp_1, i11 21" [src/bicg.c:25]   --->   Operation 318 'or' 'or_ln25_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln25_21 = zext i11 %or_ln25_20" [src/bicg.c:25]   --->   Operation 319 'zext' 'zext_ln25_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%buff_A_addr_21 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_21" [src/bicg.c:25]   --->   Operation 320 'getelementptr' 'buff_A_addr_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%buff_A_1_addr_11 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_11" [src/bicg.c:25]   --->   Operation 321 'getelementptr' 'buff_A_1_addr_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%buff_A_1_addr_12 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_12" [src/bicg.c:25]   --->   Operation 322 'getelementptr' 'buff_A_1_addr_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%buff_A_1_addr_13 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_13" [src/bicg.c:25]   --->   Operation 323 'getelementptr' 'buff_A_1_addr_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%buff_A_1_addr_14 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_14" [src/bicg.c:25]   --->   Operation 324 'getelementptr' 'buff_A_1_addr_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%buff_A_1_addr_15 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_15" [src/bicg.c:25]   --->   Operation 325 'getelementptr' 'buff_A_1_addr_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%buff_A_1_addr_16 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_16" [src/bicg.c:25]   --->   Operation 326 'getelementptr' 'buff_A_1_addr_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%buff_A_1_addr_17 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_17" [src/bicg.c:25]   --->   Operation 327 'getelementptr' 'buff_A_1_addr_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%buff_A_1_addr_18 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_18" [src/bicg.c:25]   --->   Operation 328 'getelementptr' 'buff_A_1_addr_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%buff_A_1_addr_19 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_19" [src/bicg.c:25]   --->   Operation 329 'getelementptr' 'buff_A_1_addr_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%buff_A_1_addr_20 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_20" [src/bicg.c:25]   --->   Operation 330 'getelementptr' 'buff_A_1_addr_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%buff_A_1_addr_21 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_21" [src/bicg.c:25]   --->   Operation 331 'getelementptr' 'buff_A_1_addr_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 332 [1/2] (1.23ns)   --->   "%buff_r_load = load i5 %buff_r_addr" [src/bicg.c:5]   --->   Operation 332 'load' 'buff_r_load' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 333 [1/2] (1.23ns)   --->   "%buff_r_1_load = load i5 %buff_r_1_addr" [src/bicg.c:5]   --->   Operation 333 'load' 'buff_r_1_load' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 334 [1/1] (0.44ns)   --->   "%tmp = select i1 %trunc_ln23_1, i32 %buff_r_1_load, i32 %buff_r_load" [src/bicg.c:23]   --->   Operation 334 'select' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 335 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/bicg.c:25]   --->   Operation 335 'load' 'buff_A_load' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 336 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/bicg.c:25]   --->   Operation 336 'load' 'buff_A_1_load' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 337 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/bicg.c:25]   --->   Operation 337 'load' 'buff_A_load_1' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 338 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/bicg.c:25]   --->   Operation 338 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 339 [1/2] (1.23ns)   --->   "%buff_A_load_2 = load i11 %buff_A_addr_2" [src/bicg.c:25]   --->   Operation 339 'load' 'buff_A_load_2' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 340 [1/2] (1.23ns)   --->   "%buff_A_1_load_2 = load i11 %buff_A_1_addr_2" [src/bicg.c:25]   --->   Operation 340 'load' 'buff_A_1_load_2' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 341 [1/2] (1.23ns)   --->   "%buff_A_load_3 = load i11 %buff_A_addr_3" [src/bicg.c:25]   --->   Operation 341 'load' 'buff_A_load_3' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 342 [1/2] (1.23ns)   --->   "%buff_A_1_load_3 = load i11 %buff_A_1_addr_3" [src/bicg.c:25]   --->   Operation 342 'load' 'buff_A_1_load_3' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 343 [1/2] (1.23ns)   --->   "%buff_A_load_4 = load i11 %buff_A_addr_4" [src/bicg.c:25]   --->   Operation 343 'load' 'buff_A_load_4' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 344 [1/2] (1.23ns)   --->   "%buff_A_1_load_4 = load i11 %buff_A_1_addr_4" [src/bicg.c:25]   --->   Operation 344 'load' 'buff_A_1_load_4' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 345 [1/2] (1.23ns)   --->   "%buff_A_load_5 = load i11 %buff_A_addr_5" [src/bicg.c:25]   --->   Operation 345 'load' 'buff_A_load_5' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 346 [1/2] (1.23ns)   --->   "%buff_A_1_load_5 = load i11 %buff_A_1_addr_5" [src/bicg.c:25]   --->   Operation 346 'load' 'buff_A_1_load_5' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 347 [1/2] (1.23ns)   --->   "%buff_A_load_6 = load i11 %buff_A_addr_6" [src/bicg.c:25]   --->   Operation 347 'load' 'buff_A_load_6' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 348 [1/2] (1.23ns)   --->   "%buff_A_1_load_6 = load i11 %buff_A_1_addr_6" [src/bicg.c:25]   --->   Operation 348 'load' 'buff_A_1_load_6' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 349 [1/2] (1.23ns)   --->   "%buff_A_load_7 = load i11 %buff_A_addr_7" [src/bicg.c:25]   --->   Operation 349 'load' 'buff_A_load_7' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 350 [1/2] (1.23ns)   --->   "%buff_A_1_load_7 = load i11 %buff_A_1_addr_7" [src/bicg.c:25]   --->   Operation 350 'load' 'buff_A_1_load_7' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 351 [1/2] (1.23ns)   --->   "%buff_A_load_8 = load i11 %buff_A_addr_8" [src/bicg.c:25]   --->   Operation 351 'load' 'buff_A_load_8' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 352 [1/2] (1.23ns)   --->   "%buff_A_1_load_8 = load i11 %buff_A_1_addr_8" [src/bicg.c:25]   --->   Operation 352 'load' 'buff_A_1_load_8' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 353 [1/2] (1.23ns)   --->   "%buff_A_load_9 = load i11 %buff_A_addr_9" [src/bicg.c:25]   --->   Operation 353 'load' 'buff_A_load_9' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 354 [1/2] (1.23ns)   --->   "%buff_A_1_load_9 = load i11 %buff_A_1_addr_9" [src/bicg.c:25]   --->   Operation 354 'load' 'buff_A_1_load_9' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 355 [1/2] (1.23ns)   --->   "%buff_A_load_10 = load i11 %buff_A_addr_10" [src/bicg.c:25]   --->   Operation 355 'load' 'buff_A_load_10' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 356 [1/2] (1.23ns)   --->   "%buff_A_1_load_10 = load i11 %buff_A_1_addr_10" [src/bicg.c:25]   --->   Operation 356 'load' 'buff_A_1_load_10' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 357 [2/2] (1.23ns)   --->   "%buff_A_load_11 = load i11 %buff_A_addr_11" [src/bicg.c:25]   --->   Operation 357 'load' 'buff_A_load_11' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 358 [2/2] (1.23ns)   --->   "%buff_A_1_load_11 = load i11 %buff_A_1_addr_11" [src/bicg.c:25]   --->   Operation 358 'load' 'buff_A_1_load_11' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 359 [2/2] (1.23ns)   --->   "%buff_A_load_12 = load i11 %buff_A_addr_12" [src/bicg.c:25]   --->   Operation 359 'load' 'buff_A_load_12' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 360 [2/2] (1.23ns)   --->   "%buff_A_1_load_12 = load i11 %buff_A_1_addr_12" [src/bicg.c:25]   --->   Operation 360 'load' 'buff_A_1_load_12' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 361 [2/2] (1.23ns)   --->   "%buff_A_load_13 = load i11 %buff_A_addr_13" [src/bicg.c:25]   --->   Operation 361 'load' 'buff_A_load_13' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 362 [2/2] (1.23ns)   --->   "%buff_A_1_load_13 = load i11 %buff_A_1_addr_13" [src/bicg.c:25]   --->   Operation 362 'load' 'buff_A_1_load_13' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 363 [2/2] (1.23ns)   --->   "%buff_A_load_14 = load i11 %buff_A_addr_14" [src/bicg.c:25]   --->   Operation 363 'load' 'buff_A_load_14' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 364 [2/2] (1.23ns)   --->   "%buff_A_1_load_14 = load i11 %buff_A_1_addr_14" [src/bicg.c:25]   --->   Operation 364 'load' 'buff_A_1_load_14' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 365 [2/2] (1.23ns)   --->   "%buff_A_load_15 = load i11 %buff_A_addr_15" [src/bicg.c:25]   --->   Operation 365 'load' 'buff_A_load_15' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 366 [2/2] (1.23ns)   --->   "%buff_A_1_load_15 = load i11 %buff_A_1_addr_15" [src/bicg.c:25]   --->   Operation 366 'load' 'buff_A_1_load_15' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 367 [2/2] (1.23ns)   --->   "%buff_A_load_16 = load i11 %buff_A_addr_16" [src/bicg.c:25]   --->   Operation 367 'load' 'buff_A_load_16' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 368 [2/2] (1.23ns)   --->   "%buff_A_1_load_16 = load i11 %buff_A_1_addr_16" [src/bicg.c:25]   --->   Operation 368 'load' 'buff_A_1_load_16' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 369 [2/2] (1.23ns)   --->   "%buff_A_load_17 = load i11 %buff_A_addr_17" [src/bicg.c:25]   --->   Operation 369 'load' 'buff_A_load_17' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 370 [2/2] (1.23ns)   --->   "%buff_A_1_load_17 = load i11 %buff_A_1_addr_17" [src/bicg.c:25]   --->   Operation 370 'load' 'buff_A_1_load_17' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 371 [2/2] (1.23ns)   --->   "%buff_A_load_18 = load i11 %buff_A_addr_18" [src/bicg.c:25]   --->   Operation 371 'load' 'buff_A_load_18' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 372 [2/2] (1.23ns)   --->   "%buff_A_1_load_18 = load i11 %buff_A_1_addr_18" [src/bicg.c:25]   --->   Operation 372 'load' 'buff_A_1_load_18' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 373 [2/2] (1.23ns)   --->   "%buff_A_load_19 = load i11 %buff_A_addr_19" [src/bicg.c:25]   --->   Operation 373 'load' 'buff_A_load_19' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 374 [2/2] (1.23ns)   --->   "%buff_A_1_load_19 = load i11 %buff_A_1_addr_19" [src/bicg.c:25]   --->   Operation 374 'load' 'buff_A_1_load_19' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 375 [2/2] (1.23ns)   --->   "%buff_A_load_20 = load i11 %buff_A_addr_20" [src/bicg.c:25]   --->   Operation 375 'load' 'buff_A_load_20' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 376 [2/2] (1.23ns)   --->   "%buff_A_1_load_20 = load i11 %buff_A_1_addr_20" [src/bicg.c:25]   --->   Operation 376 'load' 'buff_A_1_load_20' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 377 [2/2] (1.23ns)   --->   "%buff_A_load_21 = load i11 %buff_A_addr_21" [src/bicg.c:25]   --->   Operation 377 'load' 'buff_A_load_21' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 378 [2/2] (1.23ns)   --->   "%buff_A_1_load_21 = load i11 %buff_A_1_addr_21" [src/bicg.c:25]   --->   Operation 378 'load' 'buff_A_1_load_21' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%or_ln25_21 = or i11 %tmp_1, i11 22" [src/bicg.c:25]   --->   Operation 379 'or' 'or_ln25_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln25_22 = zext i11 %or_ln25_21" [src/bicg.c:25]   --->   Operation 380 'zext' 'zext_ln25_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%buff_A_addr_22 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_22" [src/bicg.c:25]   --->   Operation 381 'getelementptr' 'buff_A_addr_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%or_ln25_22 = or i11 %tmp_1, i11 23" [src/bicg.c:25]   --->   Operation 382 'or' 'or_ln25_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln25_23 = zext i11 %or_ln25_22" [src/bicg.c:25]   --->   Operation 383 'zext' 'zext_ln25_23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%buff_A_addr_23 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_23" [src/bicg.c:25]   --->   Operation 384 'getelementptr' 'buff_A_addr_23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%or_ln25_23 = or i11 %tmp_1, i11 24" [src/bicg.c:25]   --->   Operation 385 'or' 'or_ln25_23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln25_24 = zext i11 %or_ln25_23" [src/bicg.c:25]   --->   Operation 386 'zext' 'zext_ln25_24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%buff_A_addr_24 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_24" [src/bicg.c:25]   --->   Operation 387 'getelementptr' 'buff_A_addr_24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%or_ln25_24 = or i11 %tmp_1, i11 25" [src/bicg.c:25]   --->   Operation 388 'or' 'or_ln25_24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln25_25 = zext i11 %or_ln25_24" [src/bicg.c:25]   --->   Operation 389 'zext' 'zext_ln25_25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%buff_A_addr_25 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_25" [src/bicg.c:25]   --->   Operation 390 'getelementptr' 'buff_A_addr_25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%or_ln25_25 = or i11 %tmp_1, i11 26" [src/bicg.c:25]   --->   Operation 391 'or' 'or_ln25_25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln25_26 = zext i11 %or_ln25_25" [src/bicg.c:25]   --->   Operation 392 'zext' 'zext_ln25_26' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%buff_A_addr_26 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_26" [src/bicg.c:25]   --->   Operation 393 'getelementptr' 'buff_A_addr_26' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%or_ln25_26 = or i11 %tmp_1, i11 27" [src/bicg.c:25]   --->   Operation 394 'or' 'or_ln25_26' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln25_27 = zext i11 %or_ln25_26" [src/bicg.c:25]   --->   Operation 395 'zext' 'zext_ln25_27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%buff_A_addr_27 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_27" [src/bicg.c:25]   --->   Operation 396 'getelementptr' 'buff_A_addr_27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%or_ln25_27 = or i11 %tmp_1, i11 28" [src/bicg.c:25]   --->   Operation 397 'or' 'or_ln25_27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln25_28 = zext i11 %or_ln25_27" [src/bicg.c:25]   --->   Operation 398 'zext' 'zext_ln25_28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%buff_A_addr_28 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_28" [src/bicg.c:25]   --->   Operation 399 'getelementptr' 'buff_A_addr_28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%or_ln25_28 = or i11 %tmp_1, i11 29" [src/bicg.c:25]   --->   Operation 400 'or' 'or_ln25_28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln25_29 = zext i11 %or_ln25_28" [src/bicg.c:25]   --->   Operation 401 'zext' 'zext_ln25_29' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%buff_A_addr_29 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_29" [src/bicg.c:25]   --->   Operation 402 'getelementptr' 'buff_A_addr_29' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%or_ln25_29 = or i11 %tmp_1, i11 30" [src/bicg.c:25]   --->   Operation 403 'or' 'or_ln25_29' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln25_30 = zext i11 %or_ln25_29" [src/bicg.c:25]   --->   Operation 404 'zext' 'zext_ln25_30' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%buff_A_addr_30 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_30" [src/bicg.c:25]   --->   Operation 405 'getelementptr' 'buff_A_addr_30' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%or_ln25_30 = or i11 %tmp_1, i11 31" [src/bicg.c:25]   --->   Operation 406 'or' 'or_ln25_30' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln25_31 = zext i11 %or_ln25_30" [src/bicg.c:25]   --->   Operation 407 'zext' 'zext_ln25_31' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%buff_A_addr_31 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_31" [src/bicg.c:25]   --->   Operation 408 'getelementptr' 'buff_A_addr_31' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%buff_A_1_addr_22 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_22" [src/bicg.c:25]   --->   Operation 409 'getelementptr' 'buff_A_1_addr_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%buff_A_1_addr_23 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_23" [src/bicg.c:25]   --->   Operation 410 'getelementptr' 'buff_A_1_addr_23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%buff_A_1_addr_24 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_24" [src/bicg.c:25]   --->   Operation 411 'getelementptr' 'buff_A_1_addr_24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%buff_A_1_addr_25 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_25" [src/bicg.c:25]   --->   Operation 412 'getelementptr' 'buff_A_1_addr_25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%buff_A_1_addr_26 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_26" [src/bicg.c:25]   --->   Operation 413 'getelementptr' 'buff_A_1_addr_26' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%buff_A_1_addr_27 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_27" [src/bicg.c:25]   --->   Operation 414 'getelementptr' 'buff_A_1_addr_27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%buff_A_1_addr_28 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_28" [src/bicg.c:25]   --->   Operation 415 'getelementptr' 'buff_A_1_addr_28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%buff_A_1_addr_29 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_29" [src/bicg.c:25]   --->   Operation 416 'getelementptr' 'buff_A_1_addr_29' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%buff_A_1_addr_30 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_30" [src/bicg.c:25]   --->   Operation 417 'getelementptr' 'buff_A_1_addr_30' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%buff_A_1_addr_31 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_31" [src/bicg.c:25]   --->   Operation 418 'getelementptr' 'buff_A_1_addr_31' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 419 [3/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %tmp" [src/bicg.c:25]   --->   Operation 419 'fmul' 'mul' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %tmp" [src/bicg.c:25]   --->   Operation 420 'fmul' 'mul_1' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %tmp" [src/bicg.c:25]   --->   Operation 421 'fmul' 'mul_2' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %tmp" [src/bicg.c:25]   --->   Operation 422 'fmul' 'mul_3' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %buff_A_load_2, i32 %tmp" [src/bicg.c:25]   --->   Operation 423 'fmul' 'mul_4' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [3/3] (7.01ns)   --->   "%mul_5 = fmul i32 %buff_A_1_load_2, i32 %tmp" [src/bicg.c:25]   --->   Operation 424 'fmul' 'mul_5' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %buff_A_load_3, i32 %tmp" [src/bicg.c:25]   --->   Operation 425 'fmul' 'mul_6' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [3/3] (7.01ns)   --->   "%mul_7 = fmul i32 %buff_A_1_load_3, i32 %tmp" [src/bicg.c:25]   --->   Operation 426 'fmul' 'mul_7' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [3/3] (7.01ns)   --->   "%mul_8 = fmul i32 %buff_A_load_4, i32 %tmp" [src/bicg.c:25]   --->   Operation 427 'fmul' 'mul_8' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [3/3] (7.01ns)   --->   "%mul_9 = fmul i32 %buff_A_1_load_4, i32 %tmp" [src/bicg.c:25]   --->   Operation 428 'fmul' 'mul_9' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [3/3] (7.01ns)   --->   "%mul_s = fmul i32 %buff_A_load_5, i32 %tmp" [src/bicg.c:25]   --->   Operation 429 'fmul' 'mul_s' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [3/3] (7.01ns)   --->   "%mul_10 = fmul i32 %buff_A_1_load_5, i32 %tmp" [src/bicg.c:25]   --->   Operation 430 'fmul' 'mul_10' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [3/3] (7.01ns)   --->   "%mul_11 = fmul i32 %buff_A_load_6, i32 %tmp" [src/bicg.c:25]   --->   Operation 431 'fmul' 'mul_11' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [3/3] (7.01ns)   --->   "%mul_12 = fmul i32 %buff_A_1_load_6, i32 %tmp" [src/bicg.c:25]   --->   Operation 432 'fmul' 'mul_12' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [3/3] (7.01ns)   --->   "%mul_13 = fmul i32 %buff_A_load_7, i32 %tmp" [src/bicg.c:25]   --->   Operation 433 'fmul' 'mul_13' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [3/3] (7.01ns)   --->   "%mul_14 = fmul i32 %buff_A_1_load_7, i32 %tmp" [src/bicg.c:25]   --->   Operation 434 'fmul' 'mul_14' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [3/3] (7.01ns)   --->   "%mul_15 = fmul i32 %buff_A_load_8, i32 %tmp" [src/bicg.c:25]   --->   Operation 435 'fmul' 'mul_15' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [3/3] (7.01ns)   --->   "%mul_16 = fmul i32 %buff_A_1_load_8, i32 %tmp" [src/bicg.c:25]   --->   Operation 436 'fmul' 'mul_16' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [3/3] (7.01ns)   --->   "%mul_17 = fmul i32 %buff_A_load_9, i32 %tmp" [src/bicg.c:25]   --->   Operation 437 'fmul' 'mul_17' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [3/3] (7.01ns)   --->   "%mul_18 = fmul i32 %buff_A_1_load_9, i32 %tmp" [src/bicg.c:25]   --->   Operation 438 'fmul' 'mul_18' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [3/3] (7.01ns)   --->   "%mul_19 = fmul i32 %buff_A_load_10, i32 %tmp" [src/bicg.c:25]   --->   Operation 439 'fmul' 'mul_19' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [3/3] (7.01ns)   --->   "%mul_20 = fmul i32 %buff_A_1_load_10, i32 %tmp" [src/bicg.c:25]   --->   Operation 440 'fmul' 'mul_20' <Predicate = (!icmp_ln23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/2] (1.23ns)   --->   "%buff_A_load_11 = load i11 %buff_A_addr_11" [src/bicg.c:25]   --->   Operation 441 'load' 'buff_A_load_11' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 442 [1/2] (1.23ns)   --->   "%buff_A_1_load_11 = load i11 %buff_A_1_addr_11" [src/bicg.c:25]   --->   Operation 442 'load' 'buff_A_1_load_11' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 443 [1/2] (1.23ns)   --->   "%buff_A_load_12 = load i11 %buff_A_addr_12" [src/bicg.c:25]   --->   Operation 443 'load' 'buff_A_load_12' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 444 [1/2] (1.23ns)   --->   "%buff_A_1_load_12 = load i11 %buff_A_1_addr_12" [src/bicg.c:25]   --->   Operation 444 'load' 'buff_A_1_load_12' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 445 [1/2] (1.23ns)   --->   "%buff_A_load_13 = load i11 %buff_A_addr_13" [src/bicg.c:25]   --->   Operation 445 'load' 'buff_A_load_13' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 446 [1/2] (1.23ns)   --->   "%buff_A_1_load_13 = load i11 %buff_A_1_addr_13" [src/bicg.c:25]   --->   Operation 446 'load' 'buff_A_1_load_13' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 447 [1/2] (1.23ns)   --->   "%buff_A_load_14 = load i11 %buff_A_addr_14" [src/bicg.c:25]   --->   Operation 447 'load' 'buff_A_load_14' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 448 [1/2] (1.23ns)   --->   "%buff_A_1_load_14 = load i11 %buff_A_1_addr_14" [src/bicg.c:25]   --->   Operation 448 'load' 'buff_A_1_load_14' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 449 [1/2] (1.23ns)   --->   "%buff_A_load_15 = load i11 %buff_A_addr_15" [src/bicg.c:25]   --->   Operation 449 'load' 'buff_A_load_15' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 450 [1/2] (1.23ns)   --->   "%buff_A_1_load_15 = load i11 %buff_A_1_addr_15" [src/bicg.c:25]   --->   Operation 450 'load' 'buff_A_1_load_15' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 451 [1/2] (1.23ns)   --->   "%buff_A_load_16 = load i11 %buff_A_addr_16" [src/bicg.c:25]   --->   Operation 451 'load' 'buff_A_load_16' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 452 [1/2] (1.23ns)   --->   "%buff_A_1_load_16 = load i11 %buff_A_1_addr_16" [src/bicg.c:25]   --->   Operation 452 'load' 'buff_A_1_load_16' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 453 [1/2] (1.23ns)   --->   "%buff_A_load_17 = load i11 %buff_A_addr_17" [src/bicg.c:25]   --->   Operation 453 'load' 'buff_A_load_17' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 454 [1/2] (1.23ns)   --->   "%buff_A_1_load_17 = load i11 %buff_A_1_addr_17" [src/bicg.c:25]   --->   Operation 454 'load' 'buff_A_1_load_17' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 455 [1/2] (1.23ns)   --->   "%buff_A_load_18 = load i11 %buff_A_addr_18" [src/bicg.c:25]   --->   Operation 455 'load' 'buff_A_load_18' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 456 [1/2] (1.23ns)   --->   "%buff_A_1_load_18 = load i11 %buff_A_1_addr_18" [src/bicg.c:25]   --->   Operation 456 'load' 'buff_A_1_load_18' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 457 [1/2] (1.23ns)   --->   "%buff_A_load_19 = load i11 %buff_A_addr_19" [src/bicg.c:25]   --->   Operation 457 'load' 'buff_A_load_19' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 458 [1/2] (1.23ns)   --->   "%buff_A_1_load_19 = load i11 %buff_A_1_addr_19" [src/bicg.c:25]   --->   Operation 458 'load' 'buff_A_1_load_19' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 459 [1/2] (1.23ns)   --->   "%buff_A_load_20 = load i11 %buff_A_addr_20" [src/bicg.c:25]   --->   Operation 459 'load' 'buff_A_load_20' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 460 [1/2] (1.23ns)   --->   "%buff_A_1_load_20 = load i11 %buff_A_1_addr_20" [src/bicg.c:25]   --->   Operation 460 'load' 'buff_A_1_load_20' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 461 [1/2] (1.23ns)   --->   "%buff_A_load_21 = load i11 %buff_A_addr_21" [src/bicg.c:25]   --->   Operation 461 'load' 'buff_A_load_21' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 462 [1/2] (1.23ns)   --->   "%buff_A_1_load_21 = load i11 %buff_A_1_addr_21" [src/bicg.c:25]   --->   Operation 462 'load' 'buff_A_1_load_21' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 463 [2/2] (1.23ns)   --->   "%buff_A_load_22 = load i11 %buff_A_addr_22" [src/bicg.c:25]   --->   Operation 463 'load' 'buff_A_load_22' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 464 [2/2] (1.23ns)   --->   "%buff_A_1_load_22 = load i11 %buff_A_1_addr_22" [src/bicg.c:25]   --->   Operation 464 'load' 'buff_A_1_load_22' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 465 [2/2] (1.23ns)   --->   "%buff_A_load_23 = load i11 %buff_A_addr_23" [src/bicg.c:25]   --->   Operation 465 'load' 'buff_A_load_23' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 466 [2/2] (1.23ns)   --->   "%buff_A_1_load_23 = load i11 %buff_A_1_addr_23" [src/bicg.c:25]   --->   Operation 466 'load' 'buff_A_1_load_23' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 467 [2/2] (1.23ns)   --->   "%buff_A_load_24 = load i11 %buff_A_addr_24" [src/bicg.c:25]   --->   Operation 467 'load' 'buff_A_load_24' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 468 [2/2] (1.23ns)   --->   "%buff_A_1_load_24 = load i11 %buff_A_1_addr_24" [src/bicg.c:25]   --->   Operation 468 'load' 'buff_A_1_load_24' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 469 [2/2] (1.23ns)   --->   "%buff_A_load_25 = load i11 %buff_A_addr_25" [src/bicg.c:25]   --->   Operation 469 'load' 'buff_A_load_25' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 470 [2/2] (1.23ns)   --->   "%buff_A_1_load_25 = load i11 %buff_A_1_addr_25" [src/bicg.c:25]   --->   Operation 470 'load' 'buff_A_1_load_25' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 471 [2/2] (1.23ns)   --->   "%buff_A_load_26 = load i11 %buff_A_addr_26" [src/bicg.c:25]   --->   Operation 471 'load' 'buff_A_load_26' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 472 [2/2] (1.23ns)   --->   "%buff_A_1_load_26 = load i11 %buff_A_1_addr_26" [src/bicg.c:25]   --->   Operation 472 'load' 'buff_A_1_load_26' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 473 [2/2] (1.23ns)   --->   "%buff_A_load_27 = load i11 %buff_A_addr_27" [src/bicg.c:25]   --->   Operation 473 'load' 'buff_A_load_27' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 474 [2/2] (1.23ns)   --->   "%buff_A_1_load_27 = load i11 %buff_A_1_addr_27" [src/bicg.c:25]   --->   Operation 474 'load' 'buff_A_1_load_27' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 475 [2/2] (1.23ns)   --->   "%buff_A_load_28 = load i11 %buff_A_addr_28" [src/bicg.c:25]   --->   Operation 475 'load' 'buff_A_load_28' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 476 [2/2] (1.23ns)   --->   "%buff_A_1_load_28 = load i11 %buff_A_1_addr_28" [src/bicg.c:25]   --->   Operation 476 'load' 'buff_A_1_load_28' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 477 [2/2] (1.23ns)   --->   "%buff_A_load_29 = load i11 %buff_A_addr_29" [src/bicg.c:25]   --->   Operation 477 'load' 'buff_A_load_29' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 478 [2/2] (1.23ns)   --->   "%buff_A_1_load_29 = load i11 %buff_A_1_addr_29" [src/bicg.c:25]   --->   Operation 478 'load' 'buff_A_1_load_29' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 479 [2/2] (1.23ns)   --->   "%buff_A_load_30 = load i11 %buff_A_addr_30" [src/bicg.c:25]   --->   Operation 479 'load' 'buff_A_load_30' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 480 [2/2] (1.23ns)   --->   "%buff_A_1_load_30 = load i11 %buff_A_1_addr_30" [src/bicg.c:25]   --->   Operation 480 'load' 'buff_A_1_load_30' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 481 [2/2] (1.23ns)   --->   "%buff_A_load_31 = load i11 %buff_A_addr_31" [src/bicg.c:25]   --->   Operation 481 'load' 'buff_A_load_31' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 482 [2/2] (1.23ns)   --->   "%buff_A_1_load_31 = load i11 %buff_A_1_addr_31" [src/bicg.c:25]   --->   Operation 482 'load' 'buff_A_1_load_31' <Predicate = (!icmp_ln23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 483 [2/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %tmp" [src/bicg.c:25]   --->   Operation 483 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %tmp" [src/bicg.c:25]   --->   Operation 484 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 485 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %tmp" [src/bicg.c:25]   --->   Operation 485 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %tmp" [src/bicg.c:25]   --->   Operation 486 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %buff_A_load_2, i32 %tmp" [src/bicg.c:25]   --->   Operation 487 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %buff_A_1_load_2, i32 %tmp" [src/bicg.c:25]   --->   Operation 488 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 489 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %buff_A_load_3, i32 %tmp" [src/bicg.c:25]   --->   Operation 489 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %buff_A_1_load_3, i32 %tmp" [src/bicg.c:25]   --->   Operation 490 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 491 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %buff_A_load_4, i32 %tmp" [src/bicg.c:25]   --->   Operation 491 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %buff_A_1_load_4, i32 %tmp" [src/bicg.c:25]   --->   Operation 492 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %buff_A_load_5, i32 %tmp" [src/bicg.c:25]   --->   Operation 493 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [2/3] (7.01ns)   --->   "%mul_10 = fmul i32 %buff_A_1_load_5, i32 %tmp" [src/bicg.c:25]   --->   Operation 494 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [2/3] (7.01ns)   --->   "%mul_11 = fmul i32 %buff_A_load_6, i32 %tmp" [src/bicg.c:25]   --->   Operation 495 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [2/3] (7.01ns)   --->   "%mul_12 = fmul i32 %buff_A_1_load_6, i32 %tmp" [src/bicg.c:25]   --->   Operation 496 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [2/3] (7.01ns)   --->   "%mul_13 = fmul i32 %buff_A_load_7, i32 %tmp" [src/bicg.c:25]   --->   Operation 497 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [2/3] (7.01ns)   --->   "%mul_14 = fmul i32 %buff_A_1_load_7, i32 %tmp" [src/bicg.c:25]   --->   Operation 498 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 499 [2/3] (7.01ns)   --->   "%mul_15 = fmul i32 %buff_A_load_8, i32 %tmp" [src/bicg.c:25]   --->   Operation 499 'fmul' 'mul_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 500 [2/3] (7.01ns)   --->   "%mul_16 = fmul i32 %buff_A_1_load_8, i32 %tmp" [src/bicg.c:25]   --->   Operation 500 'fmul' 'mul_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 501 [2/3] (7.01ns)   --->   "%mul_17 = fmul i32 %buff_A_load_9, i32 %tmp" [src/bicg.c:25]   --->   Operation 501 'fmul' 'mul_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [2/3] (7.01ns)   --->   "%mul_18 = fmul i32 %buff_A_1_load_9, i32 %tmp" [src/bicg.c:25]   --->   Operation 502 'fmul' 'mul_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 503 [2/3] (7.01ns)   --->   "%mul_19 = fmul i32 %buff_A_load_10, i32 %tmp" [src/bicg.c:25]   --->   Operation 503 'fmul' 'mul_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 504 [2/3] (7.01ns)   --->   "%mul_20 = fmul i32 %buff_A_1_load_10, i32 %tmp" [src/bicg.c:25]   --->   Operation 504 'fmul' 'mul_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 505 [3/3] (7.01ns)   --->   "%mul_21 = fmul i32 %buff_A_load_11, i32 %tmp" [src/bicg.c:25]   --->   Operation 505 'fmul' 'mul_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [3/3] (7.01ns)   --->   "%mul_22 = fmul i32 %buff_A_1_load_11, i32 %tmp" [src/bicg.c:25]   --->   Operation 506 'fmul' 'mul_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 507 [3/3] (7.01ns)   --->   "%mul_23 = fmul i32 %buff_A_load_12, i32 %tmp" [src/bicg.c:25]   --->   Operation 507 'fmul' 'mul_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 508 [3/3] (7.01ns)   --->   "%mul_24 = fmul i32 %buff_A_1_load_12, i32 %tmp" [src/bicg.c:25]   --->   Operation 508 'fmul' 'mul_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 509 [3/3] (7.01ns)   --->   "%mul_25 = fmul i32 %buff_A_load_13, i32 %tmp" [src/bicg.c:25]   --->   Operation 509 'fmul' 'mul_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [3/3] (7.01ns)   --->   "%mul_26 = fmul i32 %buff_A_1_load_13, i32 %tmp" [src/bicg.c:25]   --->   Operation 510 'fmul' 'mul_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 511 [3/3] (7.01ns)   --->   "%mul_27 = fmul i32 %buff_A_load_14, i32 %tmp" [src/bicg.c:25]   --->   Operation 511 'fmul' 'mul_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 512 [3/3] (7.01ns)   --->   "%mul_28 = fmul i32 %buff_A_1_load_14, i32 %tmp" [src/bicg.c:25]   --->   Operation 512 'fmul' 'mul_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [3/3] (7.01ns)   --->   "%mul_29 = fmul i32 %buff_A_load_15, i32 %tmp" [src/bicg.c:25]   --->   Operation 513 'fmul' 'mul_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [3/3] (7.01ns)   --->   "%mul_30 = fmul i32 %buff_A_1_load_15, i32 %tmp" [src/bicg.c:25]   --->   Operation 514 'fmul' 'mul_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 515 [3/3] (7.01ns)   --->   "%mul_31 = fmul i32 %buff_A_load_16, i32 %tmp" [src/bicg.c:25]   --->   Operation 515 'fmul' 'mul_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [3/3] (7.01ns)   --->   "%mul_32 = fmul i32 %buff_A_1_load_16, i32 %tmp" [src/bicg.c:25]   --->   Operation 516 'fmul' 'mul_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 517 [3/3] (7.01ns)   --->   "%mul_33 = fmul i32 %buff_A_load_17, i32 %tmp" [src/bicg.c:25]   --->   Operation 517 'fmul' 'mul_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [3/3] (7.01ns)   --->   "%mul_34 = fmul i32 %buff_A_1_load_17, i32 %tmp" [src/bicg.c:25]   --->   Operation 518 'fmul' 'mul_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 519 [3/3] (7.01ns)   --->   "%mul_35 = fmul i32 %buff_A_load_18, i32 %tmp" [src/bicg.c:25]   --->   Operation 519 'fmul' 'mul_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [3/3] (7.01ns)   --->   "%mul_36 = fmul i32 %buff_A_1_load_18, i32 %tmp" [src/bicg.c:25]   --->   Operation 520 'fmul' 'mul_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [3/3] (7.01ns)   --->   "%mul_37 = fmul i32 %buff_A_load_19, i32 %tmp" [src/bicg.c:25]   --->   Operation 521 'fmul' 'mul_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [3/3] (7.01ns)   --->   "%mul_38 = fmul i32 %buff_A_1_load_19, i32 %tmp" [src/bicg.c:25]   --->   Operation 522 'fmul' 'mul_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [3/3] (7.01ns)   --->   "%mul_39 = fmul i32 %buff_A_load_20, i32 %tmp" [src/bicg.c:25]   --->   Operation 523 'fmul' 'mul_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [3/3] (7.01ns)   --->   "%mul_40 = fmul i32 %buff_A_1_load_20, i32 %tmp" [src/bicg.c:25]   --->   Operation 524 'fmul' 'mul_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 525 [3/3] (7.01ns)   --->   "%mul_41 = fmul i32 %buff_A_load_21, i32 %tmp" [src/bicg.c:25]   --->   Operation 525 'fmul' 'mul_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 526 [3/3] (7.01ns)   --->   "%mul_42 = fmul i32 %buff_A_1_load_21, i32 %tmp" [src/bicg.c:25]   --->   Operation 526 'fmul' 'mul_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 527 [1/2] (1.23ns)   --->   "%buff_A_load_22 = load i11 %buff_A_addr_22" [src/bicg.c:25]   --->   Operation 527 'load' 'buff_A_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 528 [1/2] (1.23ns)   --->   "%buff_A_1_load_22 = load i11 %buff_A_1_addr_22" [src/bicg.c:25]   --->   Operation 528 'load' 'buff_A_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 529 [1/2] (1.23ns)   --->   "%buff_A_load_23 = load i11 %buff_A_addr_23" [src/bicg.c:25]   --->   Operation 529 'load' 'buff_A_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 530 [1/2] (1.23ns)   --->   "%buff_A_1_load_23 = load i11 %buff_A_1_addr_23" [src/bicg.c:25]   --->   Operation 530 'load' 'buff_A_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 531 [1/2] (1.23ns)   --->   "%buff_A_load_24 = load i11 %buff_A_addr_24" [src/bicg.c:25]   --->   Operation 531 'load' 'buff_A_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 532 [1/2] (1.23ns)   --->   "%buff_A_1_load_24 = load i11 %buff_A_1_addr_24" [src/bicg.c:25]   --->   Operation 532 'load' 'buff_A_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 533 [1/2] (1.23ns)   --->   "%buff_A_load_25 = load i11 %buff_A_addr_25" [src/bicg.c:25]   --->   Operation 533 'load' 'buff_A_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 534 [1/2] (1.23ns)   --->   "%buff_A_1_load_25 = load i11 %buff_A_1_addr_25" [src/bicg.c:25]   --->   Operation 534 'load' 'buff_A_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 535 [1/2] (1.23ns)   --->   "%buff_A_load_26 = load i11 %buff_A_addr_26" [src/bicg.c:25]   --->   Operation 535 'load' 'buff_A_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 536 [1/2] (1.23ns)   --->   "%buff_A_1_load_26 = load i11 %buff_A_1_addr_26" [src/bicg.c:25]   --->   Operation 536 'load' 'buff_A_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 537 [1/2] (1.23ns)   --->   "%buff_A_load_27 = load i11 %buff_A_addr_27" [src/bicg.c:25]   --->   Operation 537 'load' 'buff_A_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 538 [1/2] (1.23ns)   --->   "%buff_A_1_load_27 = load i11 %buff_A_1_addr_27" [src/bicg.c:25]   --->   Operation 538 'load' 'buff_A_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 539 [1/2] (1.23ns)   --->   "%buff_A_load_28 = load i11 %buff_A_addr_28" [src/bicg.c:25]   --->   Operation 539 'load' 'buff_A_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 540 [1/2] (1.23ns)   --->   "%buff_A_1_load_28 = load i11 %buff_A_1_addr_28" [src/bicg.c:25]   --->   Operation 540 'load' 'buff_A_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 541 [1/2] (1.23ns)   --->   "%buff_A_load_29 = load i11 %buff_A_addr_29" [src/bicg.c:25]   --->   Operation 541 'load' 'buff_A_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 542 [1/2] (1.23ns)   --->   "%buff_A_1_load_29 = load i11 %buff_A_1_addr_29" [src/bicg.c:25]   --->   Operation 542 'load' 'buff_A_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 543 [1/2] (1.23ns)   --->   "%buff_A_load_30 = load i11 %buff_A_addr_30" [src/bicg.c:25]   --->   Operation 543 'load' 'buff_A_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 544 [1/2] (1.23ns)   --->   "%buff_A_1_load_30 = load i11 %buff_A_1_addr_30" [src/bicg.c:25]   --->   Operation 544 'load' 'buff_A_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 545 [1/2] (1.23ns)   --->   "%buff_A_load_31 = load i11 %buff_A_addr_31" [src/bicg.c:25]   --->   Operation 545 'load' 'buff_A_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 546 [1/2] (1.23ns)   --->   "%buff_A_1_load_31 = load i11 %buff_A_1_addr_31" [src/bicg.c:25]   --->   Operation 546 'load' 'buff_A_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 547 [1/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %tmp" [src/bicg.c:25]   --->   Operation 547 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 548 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %tmp" [src/bicg.c:25]   --->   Operation 548 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 549 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %tmp" [src/bicg.c:25]   --->   Operation 549 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 550 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %tmp" [src/bicg.c:25]   --->   Operation 550 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %buff_A_load_2, i32 %tmp" [src/bicg.c:25]   --->   Operation 551 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 552 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %buff_A_1_load_2, i32 %tmp" [src/bicg.c:25]   --->   Operation 552 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 553 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %buff_A_load_3, i32 %tmp" [src/bicg.c:25]   --->   Operation 553 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %buff_A_1_load_3, i32 %tmp" [src/bicg.c:25]   --->   Operation 554 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %buff_A_load_4, i32 %tmp" [src/bicg.c:25]   --->   Operation 555 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 556 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %buff_A_1_load_4, i32 %tmp" [src/bicg.c:25]   --->   Operation 556 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %buff_A_load_5, i32 %tmp" [src/bicg.c:25]   --->   Operation 557 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 558 [1/3] (7.01ns)   --->   "%mul_10 = fmul i32 %buff_A_1_load_5, i32 %tmp" [src/bicg.c:25]   --->   Operation 558 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [1/3] (7.01ns)   --->   "%mul_11 = fmul i32 %buff_A_load_6, i32 %tmp" [src/bicg.c:25]   --->   Operation 559 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 560 [1/3] (7.01ns)   --->   "%mul_12 = fmul i32 %buff_A_1_load_6, i32 %tmp" [src/bicg.c:25]   --->   Operation 560 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 561 [1/3] (7.01ns)   --->   "%mul_13 = fmul i32 %buff_A_load_7, i32 %tmp" [src/bicg.c:25]   --->   Operation 561 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/3] (7.01ns)   --->   "%mul_14 = fmul i32 %buff_A_1_load_7, i32 %tmp" [src/bicg.c:25]   --->   Operation 562 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 563 [1/3] (7.01ns)   --->   "%mul_15 = fmul i32 %buff_A_load_8, i32 %tmp" [src/bicg.c:25]   --->   Operation 563 'fmul' 'mul_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 564 [1/3] (7.01ns)   --->   "%mul_16 = fmul i32 %buff_A_1_load_8, i32 %tmp" [src/bicg.c:25]   --->   Operation 564 'fmul' 'mul_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 565 [1/3] (7.01ns)   --->   "%mul_17 = fmul i32 %buff_A_load_9, i32 %tmp" [src/bicg.c:25]   --->   Operation 565 'fmul' 'mul_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 566 [1/3] (7.01ns)   --->   "%mul_18 = fmul i32 %buff_A_1_load_9, i32 %tmp" [src/bicg.c:25]   --->   Operation 566 'fmul' 'mul_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 567 [1/3] (7.01ns)   --->   "%mul_19 = fmul i32 %buff_A_load_10, i32 %tmp" [src/bicg.c:25]   --->   Operation 567 'fmul' 'mul_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 568 [1/3] (7.01ns)   --->   "%mul_20 = fmul i32 %buff_A_1_load_10, i32 %tmp" [src/bicg.c:25]   --->   Operation 568 'fmul' 'mul_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 569 [2/3] (7.01ns)   --->   "%mul_21 = fmul i32 %buff_A_load_11, i32 %tmp" [src/bicg.c:25]   --->   Operation 569 'fmul' 'mul_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 570 [2/3] (7.01ns)   --->   "%mul_22 = fmul i32 %buff_A_1_load_11, i32 %tmp" [src/bicg.c:25]   --->   Operation 570 'fmul' 'mul_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 571 [2/3] (7.01ns)   --->   "%mul_23 = fmul i32 %buff_A_load_12, i32 %tmp" [src/bicg.c:25]   --->   Operation 571 'fmul' 'mul_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [2/3] (7.01ns)   --->   "%mul_24 = fmul i32 %buff_A_1_load_12, i32 %tmp" [src/bicg.c:25]   --->   Operation 572 'fmul' 'mul_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 573 [2/3] (7.01ns)   --->   "%mul_25 = fmul i32 %buff_A_load_13, i32 %tmp" [src/bicg.c:25]   --->   Operation 573 'fmul' 'mul_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 574 [2/3] (7.01ns)   --->   "%mul_26 = fmul i32 %buff_A_1_load_13, i32 %tmp" [src/bicg.c:25]   --->   Operation 574 'fmul' 'mul_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 575 [2/3] (7.01ns)   --->   "%mul_27 = fmul i32 %buff_A_load_14, i32 %tmp" [src/bicg.c:25]   --->   Operation 575 'fmul' 'mul_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 576 [2/3] (7.01ns)   --->   "%mul_28 = fmul i32 %buff_A_1_load_14, i32 %tmp" [src/bicg.c:25]   --->   Operation 576 'fmul' 'mul_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 577 [2/3] (7.01ns)   --->   "%mul_29 = fmul i32 %buff_A_load_15, i32 %tmp" [src/bicg.c:25]   --->   Operation 577 'fmul' 'mul_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [2/3] (7.01ns)   --->   "%mul_30 = fmul i32 %buff_A_1_load_15, i32 %tmp" [src/bicg.c:25]   --->   Operation 578 'fmul' 'mul_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 579 [2/3] (7.01ns)   --->   "%mul_31 = fmul i32 %buff_A_load_16, i32 %tmp" [src/bicg.c:25]   --->   Operation 579 'fmul' 'mul_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [2/3] (7.01ns)   --->   "%mul_32 = fmul i32 %buff_A_1_load_16, i32 %tmp" [src/bicg.c:25]   --->   Operation 580 'fmul' 'mul_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 581 [2/3] (7.01ns)   --->   "%mul_33 = fmul i32 %buff_A_load_17, i32 %tmp" [src/bicg.c:25]   --->   Operation 581 'fmul' 'mul_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [2/3] (7.01ns)   --->   "%mul_34 = fmul i32 %buff_A_1_load_17, i32 %tmp" [src/bicg.c:25]   --->   Operation 582 'fmul' 'mul_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 583 [2/3] (7.01ns)   --->   "%mul_35 = fmul i32 %buff_A_load_18, i32 %tmp" [src/bicg.c:25]   --->   Operation 583 'fmul' 'mul_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [2/3] (7.01ns)   --->   "%mul_36 = fmul i32 %buff_A_1_load_18, i32 %tmp" [src/bicg.c:25]   --->   Operation 584 'fmul' 'mul_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [2/3] (7.01ns)   --->   "%mul_37 = fmul i32 %buff_A_load_19, i32 %tmp" [src/bicg.c:25]   --->   Operation 585 'fmul' 'mul_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 586 [2/3] (7.01ns)   --->   "%mul_38 = fmul i32 %buff_A_1_load_19, i32 %tmp" [src/bicg.c:25]   --->   Operation 586 'fmul' 'mul_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [2/3] (7.01ns)   --->   "%mul_39 = fmul i32 %buff_A_load_20, i32 %tmp" [src/bicg.c:25]   --->   Operation 587 'fmul' 'mul_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 588 [2/3] (7.01ns)   --->   "%mul_40 = fmul i32 %buff_A_1_load_20, i32 %tmp" [src/bicg.c:25]   --->   Operation 588 'fmul' 'mul_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [2/3] (7.01ns)   --->   "%mul_41 = fmul i32 %buff_A_load_21, i32 %tmp" [src/bicg.c:25]   --->   Operation 589 'fmul' 'mul_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 590 [2/3] (7.01ns)   --->   "%mul_42 = fmul i32 %buff_A_1_load_21, i32 %tmp" [src/bicg.c:25]   --->   Operation 590 'fmul' 'mul_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [3/3] (7.01ns)   --->   "%mul_43 = fmul i32 %buff_A_load_22, i32 %tmp" [src/bicg.c:25]   --->   Operation 591 'fmul' 'mul_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 592 [3/3] (7.01ns)   --->   "%mul_44 = fmul i32 %buff_A_1_load_22, i32 %tmp" [src/bicg.c:25]   --->   Operation 592 'fmul' 'mul_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 593 [3/3] (7.01ns)   --->   "%mul_45 = fmul i32 %buff_A_load_23, i32 %tmp" [src/bicg.c:25]   --->   Operation 593 'fmul' 'mul_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 594 [3/3] (7.01ns)   --->   "%mul_46 = fmul i32 %buff_A_1_load_23, i32 %tmp" [src/bicg.c:25]   --->   Operation 594 'fmul' 'mul_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 595 [3/3] (7.01ns)   --->   "%mul_47 = fmul i32 %buff_A_load_24, i32 %tmp" [src/bicg.c:25]   --->   Operation 595 'fmul' 'mul_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 596 [3/3] (7.01ns)   --->   "%mul_48 = fmul i32 %buff_A_1_load_24, i32 %tmp" [src/bicg.c:25]   --->   Operation 596 'fmul' 'mul_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [3/3] (7.01ns)   --->   "%mul_49 = fmul i32 %buff_A_load_25, i32 %tmp" [src/bicg.c:25]   --->   Operation 597 'fmul' 'mul_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 598 [3/3] (7.01ns)   --->   "%mul_50 = fmul i32 %buff_A_1_load_25, i32 %tmp" [src/bicg.c:25]   --->   Operation 598 'fmul' 'mul_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 599 [3/3] (7.01ns)   --->   "%mul_51 = fmul i32 %buff_A_load_26, i32 %tmp" [src/bicg.c:25]   --->   Operation 599 'fmul' 'mul_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 600 [3/3] (7.01ns)   --->   "%mul_52 = fmul i32 %buff_A_1_load_26, i32 %tmp" [src/bicg.c:25]   --->   Operation 600 'fmul' 'mul_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 601 [3/3] (7.01ns)   --->   "%mul_53 = fmul i32 %buff_A_load_27, i32 %tmp" [src/bicg.c:25]   --->   Operation 601 'fmul' 'mul_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 602 [3/3] (7.01ns)   --->   "%mul_54 = fmul i32 %buff_A_1_load_27, i32 %tmp" [src/bicg.c:25]   --->   Operation 602 'fmul' 'mul_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 603 [3/3] (7.01ns)   --->   "%mul_55 = fmul i32 %buff_A_load_28, i32 %tmp" [src/bicg.c:25]   --->   Operation 603 'fmul' 'mul_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 604 [3/3] (7.01ns)   --->   "%mul_56 = fmul i32 %buff_A_1_load_28, i32 %tmp" [src/bicg.c:25]   --->   Operation 604 'fmul' 'mul_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 605 [3/3] (7.01ns)   --->   "%mul_57 = fmul i32 %buff_A_load_29, i32 %tmp" [src/bicg.c:25]   --->   Operation 605 'fmul' 'mul_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 606 [3/3] (7.01ns)   --->   "%mul_58 = fmul i32 %buff_A_1_load_29, i32 %tmp" [src/bicg.c:25]   --->   Operation 606 'fmul' 'mul_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [3/3] (7.01ns)   --->   "%mul_59 = fmul i32 %buff_A_load_30, i32 %tmp" [src/bicg.c:25]   --->   Operation 607 'fmul' 'mul_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 608 [3/3] (7.01ns)   --->   "%mul_60 = fmul i32 %buff_A_1_load_30, i32 %tmp" [src/bicg.c:25]   --->   Operation 608 'fmul' 'mul_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 609 [3/3] (7.01ns)   --->   "%mul_61 = fmul i32 %buff_A_load_31, i32 %tmp" [src/bicg.c:25]   --->   Operation 609 'fmul' 'mul_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 610 [3/3] (7.01ns)   --->   "%mul_62 = fmul i32 %buff_A_1_load_31, i32 %tmp" [src/bicg.c:25]   --->   Operation 610 'fmul' 'mul_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 611 [1/1] (0.00ns)   --->   "%add18_load = load i32 %add18" [src/bicg.c:25]   --->   Operation 611 'load' 'add18_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 612 [1/1] (0.00ns)   --->   "%add_119_load = load i32 %add_119" [src/bicg.c:25]   --->   Operation 612 'load' 'add_119_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 613 [1/1] (0.00ns)   --->   "%add_220_load = load i32 %add_220" [src/bicg.c:25]   --->   Operation 613 'load' 'add_220_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 614 [1/1] (0.00ns)   --->   "%add_321_load = load i32 %add_321" [src/bicg.c:25]   --->   Operation 614 'load' 'add_321_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 615 [1/1] (0.00ns)   --->   "%add_422_load = load i32 %add_422" [src/bicg.c:25]   --->   Operation 615 'load' 'add_422_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 616 [1/1] (0.00ns)   --->   "%add_523_load = load i32 %add_523" [src/bicg.c:25]   --->   Operation 616 'load' 'add_523_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 617 [1/1] (0.00ns)   --->   "%add_624_load = load i32 %add_624" [src/bicg.c:25]   --->   Operation 617 'load' 'add_624_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 618 [1/1] (0.00ns)   --->   "%add_725_load = load i32 %add_725" [src/bicg.c:25]   --->   Operation 618 'load' 'add_725_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 619 [1/1] (0.00ns)   --->   "%add_826_load = load i32 %add_826" [src/bicg.c:25]   --->   Operation 619 'load' 'add_826_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 620 [1/1] (0.00ns)   --->   "%add_927_load = load i32 %add_927" [src/bicg.c:25]   --->   Operation 620 'load' 'add_927_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 621 [1/1] (0.00ns)   --->   "%add_1028_load = load i32 %add_1028" [src/bicg.c:25]   --->   Operation 621 'load' 'add_1028_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 622 [1/1] (0.00ns)   --->   "%add_1129_load = load i32 %add_1129" [src/bicg.c:25]   --->   Operation 622 'load' 'add_1129_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 623 [1/1] (0.00ns)   --->   "%add_1230_load = load i32 %add_1230" [src/bicg.c:25]   --->   Operation 623 'load' 'add_1230_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 624 [1/1] (0.00ns)   --->   "%add_1331_load = load i32 %add_1331" [src/bicg.c:25]   --->   Operation 624 'load' 'add_1331_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 625 [1/1] (0.00ns)   --->   "%add_1432_load = load i32 %add_1432" [src/bicg.c:25]   --->   Operation 625 'load' 'add_1432_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 626 [1/1] (0.00ns)   --->   "%add_1533_load = load i32 %add_1533" [src/bicg.c:25]   --->   Operation 626 'load' 'add_1533_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 627 [1/1] (0.00ns)   --->   "%add_1634_load = load i32 %add_1634" [src/bicg.c:25]   --->   Operation 627 'load' 'add_1634_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 628 [1/1] (0.00ns)   --->   "%add_1735_load = load i32 %add_1735" [src/bicg.c:25]   --->   Operation 628 'load' 'add_1735_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 629 [1/1] (0.00ns)   --->   "%add_1836_load = load i32 %add_1836" [src/bicg.c:25]   --->   Operation 629 'load' 'add_1836_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 630 [1/1] (0.00ns)   --->   "%add_1937_load = load i32 %add_1937" [src/bicg.c:25]   --->   Operation 630 'load' 'add_1937_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 631 [1/1] (0.00ns)   --->   "%add_2038_load = load i32 %add_2038" [src/bicg.c:25]   --->   Operation 631 'load' 'add_2038_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 632 [1/1] (0.00ns)   --->   "%add_2139_load = load i32 %add_2139" [src/bicg.c:25]   --->   Operation 632 'load' 'add_2139_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 633 [4/4] (6.43ns)   --->   "%add = fadd i32 %add18_load, i32 %mul" [src/bicg.c:25]   --->   Operation 633 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 634 [4/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_119_load, i32 %mul_1" [src/bicg.c:25]   --->   Operation 634 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [4/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_220_load, i32 %mul_2" [src/bicg.c:25]   --->   Operation 635 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 636 [4/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_321_load, i32 %mul_3" [src/bicg.c:25]   --->   Operation 636 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 637 [4/4] (6.43ns)   --->   "%add_4 = fadd i32 %add_422_load, i32 %mul_4" [src/bicg.c:25]   --->   Operation 637 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 638 [4/4] (6.43ns)   --->   "%add_5 = fadd i32 %add_523_load, i32 %mul_5" [src/bicg.c:25]   --->   Operation 638 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 639 [4/4] (6.43ns)   --->   "%add_6 = fadd i32 %add_624_load, i32 %mul_6" [src/bicg.c:25]   --->   Operation 639 'fadd' 'add_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 640 [4/4] (6.43ns)   --->   "%add_7 = fadd i32 %add_725_load, i32 %mul_7" [src/bicg.c:25]   --->   Operation 640 'fadd' 'add_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 641 [4/4] (6.43ns)   --->   "%add_8 = fadd i32 %add_826_load, i32 %mul_8" [src/bicg.c:25]   --->   Operation 641 'fadd' 'add_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 642 [4/4] (6.43ns)   --->   "%add_9 = fadd i32 %add_927_load, i32 %mul_9" [src/bicg.c:25]   --->   Operation 642 'fadd' 'add_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 643 [4/4] (6.43ns)   --->   "%add_s = fadd i32 %add_1028_load, i32 %mul_s" [src/bicg.c:25]   --->   Operation 643 'fadd' 'add_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 644 [4/4] (6.43ns)   --->   "%add_10 = fadd i32 %add_1129_load, i32 %mul_10" [src/bicg.c:25]   --->   Operation 644 'fadd' 'add_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 645 [4/4] (6.43ns)   --->   "%add_11 = fadd i32 %add_1230_load, i32 %mul_11" [src/bicg.c:25]   --->   Operation 645 'fadd' 'add_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 646 [4/4] (6.43ns)   --->   "%add_12 = fadd i32 %add_1331_load, i32 %mul_12" [src/bicg.c:25]   --->   Operation 646 'fadd' 'add_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 647 [4/4] (6.43ns)   --->   "%add_13 = fadd i32 %add_1432_load, i32 %mul_13" [src/bicg.c:25]   --->   Operation 647 'fadd' 'add_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 648 [4/4] (6.43ns)   --->   "%add_14 = fadd i32 %add_1533_load, i32 %mul_14" [src/bicg.c:25]   --->   Operation 648 'fadd' 'add_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 649 [4/4] (6.43ns)   --->   "%add_15 = fadd i32 %add_1634_load, i32 %mul_15" [src/bicg.c:25]   --->   Operation 649 'fadd' 'add_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 650 [4/4] (6.43ns)   --->   "%add_16 = fadd i32 %add_1735_load, i32 %mul_16" [src/bicg.c:25]   --->   Operation 650 'fadd' 'add_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 651 [4/4] (6.43ns)   --->   "%add_17 = fadd i32 %add_1836_load, i32 %mul_17" [src/bicg.c:25]   --->   Operation 651 'fadd' 'add_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 652 [4/4] (6.43ns)   --->   "%add_18 = fadd i32 %add_1937_load, i32 %mul_18" [src/bicg.c:25]   --->   Operation 652 'fadd' 'add_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 653 [4/4] (6.43ns)   --->   "%add_19 = fadd i32 %add_2038_load, i32 %mul_19" [src/bicg.c:25]   --->   Operation 653 'fadd' 'add_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 654 [4/4] (6.43ns)   --->   "%add_20 = fadd i32 %add_2139_load, i32 %mul_20" [src/bicg.c:25]   --->   Operation 654 'fadd' 'add_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 655 [1/3] (7.01ns)   --->   "%mul_21 = fmul i32 %buff_A_load_11, i32 %tmp" [src/bicg.c:25]   --->   Operation 655 'fmul' 'mul_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 656 [1/3] (7.01ns)   --->   "%mul_22 = fmul i32 %buff_A_1_load_11, i32 %tmp" [src/bicg.c:25]   --->   Operation 656 'fmul' 'mul_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 657 [1/3] (7.01ns)   --->   "%mul_23 = fmul i32 %buff_A_load_12, i32 %tmp" [src/bicg.c:25]   --->   Operation 657 'fmul' 'mul_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 658 [1/3] (7.01ns)   --->   "%mul_24 = fmul i32 %buff_A_1_load_12, i32 %tmp" [src/bicg.c:25]   --->   Operation 658 'fmul' 'mul_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 659 [1/3] (7.01ns)   --->   "%mul_25 = fmul i32 %buff_A_load_13, i32 %tmp" [src/bicg.c:25]   --->   Operation 659 'fmul' 'mul_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 660 [1/3] (7.01ns)   --->   "%mul_26 = fmul i32 %buff_A_1_load_13, i32 %tmp" [src/bicg.c:25]   --->   Operation 660 'fmul' 'mul_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 661 [1/3] (7.01ns)   --->   "%mul_27 = fmul i32 %buff_A_load_14, i32 %tmp" [src/bicg.c:25]   --->   Operation 661 'fmul' 'mul_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 662 [1/3] (7.01ns)   --->   "%mul_28 = fmul i32 %buff_A_1_load_14, i32 %tmp" [src/bicg.c:25]   --->   Operation 662 'fmul' 'mul_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 663 [1/3] (7.01ns)   --->   "%mul_29 = fmul i32 %buff_A_load_15, i32 %tmp" [src/bicg.c:25]   --->   Operation 663 'fmul' 'mul_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 664 [1/3] (7.01ns)   --->   "%mul_30 = fmul i32 %buff_A_1_load_15, i32 %tmp" [src/bicg.c:25]   --->   Operation 664 'fmul' 'mul_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 665 [1/3] (7.01ns)   --->   "%mul_31 = fmul i32 %buff_A_load_16, i32 %tmp" [src/bicg.c:25]   --->   Operation 665 'fmul' 'mul_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 666 [1/3] (7.01ns)   --->   "%mul_32 = fmul i32 %buff_A_1_load_16, i32 %tmp" [src/bicg.c:25]   --->   Operation 666 'fmul' 'mul_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 667 [1/3] (7.01ns)   --->   "%mul_33 = fmul i32 %buff_A_load_17, i32 %tmp" [src/bicg.c:25]   --->   Operation 667 'fmul' 'mul_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 668 [1/3] (7.01ns)   --->   "%mul_34 = fmul i32 %buff_A_1_load_17, i32 %tmp" [src/bicg.c:25]   --->   Operation 668 'fmul' 'mul_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 669 [1/3] (7.01ns)   --->   "%mul_35 = fmul i32 %buff_A_load_18, i32 %tmp" [src/bicg.c:25]   --->   Operation 669 'fmul' 'mul_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 670 [1/3] (7.01ns)   --->   "%mul_36 = fmul i32 %buff_A_1_load_18, i32 %tmp" [src/bicg.c:25]   --->   Operation 670 'fmul' 'mul_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 671 [1/3] (7.01ns)   --->   "%mul_37 = fmul i32 %buff_A_load_19, i32 %tmp" [src/bicg.c:25]   --->   Operation 671 'fmul' 'mul_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 672 [1/3] (7.01ns)   --->   "%mul_38 = fmul i32 %buff_A_1_load_19, i32 %tmp" [src/bicg.c:25]   --->   Operation 672 'fmul' 'mul_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 673 [1/3] (7.01ns)   --->   "%mul_39 = fmul i32 %buff_A_load_20, i32 %tmp" [src/bicg.c:25]   --->   Operation 673 'fmul' 'mul_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 674 [1/3] (7.01ns)   --->   "%mul_40 = fmul i32 %buff_A_1_load_20, i32 %tmp" [src/bicg.c:25]   --->   Operation 674 'fmul' 'mul_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 675 [1/3] (7.01ns)   --->   "%mul_41 = fmul i32 %buff_A_load_21, i32 %tmp" [src/bicg.c:25]   --->   Operation 675 'fmul' 'mul_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 676 [1/3] (7.01ns)   --->   "%mul_42 = fmul i32 %buff_A_1_load_21, i32 %tmp" [src/bicg.c:25]   --->   Operation 676 'fmul' 'mul_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 677 [2/3] (7.01ns)   --->   "%mul_43 = fmul i32 %buff_A_load_22, i32 %tmp" [src/bicg.c:25]   --->   Operation 677 'fmul' 'mul_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 678 [2/3] (7.01ns)   --->   "%mul_44 = fmul i32 %buff_A_1_load_22, i32 %tmp" [src/bicg.c:25]   --->   Operation 678 'fmul' 'mul_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 679 [2/3] (7.01ns)   --->   "%mul_45 = fmul i32 %buff_A_load_23, i32 %tmp" [src/bicg.c:25]   --->   Operation 679 'fmul' 'mul_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 680 [2/3] (7.01ns)   --->   "%mul_46 = fmul i32 %buff_A_1_load_23, i32 %tmp" [src/bicg.c:25]   --->   Operation 680 'fmul' 'mul_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 681 [2/3] (7.01ns)   --->   "%mul_47 = fmul i32 %buff_A_load_24, i32 %tmp" [src/bicg.c:25]   --->   Operation 681 'fmul' 'mul_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 682 [2/3] (7.01ns)   --->   "%mul_48 = fmul i32 %buff_A_1_load_24, i32 %tmp" [src/bicg.c:25]   --->   Operation 682 'fmul' 'mul_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 683 [2/3] (7.01ns)   --->   "%mul_49 = fmul i32 %buff_A_load_25, i32 %tmp" [src/bicg.c:25]   --->   Operation 683 'fmul' 'mul_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 684 [2/3] (7.01ns)   --->   "%mul_50 = fmul i32 %buff_A_1_load_25, i32 %tmp" [src/bicg.c:25]   --->   Operation 684 'fmul' 'mul_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 685 [2/3] (7.01ns)   --->   "%mul_51 = fmul i32 %buff_A_load_26, i32 %tmp" [src/bicg.c:25]   --->   Operation 685 'fmul' 'mul_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 686 [2/3] (7.01ns)   --->   "%mul_52 = fmul i32 %buff_A_1_load_26, i32 %tmp" [src/bicg.c:25]   --->   Operation 686 'fmul' 'mul_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 687 [2/3] (7.01ns)   --->   "%mul_53 = fmul i32 %buff_A_load_27, i32 %tmp" [src/bicg.c:25]   --->   Operation 687 'fmul' 'mul_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 688 [2/3] (7.01ns)   --->   "%mul_54 = fmul i32 %buff_A_1_load_27, i32 %tmp" [src/bicg.c:25]   --->   Operation 688 'fmul' 'mul_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 689 [2/3] (7.01ns)   --->   "%mul_55 = fmul i32 %buff_A_load_28, i32 %tmp" [src/bicg.c:25]   --->   Operation 689 'fmul' 'mul_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 690 [2/3] (7.01ns)   --->   "%mul_56 = fmul i32 %buff_A_1_load_28, i32 %tmp" [src/bicg.c:25]   --->   Operation 690 'fmul' 'mul_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 691 [2/3] (7.01ns)   --->   "%mul_57 = fmul i32 %buff_A_load_29, i32 %tmp" [src/bicg.c:25]   --->   Operation 691 'fmul' 'mul_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 692 [2/3] (7.01ns)   --->   "%mul_58 = fmul i32 %buff_A_1_load_29, i32 %tmp" [src/bicg.c:25]   --->   Operation 692 'fmul' 'mul_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 693 [2/3] (7.01ns)   --->   "%mul_59 = fmul i32 %buff_A_load_30, i32 %tmp" [src/bicg.c:25]   --->   Operation 693 'fmul' 'mul_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 694 [2/3] (7.01ns)   --->   "%mul_60 = fmul i32 %buff_A_1_load_30, i32 %tmp" [src/bicg.c:25]   --->   Operation 694 'fmul' 'mul_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 695 [2/3] (7.01ns)   --->   "%mul_61 = fmul i32 %buff_A_load_31, i32 %tmp" [src/bicg.c:25]   --->   Operation 695 'fmul' 'mul_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 696 [2/3] (7.01ns)   --->   "%mul_62 = fmul i32 %buff_A_1_load_31, i32 %tmp" [src/bicg.c:25]   --->   Operation 696 'fmul' 'mul_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 697 [1/1] (0.00ns)   --->   "%add_2240_load = load i32 %add_2240" [src/bicg.c:25]   --->   Operation 697 'load' 'add_2240_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 698 [1/1] (0.00ns)   --->   "%add_2341_load = load i32 %add_2341" [src/bicg.c:25]   --->   Operation 698 'load' 'add_2341_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 699 [1/1] (0.00ns)   --->   "%add_2442_load = load i32 %add_2442" [src/bicg.c:25]   --->   Operation 699 'load' 'add_2442_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 700 [1/1] (0.00ns)   --->   "%add_2543_load = load i32 %add_2543" [src/bicg.c:25]   --->   Operation 700 'load' 'add_2543_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 701 [1/1] (0.00ns)   --->   "%add_2644_load = load i32 %add_2644" [src/bicg.c:25]   --->   Operation 701 'load' 'add_2644_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 702 [1/1] (0.00ns)   --->   "%add_2745_load = load i32 %add_2745" [src/bicg.c:25]   --->   Operation 702 'load' 'add_2745_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 703 [1/1] (0.00ns)   --->   "%add_2846_load = load i32 %add_2846" [src/bicg.c:25]   --->   Operation 703 'load' 'add_2846_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 704 [1/1] (0.00ns)   --->   "%add_2947_load = load i32 %add_2947" [src/bicg.c:25]   --->   Operation 704 'load' 'add_2947_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 705 [1/1] (0.00ns)   --->   "%add_3048_load = load i32 %add_3048" [src/bicg.c:25]   --->   Operation 705 'load' 'add_3048_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 706 [1/1] (0.00ns)   --->   "%add_3149_load = load i32 %add_3149" [src/bicg.c:25]   --->   Operation 706 'load' 'add_3149_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 707 [1/1] (0.00ns)   --->   "%add_3250_load = load i32 %add_3250" [src/bicg.c:25]   --->   Operation 707 'load' 'add_3250_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 708 [1/1] (0.00ns)   --->   "%add_3351_load = load i32 %add_3351" [src/bicg.c:25]   --->   Operation 708 'load' 'add_3351_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 709 [1/1] (0.00ns)   --->   "%add_3452_load = load i32 %add_3452" [src/bicg.c:25]   --->   Operation 709 'load' 'add_3452_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 710 [1/1] (0.00ns)   --->   "%add_3553_load = load i32 %add_3553" [src/bicg.c:25]   --->   Operation 710 'load' 'add_3553_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 711 [1/1] (0.00ns)   --->   "%add_3654_load = load i32 %add_3654" [src/bicg.c:25]   --->   Operation 711 'load' 'add_3654_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 712 [1/1] (0.00ns)   --->   "%add_3755_load = load i32 %add_3755" [src/bicg.c:25]   --->   Operation 712 'load' 'add_3755_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 713 [1/1] (0.00ns)   --->   "%add_3856_load = load i32 %add_3856" [src/bicg.c:25]   --->   Operation 713 'load' 'add_3856_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 714 [1/1] (0.00ns)   --->   "%add_3957_load = load i32 %add_3957" [src/bicg.c:25]   --->   Operation 714 'load' 'add_3957_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 715 [1/1] (0.00ns)   --->   "%add_4058_load = load i32 %add_4058" [src/bicg.c:25]   --->   Operation 715 'load' 'add_4058_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 716 [1/1] (0.00ns)   --->   "%add_4159_load = load i32 %add_4159" [src/bicg.c:25]   --->   Operation 716 'load' 'add_4159_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 717 [1/1] (0.00ns)   --->   "%add_4260_load = load i32 %add_4260" [src/bicg.c:25]   --->   Operation 717 'load' 'add_4260_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 718 [1/1] (0.00ns)   --->   "%add_4361_load = load i32 %add_4361" [src/bicg.c:25]   --->   Operation 718 'load' 'add_4361_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 719 [3/4] (6.43ns)   --->   "%add = fadd i32 %add18_load, i32 %mul" [src/bicg.c:25]   --->   Operation 719 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 720 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_119_load, i32 %mul_1" [src/bicg.c:25]   --->   Operation 720 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 721 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_220_load, i32 %mul_2" [src/bicg.c:25]   --->   Operation 721 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 722 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_321_load, i32 %mul_3" [src/bicg.c:25]   --->   Operation 722 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 723 [3/4] (6.43ns)   --->   "%add_4 = fadd i32 %add_422_load, i32 %mul_4" [src/bicg.c:25]   --->   Operation 723 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 724 [3/4] (6.43ns)   --->   "%add_5 = fadd i32 %add_523_load, i32 %mul_5" [src/bicg.c:25]   --->   Operation 724 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 725 [3/4] (6.43ns)   --->   "%add_6 = fadd i32 %add_624_load, i32 %mul_6" [src/bicg.c:25]   --->   Operation 725 'fadd' 'add_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 726 [3/4] (6.43ns)   --->   "%add_7 = fadd i32 %add_725_load, i32 %mul_7" [src/bicg.c:25]   --->   Operation 726 'fadd' 'add_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 727 [3/4] (6.43ns)   --->   "%add_8 = fadd i32 %add_826_load, i32 %mul_8" [src/bicg.c:25]   --->   Operation 727 'fadd' 'add_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 728 [3/4] (6.43ns)   --->   "%add_9 = fadd i32 %add_927_load, i32 %mul_9" [src/bicg.c:25]   --->   Operation 728 'fadd' 'add_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 729 [3/4] (6.43ns)   --->   "%add_s = fadd i32 %add_1028_load, i32 %mul_s" [src/bicg.c:25]   --->   Operation 729 'fadd' 'add_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 730 [3/4] (6.43ns)   --->   "%add_10 = fadd i32 %add_1129_load, i32 %mul_10" [src/bicg.c:25]   --->   Operation 730 'fadd' 'add_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 731 [3/4] (6.43ns)   --->   "%add_11 = fadd i32 %add_1230_load, i32 %mul_11" [src/bicg.c:25]   --->   Operation 731 'fadd' 'add_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 732 [3/4] (6.43ns)   --->   "%add_12 = fadd i32 %add_1331_load, i32 %mul_12" [src/bicg.c:25]   --->   Operation 732 'fadd' 'add_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 733 [3/4] (6.43ns)   --->   "%add_13 = fadd i32 %add_1432_load, i32 %mul_13" [src/bicg.c:25]   --->   Operation 733 'fadd' 'add_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 734 [3/4] (6.43ns)   --->   "%add_14 = fadd i32 %add_1533_load, i32 %mul_14" [src/bicg.c:25]   --->   Operation 734 'fadd' 'add_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 735 [3/4] (6.43ns)   --->   "%add_15 = fadd i32 %add_1634_load, i32 %mul_15" [src/bicg.c:25]   --->   Operation 735 'fadd' 'add_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 736 [3/4] (6.43ns)   --->   "%add_16 = fadd i32 %add_1735_load, i32 %mul_16" [src/bicg.c:25]   --->   Operation 736 'fadd' 'add_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 737 [3/4] (6.43ns)   --->   "%add_17 = fadd i32 %add_1836_load, i32 %mul_17" [src/bicg.c:25]   --->   Operation 737 'fadd' 'add_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 738 [3/4] (6.43ns)   --->   "%add_18 = fadd i32 %add_1937_load, i32 %mul_18" [src/bicg.c:25]   --->   Operation 738 'fadd' 'add_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 739 [3/4] (6.43ns)   --->   "%add_19 = fadd i32 %add_2038_load, i32 %mul_19" [src/bicg.c:25]   --->   Operation 739 'fadd' 'add_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 740 [3/4] (6.43ns)   --->   "%add_20 = fadd i32 %add_2139_load, i32 %mul_20" [src/bicg.c:25]   --->   Operation 740 'fadd' 'add_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 741 [4/4] (6.43ns)   --->   "%add_21 = fadd i32 %add_2240_load, i32 %mul_21" [src/bicg.c:25]   --->   Operation 741 'fadd' 'add_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 742 [4/4] (6.43ns)   --->   "%add_22 = fadd i32 %add_2341_load, i32 %mul_22" [src/bicg.c:25]   --->   Operation 742 'fadd' 'add_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 743 [4/4] (6.43ns)   --->   "%add_23 = fadd i32 %add_2442_load, i32 %mul_23" [src/bicg.c:25]   --->   Operation 743 'fadd' 'add_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 744 [4/4] (6.43ns)   --->   "%add_24 = fadd i32 %add_2543_load, i32 %mul_24" [src/bicg.c:25]   --->   Operation 744 'fadd' 'add_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 745 [4/4] (6.43ns)   --->   "%add_25 = fadd i32 %add_2644_load, i32 %mul_25" [src/bicg.c:25]   --->   Operation 745 'fadd' 'add_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 746 [4/4] (6.43ns)   --->   "%add_26 = fadd i32 %add_2745_load, i32 %mul_26" [src/bicg.c:25]   --->   Operation 746 'fadd' 'add_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 747 [4/4] (6.43ns)   --->   "%add_27 = fadd i32 %add_2846_load, i32 %mul_27" [src/bicg.c:25]   --->   Operation 747 'fadd' 'add_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 748 [4/4] (6.43ns)   --->   "%add_28 = fadd i32 %add_2947_load, i32 %mul_28" [src/bicg.c:25]   --->   Operation 748 'fadd' 'add_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 749 [4/4] (6.43ns)   --->   "%add_29 = fadd i32 %add_3048_load, i32 %mul_29" [src/bicg.c:25]   --->   Operation 749 'fadd' 'add_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 750 [4/4] (6.43ns)   --->   "%add_30 = fadd i32 %add_3149_load, i32 %mul_30" [src/bicg.c:25]   --->   Operation 750 'fadd' 'add_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 751 [4/4] (6.43ns)   --->   "%add_31 = fadd i32 %add_3250_load, i32 %mul_31" [src/bicg.c:25]   --->   Operation 751 'fadd' 'add_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 752 [4/4] (6.43ns)   --->   "%add_32 = fadd i32 %add_3351_load, i32 %mul_32" [src/bicg.c:25]   --->   Operation 752 'fadd' 'add_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 753 [4/4] (6.43ns)   --->   "%add_33 = fadd i32 %add_3452_load, i32 %mul_33" [src/bicg.c:25]   --->   Operation 753 'fadd' 'add_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 754 [4/4] (6.43ns)   --->   "%add_34 = fadd i32 %add_3553_load, i32 %mul_34" [src/bicg.c:25]   --->   Operation 754 'fadd' 'add_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 755 [4/4] (6.43ns)   --->   "%add_35 = fadd i32 %add_3654_load, i32 %mul_35" [src/bicg.c:25]   --->   Operation 755 'fadd' 'add_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 756 [4/4] (6.43ns)   --->   "%add_36 = fadd i32 %add_3755_load, i32 %mul_36" [src/bicg.c:25]   --->   Operation 756 'fadd' 'add_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 757 [4/4] (6.43ns)   --->   "%add_37 = fadd i32 %add_3856_load, i32 %mul_37" [src/bicg.c:25]   --->   Operation 757 'fadd' 'add_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 758 [4/4] (6.43ns)   --->   "%add_38 = fadd i32 %add_3957_load, i32 %mul_38" [src/bicg.c:25]   --->   Operation 758 'fadd' 'add_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 759 [4/4] (6.43ns)   --->   "%add_39 = fadd i32 %add_4058_load, i32 %mul_39" [src/bicg.c:25]   --->   Operation 759 'fadd' 'add_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 760 [4/4] (6.43ns)   --->   "%add_40 = fadd i32 %add_4159_load, i32 %mul_40" [src/bicg.c:25]   --->   Operation 760 'fadd' 'add_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 761 [4/4] (6.43ns)   --->   "%add_41 = fadd i32 %add_4260_load, i32 %mul_41" [src/bicg.c:25]   --->   Operation 761 'fadd' 'add_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 762 [4/4] (6.43ns)   --->   "%add_42 = fadd i32 %add_4361_load, i32 %mul_42" [src/bicg.c:25]   --->   Operation 762 'fadd' 'add_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 763 [1/3] (7.01ns)   --->   "%mul_43 = fmul i32 %buff_A_load_22, i32 %tmp" [src/bicg.c:25]   --->   Operation 763 'fmul' 'mul_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 764 [1/3] (7.01ns)   --->   "%mul_44 = fmul i32 %buff_A_1_load_22, i32 %tmp" [src/bicg.c:25]   --->   Operation 764 'fmul' 'mul_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 765 [1/3] (7.01ns)   --->   "%mul_45 = fmul i32 %buff_A_load_23, i32 %tmp" [src/bicg.c:25]   --->   Operation 765 'fmul' 'mul_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 766 [1/3] (7.01ns)   --->   "%mul_46 = fmul i32 %buff_A_1_load_23, i32 %tmp" [src/bicg.c:25]   --->   Operation 766 'fmul' 'mul_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 767 [1/3] (7.01ns)   --->   "%mul_47 = fmul i32 %buff_A_load_24, i32 %tmp" [src/bicg.c:25]   --->   Operation 767 'fmul' 'mul_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 768 [1/3] (7.01ns)   --->   "%mul_48 = fmul i32 %buff_A_1_load_24, i32 %tmp" [src/bicg.c:25]   --->   Operation 768 'fmul' 'mul_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 769 [1/3] (7.01ns)   --->   "%mul_49 = fmul i32 %buff_A_load_25, i32 %tmp" [src/bicg.c:25]   --->   Operation 769 'fmul' 'mul_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 770 [1/3] (7.01ns)   --->   "%mul_50 = fmul i32 %buff_A_1_load_25, i32 %tmp" [src/bicg.c:25]   --->   Operation 770 'fmul' 'mul_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 771 [1/3] (7.01ns)   --->   "%mul_51 = fmul i32 %buff_A_load_26, i32 %tmp" [src/bicg.c:25]   --->   Operation 771 'fmul' 'mul_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 772 [1/3] (7.01ns)   --->   "%mul_52 = fmul i32 %buff_A_1_load_26, i32 %tmp" [src/bicg.c:25]   --->   Operation 772 'fmul' 'mul_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 773 [1/3] (7.01ns)   --->   "%mul_53 = fmul i32 %buff_A_load_27, i32 %tmp" [src/bicg.c:25]   --->   Operation 773 'fmul' 'mul_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 774 [1/3] (7.01ns)   --->   "%mul_54 = fmul i32 %buff_A_1_load_27, i32 %tmp" [src/bicg.c:25]   --->   Operation 774 'fmul' 'mul_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 775 [1/3] (7.01ns)   --->   "%mul_55 = fmul i32 %buff_A_load_28, i32 %tmp" [src/bicg.c:25]   --->   Operation 775 'fmul' 'mul_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 776 [1/3] (7.01ns)   --->   "%mul_56 = fmul i32 %buff_A_1_load_28, i32 %tmp" [src/bicg.c:25]   --->   Operation 776 'fmul' 'mul_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 777 [1/3] (7.01ns)   --->   "%mul_57 = fmul i32 %buff_A_load_29, i32 %tmp" [src/bicg.c:25]   --->   Operation 777 'fmul' 'mul_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 778 [1/3] (7.01ns)   --->   "%mul_58 = fmul i32 %buff_A_1_load_29, i32 %tmp" [src/bicg.c:25]   --->   Operation 778 'fmul' 'mul_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 779 [1/3] (7.01ns)   --->   "%mul_59 = fmul i32 %buff_A_load_30, i32 %tmp" [src/bicg.c:25]   --->   Operation 779 'fmul' 'mul_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 780 [1/3] (7.01ns)   --->   "%mul_60 = fmul i32 %buff_A_1_load_30, i32 %tmp" [src/bicg.c:25]   --->   Operation 780 'fmul' 'mul_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 781 [1/3] (7.01ns)   --->   "%mul_61 = fmul i32 %buff_A_load_31, i32 %tmp" [src/bicg.c:25]   --->   Operation 781 'fmul' 'mul_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 782 [1/3] (7.01ns)   --->   "%mul_62 = fmul i32 %buff_A_1_load_31, i32 %tmp" [src/bicg.c:25]   --->   Operation 782 'fmul' 'mul_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 783 [1/1] (0.00ns)   --->   "%add_4462_load = load i32 %add_4462" [src/bicg.c:25]   --->   Operation 783 'load' 'add_4462_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 784 [1/1] (0.00ns)   --->   "%add_4563_load = load i32 %add_4563" [src/bicg.c:25]   --->   Operation 784 'load' 'add_4563_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 785 [1/1] (0.00ns)   --->   "%add_4664_load = load i32 %add_4664" [src/bicg.c:25]   --->   Operation 785 'load' 'add_4664_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 786 [1/1] (0.00ns)   --->   "%add_4765_load = load i32 %add_4765" [src/bicg.c:25]   --->   Operation 786 'load' 'add_4765_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 787 [1/1] (0.00ns)   --->   "%add_4866_load = load i32 %add_4866" [src/bicg.c:25]   --->   Operation 787 'load' 'add_4866_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 788 [1/1] (0.00ns)   --->   "%add_4967_load = load i32 %add_4967" [src/bicg.c:25]   --->   Operation 788 'load' 'add_4967_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 789 [1/1] (0.00ns)   --->   "%add_5068_load = load i32 %add_5068" [src/bicg.c:25]   --->   Operation 789 'load' 'add_5068_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 790 [1/1] (0.00ns)   --->   "%add_5169_load = load i32 %add_5169" [src/bicg.c:25]   --->   Operation 790 'load' 'add_5169_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 791 [1/1] (0.00ns)   --->   "%add_5270_load = load i32 %add_5270" [src/bicg.c:25]   --->   Operation 791 'load' 'add_5270_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 792 [1/1] (0.00ns)   --->   "%add_5371_load = load i32 %add_5371" [src/bicg.c:25]   --->   Operation 792 'load' 'add_5371_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 793 [1/1] (0.00ns)   --->   "%add_5472_load = load i32 %add_5472" [src/bicg.c:25]   --->   Operation 793 'load' 'add_5472_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 794 [1/1] (0.00ns)   --->   "%add_5573_load = load i32 %add_5573" [src/bicg.c:25]   --->   Operation 794 'load' 'add_5573_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 795 [1/1] (0.00ns)   --->   "%add_5674_load = load i32 %add_5674" [src/bicg.c:25]   --->   Operation 795 'load' 'add_5674_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 796 [1/1] (0.00ns)   --->   "%add_5775_load = load i32 %add_5775" [src/bicg.c:25]   --->   Operation 796 'load' 'add_5775_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 797 [1/1] (0.00ns)   --->   "%add_5876_load = load i32 %add_5876" [src/bicg.c:25]   --->   Operation 797 'load' 'add_5876_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 798 [1/1] (0.00ns)   --->   "%add_5977_load = load i32 %add_5977" [src/bicg.c:25]   --->   Operation 798 'load' 'add_5977_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 799 [1/1] (0.00ns)   --->   "%add_6078_load = load i32 %add_6078" [src/bicg.c:25]   --->   Operation 799 'load' 'add_6078_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 800 [1/1] (0.00ns)   --->   "%add_6179_load = load i32 %add_6179" [src/bicg.c:25]   --->   Operation 800 'load' 'add_6179_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 801 [1/1] (0.00ns)   --->   "%add_6280_load = load i32 %add_6280" [src/bicg.c:25]   --->   Operation 801 'load' 'add_6280_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 802 [1/1] (0.00ns)   --->   "%add_6381_load = load i32 %add_6381" [src/bicg.c:25]   --->   Operation 802 'load' 'add_6381_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 803 [2/4] (6.43ns)   --->   "%add = fadd i32 %add18_load, i32 %mul" [src/bicg.c:25]   --->   Operation 803 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 804 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_119_load, i32 %mul_1" [src/bicg.c:25]   --->   Operation 804 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 805 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_220_load, i32 %mul_2" [src/bicg.c:25]   --->   Operation 805 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 806 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_321_load, i32 %mul_3" [src/bicg.c:25]   --->   Operation 806 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 807 [2/4] (6.43ns)   --->   "%add_4 = fadd i32 %add_422_load, i32 %mul_4" [src/bicg.c:25]   --->   Operation 807 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 808 [2/4] (6.43ns)   --->   "%add_5 = fadd i32 %add_523_load, i32 %mul_5" [src/bicg.c:25]   --->   Operation 808 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 809 [2/4] (6.43ns)   --->   "%add_6 = fadd i32 %add_624_load, i32 %mul_6" [src/bicg.c:25]   --->   Operation 809 'fadd' 'add_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 810 [2/4] (6.43ns)   --->   "%add_7 = fadd i32 %add_725_load, i32 %mul_7" [src/bicg.c:25]   --->   Operation 810 'fadd' 'add_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 811 [2/4] (6.43ns)   --->   "%add_8 = fadd i32 %add_826_load, i32 %mul_8" [src/bicg.c:25]   --->   Operation 811 'fadd' 'add_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 812 [2/4] (6.43ns)   --->   "%add_9 = fadd i32 %add_927_load, i32 %mul_9" [src/bicg.c:25]   --->   Operation 812 'fadd' 'add_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 813 [2/4] (6.43ns)   --->   "%add_s = fadd i32 %add_1028_load, i32 %mul_s" [src/bicg.c:25]   --->   Operation 813 'fadd' 'add_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 814 [2/4] (6.43ns)   --->   "%add_10 = fadd i32 %add_1129_load, i32 %mul_10" [src/bicg.c:25]   --->   Operation 814 'fadd' 'add_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 815 [2/4] (6.43ns)   --->   "%add_11 = fadd i32 %add_1230_load, i32 %mul_11" [src/bicg.c:25]   --->   Operation 815 'fadd' 'add_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 816 [2/4] (6.43ns)   --->   "%add_12 = fadd i32 %add_1331_load, i32 %mul_12" [src/bicg.c:25]   --->   Operation 816 'fadd' 'add_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 817 [2/4] (6.43ns)   --->   "%add_13 = fadd i32 %add_1432_load, i32 %mul_13" [src/bicg.c:25]   --->   Operation 817 'fadd' 'add_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 818 [2/4] (6.43ns)   --->   "%add_14 = fadd i32 %add_1533_load, i32 %mul_14" [src/bicg.c:25]   --->   Operation 818 'fadd' 'add_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 819 [2/4] (6.43ns)   --->   "%add_15 = fadd i32 %add_1634_load, i32 %mul_15" [src/bicg.c:25]   --->   Operation 819 'fadd' 'add_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 820 [2/4] (6.43ns)   --->   "%add_16 = fadd i32 %add_1735_load, i32 %mul_16" [src/bicg.c:25]   --->   Operation 820 'fadd' 'add_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 821 [2/4] (6.43ns)   --->   "%add_17 = fadd i32 %add_1836_load, i32 %mul_17" [src/bicg.c:25]   --->   Operation 821 'fadd' 'add_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 822 [2/4] (6.43ns)   --->   "%add_18 = fadd i32 %add_1937_load, i32 %mul_18" [src/bicg.c:25]   --->   Operation 822 'fadd' 'add_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 823 [2/4] (6.43ns)   --->   "%add_19 = fadd i32 %add_2038_load, i32 %mul_19" [src/bicg.c:25]   --->   Operation 823 'fadd' 'add_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 824 [2/4] (6.43ns)   --->   "%add_20 = fadd i32 %add_2139_load, i32 %mul_20" [src/bicg.c:25]   --->   Operation 824 'fadd' 'add_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 825 [3/4] (6.43ns)   --->   "%add_21 = fadd i32 %add_2240_load, i32 %mul_21" [src/bicg.c:25]   --->   Operation 825 'fadd' 'add_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 826 [3/4] (6.43ns)   --->   "%add_22 = fadd i32 %add_2341_load, i32 %mul_22" [src/bicg.c:25]   --->   Operation 826 'fadd' 'add_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 827 [3/4] (6.43ns)   --->   "%add_23 = fadd i32 %add_2442_load, i32 %mul_23" [src/bicg.c:25]   --->   Operation 827 'fadd' 'add_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 828 [3/4] (6.43ns)   --->   "%add_24 = fadd i32 %add_2543_load, i32 %mul_24" [src/bicg.c:25]   --->   Operation 828 'fadd' 'add_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 829 [3/4] (6.43ns)   --->   "%add_25 = fadd i32 %add_2644_load, i32 %mul_25" [src/bicg.c:25]   --->   Operation 829 'fadd' 'add_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 830 [3/4] (6.43ns)   --->   "%add_26 = fadd i32 %add_2745_load, i32 %mul_26" [src/bicg.c:25]   --->   Operation 830 'fadd' 'add_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 831 [3/4] (6.43ns)   --->   "%add_27 = fadd i32 %add_2846_load, i32 %mul_27" [src/bicg.c:25]   --->   Operation 831 'fadd' 'add_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 832 [3/4] (6.43ns)   --->   "%add_28 = fadd i32 %add_2947_load, i32 %mul_28" [src/bicg.c:25]   --->   Operation 832 'fadd' 'add_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 833 [3/4] (6.43ns)   --->   "%add_29 = fadd i32 %add_3048_load, i32 %mul_29" [src/bicg.c:25]   --->   Operation 833 'fadd' 'add_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 834 [3/4] (6.43ns)   --->   "%add_30 = fadd i32 %add_3149_load, i32 %mul_30" [src/bicg.c:25]   --->   Operation 834 'fadd' 'add_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 835 [3/4] (6.43ns)   --->   "%add_31 = fadd i32 %add_3250_load, i32 %mul_31" [src/bicg.c:25]   --->   Operation 835 'fadd' 'add_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 836 [3/4] (6.43ns)   --->   "%add_32 = fadd i32 %add_3351_load, i32 %mul_32" [src/bicg.c:25]   --->   Operation 836 'fadd' 'add_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 837 [3/4] (6.43ns)   --->   "%add_33 = fadd i32 %add_3452_load, i32 %mul_33" [src/bicg.c:25]   --->   Operation 837 'fadd' 'add_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 838 [3/4] (6.43ns)   --->   "%add_34 = fadd i32 %add_3553_load, i32 %mul_34" [src/bicg.c:25]   --->   Operation 838 'fadd' 'add_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 839 [3/4] (6.43ns)   --->   "%add_35 = fadd i32 %add_3654_load, i32 %mul_35" [src/bicg.c:25]   --->   Operation 839 'fadd' 'add_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 840 [3/4] (6.43ns)   --->   "%add_36 = fadd i32 %add_3755_load, i32 %mul_36" [src/bicg.c:25]   --->   Operation 840 'fadd' 'add_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 841 [3/4] (6.43ns)   --->   "%add_37 = fadd i32 %add_3856_load, i32 %mul_37" [src/bicg.c:25]   --->   Operation 841 'fadd' 'add_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 842 [3/4] (6.43ns)   --->   "%add_38 = fadd i32 %add_3957_load, i32 %mul_38" [src/bicg.c:25]   --->   Operation 842 'fadd' 'add_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 843 [3/4] (6.43ns)   --->   "%add_39 = fadd i32 %add_4058_load, i32 %mul_39" [src/bicg.c:25]   --->   Operation 843 'fadd' 'add_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 844 [3/4] (6.43ns)   --->   "%add_40 = fadd i32 %add_4159_load, i32 %mul_40" [src/bicg.c:25]   --->   Operation 844 'fadd' 'add_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 845 [3/4] (6.43ns)   --->   "%add_41 = fadd i32 %add_4260_load, i32 %mul_41" [src/bicg.c:25]   --->   Operation 845 'fadd' 'add_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 846 [3/4] (6.43ns)   --->   "%add_42 = fadd i32 %add_4361_load, i32 %mul_42" [src/bicg.c:25]   --->   Operation 846 'fadd' 'add_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 847 [4/4] (6.43ns)   --->   "%add_43 = fadd i32 %add_4462_load, i32 %mul_43" [src/bicg.c:25]   --->   Operation 847 'fadd' 'add_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 848 [4/4] (6.43ns)   --->   "%add_44 = fadd i32 %add_4563_load, i32 %mul_44" [src/bicg.c:25]   --->   Operation 848 'fadd' 'add_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 849 [4/4] (6.43ns)   --->   "%add_45 = fadd i32 %add_4664_load, i32 %mul_45" [src/bicg.c:25]   --->   Operation 849 'fadd' 'add_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 850 [4/4] (6.43ns)   --->   "%add_46 = fadd i32 %add_4765_load, i32 %mul_46" [src/bicg.c:25]   --->   Operation 850 'fadd' 'add_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 851 [4/4] (6.43ns)   --->   "%add_47 = fadd i32 %add_4866_load, i32 %mul_47" [src/bicg.c:25]   --->   Operation 851 'fadd' 'add_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 852 [4/4] (6.43ns)   --->   "%add_48 = fadd i32 %add_4967_load, i32 %mul_48" [src/bicg.c:25]   --->   Operation 852 'fadd' 'add_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 853 [4/4] (6.43ns)   --->   "%add_49 = fadd i32 %add_5068_load, i32 %mul_49" [src/bicg.c:25]   --->   Operation 853 'fadd' 'add_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 854 [4/4] (6.43ns)   --->   "%add_50 = fadd i32 %add_5169_load, i32 %mul_50" [src/bicg.c:25]   --->   Operation 854 'fadd' 'add_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 855 [4/4] (6.43ns)   --->   "%add_51 = fadd i32 %add_5270_load, i32 %mul_51" [src/bicg.c:25]   --->   Operation 855 'fadd' 'add_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 856 [4/4] (6.43ns)   --->   "%add_52 = fadd i32 %add_5371_load, i32 %mul_52" [src/bicg.c:25]   --->   Operation 856 'fadd' 'add_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 857 [4/4] (6.43ns)   --->   "%add_53 = fadd i32 %add_5472_load, i32 %mul_53" [src/bicg.c:25]   --->   Operation 857 'fadd' 'add_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 858 [4/4] (6.43ns)   --->   "%add_54 = fadd i32 %add_5573_load, i32 %mul_54" [src/bicg.c:25]   --->   Operation 858 'fadd' 'add_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 859 [4/4] (6.43ns)   --->   "%add_55 = fadd i32 %add_5674_load, i32 %mul_55" [src/bicg.c:25]   --->   Operation 859 'fadd' 'add_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 860 [4/4] (6.43ns)   --->   "%add_56 = fadd i32 %add_5775_load, i32 %mul_56" [src/bicg.c:25]   --->   Operation 860 'fadd' 'add_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 861 [4/4] (6.43ns)   --->   "%add_57 = fadd i32 %add_5876_load, i32 %mul_57" [src/bicg.c:25]   --->   Operation 861 'fadd' 'add_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 862 [4/4] (6.43ns)   --->   "%add_58 = fadd i32 %add_5977_load, i32 %mul_58" [src/bicg.c:25]   --->   Operation 862 'fadd' 'add_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 863 [4/4] (6.43ns)   --->   "%add_59 = fadd i32 %add_6078_load, i32 %mul_59" [src/bicg.c:25]   --->   Operation 863 'fadd' 'add_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 864 [4/4] (6.43ns)   --->   "%add_60 = fadd i32 %add_6179_load, i32 %mul_60" [src/bicg.c:25]   --->   Operation 864 'fadd' 'add_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 865 [4/4] (6.43ns)   --->   "%add_61 = fadd i32 %add_6280_load, i32 %mul_61" [src/bicg.c:25]   --->   Operation 865 'fadd' 'add_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 866 [4/4] (6.43ns)   --->   "%add_62 = fadd i32 %add_6381_load, i32 %mul_62" [src/bicg.c:25]   --->   Operation 866 'fadd' 'add_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1061 [1/1] (0.00ns)   --->   "%add18_load_1 = load i32 %add18"   --->   Operation 1061 'load' 'add18_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1062 [1/1] (0.00ns)   --->   "%add_119_load_1 = load i32 %add_119"   --->   Operation 1062 'load' 'add_119_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1063 [1/1] (0.00ns)   --->   "%add_220_load_1 = load i32 %add_220"   --->   Operation 1063 'load' 'add_220_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1064 [1/1] (0.00ns)   --->   "%add_321_load_1 = load i32 %add_321"   --->   Operation 1064 'load' 'add_321_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1065 [1/1] (0.00ns)   --->   "%add_422_load_1 = load i32 %add_422"   --->   Operation 1065 'load' 'add_422_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1066 [1/1] (0.00ns)   --->   "%add_523_load_1 = load i32 %add_523"   --->   Operation 1066 'load' 'add_523_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1067 [1/1] (0.00ns)   --->   "%add_624_load_1 = load i32 %add_624"   --->   Operation 1067 'load' 'add_624_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1068 [1/1] (0.00ns)   --->   "%add_725_load_1 = load i32 %add_725"   --->   Operation 1068 'load' 'add_725_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1069 [1/1] (0.00ns)   --->   "%add_826_load_1 = load i32 %add_826"   --->   Operation 1069 'load' 'add_826_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1070 [1/1] (0.00ns)   --->   "%add_927_load_1 = load i32 %add_927"   --->   Operation 1070 'load' 'add_927_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1071 [1/1] (0.00ns)   --->   "%add_1028_load_1 = load i32 %add_1028"   --->   Operation 1071 'load' 'add_1028_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1072 [1/1] (0.00ns)   --->   "%add_1129_load_1 = load i32 %add_1129"   --->   Operation 1072 'load' 'add_1129_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1073 [1/1] (0.00ns)   --->   "%add_1230_load_1 = load i32 %add_1230"   --->   Operation 1073 'load' 'add_1230_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1074 [1/1] (0.00ns)   --->   "%add_1331_load_1 = load i32 %add_1331"   --->   Operation 1074 'load' 'add_1331_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1075 [1/1] (0.00ns)   --->   "%add_1432_load_1 = load i32 %add_1432"   --->   Operation 1075 'load' 'add_1432_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1076 [1/1] (0.00ns)   --->   "%add_1533_load_1 = load i32 %add_1533"   --->   Operation 1076 'load' 'add_1533_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1077 [1/1] (0.00ns)   --->   "%add_1634_load_1 = load i32 %add_1634"   --->   Operation 1077 'load' 'add_1634_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1078 [1/1] (0.00ns)   --->   "%add_1735_load_1 = load i32 %add_1735"   --->   Operation 1078 'load' 'add_1735_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1079 [1/1] (0.00ns)   --->   "%add_1836_load_1 = load i32 %add_1836"   --->   Operation 1079 'load' 'add_1836_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1080 [1/1] (0.00ns)   --->   "%add_1937_load_1 = load i32 %add_1937"   --->   Operation 1080 'load' 'add_1937_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1081 [1/1] (0.00ns)   --->   "%add_2038_load_1 = load i32 %add_2038"   --->   Operation 1081 'load' 'add_2038_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1082 [1/1] (0.00ns)   --->   "%add_2139_load_1 = load i32 %add_2139"   --->   Operation 1082 'load' 'add_2139_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1083 [1/1] (0.00ns)   --->   "%add_2240_load_1 = load i32 %add_2240"   --->   Operation 1083 'load' 'add_2240_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1084 [1/1] (0.00ns)   --->   "%add_2341_load_1 = load i32 %add_2341"   --->   Operation 1084 'load' 'add_2341_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1085 [1/1] (0.00ns)   --->   "%add_2442_load_1 = load i32 %add_2442"   --->   Operation 1085 'load' 'add_2442_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1086 [1/1] (0.00ns)   --->   "%add_2543_load_1 = load i32 %add_2543"   --->   Operation 1086 'load' 'add_2543_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1087 [1/1] (0.00ns)   --->   "%add_2644_load_1 = load i32 %add_2644"   --->   Operation 1087 'load' 'add_2644_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1088 [1/1] (0.00ns)   --->   "%add_2745_load_1 = load i32 %add_2745"   --->   Operation 1088 'load' 'add_2745_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1089 [1/1] (0.00ns)   --->   "%add_2846_load_1 = load i32 %add_2846"   --->   Operation 1089 'load' 'add_2846_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1090 [1/1] (0.00ns)   --->   "%add_2947_load_1 = load i32 %add_2947"   --->   Operation 1090 'load' 'add_2947_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1091 [1/1] (0.00ns)   --->   "%add_3048_load_1 = load i32 %add_3048"   --->   Operation 1091 'load' 'add_3048_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1092 [1/1] (0.00ns)   --->   "%add_3149_load_1 = load i32 %add_3149"   --->   Operation 1092 'load' 'add_3149_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1093 [1/1] (0.00ns)   --->   "%add_3250_load_1 = load i32 %add_3250"   --->   Operation 1093 'load' 'add_3250_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1094 [1/1] (0.00ns)   --->   "%add_3351_load_1 = load i32 %add_3351"   --->   Operation 1094 'load' 'add_3351_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1095 [1/1] (0.00ns)   --->   "%add_3452_load_1 = load i32 %add_3452"   --->   Operation 1095 'load' 'add_3452_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1096 [1/1] (0.00ns)   --->   "%add_3553_load_1 = load i32 %add_3553"   --->   Operation 1096 'load' 'add_3553_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1097 [1/1] (0.00ns)   --->   "%add_3654_load_1 = load i32 %add_3654"   --->   Operation 1097 'load' 'add_3654_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1098 [1/1] (0.00ns)   --->   "%add_3755_load_1 = load i32 %add_3755"   --->   Operation 1098 'load' 'add_3755_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1099 [1/1] (0.00ns)   --->   "%add_3856_load_1 = load i32 %add_3856"   --->   Operation 1099 'load' 'add_3856_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1100 [1/1] (0.00ns)   --->   "%add_3957_load_1 = load i32 %add_3957"   --->   Operation 1100 'load' 'add_3957_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1101 [1/1] (0.00ns)   --->   "%add_4058_load_1 = load i32 %add_4058"   --->   Operation 1101 'load' 'add_4058_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1102 [1/1] (0.00ns)   --->   "%add_4159_load_1 = load i32 %add_4159"   --->   Operation 1102 'load' 'add_4159_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1103 [1/1] (0.00ns)   --->   "%add_4260_load_1 = load i32 %add_4260"   --->   Operation 1103 'load' 'add_4260_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1104 [1/1] (0.00ns)   --->   "%add_4361_load_1 = load i32 %add_4361"   --->   Operation 1104 'load' 'add_4361_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1105 [1/1] (0.00ns)   --->   "%add_4462_load_1 = load i32 %add_4462"   --->   Operation 1105 'load' 'add_4462_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1106 [1/1] (0.00ns)   --->   "%add_4563_load_1 = load i32 %add_4563"   --->   Operation 1106 'load' 'add_4563_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1107 [1/1] (0.00ns)   --->   "%add_4664_load_1 = load i32 %add_4664"   --->   Operation 1107 'load' 'add_4664_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1108 [1/1] (0.00ns)   --->   "%add_4765_load_1 = load i32 %add_4765"   --->   Operation 1108 'load' 'add_4765_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1109 [1/1] (0.00ns)   --->   "%add_4866_load_1 = load i32 %add_4866"   --->   Operation 1109 'load' 'add_4866_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1110 [1/1] (0.00ns)   --->   "%add_4967_load_1 = load i32 %add_4967"   --->   Operation 1110 'load' 'add_4967_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1111 [1/1] (0.00ns)   --->   "%add_5068_load_1 = load i32 %add_5068"   --->   Operation 1111 'load' 'add_5068_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1112 [1/1] (0.00ns)   --->   "%add_5169_load_1 = load i32 %add_5169"   --->   Operation 1112 'load' 'add_5169_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1113 [1/1] (0.00ns)   --->   "%add_5270_load_1 = load i32 %add_5270"   --->   Operation 1113 'load' 'add_5270_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1114 [1/1] (0.00ns)   --->   "%add_5371_load_1 = load i32 %add_5371"   --->   Operation 1114 'load' 'add_5371_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1115 [1/1] (0.00ns)   --->   "%add_5472_load_1 = load i32 %add_5472"   --->   Operation 1115 'load' 'add_5472_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1116 [1/1] (0.00ns)   --->   "%add_5573_load_1 = load i32 %add_5573"   --->   Operation 1116 'load' 'add_5573_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1117 [1/1] (0.00ns)   --->   "%add_5674_load_1 = load i32 %add_5674"   --->   Operation 1117 'load' 'add_5674_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1118 [1/1] (0.00ns)   --->   "%add_5775_load_1 = load i32 %add_5775"   --->   Operation 1118 'load' 'add_5775_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1119 [1/1] (0.00ns)   --->   "%add_5876_load_1 = load i32 %add_5876"   --->   Operation 1119 'load' 'add_5876_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1120 [1/1] (0.00ns)   --->   "%add_5977_load_1 = load i32 %add_5977"   --->   Operation 1120 'load' 'add_5977_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1121 [1/1] (0.00ns)   --->   "%add_6078_load_1 = load i32 %add_6078"   --->   Operation 1121 'load' 'add_6078_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1122 [1/1] (0.00ns)   --->   "%add_6179_load_1 = load i32 %add_6179"   --->   Operation 1122 'load' 'add_6179_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1123 [1/1] (0.00ns)   --->   "%add_6280_load_1 = load i32 %add_6280"   --->   Operation 1123 'load' 'add_6280_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1124 [1/1] (0.00ns)   --->   "%add_6381_load_1 = load i32 %add_6381"   --->   Operation 1124 'load' 'add_6381_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_6381_out, i32 %add_6381_load_1"   --->   Operation 1125 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_6280_out, i32 %add_6280_load_1"   --->   Operation 1126 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_6179_out, i32 %add_6179_load_1"   --->   Operation 1127 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_6078_out, i32 %add_6078_load_1"   --->   Operation 1128 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5977_out, i32 %add_5977_load_1"   --->   Operation 1129 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5876_out, i32 %add_5876_load_1"   --->   Operation 1130 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5775_out, i32 %add_5775_load_1"   --->   Operation 1131 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5674_out, i32 %add_5674_load_1"   --->   Operation 1132 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5573_out, i32 %add_5573_load_1"   --->   Operation 1133 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5472_out, i32 %add_5472_load_1"   --->   Operation 1134 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5371_out, i32 %add_5371_load_1"   --->   Operation 1135 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5270_out, i32 %add_5270_load_1"   --->   Operation 1136 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5169_out, i32 %add_5169_load_1"   --->   Operation 1137 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5068_out, i32 %add_5068_load_1"   --->   Operation 1138 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4967_out, i32 %add_4967_load_1"   --->   Operation 1139 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4866_out, i32 %add_4866_load_1"   --->   Operation 1140 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1141 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4765_out, i32 %add_4765_load_1"   --->   Operation 1141 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1142 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4664_out, i32 %add_4664_load_1"   --->   Operation 1142 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1143 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4563_out, i32 %add_4563_load_1"   --->   Operation 1143 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1144 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4462_out, i32 %add_4462_load_1"   --->   Operation 1144 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1145 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4361_out, i32 %add_4361_load_1"   --->   Operation 1145 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1146 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4260_out, i32 %add_4260_load_1"   --->   Operation 1146 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1147 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4159_out, i32 %add_4159_load_1"   --->   Operation 1147 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1148 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4058_out, i32 %add_4058_load_1"   --->   Operation 1148 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1149 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3957_out, i32 %add_3957_load_1"   --->   Operation 1149 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1150 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3856_out, i32 %add_3856_load_1"   --->   Operation 1150 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1151 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3755_out, i32 %add_3755_load_1"   --->   Operation 1151 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1152 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3654_out, i32 %add_3654_load_1"   --->   Operation 1152 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1153 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3553_out, i32 %add_3553_load_1"   --->   Operation 1153 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1154 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3452_out, i32 %add_3452_load_1"   --->   Operation 1154 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1155 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3351_out, i32 %add_3351_load_1"   --->   Operation 1155 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1156 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3250_out, i32 %add_3250_load_1"   --->   Operation 1156 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1157 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3149_out, i32 %add_3149_load_1"   --->   Operation 1157 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1158 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3048_out, i32 %add_3048_load_1"   --->   Operation 1158 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1159 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2947_out, i32 %add_2947_load_1"   --->   Operation 1159 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1160 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2846_out, i32 %add_2846_load_1"   --->   Operation 1160 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1161 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2745_out, i32 %add_2745_load_1"   --->   Operation 1161 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1162 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2644_out, i32 %add_2644_load_1"   --->   Operation 1162 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1163 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2543_out, i32 %add_2543_load_1"   --->   Operation 1163 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1164 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2442_out, i32 %add_2442_load_1"   --->   Operation 1164 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1165 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2341_out, i32 %add_2341_load_1"   --->   Operation 1165 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1166 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2240_out, i32 %add_2240_load_1"   --->   Operation 1166 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1167 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2139_out, i32 %add_2139_load_1"   --->   Operation 1167 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1168 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2038_out, i32 %add_2038_load_1"   --->   Operation 1168 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1169 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1937_out, i32 %add_1937_load_1"   --->   Operation 1169 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1170 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1836_out, i32 %add_1836_load_1"   --->   Operation 1170 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1171 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1735_out, i32 %add_1735_load_1"   --->   Operation 1171 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1172 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1634_out, i32 %add_1634_load_1"   --->   Operation 1172 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1173 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1533_out, i32 %add_1533_load_1"   --->   Operation 1173 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1174 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1432_out, i32 %add_1432_load_1"   --->   Operation 1174 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1175 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1331_out, i32 %add_1331_load_1"   --->   Operation 1175 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1176 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1230_out, i32 %add_1230_load_1"   --->   Operation 1176 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1177 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1129_out, i32 %add_1129_load_1"   --->   Operation 1177 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1178 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1028_out, i32 %add_1028_load_1"   --->   Operation 1178 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1179 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_927_out, i32 %add_927_load_1"   --->   Operation 1179 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1180 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_826_out, i32 %add_826_load_1"   --->   Operation 1180 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1181 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_725_out, i32 %add_725_load_1"   --->   Operation 1181 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1182 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_624_out, i32 %add_624_load_1"   --->   Operation 1182 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1183 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_523_out, i32 %add_523_load_1"   --->   Operation 1183 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1184 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_422_out, i32 %add_422_load_1"   --->   Operation 1184 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1185 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_321_out, i32 %add_321_load_1"   --->   Operation 1185 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1186 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_220_out, i32 %add_220_load_1"   --->   Operation 1186 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1187 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_119_out, i32 %add_119_load_1"   --->   Operation 1187 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1188 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_out, i32 %add18_load_1"   --->   Operation 1188 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 1189 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1189 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 867 [1/4] (6.43ns)   --->   "%add = fadd i32 %add18_load, i32 %mul" [src/bicg.c:25]   --->   Operation 867 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 868 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_119_load, i32 %mul_1" [src/bicg.c:25]   --->   Operation 868 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 869 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_220_load, i32 %mul_2" [src/bicg.c:25]   --->   Operation 869 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 870 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_321_load, i32 %mul_3" [src/bicg.c:25]   --->   Operation 870 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 871 [1/4] (6.43ns)   --->   "%add_4 = fadd i32 %add_422_load, i32 %mul_4" [src/bicg.c:25]   --->   Operation 871 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 872 [1/4] (6.43ns)   --->   "%add_5 = fadd i32 %add_523_load, i32 %mul_5" [src/bicg.c:25]   --->   Operation 872 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 873 [1/4] (6.43ns)   --->   "%add_6 = fadd i32 %add_624_load, i32 %mul_6" [src/bicg.c:25]   --->   Operation 873 'fadd' 'add_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 874 [1/4] (6.43ns)   --->   "%add_7 = fadd i32 %add_725_load, i32 %mul_7" [src/bicg.c:25]   --->   Operation 874 'fadd' 'add_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 875 [1/4] (6.43ns)   --->   "%add_8 = fadd i32 %add_826_load, i32 %mul_8" [src/bicg.c:25]   --->   Operation 875 'fadd' 'add_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 876 [1/4] (6.43ns)   --->   "%add_9 = fadd i32 %add_927_load, i32 %mul_9" [src/bicg.c:25]   --->   Operation 876 'fadd' 'add_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 877 [1/4] (6.43ns)   --->   "%add_s = fadd i32 %add_1028_load, i32 %mul_s" [src/bicg.c:25]   --->   Operation 877 'fadd' 'add_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 878 [1/4] (6.43ns)   --->   "%add_10 = fadd i32 %add_1129_load, i32 %mul_10" [src/bicg.c:25]   --->   Operation 878 'fadd' 'add_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 879 [1/4] (6.43ns)   --->   "%add_11 = fadd i32 %add_1230_load, i32 %mul_11" [src/bicg.c:25]   --->   Operation 879 'fadd' 'add_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 880 [1/4] (6.43ns)   --->   "%add_12 = fadd i32 %add_1331_load, i32 %mul_12" [src/bicg.c:25]   --->   Operation 880 'fadd' 'add_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 881 [1/4] (6.43ns)   --->   "%add_13 = fadd i32 %add_1432_load, i32 %mul_13" [src/bicg.c:25]   --->   Operation 881 'fadd' 'add_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 882 [1/4] (6.43ns)   --->   "%add_14 = fadd i32 %add_1533_load, i32 %mul_14" [src/bicg.c:25]   --->   Operation 882 'fadd' 'add_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 883 [1/4] (6.43ns)   --->   "%add_15 = fadd i32 %add_1634_load, i32 %mul_15" [src/bicg.c:25]   --->   Operation 883 'fadd' 'add_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 884 [1/4] (6.43ns)   --->   "%add_16 = fadd i32 %add_1735_load, i32 %mul_16" [src/bicg.c:25]   --->   Operation 884 'fadd' 'add_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 885 [1/4] (6.43ns)   --->   "%add_17 = fadd i32 %add_1836_load, i32 %mul_17" [src/bicg.c:25]   --->   Operation 885 'fadd' 'add_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 886 [1/4] (6.43ns)   --->   "%add_18 = fadd i32 %add_1937_load, i32 %mul_18" [src/bicg.c:25]   --->   Operation 886 'fadd' 'add_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 887 [1/4] (6.43ns)   --->   "%add_19 = fadd i32 %add_2038_load, i32 %mul_19" [src/bicg.c:25]   --->   Operation 887 'fadd' 'add_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 888 [1/4] (6.43ns)   --->   "%add_20 = fadd i32 %add_2139_load, i32 %mul_20" [src/bicg.c:25]   --->   Operation 888 'fadd' 'add_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 889 [2/4] (6.43ns)   --->   "%add_21 = fadd i32 %add_2240_load, i32 %mul_21" [src/bicg.c:25]   --->   Operation 889 'fadd' 'add_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 890 [2/4] (6.43ns)   --->   "%add_22 = fadd i32 %add_2341_load, i32 %mul_22" [src/bicg.c:25]   --->   Operation 890 'fadd' 'add_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 891 [2/4] (6.43ns)   --->   "%add_23 = fadd i32 %add_2442_load, i32 %mul_23" [src/bicg.c:25]   --->   Operation 891 'fadd' 'add_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 892 [2/4] (6.43ns)   --->   "%add_24 = fadd i32 %add_2543_load, i32 %mul_24" [src/bicg.c:25]   --->   Operation 892 'fadd' 'add_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 893 [2/4] (6.43ns)   --->   "%add_25 = fadd i32 %add_2644_load, i32 %mul_25" [src/bicg.c:25]   --->   Operation 893 'fadd' 'add_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 894 [2/4] (6.43ns)   --->   "%add_26 = fadd i32 %add_2745_load, i32 %mul_26" [src/bicg.c:25]   --->   Operation 894 'fadd' 'add_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 895 [2/4] (6.43ns)   --->   "%add_27 = fadd i32 %add_2846_load, i32 %mul_27" [src/bicg.c:25]   --->   Operation 895 'fadd' 'add_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 896 [2/4] (6.43ns)   --->   "%add_28 = fadd i32 %add_2947_load, i32 %mul_28" [src/bicg.c:25]   --->   Operation 896 'fadd' 'add_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 897 [2/4] (6.43ns)   --->   "%add_29 = fadd i32 %add_3048_load, i32 %mul_29" [src/bicg.c:25]   --->   Operation 897 'fadd' 'add_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 898 [2/4] (6.43ns)   --->   "%add_30 = fadd i32 %add_3149_load, i32 %mul_30" [src/bicg.c:25]   --->   Operation 898 'fadd' 'add_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 899 [2/4] (6.43ns)   --->   "%add_31 = fadd i32 %add_3250_load, i32 %mul_31" [src/bicg.c:25]   --->   Operation 899 'fadd' 'add_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 900 [2/4] (6.43ns)   --->   "%add_32 = fadd i32 %add_3351_load, i32 %mul_32" [src/bicg.c:25]   --->   Operation 900 'fadd' 'add_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 901 [2/4] (6.43ns)   --->   "%add_33 = fadd i32 %add_3452_load, i32 %mul_33" [src/bicg.c:25]   --->   Operation 901 'fadd' 'add_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 902 [2/4] (6.43ns)   --->   "%add_34 = fadd i32 %add_3553_load, i32 %mul_34" [src/bicg.c:25]   --->   Operation 902 'fadd' 'add_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 903 [2/4] (6.43ns)   --->   "%add_35 = fadd i32 %add_3654_load, i32 %mul_35" [src/bicg.c:25]   --->   Operation 903 'fadd' 'add_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 904 [2/4] (6.43ns)   --->   "%add_36 = fadd i32 %add_3755_load, i32 %mul_36" [src/bicg.c:25]   --->   Operation 904 'fadd' 'add_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 905 [2/4] (6.43ns)   --->   "%add_37 = fadd i32 %add_3856_load, i32 %mul_37" [src/bicg.c:25]   --->   Operation 905 'fadd' 'add_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 906 [2/4] (6.43ns)   --->   "%add_38 = fadd i32 %add_3957_load, i32 %mul_38" [src/bicg.c:25]   --->   Operation 906 'fadd' 'add_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 907 [2/4] (6.43ns)   --->   "%add_39 = fadd i32 %add_4058_load, i32 %mul_39" [src/bicg.c:25]   --->   Operation 907 'fadd' 'add_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 908 [2/4] (6.43ns)   --->   "%add_40 = fadd i32 %add_4159_load, i32 %mul_40" [src/bicg.c:25]   --->   Operation 908 'fadd' 'add_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 909 [2/4] (6.43ns)   --->   "%add_41 = fadd i32 %add_4260_load, i32 %mul_41" [src/bicg.c:25]   --->   Operation 909 'fadd' 'add_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 910 [2/4] (6.43ns)   --->   "%add_42 = fadd i32 %add_4361_load, i32 %mul_42" [src/bicg.c:25]   --->   Operation 910 'fadd' 'add_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 911 [3/4] (6.43ns)   --->   "%add_43 = fadd i32 %add_4462_load, i32 %mul_43" [src/bicg.c:25]   --->   Operation 911 'fadd' 'add_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 912 [3/4] (6.43ns)   --->   "%add_44 = fadd i32 %add_4563_load, i32 %mul_44" [src/bicg.c:25]   --->   Operation 912 'fadd' 'add_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 913 [3/4] (6.43ns)   --->   "%add_45 = fadd i32 %add_4664_load, i32 %mul_45" [src/bicg.c:25]   --->   Operation 913 'fadd' 'add_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 914 [3/4] (6.43ns)   --->   "%add_46 = fadd i32 %add_4765_load, i32 %mul_46" [src/bicg.c:25]   --->   Operation 914 'fadd' 'add_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 915 [3/4] (6.43ns)   --->   "%add_47 = fadd i32 %add_4866_load, i32 %mul_47" [src/bicg.c:25]   --->   Operation 915 'fadd' 'add_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 916 [3/4] (6.43ns)   --->   "%add_48 = fadd i32 %add_4967_load, i32 %mul_48" [src/bicg.c:25]   --->   Operation 916 'fadd' 'add_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 917 [3/4] (6.43ns)   --->   "%add_49 = fadd i32 %add_5068_load, i32 %mul_49" [src/bicg.c:25]   --->   Operation 917 'fadd' 'add_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 918 [3/4] (6.43ns)   --->   "%add_50 = fadd i32 %add_5169_load, i32 %mul_50" [src/bicg.c:25]   --->   Operation 918 'fadd' 'add_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 919 [3/4] (6.43ns)   --->   "%add_51 = fadd i32 %add_5270_load, i32 %mul_51" [src/bicg.c:25]   --->   Operation 919 'fadd' 'add_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 920 [3/4] (6.43ns)   --->   "%add_52 = fadd i32 %add_5371_load, i32 %mul_52" [src/bicg.c:25]   --->   Operation 920 'fadd' 'add_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 921 [3/4] (6.43ns)   --->   "%add_53 = fadd i32 %add_5472_load, i32 %mul_53" [src/bicg.c:25]   --->   Operation 921 'fadd' 'add_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 922 [3/4] (6.43ns)   --->   "%add_54 = fadd i32 %add_5573_load, i32 %mul_54" [src/bicg.c:25]   --->   Operation 922 'fadd' 'add_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 923 [3/4] (6.43ns)   --->   "%add_55 = fadd i32 %add_5674_load, i32 %mul_55" [src/bicg.c:25]   --->   Operation 923 'fadd' 'add_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 924 [3/4] (6.43ns)   --->   "%add_56 = fadd i32 %add_5775_load, i32 %mul_56" [src/bicg.c:25]   --->   Operation 924 'fadd' 'add_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 925 [3/4] (6.43ns)   --->   "%add_57 = fadd i32 %add_5876_load, i32 %mul_57" [src/bicg.c:25]   --->   Operation 925 'fadd' 'add_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 926 [3/4] (6.43ns)   --->   "%add_58 = fadd i32 %add_5977_load, i32 %mul_58" [src/bicg.c:25]   --->   Operation 926 'fadd' 'add_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 927 [3/4] (6.43ns)   --->   "%add_59 = fadd i32 %add_6078_load, i32 %mul_59" [src/bicg.c:25]   --->   Operation 927 'fadd' 'add_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 928 [3/4] (6.43ns)   --->   "%add_60 = fadd i32 %add_6179_load, i32 %mul_60" [src/bicg.c:25]   --->   Operation 928 'fadd' 'add_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 929 [3/4] (6.43ns)   --->   "%add_61 = fadd i32 %add_6280_load, i32 %mul_61" [src/bicg.c:25]   --->   Operation 929 'fadd' 'add_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 930 [3/4] (6.43ns)   --->   "%add_62 = fadd i32 %add_6381_load, i32 %mul_62" [src/bicg.c:25]   --->   Operation 930 'fadd' 'add_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 931 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_20, i32 %add_2139" [src/bicg.c:25]   --->   Operation 931 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 932 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_19, i32 %add_2038" [src/bicg.c:25]   --->   Operation 932 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 933 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_18, i32 %add_1937" [src/bicg.c:25]   --->   Operation 933 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 934 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_17, i32 %add_1836" [src/bicg.c:25]   --->   Operation 934 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 935 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_16, i32 %add_1735" [src/bicg.c:25]   --->   Operation 935 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 936 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_15, i32 %add_1634" [src/bicg.c:25]   --->   Operation 936 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 937 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_14, i32 %add_1533" [src/bicg.c:25]   --->   Operation 937 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 938 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_13, i32 %add_1432" [src/bicg.c:25]   --->   Operation 938 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 939 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_12, i32 %add_1331" [src/bicg.c:25]   --->   Operation 939 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 940 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_11, i32 %add_1230" [src/bicg.c:25]   --->   Operation 940 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 941 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_10, i32 %add_1129" [src/bicg.c:25]   --->   Operation 941 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 942 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_s, i32 %add_1028" [src/bicg.c:25]   --->   Operation 942 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 943 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_9, i32 %add_927" [src/bicg.c:25]   --->   Operation 943 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 944 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_8, i32 %add_826" [src/bicg.c:25]   --->   Operation 944 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 945 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_7, i32 %add_725" [src/bicg.c:25]   --->   Operation 945 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 946 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_6, i32 %add_624" [src/bicg.c:25]   --->   Operation 946 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 947 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_5, i32 %add_523" [src/bicg.c:25]   --->   Operation 947 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 948 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_4, i32 %add_422" [src/bicg.c:25]   --->   Operation 948 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 949 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_3, i32 %add_321" [src/bicg.c:25]   --->   Operation 949 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 950 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_2, i32 %add_220" [src/bicg.c:25]   --->   Operation 950 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 951 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_1, i32 %add_119" [src/bicg.c:25]   --->   Operation 951 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 952 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add, i32 %add18" [src/bicg.c:25]   --->   Operation 952 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 953 [1/4] (6.43ns)   --->   "%add_21 = fadd i32 %add_2240_load, i32 %mul_21" [src/bicg.c:25]   --->   Operation 953 'fadd' 'add_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 954 [1/4] (6.43ns)   --->   "%add_22 = fadd i32 %add_2341_load, i32 %mul_22" [src/bicg.c:25]   --->   Operation 954 'fadd' 'add_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 955 [1/4] (6.43ns)   --->   "%add_23 = fadd i32 %add_2442_load, i32 %mul_23" [src/bicg.c:25]   --->   Operation 955 'fadd' 'add_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 956 [1/4] (6.43ns)   --->   "%add_24 = fadd i32 %add_2543_load, i32 %mul_24" [src/bicg.c:25]   --->   Operation 956 'fadd' 'add_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 957 [1/4] (6.43ns)   --->   "%add_25 = fadd i32 %add_2644_load, i32 %mul_25" [src/bicg.c:25]   --->   Operation 957 'fadd' 'add_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 958 [1/4] (6.43ns)   --->   "%add_26 = fadd i32 %add_2745_load, i32 %mul_26" [src/bicg.c:25]   --->   Operation 958 'fadd' 'add_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 959 [1/4] (6.43ns)   --->   "%add_27 = fadd i32 %add_2846_load, i32 %mul_27" [src/bicg.c:25]   --->   Operation 959 'fadd' 'add_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 960 [1/4] (6.43ns)   --->   "%add_28 = fadd i32 %add_2947_load, i32 %mul_28" [src/bicg.c:25]   --->   Operation 960 'fadd' 'add_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 961 [1/4] (6.43ns)   --->   "%add_29 = fadd i32 %add_3048_load, i32 %mul_29" [src/bicg.c:25]   --->   Operation 961 'fadd' 'add_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 962 [1/4] (6.43ns)   --->   "%add_30 = fadd i32 %add_3149_load, i32 %mul_30" [src/bicg.c:25]   --->   Operation 962 'fadd' 'add_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 963 [1/4] (6.43ns)   --->   "%add_31 = fadd i32 %add_3250_load, i32 %mul_31" [src/bicg.c:25]   --->   Operation 963 'fadd' 'add_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 964 [1/4] (6.43ns)   --->   "%add_32 = fadd i32 %add_3351_load, i32 %mul_32" [src/bicg.c:25]   --->   Operation 964 'fadd' 'add_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 965 [1/4] (6.43ns)   --->   "%add_33 = fadd i32 %add_3452_load, i32 %mul_33" [src/bicg.c:25]   --->   Operation 965 'fadd' 'add_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 966 [1/4] (6.43ns)   --->   "%add_34 = fadd i32 %add_3553_load, i32 %mul_34" [src/bicg.c:25]   --->   Operation 966 'fadd' 'add_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 967 [1/4] (6.43ns)   --->   "%add_35 = fadd i32 %add_3654_load, i32 %mul_35" [src/bicg.c:25]   --->   Operation 967 'fadd' 'add_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 968 [1/4] (6.43ns)   --->   "%add_36 = fadd i32 %add_3755_load, i32 %mul_36" [src/bicg.c:25]   --->   Operation 968 'fadd' 'add_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 969 [1/4] (6.43ns)   --->   "%add_37 = fadd i32 %add_3856_load, i32 %mul_37" [src/bicg.c:25]   --->   Operation 969 'fadd' 'add_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 970 [1/4] (6.43ns)   --->   "%add_38 = fadd i32 %add_3957_load, i32 %mul_38" [src/bicg.c:25]   --->   Operation 970 'fadd' 'add_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 971 [1/4] (6.43ns)   --->   "%add_39 = fadd i32 %add_4058_load, i32 %mul_39" [src/bicg.c:25]   --->   Operation 971 'fadd' 'add_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 972 [1/4] (6.43ns)   --->   "%add_40 = fadd i32 %add_4159_load, i32 %mul_40" [src/bicg.c:25]   --->   Operation 972 'fadd' 'add_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 973 [1/4] (6.43ns)   --->   "%add_41 = fadd i32 %add_4260_load, i32 %mul_41" [src/bicg.c:25]   --->   Operation 973 'fadd' 'add_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 974 [1/4] (6.43ns)   --->   "%add_42 = fadd i32 %add_4361_load, i32 %mul_42" [src/bicg.c:25]   --->   Operation 974 'fadd' 'add_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 975 [2/4] (6.43ns)   --->   "%add_43 = fadd i32 %add_4462_load, i32 %mul_43" [src/bicg.c:25]   --->   Operation 975 'fadd' 'add_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 976 [2/4] (6.43ns)   --->   "%add_44 = fadd i32 %add_4563_load, i32 %mul_44" [src/bicg.c:25]   --->   Operation 976 'fadd' 'add_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 977 [2/4] (6.43ns)   --->   "%add_45 = fadd i32 %add_4664_load, i32 %mul_45" [src/bicg.c:25]   --->   Operation 977 'fadd' 'add_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 978 [2/4] (6.43ns)   --->   "%add_46 = fadd i32 %add_4765_load, i32 %mul_46" [src/bicg.c:25]   --->   Operation 978 'fadd' 'add_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 979 [2/4] (6.43ns)   --->   "%add_47 = fadd i32 %add_4866_load, i32 %mul_47" [src/bicg.c:25]   --->   Operation 979 'fadd' 'add_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 980 [2/4] (6.43ns)   --->   "%add_48 = fadd i32 %add_4967_load, i32 %mul_48" [src/bicg.c:25]   --->   Operation 980 'fadd' 'add_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 981 [2/4] (6.43ns)   --->   "%add_49 = fadd i32 %add_5068_load, i32 %mul_49" [src/bicg.c:25]   --->   Operation 981 'fadd' 'add_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 982 [2/4] (6.43ns)   --->   "%add_50 = fadd i32 %add_5169_load, i32 %mul_50" [src/bicg.c:25]   --->   Operation 982 'fadd' 'add_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 983 [2/4] (6.43ns)   --->   "%add_51 = fadd i32 %add_5270_load, i32 %mul_51" [src/bicg.c:25]   --->   Operation 983 'fadd' 'add_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 984 [2/4] (6.43ns)   --->   "%add_52 = fadd i32 %add_5371_load, i32 %mul_52" [src/bicg.c:25]   --->   Operation 984 'fadd' 'add_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 985 [2/4] (6.43ns)   --->   "%add_53 = fadd i32 %add_5472_load, i32 %mul_53" [src/bicg.c:25]   --->   Operation 985 'fadd' 'add_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 986 [2/4] (6.43ns)   --->   "%add_54 = fadd i32 %add_5573_load, i32 %mul_54" [src/bicg.c:25]   --->   Operation 986 'fadd' 'add_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 987 [2/4] (6.43ns)   --->   "%add_55 = fadd i32 %add_5674_load, i32 %mul_55" [src/bicg.c:25]   --->   Operation 987 'fadd' 'add_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 988 [2/4] (6.43ns)   --->   "%add_56 = fadd i32 %add_5775_load, i32 %mul_56" [src/bicg.c:25]   --->   Operation 988 'fadd' 'add_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 989 [2/4] (6.43ns)   --->   "%add_57 = fadd i32 %add_5876_load, i32 %mul_57" [src/bicg.c:25]   --->   Operation 989 'fadd' 'add_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 990 [2/4] (6.43ns)   --->   "%add_58 = fadd i32 %add_5977_load, i32 %mul_58" [src/bicg.c:25]   --->   Operation 990 'fadd' 'add_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 991 [2/4] (6.43ns)   --->   "%add_59 = fadd i32 %add_6078_load, i32 %mul_59" [src/bicg.c:25]   --->   Operation 991 'fadd' 'add_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 992 [2/4] (6.43ns)   --->   "%add_60 = fadd i32 %add_6179_load, i32 %mul_60" [src/bicg.c:25]   --->   Operation 992 'fadd' 'add_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 993 [2/4] (6.43ns)   --->   "%add_61 = fadd i32 %add_6280_load, i32 %mul_61" [src/bicg.c:25]   --->   Operation 993 'fadd' 'add_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 994 [2/4] (6.43ns)   --->   "%add_62 = fadd i32 %add_6381_load, i32 %mul_62" [src/bicg.c:25]   --->   Operation 994 'fadd' 'add_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 995 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_42, i32 %add_4361" [src/bicg.c:25]   --->   Operation 995 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 996 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_41, i32 %add_4260" [src/bicg.c:25]   --->   Operation 996 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 997 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_40, i32 %add_4159" [src/bicg.c:25]   --->   Operation 997 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 998 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_39, i32 %add_4058" [src/bicg.c:25]   --->   Operation 998 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 999 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_38, i32 %add_3957" [src/bicg.c:25]   --->   Operation 999 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1000 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_37, i32 %add_3856" [src/bicg.c:25]   --->   Operation 1000 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1001 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_36, i32 %add_3755" [src/bicg.c:25]   --->   Operation 1001 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1002 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_35, i32 %add_3654" [src/bicg.c:25]   --->   Operation 1002 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1003 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_34, i32 %add_3553" [src/bicg.c:25]   --->   Operation 1003 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1004 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_33, i32 %add_3452" [src/bicg.c:25]   --->   Operation 1004 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1005 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_32, i32 %add_3351" [src/bicg.c:25]   --->   Operation 1005 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1006 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_31, i32 %add_3250" [src/bicg.c:25]   --->   Operation 1006 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1007 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_30, i32 %add_3149" [src/bicg.c:25]   --->   Operation 1007 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1008 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_29, i32 %add_3048" [src/bicg.c:25]   --->   Operation 1008 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1009 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_28, i32 %add_2947" [src/bicg.c:25]   --->   Operation 1009 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1010 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_27, i32 %add_2846" [src/bicg.c:25]   --->   Operation 1010 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1011 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_26, i32 %add_2745" [src/bicg.c:25]   --->   Operation 1011 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1012 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_25, i32 %add_2644" [src/bicg.c:25]   --->   Operation 1012 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1013 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_24, i32 %add_2543" [src/bicg.c:25]   --->   Operation 1013 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1014 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_23, i32 %add_2442" [src/bicg.c:25]   --->   Operation 1014 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1015 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_22, i32 %add_2341" [src/bicg.c:25]   --->   Operation 1015 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 1016 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_21, i32 %add_2240" [src/bicg.c:25]   --->   Operation 1016 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 6.86>
ST_11 : Operation 1017 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_b9c200990d1132edccb23a97ceacba6b/opt.tcl:18]   --->   Operation 1017 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1018 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/bicg.c:5]   --->   Operation 1018 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1019 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/bicg.c:23]   --->   Operation 1019 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1020 [1/4] (6.43ns)   --->   "%add_43 = fadd i32 %add_4462_load, i32 %mul_43" [src/bicg.c:25]   --->   Operation 1020 'fadd' 'add_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1021 [1/4] (6.43ns)   --->   "%add_44 = fadd i32 %add_4563_load, i32 %mul_44" [src/bicg.c:25]   --->   Operation 1021 'fadd' 'add_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1022 [1/4] (6.43ns)   --->   "%add_45 = fadd i32 %add_4664_load, i32 %mul_45" [src/bicg.c:25]   --->   Operation 1022 'fadd' 'add_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1023 [1/4] (6.43ns)   --->   "%add_46 = fadd i32 %add_4765_load, i32 %mul_46" [src/bicg.c:25]   --->   Operation 1023 'fadd' 'add_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1024 [1/4] (6.43ns)   --->   "%add_47 = fadd i32 %add_4866_load, i32 %mul_47" [src/bicg.c:25]   --->   Operation 1024 'fadd' 'add_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1025 [1/4] (6.43ns)   --->   "%add_48 = fadd i32 %add_4967_load, i32 %mul_48" [src/bicg.c:25]   --->   Operation 1025 'fadd' 'add_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1026 [1/4] (6.43ns)   --->   "%add_49 = fadd i32 %add_5068_load, i32 %mul_49" [src/bicg.c:25]   --->   Operation 1026 'fadd' 'add_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1027 [1/4] (6.43ns)   --->   "%add_50 = fadd i32 %add_5169_load, i32 %mul_50" [src/bicg.c:25]   --->   Operation 1027 'fadd' 'add_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1028 [1/4] (6.43ns)   --->   "%add_51 = fadd i32 %add_5270_load, i32 %mul_51" [src/bicg.c:25]   --->   Operation 1028 'fadd' 'add_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1029 [1/4] (6.43ns)   --->   "%add_52 = fadd i32 %add_5371_load, i32 %mul_52" [src/bicg.c:25]   --->   Operation 1029 'fadd' 'add_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1030 [1/4] (6.43ns)   --->   "%add_53 = fadd i32 %add_5472_load, i32 %mul_53" [src/bicg.c:25]   --->   Operation 1030 'fadd' 'add_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1031 [1/4] (6.43ns)   --->   "%add_54 = fadd i32 %add_5573_load, i32 %mul_54" [src/bicg.c:25]   --->   Operation 1031 'fadd' 'add_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1032 [1/4] (6.43ns)   --->   "%add_55 = fadd i32 %add_5674_load, i32 %mul_55" [src/bicg.c:25]   --->   Operation 1032 'fadd' 'add_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1033 [1/4] (6.43ns)   --->   "%add_56 = fadd i32 %add_5775_load, i32 %mul_56" [src/bicg.c:25]   --->   Operation 1033 'fadd' 'add_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1034 [1/4] (6.43ns)   --->   "%add_57 = fadd i32 %add_5876_load, i32 %mul_57" [src/bicg.c:25]   --->   Operation 1034 'fadd' 'add_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1035 [1/4] (6.43ns)   --->   "%add_58 = fadd i32 %add_5977_load, i32 %mul_58" [src/bicg.c:25]   --->   Operation 1035 'fadd' 'add_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1036 [1/4] (6.43ns)   --->   "%add_59 = fadd i32 %add_6078_load, i32 %mul_59" [src/bicg.c:25]   --->   Operation 1036 'fadd' 'add_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1037 [1/4] (6.43ns)   --->   "%add_60 = fadd i32 %add_6179_load, i32 %mul_60" [src/bicg.c:25]   --->   Operation 1037 'fadd' 'add_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1038 [1/4] (6.43ns)   --->   "%add_61 = fadd i32 %add_6280_load, i32 %mul_61" [src/bicg.c:25]   --->   Operation 1038 'fadd' 'add_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1039 [1/4] (6.43ns)   --->   "%add_62 = fadd i32 %add_6381_load, i32 %mul_62" [src/bicg.c:25]   --->   Operation 1039 'fadd' 'add_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1040 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_62, i32 %add_6381" [src/bicg.c:25]   --->   Operation 1040 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1041 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_61, i32 %add_6280" [src/bicg.c:25]   --->   Operation 1041 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1042 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_60, i32 %add_6179" [src/bicg.c:25]   --->   Operation 1042 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1043 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_59, i32 %add_6078" [src/bicg.c:25]   --->   Operation 1043 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1044 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_58, i32 %add_5977" [src/bicg.c:25]   --->   Operation 1044 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1045 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_57, i32 %add_5876" [src/bicg.c:25]   --->   Operation 1045 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1046 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_56, i32 %add_5775" [src/bicg.c:25]   --->   Operation 1046 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1047 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_55, i32 %add_5674" [src/bicg.c:25]   --->   Operation 1047 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1048 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_54, i32 %add_5573" [src/bicg.c:25]   --->   Operation 1048 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1049 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_53, i32 %add_5472" [src/bicg.c:25]   --->   Operation 1049 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1050 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_52, i32 %add_5371" [src/bicg.c:25]   --->   Operation 1050 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1051 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_51, i32 %add_5270" [src/bicg.c:25]   --->   Operation 1051 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1052 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_50, i32 %add_5169" [src/bicg.c:25]   --->   Operation 1052 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1053 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_49, i32 %add_5068" [src/bicg.c:25]   --->   Operation 1053 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1054 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_48, i32 %add_4967" [src/bicg.c:25]   --->   Operation 1054 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1055 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_47, i32 %add_4866" [src/bicg.c:25]   --->   Operation 1055 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1056 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_46, i32 %add_4765" [src/bicg.c:25]   --->   Operation 1056 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1057 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_45, i32 %add_4664" [src/bicg.c:25]   --->   Operation 1057 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1058 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_44, i32 %add_4563" [src/bicg.c:25]   --->   Operation 1058 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1059 [1/1] (0.42ns)   --->   "%store_ln25 = store i32 %add_43, i32 %add_4462" [src/bicg.c:25]   --->   Operation 1059 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1060 [1/1] (0.00ns)   --->   "%br_ln23 = br void %lp2" [src/bicg.c:23]   --->   Operation 1060 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.664ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln5', src/bicg.c:5) of constant 0 on local variable 'i', src/bicg.c:5 [262]  (0.427 ns)
	'load' operation 7 bit ('i', src/bicg.c:23) on local variable 'i', src/bicg.c:5 [329]  (0.000 ns)
	'getelementptr' operation 5 bit ('buff_r_addr', src/bicg.c:5) [533]  (0.000 ns)
	'load' operation 32 bit ('buff_r_load', src/bicg.c:5) on array 'buff_r' [535]  (1.237 ns)

 <State 2>: 1.686ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_r_load', src/bicg.c:5) on array 'buff_r' [535]  (1.237 ns)
	'select' operation 32 bit ('tmp', src/bicg.c:23) [537]  (0.449 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/bicg.c:25) [539]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/bicg.c:25) [539]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/bicg.c:25) [539]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_21', src/bicg.c:25) [605]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_43', src/bicg.c:25) [671]  (7.016 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/bicg.c:25) [540]  (6.437 ns)

 <State 9>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_20', src/bicg.c:25) [603]  (6.437 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_20', src/bicg.c:25 on local variable 'add_2139' [773]  (0.427 ns)

 <State 10>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_42', src/bicg.c:25) [669]  (6.437 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_42', src/bicg.c:25 on local variable 'add_4361' [751]  (0.427 ns)

 <State 11>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_62', src/bicg.c:25) [729]  (6.437 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_62', src/bicg.c:25 on local variable 'add_6381' [731]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
