{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 00:10:47 2019 " "Info: Processing started: Wed Oct 16 00:10:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } } { "e:/portableware/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/portableware/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register state.DECODE ir_write~reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"state.DECODE\" and destination register \"ir_write~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.610 ns + Longest register register " "Info: + Longest register to register delay is 1.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.DECODE 1 REG LCFF_X9_Y4_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y4_N3; Fanout = 7; REG Node = 'state.DECODE'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.DECODE } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.228 ns) 0.482 ns WideNor0~0 2 COMB LCCOMB_X9_Y4_N8 8 " "Info: 2: + IC(0.254 ns) + CELL(0.228 ns) = 0.482 ns; Loc. = LCCOMB_X9_Y4_N8; Fanout = 8; COMB Node = 'WideNor0~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { state.DECODE WideNor0~0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.346 ns) 1.455 ns Selector34~0 3 COMB LCCOMB_X6_Y4_N20 1 " "Info: 3: + IC(0.627 ns) + CELL(0.346 ns) = 1.455 ns; Loc. = LCCOMB_X6_Y4_N20; Fanout = 1; COMB Node = 'Selector34~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { WideNor0~0 Selector34~0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.610 ns ir_write~reg0 4 REG LCFF_X6_Y4_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.610 ns; Loc. = LCFF_X6_Y4_N21; Fanout = 2; REG Node = 'ir_write~reg0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector34~0 ir_write~reg0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 127 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.729 ns ( 45.28 % ) " "Info: Total cell delay = 0.729 ns ( 45.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.881 ns ( 54.72 % ) " "Info: Total interconnect delay = 0.881 ns ( 54.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { state.DECODE WideNor0~0 Selector34~0 ir_write~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { state.DECODE {} WideNor0~0 {} Selector34~0 {} ir_write~reg0 {} } { 0.000ns 0.254ns 0.627ns 0.000ns } { 0.000ns 0.228ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.484 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns ir_write~reg0 3 REG LCFF_X6_Y4_N21 2 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X6_Y4_N21; Fanout = 2; REG Node = 'ir_write~reg0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl ir_write~reg0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 127 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl ir_write~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} ir_write~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.490 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns state.DECODE 3 REG LCFF_X9_Y4_N3 7 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X9_Y4_N3; Fanout = 7; REG Node = 'state.DECODE'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clock~clkctrl state.DECODE } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl state.DECODE } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} state.DECODE {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl ir_write~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} ir_write~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl state.DECODE } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} state.DECODE {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 127 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { state.DECODE WideNor0~0 Selector34~0 ir_write~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { state.DECODE {} WideNor0~0 {} Selector34~0 {} ir_write~reg0 {} } { 0.000ns 0.254ns 0.627ns 0.000ns } { 0.000ns 0.228ns 0.346ns 0.155ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl ir_write~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} ir_write~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl state.DECODE } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} state.DECODE {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_write~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { ir_write~reg0 {} } {  } {  } "" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 127 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "next_state.000000 funct\[2\] clock 5.600 ns register " "Info: tsu for register \"next_state.000000\" (data pin = \"funct\[2\]\", clock pin = \"clock\") is 5.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest pin register " "Info: + Longest pin to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns funct\[2\] 1 PIN PIN_E14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E14; Fanout = 4; PIN Node = 'funct\[2\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[2] } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.888 ns) + CELL(0.272 ns) 5.987 ns WideOr14~0 2 COMB LCCOMB_X10_Y4_N10 2 " "Info: 2: + IC(4.888 ns) + CELL(0.272 ns) = 5.987 ns; Loc. = LCCOMB_X10_Y4_N10; Fanout = 2; COMB Node = 'WideOr14~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { funct[2] WideOr14~0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.346 ns) 6.838 ns next_state.000000~0 3 COMB LCCOMB_X9_Y4_N0 1 " "Info: 3: + IC(0.505 ns) + CELL(0.346 ns) = 6.838 ns; Loc. = LCCOMB_X9_Y4_N0; Fanout = 1; COMB Node = 'next_state.000000~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { WideOr14~0 next_state.000000~0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.272 ns) 7.845 ns next_state.000000~1 4 COMB LCCOMB_X9_Y4_N18 1 " "Info: 4: + IC(0.735 ns) + CELL(0.272 ns) = 7.845 ns; Loc. = LCCOMB_X9_Y4_N18; Fanout = 1; COMB Node = 'next_state.000000~1'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { next_state.000000~0 next_state.000000~1 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.000 ns next_state.000000 5 REG LCFF_X9_Y4_N19 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 8.000 ns; Loc. = LCFF_X9_Y4_N19; Fanout = 2; REG Node = 'next_state.000000'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { next_state.000000~1 next_state.000000 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.872 ns ( 23.40 % ) " "Info: Total cell delay = 1.872 ns ( 23.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.128 ns ( 76.60 % ) " "Info: Total interconnect delay = 6.128 ns ( 76.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { funct[2] WideOr14~0 next_state.000000~0 next_state.000000~1 next_state.000000 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { funct[2] {} funct[2]~combout {} WideOr14~0 {} next_state.000000~0 {} next_state.000000~1 {} next_state.000000 {} } { 0.000ns 0.000ns 4.888ns 0.505ns 0.735ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.346ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.490 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns next_state.000000 3 REG LCFF_X9_Y4_N19 2 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X9_Y4_N19; Fanout = 2; REG Node = 'next_state.000000'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clock~clkctrl next_state.000000 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl next_state.000000 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} next_state.000000 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { funct[2] WideOr14~0 next_state.000000~0 next_state.000000~1 next_state.000000 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { funct[2] {} funct[2]~combout {} WideOr14~0 {} next_state.000000~0 {} next_state.000000~1 {} next_state.000000 {} } { 0.000ns 0.000ns 4.888ns 0.505ns 0.735ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.346ns 0.272ns 0.155ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl next_state.000000 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} next_state.000000 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock mux_6\[2\] mux_7\[0\]~reg0 7.152 ns register " "Info: tco from clock \"clock\" to destination pin \"mux_6\[2\]\" through register \"mux_7\[0\]~reg0\" is 7.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.484 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns mux_7\[0\]~reg0 3 REG LCFF_X6_Y4_N7 5 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X6_Y4_N7; Fanout = 5; REG Node = 'mux_7\[0\]~reg0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl mux_7[0]~reg0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 127 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl mux_7[0]~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} mux_7[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 127 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.574 ns + Longest register pin " "Info: + Longest register to pin delay is 4.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_7\[0\]~reg0 1 REG LCFF_X6_Y4_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y4_N7; Fanout = 5; REG Node = 'mux_7\[0\]~reg0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_7[0]~reg0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 127 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.450 ns) + CELL(2.124 ns) 4.574 ns mux_6\[2\] 2 PIN PIN_R6 0 " "Info: 2: + IC(2.450 ns) + CELL(2.124 ns) = 4.574 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'mux_6\[2\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.574 ns" { mux_7[0]~reg0 mux_6[2] } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 46.44 % ) " "Info: Total cell delay = 2.124 ns ( 46.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.450 ns ( 53.56 % ) " "Info: Total interconnect delay = 2.450 ns ( 53.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.574 ns" { mux_7[0]~reg0 mux_6[2] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "4.574 ns" { mux_7[0]~reg0 {} mux_6[2] {} } { 0.000ns 2.450ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl mux_7[0]~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} mux_7[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.574 ns" { mux_7[0]~reg0 mux_6[2] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "4.574 ns" { mux_7[0]~reg0 {} mux_6[2] {} } { 0.000ns 2.450ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "next_state.ADD funct\[5\] clock -2.897 ns register " "Info: th for register \"next_state.ADD\" (data pin = \"funct\[5\]\", clock pin = \"clock\") is -2.897 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.491 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns next_state.ADD 3 REG LCFF_X10_Y4_N19 2 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y4_N19; Fanout = 2; REG Node = 'next_state.ADD'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clock~clkctrl next_state.ADD } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clock clock~clkctrl next_state.ADD } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clock {} clock~combout {} clock~clkctrl {} next_state.ADD {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.537 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns funct\[5\] 1 PIN PIN_V13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V13; Fanout = 5; PIN Node = 'funct\[5\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[5] } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(0.154 ns) 4.781 ns Selector43~0 2 COMB LCCOMB_X10_Y4_N0 1 " "Info: 2: + IC(3.800 ns) + CELL(0.154 ns) = 4.781 ns; Loc. = LCCOMB_X10_Y4_N0; Fanout = 1; COMB Node = 'Selector43~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { funct[5] Selector43~0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.346 ns) 5.382 ns Selector43~2 3 COMB LCCOMB_X10_Y4_N18 1 " "Info: 3: + IC(0.255 ns) + CELL(0.346 ns) = 5.382 ns; Loc. = LCCOMB_X10_Y4_N18; Fanout = 1; COMB Node = 'Selector43~2'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { Selector43~0 Selector43~2 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.537 ns next_state.ADD 4 REG LCFF_X10_Y4_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.537 ns; Loc. = LCFF_X10_Y4_N19; Fanout = 2; REG Node = 'next_state.ADD'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector43~2 next_state.ADD } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 26.77 % ) " "Info: Total cell delay = 1.482 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.055 ns ( 73.23 % ) " "Info: Total interconnect delay = 4.055 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.537 ns" { funct[5] Selector43~0 Selector43~2 next_state.ADD } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "5.537 ns" { funct[5] {} funct[5]~combout {} Selector43~0 {} Selector43~2 {} next_state.ADD {} } { 0.000ns 0.000ns 3.800ns 0.255ns 0.000ns } { 0.000ns 0.827ns 0.154ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clock clock~clkctrl next_state.ADD } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clock {} clock~combout {} clock~clkctrl {} next_state.ADD {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.537 ns" { funct[5] Selector43~0 Selector43~2 next_state.ADD } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "5.537 ns" { funct[5] {} funct[5]~combout {} Selector43~0 {} Selector43~2 {} next_state.ADD {} } { 0.000ns 0.000ns 3.800ns 0.255ns 0.000ns } { 0.000ns 0.827ns 0.154ns 0.346ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 00:10:47 2019 " "Info: Processing ended: Wed Oct 16 00:10:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
