

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Row_r_Col_r'
================================================================
* Date:           Wed Feb 14 00:39:52 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_matriz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-csg325-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_r_Col_r  |        5|        5|         3|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    131|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     42|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     72|    -|
|Register         |        -|   -|     34|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     34|    245|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+---+----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+-----------------+---------+----+---+----+-----+
    |mul_8s_6s_8_1_1_U9  |mul_8s_6s_8_1_1  |        0|   0|  0|  42|    0|
    +--------------------+-----------------+---------+----+---+----+-----+
    |Total               |                 |        0|   0|  0|  42|    0|
    +--------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln81_1_fu_156_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln81_fu_168_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln82_fu_283_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln83_fu_206_p2       |         +|   0|  0|  10|           2|           2|
    |sub_ln83_1_fu_307_p2     |         -|   0|  0|  14|           1|           6|
    |sub_ln83_fu_257_p2       |         -|   0|  0|  16|           1|           9|
    |icmp_ln81_fu_150_p2      |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln82_fu_174_p2      |      icmp|   0|  0|  11|           2|           3|
    |select_ln81_1_fu_188_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln81_fu_180_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln83_1_fu_221_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln83_2_fu_320_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln83_3_fu_237_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln83_fu_229_p3    |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 131|          23|          62|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten34_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_74                                 |   9|          2|    2|          4|
    |indvar_flatten34_fu_78                  |   9|          2|    3|          6|
    |j_fu_70                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_74                           |  2|   0|    2|          0|
    |indvar_flatten34_fu_78            |  3|   0|    3|          0|
    |j_fu_70                           |  2|   0|    2|          0|
    |mul_ln83_reg_387                  |  8|   0|    8|          0|
    |tmp_5_reg_377                     |  5|   0|    5|          0|
    |tmp_reg_372                       |  1|   0|    1|          0|
    |trunc_ln83_4_reg_382              |  4|   0|    4|          0|
    |zext_ln83_reg_362                 |  2|   0|   64|         62|
    |zext_ln83_reg_362_pp0_iter1_reg   |  2|   0|   64|         62|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 34|   0|  158|        124|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_r_Col_r|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_r_Col_r|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_r_Col_r|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_r_Col_r|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_r_Col_r|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_r_Col_r|  return value|
|b_address0  |  out|    2|   ap_memory|                               b|         array|
|b_ce0       |  out|    1|   ap_memory|                               b|         array|
|b_q0        |   in|    8|   ap_memory|                               b|         array|
|r_address0  |  out|    2|   ap_memory|                               r|         array|
|r_ce0       |  out|    1|   ap_memory|                               r|         array|
|r_we0       |  out|    1|   ap_memory|                               r|         array|
|r_d0        |  out|    8|   ap_memory|                               r|         array|
|p_reload25  |   in|    8|     ap_none|                      p_reload25|        scalar|
|p_reload22  |   in|    8|     ap_none|                      p_reload22|        scalar|
|p_reload19  |   in|    8|     ap_none|                      p_reload19|        scalar|
|p_reload    |   in|    8|     ap_none|                        p_reload|        scalar|
+------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.77>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_reload"   --->   Operation 11 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_reload19_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_reload19"   --->   Operation 12 'read' 'p_reload19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_reload22_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_reload22"   --->   Operation 13 'read' 'p_reload22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_reload25_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_reload25"   --->   Operation 14 'read' 'p_reload25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten34"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc119"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i3 %indvar_flatten34" [matrixmul.cpp:81]   --->   Operation 19 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.68ns)   --->   "%icmp_ln81 = icmp_eq  i3 %indvar_flatten34_load, i3 4" [matrixmul.cpp:81]   --->   Operation 21 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.68ns)   --->   "%add_ln81_1 = add i3 %indvar_flatten34_load, i3 1" [matrixmul.cpp:81]   --->   Operation 22 'add' 'add_ln81_1' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc122, void %for.end124.exitStub" [matrixmul.cpp:81]   --->   Operation 23 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [matrixmul.cpp:82]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [matrixmul.cpp:81]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%add_ln81 = add i2 %i_load, i2 1" [matrixmul.cpp:81]   --->   Operation 26 'add' 'add_ln81' <Predicate = (!icmp_ln81)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%icmp_ln82 = icmp_eq  i2 %j_load, i2 2" [matrixmul.cpp:82]   --->   Operation 27 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln81 = select i1 %icmp_ln82, i2 0, i2 %j_load" [matrixmul.cpp:81]   --->   Operation 28 'select' 'select_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.99ns)   --->   "%select_ln81_1 = select i1 %icmp_ln82, i2 %add_ln81, i2 %i_load" [matrixmul.cpp:81]   --->   Operation 29 'select' 'select_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_3)   --->   "%trunc_ln83 = trunc i2 %select_ln81_1" [matrixmul.cpp:83]   --->   Operation 30 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%shl_ln83 = shl i2 %select_ln81_1, i2 1" [matrixmul.cpp:83]   --->   Operation 31 'shl' 'shl_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns) (out node of the LUT)   --->   "%add_ln83 = add i2 %shl_ln83, i2 %select_ln81" [matrixmul.cpp:83]   --->   Operation 32 'add' 'add_ln83' <Predicate = (!icmp_ln81)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i2 %add_ln83" [matrixmul.cpp:83]   --->   Operation 33 'zext' 'zext_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln83" [matrixmul.cpp:83]   --->   Operation 34 'getelementptr' 'b_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i2 %select_ln81" [matrixmul.cpp:83]   --->   Operation 35 'trunc' 'trunc_ln83_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_3)   --->   "%select_ln83_1 = select i1 %trunc_ln83_1, i8 %p_reload25_read, i8 %p_reload22_read" [matrixmul.cpp:83]   --->   Operation 36 'select' 'select_ln83_1' <Predicate = (!icmp_ln81)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln83 = select i1 %trunc_ln83_1, i8 %p_reload19_read, i8 %p_reload_read" [matrixmul.cpp:83]   --->   Operation 37 'select' 'select_ln83' <Predicate = (!icmp_ln81)> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln83_3 = select i1 %trunc_ln83, i8 %select_ln83_1, i8 %select_ln83" [matrixmul.cpp:83]   --->   Operation 38 'select' 'select_ln83_3' <Predicate = (!icmp_ln81)> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i8 %select_ln83_3" [matrixmul.cpp:83]   --->   Operation 39 'sext' 'sext_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln83_3, i32 7" [matrixmul.cpp:83]   --->   Operation 40 'bitselect' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.11ns)   --->   "%sub_ln83 = sub i9 0, i9 %sext_ln83" [matrixmul.cpp:83]   --->   Operation 41 'sub' 'sub_ln83' <Predicate = (!icmp_ln81)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %sub_ln83, i32 4, i32 8" [matrixmul.cpp:83]   --->   Operation 42 'partselect' 'tmp_5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln83_4 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln83_3, i32 4, i32 7" [matrixmul.cpp:83]   --->   Operation 43 'partselect' 'trunc_ln83_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.15ns)   --->   "%b_load = load i2 %b_addr" [matrixmul.cpp:83]   --->   Operation 44 'load' 'b_load' <Predicate = (!icmp_ln81)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%add_ln82 = add i2 %select_ln81, i2 1" [matrixmul.cpp:82]   --->   Operation 45 'add' 'add_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln82 = store i3 %add_ln81_1, i3 %indvar_flatten34" [matrixmul.cpp:82]   --->   Operation 46 'store' 'store_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.61>
ST_1 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln82 = store i2 %select_ln81_1, i2 %i" [matrixmul.cpp:82]   --->   Operation 47 'store' 'store_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.61>
ST_1 : Operation 48 [1/1] (1.61ns)   --->   "%store_ln82 = store i2 %add_ln82, i2 %j" [matrixmul.cpp:82]   --->   Operation 48 'store' 'store_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.90>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i5 %tmp_5" [matrixmul.cpp:83]   --->   Operation 49 'zext' 'zext_ln83_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.86ns)   --->   "%sub_ln83_1 = sub i6 0, i6 %zext_ln83_1" [matrixmul.cpp:83]   --->   Operation 50 'sub' 'sub_ln83_1' <Predicate = (tmp)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln83_1 = sext i4 %trunc_ln83_4" [matrixmul.cpp:83]   --->   Operation 51 'sext' 'sext_ln83_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i5 %sext_ln83_1" [matrixmul.cpp:83]   --->   Operation 52 'zext' 'zext_ln83_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.66ns)   --->   "%select_ln83_2 = select i1 %tmp, i6 %sub_ln83_1, i6 %zext_ln83_2" [matrixmul.cpp:83]   --->   Operation 53 'select' 'select_ln83_2' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln83_2 = sext i6 %select_ln83_2" [matrixmul.cpp:83]   --->   Operation 54 'sext' 'sext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (2.15ns)   --->   "%b_load = load i2 %b_addr" [matrixmul.cpp:83]   --->   Operation 55 'load' 'b_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 56 [1/1] (4.37ns)   --->   "%mul_ln83 = mul i8 %b_load, i8 %sext_ln83_2" [matrixmul.cpp:83]   --->   Operation 56 'mul' 'mul_ln83' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_r_Col_r_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i8 %r, i64 0, i64 %zext_ln83" [matrixmul.cpp:83]   --->   Operation 60 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matrixmul.cpp:82]   --->   Operation 61 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.15ns)   --->   "%store_ln83 = store i8 %mul_ln83, i2 %r_addr" [matrixmul.cpp:83]   --->   Operation 62 'store' 'store_ln83' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc119" [matrixmul.cpp:82]   --->   Operation 63 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_reload25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_reload22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_reload19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100]
i                     (alloca           ) [ 0100]
indvar_flatten34      (alloca           ) [ 0100]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
p_reload_read         (read             ) [ 0000]
p_reload19_read       (read             ) [ 0000]
p_reload22_read       (read             ) [ 0000]
p_reload25_read       (read             ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten34_load (load             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln81             (icmp             ) [ 0110]
add_ln81_1            (add              ) [ 0000]
br_ln81               (br               ) [ 0000]
j_load                (load             ) [ 0000]
i_load                (load             ) [ 0000]
add_ln81              (add              ) [ 0000]
icmp_ln82             (icmp             ) [ 0000]
select_ln81           (select           ) [ 0000]
select_ln81_1         (select           ) [ 0000]
trunc_ln83            (trunc            ) [ 0000]
shl_ln83              (shl              ) [ 0000]
add_ln83              (add              ) [ 0000]
zext_ln83             (zext             ) [ 0111]
b_addr                (getelementptr    ) [ 0110]
trunc_ln83_1          (trunc            ) [ 0000]
select_ln83_1         (select           ) [ 0000]
select_ln83           (select           ) [ 0000]
select_ln83_3         (select           ) [ 0000]
sext_ln83             (sext             ) [ 0000]
tmp                   (bitselect        ) [ 0110]
sub_ln83              (sub              ) [ 0000]
tmp_5                 (partselect       ) [ 0110]
trunc_ln83_4          (partselect       ) [ 0110]
add_ln82              (add              ) [ 0000]
store_ln82            (store            ) [ 0000]
store_ln82            (store            ) [ 0000]
store_ln82            (store            ) [ 0000]
zext_ln83_1           (zext             ) [ 0000]
sub_ln83_1            (sub              ) [ 0000]
sext_ln83_1           (sext             ) [ 0000]
zext_ln83_2           (zext             ) [ 0000]
select_ln83_2         (select           ) [ 0000]
sext_ln83_2           (sext             ) [ 0000]
b_load                (load             ) [ 0000]
mul_ln83              (mul              ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
r_addr                (getelementptr    ) [ 0000]
specloopname_ln82     (specloopname     ) [ 0000]
store_ln83            (store            ) [ 0000]
br_ln82               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_reload25">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_reload25"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_reload22">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_reload22"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_reload19">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_reload19"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_r_Col_r_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten34_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten34/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_reload19_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_reload19_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_reload22_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_reload22_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_reload25_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_reload25_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="2" slack="0"/>
<pin id="110" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="r_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="2" slack="2"/>
<pin id="123" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln83_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="1"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="2" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten34_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten34_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln81_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="3" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln81_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln81_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln82_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="0" index="1" bw="2" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln81_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="0" index="2" bw="2" slack="0"/>
<pin id="184" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln81_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="0" index="2" bw="2" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln83_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shl_ln83_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln83/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln83_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln83_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln83_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln83_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln83_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln83_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_3/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln83_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sub_ln83_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_5_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="9" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="0" index="3" bw="5" slack="0"/>
<pin id="268" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln83_4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="0" index="3" bw="4" slack="0"/>
<pin id="278" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln83_4/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln82_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln82_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln82_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln82_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="0" index="1" bw="2" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln83_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="1"/>
<pin id="306" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sub_ln83_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln83_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln83_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_2/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln83_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="6" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_2/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln83_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_2/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="mul_ln83_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln83/2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="j_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="351" class="1005" name="indvar_flatten34_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten34 "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln81_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="362" class="1005" name="zext_ln83_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="2"/>
<pin id="364" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln83 "/>
</bind>
</comp>

<comp id="367" class="1005" name="b_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="1"/>
<pin id="369" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_5_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="1"/>
<pin id="379" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="382" class="1005" name="trunc_ln83_4_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83_4 "/>
</bind>
</comp>

<comp id="387" class="1005" name="mul_ln83_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln83 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="162" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="162" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="174" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="168" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="165" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="188" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="180" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="220"><net_src comp="180" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="100" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="94" pin="2"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="217" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="88" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="82" pin="2"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="196" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="221" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="229" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="237" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="245" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="279"><net_src comp="56" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="237" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="287"><net_src comp="180" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="156" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="188" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="283" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="307" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="113" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="70" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="347"><net_src comp="74" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="354"><net_src comp="78" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="361"><net_src comp="150" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="212" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="370"><net_src comp="106" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="375"><net_src comp="249" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="380"><net_src comp="263" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="385"><net_src comp="273" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="390"><net_src comp="331" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b | {}
	Port: r | {3 }
 - Input state : 
	Port: matrixmul_Pipeline_Row_r_Col_r : b | {1 2 }
	Port: matrixmul_Pipeline_Row_r_Col_r : r | {}
	Port: matrixmul_Pipeline_Row_r_Col_r : p_reload25 | {1 }
	Port: matrixmul_Pipeline_Row_r_Col_r : p_reload22 | {1 }
	Port: matrixmul_Pipeline_Row_r_Col_r : p_reload19 | {1 }
	Port: matrixmul_Pipeline_Row_r_Col_r : p_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten34_load : 1
		icmp_ln81 : 2
		add_ln81_1 : 2
		br_ln81 : 3
		j_load : 1
		i_load : 1
		add_ln81 : 2
		icmp_ln82 : 2
		select_ln81 : 3
		select_ln81_1 : 3
		trunc_ln83 : 4
		shl_ln83 : 4
		add_ln83 : 4
		zext_ln83 : 5
		b_addr : 6
		trunc_ln83_1 : 4
		select_ln83_1 : 5
		select_ln83 : 5
		select_ln83_3 : 6
		sext_ln83 : 7
		tmp : 7
		sub_ln83 : 8
		tmp_5 : 9
		trunc_ln83_4 : 7
		b_load : 7
		add_ln82 : 4
		store_ln82 : 3
		store_ln82 : 4
		store_ln82 : 5
	State 2
		sub_ln83_1 : 1
		zext_ln83_2 : 1
		select_ln83_2 : 2
		sext_ln83_2 : 3
		mul_ln83 : 4
	State 3
		store_ln83 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln83_fu_331       |    0    |    0    |    42   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln81_1_fu_156      |    0    |    0    |    11   |
|    add   |       add_ln81_fu_168       |    0    |    0    |    10   |
|          |       add_ln83_fu_206       |    0    |    0    |    10   |
|          |       add_ln82_fu_283       |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln81_fu_180     |    0    |    0    |    2    |
|          |     select_ln81_1_fu_188    |    0    |    0    |    2    |
|  select  |     select_ln83_1_fu_221    |    0    |    0    |    8    |
|          |      select_ln83_fu_229     |    0    |    0    |    8    |
|          |     select_ln83_3_fu_237    |    0    |    0    |    8    |
|          |     select_ln83_2_fu_320    |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln83_fu_257       |    0    |    0    |    15   |
|          |      sub_ln83_1_fu_307      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln81_fu_150      |    0    |    0    |    11   |
|          |       icmp_ln82_fu_174      |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |   p_reload_read_read_fu_82  |    0    |    0    |    0    |
|   read   |  p_reload19_read_read_fu_88 |    0    |    0    |    0    |
|          |  p_reload22_read_read_fu_94 |    0    |    0    |    0    |
|          | p_reload25_read_read_fu_100 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln83_fu_196      |    0    |    0    |    0    |
|          |     trunc_ln83_1_fu_217     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       shl_ln83_fu_200       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln83_fu_212      |    0    |    0    |    0    |
|   zext   |      zext_ln83_1_fu_304     |    0    |    0    |    0    |
|          |      zext_ln83_2_fu_316     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln83_fu_245      |    0    |    0    |    0    |
|   sext   |      sext_ln83_1_fu_313     |    0    |    0    |    0    |
|          |      sext_ln83_2_fu_327     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_249         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_5_fu_263        |    0    |    0    |    0    |
|          |     trunc_ln83_4_fu_273     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   166   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     b_addr_reg_367     |    2   |
|        i_reg_344       |    2   |
|    icmp_ln81_reg_358   |    1   |
|indvar_flatten34_reg_351|    3   |
|        j_reg_337       |    2   |
|    mul_ln83_reg_387    |    8   |
|      tmp_5_reg_377     |    5   |
|       tmp_reg_372      |    1   |
|  trunc_ln83_4_reg_382  |    4   |
|    zext_ln83_reg_362   |   64   |
+------------------------+--------+
|          Total         |   92   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    4   ||   1.61  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   92   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   92   |   175  |
+-----------+--------+--------+--------+--------+
