<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: VDP2</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Yaul<span id="projectnumber">&#160;Version 0.3.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__MEMORY__MAP__VDP2__IO__REGISTERS.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">VDP2<div class="ingroups"><a class="el" href="group__YAUL.html">libyaul</a> &raquo; <a class="el" href="group__MEMORY__MAP.html">Memory map</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:unionvdp2__ioregs"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs">vdp2_ioregs</a></td></tr>
<tr class="memdesc:unionvdp2__ioregs"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register map.  <a href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs">More...</a><br /></td></tr>
<tr class="separator:unionvdp2__ioregs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66____">vdp2_ioregs.__unnamed66__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed68____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed68____">vdp2_ioregs.__unnamed66__.__unnamed68__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed68____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed68_____8____unnamed98____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed68_____8____unnamed98____">vdp2_ioregs.__unnamed66__.__unnamed68__.__unnamed98__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed68_____8____unnamed98____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed70____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed70____">vdp2_ioregs.__unnamed66__.__unnamed70__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed70____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed70_____8____unnamed100____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed70_____8____unnamed100____">vdp2_ioregs.__unnamed66__.__unnamed70__.__unnamed100__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed70_____8____unnamed100____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed72____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed72____">vdp2_ioregs.__unnamed66__.__unnamed72__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed72____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed72_____8____unnamed102____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed72_____8____unnamed102____">vdp2_ioregs.__unnamed66__.__unnamed72__.__unnamed102__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed72_____8____unnamed102____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed74____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed74____">vdp2_ioregs.__unnamed66__.__unnamed74__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed74____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed74_____8____unnamed104____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed74_____8____unnamed104____">vdp2_ioregs.__unnamed66__.__unnamed74__.__unnamed104__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed74_____8____unnamed104____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed76____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed76____">vdp2_ioregs.__unnamed66__.__unnamed76__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed76____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed76_____8____unnamed106____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed76_____8____unnamed106____">vdp2_ioregs.__unnamed66__.__unnamed76__.__unnamed106__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed76_____8____unnamed106____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed78____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed78____">vdp2_ioregs.__unnamed66__.__unnamed78__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed78____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed78_____8____unnamed108____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed78_____8____unnamed108____">vdp2_ioregs.__unnamed66__.__unnamed78__.__unnamed108__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed78_____8____unnamed108____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed80____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed80____">vdp2_ioregs.__unnamed66__.__unnamed80__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed80____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed80_____8____unnamed110____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed80_____8____unnamed110____">vdp2_ioregs.__unnamed66__.__unnamed80__.__unnamed110__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed80_____8____unnamed110____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed82____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed82____">vdp2_ioregs.__unnamed66__.__unnamed82__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed82____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed82_____8____unnamed112____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed82_____8____unnamed112____">vdp2_ioregs.__unnamed66__.__unnamed82__.__unnamed112__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed82_____8____unnamed112____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed84____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed84____">vdp2_ioregs.__unnamed66__.__unnamed84__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed84____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed84_____8____unnamed114____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed84_____8____unnamed114____">vdp2_ioregs.__unnamed66__.__unnamed84__.__unnamed114__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed84_____8____unnamed114____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed86____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed86____">vdp2_ioregs.__unnamed66__.__unnamed86__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed86____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed86_____8____unnamed116____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed86_____8____unnamed116____">vdp2_ioregs.__unnamed66__.__unnamed86__.__unnamed116__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed86_____8____unnamed116____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed88____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed88____">vdp2_ioregs.__unnamed66__.__unnamed88__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed88____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed88_____8____unnamed118____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed88_____8____unnamed118____">vdp2_ioregs.__unnamed66__.__unnamed88__.__unnamed118__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed88_____8____unnamed118____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed90____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed90____">vdp2_ioregs.__unnamed66__.__unnamed90__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed90____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed90_____8____unnamed120____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed90_____8____unnamed120____">vdp2_ioregs.__unnamed66__.__unnamed90__.__unnamed120__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed90_____8____unnamed120____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed92____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed92____">vdp2_ioregs.__unnamed66__.__unnamed92__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed92____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed92_____8____unnamed122____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed92_____8____unnamed122____">vdp2_ioregs.__unnamed66__.__unnamed92__.__unnamed122__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed92_____8____unnamed122____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed94____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed94____">vdp2_ioregs.__unnamed66__.__unnamed94__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed94____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed94_____8____unnamed124____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed94_____8____unnamed124____">vdp2_ioregs.__unnamed66__.__unnamed94__.__unnamed124__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed94_____8____unnamed124____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:unionvdp2__ioregs_8____unnamed66_____8____unnamed96____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed96____">vdp2_ioregs.__unnamed66__.__unnamed96__</a></td></tr>
<tr class="separator:unionvdp2__ioregs_8____unnamed66_____8____unnamed96____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp2__ioregs_8____unnamed66_____8____unnamed96_____8____unnamed126____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed96_____8____unnamed126____">vdp2_ioregs.__unnamed66__.__unnamed96__.__unnamed126__</a></td></tr>
<tr class="separator:structvdp2__ioregs_8____unnamed66_____8____unnamed96_____8____unnamed126____"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7f2bd921b7b70e0a13862506d02767b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga7f2bd921b7b70e0a13862506d02767b2">TVMD</a>&#160;&#160;&#160;0x0000UL</td></tr>
<tr class="memdesc:ga7f2bd921b7b70e0a13862506d02767b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga7f2bd921b7b70e0a13862506d02767b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6b617b30ce9a46274cabe162c44fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga0d6b617b30ce9a46274cabe162c44fbc">EXTEN</a>&#160;&#160;&#160;0x0002UL</td></tr>
<tr class="memdesc:ga0d6b617b30ce9a46274cabe162c44fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga0d6b617b30ce9a46274cabe162c44fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4315f6dc61a90fed12a3732a49d00f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gac4315f6dc61a90fed12a3732a49d00f1">TVSTAT</a>&#160;&#160;&#160;0x0004UL</td></tr>
<tr class="memdesc:gac4315f6dc61a90fed12a3732a49d00f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gac4315f6dc61a90fed12a3732a49d00f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e08492a1fa909e09b765ec84b9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga6ea1e08492a1fa909e09b765ec84b9f7">VRSIZE</a>&#160;&#160;&#160;0x0006UL</td></tr>
<tr class="memdesc:ga6ea1e08492a1fa909e09b765ec84b9f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga6ea1e08492a1fa909e09b765ec84b9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd06707e0388ab28bdcb943683864986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gafd06707e0388ab28bdcb943683864986">HCNT</a>&#160;&#160;&#160;0x0008UL</td></tr>
<tr class="memdesc:gafd06707e0388ab28bdcb943683864986"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gafd06707e0388ab28bdcb943683864986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c421fcce6fffece4b4eb48cd77a7c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga0c421fcce6fffece4b4eb48cd77a7c79">VCNT</a>&#160;&#160;&#160;0x000AUL</td></tr>
<tr class="memdesc:ga0c421fcce6fffece4b4eb48cd77a7c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga0c421fcce6fffece4b4eb48cd77a7c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fd667e914b9db85a633c57bff197b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga15fd667e914b9db85a633c57bff197b5">RAMCTL</a>&#160;&#160;&#160;0x000EUL</td></tr>
<tr class="memdesc:ga15fd667e914b9db85a633c57bff197b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga15fd667e914b9db85a633c57bff197b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e022a97994ff8d67669184b02275d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga4e022a97994ff8d67669184b02275d27">CYCA0L</a>&#160;&#160;&#160;0x0010UL</td></tr>
<tr class="memdesc:ga4e022a97994ff8d67669184b02275d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga4e022a97994ff8d67669184b02275d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac106bc37fefac3ee991be396b361995c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gac106bc37fefac3ee991be396b361995c">CYCA0U</a>&#160;&#160;&#160;0x0012UL</td></tr>
<tr class="memdesc:gac106bc37fefac3ee991be396b361995c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gac106bc37fefac3ee991be396b361995c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa4cb3543a7ffea2143d3257b5f6098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gabaa4cb3543a7ffea2143d3257b5f6098">CYCA1L</a>&#160;&#160;&#160;0x0014UL</td></tr>
<tr class="memdesc:gabaa4cb3543a7ffea2143d3257b5f6098"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gabaa4cb3543a7ffea2143d3257b5f6098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74927e1615bc3da1b6172d88f470c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gad74927e1615bc3da1b6172d88f470c71">CYCA1U</a>&#160;&#160;&#160;0x0016UL</td></tr>
<tr class="memdesc:gad74927e1615bc3da1b6172d88f470c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gad74927e1615bc3da1b6172d88f470c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2279a632a042e33c6378f463e58b3dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga2279a632a042e33c6378f463e58b3dcc">CYCB0L</a>&#160;&#160;&#160;0x0018UL</td></tr>
<tr class="memdesc:ga2279a632a042e33c6378f463e58b3dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga2279a632a042e33c6378f463e58b3dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da824298bf4a573bcf0b01376cc5124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga7da824298bf4a573bcf0b01376cc5124">CYCB0U</a>&#160;&#160;&#160;0x001AUL</td></tr>
<tr class="memdesc:ga7da824298bf4a573bcf0b01376cc5124"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga7da824298bf4a573bcf0b01376cc5124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04de1bc24696dd3ccacedc8bd7070145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga04de1bc24696dd3ccacedc8bd7070145">CYCB1L</a>&#160;&#160;&#160;0x001CUL</td></tr>
<tr class="memdesc:ga04de1bc24696dd3ccacedc8bd7070145"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga04de1bc24696dd3ccacedc8bd7070145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d1a6de8d34b3e17c7089d8a05cd922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gae4d1a6de8d34b3e17c7089d8a05cd922">CYCB1U</a>&#160;&#160;&#160;0x001EUL</td></tr>
<tr class="memdesc:gae4d1a6de8d34b3e17c7089d8a05cd922"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gae4d1a6de8d34b3e17c7089d8a05cd922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ab24f5d76f242c09062b7ba5cc9c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gae1ab24f5d76f242c09062b7ba5cc9c6b">BGON</a>&#160;&#160;&#160;0x0020UL</td></tr>
<tr class="memdesc:gae1ab24f5d76f242c09062b7ba5cc9c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gae1ab24f5d76f242c09062b7ba5cc9c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437885b07fa5120933c74885834a390d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga437885b07fa5120933c74885834a390d">MZCTL</a>&#160;&#160;&#160;0x0022UL</td></tr>
<tr class="memdesc:ga437885b07fa5120933c74885834a390d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga437885b07fa5120933c74885834a390d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3fe81ccaa33069bf5e67d3fe4b89032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gab3fe81ccaa33069bf5e67d3fe4b89032">SFSEL</a>&#160;&#160;&#160;0x0024UL</td></tr>
<tr class="memdesc:gab3fe81ccaa33069bf5e67d3fe4b89032"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gab3fe81ccaa33069bf5e67d3fe4b89032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cc1878e10090047bb3a2b63a69e5d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga54cc1878e10090047bb3a2b63a69e5d5">SFCODE</a>&#160;&#160;&#160;0x0026UL</td></tr>
<tr class="memdesc:ga54cc1878e10090047bb3a2b63a69e5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga54cc1878e10090047bb3a2b63a69e5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a3a369f497a2a54de27b2861b38fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga93a3a369f497a2a54de27b2861b38fef">CHCTLA</a>&#160;&#160;&#160;0x0028UL</td></tr>
<tr class="memdesc:ga93a3a369f497a2a54de27b2861b38fef"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga93a3a369f497a2a54de27b2861b38fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a40646a78d6157ed0909c7d86f8afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gae0a40646a78d6157ed0909c7d86f8afa">CHCTLB</a>&#160;&#160;&#160;0x002AUL</td></tr>
<tr class="memdesc:gae0a40646a78d6157ed0909c7d86f8afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gae0a40646a78d6157ed0909c7d86f8afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf086655d5fa42927b36de9947ec881f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gacf086655d5fa42927b36de9947ec881f">BMPNA</a>&#160;&#160;&#160;0x002CUL</td></tr>
<tr class="memdesc:gacf086655d5fa42927b36de9947ec881f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gacf086655d5fa42927b36de9947ec881f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga457bcd4d9b780d9d1c711a02cf183da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga457bcd4d9b780d9d1c711a02cf183da5">BMPNB</a>&#160;&#160;&#160;0x002EUL</td></tr>
<tr class="memdesc:ga457bcd4d9b780d9d1c711a02cf183da5"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga457bcd4d9b780d9d1c711a02cf183da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea291115c69c502da57697d0a8dc860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga0ea291115c69c502da57697d0a8dc860">PNCN0</a>&#160;&#160;&#160;0x0030UL</td></tr>
<tr class="memdesc:ga0ea291115c69c502da57697d0a8dc860"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga0ea291115c69c502da57697d0a8dc860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5540a5283605a09d5c98c127949416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga9e5540a5283605a09d5c98c127949416">PNCN1</a>&#160;&#160;&#160;0x0032UL</td></tr>
<tr class="memdesc:ga9e5540a5283605a09d5c98c127949416"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga9e5540a5283605a09d5c98c127949416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769e032fcdea4f2ffbf649aaa723237d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga769e032fcdea4f2ffbf649aaa723237d">PNCN2</a>&#160;&#160;&#160;0x0034UL</td></tr>
<tr class="memdesc:ga769e032fcdea4f2ffbf649aaa723237d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga769e032fcdea4f2ffbf649aaa723237d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec141acded673942e7c6b4b6f9eccea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga6ec141acded673942e7c6b4b6f9eccea">PNCN3</a>&#160;&#160;&#160;0x0036UL</td></tr>
<tr class="memdesc:ga6ec141acded673942e7c6b4b6f9eccea"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga6ec141acded673942e7c6b4b6f9eccea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6b41ae359c786c1f0899d43f1b710d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga5f6b41ae359c786c1f0899d43f1b710d">PNCR</a>&#160;&#160;&#160;0x0038UL</td></tr>
<tr class="memdesc:ga5f6b41ae359c786c1f0899d43f1b710d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga5f6b41ae359c786c1f0899d43f1b710d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a239d195c6c490aab90a3d13943f01d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga9a239d195c6c490aab90a3d13943f01d">PLSZ</a>&#160;&#160;&#160;0x003AUL</td></tr>
<tr class="memdesc:ga9a239d195c6c490aab90a3d13943f01d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga9a239d195c6c490aab90a3d13943f01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98aaed99ee0514b0370e8f220cdd0ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga98aaed99ee0514b0370e8f220cdd0ccb">MPOFN</a>&#160;&#160;&#160;0x003CUL</td></tr>
<tr class="memdesc:ga98aaed99ee0514b0370e8f220cdd0ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga98aaed99ee0514b0370e8f220cdd0ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5001ab47693e13072e725bf5981f4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaa5001ab47693e13072e725bf5981f4e7">MPOFR</a>&#160;&#160;&#160;0x003EUL</td></tr>
<tr class="memdesc:gaa5001ab47693e13072e725bf5981f4e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaa5001ab47693e13072e725bf5981f4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5d4e5039c6b2eeb9e9c04e6ccc4ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaed5d4e5039c6b2eeb9e9c04e6ccc4ec1">MPABN0</a>&#160;&#160;&#160;0x0040UL</td></tr>
<tr class="memdesc:gaed5d4e5039c6b2eeb9e9c04e6ccc4ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaed5d4e5039c6b2eeb9e9c04e6ccc4ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d767bb87fe1d1ce7aaed8341898b061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga4d767bb87fe1d1ce7aaed8341898b061">MPCDN0</a>&#160;&#160;&#160;0x0042UL</td></tr>
<tr class="memdesc:ga4d767bb87fe1d1ce7aaed8341898b061"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga4d767bb87fe1d1ce7aaed8341898b061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde31f5971831ecc98a4e0994d53545f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gacde31f5971831ecc98a4e0994d53545f">MPABN1</a>&#160;&#160;&#160;0x0044UL</td></tr>
<tr class="memdesc:gacde31f5971831ecc98a4e0994d53545f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gacde31f5971831ecc98a4e0994d53545f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8bafed15419803239c7e2c2b584d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaad8bafed15419803239c7e2c2b584d8e">MPCDN1</a>&#160;&#160;&#160;0x0046UL</td></tr>
<tr class="memdesc:gaad8bafed15419803239c7e2c2b584d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaad8bafed15419803239c7e2c2b584d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110cb1c314ff6cb07f0ed21d02de653e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga110cb1c314ff6cb07f0ed21d02de653e">MPABN2</a>&#160;&#160;&#160;0x0048UL</td></tr>
<tr class="memdesc:ga110cb1c314ff6cb07f0ed21d02de653e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga110cb1c314ff6cb07f0ed21d02de653e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba08ab589c42e1d3696a39f6e82ae16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga2ba08ab589c42e1d3696a39f6e82ae16">MPCDN2</a>&#160;&#160;&#160;0x004AUL</td></tr>
<tr class="memdesc:ga2ba08ab589c42e1d3696a39f6e82ae16"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga2ba08ab589c42e1d3696a39f6e82ae16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff69e594fe8ce110c85b7f60574e8c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gadff69e594fe8ce110c85b7f60574e8c6">MPABN3</a>&#160;&#160;&#160;0x004CUL</td></tr>
<tr class="memdesc:gadff69e594fe8ce110c85b7f60574e8c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gadff69e594fe8ce110c85b7f60574e8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550b864fd893dadb694bba375bb7ab4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga550b864fd893dadb694bba375bb7ab4c">MPCDN3</a>&#160;&#160;&#160;0x004EUL</td></tr>
<tr class="memdesc:ga550b864fd893dadb694bba375bb7ab4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga550b864fd893dadb694bba375bb7ab4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5904cbcbed96a76bef0f628c6852d3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga5904cbcbed96a76bef0f628c6852d3f7">MPABRA</a>&#160;&#160;&#160;0x0050UL</td></tr>
<tr class="memdesc:ga5904cbcbed96a76bef0f628c6852d3f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga5904cbcbed96a76bef0f628c6852d3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a14eb180d3b577edfe460f5ba89555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga28a14eb180d3b577edfe460f5ba89555">MPCDRA</a>&#160;&#160;&#160;0x0052UL</td></tr>
<tr class="memdesc:ga28a14eb180d3b577edfe460f5ba89555"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga28a14eb180d3b577edfe460f5ba89555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0a902c10bdf8265f593148b0a53bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaab0a902c10bdf8265f593148b0a53bb0">MPEFRA</a>&#160;&#160;&#160;0x0054UL</td></tr>
<tr class="memdesc:gaab0a902c10bdf8265f593148b0a53bb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaab0a902c10bdf8265f593148b0a53bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750ddfffe0228d3334966e588016ca11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga750ddfffe0228d3334966e588016ca11">MPGHRA</a>&#160;&#160;&#160;0x0056UL</td></tr>
<tr class="memdesc:ga750ddfffe0228d3334966e588016ca11"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga750ddfffe0228d3334966e588016ca11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135d5fbfa1caa6b48a1304bae34a14b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga135d5fbfa1caa6b48a1304bae34a14b4">MPIJRA</a>&#160;&#160;&#160;0x0058UL</td></tr>
<tr class="memdesc:ga135d5fbfa1caa6b48a1304bae34a14b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga135d5fbfa1caa6b48a1304bae34a14b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684e9a7dbe164c2387bcd6548fcc0da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga684e9a7dbe164c2387bcd6548fcc0da8">MPKLRA</a>&#160;&#160;&#160;0x005AUL</td></tr>
<tr class="memdesc:ga684e9a7dbe164c2387bcd6548fcc0da8"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga684e9a7dbe164c2387bcd6548fcc0da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87a0f27aeead0de0bfdc43de07f85ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga87a0f27aeead0de0bfdc43de07f85ee3">MPMNRA</a>&#160;&#160;&#160;0x005CUL</td></tr>
<tr class="memdesc:ga87a0f27aeead0de0bfdc43de07f85ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga87a0f27aeead0de0bfdc43de07f85ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7527b4297500cc133aad12af7ab06f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga7527b4297500cc133aad12af7ab06f5c">MPOPRA</a>&#160;&#160;&#160;0x005EUL</td></tr>
<tr class="memdesc:ga7527b4297500cc133aad12af7ab06f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga7527b4297500cc133aad12af7ab06f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69a33c26ef4bdeb95991e8ecc3f3163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gac69a33c26ef4bdeb95991e8ecc3f3163">MPABRB</a>&#160;&#160;&#160;0x0060UL</td></tr>
<tr class="memdesc:gac69a33c26ef4bdeb95991e8ecc3f3163"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gac69a33c26ef4bdeb95991e8ecc3f3163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1184f02b5bc023a3ef8e697067d67a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga1184f02b5bc023a3ef8e697067d67a38">MPCDRB</a>&#160;&#160;&#160;0x0062UL</td></tr>
<tr class="memdesc:ga1184f02b5bc023a3ef8e697067d67a38"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga1184f02b5bc023a3ef8e697067d67a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc55d3560cfdb80ddd3435f007276dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gacc55d3560cfdb80ddd3435f007276dbb">MPEFRB</a>&#160;&#160;&#160;0x0064UL</td></tr>
<tr class="memdesc:gacc55d3560cfdb80ddd3435f007276dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gacc55d3560cfdb80ddd3435f007276dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396de36f3d7986d9dbb683c1505f6d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga396de36f3d7986d9dbb683c1505f6d95">MPGHRB</a>&#160;&#160;&#160;0x0066UL</td></tr>
<tr class="memdesc:ga396de36f3d7986d9dbb683c1505f6d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga396de36f3d7986d9dbb683c1505f6d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd04d272f4dfafa88c8c98368d9c84b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gacd04d272f4dfafa88c8c98368d9c84b7">MPIJRB</a>&#160;&#160;&#160;0x0068UL</td></tr>
<tr class="memdesc:gacd04d272f4dfafa88c8c98368d9c84b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gacd04d272f4dfafa88c8c98368d9c84b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76350b6874e0247e6ecfca7e8a550d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga76350b6874e0247e6ecfca7e8a550d87">MPKLRB</a>&#160;&#160;&#160;0x006AUL</td></tr>
<tr class="memdesc:ga76350b6874e0247e6ecfca7e8a550d87"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga76350b6874e0247e6ecfca7e8a550d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea8034cf7c44cc5d564a13d8f75c1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga6ea8034cf7c44cc5d564a13d8f75c1b8">MPMNRB</a>&#160;&#160;&#160;0x006CUL</td></tr>
<tr class="memdesc:ga6ea8034cf7c44cc5d564a13d8f75c1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga6ea8034cf7c44cc5d564a13d8f75c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902267e1f5f5bc86fd17768a1c18acce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga902267e1f5f5bc86fd17768a1c18acce">MPOPRB</a>&#160;&#160;&#160;0x006EUL</td></tr>
<tr class="memdesc:ga902267e1f5f5bc86fd17768a1c18acce"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga902267e1f5f5bc86fd17768a1c18acce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778c80cd9af9f70f5241adb368bd02c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga778c80cd9af9f70f5241adb368bd02c4">SCXIN0</a>&#160;&#160;&#160;0x0070UL</td></tr>
<tr class="memdesc:ga778c80cd9af9f70f5241adb368bd02c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga778c80cd9af9f70f5241adb368bd02c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01cc5a586229eae4dec7f61603cfd6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaf01cc5a586229eae4dec7f61603cfd6e">SCXDN0</a>&#160;&#160;&#160;0x0072UL</td></tr>
<tr class="memdesc:gaf01cc5a586229eae4dec7f61603cfd6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaf01cc5a586229eae4dec7f61603cfd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1aad7a64f504d13727e4e7778e6fe28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gac1aad7a64f504d13727e4e7778e6fe28">SCYIN0</a>&#160;&#160;&#160;0x0074UL</td></tr>
<tr class="memdesc:gac1aad7a64f504d13727e4e7778e6fe28"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gac1aad7a64f504d13727e4e7778e6fe28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ff38e894778b568fc986ea196933a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga45ff38e894778b568fc986ea196933a1">SCYDN0</a>&#160;&#160;&#160;0x0076UL</td></tr>
<tr class="memdesc:ga45ff38e894778b568fc986ea196933a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga45ff38e894778b568fc986ea196933a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf863c1f9af89e57ebb082697be3ca389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaf863c1f9af89e57ebb082697be3ca389">ZMXIN0</a>&#160;&#160;&#160;0x0078UL</td></tr>
<tr class="memdesc:gaf863c1f9af89e57ebb082697be3ca389"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaf863c1f9af89e57ebb082697be3ca389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc5e42f5ce081675728026b4a8406a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga6bc5e42f5ce081675728026b4a8406a6">ZMXDN0</a>&#160;&#160;&#160;0x007AUL</td></tr>
<tr class="memdesc:ga6bc5e42f5ce081675728026b4a8406a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga6bc5e42f5ce081675728026b4a8406a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4037677c4363a955936f5f383cec221f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga4037677c4363a955936f5f383cec221f">ZMYIN0</a>&#160;&#160;&#160;0x007CUL</td></tr>
<tr class="memdesc:ga4037677c4363a955936f5f383cec221f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga4037677c4363a955936f5f383cec221f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f4d95392bda3d761ef2e4cd05a53e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gae9f4d95392bda3d761ef2e4cd05a53e6">ZMYDN0</a>&#160;&#160;&#160;0x007EUL</td></tr>
<tr class="memdesc:gae9f4d95392bda3d761ef2e4cd05a53e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gae9f4d95392bda3d761ef2e4cd05a53e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3b9058ae25cbfed82d6407d5ee9d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gafe3b9058ae25cbfed82d6407d5ee9d59">SCXIN1</a>&#160;&#160;&#160;0x0080UL</td></tr>
<tr class="memdesc:gafe3b9058ae25cbfed82d6407d5ee9d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gafe3b9058ae25cbfed82d6407d5ee9d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b86188d386ab3afa1930df059786d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga71b86188d386ab3afa1930df059786d0">SCXDN1</a>&#160;&#160;&#160;0x0082UL</td></tr>
<tr class="memdesc:ga71b86188d386ab3afa1930df059786d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga71b86188d386ab3afa1930df059786d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5cc23a5861b79a53eb13a6ba7d13016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gab5cc23a5861b79a53eb13a6ba7d13016">SCYIN1</a>&#160;&#160;&#160;0x0084UL</td></tr>
<tr class="memdesc:gab5cc23a5861b79a53eb13a6ba7d13016"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gab5cc23a5861b79a53eb13a6ba7d13016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987e9c9516c97093c3b70aeef9dae83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga987e9c9516c97093c3b70aeef9dae83c">SCYDN1</a>&#160;&#160;&#160;0x0086UL</td></tr>
<tr class="memdesc:ga987e9c9516c97093c3b70aeef9dae83c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga987e9c9516c97093c3b70aeef9dae83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91615ab11742b212064ec960c87d7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaa91615ab11742b212064ec960c87d7b6">ZMXIN1</a>&#160;&#160;&#160;0x0088UL</td></tr>
<tr class="memdesc:gaa91615ab11742b212064ec960c87d7b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaa91615ab11742b212064ec960c87d7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5c339e3bd79e58c713d0b5becd2875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaef5c339e3bd79e58c713d0b5becd2875">ZMXDN1</a>&#160;&#160;&#160;0x008AUL</td></tr>
<tr class="memdesc:gaef5c339e3bd79e58c713d0b5becd2875"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaef5c339e3bd79e58c713d0b5becd2875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd3434c9ce3cc58a92970f71fcfbb0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gafbd3434c9ce3cc58a92970f71fcfbb0f">ZMYIN1</a>&#160;&#160;&#160;0x008CUL</td></tr>
<tr class="memdesc:gafbd3434c9ce3cc58a92970f71fcfbb0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gafbd3434c9ce3cc58a92970f71fcfbb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafacdfcc7a0773968fe66f028a05ae351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gafacdfcc7a0773968fe66f028a05ae351">ZMYDN1</a>&#160;&#160;&#160;0x008EUL</td></tr>
<tr class="memdesc:gafacdfcc7a0773968fe66f028a05ae351"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gafacdfcc7a0773968fe66f028a05ae351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b1ed9fab93312168f942c9f7e95289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gab9b1ed9fab93312168f942c9f7e95289">SCXN2</a>&#160;&#160;&#160;0x0090UL</td></tr>
<tr class="memdesc:gab9b1ed9fab93312168f942c9f7e95289"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gab9b1ed9fab93312168f942c9f7e95289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812ac603782837b7ef30a6048b914ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga812ac603782837b7ef30a6048b914ec8">SCYN2</a>&#160;&#160;&#160;0x0092UL</td></tr>
<tr class="memdesc:ga812ac603782837b7ef30a6048b914ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga812ac603782837b7ef30a6048b914ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43ef2d78c93a00d537fb2343d467d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gab43ef2d78c93a00d537fb2343d467d51">SCXN3</a>&#160;&#160;&#160;0x0094UL</td></tr>
<tr class="memdesc:gab43ef2d78c93a00d537fb2343d467d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gab43ef2d78c93a00d537fb2343d467d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689e82987b3f9e96c710237b8eb4e4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga689e82987b3f9e96c710237b8eb4e4b4">SCYN3</a>&#160;&#160;&#160;0x0096UL</td></tr>
<tr class="memdesc:ga689e82987b3f9e96c710237b8eb4e4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga689e82987b3f9e96c710237b8eb4e4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c15c962b90b18437dac89698e985973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga9c15c962b90b18437dac89698e985973">ZMCTL</a>&#160;&#160;&#160;0x0098UL</td></tr>
<tr class="memdesc:ga9c15c962b90b18437dac89698e985973"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga9c15c962b90b18437dac89698e985973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba624b65f7c69a62b3027afde04e74b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaba624b65f7c69a62b3027afde04e74b2">SCRCTL</a>&#160;&#160;&#160;0x009AUL</td></tr>
<tr class="memdesc:gaba624b65f7c69a62b3027afde04e74b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaba624b65f7c69a62b3027afde04e74b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18258e2ae4fe3629c83891c7ed58565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gac18258e2ae4fe3629c83891c7ed58565">VCSTAU</a>&#160;&#160;&#160;0x009CUL</td></tr>
<tr class="memdesc:gac18258e2ae4fe3629c83891c7ed58565"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gac18258e2ae4fe3629c83891c7ed58565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc7bcc15597f730794ad8dc42164112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga9fc7bcc15597f730794ad8dc42164112">VCSTAL</a>&#160;&#160;&#160;0x009EUL</td></tr>
<tr class="memdesc:ga9fc7bcc15597f730794ad8dc42164112"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga9fc7bcc15597f730794ad8dc42164112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3408fa348de117970c877c9c1ee9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaecf3408fa348de117970c877c9c1ee9d">LSTA0U</a>&#160;&#160;&#160;0x00A0UL</td></tr>
<tr class="memdesc:gaecf3408fa348de117970c877c9c1ee9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaecf3408fa348de117970c877c9c1ee9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6495649220f2f686f024a91902efc57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gab6495649220f2f686f024a91902efc57">LSTA0L</a>&#160;&#160;&#160;0x00A2UL</td></tr>
<tr class="memdesc:gab6495649220f2f686f024a91902efc57"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gab6495649220f2f686f024a91902efc57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4361a6f024e568952f5e27eb23d32e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gafe4361a6f024e568952f5e27eb23d32e">LSTA1U</a>&#160;&#160;&#160;0x00A4UL</td></tr>
<tr class="memdesc:gafe4361a6f024e568952f5e27eb23d32e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gafe4361a6f024e568952f5e27eb23d32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff29c6b1bdba3f01066f0db44e07c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga9ff29c6b1bdba3f01066f0db44e07c8d">LSTA1L</a>&#160;&#160;&#160;0x00A6UL</td></tr>
<tr class="memdesc:ga9ff29c6b1bdba3f01066f0db44e07c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga9ff29c6b1bdba3f01066f0db44e07c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530dcf2e8faaa48ac1f22c2ddf08abed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga530dcf2e8faaa48ac1f22c2ddf08abed">LCTAU</a>&#160;&#160;&#160;0x00A8UL</td></tr>
<tr class="memdesc:ga530dcf2e8faaa48ac1f22c2ddf08abed"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga530dcf2e8faaa48ac1f22c2ddf08abed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db7b7269811cb5a83ee65de615157c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga4db7b7269811cb5a83ee65de615157c3">LCTAL</a>&#160;&#160;&#160;0x00AAUL</td></tr>
<tr class="memdesc:ga4db7b7269811cb5a83ee65de615157c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga4db7b7269811cb5a83ee65de615157c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb8daf38bb16752209d250627b5d52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gadbb8daf38bb16752209d250627b5d52d">BKTAU</a>&#160;&#160;&#160;0x00ACUL</td></tr>
<tr class="memdesc:gadbb8daf38bb16752209d250627b5d52d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gadbb8daf38bb16752209d250627b5d52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68b78d433ac0e3e10feea3f1c0a5e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gae68b78d433ac0e3e10feea3f1c0a5e5b">BKTAL</a>&#160;&#160;&#160;0x00AEUL</td></tr>
<tr class="memdesc:gae68b78d433ac0e3e10feea3f1c0a5e5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gae68b78d433ac0e3e10feea3f1c0a5e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3a6cd87a329db9abef72b617240315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga8f3a6cd87a329db9abef72b617240315">RPMD</a>&#160;&#160;&#160;0x00B0UL</td></tr>
<tr class="memdesc:ga8f3a6cd87a329db9abef72b617240315"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga8f3a6cd87a329db9abef72b617240315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79098bd9e406bfb5bb41f3f47f0ce3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga79098bd9e406bfb5bb41f3f47f0ce3ef">RPRCTL</a>&#160;&#160;&#160;0x00B2UL</td></tr>
<tr class="memdesc:ga79098bd9e406bfb5bb41f3f47f0ce3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga79098bd9e406bfb5bb41f3f47f0ce3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1e3519dcbd6d7811af47efee659c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gade1e3519dcbd6d7811af47efee659c00">KTCTL</a>&#160;&#160;&#160;0x00B4UL</td></tr>
<tr class="memdesc:gade1e3519dcbd6d7811af47efee659c00"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gade1e3519dcbd6d7811af47efee659c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db839c88d0f2dab385ab1a32f5ebd12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga9db839c88d0f2dab385ab1a32f5ebd12">KTAOF</a>&#160;&#160;&#160;0x00B6UL</td></tr>
<tr class="memdesc:ga9db839c88d0f2dab385ab1a32f5ebd12"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga9db839c88d0f2dab385ab1a32f5ebd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a67e1d32d3633a84b5b920975b7979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gac2a67e1d32d3633a84b5b920975b7979">OVPNRA</a>&#160;&#160;&#160;0x00B8UL</td></tr>
<tr class="memdesc:gac2a67e1d32d3633a84b5b920975b7979"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gac2a67e1d32d3633a84b5b920975b7979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70dd44b23ef979d519b56eff11d4d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gad70dd44b23ef979d519b56eff11d4d61">OVPNRB</a>&#160;&#160;&#160;0x00BAUL</td></tr>
<tr class="memdesc:gad70dd44b23ef979d519b56eff11d4d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gad70dd44b23ef979d519b56eff11d4d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319f3499cd9c11687c273c1879184bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga319f3499cd9c11687c273c1879184bfd">RPTAU</a>&#160;&#160;&#160;0x00BCUL</td></tr>
<tr class="memdesc:ga319f3499cd9c11687c273c1879184bfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga319f3499cd9c11687c273c1879184bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa196e60d6a15920d935c72293545b84e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaa196e60d6a15920d935c72293545b84e">RPTAL</a>&#160;&#160;&#160;0x00BEUL</td></tr>
<tr class="memdesc:gaa196e60d6a15920d935c72293545b84e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaa196e60d6a15920d935c72293545b84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc28baa2111fc08a211cc4388f717c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gabc28baa2111fc08a211cc4388f717c65">WPSX0</a>&#160;&#160;&#160;0x00C0UL</td></tr>
<tr class="memdesc:gabc28baa2111fc08a211cc4388f717c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gabc28baa2111fc08a211cc4388f717c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3e41250cc9bbd395a178c3b40bca1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gabb3e41250cc9bbd395a178c3b40bca1f">WPSY0</a>&#160;&#160;&#160;0x00C2UL</td></tr>
<tr class="memdesc:gabb3e41250cc9bbd395a178c3b40bca1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gabb3e41250cc9bbd395a178c3b40bca1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342d7abcde888507b82660bd520351b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga342d7abcde888507b82660bd520351b9">WPEX0</a>&#160;&#160;&#160;0x00C4UL</td></tr>
<tr class="memdesc:ga342d7abcde888507b82660bd520351b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga342d7abcde888507b82660bd520351b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fd69853d86ea0680b4e69139830d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga29fd69853d86ea0680b4e69139830d98">WPEY0</a>&#160;&#160;&#160;0x00C6UL</td></tr>
<tr class="memdesc:ga29fd69853d86ea0680b4e69139830d98"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga29fd69853d86ea0680b4e69139830d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed1343dc61e154c6889ccb44fa1ff69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga1ed1343dc61e154c6889ccb44fa1ff69">WPSX1</a>&#160;&#160;&#160;0x00C8UL</td></tr>
<tr class="memdesc:ga1ed1343dc61e154c6889ccb44fa1ff69"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga1ed1343dc61e154c6889ccb44fa1ff69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7423ae0a26435a236b35cc1962c53b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaa7423ae0a26435a236b35cc1962c53b2">WPSY1</a>&#160;&#160;&#160;0x00CAUL</td></tr>
<tr class="memdesc:gaa7423ae0a26435a236b35cc1962c53b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaa7423ae0a26435a236b35cc1962c53b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbada6d9d7a76173562b82495695566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga9dbada6d9d7a76173562b82495695566">WPEX1</a>&#160;&#160;&#160;0x00CCUL</td></tr>
<tr class="memdesc:ga9dbada6d9d7a76173562b82495695566"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga9dbada6d9d7a76173562b82495695566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffe7fa4adbccf72c422fc4e2c29d760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaeffe7fa4adbccf72c422fc4e2c29d760">WPEY1</a>&#160;&#160;&#160;0x00CEUL</td></tr>
<tr class="memdesc:gaeffe7fa4adbccf72c422fc4e2c29d760"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaeffe7fa4adbccf72c422fc4e2c29d760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b1366305df24834bfe9e423bd075ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gae1b1366305df24834bfe9e423bd075ea">WCTLA</a>&#160;&#160;&#160;0x00D0UL</td></tr>
<tr class="memdesc:gae1b1366305df24834bfe9e423bd075ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gae1b1366305df24834bfe9e423bd075ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc2dcc82ee164c4a4d79da4e69cf8f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga0fc2dcc82ee164c4a4d79da4e69cf8f6">WCTLB</a>&#160;&#160;&#160;0x00D2UL</td></tr>
<tr class="memdesc:ga0fc2dcc82ee164c4a4d79da4e69cf8f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga0fc2dcc82ee164c4a4d79da4e69cf8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa322138219f4ac73c620bd14f32586cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaa322138219f4ac73c620bd14f32586cc">WCTLC</a>&#160;&#160;&#160;0x00D4UL</td></tr>
<tr class="memdesc:gaa322138219f4ac73c620bd14f32586cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaa322138219f4ac73c620bd14f32586cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac589b2ce1e862c7897f97e1cf20baa10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gac589b2ce1e862c7897f97e1cf20baa10">WCTLD</a>&#160;&#160;&#160;0x00D6UL</td></tr>
<tr class="memdesc:gac589b2ce1e862c7897f97e1cf20baa10"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gac589b2ce1e862c7897f97e1cf20baa10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ba11f8d1c09752f8021ddc5f147456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gae9ba11f8d1c09752f8021ddc5f147456">LWTA0U</a>&#160;&#160;&#160;0x00D8UL</td></tr>
<tr class="memdesc:gae9ba11f8d1c09752f8021ddc5f147456"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gae9ba11f8d1c09752f8021ddc5f147456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f19ffe836fcfc4e442fbf62c2dab28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga53f19ffe836fcfc4e442fbf62c2dab28">LWTA0L</a>&#160;&#160;&#160;0x00DAUL</td></tr>
<tr class="memdesc:ga53f19ffe836fcfc4e442fbf62c2dab28"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga53f19ffe836fcfc4e442fbf62c2dab28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491d7b509f4d772ffab523aacd1ac413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga491d7b509f4d772ffab523aacd1ac413">LWTA1U</a>&#160;&#160;&#160;0x00DCUL</td></tr>
<tr class="memdesc:ga491d7b509f4d772ffab523aacd1ac413"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga491d7b509f4d772ffab523aacd1ac413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fc944c285180aa2f2b3ee30061d43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga93fc944c285180aa2f2b3ee30061d43e">LWTA1L</a>&#160;&#160;&#160;0x00DEUL</td></tr>
<tr class="memdesc:ga93fc944c285180aa2f2b3ee30061d43e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga93fc944c285180aa2f2b3ee30061d43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe5fafac47277467c9d9a4d7b0ff46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga4fe5fafac47277467c9d9a4d7b0ff46f">SPCTL</a>&#160;&#160;&#160;0x00E0UL</td></tr>
<tr class="memdesc:ga4fe5fafac47277467c9d9a4d7b0ff46f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga4fe5fafac47277467c9d9a4d7b0ff46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170b9d2aff852655050b9da75f965413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga170b9d2aff852655050b9da75f965413">SDCTL</a>&#160;&#160;&#160;0x00E2UL</td></tr>
<tr class="memdesc:ga170b9d2aff852655050b9da75f965413"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga170b9d2aff852655050b9da75f965413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8951fe7046172549617fb6c3637d3d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga8951fe7046172549617fb6c3637d3d70">CRAOFA</a>&#160;&#160;&#160;0x00E4UL</td></tr>
<tr class="memdesc:ga8951fe7046172549617fb6c3637d3d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga8951fe7046172549617fb6c3637d3d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965eca69603b8873c2f68ed73277f368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga965eca69603b8873c2f68ed73277f368">CRAOFB</a>&#160;&#160;&#160;0x00E6UL</td></tr>
<tr class="memdesc:ga965eca69603b8873c2f68ed73277f368"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga965eca69603b8873c2f68ed73277f368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16eae3530d5f0a473bf49846b046bfbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga16eae3530d5f0a473bf49846b046bfbd">LNCLEN</a>&#160;&#160;&#160;0x00E8UL</td></tr>
<tr class="memdesc:ga16eae3530d5f0a473bf49846b046bfbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga16eae3530d5f0a473bf49846b046bfbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228c335db7a7289ed8f99af33c84623c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga228c335db7a7289ed8f99af33c84623c">SFPRMD</a>&#160;&#160;&#160;0x00EAUL</td></tr>
<tr class="memdesc:ga228c335db7a7289ed8f99af33c84623c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga228c335db7a7289ed8f99af33c84623c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4facf636e58cf2b6da873285f2bf358a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga4facf636e58cf2b6da873285f2bf358a">CCCTL</a>&#160;&#160;&#160;0x00ECUL</td></tr>
<tr class="memdesc:ga4facf636e58cf2b6da873285f2bf358a"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga4facf636e58cf2b6da873285f2bf358a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8f7399ac3a4243a679b658fb16af3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga7c8f7399ac3a4243a679b658fb16af3c">SFCCMD</a>&#160;&#160;&#160;0x00EEUL</td></tr>
<tr class="memdesc:ga7c8f7399ac3a4243a679b658fb16af3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga7c8f7399ac3a4243a679b658fb16af3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4542dde1f6424afe22eedde6f2166f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga2f4542dde1f6424afe22eedde6f2166f">PRISA</a>&#160;&#160;&#160;0x00F0UL</td></tr>
<tr class="memdesc:ga2f4542dde1f6424afe22eedde6f2166f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga2f4542dde1f6424afe22eedde6f2166f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe6fec01105d3fcc433c3b8e8af2e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga9fe6fec01105d3fcc433c3b8e8af2e5d">PRISB</a>&#160;&#160;&#160;0x00F2UL</td></tr>
<tr class="memdesc:ga9fe6fec01105d3fcc433c3b8e8af2e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga9fe6fec01105d3fcc433c3b8e8af2e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa803ffae4c3cb5491578cc4beceab83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaa803ffae4c3cb5491578cc4beceab83c">PRISC</a>&#160;&#160;&#160;0x00F4UL</td></tr>
<tr class="memdesc:gaa803ffae4c3cb5491578cc4beceab83c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaa803ffae4c3cb5491578cc4beceab83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga298ebc12426ca625e28da05c6d838f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga298ebc12426ca625e28da05c6d838f98">PRISD</a>&#160;&#160;&#160;0x00F6UL</td></tr>
<tr class="memdesc:ga298ebc12426ca625e28da05c6d838f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga298ebc12426ca625e28da05c6d838f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319cfd71b3cf62d7ffe6265ec330a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga319cfd71b3cf62d7ffe6265ec330a6fb">PRINA</a>&#160;&#160;&#160;0x00F8UL</td></tr>
<tr class="memdesc:ga319cfd71b3cf62d7ffe6265ec330a6fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga319cfd71b3cf62d7ffe6265ec330a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45207af5cecad2e6379bbf7110fcaf90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga45207af5cecad2e6379bbf7110fcaf90">PRINB</a>&#160;&#160;&#160;0x00FAUL</td></tr>
<tr class="memdesc:ga45207af5cecad2e6379bbf7110fcaf90"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga45207af5cecad2e6379bbf7110fcaf90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb8a5769c13b69519376a4dcbb5b16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga7cb8a5769c13b69519376a4dcbb5b16e">PRIR</a>&#160;&#160;&#160;0x00FCUL</td></tr>
<tr class="memdesc:ga7cb8a5769c13b69519376a4dcbb5b16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga7cb8a5769c13b69519376a4dcbb5b16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e8c1bf361d6d662c3c4a1803ccf140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga30e8c1bf361d6d662c3c4a1803ccf140">CCRSA</a>&#160;&#160;&#160;0x0100UL</td></tr>
<tr class="memdesc:ga30e8c1bf361d6d662c3c4a1803ccf140"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga30e8c1bf361d6d662c3c4a1803ccf140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736f3d1626124bde6f5a283a8f980a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga736f3d1626124bde6f5a283a8f980a72">CCRSB</a>&#160;&#160;&#160;0x0102UL</td></tr>
<tr class="memdesc:ga736f3d1626124bde6f5a283a8f980a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga736f3d1626124bde6f5a283a8f980a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed9c935450c96641d75182dbb06c357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaeed9c935450c96641d75182dbb06c357">CCRSC</a>&#160;&#160;&#160;0x0104UL</td></tr>
<tr class="memdesc:gaeed9c935450c96641d75182dbb06c357"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaeed9c935450c96641d75182dbb06c357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c3ce0370c9bb3da11b02b1598fd031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga71c3ce0370c9bb3da11b02b1598fd031">CCRSD</a>&#160;&#160;&#160;0x0106UL</td></tr>
<tr class="memdesc:ga71c3ce0370c9bb3da11b02b1598fd031"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga71c3ce0370c9bb3da11b02b1598fd031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ddb8a4193b743a7e1aff476de918f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga19ddb8a4193b743a7e1aff476de918f2">CCRNA</a>&#160;&#160;&#160;0x0108UL</td></tr>
<tr class="memdesc:ga19ddb8a4193b743a7e1aff476de918f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga19ddb8a4193b743a7e1aff476de918f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0550ce57dab4fa5daf2b2a0d10af6cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga0550ce57dab4fa5daf2b2a0d10af6cdb">CCRNB</a>&#160;&#160;&#160;0x010AUL</td></tr>
<tr class="memdesc:ga0550ce57dab4fa5daf2b2a0d10af6cdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga0550ce57dab4fa5daf2b2a0d10af6cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3f94f02d92d6fd2a6fb3de7994a0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga1a3f94f02d92d6fd2a6fb3de7994a0bb">CCRR</a>&#160;&#160;&#160;0x010CUL</td></tr>
<tr class="memdesc:ga1a3f94f02d92d6fd2a6fb3de7994a0bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga1a3f94f02d92d6fd2a6fb3de7994a0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb2b54d5f3cc73b7e23508e3aa114f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gabdb2b54d5f3cc73b7e23508e3aa114f1">CCRLB</a>&#160;&#160;&#160;0x010EUL</td></tr>
<tr class="memdesc:gabdb2b54d5f3cc73b7e23508e3aa114f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gabdb2b54d5f3cc73b7e23508e3aa114f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e7318c587c62af7e7f7a9358ee0dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga74e7318c587c62af7e7f7a9358ee0dc1">CLOFEN</a>&#160;&#160;&#160;0x0110UL</td></tr>
<tr class="memdesc:ga74e7318c587c62af7e7f7a9358ee0dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga74e7318c587c62af7e7f7a9358ee0dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa4c3b06674f0ee393428b4cddbaf479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaaa4c3b06674f0ee393428b4cddbaf479">CLOFSL</a>&#160;&#160;&#160;0x0112UL</td></tr>
<tr class="memdesc:gaaa4c3b06674f0ee393428b4cddbaf479"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaaa4c3b06674f0ee393428b4cddbaf479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1cbb288e14eaf568eda3861280d00c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaed1cbb288e14eaf568eda3861280d00c">COAR</a>&#160;&#160;&#160;0x0114UL</td></tr>
<tr class="memdesc:gaed1cbb288e14eaf568eda3861280d00c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gaed1cbb288e14eaf568eda3861280d00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf39aed7c8c2e4d9b82357dc4e53006a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gabf39aed7c8c2e4d9b82357dc4e53006a">COAG</a>&#160;&#160;&#160;0x0116UL</td></tr>
<tr class="memdesc:gabf39aed7c8c2e4d9b82357dc4e53006a"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gabf39aed7c8c2e4d9b82357dc4e53006a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52819e6197486d7adbd906c4b11e54c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga52819e6197486d7adbd906c4b11e54c4">COAB</a>&#160;&#160;&#160;0x0118UL</td></tr>
<tr class="memdesc:ga52819e6197486d7adbd906c4b11e54c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga52819e6197486d7adbd906c4b11e54c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8384e5c9bbf2ca0e149bbb1074426691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga8384e5c9bbf2ca0e149bbb1074426691">COBR</a>&#160;&#160;&#160;0x011AUL</td></tr>
<tr class="memdesc:ga8384e5c9bbf2ca0e149bbb1074426691"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga8384e5c9bbf2ca0e149bbb1074426691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cd398f6165ced4db1389b42c941a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga66cd398f6165ced4db1389b42c941a9e">COBG</a>&#160;&#160;&#160;0x011CUL</td></tr>
<tr class="memdesc:ga66cd398f6165ced4db1389b42c941a9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:ga66cd398f6165ced4db1389b42c941a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97b53d9e87b125def72053f3e6efe11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gae97b53d9e87b125def72053f3e6efe11">COBB</a>&#160;&#160;&#160;0x011EUL</td></tr>
<tr class="memdesc:gae97b53d9e87b125def72053f3e6efe11"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register.  <br /></td></tr>
<tr class="separator:gae97b53d9e87b125def72053f3e6efe11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaad1eccdbc7f1dea8aefd92f9e408a1ed"><td class="memItemLeft" align="right" valign="top"><a id="gaad1eccdbc7f1dea8aefd92f9e408a1ed" name="gaad1eccdbc7f1dea8aefd92f9e408a1ed"></a>
typedef union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs">vdp2_ioregs</a>&#160;</td><td class="memItemRight" valign="bottom"><b>vdp2_ioregs_t</b></td></tr>
<tr class="memdesc:gaad1eccdbc7f1dea8aefd92f9e408a1ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP2 I/O register map. <br /></td></tr>
<tr class="separator:gaad1eccdbc7f1dea8aefd92f9e408a1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf94661599f8dca3b121a7823e1f523b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaad1eccdbc7f1dea8aefd92f9e408a1ed">vdp2_ioregs_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaf94661599f8dca3b121a7823e1f523b3">vdp2_regs_get</a> (void)</td></tr>
<tr class="memdesc:gaf94661599f8dca3b121a7823e1f523b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Not yet documented.  <br /></td></tr>
<tr class="separator:gaf94661599f8dca3b121a7823e1f523b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8666146cf68d2fad4255199fbeabdce7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaad1eccdbc7f1dea8aefd92f9e408a1ed">vdp2_ioregs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#ga8666146cf68d2fad4255199fbeabdce7">vdp2_regs_copy_get</a> (void)</td></tr>
<tr class="memdesc:ga8666146cf68d2fad4255199fbeabdce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Not yet documented.  <br /></td></tr>
<tr class="separator:ga8666146cf68d2fad4255199fbeabdce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="unionvdp2__ioregs" id="unionvdp2__ioregs"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs">&#9670;&#160;</a></span>vdp2_ioregs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>VDP2 I/O register map. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab6f67f65de77abfa11027ba436d18611" name="ab6f67f65de77abfa11027ba436d18611"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
buffer[144]</td>
<td class="fielddoc">
VDP2 I/O register buffer. </td></tr>
<tr><td class="fieldtype">
<a id="af623cdcb0100f3b0c885ae63b2c57b79" name="af623cdcb0100f3b0c885ae63b2c57b79"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66____">vdp2_ioregs.__unnamed66__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66____" id="structvdp2__ioregs_8____unnamed66____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a0e5cceb2bf9b79f58d35d8f47dcc88e9" name="a0e5cceb2bf9b79f58d35d8f47dcc88e9"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
tvmd</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a3963aa6c69c239f72ae38e92b2ce0f48" name="a3963aa6c69c239f72ae38e92b2ce0f48"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
exten</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a34658e0e04c1797c0b2029105825b837" name="a34658e0e04c1797c0b2029105825b837"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
tvstat</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="ab84a6de5f5454293e68d301a804d007f" name="ab84a6de5f5454293e68d301a804d007f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
vrsize</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a43f91ad643c1cb3be7278700b6cba0c4" name="a43f91ad643c1cb3be7278700b6cba0c4"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
hcnt</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a4687089f149ed67be81f5dad3d8c5bbb" name="a4687089f149ed67be81f5dad3d8c5bbb"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
vcnt</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a10ba86bfac9556212bb3f2a75b87454a" name="a10ba86bfac9556212bb3f2a75b87454a"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ramctl</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a4c4ebf7a68130d9745c40a43b8f60aec" name="a4c4ebf7a68130d9745c40a43b8f60aec"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed68____">vdp2_ioregs.__unnamed66__.__unnamed68__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="acf9e3e838eee3c0c9b317b26f043e082" name="acf9e3e838eee3c0c9b317b26f043e082"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
bgon</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aa7f215a295981c99cd4b591e3aff1107" name="aa7f215a295981c99cd4b591e3aff1107"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mzctl</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a67cbd94261bca65c242af2ded7e5d29e" name="a67cbd94261bca65c242af2ded7e5d29e"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
sfsel</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aca85bf590411eecca63138cc96a8beac" name="aca85bf590411eecca63138cc96a8beac"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
sfcode</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a16fb911f2677958dfeca814caa1ce21a" name="a16fb911f2677958dfeca814caa1ce21a"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
chctla</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a3a5b4f58f0f890be93f212c0265e71ab" name="a3a5b4f58f0f890be93f212c0265e71ab"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
chctlb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a1fe77d65a4559609bfeb35eb62841c8f" name="a1fe77d65a4559609bfeb35eb62841c8f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
bmpna</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="ac82a8310df3a954c3b614553220b59ec" name="ac82a8310df3a954c3b614553220b59ec"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
bmpnb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a39e23f3da8e419b5e948fc9c4ee71901" name="a39e23f3da8e419b5e948fc9c4ee71901"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
pncn0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aa2878d1a36e3b14a9e263e85eb271d1b" name="aa2878d1a36e3b14a9e263e85eb271d1b"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
pncn1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a1f9cab63a5ec77e1e0668d185e71d72b" name="a1f9cab63a5ec77e1e0668d185e71d72b"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
pncn2</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a180f3386098dd83798afccc40289f7b6" name="a180f3386098dd83798afccc40289f7b6"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
pncn3</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a7189b718ca8ef445cd2e185a01ee8fa4" name="a7189b718ca8ef445cd2e185a01ee8fa4"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
pncr</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a0a4c32e1726dc06f96e393f62669882a" name="a0a4c32e1726dc06f96e393f62669882a"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
plsz</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a20fa8f6d1ad2a6478f6f91ea039135ba" name="a20fa8f6d1ad2a6478f6f91ea039135ba"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpofn</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a606d94d1ccc5c18eac7572ccaf83b45f" name="a606d94d1ccc5c18eac7572ccaf83b45f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpofr</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a3169a0d5d626d3ca7eba671ed2532b71" name="a3169a0d5d626d3ca7eba671ed2532b71"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpabn0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a2dfe4fc54bca150ff19c0f54e6338e5a" name="a2dfe4fc54bca150ff19c0f54e6338e5a"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpcdn0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="ac8fd675e957115d74154c2833a8976f4" name="ac8fd675e957115d74154c2833a8976f4"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpabn1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a485477139ed4c36828e652986b8f1bda" name="a485477139ed4c36828e652986b8f1bda"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpcdn1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a7b142ef4ecb5f1d4ea34238ad3492d19" name="a7b142ef4ecb5f1d4ea34238ad3492d19"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpabn2</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a5ad5adbf8cd1d6df4431b6525b7db269" name="a5ad5adbf8cd1d6df4431b6525b7db269"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpcdn2</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a750c7f691ca2d2ba925dfe2d7ac3be7e" name="a750c7f691ca2d2ba925dfe2d7ac3be7e"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpabn3</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a4a2228f25634841c6d74776d08fabbc4" name="a4a2228f25634841c6d74776d08fabbc4"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpcdn3</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a2c6f275ce9d5ce032ddaaeedd026e73c" name="a2c6f275ce9d5ce032ddaaeedd026e73c"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpabra</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="ac9dc3a3598661e01d9907778e3dad69a" name="ac9dc3a3598661e01d9907778e3dad69a"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpcdra</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aa9790778951f64c5ce8de2f3ad592699" name="aa9790778951f64c5ce8de2f3ad592699"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpefra</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aaeff723de84241035876ed487192ade9" name="aaeff723de84241035876ed487192ade9"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpghra</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a7865c140c95dd2e717d9e05ae9f6dc1c" name="a7865c140c95dd2e717d9e05ae9f6dc1c"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpijra</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aa2492e256810b511e5101e4b028fd9b2" name="aa2492e256810b511e5101e4b028fd9b2"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpklra</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aa587714cafffbaa09889b33b21064492" name="aa587714cafffbaa09889b33b21064492"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpmnra</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aeca3af6fa8e3453195b0fb6993d7aed8" name="aeca3af6fa8e3453195b0fb6993d7aed8"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpopra</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aba0bc72e04d2deca2101494e576fccde" name="aba0bc72e04d2deca2101494e576fccde"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpabrb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aa7ad1f878d94c9e5b01f2b3cec5dada0" name="aa7ad1f878d94c9e5b01f2b3cec5dada0"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpcdrb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="ab6c15d799f3f174708f0e693475df81f" name="ab6c15d799f3f174708f0e693475df81f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpefrb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="afd44e143848e68285f76d615553a8e56" name="afd44e143848e68285f76d615553a8e56"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpghrb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a04133c040ca82953f58489356dc52aba" name="a04133c040ca82953f58489356dc52aba"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpijrb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aca2067316d025a38cc8ef8e0454c0ad6" name="aca2067316d025a38cc8ef8e0454c0ad6"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpklrb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a89c3cbbace713756b7b347c13f3bfc39" name="a89c3cbbace713756b7b347c13f3bfc39"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpmnrb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aa9cbd3f45a2ad65b0edfb689ab69dd25" name="aa9cbd3f45a2ad65b0edfb689ab69dd25"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
mpoprb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a5c3a471334c0e3505b50fdbae9398b29" name="a5c3a471334c0e3505b50fdbae9398b29"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed70____">vdp2_ioregs.__unnamed66__.__unnamed70__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a62fff273c1653a602d6cb8ea60a3f09c" name="a62fff273c1653a602d6cb8ea60a3f09c"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed72____">vdp2_ioregs.__unnamed66__.__unnamed72__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a16d2ffbb8cca955ab39ef5fa27ebbfe2" name="a16d2ffbb8cca955ab39ef5fa27ebbfe2"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed74____">vdp2_ioregs.__unnamed66__.__unnamed74__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a281a13e6f4b43c70e3bd706f521a41da" name="a281a13e6f4b43c70e3bd706f521a41da"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed76____">vdp2_ioregs.__unnamed66__.__unnamed76__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9f778498edc8a8be19e2637cb43173ef" name="a9f778498edc8a8be19e2637cb43173ef"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed78____">vdp2_ioregs.__unnamed66__.__unnamed78__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb6aee3041a8a61d346022fcfc55dc4c" name="abb6aee3041a8a61d346022fcfc55dc4c"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed80____">vdp2_ioregs.__unnamed66__.__unnamed80__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7c074ae36db829d0ef795b963b546a41" name="a7c074ae36db829d0ef795b963b546a41"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
zmctl</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a72b3335bced87dfd60671717ab956e88" name="a72b3335bced87dfd60671717ab956e88"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scrctl</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="ac8b3ac87374f5b0a6d22e8e0ac4e09cd" name="ac8b3ac87374f5b0a6d22e8e0ac4e09cd"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed82____">vdp2_ioregs.__unnamed66__.__unnamed82__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abc446eb78e21743fff61a54b05a33fef" name="abc446eb78e21743fff61a54b05a33fef"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed84____">vdp2_ioregs.__unnamed66__.__unnamed84__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a690395b8e0716bfbdd87f35b010c8576" name="a690395b8e0716bfbdd87f35b010c8576"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed86____">vdp2_ioregs.__unnamed66__.__unnamed86__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac6349a077b3014192b5f0e70b751bedc" name="ac6349a077b3014192b5f0e70b751bedc"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed88____">vdp2_ioregs.__unnamed66__.__unnamed88__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8b522525a6acfa0a63b574e98cad504f" name="a8b522525a6acfa0a63b574e98cad504f"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed90____">vdp2_ioregs.__unnamed66__.__unnamed90__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="af2ef36b56762b6c0aa0fee4c0d18de5e" name="af2ef36b56762b6c0aa0fee4c0d18de5e"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
rpmd</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a6b53c4d632324d7a05092dec91a0d8bb" name="a6b53c4d632324d7a05092dec91a0d8bb"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
rprctl</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a2155e55b052409cd3639ad898c351f33" name="a2155e55b052409cd3639ad898c351f33"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ktctl</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="adb503ed984cc3e7ce5b26361cb78c7b9" name="adb503ed984cc3e7ce5b26361cb78c7b9"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ktaof</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="abba0084a5d50820b4f9838d9469f896f" name="abba0084a5d50820b4f9838d9469f896f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ovpnra</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a4ab502ff398f96b176ab80c94a24cf0f" name="a4ab502ff398f96b176ab80c94a24cf0f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ovpnrb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a2c2a0567297e986e52c7c9187ba79dcc" name="a2c2a0567297e986e52c7c9187ba79dcc"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed92____">vdp2_ioregs.__unnamed66__.__unnamed92__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a946687249331a45427eaaf1c15f1e550" name="a946687249331a45427eaaf1c15f1e550"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
wpsx0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a542117a16a8642b54119b6765be73414" name="a542117a16a8642b54119b6765be73414"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
wpsy0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a5074e11bbc1c83d2e10db84d23420909" name="a5074e11bbc1c83d2e10db84d23420909"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
wpex0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a78d4815feae88b15c3c0ce812906e60d" name="a78d4815feae88b15c3c0ce812906e60d"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
wpey0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="adce02d4713c86d4b7629164c840fbd88" name="adce02d4713c86d4b7629164c840fbd88"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
wpsx1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="af3ed99de598a4c72875a082fe612962d" name="af3ed99de598a4c72875a082fe612962d"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
wpsy1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a618899e8784017af010c9f75ff41a31b" name="a618899e8784017af010c9f75ff41a31b"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
wpex1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a48a7db085a4261d6152840487268c2d4" name="a48a7db085a4261d6152840487268c2d4"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
wpey1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a5567650b777ca99d56235b7010fb9299" name="a5567650b777ca99d56235b7010fb9299"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
wctla</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a60ba1cac312a2d96a9ce30b5a9a4a72a" name="a60ba1cac312a2d96a9ce30b5a9a4a72a"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
wctlb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="af9696856c2c4f17f1f1668aa62a72223" name="af9696856c2c4f17f1f1668aa62a72223"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
wctlc</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a7338bfd634317f90f3dc814c0f43a45f" name="a7338bfd634317f90f3dc814c0f43a45f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
wctld</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a3e16dd9394624caa8c670caa01638311" name="a3e16dd9394624caa8c670caa01638311"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed94____">vdp2_ioregs.__unnamed66__.__unnamed94__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a350d74f3209e2a7f6fd213d85c64b03c" name="a350d74f3209e2a7f6fd213d85c64b03c"></a>union <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs_8____unnamed66_____8____unnamed96____">vdp2_ioregs.__unnamed66__.__unnamed96__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="acb943cfdb77f0e8ca31f2ef334e1109c" name="acb943cfdb77f0e8ca31f2ef334e1109c"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
spctl</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a556d8ff9180abd3a6a684150977b1d6f" name="a556d8ff9180abd3a6a684150977b1d6f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
sdctl</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a721b0a029369a699a9dec4ef222bccdb" name="a721b0a029369a699a9dec4ef222bccdb"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
craofa</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="ad29828283d10f99c3b768f4699f3b616" name="ad29828283d10f99c3b768f4699f3b616"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
craofb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a0f4a41d1d702d7ce9e1109626e0f046f" name="a0f4a41d1d702d7ce9e1109626e0f046f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
lnclen</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a9623a65460e3e1bb765f607018624484" name="a9623a65460e3e1bb765f607018624484"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
sfprmd</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a1a62c081d8517d83db5509d2d46433cf" name="a1a62c081d8517d83db5509d2d46433cf"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ccctl</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="abdbc83715b484e99296a9407248aba98" name="abdbc83715b484e99296a9407248aba98"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
sfccmd</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="abe77f38e3fef5c954ab9bfc1492f604f" name="abe77f38e3fef5c954ab9bfc1492f604f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
prisa</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a715a1b6d79c6e17ca65f1a2690a1cec2" name="a715a1b6d79c6e17ca65f1a2690a1cec2"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
prisb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="af570698c42ff6cced8c492319a3b976d" name="af570698c42ff6cced8c492319a3b976d"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
prisc</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a81cdf7639868430eab21801aa8abd504" name="a81cdf7639868430eab21801aa8abd504"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
prisd</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a6eef9a06ab4a03395525237198775647" name="a6eef9a06ab4a03395525237198775647"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
prina</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a0cd28c4abe15cc76e39edc8af075eddb" name="a0cd28c4abe15cc76e39edc8af075eddb"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
prinb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a7bd3b3329ec039f029a6dbecd5544990" name="a7bd3b3329ec039f029a6dbecd5544990"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
prir</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="ac63a94b7f811064f81f07229e0dd9917" name="ac63a94b7f811064f81f07229e0dd9917"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ccrsa</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aebb242a284b17d7a9d436d6e0df0b557" name="aebb242a284b17d7a9d436d6e0df0b557"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ccrsb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a524533a7f2e3784bebe47055c9b65943" name="a524533a7f2e3784bebe47055c9b65943"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ccrsc</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a15387b341460e8ad41ddbe27567d880b" name="a15387b341460e8ad41ddbe27567d880b"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ccrsd</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aa19e695a2611ff4b45c59fd58a035865" name="aa19e695a2611ff4b45c59fd58a035865"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ccrna</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a565859e123d3e17f0b3847c0d1a04b4b" name="a565859e123d3e17f0b3847c0d1a04b4b"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ccrnb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a065c7b608ecefece6b5661f14f3d385c" name="a065c7b608ecefece6b5661f14f3d385c"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ccrr</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a71ac63172ca986e480bc7bc8b5b793dd" name="a71ac63172ca986e480bc7bc8b5b793dd"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ccrlb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a44ad50a5af0271fdd375036d533e4983" name="a44ad50a5af0271fdd375036d533e4983"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
clofen</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aa012d3c2928402bd09cfb7325c12b3a5" name="aa012d3c2928402bd09cfb7325c12b3a5"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
clofsl</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a3f593d25461c5ec630ad72d76df0039c" name="a3f593d25461c5ec630ad72d76df0039c"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
coar</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aee6395f1c5517da0793e9ba659d2e473" name="aee6395f1c5517da0793e9ba659d2e473"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
coag</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a5c755385c2269b688029c3b5245f8c45" name="a5c755385c2269b688029c3b5245f8c45"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
coab</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a64898e622e0762e1b8c660e702206f52" name="a64898e622e0762e1b8c660e702206f52"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
cobr</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a601a308736dd3c3d9bfe50f22073e0f0" name="a601a308736dd3c3d9bfe50f22073e0f0"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
cobg</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a7061d0203507139526a1a93cd5ed9ec9" name="a7061d0203507139526a1a93cd5ed9ec9"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
cobb</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed68____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed68____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed68____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed68__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed68__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aeb5a6dbe4d7f41fdc7c45971a9759a01" name="aeb5a6dbe4d7f41fdc7c45971a9759a01"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed68_____8____unnamed98____">vdp2_ioregs.__unnamed66__.__unnamed68__.__unnamed98__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa2c95a4eebf955facabefbe2742c2e70" name="aa2c95a4eebf955facabefbe2742c2e70"></a><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></td>
<td class="fieldname">
cyc[4]</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed68_____8____unnamed98____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed68_____8____unnamed98____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed68_____8____unnamed98____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed68__.__unnamed98__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed68__.__unnamed98__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a469adfd4e25ba979c701b48a44079da2" name="a469adfd4e25ba979c701b48a44079da2"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
cyca0l</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a2df2c7fa3c161267a38a343b1720b4f5" name="a2df2c7fa3c161267a38a343b1720b4f5"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
cyca0u</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a731abde06f686139ddbecd81bfbd36a0" name="a731abde06f686139ddbecd81bfbd36a0"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
cyca1l</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a8c941348a4934ed5d167a4c489ba8565" name="a8c941348a4934ed5d167a4c489ba8565"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
cyca1u</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="acd73e4fe862985ec37ec74e5ab96994e" name="acd73e4fe862985ec37ec74e5ab96994e"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
cycb0l</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a1e6018190b07deb2970f7d0f11d6d38f" name="a1e6018190b07deb2970f7d0f11d6d38f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
cycb0u</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a1c572353470543ad800b2ddbba51164f" name="a1c572353470543ad800b2ddbba51164f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
cycb1l</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a99565ab375091385d44242bc52b3587f" name="a99565ab375091385d44242bc52b3587f"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
cycb1u</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed70____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed70____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed70____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed70__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed70__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae46e177f4b92785b202f87dfd6d843aa" name="ae46e177f4b92785b202f87dfd6d843aa"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed70_____8____unnamed100____">vdp2_ioregs.__unnamed66__.__unnamed70__.__unnamed100__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aba497fdda44a8176e7c10360653d7f6b" name="aba497fdda44a8176e7c10360653d7f6b"></a><a class="el" href="group__GAMEMATH__FIX16__VEC2.html#gab6975198da2e0dbba24ee4e40eedfb4e">fix16_vec2_t</a></td>
<td class="fieldname">
sc0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed70_____8____unnamed100____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed70_____8____unnamed100____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed70_____8____unnamed100____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed70__.__unnamed100__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed70__.__unnamed100__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae0ebdc8895ca59f638d556e3efa8d6b5" name="ae0ebdc8895ca59f638d556e3efa8d6b5"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scxin0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aa2d5af613b15ccddd315e1faf21f8ad0" name="aa2d5af613b15ccddd315e1faf21f8ad0"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scxdn0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="ac4f94919f4809ab9eb2eb63c3bd97257" name="ac4f94919f4809ab9eb2eb63c3bd97257"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scyin0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a7514fdbf2a0106287e45191274ee3c8b" name="a7514fdbf2a0106287e45191274ee3c8b"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scydn0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed72____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed72____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed72____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed72__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed72__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="acf5d6dba848c47ee3e1442e331bd3c07" name="acf5d6dba848c47ee3e1442e331bd3c07"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed72_____8____unnamed102____">vdp2_ioregs.__unnamed66__.__unnamed72__.__unnamed102__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a5d6f7f24f261b04e6e1e9b8fec4b677c" name="a5d6f7f24f261b04e6e1e9b8fec4b677c"></a><a class="el" href="group__GAMEMATH__FIX16__VEC2.html#gab6975198da2e0dbba24ee4e40eedfb4e">fix16_vec2_t</a></td>
<td class="fieldname">
zm0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed72_____8____unnamed102____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed72_____8____unnamed102____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed72_____8____unnamed102____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed72__.__unnamed102__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed72__.__unnamed102__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a292fdaadcb263cf56dff291849d52440" name="a292fdaadcb263cf56dff291849d52440"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
zmxin0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a13474a97bc66f1ceb51b450bbfea31c6" name="a13474a97bc66f1ceb51b450bbfea31c6"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
zmxdn0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a9f0cc8381a27977a04883314a367c468" name="a9f0cc8381a27977a04883314a367c468"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
zmyin0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="ab1b5c9b17dff208877425a3d07e0e417" name="ab1b5c9b17dff208877425a3d07e0e417"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
zmydn0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed74____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed74____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed74____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed74__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed74__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a282d4fdb1da96ceeb49b064ea286f5ac" name="a282d4fdb1da96ceeb49b064ea286f5ac"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed74_____8____unnamed104____">vdp2_ioregs.__unnamed66__.__unnamed74__.__unnamed104__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa693ea2b7245e8daaa323e258ddc9e95" name="aa693ea2b7245e8daaa323e258ddc9e95"></a><a class="el" href="group__GAMEMATH__FIX16__VEC2.html#gab6975198da2e0dbba24ee4e40eedfb4e">fix16_vec2_t</a></td>
<td class="fieldname">
sc1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed74_____8____unnamed104____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed74_____8____unnamed104____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed74_____8____unnamed104____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed74__.__unnamed104__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed74__.__unnamed104__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a307b291e227c62a2bfe225e87247b3dc" name="a307b291e227c62a2bfe225e87247b3dc"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scxin1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a52c80342271b4c18bcc372a9f324931b" name="a52c80342271b4c18bcc372a9f324931b"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scxdn1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="ac1018da9759675b05ccd5ca21989b617" name="ac1018da9759675b05ccd5ca21989b617"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scyin1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a433e5924c51e6af9b3e62df78f075f8a" name="a433e5924c51e6af9b3e62df78f075f8a"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scydn1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed76____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed76____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed76____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed76__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed76__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a55ce644c3ce0e1fb0acb163ea819786b" name="a55ce644c3ce0e1fb0acb163ea819786b"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed76_____8____unnamed106____">vdp2_ioregs.__unnamed66__.__unnamed76__.__unnamed106__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa2f50190fa21f7a1bfcc05bf9efac424" name="aa2f50190fa21f7a1bfcc05bf9efac424"></a><a class="el" href="group__GAMEMATH__FIX16__VEC2.html#gab6975198da2e0dbba24ee4e40eedfb4e">fix16_vec2_t</a></td>
<td class="fieldname">
zm1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed76_____8____unnamed106____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed76_____8____unnamed106____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed76_____8____unnamed106____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed76__.__unnamed106__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed76__.__unnamed106__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="af4f5b1a7ad4c9d43c8f6cb4758921c06" name="af4f5b1a7ad4c9d43c8f6cb4758921c06"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
zmxin1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="ae335224dc1937652fb14b35f19f9b848" name="ae335224dc1937652fb14b35f19f9b848"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
zmxdn1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aff424035b4c11758634be08eb03833ff" name="aff424035b4c11758634be08eb03833ff"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
zmyin1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a27457bb240517f6bb1c3ed69c8a11ffe" name="a27457bb240517f6bb1c3ed69c8a11ffe"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
zmydn1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed78____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed78____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed78____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed78__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed78__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa271600f4c80f42b549f0c8af2bab27b" name="aa271600f4c80f42b549f0c8af2bab27b"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed78_____8____unnamed108____">vdp2_ioregs.__unnamed66__.__unnamed78__.__unnamed108__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a6f15dc8bf8ca824d1e930dcf4d14323c" name="a6f15dc8bf8ca824d1e930dcf4d14323c"></a><a class="el" href="group__GAMEMATH__INT16__VEC2.html#structint16__vec2__t">int16_vec2_t</a></td>
<td class="fieldname">
scn2</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed78_____8____unnamed108____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed78_____8____unnamed108____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed78_____8____unnamed108____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed78__.__unnamed108__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed78__.__unnamed108__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7db80c3dbe2fd5725346ee4da82acb3c" name="a7db80c3dbe2fd5725346ee4da82acb3c"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scxn2</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="aac5269b3a45a6b80793e9717eff50ef3" name="aac5269b3a45a6b80793e9717eff50ef3"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scyn2</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed80____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed80____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed80____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed80__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed80__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a870e7d4bab317e10ee790795274e37a1" name="a870e7d4bab317e10ee790795274e37a1"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed80_____8____unnamed110____">vdp2_ioregs.__unnamed66__.__unnamed80__.__unnamed110__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="af6d9e19e1f847578149011f160a9b531" name="af6d9e19e1f847578149011f160a9b531"></a><a class="el" href="group__GAMEMATH__INT16__VEC2.html#structint16__vec2__t">int16_vec2_t</a></td>
<td class="fieldname">
scn3</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed80_____8____unnamed110____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed80_____8____unnamed110____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed80_____8____unnamed110____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed80__.__unnamed110__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed80__.__unnamed110__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="abfa55735c149078838cb39b6a2f4dcc7" name="abfa55735c149078838cb39b6a2f4dcc7"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scxn3</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a36732daea8f08f9a9c638b19afc266ab" name="a36732daea8f08f9a9c638b19afc266ab"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
scyn3</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed82____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed82____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed82____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed82__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed82__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac756112144eb5a5111cbbcfe9a074b9c" name="ac756112144eb5a5111cbbcfe9a074b9c"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed82_____8____unnamed112____">vdp2_ioregs.__unnamed66__.__unnamed82__.__unnamed112__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7b78be7082006051f43648b263bf8f6c" name="a7b78be7082006051f43648b263bf8f6c"></a><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></td>
<td class="fieldname">
vcsta</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed82_____8____unnamed112____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed82_____8____unnamed112____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed82_____8____unnamed112____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed82__.__unnamed112__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed82__.__unnamed112__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7f751309bea2df10781e219d241808ab" name="a7f751309bea2df10781e219d241808ab"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
vcstau</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a3b67e262f50db6231c69c71d3cde3948" name="a3b67e262f50db6231c69c71d3cde3948"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
vcstal</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed84____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed84____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed84____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed84__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed84__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a73ce2987a24c49ac19c06f2606587765" name="a73ce2987a24c49ac19c06f2606587765"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed84_____8____unnamed114____">vdp2_ioregs.__unnamed66__.__unnamed84__.__unnamed114__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a086af3e5e5f72b78b8eaf6dde0e9a5e3" name="a086af3e5e5f72b78b8eaf6dde0e9a5e3"></a><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></td>
<td class="fieldname">
lsta0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed84_____8____unnamed114____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed84_____8____unnamed114____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed84_____8____unnamed114____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed84__.__unnamed114__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed84__.__unnamed114__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="af9df23886d89be5c75b96f16b5e2f5f4" name="af9df23886d89be5c75b96f16b5e2f5f4"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
lsta0u</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="af07ac7a1a7692e8282ce1550a6c52cdc" name="af07ac7a1a7692e8282ce1550a6c52cdc"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
lsta0l</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed86____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed86____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed86____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed86__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed86__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a3d1a3ea08a573ccdb76d98d8f881b9c9" name="a3d1a3ea08a573ccdb76d98d8f881b9c9"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed86_____8____unnamed116____">vdp2_ioregs.__unnamed66__.__unnamed86__.__unnamed116__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a942c489c20b8cc28a88f7f4db92bad48" name="a942c489c20b8cc28a88f7f4db92bad48"></a><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></td>
<td class="fieldname">
lsta1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed86_____8____unnamed116____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed86_____8____unnamed116____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed86_____8____unnamed116____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed86__.__unnamed116__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed86__.__unnamed116__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a14369cd5cf57a44c7060df19dfc66592" name="a14369cd5cf57a44c7060df19dfc66592"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
lsta1u</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a8c87f392ad3a0af3dd1d320cbff68192" name="a8c87f392ad3a0af3dd1d320cbff68192"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
lsta1l</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed88____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed88____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed88____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed88__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed88__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a8526c3bbc3112067a9fb8ad479ceb3d2" name="a8526c3bbc3112067a9fb8ad479ceb3d2"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed88_____8____unnamed118____">vdp2_ioregs.__unnamed66__.__unnamed88__.__unnamed118__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a5461f38e1a54788a38819593ca42e1a5" name="a5461f38e1a54788a38819593ca42e1a5"></a><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></td>
<td class="fieldname">
lcta</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed88_____8____unnamed118____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed88_____8____unnamed118____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed88_____8____unnamed118____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed88__.__unnamed118__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed88__.__unnamed118__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="acbd65fc54f292db699930db27290c08d" name="acbd65fc54f292db699930db27290c08d"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
lctau</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a236a709c248986c63cca6c81ddcf686e" name="a236a709c248986c63cca6c81ddcf686e"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
lctal</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed90____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed90____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed90____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed90__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed90__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a421867050d0ee6e000a3b424b953496a" name="a421867050d0ee6e000a3b424b953496a"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed90_____8____unnamed120____">vdp2_ioregs.__unnamed66__.__unnamed90__.__unnamed120__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a943c9362a7b9e7764342d64adc3574f6" name="a943c9362a7b9e7764342d64adc3574f6"></a><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></td>
<td class="fieldname">
bkta</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed90_____8____unnamed120____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed90_____8____unnamed120____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed90_____8____unnamed120____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed90__.__unnamed120__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed90__.__unnamed120__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a6cdae285c3e579aeff9a6c4c85dbeb52" name="a6cdae285c3e579aeff9a6c4c85dbeb52"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
bktau</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="afd86df26e285cc5bc27ea94c24c4e4e8" name="afd86df26e285cc5bc27ea94c24c4e4e8"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
bktal</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed92____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed92____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed92____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed92__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed92__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a215cdff3fdc984288fb955f10b766d4f" name="a215cdff3fdc984288fb955f10b766d4f"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed92_____8____unnamed122____">vdp2_ioregs.__unnamed66__.__unnamed92__.__unnamed122__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a54a92b73f0aaaf9c2b16f250848dc310" name="a54a92b73f0aaaf9c2b16f250848dc310"></a><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></td>
<td class="fieldname">
rpta</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed92_____8____unnamed122____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed92_____8____unnamed122____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed92_____8____unnamed122____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed92__.__unnamed122__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed92__.__unnamed122__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a31bdfc64ae045d986419c77880b61169" name="a31bdfc64ae045d986419c77880b61169"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
rptau</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a2e4de0fe9f8df8dc0c23a2d6eb43bfe2" name="a2e4de0fe9f8df8dc0c23a2d6eb43bfe2"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
rptal</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed94____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed94____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed94____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed94__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed94__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1b8a8dad56deb58be704572e8493065b" name="a1b8a8dad56deb58be704572e8493065b"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed94_____8____unnamed124____">vdp2_ioregs.__unnamed66__.__unnamed94__.__unnamed124__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aad321bc90f4d6f0dcc3eed6aa32e6ea8" name="aad321bc90f4d6f0dcc3eed6aa32e6ea8"></a><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></td>
<td class="fieldname">
lwta0</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed94_____8____unnamed124____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed94_____8____unnamed124____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed94_____8____unnamed124____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed94__.__unnamed124__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed94__.__unnamed124__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="af7e857774f6bd436811fde0f99bed593" name="af7e857774f6bd436811fde0f99bed593"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
lwta0u</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a4f038d43c4074307f7bdfe4fff2b66b0" name="a4f038d43c4074307f7bdfe4fff2b66b0"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
lwta0l</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="unionvdp2__ioregs_8____unnamed66_____8____unnamed96____" id="unionvdp2__ioregs_8____unnamed66_____8____unnamed96____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp2__ioregs_8____unnamed66_____8____unnamed96____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed96__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp2_ioregs.__unnamed66__.__unnamed96__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a8a7a17d9a4f1b1df65619f47f685dc67" name="a8a7a17d9a4f1b1df65619f47f685dc67"></a>struct <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#structvdp2__ioregs_8____unnamed66_____8____unnamed96_____8____unnamed126____">vdp2_ioregs.__unnamed66__.__unnamed96__.__unnamed126__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae3feefddb63d1b5360599a7cef9976dd" name="ae3feefddb63d1b5360599a7cef9976dd"></a><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></td>
<td class="fieldname">
lwta1</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<a name="structvdp2__ioregs_8____unnamed66_____8____unnamed96_____8____unnamed126____" id="structvdp2__ioregs_8____unnamed66_____8____unnamed96_____8____unnamed126____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp2__ioregs_8____unnamed66_____8____unnamed96_____8____unnamed126____">&#9670;&#160;</a></span>vdp2_ioregs.__unnamed66__.__unnamed96__.__unnamed126__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp2_ioregs.__unnamed66__.__unnamed96__.__unnamed126__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ad7d6b3780237071a45e6445379e18f58" name="ad7d6b3780237071a45e6445379e18f58"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
lwta1u</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a2e4e3965145c50cac041f31d68087c36" name="a2e4e3965145c50cac041f31d68087c36"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
lwta1l</td>
<td class="fielddoc">
VDP2 I/O register. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga7f2bd921b7b70e0a13862506d02767b2" name="ga7f2bd921b7b70e0a13862506d02767b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2bd921b7b70e0a13862506d02767b2">&#9670;&#160;</a></span>TVMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TVMD&#160;&#160;&#160;0x0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga0d6b617b30ce9a46274cabe162c44fbc" name="ga0d6b617b30ce9a46274cabe162c44fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d6b617b30ce9a46274cabe162c44fbc">&#9670;&#160;</a></span>EXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTEN&#160;&#160;&#160;0x0002UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gac4315f6dc61a90fed12a3732a49d00f1" name="gac4315f6dc61a90fed12a3732a49d00f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4315f6dc61a90fed12a3732a49d00f1">&#9670;&#160;</a></span>TVSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TVSTAT&#160;&#160;&#160;0x0004UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga6ea1e08492a1fa909e09b765ec84b9f7" name="ga6ea1e08492a1fa909e09b765ec84b9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea1e08492a1fa909e09b765ec84b9f7">&#9670;&#160;</a></span>VRSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VRSIZE&#160;&#160;&#160;0x0006UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gafd06707e0388ab28bdcb943683864986" name="gafd06707e0388ab28bdcb943683864986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd06707e0388ab28bdcb943683864986">&#9670;&#160;</a></span>HCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HCNT&#160;&#160;&#160;0x0008UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga0c421fcce6fffece4b4eb48cd77a7c79" name="ga0c421fcce6fffece4b4eb48cd77a7c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c421fcce6fffece4b4eb48cd77a7c79">&#9670;&#160;</a></span>VCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCNT&#160;&#160;&#160;0x000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga15fd667e914b9db85a633c57bff197b5" name="ga15fd667e914b9db85a633c57bff197b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15fd667e914b9db85a633c57bff197b5">&#9670;&#160;</a></span>RAMCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMCTL&#160;&#160;&#160;0x000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga4e022a97994ff8d67669184b02275d27" name="ga4e022a97994ff8d67669184b02275d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e022a97994ff8d67669184b02275d27">&#9670;&#160;</a></span>CYCA0L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CYCA0L&#160;&#160;&#160;0x0010UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gac106bc37fefac3ee991be396b361995c" name="gac106bc37fefac3ee991be396b361995c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac106bc37fefac3ee991be396b361995c">&#9670;&#160;</a></span>CYCA0U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CYCA0U&#160;&#160;&#160;0x0012UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gabaa4cb3543a7ffea2143d3257b5f6098" name="gabaa4cb3543a7ffea2143d3257b5f6098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa4cb3543a7ffea2143d3257b5f6098">&#9670;&#160;</a></span>CYCA1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CYCA1L&#160;&#160;&#160;0x0014UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gad74927e1615bc3da1b6172d88f470c71" name="gad74927e1615bc3da1b6172d88f470c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad74927e1615bc3da1b6172d88f470c71">&#9670;&#160;</a></span>CYCA1U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CYCA1U&#160;&#160;&#160;0x0016UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga2279a632a042e33c6378f463e58b3dcc" name="ga2279a632a042e33c6378f463e58b3dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2279a632a042e33c6378f463e58b3dcc">&#9670;&#160;</a></span>CYCB0L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CYCB0L&#160;&#160;&#160;0x0018UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga7da824298bf4a573bcf0b01376cc5124" name="ga7da824298bf4a573bcf0b01376cc5124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da824298bf4a573bcf0b01376cc5124">&#9670;&#160;</a></span>CYCB0U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CYCB0U&#160;&#160;&#160;0x001AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga04de1bc24696dd3ccacedc8bd7070145" name="ga04de1bc24696dd3ccacedc8bd7070145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04de1bc24696dd3ccacedc8bd7070145">&#9670;&#160;</a></span>CYCB1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CYCB1L&#160;&#160;&#160;0x001CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae4d1a6de8d34b3e17c7089d8a05cd922" name="gae4d1a6de8d34b3e17c7089d8a05cd922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4d1a6de8d34b3e17c7089d8a05cd922">&#9670;&#160;</a></span>CYCB1U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CYCB1U&#160;&#160;&#160;0x001EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae1ab24f5d76f242c09062b7ba5cc9c6b" name="gae1ab24f5d76f242c09062b7ba5cc9c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1ab24f5d76f242c09062b7ba5cc9c6b">&#9670;&#160;</a></span>BGON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGON&#160;&#160;&#160;0x0020UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga437885b07fa5120933c74885834a390d" name="ga437885b07fa5120933c74885834a390d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga437885b07fa5120933c74885834a390d">&#9670;&#160;</a></span>MZCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MZCTL&#160;&#160;&#160;0x0022UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gab3fe81ccaa33069bf5e67d3fe4b89032" name="gab3fe81ccaa33069bf5e67d3fe4b89032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3fe81ccaa33069bf5e67d3fe4b89032">&#9670;&#160;</a></span>SFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFSEL&#160;&#160;&#160;0x0024UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga54cc1878e10090047bb3a2b63a69e5d5" name="ga54cc1878e10090047bb3a2b63a69e5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54cc1878e10090047bb3a2b63a69e5d5">&#9670;&#160;</a></span>SFCODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFCODE&#160;&#160;&#160;0x0026UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga93a3a369f497a2a54de27b2861b38fef" name="ga93a3a369f497a2a54de27b2861b38fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93a3a369f497a2a54de27b2861b38fef">&#9670;&#160;</a></span>CHCTLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHCTLA&#160;&#160;&#160;0x0028UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae0a40646a78d6157ed0909c7d86f8afa" name="gae0a40646a78d6157ed0909c7d86f8afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0a40646a78d6157ed0909c7d86f8afa">&#9670;&#160;</a></span>CHCTLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHCTLB&#160;&#160;&#160;0x002AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gacf086655d5fa42927b36de9947ec881f" name="gacf086655d5fa42927b36de9947ec881f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf086655d5fa42927b36de9947ec881f">&#9670;&#160;</a></span>BMPNA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BMPNA&#160;&#160;&#160;0x002CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga457bcd4d9b780d9d1c711a02cf183da5" name="ga457bcd4d9b780d9d1c711a02cf183da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga457bcd4d9b780d9d1c711a02cf183da5">&#9670;&#160;</a></span>BMPNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BMPNB&#160;&#160;&#160;0x002EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga0ea291115c69c502da57697d0a8dc860" name="ga0ea291115c69c502da57697d0a8dc860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ea291115c69c502da57697d0a8dc860">&#9670;&#160;</a></span>PNCN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PNCN0&#160;&#160;&#160;0x0030UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga9e5540a5283605a09d5c98c127949416" name="ga9e5540a5283605a09d5c98c127949416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e5540a5283605a09d5c98c127949416">&#9670;&#160;</a></span>PNCN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PNCN1&#160;&#160;&#160;0x0032UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga769e032fcdea4f2ffbf649aaa723237d" name="ga769e032fcdea4f2ffbf649aaa723237d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga769e032fcdea4f2ffbf649aaa723237d">&#9670;&#160;</a></span>PNCN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PNCN2&#160;&#160;&#160;0x0034UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga6ec141acded673942e7c6b4b6f9eccea" name="ga6ec141acded673942e7c6b4b6f9eccea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ec141acded673942e7c6b4b6f9eccea">&#9670;&#160;</a></span>PNCN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PNCN3&#160;&#160;&#160;0x0036UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga5f6b41ae359c786c1f0899d43f1b710d" name="ga5f6b41ae359c786c1f0899d43f1b710d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f6b41ae359c786c1f0899d43f1b710d">&#9670;&#160;</a></span>PNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PNCR&#160;&#160;&#160;0x0038UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga9a239d195c6c490aab90a3d13943f01d" name="ga9a239d195c6c490aab90a3d13943f01d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a239d195c6c490aab90a3d13943f01d">&#9670;&#160;</a></span>PLSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLSZ&#160;&#160;&#160;0x003AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga98aaed99ee0514b0370e8f220cdd0ccb" name="ga98aaed99ee0514b0370e8f220cdd0ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98aaed99ee0514b0370e8f220cdd0ccb">&#9670;&#160;</a></span>MPOFN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPOFN&#160;&#160;&#160;0x003CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa5001ab47693e13072e725bf5981f4e7" name="gaa5001ab47693e13072e725bf5981f4e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5001ab47693e13072e725bf5981f4e7">&#9670;&#160;</a></span>MPOFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPOFR&#160;&#160;&#160;0x003EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaed5d4e5039c6b2eeb9e9c04e6ccc4ec1" name="gaed5d4e5039c6b2eeb9e9c04e6ccc4ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed5d4e5039c6b2eeb9e9c04e6ccc4ec1">&#9670;&#160;</a></span>MPABN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPABN0&#160;&#160;&#160;0x0040UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga4d767bb87fe1d1ce7aaed8341898b061" name="ga4d767bb87fe1d1ce7aaed8341898b061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d767bb87fe1d1ce7aaed8341898b061">&#9670;&#160;</a></span>MPCDN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPCDN0&#160;&#160;&#160;0x0042UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gacde31f5971831ecc98a4e0994d53545f" name="gacde31f5971831ecc98a4e0994d53545f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacde31f5971831ecc98a4e0994d53545f">&#9670;&#160;</a></span>MPABN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPABN1&#160;&#160;&#160;0x0044UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaad8bafed15419803239c7e2c2b584d8e" name="gaad8bafed15419803239c7e2c2b584d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad8bafed15419803239c7e2c2b584d8e">&#9670;&#160;</a></span>MPCDN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPCDN1&#160;&#160;&#160;0x0046UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga110cb1c314ff6cb07f0ed21d02de653e" name="ga110cb1c314ff6cb07f0ed21d02de653e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga110cb1c314ff6cb07f0ed21d02de653e">&#9670;&#160;</a></span>MPABN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPABN2&#160;&#160;&#160;0x0048UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga2ba08ab589c42e1d3696a39f6e82ae16" name="ga2ba08ab589c42e1d3696a39f6e82ae16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ba08ab589c42e1d3696a39f6e82ae16">&#9670;&#160;</a></span>MPCDN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPCDN2&#160;&#160;&#160;0x004AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gadff69e594fe8ce110c85b7f60574e8c6" name="gadff69e594fe8ce110c85b7f60574e8c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadff69e594fe8ce110c85b7f60574e8c6">&#9670;&#160;</a></span>MPABN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPABN3&#160;&#160;&#160;0x004CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga550b864fd893dadb694bba375bb7ab4c" name="ga550b864fd893dadb694bba375bb7ab4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga550b864fd893dadb694bba375bb7ab4c">&#9670;&#160;</a></span>MPCDN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPCDN3&#160;&#160;&#160;0x004EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga5904cbcbed96a76bef0f628c6852d3f7" name="ga5904cbcbed96a76bef0f628c6852d3f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5904cbcbed96a76bef0f628c6852d3f7">&#9670;&#160;</a></span>MPABRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPABRA&#160;&#160;&#160;0x0050UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga28a14eb180d3b577edfe460f5ba89555" name="ga28a14eb180d3b577edfe460f5ba89555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28a14eb180d3b577edfe460f5ba89555">&#9670;&#160;</a></span>MPCDRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPCDRA&#160;&#160;&#160;0x0052UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaab0a902c10bdf8265f593148b0a53bb0" name="gaab0a902c10bdf8265f593148b0a53bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab0a902c10bdf8265f593148b0a53bb0">&#9670;&#160;</a></span>MPEFRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPEFRA&#160;&#160;&#160;0x0054UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga750ddfffe0228d3334966e588016ca11" name="ga750ddfffe0228d3334966e588016ca11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga750ddfffe0228d3334966e588016ca11">&#9670;&#160;</a></span>MPGHRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPGHRA&#160;&#160;&#160;0x0056UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga135d5fbfa1caa6b48a1304bae34a14b4" name="ga135d5fbfa1caa6b48a1304bae34a14b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga135d5fbfa1caa6b48a1304bae34a14b4">&#9670;&#160;</a></span>MPIJRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPIJRA&#160;&#160;&#160;0x0058UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga684e9a7dbe164c2387bcd6548fcc0da8" name="ga684e9a7dbe164c2387bcd6548fcc0da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga684e9a7dbe164c2387bcd6548fcc0da8">&#9670;&#160;</a></span>MPKLRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPKLRA&#160;&#160;&#160;0x005AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga87a0f27aeead0de0bfdc43de07f85ee3" name="ga87a0f27aeead0de0bfdc43de07f85ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87a0f27aeead0de0bfdc43de07f85ee3">&#9670;&#160;</a></span>MPMNRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPMNRA&#160;&#160;&#160;0x005CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga7527b4297500cc133aad12af7ab06f5c" name="ga7527b4297500cc133aad12af7ab06f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7527b4297500cc133aad12af7ab06f5c">&#9670;&#160;</a></span>MPOPRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPOPRA&#160;&#160;&#160;0x005EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gac69a33c26ef4bdeb95991e8ecc3f3163" name="gac69a33c26ef4bdeb95991e8ecc3f3163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac69a33c26ef4bdeb95991e8ecc3f3163">&#9670;&#160;</a></span>MPABRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPABRB&#160;&#160;&#160;0x0060UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga1184f02b5bc023a3ef8e697067d67a38" name="ga1184f02b5bc023a3ef8e697067d67a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1184f02b5bc023a3ef8e697067d67a38">&#9670;&#160;</a></span>MPCDRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPCDRB&#160;&#160;&#160;0x0062UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gacc55d3560cfdb80ddd3435f007276dbb" name="gacc55d3560cfdb80ddd3435f007276dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc55d3560cfdb80ddd3435f007276dbb">&#9670;&#160;</a></span>MPEFRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPEFRB&#160;&#160;&#160;0x0064UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga396de36f3d7986d9dbb683c1505f6d95" name="ga396de36f3d7986d9dbb683c1505f6d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga396de36f3d7986d9dbb683c1505f6d95">&#9670;&#160;</a></span>MPGHRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPGHRB&#160;&#160;&#160;0x0066UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gacd04d272f4dfafa88c8c98368d9c84b7" name="gacd04d272f4dfafa88c8c98368d9c84b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd04d272f4dfafa88c8c98368d9c84b7">&#9670;&#160;</a></span>MPIJRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPIJRB&#160;&#160;&#160;0x0068UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga76350b6874e0247e6ecfca7e8a550d87" name="ga76350b6874e0247e6ecfca7e8a550d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76350b6874e0247e6ecfca7e8a550d87">&#9670;&#160;</a></span>MPKLRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPKLRB&#160;&#160;&#160;0x006AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga6ea8034cf7c44cc5d564a13d8f75c1b8" name="ga6ea8034cf7c44cc5d564a13d8f75c1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea8034cf7c44cc5d564a13d8f75c1b8">&#9670;&#160;</a></span>MPMNRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPMNRB&#160;&#160;&#160;0x006CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga902267e1f5f5bc86fd17768a1c18acce" name="ga902267e1f5f5bc86fd17768a1c18acce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga902267e1f5f5bc86fd17768a1c18acce">&#9670;&#160;</a></span>MPOPRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPOPRB&#160;&#160;&#160;0x006EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga778c80cd9af9f70f5241adb368bd02c4" name="ga778c80cd9af9f70f5241adb368bd02c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga778c80cd9af9f70f5241adb368bd02c4">&#9670;&#160;</a></span>SCXIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCXIN0&#160;&#160;&#160;0x0070UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaf01cc5a586229eae4dec7f61603cfd6e" name="gaf01cc5a586229eae4dec7f61603cfd6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf01cc5a586229eae4dec7f61603cfd6e">&#9670;&#160;</a></span>SCXDN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCXDN0&#160;&#160;&#160;0x0072UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gac1aad7a64f504d13727e4e7778e6fe28" name="gac1aad7a64f504d13727e4e7778e6fe28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1aad7a64f504d13727e4e7778e6fe28">&#9670;&#160;</a></span>SCYIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCYIN0&#160;&#160;&#160;0x0074UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga45ff38e894778b568fc986ea196933a1" name="ga45ff38e894778b568fc986ea196933a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45ff38e894778b568fc986ea196933a1">&#9670;&#160;</a></span>SCYDN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCYDN0&#160;&#160;&#160;0x0076UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaf863c1f9af89e57ebb082697be3ca389" name="gaf863c1f9af89e57ebb082697be3ca389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf863c1f9af89e57ebb082697be3ca389">&#9670;&#160;</a></span>ZMXIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ZMXIN0&#160;&#160;&#160;0x0078UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga6bc5e42f5ce081675728026b4a8406a6" name="ga6bc5e42f5ce081675728026b4a8406a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc5e42f5ce081675728026b4a8406a6">&#9670;&#160;</a></span>ZMXDN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ZMXDN0&#160;&#160;&#160;0x007AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga4037677c4363a955936f5f383cec221f" name="ga4037677c4363a955936f5f383cec221f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4037677c4363a955936f5f383cec221f">&#9670;&#160;</a></span>ZMYIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ZMYIN0&#160;&#160;&#160;0x007CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae9f4d95392bda3d761ef2e4cd05a53e6" name="gae9f4d95392bda3d761ef2e4cd05a53e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9f4d95392bda3d761ef2e4cd05a53e6">&#9670;&#160;</a></span>ZMYDN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ZMYDN0&#160;&#160;&#160;0x007EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gafe3b9058ae25cbfed82d6407d5ee9d59" name="gafe3b9058ae25cbfed82d6407d5ee9d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe3b9058ae25cbfed82d6407d5ee9d59">&#9670;&#160;</a></span>SCXIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCXIN1&#160;&#160;&#160;0x0080UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga71b86188d386ab3afa1930df059786d0" name="ga71b86188d386ab3afa1930df059786d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71b86188d386ab3afa1930df059786d0">&#9670;&#160;</a></span>SCXDN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCXDN1&#160;&#160;&#160;0x0082UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gab5cc23a5861b79a53eb13a6ba7d13016" name="gab5cc23a5861b79a53eb13a6ba7d13016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5cc23a5861b79a53eb13a6ba7d13016">&#9670;&#160;</a></span>SCYIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCYIN1&#160;&#160;&#160;0x0084UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga987e9c9516c97093c3b70aeef9dae83c" name="ga987e9c9516c97093c3b70aeef9dae83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga987e9c9516c97093c3b70aeef9dae83c">&#9670;&#160;</a></span>SCYDN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCYDN1&#160;&#160;&#160;0x0086UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa91615ab11742b212064ec960c87d7b6" name="gaa91615ab11742b212064ec960c87d7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91615ab11742b212064ec960c87d7b6">&#9670;&#160;</a></span>ZMXIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ZMXIN1&#160;&#160;&#160;0x0088UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaef5c339e3bd79e58c713d0b5becd2875" name="gaef5c339e3bd79e58c713d0b5becd2875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef5c339e3bd79e58c713d0b5becd2875">&#9670;&#160;</a></span>ZMXDN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ZMXDN1&#160;&#160;&#160;0x008AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gafbd3434c9ce3cc58a92970f71fcfbb0f" name="gafbd3434c9ce3cc58a92970f71fcfbb0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbd3434c9ce3cc58a92970f71fcfbb0f">&#9670;&#160;</a></span>ZMYIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ZMYIN1&#160;&#160;&#160;0x008CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gafacdfcc7a0773968fe66f028a05ae351" name="gafacdfcc7a0773968fe66f028a05ae351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafacdfcc7a0773968fe66f028a05ae351">&#9670;&#160;</a></span>ZMYDN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ZMYDN1&#160;&#160;&#160;0x008EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gab9b1ed9fab93312168f942c9f7e95289" name="gab9b1ed9fab93312168f942c9f7e95289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9b1ed9fab93312168f942c9f7e95289">&#9670;&#160;</a></span>SCXN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCXN2&#160;&#160;&#160;0x0090UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga812ac603782837b7ef30a6048b914ec8" name="ga812ac603782837b7ef30a6048b914ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga812ac603782837b7ef30a6048b914ec8">&#9670;&#160;</a></span>SCYN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCYN2&#160;&#160;&#160;0x0092UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gab43ef2d78c93a00d537fb2343d467d51" name="gab43ef2d78c93a00d537fb2343d467d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab43ef2d78c93a00d537fb2343d467d51">&#9670;&#160;</a></span>SCXN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCXN3&#160;&#160;&#160;0x0094UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga689e82987b3f9e96c710237b8eb4e4b4" name="ga689e82987b3f9e96c710237b8eb4e4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga689e82987b3f9e96c710237b8eb4e4b4">&#9670;&#160;</a></span>SCYN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCYN3&#160;&#160;&#160;0x0096UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga9c15c962b90b18437dac89698e985973" name="ga9c15c962b90b18437dac89698e985973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c15c962b90b18437dac89698e985973">&#9670;&#160;</a></span>ZMCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ZMCTL&#160;&#160;&#160;0x0098UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaba624b65f7c69a62b3027afde04e74b2" name="gaba624b65f7c69a62b3027afde04e74b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba624b65f7c69a62b3027afde04e74b2">&#9670;&#160;</a></span>SCRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCRCTL&#160;&#160;&#160;0x009AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gac18258e2ae4fe3629c83891c7ed58565" name="gac18258e2ae4fe3629c83891c7ed58565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac18258e2ae4fe3629c83891c7ed58565">&#9670;&#160;</a></span>VCSTAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCSTAU&#160;&#160;&#160;0x009CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga9fc7bcc15597f730794ad8dc42164112" name="ga9fc7bcc15597f730794ad8dc42164112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fc7bcc15597f730794ad8dc42164112">&#9670;&#160;</a></span>VCSTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCSTAL&#160;&#160;&#160;0x009EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaecf3408fa348de117970c877c9c1ee9d" name="gaecf3408fa348de117970c877c9c1ee9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf3408fa348de117970c877c9c1ee9d">&#9670;&#160;</a></span>LSTA0U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSTA0U&#160;&#160;&#160;0x00A0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gab6495649220f2f686f024a91902efc57" name="gab6495649220f2f686f024a91902efc57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6495649220f2f686f024a91902efc57">&#9670;&#160;</a></span>LSTA0L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSTA0L&#160;&#160;&#160;0x00A2UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gafe4361a6f024e568952f5e27eb23d32e" name="gafe4361a6f024e568952f5e27eb23d32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4361a6f024e568952f5e27eb23d32e">&#9670;&#160;</a></span>LSTA1U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSTA1U&#160;&#160;&#160;0x00A4UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga9ff29c6b1bdba3f01066f0db44e07c8d" name="ga9ff29c6b1bdba3f01066f0db44e07c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ff29c6b1bdba3f01066f0db44e07c8d">&#9670;&#160;</a></span>LSTA1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSTA1L&#160;&#160;&#160;0x00A6UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga530dcf2e8faaa48ac1f22c2ddf08abed" name="ga530dcf2e8faaa48ac1f22c2ddf08abed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga530dcf2e8faaa48ac1f22c2ddf08abed">&#9670;&#160;</a></span>LCTAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCTAU&#160;&#160;&#160;0x00A8UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga4db7b7269811cb5a83ee65de615157c3" name="ga4db7b7269811cb5a83ee65de615157c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4db7b7269811cb5a83ee65de615157c3">&#9670;&#160;</a></span>LCTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCTAL&#160;&#160;&#160;0x00AAUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gadbb8daf38bb16752209d250627b5d52d" name="gadbb8daf38bb16752209d250627b5d52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb8daf38bb16752209d250627b5d52d">&#9670;&#160;</a></span>BKTAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKTAU&#160;&#160;&#160;0x00ACUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae68b78d433ac0e3e10feea3f1c0a5e5b" name="gae68b78d433ac0e3e10feea3f1c0a5e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae68b78d433ac0e3e10feea3f1c0a5e5b">&#9670;&#160;</a></span>BKTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKTAL&#160;&#160;&#160;0x00AEUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga8f3a6cd87a329db9abef72b617240315" name="ga8f3a6cd87a329db9abef72b617240315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f3a6cd87a329db9abef72b617240315">&#9670;&#160;</a></span>RPMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPMD&#160;&#160;&#160;0x00B0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga79098bd9e406bfb5bb41f3f47f0ce3ef" name="ga79098bd9e406bfb5bb41f3f47f0ce3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79098bd9e406bfb5bb41f3f47f0ce3ef">&#9670;&#160;</a></span>RPRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPRCTL&#160;&#160;&#160;0x00B2UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gade1e3519dcbd6d7811af47efee659c00" name="gade1e3519dcbd6d7811af47efee659c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade1e3519dcbd6d7811af47efee659c00">&#9670;&#160;</a></span>KTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KTCTL&#160;&#160;&#160;0x00B4UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga9db839c88d0f2dab385ab1a32f5ebd12" name="ga9db839c88d0f2dab385ab1a32f5ebd12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9db839c88d0f2dab385ab1a32f5ebd12">&#9670;&#160;</a></span>KTAOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KTAOF&#160;&#160;&#160;0x00B6UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gac2a67e1d32d3633a84b5b920975b7979" name="gac2a67e1d32d3633a84b5b920975b7979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2a67e1d32d3633a84b5b920975b7979">&#9670;&#160;</a></span>OVPNRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OVPNRA&#160;&#160;&#160;0x00B8UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gad70dd44b23ef979d519b56eff11d4d61" name="gad70dd44b23ef979d519b56eff11d4d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad70dd44b23ef979d519b56eff11d4d61">&#9670;&#160;</a></span>OVPNRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OVPNRB&#160;&#160;&#160;0x00BAUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga319f3499cd9c11687c273c1879184bfd" name="ga319f3499cd9c11687c273c1879184bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga319f3499cd9c11687c273c1879184bfd">&#9670;&#160;</a></span>RPTAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPTAU&#160;&#160;&#160;0x00BCUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa196e60d6a15920d935c72293545b84e" name="gaa196e60d6a15920d935c72293545b84e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa196e60d6a15920d935c72293545b84e">&#9670;&#160;</a></span>RPTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPTAL&#160;&#160;&#160;0x00BEUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gabc28baa2111fc08a211cc4388f717c65" name="gabc28baa2111fc08a211cc4388f717c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc28baa2111fc08a211cc4388f717c65">&#9670;&#160;</a></span>WPSX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WPSX0&#160;&#160;&#160;0x00C0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gabb3e41250cc9bbd395a178c3b40bca1f" name="gabb3e41250cc9bbd395a178c3b40bca1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb3e41250cc9bbd395a178c3b40bca1f">&#9670;&#160;</a></span>WPSY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WPSY0&#160;&#160;&#160;0x00C2UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga342d7abcde888507b82660bd520351b9" name="ga342d7abcde888507b82660bd520351b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga342d7abcde888507b82660bd520351b9">&#9670;&#160;</a></span>WPEX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WPEX0&#160;&#160;&#160;0x00C4UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga29fd69853d86ea0680b4e69139830d98" name="ga29fd69853d86ea0680b4e69139830d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29fd69853d86ea0680b4e69139830d98">&#9670;&#160;</a></span>WPEY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WPEY0&#160;&#160;&#160;0x00C6UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga1ed1343dc61e154c6889ccb44fa1ff69" name="ga1ed1343dc61e154c6889ccb44fa1ff69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ed1343dc61e154c6889ccb44fa1ff69">&#9670;&#160;</a></span>WPSX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WPSX1&#160;&#160;&#160;0x00C8UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa7423ae0a26435a236b35cc1962c53b2" name="gaa7423ae0a26435a236b35cc1962c53b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7423ae0a26435a236b35cc1962c53b2">&#9670;&#160;</a></span>WPSY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WPSY1&#160;&#160;&#160;0x00CAUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga9dbada6d9d7a76173562b82495695566" name="ga9dbada6d9d7a76173562b82495695566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dbada6d9d7a76173562b82495695566">&#9670;&#160;</a></span>WPEX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WPEX1&#160;&#160;&#160;0x00CCUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaeffe7fa4adbccf72c422fc4e2c29d760" name="gaeffe7fa4adbccf72c422fc4e2c29d760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeffe7fa4adbccf72c422fc4e2c29d760">&#9670;&#160;</a></span>WPEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WPEY1&#160;&#160;&#160;0x00CEUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae1b1366305df24834bfe9e423bd075ea" name="gae1b1366305df24834bfe9e423bd075ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1b1366305df24834bfe9e423bd075ea">&#9670;&#160;</a></span>WCTLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WCTLA&#160;&#160;&#160;0x00D0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga0fc2dcc82ee164c4a4d79da4e69cf8f6" name="ga0fc2dcc82ee164c4a4d79da4e69cf8f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fc2dcc82ee164c4a4d79da4e69cf8f6">&#9670;&#160;</a></span>WCTLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WCTLB&#160;&#160;&#160;0x00D2UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa322138219f4ac73c620bd14f32586cc" name="gaa322138219f4ac73c620bd14f32586cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa322138219f4ac73c620bd14f32586cc">&#9670;&#160;</a></span>WCTLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WCTLC&#160;&#160;&#160;0x00D4UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gac589b2ce1e862c7897f97e1cf20baa10" name="gac589b2ce1e862c7897f97e1cf20baa10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac589b2ce1e862c7897f97e1cf20baa10">&#9670;&#160;</a></span>WCTLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WCTLD&#160;&#160;&#160;0x00D6UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae9ba11f8d1c09752f8021ddc5f147456" name="gae9ba11f8d1c09752f8021ddc5f147456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9ba11f8d1c09752f8021ddc5f147456">&#9670;&#160;</a></span>LWTA0U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LWTA0U&#160;&#160;&#160;0x00D8UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga53f19ffe836fcfc4e442fbf62c2dab28" name="ga53f19ffe836fcfc4e442fbf62c2dab28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53f19ffe836fcfc4e442fbf62c2dab28">&#9670;&#160;</a></span>LWTA0L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LWTA0L&#160;&#160;&#160;0x00DAUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga491d7b509f4d772ffab523aacd1ac413" name="ga491d7b509f4d772ffab523aacd1ac413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga491d7b509f4d772ffab523aacd1ac413">&#9670;&#160;</a></span>LWTA1U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LWTA1U&#160;&#160;&#160;0x00DCUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga93fc944c285180aa2f2b3ee30061d43e" name="ga93fc944c285180aa2f2b3ee30061d43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93fc944c285180aa2f2b3ee30061d43e">&#9670;&#160;</a></span>LWTA1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LWTA1L&#160;&#160;&#160;0x00DEUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga4fe5fafac47277467c9d9a4d7b0ff46f" name="ga4fe5fafac47277467c9d9a4d7b0ff46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fe5fafac47277467c9d9a4d7b0ff46f">&#9670;&#160;</a></span>SPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPCTL&#160;&#160;&#160;0x00E0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga170b9d2aff852655050b9da75f965413" name="ga170b9d2aff852655050b9da75f965413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga170b9d2aff852655050b9da75f965413">&#9670;&#160;</a></span>SDCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDCTL&#160;&#160;&#160;0x00E2UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga8951fe7046172549617fb6c3637d3d70" name="ga8951fe7046172549617fb6c3637d3d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8951fe7046172549617fb6c3637d3d70">&#9670;&#160;</a></span>CRAOFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRAOFA&#160;&#160;&#160;0x00E4UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga965eca69603b8873c2f68ed73277f368" name="ga965eca69603b8873c2f68ed73277f368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga965eca69603b8873c2f68ed73277f368">&#9670;&#160;</a></span>CRAOFB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRAOFB&#160;&#160;&#160;0x00E6UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga16eae3530d5f0a473bf49846b046bfbd" name="ga16eae3530d5f0a473bf49846b046bfbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16eae3530d5f0a473bf49846b046bfbd">&#9670;&#160;</a></span>LNCLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LNCLEN&#160;&#160;&#160;0x00E8UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga228c335db7a7289ed8f99af33c84623c" name="ga228c335db7a7289ed8f99af33c84623c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga228c335db7a7289ed8f99af33c84623c">&#9670;&#160;</a></span>SFPRMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFPRMD&#160;&#160;&#160;0x00EAUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga4facf636e58cf2b6da873285f2bf358a" name="ga4facf636e58cf2b6da873285f2bf358a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4facf636e58cf2b6da873285f2bf358a">&#9670;&#160;</a></span>CCCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCCTL&#160;&#160;&#160;0x00ECUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga7c8f7399ac3a4243a679b658fb16af3c" name="ga7c8f7399ac3a4243a679b658fb16af3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c8f7399ac3a4243a679b658fb16af3c">&#9670;&#160;</a></span>SFCCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFCCMD&#160;&#160;&#160;0x00EEUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga2f4542dde1f6424afe22eedde6f2166f" name="ga2f4542dde1f6424afe22eedde6f2166f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f4542dde1f6424afe22eedde6f2166f">&#9670;&#160;</a></span>PRISA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRISA&#160;&#160;&#160;0x00F0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga9fe6fec01105d3fcc433c3b8e8af2e5d" name="ga9fe6fec01105d3fcc433c3b8e8af2e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe6fec01105d3fcc433c3b8e8af2e5d">&#9670;&#160;</a></span>PRISB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRISB&#160;&#160;&#160;0x00F2UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa803ffae4c3cb5491578cc4beceab83c" name="gaa803ffae4c3cb5491578cc4beceab83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa803ffae4c3cb5491578cc4beceab83c">&#9670;&#160;</a></span>PRISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRISC&#160;&#160;&#160;0x00F4UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga298ebc12426ca625e28da05c6d838f98" name="ga298ebc12426ca625e28da05c6d838f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga298ebc12426ca625e28da05c6d838f98">&#9670;&#160;</a></span>PRISD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRISD&#160;&#160;&#160;0x00F6UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga319cfd71b3cf62d7ffe6265ec330a6fb" name="ga319cfd71b3cf62d7ffe6265ec330a6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga319cfd71b3cf62d7ffe6265ec330a6fb">&#9670;&#160;</a></span>PRINA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRINA&#160;&#160;&#160;0x00F8UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga45207af5cecad2e6379bbf7110fcaf90" name="ga45207af5cecad2e6379bbf7110fcaf90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45207af5cecad2e6379bbf7110fcaf90">&#9670;&#160;</a></span>PRINB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRINB&#160;&#160;&#160;0x00FAUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga7cb8a5769c13b69519376a4dcbb5b16e" name="ga7cb8a5769c13b69519376a4dcbb5b16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cb8a5769c13b69519376a4dcbb5b16e">&#9670;&#160;</a></span>PRIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRIR&#160;&#160;&#160;0x00FCUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga30e8c1bf361d6d662c3c4a1803ccf140" name="ga30e8c1bf361d6d662c3c4a1803ccf140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30e8c1bf361d6d662c3c4a1803ccf140">&#9670;&#160;</a></span>CCRSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCRSA&#160;&#160;&#160;0x0100UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga736f3d1626124bde6f5a283a8f980a72" name="ga736f3d1626124bde6f5a283a8f980a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga736f3d1626124bde6f5a283a8f980a72">&#9670;&#160;</a></span>CCRSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCRSB&#160;&#160;&#160;0x0102UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaeed9c935450c96641d75182dbb06c357" name="gaeed9c935450c96641d75182dbb06c357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeed9c935450c96641d75182dbb06c357">&#9670;&#160;</a></span>CCRSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCRSC&#160;&#160;&#160;0x0104UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga71c3ce0370c9bb3da11b02b1598fd031" name="ga71c3ce0370c9bb3da11b02b1598fd031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c3ce0370c9bb3da11b02b1598fd031">&#9670;&#160;</a></span>CCRSD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCRSD&#160;&#160;&#160;0x0106UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga19ddb8a4193b743a7e1aff476de918f2" name="ga19ddb8a4193b743a7e1aff476de918f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19ddb8a4193b743a7e1aff476de918f2">&#9670;&#160;</a></span>CCRNA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCRNA&#160;&#160;&#160;0x0108UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga0550ce57dab4fa5daf2b2a0d10af6cdb" name="ga0550ce57dab4fa5daf2b2a0d10af6cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0550ce57dab4fa5daf2b2a0d10af6cdb">&#9670;&#160;</a></span>CCRNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCRNB&#160;&#160;&#160;0x010AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga1a3f94f02d92d6fd2a6fb3de7994a0bb" name="ga1a3f94f02d92d6fd2a6fb3de7994a0bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a3f94f02d92d6fd2a6fb3de7994a0bb">&#9670;&#160;</a></span>CCRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCRR&#160;&#160;&#160;0x010CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gabdb2b54d5f3cc73b7e23508e3aa114f1" name="gabdb2b54d5f3cc73b7e23508e3aa114f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdb2b54d5f3cc73b7e23508e3aa114f1">&#9670;&#160;</a></span>CCRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCRLB&#160;&#160;&#160;0x010EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga74e7318c587c62af7e7f7a9358ee0dc1" name="ga74e7318c587c62af7e7f7a9358ee0dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e7318c587c62af7e7f7a9358ee0dc1">&#9670;&#160;</a></span>CLOFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOFEN&#160;&#160;&#160;0x0110UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaaa4c3b06674f0ee393428b4cddbaf479" name="gaaa4c3b06674f0ee393428b4cddbaf479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa4c3b06674f0ee393428b4cddbaf479">&#9670;&#160;</a></span>CLOFSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOFSL&#160;&#160;&#160;0x0112UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaed1cbb288e14eaf568eda3861280d00c" name="gaed1cbb288e14eaf568eda3861280d00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed1cbb288e14eaf568eda3861280d00c">&#9670;&#160;</a></span>COAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COAR&#160;&#160;&#160;0x0114UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gabf39aed7c8c2e4d9b82357dc4e53006a" name="gabf39aed7c8c2e4d9b82357dc4e53006a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf39aed7c8c2e4d9b82357dc4e53006a">&#9670;&#160;</a></span>COAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COAG&#160;&#160;&#160;0x0116UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga52819e6197486d7adbd906c4b11e54c4" name="ga52819e6197486d7adbd906c4b11e54c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52819e6197486d7adbd906c4b11e54c4">&#9670;&#160;</a></span>COAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COAB&#160;&#160;&#160;0x0118UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga8384e5c9bbf2ca0e149bbb1074426691" name="ga8384e5c9bbf2ca0e149bbb1074426691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8384e5c9bbf2ca0e149bbb1074426691">&#9670;&#160;</a></span>COBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COBR&#160;&#160;&#160;0x011AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga66cd398f6165ced4db1389b42c941a9e" name="ga66cd398f6165ced4db1389b42c941a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66cd398f6165ced4db1389b42c941a9e">&#9670;&#160;</a></span>COBG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COBG&#160;&#160;&#160;0x011CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae97b53d9e87b125def72053f3e6efe11" name="gae97b53d9e87b125def72053f3e6efe11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae97b53d9e87b125def72053f3e6efe11">&#9670;&#160;</a></span>COBB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COBB&#160;&#160;&#160;0x011EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP2 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606" title="Specify offset x for address space.">VDP2</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaf94661599f8dca3b121a7823e1f523b3" name="gaf94661599f8dca3b121a7823e1f523b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf94661599f8dca3b121a7823e1f523b3">&#9670;&#160;</a></span>vdp2_regs_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaad1eccdbc7f1dea8aefd92f9e408a1ed">vdp2_ioregs_t</a> * vdp2_regs_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Not yet documented. </p>
<dl class="section return"><dt>Returns</dt><dd>Not yet documented. </dd></dl>

</div>
</div>
<a id="ga8666146cf68d2fad4255199fbeabdce7" name="ga8666146cf68d2fad4255199fbeabdce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8666146cf68d2fad4255199fbeabdce7">&#9670;&#160;</a></span>vdp2_regs_copy_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#gaad1eccdbc7f1dea8aefd92f9e408a1ed">vdp2_ioregs_t</a> vdp2_regs_copy_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Not yet documented. </p>
<dl class="section return"><dt>Returns</dt><dd>Not yet documented. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
