<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://www.tomshardware.com/news/intel-ponders-transition-to-64-bit-only-x86s-architecture">Original</a>
    <h1>Intel Explores Transition to 64-Bit-Only X86S Architecture</h1>
    
    <div id="readability-page-1" class="page"><article aria-label="article" data-id="ntLwgcz3BWTmYw9RbTdtma">
<header>
<nav aria-label="Breadcrumbs">
<ol>
<li>
<a href="https://www.tomshardware.com" aria-label="Return to Home">Home</a>
</li>
<li>
<a href="https://www.tomshardware.com/news" aria-label="Return to News">News</a>
</li>
</ol>
</nav>


</header>
<section>
<div itemprop="image" itemscope="" itemtype="https://schema.org/ImageObject">
<div>
<div>
<div>
<picture><source type="image/webp" alt="Intel x86S proposal" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" srcset="https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-320-80.jpg.webp 320w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-480-80.jpg.webp 480w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-650-80.jpg.webp 650w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-970-80.jpg.webp 970w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-1024-80.jpg.webp 1024w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-1200-80.jpg.webp 1200w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-1920-80.jpg.webp 1920w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH.jpg"/><source type="image/jpeg" alt="Intel x86S proposal" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" srcset="https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-1200-80.jpg 1200w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-1920-80.jpg 1920w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH.jpg"/><img src="https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-320-80.jpg" alt="Intel x86S proposal" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" srcset="https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-1200-80.jpg 1200w, https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH-1920-80.jpg 1920w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH.jpg"/></picture>
</div>
</div>
</div>
<meta itemprop="url" content="https://cdn.mos.cms.futurecdn.net/cGoC4znzUycpbg3RLn23oH.jpg"/>
<meta itemprop="height" content="600"/>
<meta itemprop="width" content="338"/>
<figcaption itemprop="caption description">
<span itemprop="copyrightHolder">(Image credit: Intel)</span>
</figcaption>
</div>

<div id="article-body">
<p>Intel has published a new <a href="https://cdrdv2.intel.com/v1/dl/getContent/776648" data-url="https://cdrdv2.intel.com/v1/dl/getContent/776648">whitepaper</a> (PDF) that envisions simplifying its processor instruction set architecture (ISA). The main thrust of the proposed move would be to pare back the extensive legacy support and go 64-bit only with a new and simplified &#39;Intel x86S&#39; architecture. Several technical benefits are outlined in an Intel <a href="https://www.intel.com/content/www/us/en/developer/articles/technical/envisioning-future-simplified-architecture.html" data-url="https://www.intel.com/content/www/us/en/developer/articles/technical/envisioning-future-simplified-architecture.html">developer blog post</a>. In summary, the legacy reduced x86S architecture removes outdated execution modes to benefit upcoming hardware, firmware, and software implementations.</p><p>Many contemporary PC users who enjoy using the latest Windows applications and games will have moved to 64-bit Windows during the Windows 7 era. This coincides with the time when system RAM amounts above 4 GB became commonplace (a 32-bit OS can only address 3.2 GB of RAM), and 64-bit applications and games started to become mainstream. So, with the current Windows 11 OS being 64-bit only and apps and games sucking up gigabytes of RAM, it seems reasonable for Intel to want to consign architectural considerations spanning all the way back to the original <a href="https://www.tomshardware.com/reviews/intel-core-i7-8086k-cpu-8086-anniversary,5658-2.html">8086 chip</a> to history.</p><p>&#34;Intel 64 architecture designs come out of reset in the same state as the original 8086 and require a series of code transitions to enter 64-bit mode,&#34; Intel explains with regard to its legacy support. &#34;Once running, these modes are not used in modern applications or operating systems.&#34;</p><figure data-bordeaux-image-check=""><div><p><picture><source type="image/webp" alt="Intel x86S proposal" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" data-normal="https://vanilla.futurecdn.net/tomshardware/media/img/missing-image.svg" data-srcset="https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-320-80.jpg.webp 320w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-480-80.jpg.webp 480w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-650-80.jpg.webp 650w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-970-80.jpg.webp 970w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-1024-80.jpg.webp 1024w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-1200-80.jpg.webp 1200w" data-sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH.jpg"/><source type="image/jpeg" alt="Intel x86S proposal" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" data-normal="https://vanilla.futurecdn.net/tomshardware/media/img/missing-image.svg" data-srcset="https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-1200-80.jpg 1200w" data-sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH.jpg"/><img src="https://vanilla.futurecdn.net/tomshardware/media/img/missing-image.svg" alt="Intel x86S proposal" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" data-normal="https://vanilla.futurecdn.net/tomshardware/media/img/missing-image.svg" data-srcset="https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH-1200-80.jpg 1200w" data-sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/cLGUmSAfH6KhqMfkNhJSiH.jpg"/></picture></p></div><figcaption itemprop="caption description"><span itemprop="copyrightHolder">(Image credit: Intel)</span></figcaption></figure><p>So, it is easy to understand there will be benefits from architectural pruning, and the complex booting process outlined above would be the first benefit observed by users of new Intel x86S chips. What are other benefits to users and developers? Intel provides the following bullet points:</p><ul><li>Using the simplified segmentation model of 64-bit for segmentation support for 32-bit applications, matching what modern operating systems already use.</li><li>Removing ring 1 and 2 (which are unused by modern software) and obsolete segmentation features like gates.</li><li>Removing 16-bit addressing support.</li><li>Eliminating support for ring 3 I/O port accesses.</li><li>Eliminating string port I/O, which supported an obsolete CPU-driven I/O model.</li><li>Limiting local interrupt controller (APIC) use to X2APIC and remove legacy 8259 support.</li><li>Removing some unused operating system mode bits.</li></ul><p>For those interested in running older OSes and software on the latest Intel hardware, Intel suggests that there are mature virtualization-based software solutions and that users can employ virtualization hardware (VMX) &#34;to deliver a solution to emulate features required to boot legacy operating systems.&#34; Ardent retro computing fans will also collect and use old PC systems for running their ancient software libraries. Earlier this week, we noted that there are <a href="https://www.tomshardware.com/news/hand-386-handheld">new Intel 386</a> and Intel 8088 portables being developed and sold online.</p><p>Those who think that they will be impacted by the proposed Intel 64-bit only x86S architecture transition should take a closer look at the linked whitepaper, which Intel appears to have published to gauge user/developer reaction and potentially gather feedback.</p>
</div>
<div id="slice-container-newsletterForm-articleInbodyContent"><div data-hydrate="true"><div><section></section><section><p>Get instant access to breaking news, in-depth reviews and helpful tips.</p></section></div></div></div>
<div id="slice-container-authorBio"><div><p>Mark Tyson is a Freelance News Writer at Tom&#39;s Hardware US. He enjoys covering the full breadth of PC tech; from business and semiconductor design to products approaching the edge of reason.</p></div></div>



<!-- Drop in a standard article here maybe? -->


</section>







</article></div>
  </body>
</html>
