#!/bin/bash

POWER_GEN=$(grep -m 1 -o 'POWER[[:digit:]]\+' /proc/cpuinfo)

if [ "$POWER_GEN" = POWER9 ]; then
  e[${#e[*]}]=PM_RUN_SPURR,PM_RUN_CYC,PM_CYC,PM_RUN_PURR,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LD_REF_L1,PM_L1_ICACHE_MISS,PM_ST_MISS_L1,PM_LD_MISS_L1,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_1PLUS_PPC_CMPL,PM_INST_DISP,PM_INST_CMPL,PM_1PLUS_PPC_DISP,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RUN_CYC_ST_MODE,PM_RUN_CYC_SMT4_MODE,PM_RUN_CYC,PM_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_ANY_THRD_RUN_CYC,PM_THRD_ALL_RUN_CYC,PM_THRD_CONC_RUN_INST,PM_TEND_PEND_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_PTESYNC,PM_LWSYNC,PM_HWSYNC,PM_ISYNC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_EE_OFF_EXT_INT,PM_EXT_INT,PM_FREQ_DOWN,PM_FREQ_UP,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L1_DCACHE_RELOADED_ALL,PM_LSU_DERAT_MISS,PM_L1_DCACHE_RELOAD_VALID,PM_RUN_INST_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_FLUSH_DISP,PM_FLUSH_MPRED,PM_FLUSH_LSU,PM_FLUSH,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_FLUSH_HB_RESTORE_CYC,PM_FLUSH_DISP_SB,PM_FLUSH_COMPLETION,PM_FLUSH_DISP_TLBIE,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU_FLUSH_NEXT,PM_LSU_FLUSH_CI,PM_LSU_FLUSH_ATOMIC,PM_LSU_FLUSH_EMSH,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU_FLUSH_RELAUNCH_MISS,PM_LSU_FLUSH_UE,PM_LSU_FLUSH_LHS,PM_LSU_FLUSH_WRK_ARND,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU_FLUSH_LHL_SHL,PM_LSU_FLUSH_SAO,PM_LSU_FLUSH_LARX_STCX,PM_LSU_FLUSH_OTHER,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_PTE_PREFETCH,PM_MEM_PREF,PM_L3_SW_PREF,PM_L3_LD_PREF,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L1_SW_PREF,PM_L1_PREF,PM_L1_ICACHE_RELOADED_PREF,PM_IC_PREF_REQ,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_IC_PREF_WRITE,PM_IC_PREF_CANCEL_PAGE,PM_IC_PREF_CANCEL_HIT,PM_IC_PREF_CANCEL_L2,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DC_PREF_HW_ALLOC,PM_DC_PREF_SW_ALLOC,PM_DC_PREF_CONF,PM_DC_PREF_STRIDED_CONF,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_CMPL,PM_ST_CMPL,PM_STCX_SUCCESS_CMPL,PM_LD_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RUN_CYC,PM_IOPS_CMPL,PM_PARTIAL_ST_FIN,PM_FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_BRU_FIN,PM_VSU_FIN,PM_LSU_FIN,PM_FXU_FIN,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_STCX_FAIL,PM_STCX_FIN,PM_LARX_FIN,PM_BR_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_NON_DATA_STORE,PM_FXU_IDLE,PM_FXU_1PLUS_BUSY,PM_FMA_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DATA_STORE,PM_FXU_BUSY,PM_BFU_BUSY,PM_DFU_BUSY,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_CMPL,PM_ST_FIN,PM_VSU_DP_FSQRT_FDIV,PM_VSU_FSQRT_FDIV,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_SYNC_MRK_BR_MPRED,PM_BR_MPRED_CCACHE,PM_BR_MPRED_LSTACK,PM_RUN_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_BR_MPRED_PCACHE,PM_RUN_CYC,PM_BR_PRED_TA,PM_BR_MPRED_TAKEN_CR,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_BR_PRED,PM_BACK_BR_CMPL,PM_BR_UNCOND,PM_RUN_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_BR_PRED_PCACHE,PM_BR_PRED_CCACHE,PM_BR_PRED_LSTACK,PM_BR_2PATH,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_BR_MPRED_TAKEN_TA,PM_TAKEN_BR_MPRED_CMPL,PM_LINK_STACK_CORRECT,PM_BR_MPRED_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_BTAC_BAD_RESULT,PM_BTAC_GOOD_RESULT,PM_TAGE_CORRECT_TAKEN_CMPL,PM_TAGE_CORRECT,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_TAGE_OVERRIDE_WRONG,PM_TAGE_OVERRIDE_WRONG_SPEC,PM_LINK_STACK_WRONG_ADD_PRED,PM_LINK_STACK_INVALID_PTR,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CMPLU_STALL,PM_CMPLU_STALL_EXEC_UNIT,PM_CMPLU_STALL_EXCEPTION,PM_CMPLU_STALL_NTC_DISP_FIN,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CMPLU_STALL_LRQ_OTHER,PM_CMPLU_STALL_LSU,PM_CMPLU_STALL_EMQ_FULL,PM_CMPLU_STALL_STORE_PIPE_ARB,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CMPLU_STALL_LARX,PM_CMPLU_STALL_STORE_FINISH,PM_CMPLU_STALL_PM,PM_CMPLU_STALL_LMQ_FULL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RUN_CYC,PM_CMPLU_STALL_PASTE,PM_CMPLU_STALL_STORE_FIN_ARB,PM_CMPLU_STALL_DMISS_L2L3_CONFLICT,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CMPLU_STALL_LSU_FIN,PM_CMPLU_STALL_DMISS_L21_L31,PM_CMPLU_STALL_SRQ_FULL,PM_CMPLU_STALL_DMISS_L3MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CMPLU_STALL_DMISS_L2L3,PM_CMPLU_STALL_LHS,PM_CMPLU_STALL_VFXU,PM_CMPLU_STALL_ST_FWD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CMPLU_STALL_DFLONG,PM_CMPLU_STALL_DMISS_REMOTE,PM_CMPLU_STALL_STORE_DATA,PM_CMPLU_STALL_CRYPTO,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CMPLU_STALL_DP,PM_CMPLU_STALL_FXU,PM_CMPLU_STALL_DMISS_LMEM,PM_CMPLU_STALL_LOAD_FINISH,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CMPLU_STALL_TEND,PM_CMPLU_STALL_DFU,PM_RUN_CYC,PM_CMPLU_STALL_FXLONG,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CMPLU_STALL_SLB,PM_CMPLU_STALL_LRQ_FULL,PM_RUN_CYC,PM_CMPLU_STALL_BRU,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RUN_CYC,PM_CMPLU_STALL_DCACHE_MISS,PM_CMPLU_STALL_VDPLONG,PM_CMPLU_STALL_ERAT_MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CMPLU_STALL_NESTED_TBEGIN,PM_CMPLU_STALL_VFXLONG,PM_CMPLU_STALL_DPLONG,PM_CMPLU_STALL_EIEIO,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LD_REF_L1,PM_CMPLU_STALL_STCX,PM_CMPLU_STALL_LSU_MFSPR,PM_CMPLU_STALL_LSAQ_ARB,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DISP_HELD,PM_CMPLU_STALL_NTC_FLUSH,PM_RUN_CYC,PM_CMPLU_STALL_VDP,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_FLUSH_DISP,PM_CMPLU_STALL_TLBIE,PM_ICT_NOSLOT_IC_L3,PM_ICT_NOSLOT_IC_L3MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_ICT_NOSLOT_CYC,PM_ICT_NOSLOT_IC_MISS,PM_ICT_NOSLOT_BR_MPRED_ICMISS,PM_ICT_NOSLOT_BR_MPRED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_ICT_NOSLOT_DISP_HELD_TBEGIN,PM_ICT_NOSLOT_DISP_HELD_ISSQ,PM_ICT_NOSLOT_DISP_HELD_HB_FULL,PM_ICT_NOSLOT_DISP_HELD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_NTC_ISSUE_HELD_DARQ_FULL,PM_NTC_ISSUE_HELD_ARB,PM_NTC_ISSUE_HELD_OTHER,PM_ICT_NOSLOT_DISP_HELD_SYNC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_1PLUS_PPC_CMPL,PM_NTC_FIN,PM_CMPLU_STALL_OTHER_CMPL,PM_INST_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CMPLU_STALL_FLUSH_ANY_THREAD,PM_CMPLU_STALL_LSU_FLUSH_NEXT,PM_CMPLU_STALL_NESTED_TEND,PM_CMPLU_STALL_MTFPSCR,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CMPLU_STALL_THRD,PM_RUN_CYC,PM_CMPLU_STALL_SPEC_FINISH,PM_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LD_REF_L1,PM_LD_MISS_L1_FIN,PM_LD_MISS_L1,PM_DATA_FROM_MEMORY,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DATA_FROM_L2,PM_DATA_FROM_L2MISS,PM_DATA_FROM_L3MISS,PM_DATA_FROM_L3,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DATA_FROM_ON_CHIP_CACHE,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM,PM_DATA_FROM_DMEM,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DATA_FROM_LL4,PM_DATA_FROM_RL4,PM_DATA_FROM_DL4,PM_DATA_FROM_OFF_CHIP_CACHE,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DATA_FROM_L2_NO_CONFLICT,PM_DATA_FROM_L2_MEPF,PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST,PM_DATA_FROM_L2_DISP_CONFLICT_OTHER,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DATA_FROM_L3_NO_CONFLICT,PM_DATA_FROM_L3_MEPF,PM_DATA_FROM_L3_DISP_CONFLICT,PM_DATA_FROM_L31_ECO_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DATA_FROM_RL2L3_SHR,PM_DATA_FROM_RL2L3_MOD,PM_DATA_FROM_DL2L3_SHR,PM_DATA_FROM_DL2L3_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DATA_FROM_L31_SHR,PM_DATA_FROM_L31_MOD,PM_DATA_FROM_L31_ECO_SHR,PM_DATA_FROM_L21_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DATA_FROM_L2MISS_MOD,PM_ST_FWD,PM_DATA_FROM_L21_SHR,PM_DATA_FROM_L3MISS_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_FROM_L2,PM_INST_FROM_L1,PM_INST_DISP,PM_INST_FROM_L3,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_FROM_L2MISS,PM_INST_FROM_MEMORY,PM_INST_FROM_L3MISS,PM_INST_FROM_OFF_CHIP_CACHE,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_FROM_LL4,PM_INST_FROM_RL4,PM_INST_FROM_DL4,PM_L1_ICACHE_RELOADED_ALL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_FROM_ON_CHIP_CACHE,PM_INST_FROM_LMEM,PM_INST_FROM_RMEM,PM_INST_FROM_DMEM,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_FROM_L31_SHR,PM_INST_FROM_L31_MOD,PM_INST_FROM_L21_SHR,PM_INST_FROM_L21_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_FROM_L2_NO_CONFLICT,PM_INST_FROM_L2_MEPF,PM_INST_FROM_L3_DISP_CONFLICT,PM_INST_FROM_L3MISS_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_FROM_L3_NO_CONFLICT,PM_INST_FROM_L3_MEPF,PM_INST_FROM_L31_ECO_SHR,PM_INST_FROM_L31_ECO_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_FROM_RL2L3_SHR,PM_INST_FROM_RL2L3_MOD,PM_INST_FROM_DL2L3_SHR,PM_INST_FROM_DL2L3_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_IPTEG_FROM_L2_NO_CONFLICT,PM_IPTEG_FROM_L2_MEPF,PM_IPTEG_FROM_L3_DISP_CONFLICT,PM_IPTEG_FROM_L3,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_IPTEG_FROM_L2,PM_IPTEG_FROM_L3_MEPF,PM_IPTEG_FROM_L31_ECO_SHR,PM_IPTEG_FROM_L31_ECO_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_IPTEG_FROM_L3_NO_CONFLICT,PM_IPTEG_FROM_L31_MOD,PM_IPTEG_FROM_L21_SHR,PM_IPTEG_FROM_L21_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_IPTEG_FROM_L31_SHR,PM_IPTEG_FROM_RL2L3_MOD,PM_IPTEG_FROM_DL2L3_SHR,PM_IPTEG_FROM_DL2L3_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_IPTEG_FROM_ON_CHIP_CACHE,PM_IPTEG_FROM_LMEM,PM_IPTEG_FROM_RMEM,PM_IPTEG_FROM_OFF_CHIP_CACHE,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_IPTEG_FROM_RL2L3_SHR,PM_IPTEG_FROM_RL4,PM_IPTEG_FROM_DL4,PM_IPTEG_FROM_DMEM,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_IPTEG_FROM_LL4,PM_IPTEG_FROM_MEMORY,PM_INST_CMPL,PM_IPTEG_FROM_L3MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_IPTEG_FROM_L2MISS,PM_MRK_DPTEG_FROM_RL2L3_MOD,PM_INST_CMPL,PM_MRK_DPTEG_FROM_L3,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DPTEG_FROM_L2_NO_CONFLICT,PM_DPTEG_FROM_L2_MEPF,PM_DPTEG_FROM_L3_DISP_CONFLICT,PM_DPTEG_FROM_L3,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DPTEG_FROM_L2,PM_DPTEG_FROM_L3_MEPF,PM_DPTEG_FROM_L31_ECO_SHR,PM_DPTEG_FROM_L31_ECO_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DPTEG_FROM_L3_NO_CONFLICT,PM_DPTEG_FROM_L31_MOD,PM_DPTEG_FROM_L21_SHR,PM_DPTEG_FROM_L21_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DPTEG_FROM_L31_SHR,PM_DPTEG_FROM_RL2L3_MOD,PM_DPTEG_FROM_DL2L3_SHR,PM_DPTEG_FROM_DL2L3_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DPTEG_FROM_ON_CHIP_CACHE,PM_DPTEG_FROM_LMEM,PM_DPTEG_FROM_RMEM,PM_DPTEG_FROM_OFF_CHIP_CACHE,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DPTEG_FROM_RL2L3_SHR,PM_DPTEG_FROM_RL4,PM_DPTEG_FROM_DL4,PM_DPTEG_FROM_DMEM,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DPTEG_FROM_LL4,PM_DPTEG_FROM_MEMORY,PM_INST_CMPL,PM_DPTEG_FROM_L3MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DPTEG_FROM_L2MISS,PM_MRK_DPTEG_FROM_L3_MEPF,PM_INST_CMPL,PM_VECTOR_FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RUN_CYC,PM_RUN_CYC,PM_RUN_CYC,PM_RADIX_PWC_MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RADIX_PWC_L2_PTE_FROM_L2,PM_RADIX_PWC_L1_PDE_FROM_L2,PM_RADIX_PWC_L4_PTE_FROM_L3MISS,PM_RADIX_PWC_L1_PDE_FROM_L3MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RADIX_PWC_L4_PTE_FROM_L2,PM_RADIX_PWC_L2_PDE_FROM_L2,PM_RADIX_PWC_L1_PDE_FROM_L3,PM_RADIX_PWC_L2_PTE_FROM_L3,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RADIX_PWC_L3_PDE_FROM_L3,PM_RADIX_PWC_L3_PDE_FROM_L2,PM_RADIX_PWC_L2_PDE_FROM_L3,PM_RADIX_PWC_L4_PTE_FROM_L3,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_XLATE_HPT_MODE,PM_RUN_CYC,PM_RUN_CYC,PM_RADIX_PWC_L2_PTE_FROM_L3MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_XLATE_RADIX_MODE,PM_RADIX_PWC_L3_PTE_FROM_L2,PM_RADIX_PWC_L3_PTE_FROM_L3,PM_RADIX_PWC_L3_PTE_FROM_L3MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU0_ERAT_HIT,PM_LSU1_ERAT_HIT,PM_LSU2_ERAT_HIT,PM_LSU3_ERAT_HIT,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_TABLEWALK_CYC,PM_LS0_PTE_TABLEWALK_CYC,PM_LS1_PTE_TABLEWALK_CYC,PM_RUN_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RUN_CYC,PM_IERAT_RELOAD_4K,PM_IERAT_RELOAD_64K,PM_RUN_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RUN_CYC,PM_DERAT_MISS_64K,PM_PTESYNC,PM_IERAT_RELOAD_16M,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_IERAT_RELOAD,PM_DSLB_MISS,PM_ISLB_MISS,PM_XLATE_MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_TLB_HIT,PM_TLB_MISS,PM_TLBIE_FIN,PM_ITLB_MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DERAT_MISS_4K,PM_RUN_CYC,PM_RUN_CYC,PM_RUN_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_SNOOP_TLBIE,PM_TABLEWALK_CYC_PREF,PM_DTLB_MISS,PM_EAT_FORCE_MISPRED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DPTEG_FROM_L2_NO_CONFLICT,PM_INST_CMPL,PM_MRK_DPTEG_FROM_L3_DISP_CONFLICT,PM_MRK_DPTEG_FROM_L31_ECO_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DPTEG_FROM_L2,PM_MRK_DPTEG_FROM_MEMORY,PM_MRK_DPTEG_FROM_L31_ECO_SHR,PM_INST_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DPTEG_FROM_L3_NO_CONFLICT,PM_INST_CMPL,PM_MRK_DPTEG_FROM_L21_SHR,PM_MRK_DPTEG_FROM_OFF_CHIP_CACHE,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DPTEG_FROM_L31_SHR,PM_MRK_DPTEG_FROM_L2_MEPF,PM_INST_CMPL,PM_MRK_DPTEG_FROM_DMEM,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DPTEG_FROM_ON_CHIP_CACHE,PM_MRK_DPTEG_FROM_LMEM,PM_MRK_DPTEG_FROM_DL2L3_SHR,PM_INST_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DPTEG_FROM_LL4,PM_MRK_DPTEG_FROM_RL4,PM_MRK_DPTEG_FROM_DL4,PM_MRK_DPTEG_FROM_L21_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DPTEG_FROM_L2MISS,PM_MRK_DPTEG_FROM_L31_MOD,PM_INST_CMPL,PM_MRK_DPTEG_FROM_L3MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_L31_ECO_SHR_CYC,PM_MRK_DATA_FROM_L31_ECO_SHR,PM_MRK_DATA_FROM_DL2L3_MOD,PM_MRK_DATA_FROM_DL2L3_MOD_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST_CYC,PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST,PM_MRK_DATA_FROM_RL2L3_SHR,PM_MRK_DATA_FROM_RL2L3_SHR_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_DL2L3_SHR,PM_MRK_DATA_FROM_DL2L3_SHR_CYC,PM_MRK_DATA_FROM_RL4,PM_MRK_DATA_FROM_RL4_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_L2_NO_CONFLICT_CYC,PM_MRK_DATA_FROM_L2_NO_CONFLICT,PM_MRK_DATA_FROM_DMEM,PM_MRK_DATA_FROM_DMEM_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_L2_CYC,PM_MRK_DATA_FROM_L2,PM_MRK_ST_FWD,PM_INST_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_LL4,PM_MRK_DATA_FROM_LL4_CYC,PM_MRK_DATA_FROM_L31_ECO_MOD_CYC,PM_MRK_DATA_FROM_L31_ECO_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_DL4,PM_MRK_DATA_FROM_DL4_CYC,PM_MRK_DATA_FROM_L3_NO_CONFLICT,PM_MRK_DATA_FROM_L3_NO_CONFLICT_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_L3_DISP_CONFLICT,PM_MRK_DATA_FROM_L3_DISP_CONFLICT_CYC,PM_MRK_DATA_FROM_L2_MEPF_CYC,PM_MRK_DATA_FROM_L2_MEPF,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_MEMORY_CYC,PM_MRK_DATA_FROM_MEMORY,PM_INST_CMPL,PM_MRK_INST_FROM_L3MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_L21_SHR_CYC,PM_MRK_DATA_FROM_L21_SHR,PM_MRK_DATA_FROM_LMEM,PM_MRK_DATA_FROM_LMEM_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_RMEM,PM_MRK_DATA_FROM_RMEM_CYC,PM_MRK_DATA_FROM_L21_MOD_CYC,PM_MRK_DATA_FROM_L21_MOD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_L3_MEPF_CYC,PM_MRK_DATA_FROM_L3_MEPF,PM_INST_CMPL,PM_MRK_DCACHE_RELOAD_INTV,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_L31_MOD_CYC,PM_MRK_DATA_FROM_L31_MOD,PM_MRK_DATA_FROM_L31_SHR_CYC,PM_MRK_DATA_FROM_L31_SHR,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DPTEG_FROM_RL2L3_SHR,PM_INST_CMPL,PM_MRK_DATA_FROM_ON_CHIP_CACHE_CYC,PM_MRK_DATA_FROM_ON_CHIP_CACHE,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_OFF_CHIP_CACHE_CYC,PM_MRK_DATA_FROM_OFF_CHIP_CACHE,PM_INST_CMPL,PM_MRK_INST_TIMEO,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_RL2L3_MOD,PM_INST_CMPL,PM_MRK_DATA_FROM_L3_CYC,PM_MRK_DATA_FROM_L3,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_L2_TM_REQ_ABORT,PM_INST_CMPL,PM_MRK_DATA_FROM_L2MISS_CYC,PM_MRK_DATA_FROM_L2MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MRK_DATA_FROM_L3MISS_CYC,PM_MRK_DATA_FROM_L3MISS,PM_MRK_ST_CMPL_INT,PM_INST_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU_STCX,PM_LSU_NCST,PM_INST_CMPL,PM_VSU_NON_FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LS0_ERAT_MISS_PREF,PM_LS1_ERAT_MISS_PREF,PM_LS2_ERAT_MISS_PREF,PM_LS3_ERAT_MISS_PREF,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU0_STORE_REJECT,PM_LSU1_STORE_REJECT,PM_LSU2_STORE_REJECT,PM_LSU3_STORE_REJECT,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LS0_UNALIGNED_LD,PM_LS1_UNALIGNED_LD,PM_LS2_UNALIGNED_LD,PM_LS3_UNALIGNED_LD,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU0_FALSE_LHS,PM_LSU1_FALSE_LHS,PM_LSU2_FALSE_LHS,PM_LSU3_FALSE_LHS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU0_LDMX_FIN,PM_LSU1_LDMX_FIN,PM_LSU2_LDMX_FIN,PM_LSU3_LDMX_FIN,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LS0_DC_COLLISIONS,PM_LS1_DC_COLLISIONS,PM_LS2_DC_COLLISIONS,PM_LS3_DC_COLLISIONS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU0_SRQ_S0_VALID_CYC,PM_LSU0_LRQ_S0_VALID_CYC,PM_LSU0_1_LRQF_FULL_CYC,PM_LSU2_3_LRQF_FULL_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU0_TM_L1_HIT,PM_LSU1_TM_L1_HIT,PM_LSU2_TM_L1_HIT,PM_LSU3_TM_L1_HIT,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU0_TM_L1_MISS,PM_LSU1_TM_L1_MISS,PM_LSU2_TM_L1_MISS,PM_LSU3_TM_L1_MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LS0_TM_DISALLOW,PM_LS1_TM_DISALLOW,PM_LS2_TM_DISALLOW,PM_LS3_TM_DISALLOW,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU_STCX_FAIL,PM_STCX_SUCCESS_CMPL,PM_INST_CMPL,PM_DP_QP_FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU0_L1_CAM_CANCEL,PM_LSU1_L1_CAM_CANCEL,PM_LSU2_L1_CAM_CANCEL,PM_LSU3_L1_CAM_CANCEL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LS0_UNALIGNED_ST,PM_LS1_UNALIGNED_ST,PM_LS2_UNALIGNED_ST,PM_LS3_UNALIGNED_ST,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DARQ0_10_12_ENTRIES,PM_DARQ0_7_9_ENTRIES,PM_DARQ0_4_6_ENTRIES,PM_DARQ0_0_3_ENTRIES,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU_SRQ_FULL_CYC,PM_RUN_CYC,PM_L3_CO_MEPF,PM_SP_FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LMQ_MERGE,PM_LSU_LMQ_SRQ_EMPTY_CYC,PM_L1_DEMAND_WRITE,PM_NON_FMA_FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LD_L3MISS_PEND_CYC,PM_LMQ_EMPTY_CYC,PM_INST_CMPL,PM_SRQ_EMPTY_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_S2Q_FULL,PM_SRQ_SYNC_CYC,PM_LS0_LAUNCH_HELD_PREF,PM_LS1_LAUNCH_HELD_PREF,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RUN_CYC,PM_SHL_ST_DEP_CREATED,PM_SHL_CREATED,PM_MATH_FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_LSU_LMQ_FULL_CYC,PM_LSU0_LMQ_S0_VALID,PM_INST_CMPL,PM_SCALAR_FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_PF_MISS_L3,PM_L3_CO_MEM,PM_L3_PF_ON_CHIP_CACHE,PM_L3_PF_ON_CHIP_MEM,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_CO_MEPF,PM_L3_CO_L31,PM_L3_PF_OFF_CHIP_CACHE,PM_L3_PF_OFF_CHIP_MEM,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_SUSPENDED,PM_L3_CI_HIT,PM_L3_L2_CO_HIT,PM_L3_LAT_CI_HIT,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_SUSPENDED,PM_L3_CI_MISS,PM_L3_L2_CO_MISS,PM_L3_LAT_CI_MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_HIT,PM_L3_LD_HIT,PM_L3_CO_LCO,PM_SUSPENDED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_MISS,PM_L3_LD_MISS,PM_L3_CINJ,PM_L3_TRANS_PF,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_TM_SC_CO,PM_NON_TM_RST_SC,PM_SNP_TM_HIT_M,PM_RD_FORMING_SC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_TM_CAM_OVERFLOW,PM_TM_RST_SC,PM_SNP_TM_HIT_T,PM_RD_CLEARING_SC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_SUSPENDED,PM_L3_PF_HIT_L3,PM_L3_CO,PM_SN_HIT,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_WI_USAGE,PM_RD_HIT_PF,PM_SN_INVL,PM_SN_MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_P0_LCO_NO_DATA,PM_L3_P0_LCO_DATA,PM_L3_P0_CO_MEM,PM_L3_P0_CO_L31,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_P1_LCO_NO_DATA,PM_L3_P1_LCO_DATA,PM_L3_P1_CO_MEM,PM_L3_P1_CO_L31,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_SN_USAGE,PM_L3_PF_USAGE,PM_L3_SN0_BUSY,PM_L3_SN0_BUSY,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_CI_USAGE,PM_L3_RD_USAGE,PM_L3_CO0_BUSY,PM_L3_CO0_BUSY,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_P0_PF_RTY,PM_L3_P0_PF_RTY,PM_L3_P0_CO_RTY,PM_L3_P0_CO_RTY,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_P1_PF_RTY,PM_L3_P1_PF_RTY,PM_L3_P1_CO_RTY,PM_L3_P1_CO_RTY,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_P0_NODE_PUMP,PM_L3_P0_GRP_PUMP,PM_L3_P0_SYS_PUMP,PM_SUSPENDED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_P1_NODE_PUMP,PM_L3_P1_GRP_PUMP,PM_L3_P1_SYS_PUMP,PM_SUSPENDED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_LOC_GUESS_CORRECT,PM_L3_SYS_GUESS_CORRECT,PM_L3_GRP_GUESS_WRONG_LOW,PM_L3_SYS_GUESS_WRONG,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_GRP_GUESS_CORRECT,PM_L3_LOC_GUESS_WRONG,PM_L3_GRP_GUESS_WRONG_HIGH,PM_SUSPENDED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_P0_LCO_RTY,PM_L3_P2_LCO_RTY,PM_L3_PF0_BUSY,PM_L3_PF0_BUSY,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L3_P1_LCO_RTY,PM_L3_P3_LCO_RTY,PM_L3_RD0_BUSY,PM_L3_RD0_BUSY,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L2_LD,PM_L2_LD_MISS,PM_L2_INST,PM_L2_DISP_ALL_L2MISS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L2_ST,PM_L2_ST_MISS,PM_L2_INST_MISS,PM_ISIDE_MRU_TOUCH,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L2_CASTOUT_MOD,PM_L2_IC_INV,PM_L2_LD_DISP,PM_L2_ST_DISP,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L2_CASTOUT_SHR,PM_L2_DC_INV,PM_L2_LD_HIT,PM_L2_ST_HIT,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L2_RCLD_DISP,PM_L2_RCLD_DISP_FAIL_OTHER,PM_L2_RCST_DISP,PM_L2_RCST_DISP_FAIL_OTHER,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L2_RCLD_DISP_FAIL_ADDR,PM_DSIDE_MRU_TOUCH,PM_L2_RCST_DISP_FAIL_ADDR,PM_SUSPENDED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L2_SN_M_WR_DONE,PM_CO_TM_SC_FOOTPRINT,PM_L2_RC_ST_DONE,PM_L2_SN_M_RD_DONE,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CO_DISP_FAIL,PM_SUSPENDED,PM_L2_SN_SX_I_DONE,PM_L2_SN_M_WR_DONE,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L2_LOC_GUESS_CORRECT,PM_L2_GRP_GUESS_CORRECT,PM_L2_SYS_GUESS_CORRECT,PM_L2_CHIP_PUMP,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L2_LOC_GUESS_WRONG,PM_L2_GRP_GUESS_WRONG,PM_L2_SYS_GUESS_WRONG,PM_L2_GROUP_PUMP,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_SUSPENDED,PM_ISIDE_DISP_FAIL_ADDR,PM_L2_RTY_ST,PM_SUSPENDED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_ISIDE_DISP,PM_ISIDE_DISP_FAIL_OTHER,PM_L2_RTY_LD,PM_L2_SYS_PUMP,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_ST_CAUSED_FAIL,PM_TM_LD_CONF,PM_TM_ST_CONF,PM_TM_CAP_OVERFLOW,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_TM_LD_CAUSED_FAIL,PM_TM_FAV_CAUSED_FAIL,PM_TM_ST_CAUSED_FAIL,PM_SUSPENDED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RC0_BUSY,PM_RC0_BUSY,PM_CO0_BUSY,PM_CO0_BUSY,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_RC_USAGE,PM_CO_USAGE,PM_SN_USAGE,PM_SUSPENDED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_SN0_BUSY,PM_SN0_BUSY,PM_SUSPENDED,PM_SUSPENDED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_L1PF_L2MEMACC,PM_ISIDE_L2MEMACC,PM_SUSPENDED,PM_SUSPENDED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DISP_HELD_TBEGIN,PM_CLB_HELD,PM_DISP_STARVED,PM_DISP_CLB_HELD_BAL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DISP_CLB_HELD_SB,PM_DISP_CLB_HELD_TLBIE,PM_TM_OUTER_TBEGIN,PM_TM_OUTER_TEND,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_TM_NESTED_TEND,PM_TM_TABORT_TRECLAIM,PM_TM_FAV_TBEGIN,PM_TM_NON_FAV_TBEGIN,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_TM_NESTED_TBEGIN,PM_TM_TSUSPEND,PM_TM_TRESUME,PM_TM_FAIL_FOOTPRINT_OVERFLOW,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_TM_FAIL_CONF_NON_TM,PM_TM_FAIL_CONF_TM,PM_TM_FAIL_SELF,PM_NON_MATH_FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_TMA_REQ_L2,PM_TM_FAIL_TLBIE,PM_TM_FAIL_TX_CONFLICT,PM_TM_FAIL_NON_TX_CONFLICT,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_TM_TRANS_RUN_CYC,PM_TM_TX_PASS_RUN_CYC,PM_TM_TRANS_RUN_INST,PM_RUN_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_ISU3_ISS_HOLD_ALL,PM_ISU0_ISS_HOLD_ALL,PM_ISU2_ISS_HOLD_ALL,PM_ISU1_ISS_HOLD_ALL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DC_PREF_FUZZY_CONF,PM_DC_PREF_CONS_ALLOC,PM_DC_DEALLOC_NO_CONF,PM_DC_PREF_XCONS_ALLOC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_THRD_PRIO_6_7_CYC,PM_THRD_PRIO_0_1_CYC,PM_THRD_PRIO_2_3_CYC,PM_THRD_PRIO_4_5_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DECODE_HOLD_ICT_FULL,PM_RUN_CYC,PM_RUN_CYC,PM_RUN_CYC,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_STOP_FETCH_PENDING_CYC,PM_DECODE_FUSION_CONST_GEN,PM_DECODE_FUSION_LD_ST_DISP,PM_IC_DEMAND_L2_BR_REDIRECT,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_IC_INVALIDATE,PM_IC_MISS_ICBI,PM_IC_RELOAD_PRIVATE,PM_IC_DEMAND_L2_BHT_REDIRECT,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_BANK_CONFLICT,PM_LSU_REJECT_ERAT_MISS,PM_LSU_REJECT_LMQ_FULL,PM_LSU_REJECT_LHS,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_EAT_FULL_CYC,PM_LRQ_REJECT,PM_DARQ_STORE_XMIT,PM_DARQ_STORE_REJECT,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_IC_DEMAND_CYC,PM_IC_DEMAND_REQ,PM_IBUF_FULL_CYC,PM_INST_IMC_MATCH_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MEM_READ,PM_CYC,PM_MEM_RWITM,PM_MEM_CO,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_STALL_END_ICT_EMPTY,PM_ICT_EMPTY_CYC,PM_DATA_TABLEWALK_CYC,PM_IC_MISS_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MEM_LOC_THRESH_IFU,PM_HV_CYC,PM_RUN_CYC,PM_PROBE_NOP_DISP,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_MEM_LOC_THRESH_LSU_MED,PM_NTC_ALL_FIN,PM_NEST_REF_CLK,PM_MEM_LOC_THRESH_LSU_HIGH,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_CHIP_PUMP_CPRED,PM_GRP_PUMP_CPRED,PM_SYS_PUMP_CPRED,PM_SYS_PUMP_MPRED_RTY,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_GRP_PUMP_MPRED_RTY,PM_GRP_PUMP_MPRED,PM_SYS_PUMP_MPRED,PM_PUMP_MPRED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_PUMP_CPRED,PM_CYC,PM_CYC,PM_1FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DATA_CHIP_PUMP_CPRED,PM_DATA_GRP_PUMP_CPRED,PM_DATA_SYS_PUMP_CPRED,PM_DATA_SYS_PUMP_MPRED_RTY,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DATA_GRP_PUMP_MPRED_RTY,PM_DATA_GRP_PUMP_MPRED,PM_DATA_SYS_PUMP_MPRED,PM_DATA_PUMP_MPRED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_DATA_PUMP_CPRED,PM_CYC,PM_CYC,PM_2FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_CHIP_PUMP_CPRED,PM_INST_GRP_PUMP_CPRED,PM_INST_SYS_PUMP_CPRED,PM_INST_SYS_PUMP_MPRED_RTY,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_GRP_PUMP_MPRED_RTY,PM_INST_GRP_PUMP_MPRED,PM_INST_SYS_PUMP_MPRED,PM_INST_PUMP_MPRED,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_PUMP_CPRED,PM_CYC,PM_CYC,PM_4FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_CMPL,PM_MRK_NTC_CYC,PM_MRK_DPTEG_FROM_RMEM,PM_8FLOP_CMPL,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_CMPL,PM_DARQ1_10_12_ENTRIES,PM_ISQ_0_8_ENTRIES,PM_ISQ_36_44_ENTRIES,PM_RUN_INST_CMPL,PM_RUN_CYC
  e[${#e[*]}]=PM_INST_CMPL,PM_DARQ1_7_9_ENTRIES,PM_DARQ1_4_6_ENTRIES,PM_DARQ1_0_3_ENTRIES,PM_RUN_INST_CMPL,PM_RUN_CYC
fi

for events in ${e[*]}; do
  perf stat -e $events --no-big-num --field-separator=: $@
done
