/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [18:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [32:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_1z[0] & celloutsig_1_0z[5]);
  assign celloutsig_0_8z = ~(celloutsig_0_0z & celloutsig_0_3z);
  assign celloutsig_0_14z = ~(celloutsig_0_5z & celloutsig_0_0z);
  assign celloutsig_1_11z = !(celloutsig_1_6z ? celloutsig_1_3z : celloutsig_1_9z[1]);
  assign celloutsig_0_11z = !(celloutsig_0_9z[2] ? celloutsig_0_10z[0] : celloutsig_0_2z[1]);
  assign celloutsig_0_16z = !(celloutsig_0_9z[2] ? celloutsig_0_1z[0] : celloutsig_0_5z);
  assign celloutsig_0_19z = !(celloutsig_0_11z ? celloutsig_0_0z : celloutsig_0_12z[5]);
  assign celloutsig_0_22z = ~(celloutsig_0_19z | celloutsig_0_12z[12]);
  assign celloutsig_0_35z = ~celloutsig_0_17z[9];
  assign celloutsig_1_8z = ~celloutsig_1_7z[27];
  assign celloutsig_1_17z = ~celloutsig_1_3z;
  assign celloutsig_0_6z = ~in_data[43];
  assign celloutsig_1_3z = ~((celloutsig_1_0z[8] | in_data[115]) & celloutsig_1_1z[2]);
  assign celloutsig_1_7z = in_data[130:98] / { 1'h1, in_data[181:158], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_0z[12:10], celloutsig_1_4z } / { 1'h1, celloutsig_1_9z[1:0], celloutsig_1_11z };
  assign celloutsig_0_27z = in_data[57:54] <= { celloutsig_0_9z, celloutsig_0_22z };
  assign celloutsig_0_39z = ! { celloutsig_0_26z[2], celloutsig_0_2z };
  assign celloutsig_1_4z = ! { in_data[169:158], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_14z = ! { celloutsig_1_12z[2:0], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_7z = ! { in_data[53:51], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[53:51] || in_data[24:22];
  assign celloutsig_1_2z = { in_data[148:134], celloutsig_1_1z, celloutsig_1_1z } || { celloutsig_1_0z[6:0], celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_0z & ~(celloutsig_0_1z[2]);
  assign celloutsig_0_18z = celloutsig_0_10z[5] & ~(celloutsig_0_5z);
  assign celloutsig_0_23z = celloutsig_0_13z & ~(celloutsig_0_6z);
  assign celloutsig_1_5z = in_data[119:113] % { 1'h1, in_data[163:158] };
  assign celloutsig_0_25z = { celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_22z } % { 1'h1, celloutsig_0_24z[8:6] };
  assign celloutsig_0_34z = celloutsig_0_17z[14:12] * celloutsig_0_9z;
  assign celloutsig_0_38z = { celloutsig_0_35z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_29z, celloutsig_0_34z } * celloutsig_0_4z[10:2];
  assign celloutsig_0_1z = in_data[10:7] * in_data[94:91];
  assign celloutsig_0_2z = celloutsig_0_1z[3] ? in_data[42:29] : in_data[40:27];
  assign celloutsig_1_1z = - celloutsig_1_0z[8:6];
  assign celloutsig_0_12z = - { in_data[51:43], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_17z = - { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_26z[6:3], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_28z } !== { celloutsig_0_12z[10:2], celloutsig_0_9z };
  assign celloutsig_1_0z = ~ in_data[118:105];
  assign celloutsig_0_24z = ~ { celloutsig_0_17z[13:2], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_1_18z = | { celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_5z = | { celloutsig_0_3z, celloutsig_0_1z, in_data[10:9], celloutsig_0_0z };
  assign celloutsig_0_13z = | { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_28z = | in_data[16:4];
  assign celloutsig_0_4z = in_data[79:69] ~^ { in_data[30:24], celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_7z[3], celloutsig_1_8z, celloutsig_1_8z } ~^ { in_data[152], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_10z = { celloutsig_0_1z[0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_8z } ~^ { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_17z[10], celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_13z } ~^ celloutsig_0_15z;
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 3'h0;
    else if (out_data[96]) celloutsig_0_9z = { celloutsig_0_2z[6], celloutsig_0_0z, celloutsig_0_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_15z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_12z[9:6], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_11z };
  assign { out_data[100:96], out_data[114:113], out_data[111:101] } = { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_0z[13:12], celloutsig_1_0z[10:0] } ~^ { celloutsig_1_5z[2:0], celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_0z[4], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z[6:3] };
  assign { out_data[128], out_data[112], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_0z[11], celloutsig_0_38z, celloutsig_0_39z };
endmodule
