# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../0417RISC-V-Multi-Cycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/ControlUnit.sv" \
"../../../../0417RISC-V-Multi-Cycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/DataPath.sv" \
"../../../../0417RISC-V-Multi-Cycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/RV32I_Core.sv" \
"../../../../0417RISC-V-Multi-Cycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/ram.sv" \
"../../../../0417RISC-V-Multi-Cycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/rom.sv" \
"../../../../0417RISC-V-Multi-Cycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/MCU.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
