# do Sixteen_Bit_CPU.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:28:52 on Jul 12,2020
# vlog -work work Sixteen_Bit_CPU.vo 
# -- Compiling module Sixteen_Bit_CPU
# 
# Top level modules:
# 	Sixteen_Bit_CPU
# End time: 23:28:53 on Jul 12,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:28:53 on Jul 12,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Sixteen_Bit_CPU_vlg_sample_tst
# -- Compiling module Sixteen_Bit_CPU_vlg_check_tst
# -- Compiling module Sixteen_Bit_CPU_vlg_vec_tst
# 
# Top level modules:
# 	Sixteen_Bit_CPU_vlg_vec_tst
# End time: 23:28:53 on Jul 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "Sixteen_Bit_CPU.do" 
# Start time: 23:28:53 on Jul 12,2020
# Loading work.Sixteen_Bit_CPU_vlg_vec_tst
# Loading work.Sixteen_Bit_CPU
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading work.Sixteen_Bit_CPU_vlg_sample_tst
# Loading work.Sixteen_Bit_CPU_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : Waveform.vwf.vt(1118)
#    Time: 1 us  Iteration: 0  Instance: /Sixteen_Bit_CPU_vlg_vec_tst/tb_out
# End time: 23:28:53 on Jul 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
