INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module comp_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/PG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG_tb
