INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/ip/program_memory/program_memory_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_memory
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/decode4_pc_statck.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decode4_pc_statck'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/decode4alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decode4alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/mux_outputs_from_alu_spm_input_ports.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_outputs_from_alu_spm_input_ports'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/imports/new/op_codes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/ram32m_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram32m_behav'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/sel_of_2nd_op_to_alu_and_port_id.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sel_of_2nd_op_to_alu_and_port_id'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/sel_of_out_port_value.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sel_of_out_port_value'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/shift_and_rotate_operations.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_and_rotate_operations'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/spm_with_output_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spm_with_output_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/two_banks_of_16_gp_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_banks_of_16_gp_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/x12_bit_program_address_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'x12_bit_program_address_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/arith_and_logic_operations.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'arith_and_logic_operations'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/decode4_strobes_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decode4_strobes_enables'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flags'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/register_bank_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_bank_control'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/stack.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stack'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/imports/new/zipi8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zipi8'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sim_1/new/test_zipi8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_zipi8'
