--------------- Build Started: 02/12/2019 16:41:21 Project: Motor Board, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\austc\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\Motor Board.cydsn\Motor Board.cyprj" -d CY8C4248AZI-L485 -s "C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\Motor Board.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (Clock_PWM's accuracy range '20 MHz +/- 0.2%, (19.96 MHz - 20.04 MHz)' is not within the specified tolerance range '24 MHz +/- 5%, (22.8 MHz - 25.2 MHz)'.).
 * C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\Motor Board.cydsn\Motor Board.cydwr (Clock_PWM)
 * C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\Motor Board.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_PWM)
ADD: sdb.M0061: information: Info from component: ADC_SAR_Seq_1. The actual sample rate (156250 SPS) differs from the desired sample rate (166666 SPS) due to the clock configuration in the DWR.
 * C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\Motor Board.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_Seq_1)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Skipped: 02/12/2019 16:41:43 ---------------
