#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Apr  7 22:11:32 2025
# Process ID         : 9283
# Current directory  : /home/emre/projectZed
# Command line       : vivado projectZed.xpr
# Log file           : /home/emre/projectZed/vivado.log
# Journal file       : /home/emre/projectZed/vivado.jou
# Running On         : emre-Ubuntu
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 7 7840HS with Radeon 780M Graphics
# CPU Frequency      : 1396.875 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14318 MB
# Swap memory        : 4294 MB
# Total Virtual      : 18613 MB
# Available Virtual  : 13827 MB
#-----------------------------------------------------------
start_gui
open_project projectZed.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/Documents/zynq_ai'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/Documents/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
update_compile_order -fileset sources_1
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- user.org:user:custom_fifo:1.0 - custom_fifo_0
Adding component instance block -- xilinx_finn:finn:StreamingDataflowPartition_1:1.0 - StreamingDataflowPar_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Successfully read diagram <design_1> from block design file </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
set_property CONFIG.CONST_VAL {1} [get_bd_cells xlconstant_0]
endgroup
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/emre/projectZed/projectZed.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/emre/projectZed/projectZed.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_periph/s00_couplers/auto_pc .
Exporting to file /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3570e232ad8c4e2d to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 3570e232ad8c4e2d; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f4703e495c6b9c4e to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = f4703e495c6b9c4e; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1a1913c1f21d1d75 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 1a1913c1f21d1d75; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 89f73d8299260b5f to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_periph_imp_auto_pc_0, cache-ID = 89f73d8299260b5f; cache size = 9.490 MB.
[Mon Apr  7 22:16:48 2025] Launched synth_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/synth_1/runme.log
[Mon Apr  7 22:16:49 2025] Launched impl_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8584.984 ; gain = 218.062 ; free physical = 3992 ; free virtual = 12029
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8584.984 ; gain = 0.000 ; free physical = 3890 ; free virtual = 12046
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8584.984 ; gain = 0.000 ; free physical = 3805 ; free virtual = 11961
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9059.285 ; gain = 0.000 ; free physical = 3290 ; free virtual = 11446
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9059.285 ; gain = 0.000 ; free physical = 3286 ; free virtual = 11442
Read PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9069.285 ; gain = 10.000 ; free physical = 3278 ; free virtual = 11434
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9069.285 ; gain = 0.000 ; free physical = 3278 ; free virtual = 11434
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9069.285 ; gain = 0.000 ; free physical = 3278 ; free virtual = 11434
Read Physdb Files: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.17 . Memory (MB): peak = 9069.285 ; gain = 10.000 ; free physical = 3278 ; free virtual = 11434
Restored from archive | CPU: 0.210000 secs | Memory: 7.463501 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.17 . Memory (MB): peak = 9069.285 ; gain = 10.000 ; free physical = 3278 ; free virtual = 11434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9069.285 ; gain = 0.000 ; free physical = 3278 ; free virtual = 11434
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 9431.867 ; gain = 846.883 ; free physical = 2907 ; free virtual = 11067
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/opt/Xilinx/Vivado/2024.2/data/embeddedsw) loading 0 seconds
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tdata] [get_bd_pins custom_fifo_0/s_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin </StreamingDataflowPar_0/m_axis_0_tdata> is being overridden by the user with net <StreamingDataflowPar_0_m_axis_0_tdata>. This pin will not be connected as a part of interface connection <m_axis_0>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/s_axis_tdata> is being overridden by the user with net <StreamingDataflowPar_0_m_axis_0_tdata>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tvalid] [get_bd_pins custom_fifo_0/s_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </StreamingDataflowPar_0/m_axis_0_tvalid> is being overridden by the user with net <StreamingDataflowPar_0_m_axis_0_tvalid>. This pin will not be connected as a part of interface connection <m_axis_0>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/s_axis_tvalid> is being overridden by the user with net <StreamingDataflowPar_0_m_axis_0_tvalid>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tready] [get_bd_pins custom_fifo_0/s_axis_tready]
WARNING: [BD 41-1306] The connection to interface pin </StreamingDataflowPar_0/m_axis_0_tready> is being overridden by the user with net <custom_fifo_0_s_axis_tready>. This pin will not be connected as a part of interface connection <m_axis_0>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/s_axis_tready> is being overridden by the user with net <custom_fifo_0_s_axis_tready>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/emre/projectZed/projectZed.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/emre/projectZed/projectZed.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
WARNING: [BD 41-1271] The connection to the pin: /StreamingDataflowPar_0/m_axis_0_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: StreamingDataflowPar_0_m_axis_0 
WARNING: [BD 41-1271] The connection to the pin: /custom_fifo_0/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: StreamingDataflowPar_0_m_axis_0 
WARNING: [BD 41-1271] The connection to the pin: /StreamingDataflowPar_0/m_axis_0_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: StreamingDataflowPar_0_m_axis_0 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_periph/s00_couplers/auto_pc .
Exporting to file /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3570e232ad8c4e2d to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 3570e232ad8c4e2d; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f4703e495c6b9c4e to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = f4703e495c6b9c4e; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1a1913c1f21d1d75 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 1a1913c1f21d1d75; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 89f73d8299260b5f to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_periph_imp_auto_pc_0, cache-ID = 89f73d8299260b5f; cache size = 9.490 MB.
[Mon Apr  7 22:27:05 2025] Launched synth_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/synth_1/runme.log
[Mon Apr  7 22:27:05 2025] Launched impl_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10127.543 ; gain = 159.902 ; free physical = 2481 ; free virtual = 10713
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa
delete_bd_objs [get_bd_nets StreamingDataflowPar_0_m_axis_0_tdata]
delete_bd_objs [get_bd_nets custom_fifo_0_s_axis_tready]
delete_bd_objs [get_bd_nets StreamingDataflowPar_0_m_axis_0_tvalid]
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/emre/projectZed/projectZed.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/emre/projectZed/projectZed.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_periph/s00_couplers/auto_pc .
Exporting to file /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3570e232ad8c4e2d to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 3570e232ad8c4e2d; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f4703e495c6b9c4e to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = f4703e495c6b9c4e; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1a1913c1f21d1d75 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 1a1913c1f21d1d75; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 89f73d8299260b5f to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_periph_imp_auto_pc_0, cache-ID = 89f73d8299260b5f; cache size = 9.490 MB.
[Mon Apr  7 22:31:49 2025] Launched synth_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/synth_1/runme.log
[Mon Apr  7 22:31:49 2025] Launched impl_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10361.371 ; gain = 177.910 ; free physical = 2349 ; free virtual = 10604
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa
delete_bd_objs [get_bd_nets custom_fifo_0_m_axis_tdata] [get_bd_nets xlconstant_0_dout] [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_nets custom_fifo_0_m_axis_tvalid] [get_bd_nets custom_fifo_0_m_axis_tlast] [get_bd_nets axi_dma_0_s_axis_s2mm_tready] [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0] [get_bd_cells custom_fifo_0]
connect_bd_intf_net [get_bd_intf_pins StreamingDataflowPar_0/m_axis_0] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/emre/projectZed/projectZed.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/emre/projectZed/projectZed.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXIS_S2MM_TDATA_WIDTH(32) on '/axi_dma_0' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXIS_S2MM_TDATA_WIDTH(32) on '/axi_dma_0' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXIS_S2MM_TDATA_WIDTH(32) on '/axi_dma_0' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXIS_S2MM_TDATA_WIDTH(32) on '/axi_dma_0' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXIS_S2MM_TDATA_WIDTH(32) on '/axi_dma_0' with propagated value(8). Command ignored
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axi_dma_0/S_AXIS_S2MM(4) and /StreamingDataflowPar_0/m_axis_0(1)
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_dma_0/s_axis_s2mm_tdata'(32) to pin: '/StreamingDataflowPar_0/m_axis_0_tdata'(8) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_dma_0/s_axis_s2mm_tdata'(32) to pin: '/StreamingDataflowPar_0/m_axis_0_tdata'(8) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_periph/s00_couplers/auto_pc .
Exporting to file /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3570e232ad8c4e2d to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 3570e232ad8c4e2d; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f4703e495c6b9c4e to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = f4703e495c6b9c4e; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1a1913c1f21d1d75 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 1a1913c1f21d1d75; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 89f73d8299260b5f to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_periph_imp_auto_pc_0, cache-ID = 89f73d8299260b5f; cache size = 9.490 MB.
[Mon Apr  7 23:20:57 2025] Launched synth_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/synth_1/runme.log
[Mon Apr  7 23:20:57 2025] Launched impl_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10519.207 ; gain = 129.910 ; free physical = 1833 ; free virtual = 10134
delete_bd_objs [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0]'
delete_bd_objs [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0]'
delete_bd_objs [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:custom_fifo:1.0 custom_fifo_0
endgroup
set_property location {5 1933 342} [get_bd_cells custom_fifo_0]
set_property location {5 1846 349} [get_bd_cells custom_fifo_0]
connect_bd_intf_net [get_bd_intf_pins StreamingDataflowPar_0/m_axis_0] [get_bd_intf_pins custom_fifo_0/s_axis]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconstant:1.0 for the IP type xilinx.com:ip:xlconstant:1.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconstant:1.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
endgroup
set_property location {2 648 479} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tkeep]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tkeep> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
startgroup
set_property -dict [list \
  CONFIG.CONST_VAL {15} \
  CONFIG.CONST_WIDTH {4} \
] [get_bd_cells xlconstant_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconstant:1.0 for the IP type xilinx.com:ip:xlconstant:1.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconstant:1.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
endgroup
set_property location {1 294 617} [get_bd_cells xlconstant_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconcat:1.0 for the IP type xilinx.com:ip:xlconcat:2.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconcat:2.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
endgroup
set_property CONFIG.CONST_WIDTH {24} [get_bd_cells xlconstant_1]
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list \
  CONFIG.IN0_WIDTH {8} \
  CONFIG.IN1_WIDTH {24} \
] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xlconcat_0/In1]
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tdata]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tdata> is being overridden by the user with net <xlconcat_0_dout>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
startgroup
set_property CONFIG.OUT_DATA_WIDTH {8} [get_bd_cells custom_fifo_0]
endgroup
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tdata] [get_bd_pins xlconcat_0/In0]
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tdata> is being overridden by the user with net <custom_fifo_0_m_axis_tdata>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tlast] [get_bd_pins axi_dma_0/s_axis_s2mm_tlast]
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tlast> is being overridden by the user with net <custom_fifo_0_m_axis_tlast>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tlast> is being overridden by the user with net <custom_fifo_0_m_axis_tlast>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tvalid] [get_bd_pins axi_dma_0/s_axis_s2mm_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tvalid> is being overridden by the user with net <custom_fifo_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tvalid> is being overridden by the user with net <custom_fifo_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tready] [get_bd_pins axi_dma_0/s_axis_s2mm_tready]
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tready> is being overridden by the user with net <axi_dma_0_s_axis_s2mm_tready>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tready> is being overridden by the user with net <axi_dma_0_s_axis_s2mm_tready>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins custom_fifo_0/rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins custom_fifo_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
endgroup
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
set_property -dict [list \
  CONFIG.C_NUM_MONITOR_SLOTS {4} \
  CONFIG.C_TRIGOUT_EN {false} \
] [get_bd_cells system_ila_0]
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S01_AXI]
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_2_AXI] [get_bd_intf_pins system_ila_0/SLOT_3_AXI]
delete_bd_objs [get_bd_intf_nets Conn]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_2_AXI] -boundary_type upper [get_bd_intf_pins axi_periph/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_3_AXI] [get_bd_intf_pins system_ila_0/SLOT_2_AXI]
delete_bd_objs [get_bd_intf_nets axi_periph_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_1_AXI] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_periph/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_2_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_net [get_bd_pins system_ila_0/clk] [get_bd_pins xlconcat_0/dout]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins system_ila_0/clk] [get_bd_pins xlconcat_0/dout]'
connect_bd_net [get_bd_pins system_ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins system_ila_0/resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
startgroup
set_property CONFIG.C_NUM_MONITOR_SLOTS {3} [get_bd_cells system_ila_0]
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
endgroup
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/emre/projectZed/projectZed.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/emre/projectZed/projectZed.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_2_AXI_rid'(1) to pin: '/processing_system7_0/S_AXI_HP0_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_2_AXI_bid'(1) to pin: '/processing_system7_0/S_AXI_HP0_BID'(6) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_2_AXI_rid'(1) to pin: '/processing_system7_0/S_AXI_HP0_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_2_AXI_bid'(1) to pin: '/processing_system7_0/S_AXI_HP0_BID'(6) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_periph/s00_couplers/auto_pc .
Exporting to file /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_custom_fifo_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_system_ila_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3570e232ad8c4e2d to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 3570e232ad8c4e2d; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f4703e495c6b9c4e to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = f4703e495c6b9c4e; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1a1913c1f21d1d75 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 1a1913c1f21d1d75; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 89f73d8299260b5f to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_periph_imp_auto_pc_0, cache-ID = 89f73d8299260b5f; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_fifo_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cfa378491c75b7d1 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/c/f/cfa378491c75b7d1/design_1_custom_fifo_0_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0/design_1_custom_fifo_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0/design_1_custom_fifo_0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/c/f/cfa378491c75b7d1/design_1_custom_fifo_0_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0/design_1_custom_fifo_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0/design_1_custom_fifo_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/c/f/cfa378491c75b7d1/design_1_custom_fifo_0_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0/design_1_custom_fifo_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0/design_1_custom_fifo_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/c/f/cfa378491c75b7d1/design_1_custom_fifo_0_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0/design_1_custom_fifo_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0/design_1_custom_fifo_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/c/f/cfa378491c75b7d1/design_1_custom_fifo_0_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0/design_1_custom_fifo_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0/design_1_custom_fifo_0_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_custom_fifo_0_0, cache-ID = cfa378491c75b7d1; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_0
[Mon Apr  7 23:35:51 2025] Launched design_1_system_ila_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_system_ila_0_0_synth_1: /home/emre/projectZed/projectZed.runs/design_1_system_ila_0_0_synth_1/runme.log
synth_1: /home/emre/projectZed/projectZed.runs/synth_1/runme.log
[Mon Apr  7 23:35:51 2025] Launched impl_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 10999.133 ; gain = 46.883 ; free physical = 1900 ; free virtual = 9909
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
set_property PROGRAM.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_0/inst/ila_lib' at location 'uuid_CD4C83C823A6596D99AD09BE1335C6B0' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_0/inst/ila_lib' at location 'uuid_CD4C83C823A6596D99AD09BE1335C6B0' from probes file, since it cannot be found on the programmed device.
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server -url localhost:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248B4ABB4]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248B4ABB4]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
set_property PROGRAM.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_0/inst/ila_lib' at location 'uuid_CD4C83C823A6596D99AD09BE1335C6B0' from probes file, since it cannot be found on the programmed device.
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells system_ila_0]
delete_bd_objs [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0] [get_bd_nets axi_dma_0_s_axis_s2mm_tready] [get_bd_nets custom_fifo_0_m_axis_tvalid] [get_bd_nets custom_fifo_0_m_axis_tdata] [get_bd_nets custom_fifo_0_m_axis_tlast] [get_bd_cells custom_fifo_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:custom_fifo:1.0 custom_fifo_0
endgroup
set_property location {5 1722 344} [get_bd_cells custom_fifo_0]
connect_bd_intf_net [get_bd_intf_pins StreamingDataflowPar_0/m_axis_0] [get_bd_intf_pins custom_fifo_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins custom_fifo_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins custom_fifo_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins custom_fifo_0/rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_m_axis_mm2s_tdata_width {32} \
  CONFIG.c_mm2s_burst_size {16} \
  CONFIG.c_s2mm_burst_size {16} \
] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /StreamingDataflowPar_0/s_axis_0(1) and /axi_dma_0/M_AXIS_MM2S(4)
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
validate_bd_design -force
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /StreamingDataflowPar_0/s_axis_0(1) and /axi_dma_0/M_AXIS_MM2S(4)
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/emre/projectZed/projectZed.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/emre/projectZed/projectZed.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_axi_dma_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/StreamingDataflowPar_0/s_axis_0_tdata'(8) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/StreamingDataflowPar_0/s_axis_0_tdata'(8) to pin: '/axi_dma_0/m_axis_mm2s_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_periph/s00_couplers/auto_pc .
Exporting to file /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_custom_fifo_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3570e232ad8c4e2d to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 3570e232ad8c4e2d; cache size = 27.472 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f4703e495c6b9c4e to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = f4703e495c6b9c4e; cache size = 27.472 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1a1913c1f21d1d75 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 1a1913c1f21d1d75; cache size = 27.472 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 89f73d8299260b5f to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_periph_imp_auto_pc_0, cache-ID = 89f73d8299260b5f; cache size = 27.472 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_fifo_0_1
[Mon Apr  7 23:49:42 2025] Launched design_1_axi_dma_0_1_synth_1, design_1_custom_fifo_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dma_0_1_synth_1: /home/emre/projectZed/projectZed.runs/design_1_axi_dma_0_1_synth_1/runme.log
design_1_custom_fifo_0_1_synth_1: /home/emre/projectZed/projectZed.runs/design_1_custom_fifo_0_1_synth_1/runme.log
synth_1: /home/emre/projectZed/projectZed.runs/synth_1/runme.log
[Mon Apr  7 23:49:42 2025] Launched impl_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12601.426 ; gain = 157.906 ; free physical = 1901 ; free virtual = 9286
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
startgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_m_axis_mm2s_tdata_width {8} \
  CONFIG.c_mm2s_burst_size {2} \
  CONFIG.c_s2mm_burst_size {2} \
] [get_bd_cells axi_dma_0]
endgroup
delete_bd_objs [get_bd_intf_nets custom_fifo_0_m_axis]
startgroup
set_property CONFIG.OUT_DATA_WIDTH {8} [get_bd_cells custom_fifo_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconstant:1.0 for the IP type xilinx.com:ip:xlconstant:1.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconstant:1.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
endgroup
set_property -dict [list \
  CONFIG.CONST_VAL {15} \
  CONFIG.CONST_WIDTH {4} \
] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tkeep]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tkeep> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconstant:1.0 for the IP type xilinx.com:ip:xlconstant:1.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconstant:1.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
endgroup
validate_bd_design
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
set_property -dict [list \
  CONFIG.CONST_VAL {0} \
  CONFIG.CONST_WIDTH {24} \
] [get_bd_cells xlconstant_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconcat:1.0 for the IP type xilinx.com:ip:xlconcat:2.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconcat:2.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
endgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list \
  CONFIG.IN0_WIDTH {8} \
  CONFIG.IN1_WIDTH {24} \
] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins custom_fifo_0/m_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tdata> is being overridden by the user with net <custom_fifo_0_m_axis_tdata>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tdata]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tdata> is being overridden by the user with net <xlconcat_0_dout>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tlast] [get_bd_pins axi_dma_0/s_axis_s2mm_tlast]
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tlast> is being overridden by the user with net <custom_fifo_0_m_axis_tlast>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tlast> is being overridden by the user with net <custom_fifo_0_m_axis_tlast>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axi_dma_0/s_axis_s2mm_tvalid] [get_bd_pins custom_fifo_0/m_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tvalid> is being overridden by the user with net <custom_fifo_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tvalid> is being overridden by the user with net <custom_fifo_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tready] [get_bd_pins axi_dma_0/s_axis_s2mm_tready]
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tready> is being overridden by the user with net <axi_dma_0_s_axis_s2mm_tready>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tready> is being overridden by the user with net <axi_dma_0_s_axis_s2mm_tready>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
validate_bd_design
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
regenerate_bd_layout
set_property location {1 229 616} [get_bd_cells proc_sys_reset_0]
set_property location {1 211 234} [get_bd_cells proc_sys_reset_0]
regenerate_bd_layout
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/emre/projectZed/projectZed.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/emre/projectZed/projectZed.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_axi_dma_0_1_synth_1
reset_run design_1_custom_fifo_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_custom_fifo_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4cf3be2517e17cd2 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/4/c/4cf3be2517e17cd2/design_1_axi_dma_0_1_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/4/c/4cf3be2517e17cd2/design_1_axi_dma_0_1.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/4/c/4cf3be2517e17cd2/design_1_axi_dma_0_1_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/4/c/4cf3be2517e17cd2/design_1_axi_dma_0_1_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/4/c/4cf3be2517e17cd2/design_1_axi_dma_0_1_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_dma_0_1, cache-ID = 4cf3be2517e17cd2; cache size = 32.088 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3570e232ad8c4e2d to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 3570e232ad8c4e2d; cache size = 32.088 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f4703e495c6b9c4e to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = f4703e495c6b9c4e; cache size = 32.088 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1a1913c1f21d1d75 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 1a1913c1f21d1d75; cache size = 32.088 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 89f73d8299260b5f to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_periph_imp_auto_pc_0, cache-ID = 89f73d8299260b5f; cache size = 32.088 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_fifo_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cfa378491c75b7d1 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/c/f/cfa378491c75b7d1/design_1_custom_fifo_0_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_1/design_1_custom_fifo_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_1/design_1_custom_fifo_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/c/f/cfa378491c75b7d1/design_1_custom_fifo_0_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_1/design_1_custom_fifo_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_1/design_1_custom_fifo_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/c/f/cfa378491c75b7d1/design_1_custom_fifo_0_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_1/design_1_custom_fifo_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_1/design_1_custom_fifo_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/c/f/cfa378491c75b7d1/design_1_custom_fifo_0_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_1/design_1_custom_fifo_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_1/design_1_custom_fifo_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/c/f/cfa378491c75b7d1/design_1_custom_fifo_0_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_1/design_1_custom_fifo_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_custom_fifo_0_1/design_1_custom_fifo_0_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_custom_fifo_0_1, cache-ID = cfa378491c75b7d1; cache size = 32.088 MB.
[Tue Apr  8 00:02:54 2025] Launched synth_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/synth_1/runme.log
[Tue Apr  8 00:02:54 2025] Launched impl_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 12910.094 ; gain = 77.906 ; free physical = 2645 ; free virtual = 9208
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
disconnect_hw_server localhost:3121
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_SLOT_0_AXI_DATA_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_SLOT_0_AXI_ID_WIDTH.VALUE_SRC PROPAGATED CONFIG.C_SLOT_0_AXI_DATA_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells ila_0]
set_property CONFIG.C_INPUT_PIPE_STAGES {0} [get_bd_cells ila_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S01_AXI]
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S01_AXI]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property CONFIG.C_INPUT_PIPE_STAGES {0} [get_bd_cells ila_0]'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_SLOT_0_AXI_ID_WIDTH.VALUE_SRC PROPAGATED CONFIG.C_SLOT_0_AXI_DATA_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells ila_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]'
undo
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_SLOT_0_AXI_DATA_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells ila_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0'
INFO: [Common 17-17] undo 'startgroup'
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.C_MONITOR_TYPE {Native} \
  CONFIG.C_NUM_OF_PROBES {2} \
  CONFIG.C_PROBE0_WIDTH {8} \
  CONFIG.C_PROBE1_WIDTH {8} \
] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tdata] [get_bd_pins ila_0/probe0]
WARNING: [BD 41-1306] The connection to interface pin </StreamingDataflowPar_0/m_axis_0_tdata> is being overridden by the user with net <StreamingDataflowPar_0_m_axis_0_tdata>. This pin will not be connected as a part of interface connection <m_axis_0>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axi_dma_0/m_axis_mm2s_tdata] [get_bd_pins ila_0/probe1]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/m_axis_mm2s_tdata> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tdata>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/emre/projectZed/projectZed.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/emre/projectZed/projectZed.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /StreamingDataflowPar_0/m_axis_0_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: StreamingDataflowPar_0_m_axis_0 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_ila_0_1/design_1_ila_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_periph/s00_couplers/auto_pc .
Exporting to file /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ila_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3570e232ad8c4e2d to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 3570e232ad8c4e2d; cache size = 32.088 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f4703e495c6b9c4e to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = f4703e495c6b9c4e; cache size = 32.088 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1a1913c1f21d1d75 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 1a1913c1f21d1d75; cache size = 32.088 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 89f73d8299260b5f to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_periph_imp_auto_pc_0, cache-ID = 89f73d8299260b5f; cache size = 32.088 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_1
[Tue Apr  8 00:43:16 2025] Launched design_1_ila_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_ila_0_1_synth_1: /home/emre/projectZed/projectZed.runs/design_1_ila_0_1_synth_1/runme.log
synth_1: /home/emre/projectZed/projectZed.runs/synth_1/runme.log
[Tue Apr  8 00:43:16 2025] Launched impl_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 13169.938 ; gain = 141.934 ; free physical = 2171 ; free virtual = 8974
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
set_property PROGRAM.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_0' at location 'uuid_BE177176557E59FEACE2FE04795A2B22' from probes file, since it cannot be found on the programmed device.
refresh_hw_sysmon  [get_hw_sysmons localhost:3121/xilinx_tcf/Digilent/210248B4ABB4/xc7z020_1/SYSMON]
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210248B4ABB4}
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210248B4ABB4}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
refresh_hw_server {localhost:3121}
refresh_hw_server {localhost:3121}
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210248B4ABB4}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
set_property PROGRAM.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_0' at location 'uuid_BE177176557E59FEACE2FE04795A2B22' from probes file, since it cannot be found on the programmed device.
refresh_hw_sysmon  [get_hw_sysmons localhost:3121/xilinx_tcf/Digilent/210248B4ABB4/xc7z020_1/SYSMON]
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets StreamingDataflowPar_0_m_axis_0_tdata] [get_bd_nets axi_dma_0_m_axis_mm2s_tdata] [get_bd_cells ila_0]
close_bd_design [get_bd_designs design_1]
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx_finn:finn:StreamingDataflowPartition_1:1.0 - StreamingDataflowPar_0
Adding component instance block -- user.org:user:custom_fifo:1.0 - custom_fifo_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Successfully read diagram <design_1> from block design file </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
validate_bd_design -force
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
WARNING: [BD 41-1271] The connection to the pin: /StreamingDataflowPar_0/m_axis_0_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: StreamingDataflowPar_0_m_axis_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248B4ABB4
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets StreamingDataflowPar_0_m_axis_0_tdata] [get_bd_nets axi_dma_0_m_axis_mm2s_tdata] [get_bd_cells ila_0]
regenerate_bd_layout
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/emre/projectZed/projectZed.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/emre/projectZed/projectZed.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_periph/s00_couplers/auto_pc .
Exporting to file /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3570e232ad8c4e2d to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 3570e232ad8c4e2d; cache size = 38.697 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f4703e495c6b9c4e to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = f4703e495c6b9c4e; cache size = 38.697 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1a1913c1f21d1d75 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 1a1913c1f21d1d75; cache size = 38.697 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 89f73d8299260b5f to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_periph_imp_auto_pc_0, cache-ID = 89f73d8299260b5f; cache size = 38.697 MB.
[Tue Apr  8 01:05:18 2025] Launched synth_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/synth_1/runme.log
[Tue Apr  8 01:05:18 2025] Launched impl_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 01:07:51 2025...
