{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v " "Source file: C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1417506745881 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1417506745881 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v " "Source file: C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1417506746045 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1417506746045 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v " "Source file: C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1417506746199 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1417506746199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417506756236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417506756237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 02:52:35 2014 " "Processing started: Tue Dec 02 02:52:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417506756237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417506756237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417506756237 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417506758331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Project5.v(137) " "Verilog HDL warning at Project5.v(137): extended using \"x\" or \"z\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417506758632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msclk msClk Project5.v(164) " "Verilog HDL Declaration information at Project5.v(164): object \"msclk\" differs only in case from object \"msClk\" in the same scope" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417506758633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key Project5.v(153) " "Verilog HDL Declaration information at Project5.v(153): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417506758633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledR Project5.v(154) " "Verilog HDL Declaration information at Project5.v(154): object \"LEDR\" differs only in case from object \"ledR\" in the same scope" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417506758633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledG Project5.v(155) " "Verilog HDL Declaration information at Project5.v(155): object \"LEDG\" differs only in case from object \"ledG\" in the same scope" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417506758634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project5.v 4 4 " "Found 4 design units, including 4 entities, in source file project5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758639 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project5 " "Found entity 2: Project5" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758639 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_controller " "Found entity 3: IO_controller" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758639 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec2_7seg " "Found entity 4: dec2_7seg" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758639 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TimerDevice.v(55) " "Verilog HDL warning at TimerDevice.v(55): extended using \"x\" or \"z\"" {  } { { "TimerDevice.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/TimerDevice.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417506758652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerdevice.v 1 1 " "Found 1 design units, including 1 entities, in source file timerdevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "TimerDevice.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/TimerDevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negregister.v 1 1 " "Found 1 design units, including 1 entities, in source file negregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 negRegister " "Found entity 1: negRegister" {  } { { "negRegister.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/negRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcLogic " "Found entity 1: PcLogic" {  } { { "PcLogic.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/PcLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758807 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(19) " "Verilog HDL warning at DataMemory.v(19): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/DataMemory.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417506758818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchaddrcalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file branchaddrcalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchAddrCalculator " "Found entity 1: BranchAddrCalculator" {  } { { "BranchAddrCalculator.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/BranchAddrCalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeLineReg " "Found entity 1: PipeLineReg" {  } { { "PipeLineReg.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/PipeLineReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bubbler.v 1 1 " "Found 1 design units, including 1 entities, in source file bubbler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bubbler " "Found entity 1: Bubbler" {  } { { "Bubbler.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Bubbler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758880 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(65) " "Verilog HDL warning at KeyDevices.v(65): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417506758891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydevices.v 1 1 " "Found 1 design units, including 1 entities, in source file keydevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDevices " "Found entity 1: KeyDevices" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758893 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(30) " "Verilog HDL warning at LEDandHEXDevices.v(30): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417506758908 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(65) " "Verilog HDL warning at LEDandHEXDevices.v(65): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417506758909 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDandHEXDevices.v(94) " "Verilog HDL information at LEDandHEXDevices.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417506758909 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(105) " "Verilog HDL warning at LEDandHEXDevices.v(105): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417506758909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledandhexdevices.v 3 3 " "Found 3 design units, including 3 entities, in source file ledandhexdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ledr " "Found entity 1: Ledr" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758911 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ledg " "Found entity 2: Ledg" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758911 ""} { "Info" "ISGN_ENTITY_NAME" "3 Hex " "Found entity 3: Hex" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SwitchDevices.v(89) " "Verilog HDL warning at SwitchDevices.v(89): extended using \"x\" or \"z\"" {  } { { "SwitchDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SwitchDevices.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417506758923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchdevices.v 1 1 " "Found 1 design units, including 1 entities, in source file switchdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchDevices " "Found entity 1: SwitchDevices" {  } { { "SwitchDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SwitchDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key MemoryBus.v(11) " "Verilog HDL Declaration information at MemoryBus.v(11): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "MemoryBus.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/MemoryBus.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417506758939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledR MemoryBus.v(12) " "Verilog HDL Declaration information at MemoryBus.v(12): object \"LEDR\" differs only in case from object \"ledR\" in the same scope" {  } { { "MemoryBus.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/MemoryBus.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417506758940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledG MemoryBus.v(13) " "Verilog HDL Declaration information at MemoryBus.v(13): object \"LEDG\" differs only in case from object \"ledG\" in the same scope" {  } { { "MemoryBus.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/MemoryBus.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417506758940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorybus.v 1 1 " "Found 1 design units, including 1 entities, in source file memorybus.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryBus " "Found entity 1: MemoryBus" {  } { { "MemoryBus.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/MemoryBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDN idn SystemRegisterFile.v(10) " "Verilog HDL Declaration information at SystemRegisterFile.v(10): object \"IDN\" differs only in case from object \"idn\" in the same scope" {  } { { "SystemRegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SystemRegisterFile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417506758952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file systemregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 SystemRegisterFile " "Found entity 1: SystemRegisterFile" {  } { { "SystemRegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SystemRegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417506758954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417506758954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcodeOut Project5.v(134) " "Verilog HDL Implicit Net warning at Project5.v(134): created implicit net for \"opcodeOut\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417506758954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spRegOut Project5.v(134) " "Verilog HDL Implicit Net warning at Project5.v(134): created implicit net for \"spRegOut\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417506758955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sRegOut Project5.v(139) " "Verilog HDL Implicit Net warning at Project5.v(139): created implicit net for \"sRegOut\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417506758955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataOut SystemRegisterFile.v(48) " "Verilog HDL Implicit Net warning at SystemRegisterFile.v(48): created implicit net for \"dataOut\"" {  } { { "SystemRegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SystemRegisterFile.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417506758955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project5 " "Elaborating entity \"Project5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417506759243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:clkdi " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:clkdi\"" {  } { { "Project5.v" "clkdi" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project5.v" "pc" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcLogic PcLogic:pcLogic " "Elaborating entity \"PcLogic\" for hierarchy \"PcLogic:pcLogic\"" {  } { { "Project5.v" "pcLogic" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:muxPcOut " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:muxPcOut\"" {  } { { "Project5.v" "muxPcOut" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchAddrCalculator BranchAddrCalculator:bac " "Elaborating entity \"BranchAddrCalculator\" for hierarchy \"BranchAddrCalculator:bac\"" {  } { { "Project5.v" "bac" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project5.v" "instMem" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759415 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1417506759418 "|Project5|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:cont " "Elaborating entity \"Controller\" for hierarchy \"Controller:cont\"" {  } { { "Project5.v" "cont" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:se " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:se\"" {  } { { "Project5.v" "se" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "Project5.v" "regFile" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:muxAluIn " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:muxAluIn\"" {  } { { "Project5.v" "muxAluIn" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu1 " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu1\"" {  } { { "Project5.v" "alu1" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bubbler Bubbler:bubbler " "Elaborating entity \"Bubbler\" for hierarchy \"Bubbler:bubbler\"" {  } { { "Project5.v" "bubbler" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeLineReg PipeLineReg:pipelineregister " "Elaborating entity \"PipeLineReg\" for hierarchy \"PipeLineReg:pipelineregister\"" {  } { { "Project5.v" "pipelineregister" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemRegisterFile SystemRegisterFile:systemReg " "Elaborating entity \"SystemRegisterFile\" for hierarchy \"SystemRegisterFile:systemReg\"" {  } { { "Project5.v" "systemReg" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759514 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataOut SystemRegisterFile.v(48) " "Verilog HDL or VHDL warning at SystemRegisterFile.v(48): object \"dataOut\" assigned a value but never read" {  } { { "SystemRegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SystemRegisterFile.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417506759514 "|Project5|SystemRegisterFile:systemReg"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SystemRegisterFile.v(48) " "Verilog HDL or VHDL warning at the SystemRegisterFile.v(48): index expression is not wide enough to address all of the elements in the array" {  } { { "SystemRegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SystemRegisterFile.v" 48 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1417506759517 "|Project5|SystemRegisterFile:systemReg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SystemRegisterFile.v(48) " "Verilog HDL assignment warning at SystemRegisterFile.v(48): truncated value with size 32 to match size of target (1)" {  } { { "SystemRegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SystemRegisterFile.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417506759518 "|Project5|SystemRegisterFile:systemReg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[1\] 0 SystemRegisterFile.v(24) " "Net \"data\[1\]\" at SystemRegisterFile.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "SystemRegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SystemRegisterFile.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1417506759520 "|Project5|SystemRegisterFile:systemReg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spRegOut SystemRegisterFile.v(21) " "Output port \"spRegOut\" at SystemRegisterFile.v(21) has no driver" {  } { { "SystemRegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SystemRegisterFile.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417506759520 "|Project5|SystemRegisterFile:systemReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMem\"" {  } { { "Project5.v" "dataMem" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_controller IO_controller:ioCtrl " "Elaborating entity \"IO_controller\" for hierarchy \"IO_controller:ioCtrl\"" {  } { { "Project5.v" "ioCtrl" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider IO_controller:ioCtrl\|ClkDivider:msClk " "Elaborating entity \"ClkDivider\" for hierarchy \"IO_controller:ioCtrl\|ClkDivider:msClk\"" {  } { { "Project5.v" "msClk" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDevices IO_controller:ioCtrl\|KeyDevices:key " "Elaborating entity \"KeyDevices\" for hierarchy \"IO_controller:ioCtrl\|KeyDevices:key\"" {  } { { "Project5.v" "key" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchDevices IO_controller:ioCtrl\|SwitchDevices:switches " "Elaborating entity \"SwitchDevices\" for hierarchy \"IO_controller:ioCtrl\|SwitchDevices:switches\"" {  } { { "Project5.v" "switches" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer IO_controller:ioCtrl\|Timer:timer " "Elaborating entity \"Timer\" for hierarchy \"IO_controller:ioCtrl\|Timer:timer\"" {  } { { "Project5.v" "timer" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ledr IO_controller:ioCtrl\|Ledr:ledR " "Elaborating entity \"Ledr\" for hierarchy \"IO_controller:ioCtrl\|Ledr:ledR\"" {  } { { "Project5.v" "ledR" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ledg IO_controller:ioCtrl\|Ledg:ledG " "Elaborating entity \"Ledg\" for hierarchy \"IO_controller:ioCtrl\|Ledg:ledG\"" {  } { { "Project5.v" "ledG" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex IO_controller:ioCtrl\|Hex:heX " "Elaborating entity \"Hex\" for hierarchy \"IO_controller:ioCtrl\|Hex:heX\"" {  } { { "Project5.v" "heX" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg IO_controller:ioCtrl\|Hex:heX\|SevenSeg:hex0Converter " "Elaborating entity \"SevenSeg\" for hierarchy \"IO_controller:ioCtrl\|Hex:heX\|SevenSeg:hex0Converter\"" {  } { { "LEDandHEXDevices.v" "hex0Converter" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759714 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IDN systemReg " "Port \"IDN\" does not exist in macrofunction \"systemReg\"" {  } { { "Project5.v" "systemReg" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 134 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759968 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IRQ systemReg " "Port \"IRQ\" does not exist in macrofunction \"systemReg\"" {  } { { "Project5.v" "systemReg" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 134 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417506759968 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1417506760017 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Debug.map.smsg " "Generated suppressed messages file C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Debug.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417506760292 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417506760787 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 02 02:52:40 2014 " "Processing ended: Tue Dec 02 02:52:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417506760787 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417506760787 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417506760787 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417506760787 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 12 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417506761518 ""}
