

================================================================
== Vivado HLS Report for 'convolution_sobel'
================================================================
* Date:           Thu Sep 28 18:05:23 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        cppSobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+----------+
    |   Latency   |   Interval  | Pipeline |
    | min |  max  | min |  max  |   Type   |
    +-----+-------+-----+-------+----------+
    |   50|  51251|   50|  51251| dataflow |
    +-----+-------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-------+-----+-------+---------+
        |                         |              |   Latency   |   Interval  | Pipeline|
        |         Instance        |    Module    | min |  max  | min |  max  |   Type  |
        +-------------------------+--------------+-----+-------+-----+-------+---------+
        |grp_Loop_1_proc_fu_114   |Loop_1_proc   |   49|  51250|   49|  51250|   none  |
        |grp_AXIvideo2Mat_fu_130  |AXIvideo2Mat  |    3|   1251|    3|   1251|   none  |
        |grp_Mat2AXIvideo_fu_153  |Mat2AXIvideo  |    1|   1153|    1|   1153|   none  |
        +-------------------------+--------------+-----+-------+-----+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: img_0_data_stream_0 (41)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:35
Mat.exit14:20  %img_0_data_stream_0 = alloca i8, align 1

ST_1: img_1_data_stream_0 (44)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:36
Mat.exit14:23  %img_1_data_stream_0 = alloca i8, align 1


 <State 2>: 0.00ns
ST_2: cols_read (39)  [1/1] 0.00ns
Mat.exit14:18  %cols_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols)

ST_2: rows_read (40)  [1/1] 0.00ns
Mat.exit14:19  %rows_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows)

ST_2: StgValue_13 (54)  [2/2] 0.00ns
Mat.exit14:33  call void @AXIvideo2Mat(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i32 %rows_read, i32 %cols_read, i8* %img_0_data_stream_0)


 <State 3>: 0.00ns
ST_3: StgValue_14 (54)  [1/2] 0.00ns
Mat.exit14:33  call void @AXIvideo2Mat(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i32 %rows_read, i32 %cols_read, i8* %img_0_data_stream_0)


 <State 4>: 2.71ns
ST_4: StgValue_15 (55)  [2/2] 2.71ns
Mat.exit14:34  call void @Loop_1_proc(i32 %rows_read, i32 %cols_read, i8* %img_1_data_stream_0, i8* %img_0_data_stream_0)


 <State 5>: 0.00ns
ST_5: StgValue_16 (55)  [1/2] 0.00ns
Mat.exit14:34  call void @Loop_1_proc(i32 %rows_read, i32 %cols_read, i8* %img_1_data_stream_0, i8* %img_0_data_stream_0)


 <State 6>: 2.71ns
ST_6: StgValue_17 (56)  [2/2] 2.71ns
Mat.exit14:35  call void @Mat2AXIvideo(i32 %rows_read, i32 %cols_read, i8* %img_1_data_stream_0, i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)


 <State 7>: 0.00ns
ST_7: StgValue_18 (56)  [1/2] 0.00ns
Mat.exit14:35  call void @Mat2AXIvideo(i32 %rows_read, i32 %cols_read, i8* %img_1_data_stream_0, i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)


 <State 8>: 0.00ns
ST_8: StgValue_19 (21)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:33
Mat.exit14:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str10437) nounwind

ST_8: StgValue_20 (22)  [1/1] 0.00ns
Mat.exit14:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !178

ST_8: StgValue_21 (23)  [1/1] 0.00ns
Mat.exit14:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !182

ST_8: StgValue_22 (24)  [1/1] 0.00ns
Mat.exit14:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !186

ST_8: StgValue_23 (25)  [1/1] 0.00ns
Mat.exit14:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !190

ST_8: StgValue_24 (26)  [1/1] 0.00ns
Mat.exit14:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !194

ST_8: StgValue_25 (27)  [1/1] 0.00ns
Mat.exit14:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !198

ST_8: StgValue_26 (28)  [1/1] 0.00ns
Mat.exit14:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !202

ST_8: StgValue_27 (29)  [1/1] 0.00ns
Mat.exit14:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_V_data_V), !map !206

ST_8: StgValue_28 (30)  [1/1] 0.00ns
Mat.exit14:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_keep_V), !map !210

ST_8: StgValue_29 (31)  [1/1] 0.00ns
Mat.exit14:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_strb_V), !map !214

ST_8: StgValue_30 (32)  [1/1] 0.00ns
Mat.exit14:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !218

ST_8: StgValue_31 (33)  [1/1] 0.00ns
Mat.exit14:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !222

ST_8: StgValue_32 (34)  [1/1] 0.00ns
Mat.exit14:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !226

ST_8: StgValue_33 (35)  [1/1] 0.00ns
Mat.exit14:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !230

ST_8: StgValue_34 (36)  [1/1] 0.00ns
Mat.exit14:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !234

ST_8: StgValue_35 (37)  [1/1] 0.00ns
Mat.exit14:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !240

ST_8: StgValue_36 (38)  [1/1] 0.00ns
Mat.exit14:17  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @convolution_sobel_st) nounwind

ST_8: empty (42)  [1/1] 0.00ns
Mat.exit14:21  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_0, i8* %img_0_data_stream_0)

ST_8: StgValue_38 (43)  [1/1] 0.00ns
Mat.exit14:22  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_4 (45)  [1/1] 0.00ns
Mat.exit14:24  %empty_4 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_0, i8* %img_1_data_stream_0)

ST_8: StgValue_40 (46)  [1/1] 0.00ns
Mat.exit14:25  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_41 (47)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:20
Mat.exit14:26  call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str10435, i32 1, i32 1, [5 x i8]* @p_str10436, i32 0, i32 0, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437) nounwind

ST_8: StgValue_42 (48)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:21
Mat.exit14:27  call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str10435, i32 1, i32 1, [5 x i8]* @p_str10436, i32 0, i32 0, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437) nounwind

ST_8: StgValue_43 (49)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:24
Mat.exit14:28  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str10437, [10 x i8]* @p_str10438, [1 x i8]* @p_str10437, i32 -1, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [24 x i8]* @p_str10439)

ST_8: StgValue_44 (50)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:25
Mat.exit14:29  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str10437, [10 x i8]* @p_str10438, [1 x i8]* @p_str10437, i32 -1, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [24 x i8]* @p_str10439)

ST_8: StgValue_45 (51)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:26
Mat.exit14:30  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str10437, [10 x i8]* @p_str10438, [1 x i8]* @p_str10437, i32 -1, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [24 x i8]* @p_str10439)

ST_8: StgValue_46 (52)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:29
Mat.exit14:31  call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str10440, i32 0, i32 0, [1 x i8]* @p_str10437, i32 0, i32 0, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437) nounwind

ST_8: StgValue_47 (53)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:30
Mat.exit14:32  call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str10440, i32 0, i32 0, [1 x i8]* @p_str10437, i32 0, i32 0, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437) nounwind

ST_8: StgValue_48 (57)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:127
Mat.exit14:36  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ window_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ Gx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Gy]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_0_data_stream_0 (alloca              ) [ 001111111]
img_1_data_stream_0 (alloca              ) [ 001111111]
cols_read           (read                ) [ 000111110]
rows_read           (read                ) [ 000111110]
StgValue_14         (call                ) [ 000000000]
StgValue_16         (call                ) [ 000000000]
StgValue_18         (call                ) [ 000000000]
StgValue_19         (specdataflowpipeline) [ 000000000]
StgValue_20         (specbitsmap         ) [ 000000000]
StgValue_21         (specbitsmap         ) [ 000000000]
StgValue_22         (specbitsmap         ) [ 000000000]
StgValue_23         (specbitsmap         ) [ 000000000]
StgValue_24         (specbitsmap         ) [ 000000000]
StgValue_25         (specbitsmap         ) [ 000000000]
StgValue_26         (specbitsmap         ) [ 000000000]
StgValue_27         (specbitsmap         ) [ 000000000]
StgValue_28         (specbitsmap         ) [ 000000000]
StgValue_29         (specbitsmap         ) [ 000000000]
StgValue_30         (specbitsmap         ) [ 000000000]
StgValue_31         (specbitsmap         ) [ 000000000]
StgValue_32         (specbitsmap         ) [ 000000000]
StgValue_33         (specbitsmap         ) [ 000000000]
StgValue_34         (specbitsmap         ) [ 000000000]
StgValue_35         (specbitsmap         ) [ 000000000]
StgValue_36         (spectopmodule       ) [ 000000000]
empty               (specchannel         ) [ 000000000]
StgValue_38         (specinterface       ) [ 000000000]
empty_4             (specchannel         ) [ 000000000]
StgValue_40         (specinterface       ) [ 000000000]
StgValue_41         (specinterface       ) [ 000000000]
StgValue_42         (specinterface       ) [ 000000000]
StgValue_43         (specifcore          ) [ 000000000]
StgValue_44         (specifcore          ) [ 000000000]
StgValue_45         (specifcore          ) [ 000000000]
StgValue_46         (specinterface       ) [ 000000000]
StgValue_47         (specinterface       ) [ 000000000]
StgValue_48         (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="line_buffer">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="window_buffer">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_buffer"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Gx">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Gx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Gy">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Gy"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10437"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_sobel_st"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10435"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10436"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10438"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10439"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10440"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="img_0_data_stream_0_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="img_1_data_stream_0_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cols_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="rows_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_Loop_1_proc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2"/>
<pin id="117" dir="0" index="2" bw="32" slack="2"/>
<pin id="118" dir="0" index="3" bw="8" slack="3"/>
<pin id="119" dir="0" index="4" bw="8" slack="3"/>
<pin id="120" dir="0" index="5" bw="8" slack="0"/>
<pin id="121" dir="0" index="6" bw="8" slack="0"/>
<pin id="122" dir="0" index="7" bw="3" slack="0"/>
<pin id="123" dir="0" index="8" bw="3" slack="0"/>
<pin id="124" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_15/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_AXIvideo2Mat_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="0" index="3" bw="4" slack="0"/>
<pin id="135" dir="0" index="4" bw="1" slack="0"/>
<pin id="136" dir="0" index="5" bw="1" slack="0"/>
<pin id="137" dir="0" index="6" bw="1" slack="0"/>
<pin id="138" dir="0" index="7" bw="1" slack="0"/>
<pin id="139" dir="0" index="8" bw="32" slack="0"/>
<pin id="140" dir="0" index="9" bw="32" slack="0"/>
<pin id="141" dir="0" index="10" bw="8" slack="1"/>
<pin id="142" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_13/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_Mat2AXIvideo_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="4"/>
<pin id="156" dir="0" index="2" bw="32" slack="4"/>
<pin id="157" dir="0" index="3" bw="8" slack="5"/>
<pin id="158" dir="0" index="4" bw="32" slack="0"/>
<pin id="159" dir="0" index="5" bw="4" slack="0"/>
<pin id="160" dir="0" index="6" bw="4" slack="0"/>
<pin id="161" dir="0" index="7" bw="1" slack="0"/>
<pin id="162" dir="0" index="8" bw="1" slack="0"/>
<pin id="163" dir="0" index="9" bw="1" slack="0"/>
<pin id="164" dir="0" index="10" bw="1" slack="0"/>
<pin id="165" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/6 "/>
</bind>
</comp>

<comp id="174" class="1005" name="img_0_data_stream_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="1"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_data_stream_0 "/>
</bind>
</comp>

<comp id="180" class="1005" name="img_1_data_stream_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="3"/>
<pin id="182" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_1_data_stream_0 "/>
</bind>
</comp>

<comp id="186" class="1005" name="cols_read_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="rows_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="114" pin=7"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="114" pin=8"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="130" pin=5"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="130" pin=6"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="130" pin=7"/></net>

<net id="151"><net_src comp="108" pin="2"/><net_sink comp="130" pin=8"/></net>

<net id="152"><net_src comp="102" pin="2"/><net_sink comp="130" pin=9"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="153" pin=5"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="153" pin=6"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="153" pin=7"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="153" pin=8"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="153" pin=9"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="153" pin=10"/></net>

<net id="177"><net_src comp="94" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="130" pin=10"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="183"><net_src comp="98" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="153" pin=3"/></net>

<net id="189"><net_src comp="102" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="130" pin=9"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="196"><net_src comp="108" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="130" pin=8"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="153" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_STREAM_V_data_V | {6 7 }
	Port: OUTPUT_STREAM_V_keep_V | {6 7 }
	Port: OUTPUT_STREAM_V_strb_V | {6 7 }
	Port: OUTPUT_STREAM_V_user_V | {6 7 }
	Port: OUTPUT_STREAM_V_last_V | {6 7 }
	Port: OUTPUT_STREAM_V_id_V | {6 7 }
	Port: OUTPUT_STREAM_V_dest_V | {6 7 }
	Port: line_buffer | {4 5 }
	Port: window_buffer | {4 5 }
 - Input state : 
	Port: convolution_sobel : INPUT_STREAM_V_data_V | {2 3 }
	Port: convolution_sobel : INPUT_STREAM_V_keep_V | {2 3 }
	Port: convolution_sobel : INPUT_STREAM_V_strb_V | {2 3 }
	Port: convolution_sobel : INPUT_STREAM_V_user_V | {2 3 }
	Port: convolution_sobel : INPUT_STREAM_V_last_V | {2 3 }
	Port: convolution_sobel : INPUT_STREAM_V_id_V | {2 3 }
	Port: convolution_sobel : INPUT_STREAM_V_dest_V | {2 3 }
	Port: convolution_sobel : rows | {2 }
	Port: convolution_sobel : cols | {2 }
	Port: convolution_sobel : line_buffer | {4 5 }
	Port: convolution_sobel : window_buffer | {4 5 }
	Port: convolution_sobel : Gx | {4 5 }
	Port: convolution_sobel : Gy | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          |  grp_Loop_1_proc_fu_114 |    2    | 21.7312 |   315   |   546   |
|   call   | grp_AXIvideo2Mat_fu_130 |    0    |  1.769  |   240   |    47   |
|          | grp_Mat2AXIvideo_fu_153 |    0    |  3.538  |    79   |    72   |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |  cols_read_read_fu_102  |    0    |    0    |    0    |    0    |
|          |  rows_read_read_fu_108  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    2    | 27.0382 |   634   |   665   |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|      Gx     |    0   |    3   |    1   |
|      Gy     |    0   |    3   |    1   |
| line_buffer |    1   |    0   |    0   |
|window_buffer|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    2   |    6   |    2   |
+-------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     cols_read_reg_186     |   32   |
|img_0_data_stream_0_reg_174|    8   |
|img_1_data_stream_0_reg_180|    8   |
|     rows_read_reg_193     |   32   |
+---------------------------+--------+
|           Total           |   80   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_AXIvideo2Mat_fu_130 |  p8  |   2  |  32  |   64   ||    9    |
| grp_AXIvideo2Mat_fu_130 |  p9  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   128  ||  3.538  ||    18   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   27   |   634  |   665  |
|   Memory  |    2   |    -   |    -   |    6   |    2   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   80   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   30   |   720  |   685  |
+-----------+--------+--------+--------+--------+--------+
