`default_nettype none
module top_module( 
    input wire [15:0] in,
    output wire [7:0] out_hi,
    output wire [7:0] out_lo );

    // Split input half-word into upper and lower bytes
    assign out_hi = in[15:8];
    assign out_lo = in[7:0];

endmodule`