% load "gobou.rb"

// Template to ignore unnecessary output ports.
// enumerate in quoted list of verilog-regexp-words.
/* AUTO_LISP (setq verilog-auto-output-ignore-regexp
    (verilog-regexp-words `(
      ""
   ))) */

module gobou_top(/*AUTOARG*/);
`include "gobou.vh"

  /*AUTOINPUT*/
  input                     clk;
  input                     xrst;
  input                     req;
  input [GOBOU_CORELOG-1:0] net_sel;
  input                     net_we;
  input [GOBOU_NETSIZE-1:0] net_addr;
  input signed [DWIDTH-1:0] net_wdata;
  input [IMGSIZE-1:0]       in_offset;
  input [IMGSIZE-1:0]       out_offset;
  input [GOBOU_NETSIZE-1:0] net_offset;
  input [LWIDTH-1:0]        total_out;
  input [LWIDTH-1:0]        total_in;
% if $dist
  input signed [DWIDTH-1:0] img_rdata;
% else
  input                     img_we;
  input signed [DWIDTH-1:0] img_wdata;
% end

  /*AUTOOUTPUT*/
  output                      ack;
% if $dist
  output                      mem_img_we;
  output [IMGSIZE-1:0]        mem_img_addr;
  output signed [DWIDTH-1:0]  mem_img_wdata;
% else
  output signed [DWIDTH-1:0]  img_rdata;
% end

  /*AUTOWIRE*/

  /*AUTOREG*/

  gobou_ctrl ctrl(/*AUTOINST*/);

% if !$dist
  /* gobou_mem_img AUTO_TEMPLATE (
      .mem_we     (mem_img_we),
      .mem_addr   (mem_img_addr[IMGSIZE-1:0]),
      .mem_wdata  (mem_img_wdata[DWIDTH-1:0]),
      .mem_rdata  (img_rdata[DWIDTH-1:0]),
  ); */
  gobou_mem_img mem_img(/*AUTOINST*/);
% end

  <%- for i in 0...$core -%>
  assign mem_net_we<%=i%> = net_we & net_sel == <%=i%>;

  /* gobou_mem_net AUTO_TEMPLATE (
      .mem_we     (mem_net_we<%=i%>),
      .mem_addr   (mem_net_addr[GOBOU_NETSIZE-1:0]),
      .mem_wdata  (net_wdata[DWIDTH-1:0]),
      .mem_rdata  (net_rdata<%=i%>[DWIDTH-1:0]),
  ); */
  gobou_mem_net mem_net<%=i%>(/*AUTOINST*/);

  /* gobou_core AUTO_TEMPLATE (
      .pixel (img_rdata[DWIDTH-1:0]),
      .weight (net_rdata<%=i%>[DWIDTH-1:0]),
      .result (result<%=i%>[DWIDTH-1:0]),
  ); */
  gobou_core core<%=i%>(/*AUTOINST*/);
  <%- end -%>

  /* gobou_serial_vec AUTO_TEMPLATE (
      <%- $core.times do |i| -%>
      .in_data<%=i%> (result<%=i%>[DWIDTH-1:0]),
      <%- end -%>
      .out_data (out_wdata[DWIDTH-1:0]),
  ); */
  gobou_serial_vec serial(/*AUTOINST*/);

endmodule

