\doxysection{tlm\+::tlm\+\_\+fw\+\_\+direct\+\_\+mem\+\_\+if\texorpdfstring{$<$}{<} TRANS \texorpdfstring{$>$}{>} Class Template Reference}
\hypertarget{classtlm_1_1tlm__fw__direct__mem__if}{}\label{classtlm_1_1tlm__fw__direct__mem__if}\index{tlm::tlm\_fw\_direct\_mem\_if$<$ TRANS $>$@{tlm::tlm\_fw\_direct\_mem\_if$<$ TRANS $>$}}


{\ttfamily \#include $<$tlm\+\_\+fw\+\_\+bw\+\_\+ifs.\+h$>$}



Inheritance diagram for tlm\+::tlm\+\_\+fw\+\_\+direct\+\_\+mem\+\_\+if\texorpdfstring{$<$}{<} TRANS \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=189pt]{classtlm_1_1tlm__fw__direct__mem__if__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for tlm\+::tlm\+\_\+fw\+\_\+direct\+\_\+mem\+\_\+if\texorpdfstring{$<$}{<} TRANS \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=189pt]{classtlm_1_1tlm__fw__direct__mem__if__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classtlm_1_1tlm__fw__direct__mem__if_ad6a97ca72a1d8a5c7306f56fb3272812}{get\+\_\+direct\+\_\+mem\+\_\+ptr}} (\mbox{\hyperlink{class_sysc_add__pv}{TRANS}} \&\mbox{\hyperlink{class_sysc_add__pv}{trans}}, \mbox{\hyperlink{classtlm_1_1tlm__dmi}{tlm\+\_\+dmi}} \&\mbox{\hyperlink{class_sysc_add__pv}{dmi\+\_\+data}})=0
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__interface_a7c93074c41900149ab2ac84bd6787ae6}{register\+\_\+port}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&\mbox{\hyperlink{class_sysc_add__pv}{port\+\_\+}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{if\+\_\+typename\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__interface_a831ba56976468161cc7967baaead1045}{default\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface_adbe820669c3473b5f6605a842b0b0835}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+interface}} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__interface_a683561f63d51dc7665a0d205ecbbdf43}{sc\+\_\+interface}} ()
\end{DoxyCompactItemize}


\doxysubsection{Member Function Documentation}
\Hypertarget{classtlm_1_1tlm__fw__direct__mem__if_ad6a97ca72a1d8a5c7306f56fb3272812}\label{classtlm_1_1tlm__fw__direct__mem__if_ad6a97ca72a1d8a5c7306f56fb3272812} 
\index{tlm::tlm\_fw\_direct\_mem\_if$<$ TRANS $>$@{tlm::tlm\_fw\_direct\_mem\_if$<$ TRANS $>$}!get\_direct\_mem\_ptr@{get\_direct\_mem\_ptr}}
\index{get\_direct\_mem\_ptr@{get\_direct\_mem\_ptr}!tlm::tlm\_fw\_direct\_mem\_if$<$ TRANS $>$@{tlm::tlm\_fw\_direct\_mem\_if$<$ TRANS $>$}}
\doxysubsubsection{\texorpdfstring{get\_direct\_mem\_ptr()}{get\_direct\_mem\_ptr()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{TRANS}}  = tlm\+\_\+generic\+\_\+payload$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classtlm_1_1tlm__fw__direct__mem__if}{tlm\+::tlm\+\_\+fw\+\_\+direct\+\_\+mem\+\_\+if}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{TRANS}} $>$\+::get\+\_\+direct\+\_\+mem\+\_\+ptr (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{TRANS}} \&}]{trans,  }\item[{\mbox{\hyperlink{classtlm_1_1tlm__dmi}{tlm\+\_\+dmi}} \&}]{dmi\+\_\+data }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm__utils_1_1callback__binder__fw_a9c9c5f08913425426482827eed06c21f}{tlm\+\_\+utils\+::callback\+\_\+binder\+\_\+fw$<$ TYPES $>$}}, \mbox{\hyperlink{classtlm__utils_1_1callback__binder__fw_a9c9c5f08913425426482827eed06c21f}{tlm\+\_\+utils\+::callback\+\_\+binder\+\_\+fw$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$}}, \mbox{\hyperlink{classtlm__utils_1_1passthrough__target__socket__b_1_1process_af8523f1f70e5cb9b7058401c6b58a3c2}{tlm\+\_\+utils\+::passthrough\+\_\+target\+\_\+socket\+\_\+b$<$ MODULE, BUSWIDTH, TYPES, POL $>$\+::process}}, \mbox{\hyperlink{classtlm__utils_1_1passthrough__target__socket__tagged__b_1_1process_aa5ce0fd58ef464f4ac8323c203c29742}{tlm\+\_\+utils\+::passthrough\+\_\+target\+\_\+socket\+\_\+tagged\+\_\+b$<$ MODULE, BUSWIDTH, TYPES, POL $>$\+::process}}, \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b_1_1fw__process_ab8b67471aebd8d991e6a0a10c78457a1}{tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+b$<$ MODULE, BUSWIDTH, TYPES, POL $>$\+::fw\+\_\+process}}, and \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__tagged__b_1_1fw__process_ac9fea3df89e9ed0d758d221dfaae034c}{tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+tagged\+\_\+b$<$ MODULE, BUSWIDTH, TYPES, POL $>$\+::fw\+\_\+process}}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/tlm\+\_\+core/tlm\+\_\+2/tlm\+\_\+2\+\_\+interfaces/\mbox{\hyperlink{tlm__fw__bw__ifs_8h}{tlm\+\_\+fw\+\_\+bw\+\_\+ifs.\+h}}\end{DoxyCompactItemize}
