/dts-v1/;
// version:		17
// last_comp_version:	16
// boot_cpuid_phys:	0x0

/ {
	model = "Ziyi based on Qualcomm Technologies, Inc. Diwali IDP";
	compatible = "qcom,diwali-idp", "qcom,diwali", "qcom,idp";
	qcom,msm-id = <547 0x10000 506 0x10000>;
	interrupt-parent = <1>;
	#address-cells = <2>;
	#size-cells = <2>;
	qcom,board-id = <34 0>;

	chosen: chosen {
		linux,initrd-end = <0 0xb7fff040>;
		linux,initrd-start = <0 0xb6974000>;
		kaslr-seed = <0 0>;
		stdout-path = "/soc/qcom,qup_uart@994000:115200n8";
		bootargs = "console=ttyMSM0,115200n8 kernel.panic_on_rcu_stall=1 loop.max_part=7 pcie_ports=compat msm_rtb.filter=0x237 allow_mismatched_32bit_el0 kasan=off rcupdate.rcu_expedited=1 rcu_nocbs=0-7 ftrace_dump_on_oops pstore.compress=none kpti=0 swiotlb=noforce cgroup.memory=nokmem,nosocket cpufreq.default_governor=performance page_poison=on kswapd_per_node=1 fsa4480_i2c.async_probe=1 can.stats_timer=0 allow_file_spec_access disable_dma32=on video=vfb:640x400,bpp=32,memsize=3072000 disable_dma32=on swinfo.fingerprint=ziyi_eea:13/V14.0.12.0.TLLEUXM:user mtdoops.fingerprint=ziyi_eea:13/V14.0.12.0.TLLEUXM:user bootconfig  bootinfo.pureason=0x800041 bootinfo.pdreason=0x2 hwid.hwid_value=1638400 hwid.project=9 hwid.build_adc=51328 hwid.project_adc=15 msm_drm.dsi_display0=qcom,mdss_dsi_l9s_42_02_0c_mp_amoled_dsc_cmd: msm_drm.oled_wp=01f4020909030104 msm_drm.cell_id=ATM533707QAD2 rootwait ro init=/init mem=6248464384B memhp_default_state=online movable_node block2mtd.block2mtd=/dev/block/sda15,2097152 mtdoops.mtddev=0 mtdoops.record_size=2097152 mtdoops.dump_oops=0 printk.always_kmsg_dump=1 log_buf_len=2M loglevel=6 msm_geni_serial.con_enabled=0";
	};

	memory {
		ddr_manufacturer_id = <1>;
		ddr_device_type = <7>;
		ufs_ffu_batterystatus = <0>;
		ufs_ffu_bootreason = <34>;
		ddr_size = <8>;
		device_type = "memory";
		reg = <0 0x80000000 0 0x68e00000 0 0xea000000 0 0 0 0xf1400000 0 0xec00000 8 0 0 0x3af00000 8 0x80000000 1 0 8 0x40000000 0 0x40000000 8 0x3b500000 0 0x1e00000>;

		ebuff {
		};
	};

	ddr-regions {
		region2 = <8 0x80000000 1 0 0 0 0 8 0 512>;
		region1 = <8 0 0 0x80000000 0 0 0 4 0 512>;
		region0 = <0 0x80000000 0 0x80000000 0 0 0 0 0 512>;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		hyp_mem: hyp_region@80000000 {
			no-map;
			reg = <0 0x80000000 0 0x600000>;
		};

		xbl_dtlog_mem: xbl_dtlog_region@80600000 {
			no-map;
			reg = <0 0x80600000 0 0x40000>;
		};

		xbl_ramdump_mem: xbl_ramdump_region@a6b80000 {
			no-map;
			reg = <0 0xa6b80000 0 0x280000>;
		};

		aop_image_mem: aop_image_region@80800000 {
			no-map;
			reg = <0 0x80800000 0 0x60000>;
		};

		aop_cmd_db_mem: aop_cmd_db_region@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			reg = <0 0x80860000 0 0x20000>;
		};

		aop_config_mem: aop_config_region@80880000 {
			no-map;
			reg = <0 0x80880000 0 0x20000>;
		};

		tme_crash_dump_mem: tme_crash_dump_region@808a0000 {
			no-map;
			reg = <0 0x808a0000 0 0x40000>;
		};

		tme_log_mem: tme_log_region@808e0000 {
			no-map;
			reg = <0 0x808e0000 0 0x4000>;
		};

		uefi_log_mem: uefi_log_region@808e4000 {
			no-map;
			reg = <0 0x808e4000 0 0x10000>;
		};

		smem_mem: smem_region@80900000 {
			no-map;
			reg = <0 0x80900000 0 0x200000>;
		};

		cpucp_fw_mem: cpucp_fw_region@80b00000 {
			no-map;
			reg = <0 0x80b00000 0 0x100000>;
		};

		cdsp_secure_heap_mem: cdsp_secure_heap_region@80c00000 {
			no-map;
			reg = <0 0x80c00000 0 0x1e00000>;
		};

		wlan_fw_mem: wlan_fw_region@82a00000 {
			no-map;
			reg = <0 0x82a00000 0 0xc00000>;
		};

		camera_mem: camera_region@84e00000 {
			no-map;
			reg = <0 0x84e00000 0 0x500000>;
		};

		wpss_mem: wpss_region@85300000 {
			no-map;
			reg = <0 0x85300000 0 0x1900000>;
		};

		video_mem: video_region@86c00000 {
			no-map;
			reg = <0 0x86c00000 0 0x700000>;
		};

		cdsp_mem: cdsp_region@89b00000 {
			no-map;
			reg = <0 0x89b00000 0 0x2000000>;
		};

		ipa_fw_mem: ipa_fw_region@8bb00000 {
			no-map;
			reg = <0 0x8bb00000 0 0x10000>;
		};

		ipa_gsi_mem: ipa_gsi_region@8bb10000 {
			no-map;
			reg = <0 0x8bb10000 0 0xa000>;
		};

		gpu_microcode_mem: gpu_microcode_region@8bb1a000 {
			no-map;
			reg = <0 0x8bb1a000 0 0x2000>;
		};

		mpss_mem: mpss_region@8bc00000 {
			no-map;
			reg = <0 0x8bc00000 0 0x13200000>;
		};

		cvp_mem: cvp_region@9ee00000 {
			no-map;
			reg = <0 0x9ee00000 0 0x500000>;
		};

		adsp_mem: adsp_region@9f300000 {
			no-map;
			reg = <0 0x9f300000 0 0x3100000>;
		};

		xbl_sc_mem: xbl_sc_region@a6e00000 {
			no-map;
			reg = <0 0xa6e00000 0 0x40000>;
		};

		global_sync_mem: global_sync_region@a6f00000 {
			no-map;
			reg = <0 0xa6f00000 0 0x100000>;
		};

		cpusys_vm_mem: cpusys_vm_region@e0600000 {
			no-map;
			reg = <0 0xe0600000 0 0x400000>;
		};

		trust_ui_vm_mem: trust_ui_vm_region@e0b00000 {
			no-map;
			reg = <0 0xe0b00000 0 0x4af3000>;
		};

		trust_ui_vm_qrtr: trust_ui_vm_qrtr@e55f3000 {
			no-map;
			reg = <0 0xe55f3000 0 0x9000>;
		};

		trust_ui_vm_vblk0_ring: trust_ui_vm_vblk0_ring@e55fc000 {
			no-map;
			reg = <0 0xe55fc000 0 0x4000>;
			gunyah-label = <17>;
		};

		trust_ui_vm_swiotlb: trust_ui_vm_swiotlb@e5600000 {
			no-map;
			reg = <0 0xe5600000 0 0x100000>;
			gunyah-label = <18>;
		};

		tz_stat_mem: tz_stat_region@e8800000 {
			no-map;
			reg = <0 0xe8800000 0 0x100000>;
		};

		tags_mem: tags_region@e8900000 {
			no-map;
			reg = <0 0xe8900000 0 0x1200000>;
		};

		qtee_mem: qtee_region@e9b00000 {
			no-map;
			reg = <0 0xe9b00000 0 0x500000>;
		};

		trusted_apps_mem: trusted_apps_region@ea000000 {
			no-map;
			reg = <0 0xea000000 0 0x3900000>;
		};

		system_cma: linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x2000000>;
			linux,cma-default;
		};

		ramoops_mem: ramoops_region {
			compatible = "ramoops";
			alloc-ranges = <0 0 0xffffffff 0xffffffff>;
			mem-type = <2>;
		};

		non_secure_display_memory: non_secure_display_region {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0 0 0 0xffffffff>;
			size = <0 0x5c00000>;
			alignment = <0 0x400000>;
		};

		demura_heap_memory: demura_heap_region {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <1 0 0xfffffffe 0xffffffff>;
			size = <0 0x1400000>;
			alignment = <0 0x400000>;
		};

		va_md_mem: va_md_mem_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <1 0 0xfffffffe 0xffffffff>;
			reusable;
			size = <0 0x1000000>;
		};

		cdsp_cvp_mem: cdsp_cvp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x400000>;
		};

		audio_cma_mem: audio_cma_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x1c00000>;
		};

		adsp_mem_heap: adsp_heap_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0xc00000>;
		};

		sdsp_mem: sdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x400000>;
		};

		user_contig_mem: user_contig_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x1000000>;
		};

		qseecom_mem: qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x3000000>;
		};

		qseecom_ta_mem: qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x2000000>;
		};

		dump_mem: mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <1 0 0xfffffffe 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x1400000>;
		};

		ramoops@0xa7000000 {
			compatible = "ramoops";
			reg = <0 0xa7000000 0 0x400000>;
			console-size = <0x200000>;
			pmsg-size = <0x200000>;
		};

		splash_region {
			label = "cont_splash_region";
			reg = <0 0xb8000000 0 0x2b00000>;
		};

		demura_region_0 {
			label = "demura hfc region 0";
			reg = <0 0 0 0>;
		};

		demura_region_1 {
			label = "demura hfc region 1";
			reg = <0 0 0 0>;
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <1 0x40000000 0 0x40000000 1 0xc0000000 0 0x80000000 2 0xc0000000 1 0x40000000>;
		granule = <&kgsl_smmu>;
		mboxes = <2 0>;
	};

	aliases: aliases {
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		serial0 = "/soc/qcom,qup_uart@994000";
		hsuart0 = "/soc/qcom,qup_uart@99c000";
		ufshc1 = "/soc/ufshc@1d84000";
		mmc1 = "/soc/sdhci@8804000";
		i2c0 = "/soc/i2c@980000";
		i2c1 = "/soc/i2c@988000";
		i2c2 = "/soc/i2c@990000";
		i2c3 = "/soc/i2c@a84000";
		i2c4 = "/soc/i2c@a90000";
		i2c5 = "/soc/i2c@a94000";
	};

	sram: sram@17D09400 {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mmio-sram";
		reg = <0 0x17d09400 0 1024>;
		ranges = <0 0 0 0x17d09400 0 1024>;

		cpu_scp_lpri: scp-shmem@0 {
			compatible = "arm,scp-shmem";
			reg = <0 0 0 1024>;
		};
	};

	firmware: firmware {

		qcom_scm {
			compatible = "qcom,scm-v1.1", "qcom,scm";
			qcom,dload-mode = <3 0x13000>;
			qcom,max-queues = <2>;
			interrupts = <0x0 0x3a2 0x1>;
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,slotselect,avb";
					status = "disabled";
				};
			};
		};
	};

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		CPU0: cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 0>;
			enable-method = "psci";
			capacity-dmips-mhz = <&cam_sensor_mclk3_suspend>;
			dynamic-power-coefficient = <100>;
			next-level-cache = <4>;
			cpu-idle-states = <5 6>;
			power-domains = <7>;
			power-domain-names = "psci";
			qcom,freq-domain = <8 0 4>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;

				L3_0: l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <3>;
				};
			};
		};

		CPU1: cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 256>;
			enable-method = "psci";
			capacity-dmips-mhz = <&cam_sensor_mclk3_suspend>;
			dynamic-power-coefficient = <100>;
			next-level-cache = <4>;
			cpu-idle-states = <5 6>;
			power-domains = <10>;
			power-domain-names = "psci";
			qcom,freq-domain = <8 0 4>;
			#cooling-cells = <2>;
		};

		CPU2: cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 512>;
			enable-method = "psci";
			capacity-dmips-mhz = <&cam_sensor_mclk3_suspend>;
			dynamic-power-coefficient = <100>;
			next-level-cache = <11>;
			cpu-idle-states = <5 6>;
			power-domains = <12>;
			power-domain-names = "psci";
			qcom,freq-domain = <8 0 4>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;
			};
		};

		CPU3: cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 768>;
			enable-method = "psci";
			capacity-dmips-mhz = <&cam_sensor_mclk3_suspend>;
			dynamic-power-coefficient = <100>;
			next-level-cache = <11>;
			cpu-idle-states = <5 6>;
			power-domains = <13>;
			power-domain-names = "psci";
			qcom,freq-domain = <8 0 4>;
			#cooling-cells = <2>;
		};

		CPU4: cpu@400 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 1024>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x8cd>;
			dynamic-power-coefficient = <&qupv3_se13_spi_active>;
			next-level-cache = <14>;
			cpu-idle-states = <15 16>;
			power-domains = <17>;
			power-domain-names = "psci";
			qcom,freq-domain = <8 1 4>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;
			};
		};

		CPU5: cpu@500 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x8cd>;
			dynamic-power-coefficient = <&qupv3_se13_spi_active>;
			next-level-cache = <18>;
			cpu-idle-states = <15 16>;
			power-domains = <19>;
			power-domain-names = "psci";
			qcom,freq-domain = <8 1 4>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;
			};
		};

		CPU6: cpu@600 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x8cd>;
			dynamic-power-coefficient = <&qupv3_se13_spi_active>;
			next-level-cache = <20>;
			cpu-idle-states = <15 16>;
			power-domains = <21>;
			power-domain-names = "psci";
			qcom,freq-domain = <8 1 4>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;
			};
		};

		CPU7: cpu@700 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x952>;
			dynamic-power-coefficient = <&audio_etm0_out_funnel_lpass_lpi>;
			next-level-cache = <22>;
			cpu-idle-states = <15 16>;
			power-domains = <23>;
			power-domain-names = "psci";
			qcom,freq-domain = <8 2 4>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <24>;
				};

				core1 {
					cpu = <25>;
				};

				core2 {
					cpu = <26>;
				};

				core3 {
					cpu = <27>;
				};
			};

			cluster1 {

				core0 {
					cpu = <28>;
				};

				core1 {
					cpu = <29>;
				};

				core2 {
					cpu = <30>;
				};
			};

			cluster2 {

				core0 {
					cpu = <31>;
				};
			};
		};
	};

	idle-states {
		entry-method = "psci";

		LITTLE_CPU_OFF: silver-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <&audio_etm0_out_funnel_lpass_lpi>;
			exit-latency-us = <&tmess_cti_0>;
			min-residency-us = <0x6ee>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
		};

		LITTLE_CPU_RAIL_OFF: silver-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <&tpdm_swao_prio_0>;
			exit-latency-us = <&cpu4_emerg1>;
			min-residency-us = <0xffa>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
		};

		BIG_CPU_OFF: gold-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <&audio_etm0_out_funnel_lpass_lpi>;
			exit-latency-us = <0x60e>;
			min-residency-us = <0x89f>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
		};

		BIG_CPU_RAIL_OFF: gold-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <&qupv3_se14_i2c_pins>;
			exit-latency-us = <0x60e>;
			min-residency-us = <0x12b7>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
		};

		CLUSTER_OFF: cluster-d4 {
			compatible = "domain-idle-state";
			idle-state-name = "l3-off";
			entry-latency-us = <&i2c_freq_1Mhz_cci1>;
			exit-latency-us = <0x9c4>;
			min-residency-us = <0x14bd>;
			arm,psci-suspend-param = <0x41000044>;
		};

		CX_RET: cx-ret {
			compatible = "domain-idle-state";
			idle-state-name = "cx-ret";
			entry-latency-us = <0x619>;
			exit-latency-us = <0xaf1>;
			min-residency-us = <0x2166>;
			arm,psci-suspend-param = <0x41001344>;
		};

		APSS_OFF: cluster-e3 {
			compatible = "domain-idle-state";
			idle-state-name = "llcc-off";
			entry-latency-us = <0xa8c>;
			exit-latency-us = <0xdac>;
			min-residency-us = <0x3687>;
			arm,psci-suspend-param = <0x4100b344>;
		};
	};

	soc: soc {
		interrupt-parent = <1>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0 0 0xffffffff>;
		compatible = "simple-bus";

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";

			CPU_PD0: cpu-pd0 {
				#power-domain-cells = <0>;
				power-domains = <32>;
			};

			CPU_PD1: cpu-pd1 {
				#power-domain-cells = <0>;
				power-domains = <32>;
			};

			CPU_PD2: cpu-pd2 {
				#power-domain-cells = <0>;
				power-domains = <32>;
			};

			CPU_PD3: cpu-pd3 {
				#power-domain-cells = <0>;
				power-domains = <32>;
			};

			CPU_PD4: cpu-pd4 {
				#power-domain-cells = <0>;
				power-domains = <32>;
			};

			CPU_PD5: cpu-pd5 {
				#power-domain-cells = <0>;
				power-domains = <32>;
			};

			CPU_PD6: cpu-pd6 {
				#power-domain-cells = <0>;
				power-domains = <32>;
			};

			CPU_PD7: cpu-pd7 {
				#power-domain-cells = <0>;
				power-domains = <32>;
			};

			CLUSTER_PD: cluster-pd {
				#power-domain-cells = <0>;
				domain-idle-states = <33 34 35>;
			};
		};

		slimbam: bamdma@3304000 {
			compatible = "qcom,bam-v1.7.0";
			qcom,controlled-remotely;
			reg = <0x3304000 0x20000 0x326b000 0x1000>;
			reg-names = "bam", "bam_remote_mem";
			num-channels = <31>;
			interrupts = <0x0 0xa4 0x4>;
			#dma-cells = <1>;
			qcom,ee = <1>;
			qcom,num-ees = <2>;
		};

		slim_msm: slim@3340000 {
			compatible = "qcom,slim-ngd-v1.5.0";
			reg = <0x3340000 0x2c000 0x326a000 0x1000>;
			reg-names = "ctrl", "slimbus_remote_mem";
			interrupts = <0x0 0xa3 0x4>;
			qcom,apps-ch-pipes = <0>;
			qcom,ea-pc = <&cam_sensor_mclk3_suspend>;
			dmas = <36 3 36 4>;
			dma-names = "rx", "tx";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "ok";

			ngd@1 {
				reg = <1>;
				#address-cells = <1>;
				#size-cells = <1>;

				slimbus: btfmslim-driver {
					compatible = "slim217,221";
					reg = <1 0>;
				};
			};
		};

		bluetooth: bt_wcn6x5x {
			compatible = "qcom,wcn6750-bt";
			pinctrl-names = "default";
			pinctrl-0 = <37>;
			qcom,bt-reset-gpio = <38 114 0>;
			qcom,bt-sw-ctrl-gpio = <38 83 0>;
			qcom,wl-reset-gpio = <38 49 0>;
			qcom,bt-vdd-io-supply = <39>;
			qcom,bt-vdd-aon-supply = <40>;
			qcom,bt-vdd-dig-supply = <40>;
			qcom,bt-vdd-rfacmn-supply = <40>;
			qcom,bt-vdd-rfa-0p8-supply = <40>;
			qcom,bt-vdd-rfa1-supply = <41>;
			qcom,bt-vdd-rfa2-supply = <42>;
			qcom,bt-vdd-ipa-2p2-supply = <43>;
			qcom,bt-vdd-asd-supply = <44>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1e8480 0 1>;
			qcom,bt-vdd-aon-config = <0xc92c0 0x111700 0 1>;
			qcom,bt-vdd-dig-config = <0xc92c0 0x111700 0 1>;
			qcom,bt-vdd-rfacmn-config = <0xc92c0 0x111700 0 1>;
			qcom,bt-vdd-rfa-0p8-config = <0xc92c0 0x111700 0 1>;
			qcom,bt-vdd-rfa1-config = <0x1c9080 0x1f20c0 0 1>;
			qcom,bt-vdd-rfa2-config = <0x132a40 0x16e360 0 1>;
			qcom,bt-vdd-ipa-2p2-config = <0x2191c0 0x21b8d0 0 1>;
			qcom,bt-vdd-asd-config = <0x2ab980 0x3613c0 0 1>;
		};

		intc: interrupt-controller@17100000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <3>;
			interrupt-controller;
			ranges;
			#redistributor-regions = <1>;
			redistributor-stride = <0 0x40000>;
			reg = <0x17100000 0x10000 0x17180000 0x200000>;
			interrupts = <0x1 0x9 0x8>;

			gic_its: msi-controller@17140000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x17140000 0x20000>;
			};
		};

		tlmm: pinctrl@f000000 {
			compatible = "qcom,diwali-pinctrl";
			reg = <0xf000000 0x1000000>;
			interrupts = <0x0 0xd0 0x4>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
			#interrupt-cells = <2>;
			wakeup-parent = <45>;
			qcom,gpios-reserved = <32 33 34 35>;

			qupv3_se5_2uart_pins: qupv3_se5_2uart_pins {

				qupv3_se5_2uart_active: qupv3_se5_2uart_active {

					mux {
						pins = "gpio22", "gpio23";
						function = "qup0_se5";
					};

					config {
						pins = "gpio22", "gpio23";
						drive-strength = <2>;
						bias-disable;
					};
				};

				qupv3_se5_2uart_sleep: qupv3_se5_2uart_sleep {

					mux {
						pins = "gpio22", "gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio22", "gpio23";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			trigout_a: trigout_a {

				mux {
					pins = "gpio52";
					function = "qdss_cti";
				};

				config {
					pins = "gpio52";
					drive-strength = <2>;
					bias-disable;
				};
			};

			sdc2_on: sdc2_on {

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <16>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <10>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <10>;
				};

				sd-cd {
					pins = "gpio19";
					bias-pull-up;
					drive-strength = <2>;
				};
			};

			sdc2_off: sdc2_off {

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <2>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <2>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <2>;
				};

				sd-cd {
					pins = "gpio19";
					bias-pull-up;
					drive-strength = <2>;
				};
			};

			qupv3_se0_i2c_pins: qupv3_se0_i2c_pins {

				qupv3_se0_i2c_active: qupv3_se0_i2c_active {

					mux {
						pins = "gpio0", "gpio1";
						function = "qup0_se0";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_sleep: qupv3_se0_i2c_sleep {

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se0_spi_pins: qupv3_se0_spi_pins {

				qupv3_se0_spi_active: qupv3_se0_spi_active {

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "qup0_se0";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep: qupv3_se0_spi_sleep {

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins: qupv3_se1_i2c_pins {

				qupv3_se1_i2c_active: qupv3_se1_i2c_active {

					mux {
						pins = "gpio4", "gpio5";
						function = "qup0_se1";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_sleep: qupv3_se1_i2c_sleep {

					mux {
						pins = "gpio4", "gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins: qupv3_se1_spi_pins {

				qupv3_se1_spi_active: qupv3_se1_spi_active {

					mux {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						function = "qup0_se1";
					};

					config {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep: qupv3_se1_spi_sleep {

					mux {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins: qupv3_se2_i2c_pins {

				qupv3_se2_i2c_active: qupv3_se2_i2c_active {

					mux {
						pins = "gpio8", "gpio9";
						function = "qup0_se2";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_sleep: qupv3_se2_i2c_sleep {

					mux {
						pins = "gpio8", "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se2_spi_pins: qupv3_se2_spi_pins {

				qupv3_se2_spi_active: qupv3_se2_spi_active {

					mux {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						function = "qup0_se2";
					};

					config {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep: qupv3_se2_spi_sleep {

					mux {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			qupv3_se3_i2c_pins: qupv3_se3_i2c_pins {

				qupv3_se3_i2c_active: qupv3_se3_i2c_active {

					mux {
						pins = "gpio12", "gpio13";
						function = "qup0_se3";
					};

					config {
						pins = "gpio12", "gpio13";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_sleep: qupv3_se3_i2c_sleep {

					mux {
						pins = "gpio12", "gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio13";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se3_spi_pins: qupv3_se3_spi_pins {

				qupv3_se3_spi_active: qupv3_se3_spi_active {

					mux {
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
						function = "qup0_se3";
					};

					config {
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep: qupv3_se3_spi_sleep {

					mux {
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			qupv3_se4_i2c_pins: qupv3_se4_i2c_pins {

				qupv3_se4_i2c_active: qupv3_se4_i2c_active {

					mux {
						pins = "gpio16", "gpio17";
						function = "qup0_se4";
					};

					config {
						pins = "gpio16", "gpio17";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_sleep: qupv3_se4_i2c_sleep {

					mux {
						pins = "gpio16", "gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16", "gpio17";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se4_spi_pins: qupv3_se4_spi_pins {

				qupv3_se4_spi_active: qupv3_se4_spi_active {

					mux {
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
						function = "qup0_se4";
					};

					config {
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep: qupv3_se4_spi_sleep {

					mux {
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins: qupv3_se6_i2c_pins {

				qupv3_se6_i2c_active: qupv3_se6_i2c_active {

					mux {
						pins = "gpio24", "gpio25";
						function = "qup0_se6";
					};

					config {
						pins = "gpio24", "gpio25";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep: qupv3_se6_i2c_sleep {

					mux {
						pins = "gpio24", "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio24", "gpio25";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins: qupv3_se6_spi_pins {

				qupv3_se6_spi_active: qupv3_se6_spi_active {

					mux {
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
						function = "qup0_se6";
					};

					config {
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep: qupv3_se6_spi_sleep {

					mux {
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			qupv3_se7_4uart_pins: qupv3_se7_4uart_pins {

				qupv3_se7_default_cts: qupv3_se7_default_cts {

					mux {
						pins = "gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio28";
						drive-strength = <2>;
						bias-disable;
					};
				};

				qupv3_se7_default_rtsrx: qupv3_se7_default_rtsrx {

					mux {
						pins = "gpio29", "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio29", "gpio31";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				qupv3_se7_default_tx: qupv3_se7_default_tx {

					mux {
						pins = "gpio30";
						function = "gpio";
					};

					config {
						pins = "gpio30";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se7_cts: qupv3_se7_cts {

					mux {
						pins = "gpio28";
						function = "qup0_se7";
					};

					config {
						pins = "gpio28";
						drive-strength = <2>;
						bias-disable;
					};
				};

				qupv3_se7_rts: qupv3_se7_rts {

					mux {
						pins = "gpio29";
						function = "qup0_se7";
					};

					config {
						pins = "gpio29";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				qupv3_se7_tx: qupv3_se7_tx {

					mux {
						pins = "gpio30";
						function = "qup0_se7";
					};

					config {
						pins = "gpio30";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se7_rx_wake: qupv3_se7_rx_wake {

					mux {
						pins = "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio31";
						drive-strength = <2>;
						bias-disable;
					};
				};

				qupv3_se7_rx_active: qupv3_se7_rx_active {

					mux {
						pins = "gpio31";
						function = "qup0_se7";
					};

					config {
						pins = "gpio31";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins: qupv3_se8_i2c_pins {

				qupv3_se8_i2c_active: qupv3_se8_i2c_active {

					mux {
						pins = "gpio32", "gpio33";
						function = "qup1_se0";
					};

					config {
						pins = "gpio32", "gpio33";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_sleep: qupv3_se8_i2c_sleep {

					mux {
						pins = "gpio32", "gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio32", "gpio33";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se8_spi_pins: qupv3_se8_spi_pins {

				qupv3_se8_spi_active: qupv3_se8_spi_active {

					mux {
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
						function = "qup1_se0";
					};

					config {
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep: qupv3_se8_spi_sleep {

					mux {
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins: qupv3_se9_i2c_pins {

				qupv3_se9_i2c_active: qupv3_se9_i2c_active {

					mux {
						pins = "gpio36", "gpio37";
						function = "qup1_se1";
					};

					config {
						pins = "gpio36", "gpio37";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_sleep: qupv3_se9_i2c_sleep {

					mux {
						pins = "gpio36", "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio36", "gpio37";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins: qupv3_se9_spi_pins {

				qupv3_se9_spi_active: qupv3_se9_spi_active {

					mux {
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
						function = "qup1_se1";
					};

					config {
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep: qupv3_se9_spi_sleep {

					mux {
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			qupv3_se10_i2c_pins: qupv3_se10_i2c_pins {

				qupv3_se10_i2c_active: qupv3_se10_i2c_active {

					mux {
						pins = "gpio40", "gpio41";
						function = "qup1_se2";
					};

					config {
						pins = "gpio40", "gpio41";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se10_i2c_sleep: qupv3_se10_i2c_sleep {

					mux {
						pins = "gpio40", "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio40", "gpio41";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins: qupv3_se10_spi_pins {

				qupv3_se10_spi_active: qupv3_se10_spi_active {

					mux {
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
						function = "qup1_se2";
					};

					config {
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep: qupv3_se10_spi_sleep {

					mux {
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			qupv3_se11_i2c_pins: qupv3_se11_i2c_pins {

				qupv3_se11_i2c_active: qupv3_se11_i2c_active {

					mux {
						pins = "gpio44", "gpio45";
						function = "qup1_se3";
					};

					config {
						pins = "gpio44", "gpio45";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se11_i2c_sleep: qupv3_se11_i2c_sleep {

					mux {
						pins = "gpio44", "gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio44", "gpio45";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se11_spi_pins: qupv3_se11_spi_pins {

				qupv3_se11_spi_active: qupv3_se11_spi_active {

					mux {
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
						function = "qup1_se3";
					};

					config {
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep: qupv3_se11_spi_sleep {

					mux {
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			qupv3_se12_i2c_pins: qupv3_se12_i2c_pins {

				qupv3_se12_i2c_active: qupv3_se12_i2c_active {

					mux {
						pins = "gpio48", "gpio49";
						function = "qup1_se4";
					};

					config {
						pins = "gpio48", "gpio49";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se12_i2c_sleep: qupv3_se12_i2c_sleep {

					mux {
						pins = "gpio48", "gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio48", "gpio49";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se12_spi_pins: qupv3_se12_spi_pins {

				qupv3_se12_spi_active: qupv3_se12_spi_active {

					mux {
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
						function = "qup1_se4";
					};

					config {
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se12_spi_sleep: qupv3_se12_spi_sleep {

					mux {
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			qupv3_se13_i2c_pins: qupv3_se13_i2c_pins {

				qupv3_se13_i2c_active: qupv3_se13_i2c_active {

					mux {
						pins = "gpio52", "gpio53";
						function = "qup1_se5";
					};

					config {
						pins = "gpio52", "gpio53";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se13_i2c_sleep: qupv3_se13_i2c_sleep {

					mux {
						pins = "gpio52", "gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio52", "gpio53";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se13_spi_pins: qupv3_se13_spi_pins {

				qupv3_se13_spi_active: qupv3_se13_spi_active {

					mux {
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
						function = "qup1_se5";
					};

					config {
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep: qupv3_se13_spi_sleep {

					mux {
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
						function = "gpio";
					};

					config {
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			qupv3_se14_i2c_pins: qupv3_se14_i2c_pins {

				qupv3_se14_i2c_active: qupv3_se14_i2c_active {

					mux {
						pins = "gpio56", "gpio57";
						function = "qup1_se6";
					};

					config {
						pins = "gpio56", "gpio57";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se14_i2c_sleep: qupv3_se14_i2c_sleep {

					mux {
						pins = "gpio56", "gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio56", "gpio57";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se14_spi_pins: qupv3_se14_spi_pins {

				qupv3_se14_spi_active: qupv3_se14_spi_active {

					mux {
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
						function = "qup1_se6";
					};

					config {
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
						drive-strength = <6>;
						bias-disable;
					};
				};

				qupv3_se14_spi_sleep: qupv3_se14_spi_sleep {

					mux {
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
						drive-strength = <6>;
						bias-disable;
					};
				};
			};

			nfc {

				nfc_int_active: nfc_int_active {

					mux {
						pins = "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio41";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				nfc_int_suspend: nfc_int_suspend {

					mux {
						pins = "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio41";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				nfc_enable_active: nfc_enable_active {

					mux {
						pins = "gpio38", "gpio40", "gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio38", "gpio40", "gpio39";
						drive-strength = <2>;
						bias-disable;
					};
				};

				nfc_enable_suspend: nfc_enable_suspend {

					mux {
						pins = "gpio38", "gpio40", "gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio38", "gpio40", "gpio39";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_sleep: pri_aux_pcm_clk_sleep {

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_clk_active: pri_aux_pcm_clk_active {

					mux {
						pins = "gpio127";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio127";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_sleep: pri_aux_pcm_sync_sleep {

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_sync_active: pri_aux_pcm_sync_active {

					mux {
						pins = "gpio130";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio130";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_sleep: pri_aux_pcm_din_sleep {

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_din_active: pri_aux_pcm_din_active {

					mux {
						pins = "gpio128";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio128";
						drive-strength = <8>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_sleep: pri_aux_pcm_dout_sleep {

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_dout_active: pri_aux_pcm_dout_active {

					mux {
						pins = "gpio129";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio129";
						drive-strength = <8>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_clk_sleep: tert_aux_pcm_clk_sleep {

					mux {
						pins = "gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio60";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_clk_active: tert_aux_pcm_clk_active {

					mux {
						pins = "gpio60";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio60";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};

				tert_aux_pcm_ws_sleep: tert_aux_pcm_ws_sleep {

					mux {
						pins = "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio62";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_ws_active: tert_aux_pcm_ws_active {

					mux {
						pins = "gpio62";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio62";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_sleep: tert_aux_pcm_din_sleep {

					mux {
						pins = "gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio61";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_din_active: tert_aux_pcm_din_active {

					mux {
						pins = "gpio61";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio61";
						drive-strength = <8>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_sleep: tert_aux_pcm_dout_sleep {

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_dout_active: tert_aux_pcm_dout_active {

					mux {
						pins = "gpio63";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio63";
						drive-strength = <8>;
						bias-disable;
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_sleep: pri_tdm_clk_sleep {

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_clk_active: pri_tdm_clk_active {

					mux {
						pins = "gpio127";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio127";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_sleep: pri_tdm_sync_sleep {

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_sync_active: pri_tdm_sync_active {

					mux {
						pins = "gpio130";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio130";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_sleep: pri_tdm_din_sleep {

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_din_active: pri_tdm_din_active {

					mux {
						pins = "gpio128";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio128";
						drive-strength = <8>;
						bias-disable;
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_sleep: pri_tdm_dout_sleep {

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_dout_active: pri_tdm_dout_active {

					mux {
						pins = "gpio129";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio129";
						drive-strength = <8>;
						bias-disable;
					};
				};
			};

			tert_tdm {

				tert_tdm_clk_sleep: tert_tdm_clk_sleep {

					mux {
						pins = "gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio60";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_clk_active: tert_tdm_clk_active {

					mux {
						pins = "gpio60";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio60";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};

				tert_tdm_ws_sleep: tert_tdm_ws_sleep {

					mux {
						pins = "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio62";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_ws_active: tert_tdm_ws_active {

					mux {
						pins = "gpio62";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio62";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_sleep: tert_tdm_din_sleep {

					mux {
						pins = "gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio61";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_din_active: tert_tdm_din_active {

					mux {
						pins = "gpio61";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio61";
						drive-strength = <8>;
						bias-disable;
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_sleep: tert_tdm_dout_sleep {

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_dout_active: tert_tdm_dout_active {

					mux {
						pins = "gpio63";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio63";
						drive-strength = <8>;
						bias-disable;
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_sleep: pri_mi2s_mclk_sleep {

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_mclk_active: pri_mi2s_mclk_active {

					mux {
						pins = "gpio126";
						function = "mi2s_mclk0";
					};

					config {
						pins = "gpio126";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sck_active: pri_mi2s_sck_active {

					mux {
						pins = "gpio127";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio127";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_sleep: pri_mi2s_ws_sleep {

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_ws_active: pri_mi2s_ws_active {

					mux {
						pins = "gpio130";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio130";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd0_active: pri_mi2s_sd0_active {

					mux {
						pins = "gpio128";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio128";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd1_active: pri_mi2s_sd1_active {

					mux {
						pins = "gpio129";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio129";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_sleep: sec_mi2s_mclk_sleep {

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_mclk_active: sec_mi2s_mclk_active {

					mux {
						pins = "gpio124";
						function = "mi2s_mclk1";
					};

					config {
						pins = "gpio124";
						drive-strength = <8>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_mi2s_sck {

				tert_mi2s_sck_sleep: tert_mi2s_sck_sleep {

					mux {
						pins = "gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio60";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sck_active: tert_mi2s_sck_active {

					mux {
						pins = "gpio60";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio60";
						drive-strength = <8>;
						bias-disable;
					};
				};
			};

			tert_mi2s_ws {

				tert_mi2s_ws_sleep: tert_mi2s_ws_sleep {

					mux {
						pins = "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio62";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_ws_active: tert_mi2s_ws_active {

					mux {
						pins = "gpio62";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio62";
						drive-strength = <8>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {

					mux {
						pins = "gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio61";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd0_active: tert_mi2s_sd0_active {

					mux {
						pins = "gpio61";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio61";
						drive-strength = <8>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_sleep: tert_mi2s_sd1_sleep {

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd1_active: tert_mi2s_sd1_active {

					mux {
						pins = "gpio63";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio63";
						drive-strength = <8>;
						bias-disable;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {

					mux {
						pins = "gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio50";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active: spkr_1_sd_n_active {

					mux {
						pins = "gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio50";
						drive-strength = <16>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {

					mux {
						pins = "gpio18";
						function = "gpio";
					};

					config {
						pins = "gpio18";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active: spkr_2_sd_n_active {

					mux {
						pins = "gpio18";
						function = "gpio";
					};

					config {
						pins = "gpio18";
						drive-strength = <16>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd_reset_active: wcd_reset_active {

				mux {
					pins = "gpio54";
					function = "gpio";
				};

				config {
					pins = "gpio54";
					drive-strength = <16>;
					output-high;
				};
			};

			wcd_reset_sleep: wcd_reset_sleep {

				mux {
					pins = "gpio54";
					function = "gpio";
				};

				config {
					pins = "gpio54";
					drive-strength = <16>;
					bias-disable;
				};
			};

			pmx_ts_active {

				ts_active: ts_active {

					mux {
						pins = "gpio46", "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio46", "gpio51";
						drive-strength = <8>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend: ts_reset_suspend {

					mux {
						pins = "gpio46";
						function = "gpio";
					};

					config {
						pins = "gpio46";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend: ts_int_suspend {

					mux {
						pins = "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio51";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release: ts_release {

					mux {
						pins = "gpio46", "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio46", "gpio51";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			usb_phy_ps: usb_phy_ps {

				usb3phy_portselect_default: usb3phy_portselect_default {

					mux {
						pins = "gpio143";
						function = "usb0_phy";
					};

					config {
						pins = "gpio143";
						bias-disable;
						drive-strength = <2>;
					};
				};

				usb3phy_portselect_gpio: usb3phy_portselect_gpio {

					mux {
						pins = "gpio143";
						function = "gpio";
					};

					config {
						pins = "gpio143";
						drive-strength = <2>;
						bias-disable;
						input-enable;
					};
				};
			};

			bt_en_sleep: bt_en_sleep {

				mux {
					pins = "gpio114";
					function = "gpio";
				};

				config {
					pins = "gpio114";
					drive-strength = <2>;
					output-low;
					bias-pull-down;
				};
			};

			cnss_pins {

				cnss_wlan_en_active: cnss_wlan_en_active {

					mux {
						pins = "gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio49";
						drive-strength = <16>;
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep: cnss_wlan_en_sleep {

					mux {
						pins = "gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio49";
						drive-strength = <2>;
						output-low;
						bias-pull-down;
					};
				};
			};

			pcie0 {

				pcie0_perst_default: pcie0_perst_default {

					mux {
						pins = "gpio117";
						function = "gpio";
					};

					config {
						pins = "gpio117";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				pcie0_clkreq_default: pcie0_clkreq_default {

					mux {
						pins = "gpio118";
						function = "pcie0_clk";
					};

					config {
						pins = "gpio118";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				pcie0_wake_default: pcie0_wake_default {

					mux {
						pins = "gpio119";
						function = "gpio";
					};

					config {
						pins = "gpio119";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				pcie0_clkreq_sleep: pcie0_clkreq_sleep {

					mux {
						pins = "gpio118";
						function = "gpio";
					};

					config {
						pins = "gpio118";
						drive-strength = <2>;
						bias-pull-up;
					};
				};
			};

			cci0_active: cci0_active {

				mux {
					function = "cci_i2c";
					pins = "gpio70", "gpio71";
				};

				config {
					drive-strength = <4>;
					bias-pull-up;
					pins = "gpio70", "gpio71";
				};
			};

			cci0_suspend: cci0_suspend {

				mux {
					function = "cci_i2c";
					pins = "gpio70", "gpio71";
				};

				config {
					drive-strength = <4>;
					bias-pull-down;
					pins = "gpio70", "gpio71";
				};
			};

			cci1_active: cci1_active {

				mux {
					function = "cci_i2c";
					pins = "gpio72", "gpio73";
				};

				config {
					drive-strength = <4>;
					bias-pull-up;
					pins = "gpio72", "gpio73";
				};
			};

			cci1_suspend: cci1_suspend {

				mux {
					function = "cci_i2c";
					pins = "gpio72", "gpio73";
				};

				config {
					drive-strength = <4>;
					bias-pull-down;
					pins = "gpio72", "gpio73";
				};
			};

			cci2_active: cci2_active {

				mux {
					function = "cci_i2c";
					pins = "gpio74", "gpio75";
				};

				config {
					drive-strength = <2>;
					bias-pull-up;
					pins = "gpio74", "gpio75";
				};
			};

			cci2_suspend: cci2_suspend {

				mux {
					function = "cci_i2c";
					pins = "gpio74", "gpio75";
				};

				config {
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio74", "gpio75";
				};
			};

			cci3_active: cci3_active {

				mux {
					function = "cci_i2c";
					pins = "gpio76", "gpio77";
				};

				config {
					drive-strength = <4>;
					bias-pull-up;
					pins = "gpio76", "gpio77";
				};
			};

			cci3_suspend: cci3_suspend {

				mux {
					function = "cci_i2c";
					pins = "gpio76", "gpio77";
				};

				config {
					drive-strength = <4>;
					bias-pull-down;
					pins = "gpio76", "gpio77";
				};
			};

			cam_sensor_mclk0_active: cam_sensor_mclk0_active {

				mux {
					function = "cam_mclk";
					pins = "gpio64";
				};

				config {
					drive-strength = <4>;
					bias-disable;
					pins = "gpio64";
				};
			};

			cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio64";
				};

				config {
					drive-strength = <4>;
					bias-pull-down;
					pins = "gpio64";
				};
			};

			cam_sensor_mclk1_active: cam_sensor_mclk1_active {

				mux {
					function = "cam_mclk";
					pins = "gpio65";
				};

				config {
					drive-strength = <4>;
					bias-disable;
					pins = "gpio65";
				};
			};

			cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio65";
				};

				config {
					drive-strength = <4>;
					bias-pull-down;
					pins = "gpio65";
				};
			};

			cam_sensor_mclk2_active: cam_sensor_mclk2_active {

				mux {
					function = "cam_mclk";
					pins = "gpio66";
				};

				config {
					drive-strength = <4>;
					bias-disable;
					pins = "gpio66";
				};
			};

			cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio66";
				};

				config {
					drive-strength = <4>;
					bias-pull-down;
					pins = "gpio66";
				};
			};

			cam_sensor_mclk3_active: cam_sensor_mclk3_active {

				mux {
					function = "cam_mclk";
					pins = "gpio67";
				};

				config {
					drive-strength = <4>;
					bias-disable;
					pins = "gpio67";
				};
			};

			cam_sensor_mclk3_suspend: cam_sensor_mclk3_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio67";
				};

				config {
					drive-strength = <4>;
					bias-pull-down;
					pins = "gpio67";
				};
			};

			cam_sensor_mclk4_active: cam_sensor_mclk4_active {

				mux {
					function = "cam_mclk";
					pins = "gpio68";
				};

				config {
					drive-strength = <4>;
					bias-disable;
					pins = "gpio68";
				};
			};

			cam_sensor_mclk4_suspend: cam_sensor_mclk4_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio68";
				};

				config {
					drive-strength = <4>;
					bias-pull-down;
					pins = "gpio68";
				};
			};

			cam_sensor_mclk5_active: cam_sensor_mclk5_active {

				mux {
					function = "cam_mclk";
					pins = "gpio69";
				};

				config {
					drive-strength = <6>;
					bias-disable;
					pins = "gpio69";
				};
			};

			cam_sensor_mclk5_suspend: cam_sensor_mclk5_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio69";
				};

				config {
					drive-strength = <6>;
					bias-pull-down;
					pins = "gpio69";
				};
			};

			cam_sensor_active_rst0: cam_sensor_active_rst0 {

				mux {
					function = "gpio";
					pins = "gpio21";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio21";
				};
			};

			cam_sensor_suspend_rst0: cam_sensor_suspend_rst0 {

				mux {
					function = "gpio";
					pins = "gpio21";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio21";
				};
			};

			cam_sensor_active_rst1: cam_sensor_active_rst1 {

				mux {
					function = "gpio";
					pins = "gpio20";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio20";
				};
			};

			cam_sensor_suspend_rst1: cam_sensor_suspend_rst1 {

				mux {
					function = "gpio";
					pins = "gpio20";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio20";
				};
			};

			cam_sensor_active_rst2: cam_sensor_active_rst2 {

				mux {
					function = "gpio";
					pins = "gpio79";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio79";
				};
			};

			cam_sensor_suspend_rst2: cam_sensor_suspend_rst2 {

				mux {
					function = "gpio";
					pins = "gpio79";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio79";
				};
			};

			cam_sensor_active_rst3: cam_sensor_active_rst3 {

				mux {
					function = "gpio";
					pins = "gpio78";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio78";
				};
			};

			cam_sensor_suspend_rst3: cam_sensor_suspend_rst3 {

				mux {
					function = "gpio";
					pins = "gpio78";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio78";
				};
			};

			cam_sensor_active_rst4: cam_sensor_active_rst4 {

				mux {
					function = "gpio";
					pins = "gpio80";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio80";
				};
			};

			cam_sensor_suspend_rst4: cam_sensor_suspend_rst4 {

				mux {
					function = "gpio";
					pins = "gpio80";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio80";
				};
			};

			cam_sensor_active_rst5: cam_sensor_active_rst5 {

				mux {
					function = "gpio";
					pins = "gpio81";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio81";
				};
			};

			cam_sensor_suspend_rst5: cam_sensor_suspend_rst5 {

				mux {
					function = "gpio";
					pins = "gpio81";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio81";
				};
			};

			qupv3_se0_spi_sleep: qupv3_se0_spi_sleep {

				mux {
					pins = "gpio0", "gpio1", "gpio2";
					function = "gpio";
				};

				config {
					pins = "gpio0", "gpio1", "gpio2";
					drive-strength = <6>;
					bias-disable;
				};
			};

			qupv3_se0_spi_sleep_cs {

				mux {
					pins = "gpio3";
					function = "gpio";
				};

				config {
					pins = "gpio3";
					drive-strength = <6>;
					bias-disable;
					output-high;
				};
			};

			syna_reset_gpio_default {

				mux {
					pins = "gpio126";
					function = "gpio";
				};

				config {
					pins = "gpio126";
					drive-strength = <2>;
					bias-disable;
					output-low;
				};
			};

			ln8000_int_default {

				mux {
					pins = "gpio122";
					function = "gpio";
				};

				config {
					pins = "gpio122";
					drive-strength = <2>;
					bias-pull-up;
				};
			};

			ln8000_int2_default {

				mux {
					pins = "gpio125";
					function = "gpio";
				};

				config {
					pins = "gpio125";
					drive-strength = <2>;
					bias-pull-up;
				};
			};

			rt1711h_int_n {

				mux {
					pins = "gpio81";
					function = "gpio";
				};

				config {
					pins = "gpio81";
					drive-strength = <2>;
					bias-pull-up;
				};
			};

			bq25890_int_default {

				mux {
					pins = "gpio19";
					function = "gpio";
				};

				config {
					pins = "gpio19";
					drive-strength = <2>;
					bias-pull-up;
				};
			};

			bq25890_otg_default {

				mux {
					pins = "gpio63";
					function = "gpio";
				};

				config {
					pins = "gpio63";
					drive-strength = <16>;
					slew-rate = <1>;
					bias-disable;
					output-low;
				};
			};

			vbus_ntc_ctrl {

				mux {
					pins = "gpio27";
					function = "gpio";
				};

				config {
					pins = "gpio27";
					drive-strength = <16>;
					slew-rate = <1>;
					bias-disable;
					output-low;
				};
			};

			cam_sensor_w_avdd1_active {

				mux {
					function = "gpio";
					pins = "gpio99";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio99";
				};
			};

			cam_sensor_w_avdd1_suspend {

				mux {
					function = "gpio";
					pins = "gpio99";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio99";
				};
			};

			cam_sensor_w_dvdd_active {

				mux {
					function = "gpio";
					pins = "gpio60";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio60";
				};
			};

			cam_sensor_w_dvdd_suspend {

				mux {
					function = "gpio";
					pins = "gpio60";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio60";
				};
			};

			cam_sensor_u_avdd_active {

				mux {
					function = "gpio";
					pins = "gpio62";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio62";
				};
			};

			cam_sensor_u_avdd_suspend {

				mux {
					function = "gpio";
					pins = "gpio62";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio62";
				};
			};

			cam_sensor_u_dvdd_active {

				mux {
					function = "gpio";
					pins = "gpio69";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio69";
				};
			};

			cam_sensor_u_dvdd_suspend {

				mux {
					function = "gpio";
					pins = "gpio69";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio69";
				};
			};

			cam_sensor_m_avdd_active {

				mux {
					function = "gpio";
					pins = "gpio61";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio61";
				};
			};

			cam_sensor_m_avdd_suspend {

				mux {
					function = "gpio";
					pins = "gpio61";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio61";
				};
			};

			cam_soft_led_en_active {

				mux {
					function = "gpio";
					pins = "gpio15";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio15";
				};
			};

			cam_soft_led_en_suspend {

				mux {
					function = "gpio";
					pins = "gpio15";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio15";
				};
			};

			display_panel_avdd_default {

				mux {
					function = "gpio";
					pins = "gpio168";
				};

				config {
					output-high;
					bias-disable = <0>;
					drive-strength = <8>;
					pins = "gpio168";
				};
			};

			display_panel_extvdd_default {

				mux {
					function = "gpio";
					pins = "gpio148";
				};

				config {
					output-high;
					bias-disable = <0>;
					drive-strength = <8>;
					pins = "gpio148";
				};
			};

			pmx_sde {

				sde_dsi_active {

					mux {
						function = "gpio";
						pins = "gpio42";
					};

					config {
						bias-disable = <0>;
						drive-strength = <8>;
						pins = "gpio42";
					};
				};

				sde_dsi_suspend {

					mux {
						function = "gpio";
						pins = "gpio42";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio42";
					};
				};

				sde_dsi1_active {

					mux {
						function = "gpio";
						pins = "gpio4";
					};

					config {
						bias-disable = <0>;
						drive-strength = <8>;
						pins = "gpio4";
					};
				};

				sde_dsi1_suspend {

					mux {
						function = "gpio";
						pins = "gpio4";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio4";
					};
				};
			};

			pmx_sde_te {

				sde_te_active {

					mux {
						function = "mdp_vsync";
						pins = "gpio82";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio82";
					};
				};

				sde_te_suspend {

					mux {
						function = "mdp_vsync";
						pins = "gpio82";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio82";
					};
				};

				sde_te1_active {

					mux {
						function = "mdp_vsync";
						pins = "gpio81";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio81";
					};
				};

				sde_te1_suspend {

					mux {
						function = "mdp_vsync";
						pins = "gpio81";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio81";
					};
				};
			};

			aw882xx_int_active {

				mux {
					function = "gpio";
					pins = "gpio153";
				};

				config {
					input-enable;
					bias-pull-up;
					drive-strength = <2>;
					pins = "gpio153";
				};
			};

			aw882xx_int_suspend {

				mux {
					function = "gpio";
					pins = "gpio153";
				};

				config {
					input-enable;
					bias-pull-up;
					drive-strength = <2>;
					pins = "gpio153";
				};
			};

			awinic_gpio_reset {

				mux {
					function = "gpio";
					pins = "gpio146";
				};

				config {
					output-low;
					bias-disable;
					drive-strength = <2>;
					pins = "gpio146";
				};
			};

			awinic_gpio_reset_output_high {

				mux {
					function = "gpio";
					pins = "gpio146";
				};

				config {
					output-high;
					bias-disable;
					drive-strength = <2>;
					pins = "gpio146";
				};
			};

			awinic_gpio_int {

				mux {
					function = "gpio";
					pins = "gpio10";
				};

				config {
					input-enable;
					bias-pull-up;
					drive-strength = <2>;
					pins = "gpio10";
				};
			};

			fsa4480_typec_en_ctrl {

				fsa4480_typec_en_idle {

					mux {
						function = "gpio";
						pins = "gpio147";
					};

					config {
						output-low;
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio147";
					};
				};

				fsa4480_typec_en_active {

					mux {
						function = "gpio";
						pins = "gpio147";
					};

					config {
						output-high;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio147";
					};
				};
			};

			sbu_uart_en_ctrl {

				uart_audio_en_idle {

					mux {
						function = "gpio";
						pins = "gpio50";
					};

					config {
						output-low;
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio50";
					};
				};

				uart_audio_en_active {

					mux {
						function = "gpio";
						pins = "gpio50";
					};

					config {
						output-high;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio50";
					};
				};
			};
		};

		tlmm-vm-mem-access {
			compatible = "qcom,tlmm-vm-mem-access";
			qcom,master;
			tlmm-vm-gpio-list;
		};

		wdog: qcom,wdt@17410000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17410000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x0 0x0 0x4>;
			status = "disabled";
		};

		arch_timer: timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0xd 0xff08 0x1 0xe 0xff08 0x1 0xb 0xff08 0x1 0xc 0xff08>;
			clock-frequency = <0x124f800>;
			always-on;
		};

		apps_rsc: rsc@17a00000 {
			label = "apps_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0x17a00000 0x10000 0x17a10000 0x10000 0x17a20000 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2";
			interrupts = <0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4>;
			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <2>;
			qcom,tcs-config = <2 3 0 2 1 2 3 0 4 1>;
			power-domains = <32>;

			rpmhcc: qcom,rpmhclk {
				compatible = "qcom,diwali-rpmh-clk";
				#clock-cells = <1>;
			};

			disp_bcm_voter: bcm_voter {
				compatible = "qcom,bcm-voter";
			};

			dcvs_fp: qcom,dcvs-fp {
				compatible = "qcom,dcvs-fp";
				qcom,ddr-bcm-name = "MC3";
				qcom,llcc-bcm-name = "SH5";
			};

			rpmh-regulator-ldob1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pm7325_l1: regulator-pm7325-l1 {
					regulator-name = "pm7325_l1";
					qcom,set = <3>;
					regulator-min-microvolt = <830000>;
					regulator-max-microvolt = <920000>;
					qcom,init-voltage = <912000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm7325_l2: regulator-pm7325-l2 {
					regulator-name = "pm7325_l2";
					qcom,set = <3>;
					regulator-min-microvolt = <2700000>;
					regulator-max-microvolt = <3544000>;
					qcom,init-voltage = <3072000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pm7325_l3: regulator-pm7325-l3 {
					regulator-name = "pm7325_l3";
					qcom,set = <3>;
					regulator-min-microvolt = <470000>;
					regulator-max-microvolt = <650000>;
					qcom,init-voltage = <504000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				pm7325_l4_level: regulator-pm7325-l4-level {
					regulator-name = "pm7325_l4_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				pm7325_l5_level: regulator-pm7325-l5-level {
					regulator-name = "pm7325_l5_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-ldob6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pm7325_l6: regulator-pm7325-l6 {
					regulator-name = "pm7325_l6";
					qcom,set = <3>;
					regulator-min-microvolt = <1140000>;
					regulator-max-microvolt = <1260000>;
					qcom,init-voltage = <1200000>;
					qcom,init-mode = <4>;
				};

				pm7325_l6_ao: regulator-pm7325-l6-ao {
					regulator-name = "pm7325_l6_ao";
					qcom,set = <1>;
					regulator-min-microvolt = <1200000>;
					regulator-max-microvolt = <1200000>;
					qcom,init-voltage = <1200000>;
					qcom,init-mode = <2>;
				};

				regulator-pm7325-l6-so {
					regulator-name = "pm7325_l6_so";
					qcom,set = <2>;
					regulator-min-microvolt = <1200000>;
					regulator-max-microvolt = <1200000>;
					qcom,init-voltage = <1200000>;
					qcom,init-mode = <2>;
					qcom,init-enable = <0>;
				};
			};

			rpmh-regulator-ldob7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm7325_l7: regulator-pm7325-l7 {
					regulator-name = "pm7325_l7";
					qcom,set = <3>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pm7325_l8: regulator-pm7325-l8 {
					regulator-name = "pm7325_l8";
					qcom,set = <3>;
					regulator-min-microvolt = <870000>;
					regulator-max-microvolt = <970000>;
					qcom,init-voltage = <904000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pm7325_l9: regulator-pm7325-l9 {
					regulator-name = "pm7325_l9";
					qcom,set = <3>;
					regulator-min-microvolt = <1080000>;
					regulator-max-microvolt = <1304000>;
					qcom,init-voltage = <1200000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm7325_l11: regulator-pm7325-l11 {
					regulator-name = "pm7325_l11";
					qcom,set = <3>;
					regulator-min-microvolt = <1504000>;
					regulator-max-microvolt = <1980000>;
					qcom,init-voltage = <1504000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pm7325_l12: regulator-pm7325-l12 {
					regulator-name = "pm7325_l12";
					qcom,set = <3>;
					regulator-min-microvolt = <751000>;
					regulator-max-microvolt = <824000>;
					qcom,init-voltage = <751000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pm7325_l13: regulator-pm7325-l13 {
					regulator-name = "pm7325_l13";
					qcom,set = <3>;
					regulator-min-microvolt = <530000>;
					regulator-max-microvolt = <864000>;
					qcom,init-voltage = <530000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob14 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob14";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pm7325_l14: regulator-pm7325-l14 {
					regulator-name = "pm7325_l14";
					qcom,set = <3>;
					regulator-min-microvolt = <1080000>;
					regulator-max-microvolt = <1304000>;
					qcom,init-voltage = <1080000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob15 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob15";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pm7325_l15: regulator-pm7325-l15 {
					regulator-name = "pm7325_l15";
					qcom,set = <3>;
					regulator-min-microvolt = <840000>;
					regulator-max-microvolt = <950000>;
					qcom,init-voltage = <840000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob16 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob16";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pm7325_l16: regulator-pm7325-l16 {
					regulator-name = "pm7325_l16";
					qcom,set = <3>;
					regulator-min-microvolt = <312000>;
					regulator-max-microvolt = <1304000>;
					qcom,init-voltage = <312000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob17 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob17";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm7325_l17: regulator-pm7325-l17 {
					regulator-name = "pm7325_l17";
					qcom,set = <3>;
					regulator-min-microvolt = <1700000>;
					regulator-max-microvolt = <1900000>;
					qcom,init-voltage = <1700000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob18 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob18";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm7325_l18: regulator-pm7325-l18 {
					regulator-name = "pm7325_l18";
					qcom,set = <3>;
					regulator-min-microvolt = <1504000>;
					regulator-max-microvolt = <2000000>;
					qcom,init-voltage = <1800000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob19 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob19";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm7325_l19: regulator-pm7325-l19 {
					regulator-name = "pm7325_l19";
					qcom,set = <3>;
					regulator-min-microvolt = <1700000>;
					regulator-max-microvolt = <1950000>;
					qcom,init-voltage = <1800000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-smpb1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb1";

				pm7325_s1: regulator-pm7325-s1 {
					regulator-name = "pm7325_s1";
					qcom,set = <3>;
					regulator-min-microvolt = <1700000>;
					regulator-max-microvolt = <2040000>;
					qcom,init-voltage = <1872000>;
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				pm7325_s2_level: regulator-pm7325-s2-level {
					regulator-name = "pm7325_s2_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-smpb7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb7";

				pm7325_s7: regulator-pm7325-s7 {
					regulator-name = "pm7325_s7";
					qcom,set = <3>;
					regulator-min-microvolt = <598000>;
					regulator-max-microvolt = <1120000>;
					qcom,init-voltage = <972000>;
				};
			};

			rpmh-regulator-smpb8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb8";

				pm7325_s8: regulator-pm7325-s8 {
					regulator-name = "pm7325_s8";
					qcom,set = <3>;
					regulator-min-microvolt = <382000>;
					regulator-max-microvolt = <1510000>;
					qcom,init-voltage = <1272000>;
				};
			};

			rpmh-regulator-bobc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "bobc1";
				qcom,regulator-type = "pmic5-bob";
				qcom,supported-modes = <0 3>;
				qcom,mode-threshold-currents = <0 0xf4240>;
				qcom,send-defaults;

				pm8350c_bob: regulator-pm8350c-bob {
					regulator-name = "pm8350c_bob";
					qcom,set = <3>;
					regulator-min-microvolt = <3008000>;
					regulator-max-microvolt = <3960000>;
					qcom,init-voltage = <3296000>;
					qcom,init-mode = <0>;
				};

				pm8350c_bob_ao: regulator-pm8350c-bob-ao {
					regulator-name = "pm8350c_bob_ao";
					qcom,set = <1>;
					regulator-min-microvolt = <3008000>;
					regulator-max-microvolt = <3960000>;
					qcom,init-voltage = <3008000>;
					qcom,init-mode = <3>;
				};
			};

			rpmh-regulator-ldoc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm8350c_l1: regulator-pm8350c-l1 {
					regulator-name = "pm8350c_l1";
					qcom,set = <3>;
					regulator-min-microvolt = <1620000>;
					regulator-max-microvolt = <1980000>;
					qcom,init-voltage = <1800000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm8350c_l2: regulator-pm8350c-l2 {
					regulator-name = "pm8350c_l2";
					qcom,set = <3>;
					regulator-min-microvolt = <1620000>;
					regulator-max-microvolt = <1980000>;
					qcom,init-voltage = <1800000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm8350c_l3: regulator-pm8350c-l3 {
					regulator-name = "pm8350c_l3";
					qcom,set = <3>;
					regulator-min-microvolt = <3200000>;
					regulator-max-microvolt = <3200000>;
					qcom,init-voltage = <3200000>;
					qcom,init-mode = <4>;
					regulator-boot-on;
					regulator-always-on;
				};
			};

			rpmh-regulator-ldoc4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm8350c_l4: regulator-pm8350c-l4 {
					regulator-name = "pm8350c_l4";
					qcom,set = <3>;
					regulator-min-microvolt = <1620000>;
					regulator-max-microvolt = <3300000>;
					qcom,init-voltage = <1620000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoc5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm8350c_l5: regulator-pm8350c-l5 {
					regulator-name = "pm8350c_l5";
					qcom,set = <3>;
					regulator-min-microvolt = <1620000>;
					regulator-max-microvolt = <3300000>;
					qcom,init-voltage = <1620000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoc6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm8350c_l6: regulator-pm8350c-l6 {
					regulator-name = "pm8350c_l6";
					qcom,set = <3>;
					regulator-min-microvolt = <2800000>;
					regulator-max-microvolt = <2800000>;
					qcom,init-voltage = <2800000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm8350c_l7: regulator-pm8350c-l7 {
					regulator-name = "pm8350c_l7";
					qcom,set = <3>;
					regulator-min-microvolt = <3000000>;
					regulator-max-microvolt = <3544000>;
					qcom,init-voltage = <3000000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm8350c_l8: regulator-pm8350c-l8 {
					regulator-name = "pm8350c_l8";
					qcom,set = <3>;
					regulator-min-microvolt = <1620000>;
					regulator-max-microvolt = <2000000>;
					qcom,init-voltage = <1620000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoc9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm8350c_l9: regulator-pm8350c-l9 {
					regulator-name = "pm8350c_l9";
					qcom,set = <3>;
					regulator-min-microvolt = <2800000>;
					regulator-max-microvolt = <2800000>;
					qcom,init-voltage = <2800000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc10";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pm8350c_l10: regulator-pm8350c-l10 {
					regulator-name = "pm8350c_l10";
					qcom,set = <3>;
					regulator-min-microvolt = <720000>;
					regulator-max-microvolt = <1050000>;
					qcom,init-voltage = <880000>;
					qcom,init-mode = <4>;
				};

				pm8350c_l10_ao: regulator-pm8350c-l10-ao {
					regulator-name = "pm8350c_l10_ao";
					qcom,set = <1>;
					regulator-min-microvolt = <880000>;
					regulator-max-microvolt = <880000>;
					qcom,init-voltage = <880000>;
					qcom,init-mode = <2>;
				};

				regulator-pm8350c-l10-so {
					regulator-name = "pm8350c_l10_so";
					qcom,set = <2>;
					regulator-min-microvolt = <880000>;
					regulator-max-microvolt = <880000>;
					qcom,init-voltage = <880000>;
					qcom,init-mode = <2>;
					qcom,init-enable = <0>;
				};
			};

			rpmh-regulator-ldoc11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm8350c_l11: regulator-pm8350c-l11 {
					regulator-name = "pm8350c_l11";
					qcom,set = <3>;
					regulator-min-microvolt = <1650000>;
					regulator-max-microvolt = <3544000>;
					qcom,init-voltage = <1650000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoc12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm8350c_l12: regulator-pm8350c-l12 {
					regulator-name = "pm8350c_l12";
					qcom,set = <3>;
					regulator-min-microvolt = <1650000>;
					regulator-max-microvolt = <2000000>;
					qcom,init-voltage = <1650000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoc13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pm8350c_l13: regulator-pm8350c-l13 {
					regulator-name = "pm8350c_l13";
					qcom,set = <3>;
					regulator-min-microvolt = <2700000>;
					regulator-max-microvolt = <3300000>;
					qcom,init-voltage = <2700000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-smpc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc1";

				pm8350c_s1: regulator-pm8350c-s1 {
					regulator-name = "pm8350c_s1";
					qcom,set = <3>;
					regulator-min-microvolt = <850000>;
					regulator-max-microvolt = <2200000>;
					qcom,init-voltage = <850000>;
				};
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				pm8350c_s2_level: regulator-pm8350c-s2-level {
					regulator-name = "pm8350c_s2_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-mxclvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mxc.lvl";
				proxy-supply = <46>;

				pm8350c_s4_level: regulator-pm8350c-s4-level {
					regulator-name = "pm8350c_s4_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <&audio_etm0_out_funnel_lpass_lpi>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <384 65535>;
				};

				pm8350c_s4_level_ao: regulator-pm8350c-s4-level-ao {
					regulator-name = "pm8350c_s4_level_ao";
					qcom,set = <1>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};

				VDD_MM_MXC_VOTER_LEVEL: regulator-pm8350c-s4-mmcx-voter-level {
					regulator-name = "pm8350c_s3_mmcx_voter_level";
					vin-supply = <47>;
					qcom,set = <3>;
					regulator-min-microvolt = <48>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <48>;
				};

				VDD_GFX_MXC_VOTER_LEVEL: regulator-pm8350c-s4-gfx-voter-level {
					regulator-name = "pm8350c_s4_gfx_voter_level";
					pm8350c_s4_gfx_voter_level-parent-supply = <48>;
					qcom,set = <3>;
					regulator-min-microvolt = <48>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <48>;
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "cx.lvl";
				proxy-supply = <49>;

				pm8350c_s8_level: regulator-pm8350c-s8-level {
					regulator-name = "pm8350c_s8_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <&audio_etm0_out_funnel_lpass_lpi>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <384 65535>;
				};

				pm8350c_s8_level_ao: regulator-pm8350c-s8-level-ao {
					regulator-name = "pm8350c_s8_level_ao";
					qcom,set = <1>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};

				VDD_CX_MMCX_SUPPLY_LEVEL: regulator-pm8350c-s8-mmcx-sup-level {
					regulator-name = "pm8350c_s8_mmcx_sup_level";
					qcom,set = <3>;
					regulator-min-microvolt = <48>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <48>;
				};
			};

			rpmh-regulator-mmcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mmcx.lvl";
				proxy-supply = <47>;

				pm8350c_s5_level: regulator-pm8350c-s5-level {
					regulator-name = "pm8350c_s5_level";
					qcom,set = <3>;
					pm8350c_s5_level-parent-supply = <50>;
					regulator-min-microvolt = <64>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <&qupv3_se12_spi_active>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <256 65535>;
				};

				pm8350c_s5_level_ao: regulator-pm8350c-s5-level-ao {
					regulator-name = "pm8350c_s5_level_ao";
					qcom,set = <1>;
					regulator-min-microvolt = <64>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <64>;
				};

				regulator-pm8350c-s5-level-so {
					regulator-name = "pm8350c_s5_level_so";
					qcom,set = <2>;
					regulator-min-microvolt = <64>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <64>;
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				pm8350c_s6_level: regulator-pm8350c-s6-level {
					regulator-name = "pm8350c_s6_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mx.lvl";
				proxy-supply = <51>;

				pm8350c_s10_level: regulator-pm8350c-s10-level {
					regulator-name = "pm8350c_s10_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <&audio_etm0_out_funnel_lpass_lpi>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <384 65535>;
				};

				pm8350c_s10_level_ao: regulator-pm8350c-s10-level-ao {
					regulator-name = "pm8350c_s10_level_ao";
					qcom,set = <1>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-ldoe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pmr735a_l2: regulator-pmr735a-l2 {
					regulator-name = "pmr735a_l2";
					qcom,set = <3>;
					regulator-min-microvolt = <1140000>;
					regulator-max-microvolt = <1236000>;
					qcom,init-voltage = <1140000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pmr735a_l3: regulator-pmr735a-l3 {
					regulator-name = "pmr735a_l3";
					qcom,set = <3>;
					regulator-min-microvolt = <831000>;
					regulator-max-microvolt = <939000>;
					qcom,init-voltage = <831000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoe4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;

				pmr735a_l4: regulator-pmr735a-l4 {
					regulator-name = "pmr735a_l4";
					qcom,set = <3>;
					regulator-min-microvolt = <1710000>;
					regulator-max-microvolt = <1854000>;
					qcom,init-voltage = <1710000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoe5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pmr735a_l5: regulator-pmr735a-l5 {
					regulator-name = "pmr735a_l5";
					qcom,set = <3>;
					regulator-min-microvolt = <760000>;
					regulator-max-microvolt = <824000>;
					qcom,init-voltage = <760000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoe6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;

				pmr735a_l6: regulator-pmr735a-l6 {
					regulator-name = "pmr735a_l6";
					qcom,set = <3>;
					regulator-min-microvolt = <588000>;
					regulator-max-microvolt = <800000>;
					qcom,init-voltage = <588000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-smpk1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpk1";

				pmg1110_s1: regulator-pmg1110-s1 {
					regulator-name = "pmg1110_s1";
					qcom,set = <3>;
					regulator-min-microvolt = <1010000>;
					regulator-max-microvolt = <1170000>;
					qcom,init-voltage = <1084000>;
				};
			};
		};

		cluster-device {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <32>;
		};

		disp_rsc: rsc@af20000 {
			lable = "disp_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";
			interrupts = <0x0 0x81 0x4>;
			clocks = <0x34 0x4a>;
			qcom,tcs-offset = <0x1c00>;
			qcom,drv-id = <0>;
			qcom,tcs-config = <2 0 0 1 1 1 3 0 4 0>;

			disp_bcm_voter: bcm_voter {
				compatible = "qcom,bcm-voter";
				qcom,tcs-wait = <1>;
			};

			sde_rsc_rpmh {
				cell-index = <0>;
				compatible = "qcom,sde-rsc-rpmh";
			};
		};

		pdc: interrupt-controller@b220000 {
			compatible = "qcom,diwali-pdc", "qcom,pdc";
			reg = <0xb220000 0x30000 0x174000f0 100>;
			reg-names = "pdc-interrupt-base", "apps-shared-spi-cfg";
			qcom,pdc-ranges = <0 480 94 94 609 31 125 63 1 126 716 12>;
			#interrupt-cells = <2>;
			interrupt-parent = <1>;
			interrupt-controller;
		};

		cpuss-sleep-stats@17800054 {
			compatible = "qcom,cpuss-sleep-stats";
			reg = <0x17800054 4 0x17810054 4 0x17820054 4 0x17830054 4 0x17840054 4 0x17850054 4 0x17860054 4 0x17870054 4 0x178a0098 4 0x178c0000 0x10000>;
			reg-names = "seq_lpm_cntr_cfg_cpu0", "seq_lpm_cntr_cfg_cpu1", "seq_lpm_cntr_cfg_cpu2", "seq_lpm_cntr_cfg_cpu3", "seq_lpm_cntr_cfg_cpu4", "seq_lpm_cntr_cfg_cpu5", "seq_lpm_cntr_cfg_cpu6", "seq_lpm_cntr_cfg_cpu7", "l3_seq_lpm_cntr_cfg", "apss_seq_mem_base";
			num-cpus = <8>;
		};

		rpmh-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			reg = <0xc3f0000 1024>;
			ss-name = "modem", "adsp", "adsp_island", "cdsp", "apss", "wpss";
			mboxes = <2 0>;
			ddr-freq-update;
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators", "qcom,sys-pm-diwali";
			reg = <0xc320000 1024>;
			mboxes = <2 0>;
			mbox-names = "aop";
		};

		subsystem-sleep-stats {
			compatible = "qcom,subsystem-sleep-stats";
			reg = <0xc3f0000 1024>;
			ddr-freq-update;
		};

		memtimer: timer@17420000 {
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17420000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@17421000 {
				frame-number = <0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17421000 0x1000 0x17422000 0x1000>;
			};

			frame@17423000 {
				frame-number = <1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17423000 0x1000>;
				status = "disabled";
			};

			frame@17425000 {
				frame-number = <2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17425000 0x1000>;
				status = "disabled";
			};

			frame@17427000 {
				frame-number = <3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17427000 0x1000>;
				status = "disabled";
			};

			frame@17429000 {
				frame-number = <4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17429000 0x1000>;
				status = "disabled";
			};

			frame@1742b000 {
				frame-number = <5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x1742b000 0x1000>;
				status = "disabled";
			};

			frame@1742d000 {
				frame-number = <6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x1742d000 0x1000>;
				status = "disabled";
			};
		};

		rimps: qcom,rimps@17400000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "qcom,rimps";
			reg = <0x17400000 16 0x17d90000 0x2000>;
			#mbox-cells = <1>;
			interrupts = <0x0 0x3e 0x4>;
		};

		scmi: qcom,scmi {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "arm,scmi";
			mboxes = <53 0>;
			mbox-names = "tx";
			shmem = <54>;

			scmi_plh: protocol@81 {
				reg = <&cpu5_pause>;
				#clock-cells = <1>;
			};

			scmi_gplaf: protocol@85 {
				reg = <&cpu6_emerg1>;
				#clock-cells = <1>;
			};

			scmi_c1dcvs: protocol@87 {
				reg = <&cpu7_pause>;
				#clock-cells = <1>;
			};
		};

		rimps_log: qcom,rimps_log@17d09c00 {
			compatible = "qcom,rimps-log";
			reg = <0x17d09c00 512 0x17d09e00 512>;
			mboxes = <53 1>;
		};

		ipcc_mproc: qcom,ipcc@ed18000 {
			compatible = "qcom,ipcc";
			reg = <0xed18000 0x1000>;
			interrupts = <0x0 0xe5 0x4>;
			interrupt-controller;
			#interrupt-cells = <3>;
			#mbox-cells = <2>;
		};

		tcsr: syscon@1fc0000 {
			compatible = "syscon";
			reg = <0x1fc0000 0x30000>;
		};

		clocks {

			xo_board: xo_board {
				compatible = "fixed-clock";
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				#clock-cells = <0>;
			};

			sleep_clk: sleep_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				#clock-cells = <0>;
			};

			pcie_0_pipe_clk: pcie_0_pipe_clk {
				compatible = "fixed-clock";
				clock-frequency = <&cci3_suspend>;
				clock-output-names = "pcie_0_pipe_clk";
				#clock-cells = <0>;
			};

			ufs_phy_rx_symbol_0_clk: ufs_phy_rx_symbol_0_clk {
				compatible = "fixed-clock";
				clock-frequency = <&cci3_suspend>;
				clock-output-names = "ufs_phy_rx_symbol_0_clk";
				#clock-cells = <0>;
			};

			ufs_phy_rx_symbol_1_clk: ufs_phy_rx_symbol_1_clk {
				compatible = "fixed-clock";
				clock-frequency = <&cci3_suspend>;
				clock-output-names = "ufs_phy_rx_symbol_1_clk";
				#clock-cells = <0>;
			};

			ufs_phy_tx_symbol_0_clk: ufs_phy_tx_symbol_0_clk {
				compatible = "fixed-clock";
				clock-frequency = <&cci3_suspend>;
				clock-output-names = "ufs_phy_tx_symbol_0_clk";
				#clock-cells = <0>;
			};

			usb3_phy_wrapper_gcc_usb30_pipe_clk: usb3_phy_wrapper_gcc_usb30_pipe_clk {
				compatible = "fixed-clock";
				clock-frequency = <&cci3_suspend>;
				clock-output-names = "usb3_phy_wrapper_gcc_usb30_pipe_clk";
				#clock-cells = <0>;
			};
		};

		camcc: clock-controller@ad00000 {
			compatible = "qcom,diwali-camcc", "syscon";
			reg = <0xad00000 0x20000>;
			reg-name = "cc_base";
			vdd_cam_cx-supply = <47>;
			vdd_mxa-supply = <51>;
			vdd_mxc-supply = <46>;
			clocks = <0x37 0x0 0x37 0x1 0x38 0x39 0x8>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "iface";
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		dispcc: clock-controller@af00000 {
			compatible = "qcom,diwali-dispcc", "syscon";
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_cx-supply = <49>;
			clocks = <0x37 0x0 0x37 0x1 0x38 0x39 0x10>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "iface";
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		gcc: clock-controller@100000 {
			compatible = "qcom,diwali-gcc", "syscon";
			reg = <0x100000 0x1f4200>;
			reg-name = "cc_base";
			vdd_cx-supply = <49>;
			vdd_mxa-supply = <51>;
			clocks = <0x37 0x0 0x38 0x3a 0x3b 0x3c 0x3d>;
			clock-names = "bi_tcxo", "sleep_clk", "ufs_phy_rx_symbol_0_clk", "ufs_phy_rx_symbol_1_clk", "ufs_phy_tx_symbol_0_clk", "usb3_phy_wrapper_gcc_usb30_pipe_clk";
			protected-clocks = <0xf 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2a 0x33>;
			#clock-cells = <1>;
			#reset-cells = <1>;
			qcom,critical-devices = <&qupv3_se2_i2c>;
		};

		gpucc: clock-controller@3d90000 {
			compatible = "qcom,diwali-gpucc", "syscon";
			reg = <0x3d90000 0xa000>;
			reg-names = "cc_base";
			vdd_cx-supply = <49>;
			vdd_mxa-supply = <51>;
			clocks = <0x37 0x0 0x39 0x1c 0x39 0x1d>;
			clock-names = "bi_tcxo", "gpll0_out_main", "gpll0_out_main_div";
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		videocc: clock-controller@aaf0000 {
			compatible = "qcom,diwali-videocc", "syscon";
			reg = <0xaaf0000 0x10000>;
			reg-name = "cc_base";
			vdd_cx-supply = <49>;
			vdd_mxc-supply = <46>;
			clocks = <0x37 0x0 0x37 0x1 0x38 0x39 0x80>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "iface";
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		llcc_pmu: llcc-pmu@19095000 {
			compatible = "qcom,llcc-pmu-ver2";
			reg = <0x19095000 768>;
			reg-names = "lagg-base";
		};

		qcom_pmu: qcom,pmu {
			compatible = "qcom,pmu";
			qcom,long-counter;
			qcom,pmu-events-tbl = <8 255 2 255 17 255 1 255 23 255 255 255 24 255 255 255 55 255 255 255 43 255 255 255 0x4005 255 3 255 0x1000 255 255 255>;
		};

		ddr_freq_table: ddr-freq-table {

			ddr4 {
				qcom,ddr-type = <7>;
				qcom,freq-tbl = <0x858b8 0xbb800 0xf84a8 0x14a780 0x17ba38 0x1a0fe0 0x1febe0>;
			};

			ddr5 {
				qcom,ddr-type = <8>;
				qcom,freq-tbl = <0x858b8 0xbb800 0x17ba38 0x1a0fe0 0x1febe0 0x29bf80 0x30c460>;
			};
		};

		llcc_freq_table: llcc-freq-table {
			qcom,freq-tbl = <0x493e0 0x71c50 0x927c0 0xc4c70 0xe3c88 0x104410>;
		};

		ddrqos_freq_table: ddrqos-freq-table {
			qcom,freq-tbl = <0 1>;
		};

		qcom_dcvs: qcom,dcvs {
			compatible = "qcom,dcvs";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			qcom_l3_dcvs_hw: l3 {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <2>;
				qcom,bus-width = <32>;
				reg = <0x17d90000 0x4000 0x17d90100 160>;
				reg-names = "l3-base", "l3tbl-base";

				ddrqos_dcvs_sp: sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0>;
					qcom,shared-offset = <&cpu_2_3_7_pause>;
				};
			};

			qcom_ddr_dcvs_hw: ddr {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0>;
				qcom,bus-width = <4>;
				qcom,freq-tbl = <62>;

				ddrqos_dcvs_sp: sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0>;
					interconnects = <0x3f 0x3 0x3f 0x200>;
				};

				llcc_dcvs_fp: fp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <1>;
					qcom,fp-voter = <64>;
				};
			};

			qcom_llcc_dcvs_hw: llcc {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <1>;
				qcom,bus-width = <16>;
				qcom,freq-tbl = <65>;

				ddrqos_dcvs_sp: sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0>;
					interconnects = <0x42 0x2 0x42 0x230>;
				};

				llcc_dcvs_fp: fp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <1>;
					qcom,fp-voter = <64>;
				};
			};

			qcom_ddrqos_dcvs_hw: ddrqos {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <3>;
				qcom,bus-width = <1>;
				qcom,freq-tbl = <67>;

				ddrqos_dcvs_sp: sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0>;
					interconnects = <0x3f 0x3 0x3f 0x200>;
				};
			};
		};

		qcom_memlat: qcom,memlat {
			compatible = "qcom,memlat";
			qcom,be-stall-ev = <0x4005>;

			qcom_ddr_dcvs_hw: ddr {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <68>;
				qcom,sampling-path = <69>;
				qcom,miss-ev = <0x1000>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <24 25 26 27>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,ddr-type = <7>;
						qcom,cpufreq-memfreq-tbl = <0x10b300 0x858b8 0x17bb00 0xbb800 0x1b8a00 0xf84a8>;
					};

					ddr5-tbl {
						qcom,ddr-type = <8>;
						qcom,cpufreq-memfreq-tbl = <0x10b300 0x858b8 0x17bb00 0xbb800 0x1b8a00 0x17ba38>;
					};
				};

				ddrqos_gold_lat: gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <28 29 30>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,ddr-type = <7>;
						qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x114900 0xf84a8 0x193200 0x17ba38 0x21b100 0x1a0fe0 0x240900 0x1febe0>;
					};

					ddr5-tbl {
						qcom,ddr-type = <8>;
						qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x114900 0xbb800 0x193200 0x17ba38 0x1b8a00 0x1a0fe0 0x21b100 0x1febe0 0x240900 0x30c460>;
					};
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <31>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,ddr-type = <7>;
						qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x10b300 0xf84a8 0x189c00 0x17ba38 0x211b00 0x1a0fe0 0x249f00 0x1febe0>;
					};

					ddr5-tbl {
						qcom,ddr-type = <8>;
						qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x10b300 0xbb800 0x189c00 0x17ba38 0x1e2d00 0x1a0fe0 0x211b00 0x1febe0 0x249f00 0x30c460>;
					};
				};

				silver-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <24 25 26 27>;
					qcom,sampling-enabled;
					qcom,compute-mon;

					ddr4-tbl {
						qcom,ddr-type = <7>;
						qcom,cpufreq-memfreq-tbl = <0x17bb00 0x858b8 0x1b8a00 0xbb800>;
					};

					ddr5-tbl {
						qcom,ddr-type = <8>;
						qcom,cpufreq-memfreq-tbl = <0x17ae80 0x858b8 0x1b8a00 0xbb800>;
					};
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <28 29 30 31>;
					qcom,sampling-enabled;
					qcom,compute-mon;

					ddr4-tbl {
						qcom,ddr-type = <7>;
						qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x114900 0xbb800 0x193200 0xf84a8 0x1b8a00 0x17ba38 0x21b100 0x1a0fe0 0x240900 0x1febe0>;
					};

					ddr5-tbl {
						qcom,ddr-type = <8>;
						qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x114900 0xbb800 0x193200 0x17ba38 0x1b8a00 0x1a0fe0 0x21b100 0x1febe0 0x240900 0x30c460>;
					};
				};

				ddrqos_prime_latfloor: prime-latfloor {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <31>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,ddr-type = <7>;
						qcom,cpufreq-memfreq-tbl = <0x22dd00 0x858b8 0x294f00 0x1febe0>;
					};

					ddr5-tbl {
						qcom,ddr-type = <8>;
						qcom,cpufreq-memfreq-tbl = <0x22dd00 0x858b8 0x294f00 0x30c460>;
					};
				};
			};

			qcom_llcc_dcvs_hw: llcc {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <70>;
				qcom,sampling-path = <71>;
				qcom,miss-ev = <55>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <24 25 26 27>;
					qcom,cpufreq-memfreq-tbl = <0x10b300 0x493e0 0x17bb00 0x71c50 0x1b8a00 0x927c0>;
					qcom,sampling-enabled;
				};

				ddrqos_gold_lat: gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <28 29 30 31>;
					qcom,cpufreq-memfreq-tbl = <0x9f600 0x493e0 0xe5b00 0x71c50 0x151800 0x927c0 0x193200 0xc4c70 0x249f00 0xe3c88 0x294f00 0x104410>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <28 29 30 31>;
					qcom,cpufreq-memfreq-tbl = <0x1e2d00 0x493e0 0x294f00 0x927c0>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};
			};

			qcom_l3_dcvs_hw: l3 {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <72>;
				qcom,sampling-path = <73>;
				qcom,miss-ev = <23>;
				qcom,wb-ev = <24>;
				qcom,access-ev = <43>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <24 25 26 27>;
					qcom,cpufreq-memfreq-tbl = <0x62700 0x4b000 0x96000 0x83400 0xc4e00 0x9f600 0xdc500 0xb6d00 0x10b300 0xce400 0x12c000 0x101d00 0x14cd00 0x127500 0x17bb00 0x148200 0x193200 0x189c00 0x1b8a00 0x197d00>;
					qcom,sampling-enabled;
				};

				ddrqos_gold_lat: gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <28 29 30>;
					qcom,cpufreq-memfreq-tbl = <0xe5b00 0x83400 0x114900 0xb6d00 0x151800 0xef100 0x193200 0x127500 0x1b8a00 0x148200 0x1f5900 0x189c00 0x21b100 0x197d00>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <31>;
					qcom,cpufreq-memfreq-tbl = <0x10b300 0x83400 0x156300 0xb6d00 0x1af400 0x127500 0x1e2d00 0x148200 0x211b00 0x189c00 0x249f00 0x197d00>;
					qcom,sampling-enabled;
				};

				prime-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <31>;
					qcom,cpufreq-memfreq-tbl = <0x1e2d00 0x4b000 0x294f00 0x148200>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};
			};

			qcom_ddrqos_dcvs_hw: ddrqos {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <74>;
				qcom,sampling-path = <75>;
				qcom,miss-ev = <0x1000>;

				ddrqos_gold_lat: gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <28 29 30 31>;
					qcom,cpufreq-memfreq-tbl = <0x211b00 0 0x294f00 1>;
					qcom,sampling-enabled;
				};

				ddrqos_prime_latfloor: prime-latfloor {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <31>;
					qcom,cpufreq-memfreq-tbl = <0x211b00 0 0x294f00 1>;
					qcom,sampling-enabled;
				};
			};
		};

		bwmon_llcc: qcom,bwmon-llcc@190b6400 {
			compatible = "qcom,bwmon4";
			reg = <0x190b6400 768 0x190b6300 512>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0x245 0x4>;
			qcom,mport = <0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			qcom,target-dev = <70>;
		};

		bwmon_ddr: qcom,bwmon-ddr@19091000 {
			compatible = "qcom,bwmon5";
			reg = <0x19091000 0x1000>;
			reg-names = "base";
			interrupts = <0x0 0x51 0x4>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			qcom,target-dev = <68>;
		};

		cpufreq_hw: qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw-epss";
			reg = <0x17d91000 0x1000 0x17d92000 0x1000 0x17d93000 0x1000 0x17d09804 4 0x17d09808 4 0x17d0980c 4>;
			reg-names = "freq-domain0", "freq-domain1", "freq-domain2", "pdmem-domain0", "pdmem-domain1", "pdmem-domain2";
			clocks = <0x37 0x0 0x39 0x0>;
			clock-names = "xo", "alternate";
			qcom,lut-row-size = <4>;
			qcom,skip-enable-check;
			qcom,perf-lock-support;
			interrupts = <0x0 0x1e 0x4 0x0 0x1f 0x4 0x0 0x13 0x4>;
			interrupt-names = "dcvsh0_int", "dcvsh1_int", "dcvsh2_int";
			#freq-domain-cells = <2>;
		};

		qcom,cpufreq-hw-debug {
			compatible = "qcom,cpufreq-hw-epss-debug";
			qcom,freq-hw-domain = <8 0 8 1 8 2>;
		};

		apsscc: syscon@17a80000 {
			compatible = "syscon";
			reg = <0x17a80000 0x21000>;
		};

		mccc: syscon@190ba000 {
			compatible = "syscon";
			reg = <0x190ba000 84>;
		};

		debugcc: debug-clock-controller@0 {
			compatible = "qcom,diwali-debugcc";
			qcom,gcc = <57>;
			qcom,videocc = <76>;
			qcom,dispcc = <52>;
			qcom,camcc = <77>;
			qcom,gpucc = <78>;
			qcom,apsscc = <79>;
			qcom,mccc = <80>;
			clock-names = "xo_clk_src";
			clocks = <0x37 0x0>;
			#clock-cells = <1>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		cpu_pmu: cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x7 0x4>;
		};

		vendor_hooks: qcom,cpu-vendor-hooks {
			compatible = "qcom,cpu-vendor-hooks";
		};

		logbuf: qcom,logbuf-vendor-hooks {
			compatible = "qcom,logbuf-vendor-hooks";
		};

		microdump_modem {
			compatible = "qcom,microdump_modem";
		};

		mini_dump_node {
			compatible = "qcom,minidump";
		};

		va_mini_dump {
			compatible = "qcom,va-minidump";
			memory-region = <81>;
			status = "ok";
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,threshold-arr = <0x17800058 0x17810058 0x17820058 0x17830058 0x17840058 0x17850058 0x17860058 0x17870058>;
			qcom,config-arr = <0x17800060 0x17810060 0x17820060 0x17830060 0x17840060 0x17850060 0x17860060 0x17870060>;
		};

		qcom,mpm2-sleep-counter@c221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,msm-imem@146aa000 {
			compatible = "qcom,msm-imem";
			reg = <0x146aa000 0x1000>;
			ranges = <0 0x146aa000 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <16 8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 4>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <28 4>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 32>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 12>;
			};

			pil@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 200>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 4>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <200 200>;
			};
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		cache-controller@19200000 {
			compatible = "qcom,diwali-llcc", "qcom,llcc-v21";
			reg = <0x19200000 0x180000 0x19a00000 0x80000>;
			reg-names = "llcc_base", "llcc_broadcast_base";
			interrupts = <0x0 0x10a 0x4>;
			cap-based-alloc-and-pwr-collapse;

			llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x52 0x0>;
				clock-names = "qdss_clk";
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0>;
				qcom,client-id = <0>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0>;
				qcom,client-id = <2>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <1>;
				qcom,allocate-on-request;
				label = "modem";
			};
		};

		qcom,secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		tcsr_mutex_block: syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
		};

		tcsr_mutex: hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <83 0 0x1000>;
			#hwlock-cells = <1>;
		};

		qcom_tzlog: tz-log@146AA720 {
			compatible = "qcom,tz-log";
			reg = <0x146aa720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <&cam_sensor_suspend_rst5>;
			hyplog-size-offset = <&cam_csiphy3>;
		};

		qcom_qseecom: qseecom@c1700000 {
			compatible = "qcom,qseecom";
			memory-region = <84>;
			qseecom_mem = <84>;
			qseecom_ta_mem = <85>;
			user_contig_mem = <86>;
			qcom,hlos-num-ce-hw-instances = <1>;
			qcom,hlos-ce-hw-instance = <0>;
			qcom,qsee-ce-hw-instance = <0>;
			qcom,disk-encrypt-pipe-pair = <2>;
			qcom,no-clock-support;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <2>;
		};

		qcom_cedev: qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x4>;
			qcom,bam-pipe-pair = <2>;
			qcom,ce-hw-instance = <0>;
			qcom,ce-device = <0>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			interconnect-names = "data_path";
			interconnects = <0x57 0x25 0x3f 0x200>;
			iommus = <88 0x484 17>;
			qcom,iommu-dma = "atomic";
			dma-coherent;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <88 0x488 0 88 0x49a 0 88 0x49f 0 88 0x498 5>;
				dma-coherent;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <88 0x492 0 88 0x497 0 88 0x49b 0 88 0x49e 0>;
				qcom,iommu-vmid = <9>;
				qcom,secure-context-bank;
			};
		};

		qcom_rng: qrng@10c3000 {
			compatible = "qcom,msm-rng";
			reg = <0x10c3000 0x1000>;
			qcom,no-qrng-config;
			qcom,no-clock-support;
		};

		smem: qcom,smem {
			compatible = "qcom,smem";
			memory-region = <89>;
			hwlocks = <90 3>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <443 429>;
			interrupt-parent = <91>;
			interrupts = <0x3 0x2 0x1>;
			mboxes = <91 3 2>;
			qcom,local-pid = <0>;
			qcom,remote-pid = <2>;

			wpss_smp2p_out: master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <1>;
			};

			wpss_smp2p_in: slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			sleepstate_smp2p_out: sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <1>;
			};

			sleepstate_smp2p_in: qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			smp2p_rdbg2_out: qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <1>;
			};

			smp2p_rdbg2_in: qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <2>;
			};
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <92 0>;
			interrupt-parent = <93>;
			interrupts = <0x0 0x0>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <94 432>;
			interrupt-parent = <91>;
			interrupts = <0x6 0x2 0x1>;
			mboxes = <91 6 2>;
			qcom,local-pid = <0>;
			qcom,remote-pid = <5>;

			wpss_smp2p_out: master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <1>;
			};

			wpss_smp2p_in: slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			smp2p_rdbg5_out: qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <1>;
			};

			smp2p_rdbg5_in: qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <2>;
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <435 428>;
			interrupt-parent = <91>;
			interrupts = <0x2 0x2 0x1>;
			mboxes = <91 2 2>;
			qcom,local-pid = <0>;
			qcom,remote-pid = <1>;

			wpss_smp2p_out: master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <1>;
			};

			wpss_smp2p_in: slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			smp2p_ipa_1_out: qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <1>;
			};

			smp2p_ipa_1_in: qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <2>;
			};
		};

		qcom,smp2p-wpss {
			compatible = "qcom,smp2p";
			qcom,smem = <617 616>;
			interrupt-parent = <91>;
			interrupts = <0x18 0x2 0x1>;
			mboxes = <91 24 2>;
			qcom,local-pid = <0>;
			qcom,remote-pid = <13>;

			wpss_smp2p_out: master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <1>;
			};

			wpss_smp2p_in: slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			smp2p_wlan_1_in: qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			smp2p_wlan_1_out: qcom,smp2p-wlan-1-out {
				qcom,entry-name = "wlan";
				#qcom,smem-state-cells = <1>;
			};

			smp2p_wlan_2_in: qcom,smp2p-wlan-2-in {
				qcom,entry-name = "wlan_soc_wake";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			smp2p_wlan_2_out: qcom,smp2p-wlan-2-out {
				qcom,entry-name = "wlan_soc_wake";
				#qcom,smem-state-cells = <1>;
			};

			smp2p_wlan_3_out: qcom,smp2p-wlan-3-out {
				qcom,entry-name = "wlan_ep_power_save";
				#qcom,smem-state-cells = <1>;
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		aoss_qmp: power-controller@c300000 {
			compatible = "qcom,diwali-aoss-qmp";
			reg = <0xc300000 1024>;
			interrupt-parent = <91>;
			interrupts = <0x0 0x0 0x1>;
			mboxes = <91 0 0>;
			#power-domain-cells = <1>;
			#clock-cells = <0>;
		};

		qmp_aop: qcom,qmp-aop {
			compatible = "qcom,qmp-mbox";
			qcom,qmp = <82>;
			label = "aop";
			#mbox-cells = <1>;
		};

		qmp_tme: qcom,qmp-tme {
			compatible = "qcom,qmp-mbox";
			qcom,remote-pid = <14>;
			mboxes = <91 23 0>;
			mbox-names = "tme_qmp";
			interrupt-parent = <91>;
			interrupts = <0x17 0x0 0x1>;
			label = "tme";
			qcom,early-boot;
			priority = <0>;
			mbox-desc-offset = <0>;
			#mbox-cells = <1>;
		};

		qcom,tmecom-qmp-client {
			compatible = "qcom,tmecom-qmp-client";
			mboxes = <94 0>;
			mbox-names = "tmecom";
			label = "tmecom";
			depends-on-supply = <94>;
		};

		adsp_pas: remoteproc-adsp@03000000 {
			compatible = "qcom,diwali-adsp-pas";
			reg = <0x3000000 0x10000>;
			status = "ok";
			clocks = <0x37 0x0>;
			clock-names = "xo";
			cx-supply = <95>;
			cx-uV-uA = <384 0>;
			mx-supply = <96>;
			mx-uV-uA = <384 0>;
			reg-names = "cx", "mx";
			interconnects = <0x57 0x25 0x3f 0x200>;
			interconnect-names = "crypto_ddr";
			qcom,qmp = <82>;
			memory-region = <97>;
			interrupts-extended = <0x2d 0x6 0x1 0x62 0x0 0x0 0x62 0x2 0x0 0x62 0x1 0x0 0x62 0x3 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack";
			qcom,smem-states = <99 0>;
			qcom,smem-state-names = "stop";

			glink_edge: glink-edge {
				qcom,remote-pid = <2>;
				transport = "smem";
				mboxes = <91 3 0>;
				mbox-names = "adsp_smem";
				interrupt-parent = <91>;
				interrupts = <0x3 0x0 0x1>;
				label = "adsp";
				qcom,glink-label = "lpass";

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 5 0x2000 3 0x4400 2>;
					qcom,no-wake-svc = <&audio_etm0_out_funnel_lpass_lpi>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <100 64>;
				};

				audio_gpr: qcom,gpr {
					reg = <2>;
					qcom,intents = <512 20>;
					qcom,glink-channels = "adsp_apps";
					compatible = "qcom,gpr";

					spf_core {
						reg = <3>;
						compatible = "qcom,spf_core";
					};

					audio-pkt {
						reg = <23>;
						qcom,audiopkt-ch-name = "apr_audio_svc";
						compatible = "qcom,audio-pkt";
					};

					audio_prm: q6prm {
						reg = <7>;
						compatible = "qcom,audio_prm";
					};
				};
			};
		};

		cdsp_pas: remoteproc-cdsp@32300000 {
			compatible = "qcom,diwali-cdsp-pas";
			reg = <0x32300000 0x10000>;
			status = "ok";
			clocks = <0x37 0x0>;
			clock-names = "xo";
			cx-supply = <49>;
			cx-uV-uA = <384 0x186a0>;
			mx-supply = <46>;
			mx-uV-uA = <384 0x186a0>;
			reg-names = "cx", "mx";
			interconnects = <0x64 0x28 0x3f 0x200 0x57 0x25 0x3f 0x200>;
			interconnect-names = "rproc_ddr", "crypto_ddr";
			qcom,qmp = <82>;
			memory-region = <101>;
			interrupts-extended = <0x1 0x0 0x242 0x1 0x66 0x0 0x0 0x66 0x2 0x0 0x66 0x1 0x0 0x66 0x3 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack";
			qcom,smem-states = <103 0>;
			qcom,smem-state-names = "stop";

			glink_edge: glink-edge {
				qcom,remote-pid = <5>;
				transport = "smem";
				mboxes = <91 6 0>;
				mbox-names = "cdsp_smem";
				interrupt-parent = <91>;
				interrupts = <0x6 0x0 0x1>;
				label = "cdsp";
				qcom,glink-label = "cdsp";

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 5 0x2000 3 0x4400 2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <100 64>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <32 12>;

					msm_cdsp_rm: qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-cores = <0 1 2 3>;
						qcom,qos-latency-us = <70>;
						qcom,qos-maxhold-ms = <20>;
					};
				};
			};
		};

		modem_pas: remoteproc-mss@04080000 {
			compatible = "qcom,diwali-modem-pas";
			reg = <0x4080000 0x10000>;
			status = "ok";
			clocks = <0x37 0x0>;
			clock-names = "xo";
			cx-supply = <49>;
			cx-uV-uA = <384 0x186a0>;
			mx-supply = <104>;
			mx-uV-uA = <384 0x186a0>;
			reg-names = "cx", "mx";
			interconnects = <0x3f 0x3 0x3f 0x200 0x57 0x25 0x3f 0x200>;
			interconnect-names = "rproc_ddr", "crypto_ddr";
			qcom,qmp = <82>;
			memory-region = <105 106>;
			interrupts-extended = <0x1 0x0 0x108 0x1 0x6b 0x0 0x0 0x6b 0x2 0x0 0x6b 0x1 0x0 0x6b 0x3 0x0 0x6b 0x7 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			qcom,smem-states = <108 0>;
			qcom,smem-state-names = "stop";

			glink_edge: glink-edge {
				qcom,remote-pid = <1>;
				transport = "smem";
				mboxes = <91 2 0>;
				mbox-names = "mpss_smem";
				interrupt-parent = <91>;
				interrupts = <0x2 0x0 0x1>;
				label = "modem";
				qcom,glink-label = "mpss";

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 5 0x2000 3 0x4400 2>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 2>;
				};
			};
		};

		wpss_pas: remoteproc-wpss@08a00000 {
			compatible = "qcom,diwali-wpss-pas";
			reg = <0x8a00000 0x10000>;
			status = "ok";
			memory-region = <109>;
			clocks = <0x37 0x0>;
			clock-names = "xo";
			cx-supply = <49>;
			cx-uV-uA = <384 0x186a0>;
			mx-supply = <51>;
			mx-uV-uA = <384 0x186a0>;
			reg-names = "cx", "mx";
			qcom,qmp = <82>;
			interrupts-extended = <0x1 0x0 0x24b 0x1 0x6e 0x0 0x0 0x6e 0x2 0x0 0x6e 0x1 0x0 0x6e 0x3 0x0 0x6e 0x7 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			qcom,smem-states = <111 0>;
			qcom,smem-state-names = "stop";

			glink_edge: glink-edge {
				qcom,remote-pid = <13>;
				transport = "smem";
				mboxes = <91 24 0>;
				mbox-names = "wpss_smem";
				interrupt-parent = <91>;
				interrupts = <0x18 0x0 0x1>;
				label = "wpss";
				qcom,glink-label = "wpss";

				qcom,wpss_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 5 0x2000 3 0x4400 2>;
				};
			};
		};

		icnss2: qcom,wcn6750 {
			compatible = "qcom,wcn6750";
			reg = <0x17110040 0 0xb0000000 0x10000>;
			reg-names = "msi_addr", "smmu_iova_ipa";
			qcom,rproc-handle = <112>;
			iommus = <88 0x1c00 1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-faults = "stall-disable", "HUPCF", "non-fatal";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-geometry = <0xa0000000 0x10010000>;
			dma-coherent;
			qcom,fw-prefix;
			qcom,wlan;
			qcom,wlan-msa-fixed-region = <113>;
			use-nv-mac;
			vdd-cx-mx-supply = <40>;
			qcom,vdd-cx-mx-config = <0xc92c0 0x111700 0 0 1>;
			vdd-1.8-xo-supply = <41>;
			qcom,vdd-1.8-xo-config = <0x1c9080 0x1f20c0 0 0 0>;
			vdd-1.3-rfa-supply = <42>;
			qcom,vdd-1.3-rfa-config = <0x132a40 0x16e360 0 0 0>;
			qcom,smem-states = <114 0 115 0 116 0>;
			qcom,smem-state-names = "wlan-smp2p-out", "wlan-soc-wake-smp2p-out", "wlan-ep-powersave-smp2p-out";
			mboxes = <2 0>;
			qcom,vreg_ol_cpr = "s7b";
			wlan-en-gpio = <25>;

			icnss_cdev_apss: qcom,icnss_cdev1 {
				#cooling-cells = <2>;
			};

			icnss_cdev_wpss: qcom,icnss_cdev2 {
				#cooling-cells = <2>;
			};

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x75 0x0 0x0 0x75 0x1 0x0>;
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
			};

			qcom,smp2p_map_wlan_2_in {
				interrupts-extended = <0x76 0x0 0x0>;
				interrupt-names = "qcom,smp2p-soc-wake-ack";
			};
		};

		eud: qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <45>;
			interrupts = <0xb 0x4>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			clocks = <0x39 0x14>;
			clock-names = "eud_clkref_clk";
			qcom,secure-eud-en;
			status = "ok";
		};

		clk_virt: interconnect@0 {
			compatible = "qcom,diwali-clk_virt";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <119>;
		};

		mc_virt: interconnect@1 {
			compatible = "qcom,diwali-mc_virt";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <119 120>;
		};

		config_noc: interconnect@1500000 {
			reg = <0x1500000 0x1c000>;
			compatible = "qcom,diwali-config_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <119>;
		};

		system_noc: interconnect@1680000 {
			reg = <0x1680000 0x1e200>;
			compatible = "qcom,diwali-system_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <119>;
		};

		pcie_noc: interconnect@16c0000 {
			reg = <0x16c0000 0xe280>;
			compatible = "qcom,diwali-pcie_anoc";
			#interconnect-cells = <1>;
			clocks = <0x39 0x4 0x39 0xc>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <119>;
		};

		aggre1_noc: interconnect@16e0000 {
			reg = <0x16e0000 0x1c080>;
			compatible = "qcom,diwali-aggre1_noc";
			#interconnect-cells = <1>;
			clocks = <0x39 0x5 0x39 0x6>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <119>;
		};

		aggre2_noc: interconnect@1700000 {
			reg = <0x1700000 0x31080>;
			compatible = "qcom,diwali-aggre2_noc";
			#interconnect-cells = <1>;
			clocks = <0x39 0x5 0x37 0x16>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <119>;
		};

		mmss_noc: interconnect@1740000 {
			reg = <0x1740000 0x1f080>;
			compatible = "qcom,diwali-mmss_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <119 120>;
		};

		gem_noc: interconnect@19100000 {
			reg = <0x19100000 0xbb800>;
			compatible = "qcom,diwali-gem_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <119 120>;
		};

		nsp_noc: interconnect@320C0000 {
			reg = <0x320c0000 0x10000>;
			compatible = "qcom,diwali-nsp_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <119>;
		};

		lpass_ag_noc: interconnect@3c40000 {
			reg = <0x3c40000 0x17200>;
			compatible = "qcom,diwali-lpass_ag_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <119>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0 0x280000>;
			reg-names = "rmtfs";
			qcom,client-id = <1>;
		};

		ufsphy_mem: ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xe10>;
			reg-names = "phy_mem";
			#phy-cells = <0>;
			lanes-per-direction = <2>;
			clock-names = "ref_clk_src", "ref_aux_clk", "qref_clk", "rx_sym0_mux_clk", "rx_sym1_mux_clk", "tx_sym0_mux_clk", "rx_sym0_phy_clk", "rx_sym1_phy_clk", "tx_sym0_phy_clk";
			clocks = <0x37 0x0 0x39 0x6a 0x39 0x64 0x39 0x6d 0x39 0x6f 0x39 0x71 0x3a 0x3b 0x3c>;
			resets = <121 0>;
			status = "ok";
			compatible = "qcom,ufs-phy-qmp-v4-diwali";
			vdda-phy-supply = <&L10C>;
			vdda-pll-supply = <&L6B>;
			vdda-phy-max-microamp = <0x15824>;
			vdda-pll-max-microamp = <0x477c>;
		};

		sdhc2_opp_table: sdhc2-opp-table {
			compatible = "operating-points-v2";

			opp-100000000 {
				opp-hz = <0 0x5f5e100>;
				opp-peak-kBps = <0x186a00 0x445c0>;
				opp-avg-kBps = <0xc350 0>;
			};

			opp-202000000 {
				opp-hz = <0 0xc0a4680>;
				opp-peak-kBps = <0x7a1200 0x16e360>;
				opp-avg-kBps = <0x19640 0>;
			};
		};

		sdhc_2: sdhci@8804000 {
			status = "disabled";
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x0 0xcf 0x4 0x0 0xdf 0x4>;
			interrupt-names = "hc_irq", "pwr_irq";
			bus-width = <4>;
			no-sdio;
			no-mmc;
			qcom,restore-after-cx-collapse;
			clocks = <0x39 0x60 0x39 0x61>;
			clock-names = "iface", "core";
			qcom,dll-hsr-list = <0x7642c 0xa800 16 0x2c010800 0x80040868>;
			iommus = <88 0x540 0>;
			dma-coherent;
			qcom,iommu-dma = "fastmap";
			interconnects = <0x57 0x2e 0x3f 0x200 0x42 0x2 0x7a 0x220>;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			operating-points-v2 = <123>;

			qos0 {
				mask = <&qupv3_se8_spi_active>;
				vote = <44>;
			};

			qos1 {
				mask = <15>;
				vote = <44>;
			};
		};

		ufshc_mem: ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem", "ufs_ice", "ufs_ice_hwkm";
			interrupts = <0x0 0x109 0x4>;
			phys = <124>;
			phy-names = "ufsphy";
			#reset-cells = <1>;
			lanes-per-direction = <2>;
			dev-ref-clk-freq = <0>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x39 0x66 0x39 0x5 0x39 0x65 0x39 0x72 0x39 0x68 0x37 0x0 0x39 0x70 0x39 0x6c 0x39 0x6e>;
			freq-table-hz = <0x47868c0 0x18054ac0 0 0 0 0 0x47868c0 0x23c34600 0x47868c0 0x23c34600 0 0 0 0 0 0 0 0>;
			interconnects = <0x7d 0x2f 0x3f 0x200 0x42 0x2 0x7a 0x224>;
			interconnect-names = "ufs-ddr", "cpu-ufs";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <26>;
			qcom,ufs-bus-bw,num-paths = <2>;
			qcom,ufs-bus-bw,vectors-KBps = <0 0 0 0 922 0 1000 0 0x734 0 1000 0 0xe68 0 1000 0 0x1cd0 0 1000 0 0x734 0 1000 0 0xe68 0 1000 0 0x1cd0 0 1000 0 0x39a0 0 1000 0 0x1f334 0 1000 0 0x3e667 0 1000 0 0x16c666 0 0x19000 0 0x2c7b80 0 0x32000 0 0x3e667 0 1000 0 0x7cccd 0 1000 0 0x16c666 0 0x32000 0 0x2c7b80 0 0x64000 0 0x247ae 0 1000 0 0x48ccd 0 1000 0 0x16c666 0 0x19000 0 0x2c7b80 0 0x32000 0 0x48ccd 0 1000 0 0x9199a 0 1000 0 0x16c666 0 0x32000 0x64000 0x2c7b80 0 0x64000 0x64000 0x74a000 0xc34cf2 0x4b000 0>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2", "MAX";
			reset-gpios = <38 170 1>;
			resets = <57 14>;
			reset-names = "rst";
			iommus = <88 32 0>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			multi-level-clk-scaling-support;
			axi-turbo-clk-freq = <0x18054ac0>;
			axi-turbo-l1-clk-freq = <0x18054ac0>;
			ice-turbo-clk-freq = <0x23c34600>;
			ice-turbo-l1-clk-freq = <0x23c34600>;
			unipro-turbo-clk-freq = <0x23c34600>;
			unipro-turbo-l1-clk-freq = <0x23c34600>;
			disable-cgc;
			status = "ok";
			vdd-hba-supply = <&gcc_ufs_phy_gdsc>;
			vcc-supply = <&L7B>;
			vcc-max-microamp = <0x10c8e0>;
			vccq-supply = <&L9B>;
			vccq-max-microamp = <0x124f80>;
			vccq2-supply = <&L19B>;
			vccq2-max-microamp = <0xc3500>;
			qcom,vddp-ref-clk-supply = <&L9B>;
			qcom,vddp-ref-clk-max-microamp = <100>;
			ufs-dev-types = <2>;
			nvmem-cells = <0x4f6>;
			nvmem-cell-names = "ufs_dev";

			qos0 {
				mask = <&qupv3_se8_spi_active>;
				vote = <44>;
				perf;
			};

			qos1 {
				mask = <15>;
				vote = <44>;
			};
		};

		thermal_zones: thermal-zones {

			pa {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 0>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			pa1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 1>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			bcl-warn {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 31>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			sdr0-pa0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 32>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			sdr0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 38>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			sdr1-pa0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 39>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			sdr1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 45>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			sdr-mmw-therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 29>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			mmw0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 46>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			mmw1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 47>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			mmw2 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 48>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			mmw3 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 49>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			mmw_pa1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 26>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			mmw_pa2 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 27>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			mmw_pa3 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 28>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			mmw-ific0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 50>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			sub1-modem-cfg {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 51>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			sub1-lte-cc {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 52>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr1_cc {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 53>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr2_cc {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 54>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr1_cc {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 55>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr2_cc {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <126 56>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			aoss-0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <127 0>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <127 1>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <127 2>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <127 3>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu4_emerg0: cpu4-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};
			};

			cpu-1-1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <127 4>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu4_emerg1: cpu4-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};
			};

			cpu-1-2 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <127 5>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu5_emerg0: cpu5-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <128>;
						cooling-device = <129 1 1>;
					};
				};
			};

			cpu-1-3 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <127 6>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu5_emerg1: cpu5-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <&cpu5_emerg1>;
						cooling-device = <129 1 1>;
					};
				};
			};

			cpu-1-4 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <127 7>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu6_emerg0: cpu6-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu14_cdev {
						trip = <&cpu6_emerg0>;
						cooling-device = <132 1 1>;
					};
				};
			};

			cpu-1-5 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <127 8>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu6_emerg1: cpu6-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu15_cdev {
						trip = <&cpu6_emerg1>;
						cooling-device = <132 1 1>;
					};
				};
			};

			cpu-1-6 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <127 9>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu7_emerg0: cpu7-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu16_cdev {
						trip = <&cpu7_emerg0>;
						cooling-device = <135 1 1>;
					};
				};
			};

			cpu-1-7 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <127 10>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu7_emerg1: cpu7-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu17_cdev {
						trip = <&cpu7_emerg1>;
						cooling-device = <135 1 1>;
					};
				};
			};

			gpuss-0 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <127 11>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					gpu1_tj_cfg: tj_cfg {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe1: fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe2: fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					gpu0_cdev {
						trip = <&gpu0_tj_cfg>;
						cooling-device = <138 0 0xffffffff>;
					};

					gpu0_fs1_cdev0 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <138 5 5>;
					};

					gpu0_fs1_cdev1 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <140 6 6>;
					};

					gpu0_fs1_cdev2 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <141 1 1>;
					};

					gpu0_fs1_cdev3 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <142 255 255>;
					};

					gpu0_fs2_cdev0 {
						trip = <&gpu0_fail_safe2>;
						cooling-device = <144 1 1>;
					};
				};
			};

			gpuss-1 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <127 12>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					gpu1_tj_cfg: tj_cfg {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe1: fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe2: fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					gpu1_cdev {
						trip = <&gpu0_tj_cfg>;
						cooling-device = <138 0 0xffffffff>;
					};

					gpu1_fs1_cdev0 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <138 5 5>;
					};

					gpu1_fs1_cdev1 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <140 6 6>;
					};

					gpu1_fs1_cdev2 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <141 1 1>;
					};

					gpu1_fs1_cdev3 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <142 255 255>;
					};

					gpu1_fs2_cdev0 {
						trip = <&gpu0_fail_safe2>;
						cooling-device = <144 1 1>;
					};
				};
			};

			camera-0 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <127 13>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe1: fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe2: fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					camera0_fs1_cdev0 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <138 5 5>;
					};

					camera0_fs1_cdev1 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <140 6 6>;
					};

					camera0_fs1_cdev2 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <141 1 1>;
					};

					camera0_fs1_cdev3 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <142 255 255>;
					};

					camera0_fs2_cdev0 {
						trip = <&gpu0_fail_safe2>;
						cooling-device = <144 1 1>;
					};
				};
			};

			camera-1 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <127 14>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe1: fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe2: fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					camera1_fs1_cdev0 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <138 5 5>;
					};

					camera1_fs1_cdev1 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <140 6 6>;
					};

					camera1_fs1_cdev2 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <141 1 1>;
					};

					camera1_fs1_cdev3 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <142 255 255>;
					};

					camera1_fs2_cdev0 {
						trip = <&gpu0_fail_safe2>;
						cooling-device = <144 1 1>;
					};
				};
			};

			aoss-1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <152 0>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <152 1>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu0_emerg: cpu0-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <&cpu0_emerg>;
						cooling-device = <154 1 1>;
					};
				};
			};

			cpu-0-1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <152 2>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu1_emerg: cpu1-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <&cpu1_emerg>;
						cooling-device = <156 1 1>;
					};
				};
			};

			cpu-0-2 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <152 3>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu2_emerg: cpu2-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <&cpu2_emerg>;
						cooling-device = <158 1 1>;
					};
				};
			};

			cpu-0-3 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <152 4>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu3_emerg: cpu3-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <&cpu3_emerg>;
						cooling-device = <160 1 1>;
					};
				};
			};

			nspss-0 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <152 5>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					nspss_2_config: junction-config {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe1: fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe2: fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <&nspss_0_config>;
						cooling-device = <140 0xffffffff 0xffffffff>;
					};

					nspss0_fs1_cdev0 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <138 5 5>;
					};

					nspss0_fs1_cdev1 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <140 6 6>;
					};

					nspss0_fs1_cdev2 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <141 1 1>;
					};

					nspss0_fs1_cdev3 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <142 255 255>;
					};

					nspss0_fs2_cdev0 {
						trip = <&gpu0_fail_safe2>;
						cooling-device = <144 1 1>;
					};
				};
			};

			nspss-1 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <152 6>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					nspss_2_config: junction-config {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe1: fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe2: fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <&nspss_0_config>;
						cooling-device = <140 0xffffffff 0xffffffff>;
					};

					nspss1_fs1_cdev0 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <138 5 5>;
					};

					nspss1_fs1_cdev1 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <140 6 6>;
					};

					nspss1_fs1_cdev2 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <141 1 1>;
					};

					nspss1_fs1_cdev3 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <142 255 255>;
					};

					nspss1_fs2_cdev0 {
						trip = <&gpu0_fail_safe2>;
						cooling-device = <144 1 1>;
					};
				};
			};

			nspss-2 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <152 7>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					nspss_2_config: junction-config {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe1: fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe2: fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <&nspss_0_config>;
						cooling-device = <140 0xffffffff 0xffffffff>;
					};

					nspss2_fs1_cdev0 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <138 5 5>;
					};

					nspss2_fs1_cdev1 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <140 6 6>;
					};

					nspss2_fs1_cdev2 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <141 1 1>;
					};

					nspss2_fs1_cdev3 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <142 255 255>;
					};

					nspss2_fs2_cdev0 {
						trip = <&gpu0_fail_safe2>;
						cooling-device = <144 1 1>;
					};
				};
			};

			video {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <152 8>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe1: fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe2: fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					video_fs1_cdev0 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <138 5 5>;
					};

					video_fs1_cdev1 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <140 6 6>;
					};

					video_fs1_cdev2 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <141 1 1>;
					};

					video_fs1_cdev3 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <142 255 255>;
					};

					video_fs2_cdev0 {
						trip = <&gpu0_fail_safe2>;
						cooling-device = <144 1 1>;
					};
				};
			};

			qcom_ddr_dcvs_hw: ddr {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <152 9>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					ddr_config0: ddr0-config {
						temperature = <0x15f90>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					gold_cdev {
						trip = <&ddr_config0>;
						cooling-device = <28 0xffffffff 0xffffffff>;
					};

					gold_plus_cdev {
						trip = <&ddr_config0>;
						cooling-device = <31 0xffffffff 0xffffffff>;
					};

					ddr_cdev {
						trip = <&ddr_config0>;
						cooling-device = <173 1 1>;
					};
				};
			};

			mdmss-0 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <152 10>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe1: fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe2: fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					mdmss0_fs1_cdev0 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <138 5 5>;
					};

					mdmss0_fs1_cdev1 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <140 6 6>;
					};

					mdmss0_fs1_cdev2 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <141 1 1>;
					};

					mdmss0_fs1_cdev3 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <142 255 255>;
					};

					mdmss0_fs2_cdev0 {
						trip = <&gpu0_fail_safe2>;
						cooling-device = <144 1 1>;
					};
				};
			};

			mdmss-1 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <152 11>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe1: fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe2: fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					mdmss1_fs1_cdev0 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <138 5 5>;
					};

					mdmss1_fs1_cdev1 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <140 6 6>;
					};

					mdmss1_fs1_cdev2 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <141 1 1>;
					};

					mdmss1_fs1_cdev3 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <142 255 255>;
					};

					mdmss1_fs2_cdev0 {
						trip = <&gpu0_fail_safe2>;
						cooling-device = <144 1 1>;
					};
				};
			};

			mdmss-2 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <152 12>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe1: fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe2: fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					mdmss2_fs1_cdev0 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <138 5 5>;
					};

					mdmss2_fs1_cdev1 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <140 6 6>;
					};

					mdmss2_fs1_cdev2 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <141 1 1>;
					};

					mdmss2_fs1_cdev3 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <142 255 255>;
					};

					mdmss2_fs2_cdev0 {
						trip = <&gpu0_fail_safe2>;
						cooling-device = <144 1 1>;
					};
				};
			};

			mdmss-3 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <152 13>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe1: fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					mdmss3_fail_safe2: fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					mdmss3_fs1_cdev0 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <138 5 5>;
					};

					mdmss3_fs1_cdev1 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <140 6 6>;
					};

					mdmss3_fs1_cdev2 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <141 1 1>;
					};

					mdmss3_fs1_cdev3 {
						trip = <&gpu0_fail_safe1>;
						cooling-device = <142 255 255>;
					};

					mdmss3_fs2_cdev0 {
						trip = <&gpu0_fail_safe2>;
						cooling-device = <144 1 1>;
					};
				};
			};

			pm8350c_tz {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4e5>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0>;
						type = "passive";
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0>;
						type = "passive";
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0>;
						type = "passive";
					};
				};

				cooling-maps {

					pm8350c_lte {
						trip = <0x4f2>;
						cooling-device = <973 255 255>;
					};

					pm8350c_nr {
						trip = <0x4f2>;
						cooling-device = <142 255 255>;
					};

					pm8350c_gpu {
						trip = <0x4f2>;
						cooling-device = <138 3 0xffffffff>;
					};
				};
			};

			pm8350c-bcl-lvl0 {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4e6 5>;

				trips {

					c-bcl-lvl0 {
						temperature = <1>;
						hysteresis = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					vph_lte0 {
						trip = <0x4ef>;
						cooling-device = <973 8 8>;
					};

					vph_nr0_scg {
						trip = <0x4ef>;
						cooling-device = <142 3 3>;
					};

					vph_nr0 {
						trip = <0x4ef>;
						cooling-device = <974 6 6>;
					};

					vph_cdsp0 {
						trip = <0x4ef>;
						cooling-device = <140 2 2>;
					};

					vph_cpu_5 {
						trip = <0x4ef>;
						cooling-device = <129 1 1>;
					};

					vph_gpu0 {
						trip = <0x4ef>;
						cooling-device = <138 1 1>;
					};
				};
			};

			pm8350c-bcl-lvl1 {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4e6 6>;

				trips {

					c-bcl-lvl1 {
						temperature = <1>;
						hysteresis = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					vph_lte1 {
						trip = <0x4f0>;
						cooling-device = <973 10 10>;
					};

					vph_nr1_scg {
						trip = <0x4f0>;
						cooling-device = <142 10 10>;
					};

					vph_nr1 {
						trip = <0x4f0>;
						cooling-device = <974 9 9>;
					};

					vph_cdsp1 {
						trip = <0x4f0>;
						cooling-device = <140 4 4>;
					};

					vph_cpu_6_7 {
						trip = <0x4f0>;
						cooling-device = <962 1 1>;
					};

					vph_gpu1 {
						trip = <0x4f0>;
						cooling-device = <138 2 2>;
					};
				};
			};

			pm8350c-bcl-lvl2 {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4e6 7>;

				trips {

					c-bcl-lvl2 {
						temperature = <1>;
						hysteresis = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					vph_cdsp2 {
						trip = <0x4f1>;
						cooling-device = <140 5 0xffffffff>;
					};

					vph_gpu2 {
						trip = <0x4f1>;
						cooling-device = <138 3 0xffffffff>;
					};
				};
			};

			pm7325_tz {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4e7>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0>;
						type = "passive";
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0>;
						type = "passive";
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0>;
						type = "passive";
					};
				};

				cooling-maps {

					pm7325_cpu4_freq {
						trip = <0x4f3>;
						cooling-device = <28 10 0xffffffff>;
					};

					pm7325_cpu7_freq {
						trip = <0x4f3>;
						cooling-device = <31 12 0xffffffff>;
					};

					pm7325_apc1 {
						trip = <0x4f3>;
						cooling-device = <961 1 1>;
					};
				};
			};

			pmr735a_tz {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4e8>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0>;
						type = "passive";
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0>;
						type = "passive";
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0>;
						type = "passive";
					};
				};
			};

			quiet_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4f7 324>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			flash_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4f7 325>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			cpu_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4f7 326>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			wifi_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4f7 327>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			pa_4gtherm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4f7 328>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			modem1_pa0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4f7 332>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			xo_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4f7 68>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			charger_therm0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4f7 69>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			conn_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4f8 70>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};

			led_l_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x4f8 71>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <&cci3_suspend>;
						type = "passive";
					};
				};
			};
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
		};

		qcom,mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
			qcom,vmid = <3>;
		};

		qcom,guestvm_loader@e0b00000 {
			compatible = "qcom,guestvm-loader";
			qcom,pas-id = <28>;
			qcom,vmid = <45>;
			qcom,isolate-cpus;
			qcom,reserved-cpus = <5 6>;
			qcom,unisolate-timeout-ms = <0x2ee0>;
			qcom,firmware-name = "trustedvm";
			memory-region = <&trust_ui_vm_mem>;
		};

		qcom,guestvm_loader@e0600000 {
			compatible = "qcom,guestvm-loader";
			qcom,pas-id = <35>;
			qcom,vmid = <50>;
			qcom,firmware-name = "cpusys_vm";
			memory-region = <&cpusys_vm_mem>;
		};

		trust_ui_vm: qcom,trust_ui_vm@e55fc000 {
			reg = <0xe55fc000 0x104000>;
			vm_name = "trustedvm";
			shared-buffers = <184 185>;
		};

		qcom,virtio_backend@0 {
			compatible = "qcom,virtio_backend";
			qcom,vm = <&trust_ui_vm>;
			qcom,label = <17>;
		};

		qrtr-gunyah {
			compatible = "qcom,qrtr-gunyah";
			qcom,master;
			gunyah-label = <3>;
			peer-name = <2>;
			shared-buffer = <&trust_ui_vm_qrtr>;
		};

		qfprom: qfprom@221c8000 {
			compatible = "qcom,qfprom";
			reg = <0x221c8000 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;
			read-only;
			ranges;

			adsp_variant: adsp_variant@114 {
				reg = <279 1>;
				bits = <2 6>;
			};

			feat_conf12: feat_conf12@0130 {
				reg = <304 4>;
			};

			feat_conf13: feat_conf13@0134 {
				reg = <308 4>;
			};

			gpu_speed_bin: gpu_speed_bin@119 {
				reg = <281 2>;
				bits = <5 8>;
			};

			gpu_gaming_bin: gpu_gaming_bin@130 {
				reg = <304 1>;
				bits = <6 1>;
			};

			gpu_model_bin: gpu_model_bin@119 {
				reg = <281 2>;
				bits = <5 8>;
			};
		};

		qfprom_sys: qfprom@0 {
			compatible = "qcom,qfprom-sys";
			nvmem-cells = <188 189 190>;
			nvmem-cell-names = "adsp_variant", "feat_conf12", "feat_conf13";
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
			qcom,rproc-handle = <&cdsp_pas>;
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <&adsp_mem_heap>;
			restrict-access;
		};

		msm_fastrpc: qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <22 37>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <&qupv3_se7_rx_wake>;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,qos-cores = <0 1 2 3>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <88 0x2161 1024 88 0x1021 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <88 0x2162 1024 88 0x1022 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <88 0x2163 1024 88 0x1023 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <88 0x2164 1024 88 0x1024 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <88 0x2165 1024 88 0x1025 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <88 0x2166 1024 88 0x1026 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <88 0x2167 1024 88 0x1027 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <88 0x2168 1024 88 0x1028 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <88 0x2169 1024 88 0x1029 0x420>;
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				qcom,iommu-vmid = <10>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <88 0x1803 0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <88 0x1804 0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <88 0x1805 0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
				shared-cb = <5>;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <88 0x102b 0x420 88 0x216b 1024>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <88 0x102c 0x420 88 0x216c 1024>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <88 0x102d 0x420 88 0x216d 1024>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb16 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <88 0x102e 0x420 88 0x216e 1024>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};
		};

		mhi_qrtr_cnss {
			compatible = "qcom,qrtr-mhi";
			qcom,dev-id = <0x1103>;
			qcom,net-id = <0>;
			qcom,low-latency;
		};

		spmi0_bus: qcom,spmi@c42d000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc42d000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4c0000 0x10000>;
			reg-names = "cnfg", "core", "chnls", "obsrvr", "intr";
			interrupts-extended = <0x2d 0x1 0x4>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <4>;
			#address-cells = <2>;
			#size-cells = <0>;
			cell-index = <0>;
			qcom,channel = <0>;
			qcom,ee = <0>;
			qcom,bus-id = <0>;

			qcom,pmk8350@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0 0>;
				#address-cells = <1>;
				#size-cells = <0>;

				pon_hlos@1300 {
					compatible = "qcom,pm8998-pon";
					reg = <0x1300 0x800>;
					reg-names = "pon_hlos", "pon_pbs";
					qcom,log-kpd-event;

					pwrkey {
						compatible = "qcom,pmk8350-pwrkey";
						interrupts = <0x0 0x13 0x7 0x3>;
						linux,code = <116>;
					};

					resin {
						compatible = "qcom,pmk8350-resin";
						interrupts = <0x0 0x13 0x6 0x3>;
						linux,code = <114>;
					};

					pwrkey-bark {
						compatible = "qcom,pmk8350-pwrkey-bark";
						interrupts = <0x0 0x13 0x0 0x3>;
						linux,code = <116>;
					};

					pwrkey-resin-bark {
						compatible = "qcom,pmk8350-pwrkey-resin-bark";
						interrupts = <0x0 0x13 0x2 0x3>;
						linux,code = <116>;
					};
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc7";
					reg = <0x3100>;
					#address-cells = <1>;
					#size-cells = <0>;
					interrupts = <0x0 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <1>;
					io-channel-ranges;
					pinctrl-names = "default";
					pinctrl-0 = <0x4de 0x4df 0x4e0>;

					pmk8350_ref_gnd {
						reg = <0>;
						label = "pmk8350_ref_gnd";
						qcom,pre-scaling = <1 1>;
					};

					pmk8350_vref_1p25 {
						reg = <1>;
						label = "pmk8350_vref_1p25";
						qcom,pre-scaling = <1 1>;
					};

					pmk8350_die_temp {
						reg = <3>;
						label = "pmk8350_die_temp";
						qcom,pre-scaling = <1 1>;
					};

					pmr735a_ref_gnd {
						reg = <&cam_sensor_mclk3_suspend>;
						label = "pmr735a_ref_gnd";
						qcom,pre-scaling = <1 1>;
					};

					pmr735a_vref_1p25 {
						reg = <&cam_sensor_mclk4_active>;
						label = "pmr735a_vref_1p25";
						qcom,pre-scaling = <1 1>;
					};

					pmr735a_die_temp {
						reg = <&cam_sensor_mclk5_active>;
						label = "pmr735a_die_temp";
						qcom,pre-scaling = <1 1>;
					};

					pm7325_ref_gnd {
						reg = <&qupv3_se12_spi_active>;
						label = "pm7325_ref_gnd";
						qcom,pre-scaling = <1 1>;
					};

					pm7325_vref_1p25 {
						reg = <&qupv3_se12_spi_sleep>;
						label = "pm7325_vref_1p25";
						qcom,pre-scaling = <1 1>;
					};

					pm7325_die_temp {
						reg = <&qupv3_se13_i2c_sleep>;
						label = "pm7325_die_temp";
						qcom,pre-scaling = <1 1>;
					};

					pm7325_vph_pwr {
						reg = <&audio_etm0_out_funnel_lpass_lpi>;
						label = "pm7325_vph_pwr";
						qcom,pre-scaling = <1 3>;
					};

					pm7325_quiet_therm {
						reg = <&tpdm_wpss>;
						label = "pm7325_quiet_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
						qcom,pre-scaling = <1 1>;
					};

					pm7325_cam_flash_therm {
						reg = <&audio_etm0_out_funnel_lpass_lpi>;
						label = "pm7325_cam_flash_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
						qcom,pre-scaling = <1 1>;
					};

					pm7325_skin_msm_therm {
						reg = <&tpdm_wpss1>;
						label = "pm7325_skin_msm_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
						qcom,pre-scaling = <1 1>;
					};

					pm7325_wide_rfc_therm {
						reg = <&audio_etm0_out_funnel_lpass_lpi>;
						label = "pm7325_wide_rfc_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
						qcom,pre-scaling = <1 1>;
					};

					pm7325_4g_pa_therm {
						reg = <&wpss_etm>;
						label = "pm7325_4g_pa_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
						qcom,pre-scaling = <1 1>;
					};

					pm7325_5g_pa_therm {
						reg = <&audio_etm0_out_funnel_lpass_lpi>;
						label = "pm7325_5g_pa_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
						qcom,pre-scaling = <1 1>;
					};

					pmk8350_xo_therm {
						reg = <68>;
						label = "pmk8350_xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
						qcom,pre-scaling = <1 1>;
					};

					pmk8350_sc8551_therm {
						reg = <69>;
						label = "pmk8350_sc8551_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
						qcom,pre-scaling = <1 1>;
					};

					pmk8350_conn_therm {
						reg = <70>;
						label = "pmk8350_conn_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
						qcom,pre-scaling = <1 1>;
					};

					pmk8350_led_l_therm {
						reg = <71>;
						label = "pmk8350_led_l_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
						qcom,pre-scaling = <1 1>;
					};
				};

				adc_tm@3400 {
					compatible = "qcom,adc-tm7";
					reg = <0x3400>;
					interrupts = <0x0 0x34 0x0 0x1>;
					interrupt-names = "threshold";
					#address-cells = <1>;
					#size-cells = <0>;
					#thermal-sensor-cells = <1>;
					io-channels = <0x4e1 324 0x4e1 325 0x4e1 326 0x4e1 327 0x4e1 328 0x4e1 332 0x4e1 68 0x4e1 69>;

					pm7325_quiet_therm {
						reg = <&tpdm_wpss>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
					};

					pm7325_cam_flash_therm {
						reg = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
					};

					pm7325_skin_msm_therm {
						reg = <&tpdm_wpss1>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
					};

					pm7325_wide_rfc_therm {
						reg = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
					};

					pm7325_4g_pa_therm {
						reg = <&wpss_etm>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
					};

					pm7325_5g_pa_therm {
						reg = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
					};

					pmk8350_xo_therm {
						reg = <68>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
					};

					pmk8350_sc8551_therm {
						reg = <69>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
					};
				};

				sdam@7000 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7000>;
					#address-cells = <1>;
					#size-cells = <1>;

					ufs_dev@94 {
						reg = <148 1>;
						bits = <0 0>;
					};
				};

				sdam@7100 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7100>;
					#address-cells = <1>;
					#size-cells = <1>;

					restart@48 {
						reg = <72 1>;
						bits = <1 7>;
					};
				};

				sdam@7400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7400>;
				};

				sdam@7c00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7c00>;
				};

				sdam@7d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7d00>;
				};

				sdam@8400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8400>;
				};

				sdam@8500 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8500>;
				};

				sdam@8600 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8600>;
					#address-cells = <1>;
					#size-cells = <1>;

					scaling@bf {
						reg = <191 1>;
						bits = <0 2>;
					};
				};

				sdam@9800 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9800>;
				};

				sdam@9d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9d00>;
				};

				pinctrl@b000 {
					compatible = "qcom,pmk8350-gpio";
					reg = <0xb000>;
					gpio-controller;
					#gpio-cells = <2>;
					interrupt-controller;
					#interrupt-cells = <2>;

					pmk8350_sc8551_therm {

						pmk8350_sc8551_therm_default {
							pins = "gpio1";
							bias-high-impedance;
						};
					};

					pmk8350_conn_therm {

						pmk8350_conn_therm_default {
							pins = "gpio2";
							bias-high-impedance;
						};
					};

					pmk8350_led_l_therm {

						pmk8350_led_l_therm_default {
							pins = "gpio3";
							bias-high-impedance;
						};
					};
				};

				rtc@6100 {
					compatible = "qcom,pmk8350-rtc";
					reg = <0x6100 0x6200>;
					reg-names = "rtc", "alarm";
					interrupts = <0x0 0x62 0x1 0x1>;
				};

				adc_tm_e {
					compatible = "qcom,adc-tm7-iio";
					reg = <0x3400>;
					#thermal-sensor-cells = <1>;
					#address-cells = <1>;
					#size-cells = <0>;
					io-channels = <0x4e1 70 0x4e1 71>;

					pmk8350_conn_therm {
						reg = <70>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
					};

					pmk8350_led_l_therm {
						reg = <71>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&qupv3_se5_2uart_active>;
					};
				};
			};

			qcom,pm8350c@2 {
				compatible = "qcom,spmi-pmic";
				reg = <2 0>;
				#address-cells = <1>;
				#size-cells = <0>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x2 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8350c-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <2>;
					interrupt-controller;
					#interrupt-cells = <2>;

					pm8008i_reset {

						pm8008i_active {
							pins = "gpio3";
							function = "normal";
							bias-disable;
							output-high;
							power-source = <0>;
						};
					};

					pm8010j_reset {

						pm8010j_active {
							pins = "gpio4";
							function = "normal";
							bias-disable;
							output-high;
							power-source = <0>;
						};
					};

					lcd_backlight_ctrl {

						lcd_backlight_ctrl_default {
							pins = "gpio8";
							function = "func1";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <1>;
							qcom,drive-strength = <2>;
						};
					};
				};

				pwms@e800 {
					compatible = "qcom,pwm-lpg";
					reg = <0xe800>;
					reg-names = "lpg-base";
					#pwm-cells = <2>;
					qcom,num-lpg-channels = <3>;
					nvmem = <0x4e2 0x4e3>;
					nvmem-names = "lpg_chan_sdam", "lut_sdam";
					qcom,lut-sdam-base = <69>;
					qcom,lut-patterns = <0 10 20 30 40 50 60 70 80 90 100 90 80 70 60 50 40 30 20 10 0>;
					qcom,tick-duration-us = <0x1f40>;

					lpg@1 {
						qcom,lpg-chan-id = <1>;
						qcom,ramp-step-ms = <100>;
						qcom,ramp-low-index = <0>;
						qcom,ramp-high-index = <19>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <72>;
					};

					lpg@2 {
						qcom,lpg-chan-id = <2>;
						qcom,ramp-step-ms = <100>;
						qcom,ramp-low-index = <0>;
						qcom,ramp-high-index = <19>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <86>;
					};

					lpg@3 {
						qcom,lpg-chan-id = <3>;
						qcom,ramp-step-ms = <100>;
						qcom,ramp-low-index = <0>;
						qcom,ramp-high-index = <19>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <100>;
					};
				};

				pwms@eb00 {
					compatible = "qcom,pwm-lpg";
					reg = <0xeb00>;
					reg-names = "lpg-base";
					#pwm-cells = <2>;
					qcom,num-lpg-channels = <1>;
				};

				qcom,leds@ef00 {
					compatible = "qcom,tri-led";
					reg = <0xef00>;

					red {
						label = "red";
						pwms = <0x4e4 0 0xf4240>;
						led-sources = <0>;
						linux,default-trigger = "timer";
					};

					green {
						label = "green";
						pwms = <0x4e4 1 0xf4240>;
						led-sources = <1>;
						linux,default-trigger = "timer";
					};

					blue {
						label = "blue";
						pwms = <0x4e4 2 0xf4240>;
						led-sources = <2>;
						linux,default-trigger = "timer";
					};
				};

				bcl@4700 {
					compatible = "qcom,bcl-v5";
					reg = <0x4700 256>;
					interrupts = <0x2 0x47 0x0 0x0 0x2 0x47 0x1 0x0 0x2 0x47 0x2 0x0>;
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					qcom,pmic7-threshold;
					#thermal-sensor-cells = <1>;
				};

				qcom,flash_led@ee00 {
					compatible = "qcom,pm8350c-flash-led";
					reg = <0xee00>;
					interrupts = <0x2 0xee 0x0 0x1 0x2 0xee 0x3 0x1 0x2 0xee 0x4 0x1>;
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					qcom,thermal-derate-current = <200 500>;
					status = "ok";

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <1>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <2>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,flash_3 {
						label = "flash";
						qcom,led-name = "led:flash_3";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash3_trigger";
						qcom,id = <3>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current-ma = <&gcc_usb30_prim_gdsc>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current-ma = <&gcc_usb30_prim_gdsc>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <1>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current-ma = <&gcc_usb30_prim_gdsc>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <2>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,torch_3 {
						label = "torch";
						qcom,led-name = "led:torch_3";
						qcom,max-current-ma = <&gcc_usb30_prim_gdsc>;
						qcom,default-led-trigger = "torch3_trigger";
						qcom,id = <3>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <9>;
						qcom,symmetry-en;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,default-led-trigger = "switch1_trigger";
						qcom,led-mask = <6>;
						qcom,symmetry-en;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,default-led-trigger = "switch2_trigger";
						qcom,led-mask = <15>;
						qcom,symmetry-en;
					};
				};
			};

			qcom,pm7325@1 {
				compatible = "qcom,spmi-pmic";
				reg = <1 0>;
				#address-cells = <1>;
				#size-cells = <0>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x1 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0>;
					io-channels = <0x4e1 259>;
					io-channel-names = "thermal";
				};

				pinctrl@8800 {
					compatible = "qcom,pm7325-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <2>;
					interrupt-controller;
					#interrupt-cells = <2>;

					key_vol_up {

						key_vol_up_default {
							pins = "gpio6";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <1>;
						};
					};
				};
			};

			qcom,pmr735a@4 {
				compatible = "qcom,spmi-pmic";
				reg = <4 0>;
				#address-cells = <1>;
				#size-cells = <0>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x4 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0>;
					io-channels = <0x4e1 0x403>;
					io-channel-names = "thermal";
				};

				pinctrl@8800 {
					compatible = "qcom,pmr735a-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <2>;
					interrupt-controller;
					#interrupt-cells = <2>;
				};
			};
		};

		spmi1_bus: qcom,spmi@c432000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc432000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4d0000 0x10000>;
			reg-names = "cnfg", "core", "chnls", "obsrvr", "intr";
			interrupts-extended = <0x2d 0x3 0x4>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <4>;
			#address-cells = <2>;
			#size-cells = <0>;
			cell-index = <0>;
			qcom,channel = <0>;
			qcom,ee = <0>;
			qcom,bus-id = <1>;
			depends-on-supply = <&spmi_bus>;
		};

		spmi0_debug_bus: qcom,spmi-debug@10b14000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x10b14000 96 0x221c8784 4>;
			reg-names = "core", "fuse";
			clocks = <0x52>;
			clock-names = "core_clk";
			qcom,fuse-enable-bit = <18>;
			#address-cells = <2>;
			#size-cells = <0>;
			depends-on-supply = <&spmi1_bus>;

			qcom,pmk8350-debug@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0 0>;
				#address-cells = <2>;
				#size-cells = <0>;
				qcom,can-sleep;
			};

			qcom,pm7325-debug@1 {
				compatible = "qcom,spmi-pmic";
				reg = <1 0>;
				#address-cells = <2>;
				#size-cells = <0>;
				qcom,can-sleep;
			};

			qcom,pm8350c-debug@2 {
				compatible = "qcom,spmi-pmic";
				reg = <2 0>;
				#address-cells = <2>;
				#size-cells = <0>;
				qcom,can-sleep;
			};

			pmr735a_debug: qcom,pmr735a-debug@4 {
				compatible = "qcom,spmi-pmic";
				reg = <4 0>;
				#address-cells = <2>;
				#size-cells = <0>;
				qcom,can-sleep;
			};

			qcom,pmg1110-debug@a {
				compatible = "qcom,spmi-pmic";
				reg = <10 0>;
				#address-cells = <2>;
				#size-cells = <0>;
				qcom,can-sleep;
			};
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,subsys-name = "lpass";
			qcom,protection-domain = "tms/servreg", "msm/adsp/charger_pd";
			depends-on-supply = <91>;
			status = "disabled";

			battery_charger: qcom,battery_charger {
				compatible = "qcom,battery-charger";
				status = "disabled";
			};

			ucsi: qcom,ucsi {
				compatible = "qcom,ucsi-glink";
				status = "disabled";
			};

			altmode: qcom,altmode {
				compatible = "qcom,altmode-glink";
				#altmode-cells = <1>;
				status = "disabled";
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <15>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			status = "disabled";
		};

		ipa_hw: qcom,ipa@3e00000 {
			compatible = "qcom,ipa";
			reg = <0x3e00000 0x84000 0x3e04000 0xfc000>;
			reg-names = "ipa-base", "gsi-base";
			pas-ids = <15>;
			firmware-names = "ipa_fws";
			memory-regions = <&ipa_gsi_mem>;
			qcom,ipa-cfg-offset = <0x140000>;
			interrupts = <0x0 0x28e 0x4 0x0 0x1b0 0x4>;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,ipa-hw-ver = <22>;
			qcom,ipa-hw-mode = <0>;
			qcom,platform-type = <1>;
			qcom,ee = <0>;
			qcom,entire-ipa-block-size = <0x200000>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi3-over-gsi;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-64-bit-dma-mask;
			qcom,ipa-endp-delay-wa-v2;
			qcom,ipa-ulso-wa;
			qcom,lan-rx-napi;
			qcom,tx-napi;
			qcom,tx-poll;
			qcom,wan-use-skb-page;
			qcom,rmnet-ctl-enable;
			qcom,rmnet-ll-enable;
			qcom,ipa-uc-holb-monitor;
			qcom,ipa-holb-monitor-poll-period = <5>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <10>;
			qcom,ipa-holb-monitor-max-cnt-usb = <10>;
			qcom,ipa-holb-monitor-max-cnt-11ad = <10>;
			qcom,register-collection-on-crash;
			qcom,testbus-collection-on-crash;
			qcom,non-tn-collection-on-crash;
			qcom,tx-wrapper-cache-max-size = <&audio_etm0_out_funnel_lpass_lpi>;
			qcom,ipa-gen-rx-cmn-page-pool-sz-factor = <3>;
			qcom,ipa-gen-rx-cmn-temp-pool-sz-factor = <1>;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ulso-supported;
			qcom,ulso-ip-id-min-linux-val = <0>;
			qcom,ulso-ip-id-max-linux-val = <0xffff>;
			qcom,ulso-ip-id-min-windows-val = <0>;
			qcom,ulso-ip-id-max-windows-val = <0x7fff>;
			qcom,max_num_smmu_cb = <4>;
			clock-names = "core_clk";
			clocks = <0x37 0x16>;
			qcom,interconnect,num-cases = <5>;
			qcom,interconnect,num-paths = <3>;
			interconnects = <0x57 0x26 0x42 0x230 0x3f 0x3 0x3f 0x200 0x42 0x2 0x7a 0x210>;
			interconnect-names = "ipa_to_llcc", "llcc_to_ebi1", "appss_to_ipa";
			qcom,no-vote = <0 0 0 0 0 0>;
			qcom,svs2 = <0x900b0 0 0x900b0 0x1cfde0 0 0x12c00>;
			qcom,svs = <0x124f80 0 0x124f80 0x2ab980 0 0x249f0>;
			qcom,nominal = <0x249f00 0 0x249f00 0x53ec60 0 0x61a80>;
			qcom,turbo = <0x36ee80 0 0x36ee80 0x53ec60 0 0x61a80>;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,throughput-threshold = <0x7d0 0xfa0 0x1f40>;
			qcom,scaling-exceptions;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <196 0>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0xc5 0x0 0x0>;
				interrupt-names = "ipa-smp2p-in";
			};

			ipa_smmu_ap: ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <88 0x4a0 0>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
				qcom,iommu-dma = "atomic";
				dma-coherent;
				qcom,ipa-q6-smem-size = <0x9000>;
			};

			ipa_smmu_wlan: ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <88 0x4a1 0>;
				qcom,iommu-dma = "atomic";
			};

			ipa_smmu_uc: ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <88 0x4a2 0>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,iommu-dma = "atomic";
			};

			ipa_smmu_11ad: ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				iommus = <88 0x4a3 0>;
				dma-coherent;
				qcom,shared-cb;
				qcom,iommu-group;
			};
		};

		hyp_core_ctl: qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			status = "ok";
		};

		qupv3_0: qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x9c0000 0x2000>;
			qcom,msm-bus,num-paths = <3>;
			interconnect-names = "qup-core", "snoc-llcc", "qup-ddr";
			interconnects = <0xc6 0x23 0xc6 0x23b 0xc7 0xd 0x42 0x230 0x57 0x8 0x3f 0x200>;
			iommus = <88 0x523 0>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
		};

		gpi_dma0: qcom,gpi-dma@900000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <5>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			iommus = <88 0x536 0>;
			qcom,max-num-gpii = <12>;
			interrupts = <0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4 0x0 0xf9 0x4 0x0 0xfa 0x4 0x0 0xfb 0x4 0x0 0xfc 0x4 0x0 0xfd 0x4 0x0 0xfe 0x4 0x0 0xff 0x4>;
			qcom,static-gpii-mask = <1>;
			qcom,gpii-mask = <126>;
			qcom,ev-factor = <2>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			dma-coherent;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
		};

		qupv3_se5_2uart: qcom,qup_uart@994000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x994000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x0 0x25e 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x44 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se5_2uart_active>;
			pinctrl-1 = <&qupv3_se5_2uart_sleep>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "ok";
		};

		qupv3_se1_i2c: i2c@984000 {
			compatible = "qcom,i2c-geni";
			reg = <0x984000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x25a 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x3c 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se1_i2c_active>;
			pinctrl-1 = <&qupv3_se1_i2c_sleep>;
			dmas = <205 0 1 3 64 0 205 1 1 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_0>;
			status = "ok";

			qcom,camera-flash@7 {
				status = "ok";
				gpio-req-tbl-label = "CUSTOM_GPIO1";
				gpio-req-tbl-flags = <0>;
				gpio-req-tbl-num = <0>;
				gpio-custom1 = <0>;
				gpios = <38 15 0>;
				pinctrl-1 = <0x549>;
				pinctrl-0 = <0x548>;
				pinctrl-names = "cam_default", "cam_suspend";
				qcom,gpio-no-mux = <0>;
				rgltr-load-current = <0x1047f8 0x77a100>;
				rgltr-max-voltage = <1800000 3960000>;
				rgltr-min-voltage = <1800000 3008000>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_bob";
				cam_bob-supply = <&BOB>;
				cam_vio-supply = <39>;
				flash-type = <1>;
				qcom,flash-name = "cam-i2c-flash";
				compatible = "qcom,cam-i2c-flash";
				qcom,slave-id = <99>;
				reg = <99>;
				cell-index = <7>;
			};

			awinic_haptic@58 {
				status = "okay";
				vib_rtp_time = <20 20 20 20 40 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 0x5dfa 0x2d00 0x39b2 0x9d95 0x562c 0x4169 0x3b3e 0x295e 0x436c 0x421b 0x3e80 0x26c0 0x3854 0x2ee0 0x4650 0x1eb4 0x4bc8 0x3138 0x7cf8 0x4895 0x758d 0x9b9c 0x4c2c 0x2152 0x25dc 0x7d0 0x41b4 0x495e 0x378f 0x40a 0x489 0x830 874 0x646 795 0x6fc 859 0x4ec 0x684 0x8ce 0x73c 0x1406 0x78b 0x4b4 890 0x70b 0x71e 0x52d 0xa2f 1015 890 208 676 679 850 357 380 0x474 457 0x498 0x578 328 0x5dc 100 150 100 341 100 249 704 100 1000 479 100 1 0x441 1 0x837 0x5a8d 1 620 100 466 178 1 100 785 124 140 414 97 39 462 165 152 295 1 64 0xff8 965 931 308 0xe00 0x11e7 0x10c1 100 70 1 0x678 89 56 76 56 51 681 1 36 1 1 83 129 216 87 128 215 227 534 312 90 299 0x455 686 395 0x2904 0x1610 0x1a34 618 749 701 814 0xa32 200 200 300 200 200 300 200 200 300 516 286 200 200 200 400 0x4b0 200 400 200 200 350 200 400 250 300 200 250 200 300 600 0x5aa0 1 1 1 1 1 1 1>;
				vib_effect_max = <&spmi_bus>;
				vib_effect_id_boundary = <10>;
				aw8622x_vib_prctmode = <45 62 63>;
				aw8622x_vib_d2s_gain = <5>;
				aw8622x_vib_sine_array = <5 178 255 239>;
				aw8622x_vib_cont_track_margin = <18>;
				aw8622x_vib_cont_drv2_time = <20>;
				aw8622x_vib_cont_drv1_time = <4>;
				aw8622x_vib_cont_brk_gain = <8>;
				aw8622x_vib_cont_wait_num = <6>;
				aw8622x_vib_cont_drv_width = <106>;
				aw8622x_vib_cont_bemf_set = <2>;
				aw8622x_vib_cont_tset = <6>;
				aw8622x_vib_cont_brk_time = <6>;
				aw8622x_vib_cont_drv2_lvl = <54>;
				aw8622x_vib_cont_drv1_lvl = <127>;
				aw8622x_vib_f0_cali_percen = <7>;
				aw8622x_vib_f0_pre = <0x802>;
				aw8622x_vib_mode = <0>;
				aw8624_vib_bstdbg = <48 235 212 0 0 0>;
				aw8624_vib_r_spare = <104>;
				aw8624_vib_gain_flag = <1>;
				aw8624_vib_func_parameter1 = <1>;
				aw8624_vib_tset = <17>;
				aw8624_vib_td_brake = <0xa6e0 0xa6e0 0xa6e0>;
				aw8624_vib_wavloop = <0 6 1 15 0 0 0 0 0 0>;
				aw8624_vib_wavseq = <0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0>;
				aw8624_vib_sw_brake = <44>;
				aw8624_vib_bemf_config = <0 8 3 248>;
				aw8624_vib_f0_trace_parameter = <9 5 1 15>;
				aw8624_vib_brake_cont_config = <1 1 90 42 20 5 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
				aw8624_vib_brake_ram_config = <1 1 90 60 20 3 1 3 1 1 90 60 30 5 1 3 0 0 50 40 25 0 5 3>;
				aw8624_vib_duration_time = <15 60 0 0 0>;
				aw8624_vib_f0_coeff = <&qupv3_se13_spi_active>;
				aw8624_vib_cont_num_brk = <3>;
				aw8624_vib_cont_zc_thr = <0x8f8>;
				aw8624_vib_cont_td = <0xf06c>;
				aw8624_vib_cont_drv_lvl_ov = <&cpu1_emerg>;
				aw8624_vib_cont_drv_lev = <106>;
				aw8624_vib_f0_cali_percen = <7>;
				aw8624_vib_f0_pre = <0x802>;
				pinctrl-2 = <0x5ed>;
				pinctrl-1 = <0x5ec>;
				pinctrl-0 = <0x5eb>;
				pinctrl-names = "awinic_reset_reset", "awinic_reset_active", "awinic_interrupt_active";
				irq-gpio = <38 10 0>;
				reset-gpio = <38 146 0>;
				aw8622x_i2c_addr = <88>;
				reg = <90>;
				compatible = "awinic,awinic_haptic";

				wf_0 {
					qcom,wf-play-rate-us = <0x4e20>;
					qcom,wf-brake-pattern = <0x2010000>;
					qcom,wf-pattern = [3e 3e];
					qcom,wf-vmax-mv = <0xe10>;
					qcom,effect-id = <0>;
				};

				wf_1 {
					qcom,wf-play-rate-us = <0x4e20>;
					qcom,wf-brake-pattern = <0x3010000>;
					qcom,wf-pattern = [7e 3e];
					qcom,wf-vmax-mv = <0xe10>;
					qcom,effect-id = <1>;
				};

				wf_2 {
					qcom,wf-play-rate-us = <0x4e20>;
					qcom,wf-brake-pattern = <0x2010000>;
					qcom,wf-pattern = [7e 3e];
					qcom,wf-vmax-mv = <0xe10>;
					qcom,effect-id = <2>;
				};

				wf_3 {
					qcom,wf-play-rate-us = <0x4e20>;
					qcom,wf-brake-pattern = <0x2010000>;
					qcom,wf-pattern = [3e 3e];
					qcom,wf-vmax-mv = <0xe10>;
					qcom,effect-id = <3>;
				};

				wf_4 {
					qcom,wf-play-rate-us = <0x6d60>;
					qcom,wf-brake-pattern = <0x2010000>;
					qcom,wf-pattern = [3e 3e];
					qcom,wf-vmax-mv = <0xe10>;
					qcom,effect-id = <4>;
				};

				wf_5 {
					qcom,wf-play-rate-us = <0x4e20>;
					qcom,wf-brake-pattern = <0x3030100>;
					qcom,wf-pattern = [7e 7e 7e];
					qcom,wf-vmax-mv = <0xe10>;
					qcom,effect-id = <5>;
				};

				wf_6 {
					qcom,wf-play-rate-us = <0x4e20>;
					qcom,wf-brake-pattern = <0x2010000>;
					qcom,wf-pattern = [3e 3e];
					qcom,wf-vmax-mv = <0xe10>;
					qcom,effect-id = <6>;
				};

				wf_7 {
					qcom,wf-play-rate-us = <0x4e20>;
					qcom,wf-brake-pattern = <0x2010000>;
					qcom,wf-pattern = [3e 3e];
					qcom,wf-vmax-mv = <0xe10>;
					qcom,effect-id = <7>;
				};

				wf_8 {
					qcom,wf-play-rate-us = <0x4e20>;
					qcom,wf-brake-pattern = <0x2010000>;
					qcom,wf-pattern = [3e 3e];
					qcom,wf-vmax-mv = <0xe10>;
					qcom,effect-id = <8>;
				};

				wf_9 {
					qcom,wf-play-rate-us = <0x4e20>;
					qcom,wf-brake-pattern = <0x2010000>;
					qcom,wf-pattern = [3e 3e];
					qcom,wf-vmax-mv = <0xe10>;
					qcom,effect-id = <9>;
				};
			};
		};

		qupv3_se1_spi: spi@984000 {
			compatible = "qcom,spi-geni";
			reg = <0x984000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x25a 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x3c 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se1_spi_active>;
			pinctrl-1 = <&qupv3_se1_spi_sleep>;
			dmas = <205 0 1 1 64 0 205 1 1 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		qupv3_se3_i2c: i2c@98c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x98c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x25c 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x40 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se3_i2c_active>;
			pinctrl-1 = <&qupv3_se3_i2c_sleep>;
			dmas = <205 0 3 3 64 0 205 1 3 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_0>;
			qcom,rtl_se;
			status = "ok";

			aw2033@45 {
				compatible = "awinic,aw2033_led";
				reg = <69>;
				status = "okay";

				aw2033,red {
					aw2033,name = "red";
					aw2033,id = <0>;
					aw2033,imax = <2>;
					aw2033,led-current = <3>;
					aw2033,max-brightness = <&qupv3_se12_i2c_sleep>;
					aw2033,rise-time-ms = <6>;
					aw2033,hold-time-ms = <0>;
					aw2033,fall-time-ms = <6>;
					aw2033,off-time-ms = <4>;
				};

				aw2033,green {
					aw2033,name = "green";
					aw2033,id = <1>;
					aw2033,imax = <2>;
					aw2033,led-current = <3>;
					aw2033,max-brightness = <&qupv3_se12_i2c_sleep>;
					aw2033,rise-time-ms = <6>;
					aw2033,hold-time-ms = <0>;
					aw2033,fall-time-ms = <6>;
					aw2033,off-time-ms = <4>;
				};

				aw2033,blue {
					aw2033,name = "blue";
					aw2033,id = <2>;
					aw2033,imax = <2>;
					aw2033,led-current = <3>;
					aw2033,max-brightness = <&qupv3_se12_i2c_sleep>;
					aw2033,rise-time-ms = <6>;
					aw2033,hold-time-ms = <0>;
					aw2033,fall-time-ms = <6>;
					aw2033,off-time-ms = <4>;
				};
			};

			qcom,camera-flash@6 {
				status = "ok";
				gpio-req-tbl-label = "CUSTOM_GPIO1";
				gpio-req-tbl-flags = <0>;
				gpio-req-tbl-num = <0>;
				gpio-custom1 = <0>;
				gpios = <38 15 0>;
				pinctrl-1 = <0x549>;
				pinctrl-0 = <0x548>;
				pinctrl-names = "cam_default", "cam_suspend";
				qcom,gpio-no-mux = <0>;
				rgltr-load-current = <0x1047f8 0x77a100>;
				rgltr-max-voltage = <1800000 3960000>;
				rgltr-min-voltage = <1800000 3008000>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_bob";
				cam_bob-supply = <&BOB>;
				cam_vio-supply = <39>;
				flash-type = <1>;
				qcom,flash-name = "cam-i2c-flash";
				compatible = "qcom,cam-i2c-flash";
				qcom,slave-id = <99>;
				reg = <99>;
				cell-index = <6>;
			};
		};

		qupv3_se3_spi: spi@98c000 {
			compatible = "qcom,spi-geni";
			reg = <0x98c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x25c 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x40 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se3_spi_active>;
			pinctrl-1 = <&qupv3_se3_spi_sleep>;
			dmas = <205 0 3 1 64 0 205 1 3 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		qupv3_se0_i2c: i2c@980000 {
			compatible = "qcom,i2c-geni";
			reg = <0x980000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x259 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x3a 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se0_i2c_active>;
			pinctrl-1 = <&qupv3_se0_i2c_sleep>;
			dmas = <205 0 0 3 64 2 205 1 0 3 64 2>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		qupv3_se0_spi: spi@980000 {
			compatible = "qcom,spi-geni";
			reg = <0x980000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x259 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x3a 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se0_spi_active>;
			pinctrl-1 = <0x4f9 0x4fa>;
			dmas = <205 0 0 1 64 2 205 1 0 1 64 2>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "ok";
			qcom,rt;

			synaptics_tcm@0 {
				compatible = "synaptics,tcm-spi";
				reg = <0>;
				spi-max-frequency = <0x4c4b40>;
				interrupt-parent = <38>;
				interrupts = <0x33 0x2808>;
				synaptics,avdd-name = "avdd";
				avdd-supply = <44>;
				synaptics,iovdd-name = "iovdd";
				iovdd-supply = <&L2C>;
				synaptics,irq-gpio = <38 51 0x2808>;
				synaptics,reset-gpio = <38 126 0>;
				synaptics,irq-on-state = <0>;
				synaptics,spi-mode = <0>;
				synaptics,byte-delay-us = <0>;
				synaptics,block-delay-us = <0>;
				synaptics,power-delay-ms = <&qupv3_se5_2uart_active>;
				synaptics,reset-delay-ms = <&qupv3_se5_2uart_active>;
				synaptics,ubl-max-freq = <0x4c4b40>;
				synaptics,ubl-byte-delay-us = <20>;
				pinctrl-names = "default";
				pinctrl-0 = <0x4fb>;
				synaptics,game-mode-array = <1 0 0 0 0>;
				synaptics,active-mode-array = <1 0 0 0 0>;
				synaptics,up-threshold-array = <4 0 2 0 0>;
				synaptics,tolerance-array = <4 0 2 0 0>;
				synaptics,edge-filter-array = <3 0 2 2 2>;
				synaptics,panel-orien-array = <3 0 0 0 0>;
				synaptics,report-rate-array = <4 0 2 0 0>;
				synaptics,cornerfilter-area-step-array = <0 100 170 250>;
				synaptics,cornerzone-filter-hor1-array = <0 0 0 0 170 170 0 0 0 1 0 0 0 0 0 0 0 2 0 0x8b5 170 0x95f 0 0 0 3 0 0 0 0 0 0>;
				synaptics,cornerzone-filter-hor2-array = <0 0 0 0 0 0 0 0 0 1 909 0 0x437 170 0 0 0 2 0 0 0 0 0 0 0 3 909 0x8b5 0x437 0x95f 0 0>;
				synaptics,cornerzone-filter-ver-array = <0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 2 0 0x833 150 0x95f 0 0 0 3 929 0x833 0x437 0x95f 0 0>;
				synaptics,deadzone-filter-hor-array = <2 0 0 0 0x437 0 0 0 2 1 0 0x95f 0x437 0x95f 0 0 2 2 0 0 0 0 0 0 2 3 0 0 0 0 0 0>;
				synaptics,deadzone-filter-ver-array = <2 0 0 0 0 0 0 0 2 1 0 0 0 0 0 0 2 2 0 0 0 0x95f 0 0 2 3 0x437 0 0x437 0x95f 0 0>;
				synaptics,edgezone-filter-hor-array = <1 0 0 0 0x437 40 0 0 1 1 0 0x937 0x437 0x95f 0 0 1 2 0 0 40 0x95f 0 0 1 3 0x40f 0 0x437 0x95f 0 0>;
				synaptics,edgezone-filter-ver-array = <1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 2 0 0 40 0x95f 0 0 1 3 0x40f 0 0x437 0x95f 0 0>;
				synaptics,panel-display-resolution = <0x437 0x95f>;
				panel = <0x57e 0x57f 0x580 0x571>;
			};
		};

		qupv3_se2_i2c: i2c@988000 {
			compatible = "qcom,i2c-geni";
			reg = <0x988000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x25b 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x3e 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se2_i2c_active>;
			pinctrl-1 = <&qupv3_se2_i2c_sleep>;
			dmas = <205 0 2 3 64 0 205 1 2 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_0>;
			qcom,shared;
			qcom,rtl_se;
			status = "ok";

			nq@64 {
				compatible = "rtc6226";
				reg = <100>;
				fmint-gpio = <38 125 0>;
				vdd-supply = <44>;
				rtc6226,vdd-supply-voltage = <2800000 2800000>;
				rtc6226,vdd-load = <0x3a98>;
				vio-supply = <39>;
				rtc6226,vio-supply-voltage = <1800000 1800000>;
			};

			fsa4480: fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <66>;
				qcom,use-power-supply = <2>;
				pinctrl-1 = <0x5ef>;
				pinctrl-0 = <0x5ee>;
				pinctrl-names = "default", "sleep";
				fsatypec-gpios = <38 147 0>;
			};

			pm8008i@8 {
				compatible = "qcom,i2c-pmic";
				reg = <8>;
				#address-cells = <1>;
				#size-cells = <0>;
				pinctrl-names = "default";
				pinctrl-0 = <0x4eb>;

				pm8008-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8008i-chip-en";
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <&qupv3_se12_spi_active>;
				};
			};

			pm8008i@9 {
				compatible = "qcom,i2c-pmic";
				reg = <9>;
				#address-cells = <1>;
				#size-cells = <0>;

				qcom,pm8008i-regulator {
					compatible = "qcom,pm8008-regulator";
					#address-cells = <1>;
					#size-cells = <0>;
					pm8008_en-supply = <0x4ec>;
					vdd_l1_l2-supply = <42>;
					vdd_l3_l4-supply = <&BOB>;
					vdd_l5-supply = <41>;
					vdd_l6-supply = <41>;
					vdd_l7-supply = <&BOB>;

					regulator@4000 {
						reg = <0x4000>;
						regulator-name = "pm8008i_l1";
						regulator-min-microvolt = <1000000>;
						regulator-max-microvolt = <1000000>;
						qcom,min-dropout-voltage = <128000>;
						qcom,hpm-min-load = <0x7530>;
					};

					regulator@4100 {
						reg = <0x4100>;
						regulator-name = "pm8008i_l2";
						regulator-min-microvolt = <1000000>;
						regulator-max-microvolt = <1200000>;
						qcom,min-dropout-voltage = <104000>;
						qcom,hpm-min-load = <0x7530>;
					};

					regulator@4200 {
						reg = <0x4200>;
						regulator-name = "pm8008i_l3";
						regulator-min-microvolt = <2800000>;
						regulator-max-microvolt = <2800000>;
						qcom,min-dropout-voltage = <192000>;
						qcom,hpm-min-load = <0>;
					};

					regulator@4300 {
						reg = <0x4300>;
						regulator-name = "pm8008i_l4";
						regulator-min-microvolt = <2800000>;
						regulator-max-microvolt = <2800000>;
						qcom,min-dropout-voltage = <128000>;
						qcom,hpm-min-load = <0>;
					};

					regulator@4400 {
						reg = <0x4400>;
						regulator-name = "pm8008i_l5";
						regulator-min-microvolt = <1800000>;
						regulator-max-microvolt = <1800000>;
						qcom,min-dropout-voltage = <0>;
						qcom,hpm-min-load = <0>;
					};

					regulator@4500 {
						reg = <0x4500>;
						regulator-name = "pm8008i_l6";
						regulator-min-microvolt = <1800000>;
						regulator-max-microvolt = <1800000>;
						qcom,min-dropout-voltage = <128000>;
						qcom,hpm-min-load = <0>;
					};

					regulator@4600 {
						reg = <0x4600>;
						regulator-name = "pm8008i_l7";
						regulator-min-microvolt = <2700000>;
						regulator-max-microvolt = <3000000>;
						qcom,min-dropout-voltage = <256000>;
						qcom,hpm-min-load = <0>;
					};
				};
			};

			pm8010j@c {
				compatible = "qcom,i2c-pmic";
				reg = <12>;
				#address-cells = <1>;
				#size-cells = <0>;
				pinctrl-names = "default";
				pinctrl-0 = <0x4ed>;

				pm8010-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8010j-chip-en";
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <&qupv3_se12_spi_active>;
				};
			};

			pm8010j@d {
				compatible = "qcom,i2c-pmic";
				reg = <13>;
				#address-cells = <1>;
				#size-cells = <0>;

				qcom,pm8010j-regulator {
					compatible = "qcom,pm8010-regulator";
					#address-cells = <1>;
					#size-cells = <0>;
					pm8008_en-supply = <0x4ee>;
					vdd_l1_l2-supply = <42>;
					vdd_l3_l4-supply = <41>;
					vdd_l5-supply = <&BOB>;
					vdd_l6-supply = <&BOB>;
					vdd_l7-supply = <&BOB>;

					regulator@4000 {
						reg = <0x4000>;
						regulator-name = "pm8010j_l1";
						regulator-min-microvolt = <310000>;
						regulator-max-microvolt = <1150000>;
						qcom,min-dropout-voltage = <72000>;
						qcom,hpm-min-load = <0x7530>;
					};

					regulator@4100 {
						reg = <0x4100>;
						regulator-name = "pm8010j_l2";
						regulator-min-microvolt = <358000>;
						regulator-max-microvolt = <1486000>;
						qcom,min-dropout-voltage = <24000>;
						qcom,hpm-min-load = <0x7530>;
					};

					regulator@4200 {
						reg = <0x4200>;
						regulator-name = "pm8010j_l3";
						regulator-min-microvolt = <1628000>;
						regulator-max-microvolt = <1950000>;
						qcom,min-dropout-voltage = <72000>;
						qcom,hpm-min-load = <0>;
					};

					regulator@4300 {
						reg = <0x4300>;
						regulator-name = "pm8010j_l4";
						regulator-min-microvolt = <1548000>;
						regulator-max-microvolt = <1888000>;
						qcom,min-dropout-voltage = <152000>;
						qcom,hpm-min-load = <0>;
					};

					regulator@4400 {
						reg = <0x4400>;
						regulator-name = "pm8010j_l5";
						regulator-min-microvolt = <1504000>;
						regulator-max-microvolt = <3544000>;
						qcom,min-dropout-voltage = <0>;
						qcom,hpm-min-load = <0>;
					};

					regulator@4500 {
						reg = <0x4500>;
						regulator-name = "pm8010j_l6";
						regulator-min-microvolt = <2700000>;
						regulator-max-microvolt = <2900000>;
						qcom,min-dropout-voltage = <128000>;
						qcom,hpm-min-load = <0>;
					};

					regulator@4600 {
						reg = <0x4600>;
						regulator-name = "pm8010j_l7";
						regulator-min-microvolt = <1504000>;
						regulator-max-microvolt = <3544000>;
						qcom,min-dropout-voltage = <0>;
						qcom,hpm-min-load = <0>;
					};
				};
			};
		};

		qupv3_se2_spi: spi@988000 {
			compatible = "qcom,spi-geni";
			reg = <0x988000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x25b 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x3e 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se2_spi_active>;
			pinctrl-1 = <&qupv3_se2_spi_sleep>;
			dmas = <205 0 2 1 64 0 205 1 2 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		qupv3_se4_i2c: i2c@990000 {
			compatible = "qcom,i2c-geni";
			reg = <0x990000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x25d 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x42 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se4_i2c_active>;
			pinctrl-1 = <&qupv3_se4_i2c_sleep>;
			dmas = <205 0 4 3 64 0 205 1 4 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_0>;
			qcom,rtl_se;
			qcom,bus-recovery;
			status = "ok";

			ln8000-charger@51 {
				#io-channel-cells = <1>;
				compatible = "lionsemi,ln8000-master";
				reg = <81>;
				interrupt-parent = <38>;
				interrupts = <0x7a 0x0>;
				pinctrl-names = "default";
				pinctrl-0 = <0x4fc>;
				ln8000_charger,bat-ovp-threshold = <0x1266>;
				ln8000_charger,bat-ovp-alarm-threshold = <0x1243>;
				ln8000_charger,bus-ovp-threshold = <0x3200>;
				ln8000_charger,bus-ovp-alarm-threshold = <0x2af8>;
				ln8000_charger,bus-ocp-threshold = <0xea6>;
				ln8000_charger,bus-ocp-alarm-threshold = <0xdac>;
				ln8000_charger,ntc-alarm-cfg = <&qupv3_se6_spi_active>;
				ln8000_charger,tdie-prot-disable;
				ln8000_charger,tbus-mon-disable;
				ln8000_charger,tbat-mon-disable;
				ln8000_charger,iin-ocp-disable;
				ln8000_charger,iin-reg-disable;
				ln8000_charger,tdie-reg-disable;
				ln8000_charger,vbat-reg-disable;
				ln8000_charger,revcurr-prot-disable;
			};

			rt1711h@4e {
				#io-channel-cells = <1>;
				compatible = "richtek,rt1711h";
				reg = <78>;
				tcpc-dual,supported_modes = <0>;
				rt-tcpc,name = "type_c_port0";
				rt-tcpc,role_def = <5>;
				rt-tcpc,rp_level = <1>;
				rt-tcpc,vconn_supply = <1>;
				rt1711pd,intr_gpio = <38 81 0>;
				rt1711pd,intr_gpio_num = <81>;
				pinctrl-names = "default";
				pinctrl-0 = <0x4fe>;

				pd-data {
					pd,vid = <0x29cf>;
					pd,pid = <0x1711>;
					pd,source-cap-ext = <0x171129cf 0 0 0 0 0x2000000>;
					pd,mfrs = "RichtekTCPC";
					pd,charging_policy = <49>;
					pd,source-pdo-size = <1>;
					pd,source-pdo-data = <0x19096>;
					pd,sink-pdo-size = <1>;
					pd,sink-pdo-data = <0x1912c>;
					pd,id-vdo-size = <6>;
					pd,id-vdo-data = <0xd14029cf 0 0x17110000 0x41800000 0 0x21800000>;
					bat,nr = <1>;
					pd,country_nr = <0>;

					bat-info0 {
						bat,vid = <0x29cf>;
						bat,pid = <0x1711>;
						bat,mfrs = "bat1";
						bat,design_cap = <0xbb8>;
					};
				};

				dpm_caps {
					local_dr_power;
					local_dr_data;
					local_usb_comm;
					local_no_suspend;
					local_vconn_supply;
					attemp_enter_dp_mode;
					attemp_discover_cable;
					attemp_discover_id;
					pr_check = <0>;
					dr_check = <0>;
				};

				displayport {
					1st_connection = "dfp_d";
					2nd_connection = "dfp_d";
					signal,dp_v13;
					typec,receptacle;

					ufp_d {
					};

					dfp_d {
						pin_assignment,mode_c;
						pin_assignment,mode_d;
						pin_assignment,mode_e;
					};
				};
			};

			bq25890@6A {
				#io-channel-cells = <1>;
				compatible = "ti,bq2589x-charger";
				reg = <106>;
				interrupt-parent = <38>;
				interrupts = <0x13 0x0>;
				pinctrl-names = "default";
				pinctrl-0 = <0x500 0x501>;
				intr-gpio = <38 19 0>;
				otg-gpio = <38 63 0>;
				ti,bq2589x,charge-voltage = <4610>;
				ti,bq2589x,charge-current = <&gcc_usb30_prim_gdsc>;
				ti,bq2589x,term-current = <&qupv3_se12_spi_active>;
				ti,bq2589x,enable-termination;
				ti,bq2589x,use-absolute-vindpm;
				ti,bq2589x,otg_vol = <0x14b4>;
				ti,bq2589x,otg_current = <0x708>;
				dpdm-supply = <&usb2_phy0>;
			};
		};

		qupv3_se4_spi: spi@990000 {
			compatible = "qcom,spi-geni";
			reg = <0x990000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x25d 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x42 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se4_spi_active>;
			pinctrl-1 = <&qupv3_se4_spi_sleep>;
			dmas = <205 0 4 1 64 0 205 1 4 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		qupv3_se6_i2c: i2c@998000 {
			compatible = "qcom,i2c-geni";
			reg = <0x998000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x25f 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x46 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se6_i2c_active>;
			pinctrl-1 = <&qupv3_se6_i2c_sleep>;
			dmas = <205 0 6 3 64 0 205 1 6 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		qupv3_se6_spi: spi@998000 {
			compatible = "qcom,spi-geni";
			reg = <0x998000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x25f 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x46 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se6_spi_active>;
			pinctrl-1 = <&qupv3_se6_spi_sleep>;
			dmas = <205 0 6 1 64 0 205 1 6 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		qupv3_se7_4uart: qcom,qup_uart@99c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x99c000 0x4000>;
			reg-names = "se_phys";
			interrupts-extended = <0x1 0x0 0x260 0x4 0x26 0x1f 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x48 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default", "active", "sleep", "shutdown";
			pinctrl-0 = <228 229 230>;
			pinctrl-1 = <231 232 233 234>;
			pinctrl-2 = <231 232 233 235>;
			pinctrl-3 = <228 229 230>;
			qcom,wakeup-byte = <&qupv3_se11_spi_sleep>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "ok";
		};

		qupv3_1: qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x2000>;
			qcom,msm-bus,num-paths = <3>;
			interconnect-names = "qup-core", "snoc-llcc", "qup-ddr";
			interconnects = <0xc6 0x24 0xc6 0x23c 0xc7 0xc 0x42 0x230 0x7d 0x9 0x3f 0x200>;
			iommus = <88 3 0>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
		};

		gpi_dma1: qcom,gpi-dma@a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <5>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			iommus = <88 22 0>;
			qcom,max-num-gpii = <12>;
			interrupts = <0x0 0x117 0x4 0x0 0x118 0x4 0x0 0x119 0x4 0x0 0x11a 0x4 0x0 0x11b 0x4 0x0 0x11c 0x4 0x0 0x125 0x4 0x0 0x126 0x4 0x0 0x127 0x4 0x0 0x128 0x4 0x0 0x129 0x4 0x0 0x12a 0x4>;
			qcom,gpii-mask = <111>;
			qcom,ev-factor = <2>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			dma-coherent;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
		};

		qupv3_se8_i2c: i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x161 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x4c 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se8_i2c_active>;
			pinctrl-1 = <&qupv3_se8_i2c_sleep>;
			dmas = <238 0 0 3 64 0 238 1 0 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se8_spi: spi@a80000 {
			compatible = "qcom,spi-geni";
			reg = <0xa80000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x161 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x4c 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se8_spi_active>;
			pinctrl-1 = <&qupv3_se8_spi_sleep>;
			dmas = <238 0 0 1 64 0 238 1 0 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se9_i2c: i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x162 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x4e 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se9_i2c_active>;
			pinctrl-1 = <&qupv3_se9_i2c_sleep>;
			dmas = <238 0 1 3 64 0 238 1 1 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_1>;
			status = "ok";
			qcom,clk-freq-out = <0xf4240>;

			nq@28 {
				compatible = "qcom,sn-nci";
				reg = <40>;
				qcom,sn-irq = <38 41 0>;
				qcom,sn-ven = <38 38 0>;
				qcom,sn-firm = <38 40 0>;
				qcom,sn-clkreq = <38 39 0>;
				qcom,sn-vdd-1p8-supply = <39>;
				qcom,sn-vdd-1p8-voltage = <1800000 1800000>;
				qcom,sn-vdd-1p8-current = <0x26548>;
				interrupt-parent = <38>;
				interrupts = <0x29 0x0>;
				interrupt-names = "nfc_irq";
				pinctrl-names = "nfc_active", "nfc_suspend";
				pinctrl-0 = <602 604>;
				pinctrl-1 = <603 605>;
			};
		};

		qupv3_se9_spi: spi@a84000 {
			compatible = "qcom,spi-geni";
			reg = <0xa84000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x162 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x4e 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se9_spi_active>;
			pinctrl-1 = <&qupv3_se9_spi_sleep>;
			dmas = <238 0 1 1 64 0 238 1 1 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se10_i2c: i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x163 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x50 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se10_i2c_active>;
			pinctrl-1 = <&qupv3_se10_i2c_sleep>;
			dmas = <238 0 2 3 64 0 238 1 2 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se10_spi: spi@a88000 {
			compatible = "qcom,spi-geni";
			reg = <0xa88000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x163 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x50 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se10_spi_active>;
			pinctrl-1 = <&qupv3_se10_spi_sleep>;
			dmas = <238 0 2 1 64 0 238 1 2 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se11_i2c: i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x164 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x52 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se11_i2c_active>;
			pinctrl-1 = <&qupv3_se11_i2c_sleep>;
			dmas = <238 0 3 3 64 0 238 1 3 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se11_spi: spi@a8c000 {
			compatible = "qcom,spi-geni";
			reg = <0xa8c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x164 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x52 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se11_spi_active>;
			pinctrl-1 = <&qupv3_se11_spi_sleep>;
			dmas = <238 0 3 1 64 0 238 1 3 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_1>;
			status = "ok";

			ir-spi@0 {
				compatible = "ir-spi";
				reg = <0>;
				spi-max-frequency = <0x124f800>;
				status = "ok";
			};
		};

		qupv3_se12_i2c: i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x165 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x54 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se12_i2c_active>;
			pinctrl-1 = <&qupv3_se12_i2c_sleep>;
			dmas = <238 0 4 3 64 0 238 1 4 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_1>;
			status = "ok";

			ln8000-charger@51 {
				#io-channel-cells = <1>;
				compatible = "lionsemi,ln8000-slave";
				reg = <81>;
				interrupt-parent = <38>;
				interrupts = <0x7d 0x0>;
				pinctrl-names = "default";
				inctrl-0 = <0x4fd>;
				ln8000_charger,bat-ovp-threshold = <0x1266>;
				ln8000_charger,bat-ovp-alarm-threshold = <0x1243>;
				ln8000_charger,bus-ovp-threshold = <0x3200>;
				ln8000_charger,bus-ovp-alarm-threshold = <0x2af8>;
				ln8000_charger,bus-ocp-threshold = <0xea6>;
				ln8000_charger,bus-ocp-alarm-threshold = <0xdac>;
				ln8000_charger,ntc-alarm-cfg = <&qupv3_se6_spi_active>;
				ln8000_charger,tdie-prot-disable;
				ln8000_charger,tbus-mon-disable;
				ln8000_charger,tbat-mon-disable;
				ln8000_charger,iin-ocp-disable;
				ln8000_charger,iin-reg-disable;
				ln8000_charger,tdie-reg-disable;
				ln8000_charger,vbat-reg-disable;
				ln8000_charger,revcurr-prot-disable;
			};

			bq27z561@55 {
				#io-channel-cells = <1>;
				compatible = "ti,bq27z561";
				reg = <85>;
				bq,shutdown-delay-enable;
				bq,soc_decimal_rate = <0 32 10 30 20 28 30 28 40 28 50 28 60 28 70 28 80 28 90 26 95 10 99 5>;
			};
		};

		qupv3_se12_spi: spi@a90000 {
			compatible = "qcom,spi-geni";
			reg = <0xa90000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x165 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x54 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se12_spi_active>;
			pinctrl-1 = <&qupv3_se12_spi_sleep>;
			dmas = <238 0 4 1 64 0 238 1 4 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se13_i2c: i2c@a94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x166 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x56 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se13_i2c_active>;
			pinctrl-1 = <&qupv3_se13_i2c_sleep>;
			dmas = <238 0 5 3 64 0 238 1 5 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_1>;
			status = "ok";

			aw882xx_smartpa@35 {
				status = "ok";
				aw-cali-mode = "aw_none";
				sound-channel = <0>;
				dc-flag = <0>;
				pinctrl-1 = <0x5ea>;
				pinctrl-0 = <0x5e9>;
				pinctrl-names = "default", "sleep";
				irq-gpio = <38 153 0x2008>;
				reg = <53>;
				compatible = "awinic,aw882xx_smartpa";
			};
		};

		qupv3_se13_spi: spi@a94000 {
			compatible = "qcom,spi-geni";
			reg = <0xa94000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x166 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x56 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se13_spi_active>;
			pinctrl-1 = <&qupv3_se13_spi_sleep>;
			dmas = <238 0 5 1 64 0 238 1 5 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se14_i2c: i2c@a98000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa98000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x16b 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x58 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se14_i2c_active>;
			pinctrl-1 = <&qupv3_se14_i2c_sleep>;
			dmas = <238 0 6 3 64 0 238 1 6 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se14_spi: spi@a98000 {
			compatible = "qcom,spi-geni";
			reg = <0xa98000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x16b 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x39 0x58 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&qupv3_se14_spi_active>;
			pinctrl-1 = <&qupv3_se14_spi_sleep>;
			dmas = <238 0 6 1 64 0 238 1 6 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		dcc: dcc_v2@100ff000 {
			compatible = "qcom,dcc-v2";
			reg = <0x100ff000 0x1000 0x10080000 0x18000>;
			qcom,transaction_timeout = <0>;
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0>;

			link_list_0 {
				qcom,curr-link-list = <6>;
				qcom,data-sink = "sram";
				qcom,link-list = <0 0xc222004 1 0 0 0xc263014 1 0 0 0xc2630e0 1 0 0 0xc2630ec 1 0 0 0xc2630a0 16 0 0 0xc2630e8 1 0 0 0xc26313c 1 0 0 0xc223004 1 0 0 0xc265014 1 0 0 0xc2650e0 1 0 0 0xc2650ec 1 0 0 0xc2650a0 16 0 0 0xc2650e8 1 0 0 0xc26513c 1 0 0 0x1780005c 1 0 0 0x1781005c 1 0 0 0x1782005c 1 0 0 0x1783005c 1 0 0 0x1784005c 1 0 0 0x1785005c 1 0 0 0x1786005c 1 0 0 0x1787005c 1 0 0 0x1740003c 1 0 0 0x17600238 1 0 0 0x17600240 11 0 0 0x17600530 1 0 0 0x1760051c 1 0 0 0x17600524 1 0 0 0x1760052c 1 0 0 0x17600518 1 0 0 0x17600520 1 0 0 0x17600528 1 0 0 0x17600404 3 0 0 0x1760041c 3 0 0 0x17600434 1 0 0 0x1760043c 2 0 0 0x17400438 1 0 0 0x17600044 1 0 0 0x17600500 1 0 0 0x17600504 5 0 0 0x17900908 1 0 0 0x17900c18 1 0 0 0x17901908 1 0 0 0x17901c18 1 0 0 0x17b90810 1 0 0 0x17b90c50 1 0 0 0x17b90814 1 0 0 0x17b90c54 1 0 0 0x17b90818 1 0 0 0x17b90c58 1 0 0 0x17b93a84 2 0 0 0x17ba0810 1 0 0 0x17ba0c50 1 0 0 0x17ba0814 1 0 0 0x17ba0c54 1 0 0 0x17ba0818 1 0 0 0x17ba0c58 1 0 0 0x17ba3a84 2 0 0 0x17b93500 80 0 0 0x17ba3500 80 0 0 0x17a80000 16 0 0 0x17a82000 16 0 0 0x17a84000 16 0 0 0x17a86000 16 0 0 0x17aa0000 44 0 0 0x17aa00fc 16 0 0 0x17aa0200 2 0 0 0x17aa0300 1 0 0 0x17aa0400 1 0 0 0x17aa0500 1 0 0 0x17aa0600 1 0 0 0x17aa0700 5 0 1 0x17a80000 0x8007 0 0 0x17a80000 1 0 1 0x17a80024 0 0 0 0x17a80024 1 0 1 0x17a80020 0 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 64 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 128 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 192 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 256 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 320 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 384 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 448 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 512 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 576 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 640 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 704 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 768 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 832 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 896 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 960 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80024 0x4000 0 0 0x17a80024 1 0 1 0x17a80020 0 0 0 0x17a80020 1 0 1 0x17a80020 0 0 0 0x17a80020 1 0 1 0x17a80020 0 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 64 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a82000 0x8007 0 0 0x17a82000 1 0 1 0x17a82024 0 0 0 0x17a82024 1 0 1 0x17a82020 0 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 64 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 128 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 192 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 256 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 320 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 384 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 448 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 512 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 576 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 640 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 704 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 768 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 832 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 896 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 960 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82024 0x4000 0 0 0x17a82024 1 0 1 0x17a82020 0 0 0 0x17a82020 1 0 1 0x17a82020 0 0 0 0x17a82020 1 0 1 0x17a82020 0 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 64 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a84000 0x8007 0 0 0x17a84000 1 0 1 0x17a84024 0 0 0 0x17a84024 1 0 1 0x17a84020 0 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 64 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 128 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 192 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 256 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 320 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 384 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 448 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 512 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 576 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 640 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 704 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 768 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 832 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 896 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 960 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84024 0x4000 0 0 0x17a84024 1 0 1 0x17a84020 0 0 0 0x17a84020 1 0 1 0x17a84020 0 0 0 0x17a84020 1 0 1 0x17a84020 0 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 64 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a86000 0x8007 0 0 0x17a86000 1 0 1 0x17a86024 0 0 0 0x17a86024 1 0 1 0x17a86020 0 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 64 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 128 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 192 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 256 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 320 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 384 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 448 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 512 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 576 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 640 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 704 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 768 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 832 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 896 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 960 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86024 0x4000 0 0 0x17a86024 1 0 1 0x17a86020 0 0 0 0x17a86020 1 0 1 0x17a86020 0 0 0 0x17a86020 1 0 1 0x17a86020 0 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 64 0 0 0x17a86020 1 0 0 0x17a86038 1 0 0 0xc201244 1 0 0 0xc202244 1 0 0 0x17b00000 1 0 0 0x17a94030 1 0 0 0x17a9408c 1 0 1 0x17a9409c 120 0 1 0x17a9409c 0 0 1 0x17a94048 1 0 1 0x17a94090 0 0 1 0x17a94090 37 0 0 0x17a94098 1 0 1 0x17a94048 29 0 1 0x17a94090 0 0 1 0x17a94090 37 0 0 0x17a94098 1 0 0 0x17a90030 1 0 0 0x17a9008c 1 0 1 0x17a9009c 120 0 1 0x17a9009c 0 0 1 0x17a90048 1 0 1 0x17a90090 0 0 1 0x17a90090 37 0 0 0x17a90098 1 0 1 0x17a90048 29 0 1 0x17a90090 0 0 1 0x17a90090 37 0 0 0x17a90098 1 0 0 0x17a92030 1 0 0 0x17a9208c 1 0 1 0x17a9209c 120 0 1 0x17a9209c 0 0 1 0x17a92048 1 0 1 0x17a92090 0 0 1 0x17a92090 37 0 0 0x17a92098 1 0 1 0x17a92048 29 0 1 0x17a92090 0 0 1 0x17a92090 37 0 0 0x17a92098 1 0 0 0x17a96030 1 0 0 0x17a9608c 1 0 1 0x17a9609c 120 0 1 0x17a9609c 0 0 1 0x17a96048 1 0 1 0x17a96090 0 0 1 0x17a96090 37 0 0 0x17a96098 1 0 1 0x17a96048 29 0 1 0x17a96090 0 0 1 0x17a96090 37 0 0 0x17a96098 1 0 0 0x17d98020 1 0 0 0x13822000 1 0 0 0x221c21c4 1 0 0 0x1fc8000 1 0 0 0x17400038 1 0 0 0x17d91020 1 0 0 0x17d92020 1 0 0 0x17d93020 1 0 0 0x17d90020 1 0 0 0x17d9134c 1 0 0 0x17d9234c 1 0 0 0x17d9334c 1 0 0 0x17d9034c 1 0 0 0x17d91300 1 0 0 0x17d92300 1 0 0 0x17d93300 1 0 0 0x17d90300 1 0 0 0x191b0040 1 0 0 0x191b0048 1 0 0 0x19180010 1 0 0 0x19180020 6 0 0 0x19181010 1 0 0 0x19181020 6 0 0 0x19100010 1 0 0 0x19100020 6 0 0 0x19140010 1 0 0 0x19140020 6 0 0 0x19180410 1 0 2 16 0 0 0 0x19180438 1 0 0 0x19180430 2 0 0 0x19180430 2 0 0 0x19180430 2 0 0 0x19180430 2 0 2 1 0 0 0 0x19180408 2 0 0 0x19181410 1 0 2 16 0 0 0 0x19181438 1 0 0 0x19181430 2 0 0 0x19181430 2 0 0 0x19181430 2 0 0 0x19181430 2 0 2 1 0 0 0 0x19181408 2 0 0 0x19100410 1 0 2 64 0 0 0 0x19100438 1 0 0 0x19100430 2 0 0 0x19100430 2 0 0 0x19100430 2 0 0 0x19100430 2 0 2 1 0 0 0 0x19100408 2 0 0 0x19140410 1 0 2 64 0 0 0 0x19140438 1 0 0 0x19140430 2 0 0 0x19140430 2 0 0 0x19140430 2 0 0 0x19140430 2 0 2 1 0 0 0 0x19140408 2 0 0 0x19191018 1 0 0 0x19191008 1 0 0 0x19191010 2 0 0 0x19191010 2 0 0 0x19191010 2 0 0 0x19191010 2 0 0 0x19191010 2 0 0 0x19191010 2 0 0 0x19191010 2 0 0 0x19191010 2 0 0 0x19191010 2 0 0 0x1914d018 1 0 0 0x1914d008 1 0 0 0x1914d010 2 0 0 0x1914d010 2 0 0 0x1914d010 2 0 0 0x1914d010 2 0 0 0x1914d010 2 0 0 0x1910d018 1 0 0 0x1910d008 1 0 0 0x1910d010 2 0 0 0x1910d010 2 0 0 0x1910d010 2 0 0 0x1910d010 2 0 0 0x1910d010 2 0 0 0x19190018 1 0 0 0x19190008 1 0 0 0x19190010 2 0 0 0x19190010 2 0 0 0x19190010 2 0 0 0x1914c018 1 0 0 0x1914c008 1 0 0 0x1914c010 2 0 0 0x1914c010 2 0 0 0x1914c010 2 0 0 0x1914c010 2 0 0 0x1910c018 1 0 0 0x1910c008 1 0 0 0x1910c010 2 0 0 0x1910c010 2 0 0 0x1910c010 2 0 0 0x1910c010 2 0 0 0x19121010 1 0 0 0x19123010 1 0 0 0x191a1010 1 0 0 0x191a4010 1 0 0 0x191a5010 1 0 0 0x191a0010 1 0 0 0x19160010 1 0 0 0x19120010 1 0 0 0x191a6010 1 0 0 0x19122010 1 0 0 0x191a2010 1 0 0 0x191a3010 1 0 0 0x19161010 1 0 0 0x19162010 1 0 0 0x19163010 1 0 0 0x3d0201c 1 0 0 0x3d00000 1 0 0 0x3d00008 1 0 0 0x3d00044 1 0 0 0x3d00058 6 0 0 0x3d0007c 20 0 0 0x3d000e0 5 0 0 0x3d00108 1 0 0 0x3d00110 1 0 0 0x3d0011c 1 0 0 0x3d00124 2 0 0 0x3d00140 1 0 0 0x3d00158 1 0 0 0x3d002b4 2 0 0 0x3d002c0 1 0 0 0x3d002d0 1 0 0 0x3d002e0 1 0 0 0x3d002f0 1 0 0 0x3d00300 1 0 0 0x3d00310 1 0 0 0x3d00320 1 0 0 0x3d00330 1 0 0 0x3d00340 1 0 0 0x3d00350 1 0 0 0x3d00360 1 0 0 0x3d00370 1 0 0 0x3d00380 1 0 0 0x3d00390 1 0 0 0x3d003a0 1 0 0 0x3d003b0 1 0 0 0x3d003c0 1 0 0 0x3d003d0 1 0 0 0x3d003e0 1 0 0 0x3d00400 1 0 0 0x3d00410 8 0 0 0x3d0043c 15 0 0 0x3d00800 14 0 0 0x3d00840 4 0 0 0x3d00854 41 0 0 0x3d01444 1 0 0 0x3d014d4 1 0 0 0x3d017f0 4 0 0 0x3d99800 8 0 0 0x3d99828 1 0 0 0x3d9983c 1 0 0 0x3d998ac 1 0 0 0x18101c 2 0 0 0x3d94000 2 0 0 0x3d95000 4 0 0 0x3d96000 4 0 0 0x3d97000 4 0 0 0x3d98000 4 0 0 0x3d99000 6 0 0 0x3d99050 10 0 0 0x3d990a8 2 0 0 0x3d990b8 3 0 0 0x3d990c8 1 0 0 0x3d99104 8 0 0 0x3d99130 2 0 0 0x3d9913c 7 0 0 0x3d99198 3 0 0 0x3d991e0 3 0 0 0x3d99224 2 0 0 0x3d99280 4 0 0 0x3d992cc 3 0 0 0x3d99314 3 0 0 0x3d99358 3 0 0 0x3d993a0 2 0 0 0x3d993e4 4 0 0 0x3d9942c 2 0 0 0x3d99470 3 0 0 0x3d99500 4 0 0 0x3d99528 39 0 0 0x3d90000 15 0 0 0x3d91000 15 0 0 0x3de0000 21 0 0 0x3de00d0 1 0 0 0x3de00d8 1 0 0 0x3de0100 3 0 0 0x3de0200 5 0 0 0x3de0400 3 0 0 0x3de0450 1 0 0 0x3de0460 2 0 0 0x3de0490 11 0 0 0x3de0500 1 0 0 0x3de0600 1 0 0 0x3de0d00 2 0 0 0x3de0d10 4 0 0 0x3de0d30 5 0 0 0x3de3d44 1 0 0 0x3de3d4c 2 0 0 0x3d8ec0c 1 0 0 0x3d8ec14 2 0 0 0x3d8ec30 3 0 0 0x3d8ec40 4 0 0 0x3d8ec54 1 0 0 0x3d8eca0 1 0 0 0x3d8ecc0 1 0 0 0x3d7d018 3 0 0 0x3d7e440 2 0 0 0x3d7e480 2 0 0 0x3d7e490 2 0 0 0x3d7e4a0 2 0 0 0x3d7e4b0 2 0 0 0x3d7e5c0 10 0 0 0x3d7e648 2 0 0 0x3d7e658 9 0 0 0x3d7e7c0 2 0 0 0x17800010 1 0 0 0x17800024 1 0 0 0x17800038 6 0 0 0x17800058 4 0 0 0x1780006c 1 0 0 0x178000f0 2 0 0 0x17810010 1 0 0 0x17810024 1 0 0 0x17810038 6 0 0 0x17810058 4 0 0 0x1781006c 1 0 0 0x178100f0 2 0 0 0x17820010 1 0 0 0x17820024 1 0 0 0x17820038 6 0 0 0x17820058 4 0 0 0x178200f0 2 0 0 0x17830010 1 0 0 0x17830024 1 0 0 0x17830038 6 0 0 0x17830058 4 0 0 0x178300f0 2 0 0 0x17840010 1 0 0 0x17840024 1 0 0 0x17840038 6 0 0 0x17840058 4 0 0 0x178400f0 2 0 0 0x17850010 1 0 0 0x17850024 1 0 0 0x17850038 6 0 0 0x17850058 4 0 0 0x178500f0 2 0 0 0x17860010 1 0 0 0x17860024 1 0 0 0x17860038 6 0 0 0x17860058 4 0 0 0x178600f0 2 0 0 0x17870010 1 0 0 0x17870024 1 0 0 0x17870038 6 0 0 0x17870058 4 0 0 0x178700f0 2 0 0 0x178a0010 1 0 0 0x178a0024 1 0 0 0x178a0038 6 0 0 0x178a006c 5 0 0 0x178a0084 1 0 0 0x178a00f4 5 0 0 0x178a0118 9 0 0 0x178a0158 5 0 0 0x178a0170 2 0 0 0x178a0188 5 0 0 0x178a01ac 6 0 0 0x178a01c8 1 0 0 0x17880010 1 0 0 0x17880024 1 0 0 0x17880038 6 0 0 0x17890010 1 0 0 0x17890024 1 0 0 0x17890038 6 0 0 0x178a0204 1 0 0 0x178a0244 1 0 0 0x17e30000 1 0 0 0x17e30008 1 0 0 0x17e30010 1 0 0 0x17e80000 1 0 0 0x17e80008 1 0 0 0x17e80010 1 0 0 0x17f80000 1 0 0 0x17f80008 1 0 0 0x17f80010 1 0 0 0x18080000 1 0 0 0x18080008 1 0 0 0x18080010 1 0 0 0x18180000 1 0 0 0x18180008 1 0 0 0x18180010 1 0 0 0x18280000 1 0 0 0x18280008 1 0 0 0x18280010 1 0 0 0x18380000 1 0 0 0x18380008 1 0 0 0x18380010 1 0 0 0x18480000 1 0 0 0x18480008 1 0 0 0x18480010 1 0 0 0x18580000 1 0 0 0x18580008 1 0 0 0x18580010 1 0 0 0x19080024 1 0 0 0x1908002c 1 0 0 0x19080034 1 0 0 0x1908003c 1 0 0 0x19080044 1 0 0 0x1908004c 1 0 0 0x19080058 2 0 0 0x190800c8 1 0 0 0x190800d4 1 0 0 0x190800e0 1 0 0 0x19080144 1 0 0 0x1908014c 1 0 0 0x19080174 1 0 0 0x1908017c 1 0 0 0x19080184 1 0 0 0x1908018c 1 0 0 0x19080194 1 0 0 0x1908019c 1 0 0 0x190801a4 1 0 0 0x190801ac 3 0 0 0x190a9168 2 0 0x190a9178 2 0 0 0x190a9188 2 0 0 0x190a9198 2 0 0 0x190a91c8 1 0 0 0x190aa044 1 0 0 0x190a80e4 2 0 0 0x190a80f8 1 0 0 0x190a80f8 5 0 0 0x190a8150 2 0 0 0x190a8164 2 0 0 0x190a8174 4 0 0 0x190a819c 1 0 0 0x190a81cc 1 0 0 0x190a8498 1 0 0 0x190a8804 1 0 0 0x190a8804 1 0 0 0x190a880c 1 0 0 0x190a880c 1 0 0 0x190a8834 1 0 0 0x190a8840 2 0 0 0x190a8850 2 0 0 0x190a8860 1 0 0 0x190a8860 2 0 0 0x190a8864 2 0 0 0x190a8868 1 0 0 0x190a8878 1 0 0 0x190a888c 1 0 0 0x190a8900 1 0 0 0x190a9134 2 0 0 0x190a9198 2 0 0 0x190a91c4 2 0 0 0x190aa034 3 0 0 0x190aa044 1 0 0 0x190aa04c 1 0 0 0x190a8884 1 0 0 0x190a9140 1 0 0 0x190a0008 2 0 0 0x190a1008 2 0 0 0x19220344 9 0 0 0x19220370 7 0 0 0x19220480 1 0 0 0x19222400 26 0 0 0x19222470 5 0 0 0x1922320c 1 0 0 0x19223214 2 0 0 0x19223220 4 0 0 0x19223308 1 0 0 0x19223318 1 0 0 0x19223318 1 0 0 0x1922358c 1 0 0 0x19234010 1 0 0 0x1923801c 8 0 0 0x19238050 1 0 0 0x19238100 1 0 0 0x19238100 7 0 0 0x1923c004 1 0 0 0x1923c014 1 0 0 0x1923c020 1 0 0 0x1923c030 1 0 0 0x1923c05c 3 0 0 0x1923c074 1 0 0 0x1923c088 1 0 0 0x1923c0a0 1 0 0 0x1923c0b0 1 0 0 0x1923c0c0 1 0 0 0x1923c0d0 1 0 0 0x1923c0e0 1 0 0 0x1923c0f0 1 0 0 0x1923c100 1 0 0 0x1923d064 1 0 0 0x19240008 6 0 0 0x19240028 1 0 0 0x1924203c 3 0 0 0x19242044 2 0 0 0x19242048 2 0 0 0x1924204c 10 0 0 0x1924208c 1 0 0 0x192420b0 1 0 0 0x192420b0 1 0 0 0x192420b8 3 0 0 0x192420f4 1 0 0 0x192420fc 3 0 0 0x19242104 5 0 0 0x19242114 1 0 0 0x19242324 14 0 0 0x19242410 1 0 0 0x192430a8 1 0 0 0x19248004 7 0 0 0x19248024 1 0 0 0x19248040 1 0 0 0x19248048 1 0 0 0x19249064 1 0 0 0x1924c000 1 0 0 0x1924c030 1 0 0 0x1924c030 3 0 0 0x1924c040 3 0 0 0x1924c054 2 0 0 0x1924c078 1 0 0 0x1924c108 1 0 0 0x1924c110 1 0 0 0x19250020 1 0 0 0x19250020 1 0 0 0x19251054 1 0 0 0x19252014 3 0 0 0x19252028 1 0 0 0x19252028 17 0 0 0x19252070 8 0 0 0x19252098 1 0 0 0x192520a0 1 0 0 0x192520b4 1 0 0 0x192520c0 1 0 0 0x192520d0 3 0 0 0x192520f4 10 0 0 0x19252120 12 0 0 0x1925802c 1 0 0 0x1925809c 2 0 0 0x192580a8 3 0 0 0x192580b8 1 0 0 0x192580c0 7 0 0 0x192580e0 1 0 0 0x192580e8 1 0 0 0x192580f0 1 0 0 0x192580f8 1 0 0 0x19258100 1 0 0 0x19258108 1 0 0 0x19258110 1 0 0 0x19258118 1 0 0 0x19258120 1 0 0 0x19258128 1 0 0 0x19258210 3 0 0 0x19259010 1 0 0 0x19259070 1 0 0 0x1925b004 1 0 0 0x1926004c 1 0 0 0x1926004c 2 0 0 0x19260050 2 0 0 0x19260054 2 0 0 0x19260058 2 0 0 0x1926005c 2 0 0 0x19260060 2 0 0 0x19260064 2 0 0 0x19260068 3 0 0 0x19260078 1 0 0 0x1926020c 1 0 0 0x19260214 1 0 0 0x19261084 1 0 0 0x19262020 1 0 0 0x19263020 1 0 0 0x19264020 1 0 0 0x19265020 1 0 0 0x19320344 2 0 0 0x19320348 8 0 0 0x19320370 7 0 0 0x19320480 1 0 0 0x19320480 1 0 0 0x19322400 1 0 0 0x19322400 26 0 0 0x19322470 5 0 0 0x1932320c 1 0 0 0x19323214 2 0 0 0x19323220 1 0 0 0x19323220 2 0 0 0x19323224 2 0 0 0x19323228 2 0 0 0x1932322c 1 0 0 0x19323308 1 0 0 0x19323308 1 0 0 0x19323318 1 0 0 0x19323318 1 0 0 0x1932358c 1 0 0 0x19334010 1 0 0 0x1933801c 8 0 0 0x19338050 1 0 0 0x19338100 1 0 0 0x19338100 7 0 0 0x1933c004 1 0 0 0x1933c014 1 0 0 0x1933c020 1 0 0 0x1933c030 1 0 0 0x1933c05c 3 0 0 0x1933c074 1 0 0 0x1933c088 1 0 0 0x1933c0a0 1 0 0 0x1933c0b0 1 0 0 0x1933c0c0 1 0 0 0x1933c0d0 1 0 0 0x1933c0e0 1 0 0 0x1933c0f0 1 0 0 0x1933c100 1 0 0 0x1933d064 1 0 0 0x19340008 6 0 0 0x19340028 1 0 0 0x1934203c 3 0 0 0x19342044 2 0 0 0x19342048 2 0 0 0x1934204c 10 0 0 0x1934208c 1 0 0 0x193420b0 1 0 0 0x193420b0 1 0 0 0x193420b8 3 0 0 0x193420f4 1 0 0 0x193420fc 3 0 0 0x19342104 5 0 0 0x19342114 1 0 0 0x19342324 14 0 0 0x19342410 1 0 0 0x193430a8 1 0 0 0x19348004 1 0 0 0x19348004 2 0 0 0x19348008 2 0 0 0x1934800c 2 0 0 0x19348010 4 0 0 0x19348024 1 0 0 0x19348040 1 0 0 0x19348048 1 0 0 0x19349064 1 0 0 0x1934c000 1 0 0 0x1934c030 1 0 0 0x1934c030 3 0 0 0x1934c040 3 0 0 0x1934c054 2 0 0 0x1934c078 1 0 0 0x1934c108 1 0 0 0x1934c110 1 0 0 0x19350020 1 0 0 0x19350020 1 0 0 0x19351054 1 0 0 0x19352014 3 0 0 0x19352028 1 0 0 0x19352028 17 0 0 0x19352070 8 0 0 0x19352098 1 0 0 0x193520a0 1 0 0 0x193520b4 1 0 0 0x193520c0 1 0 0 0x193520d0 3 0 0 0x193520f4 10 0 0 0x19352120 12 0 0 0x1935802c 1 0 0 0x1935802c 1 0 0 0x1935809c 1 0 0 0x1935809c 2 0 0 0x193580a8 3 0 0 0x193580b8 1 0 0 0x193580c0 7 0 0 0x193580e0 1 0 0 0x193580e8 1 0 0 0x193580f0 1 0 0 0x193580f8 1 0 0 0x193580a0 1 0 0 0x193580a8 3 0 0 0x193580b8 1 0 0 0x193580c0 7 0 0 0x193580e0 1 0 0 0x193580e8 1 0 0 0x193580f0 1 0 0 0x193580f8 1 0 0 0x19358100 1 0 0 0x19358100 1 0 0 0x19358108 1 0 0 0x19358108 1 0 0 0x19358110 1 0 0 0x19358110 1 0 0 0x19358118 1 0 0 0x19358118 1 0 0 0x19358120 1 0 0 0x19358120 1 0 0 0x19358128 1 0 0 0x19358128 1 0 0 0x19358210 1 0 0 0x19358210 2 0 0 0x19358214 2 0 0 0x19358218 1 0 0 0x19359010 1 0 0 0x19359010 1 0 0 0x19359070 1 0 0 0x19359070 1 0 0 0x1935b004 1 0 0 0x1935b004 1 0 0 0x1936004c 1 0 0 0x1936004c 1 0 0 0x1936004c 2 0 0 0x19360050 1 0 0 0x19360050 2 0 0 0x19360054 1 0 0 0x19360054 2 0 0 0x19360058 1 0 0 0x19360058 2 0 0 0x1936005c 1 0 0 0x1936005c 2 0 0 0x19360060 1 0 0 0x19360060 2 0 0 0x19360064 1 0 0 0x19360064 2 0 0 0x19360068 1 0 0 0x19360068 3 0 0 0x19360078 1 0 0 0x1936020c 1 0 0 0x19360214 1 0 0 0x19361084 1 0 0 0x19362020 1 0 0 0x19363020 1 0 0 0x19364020 1 0 0 0x19365020 1 0 0 0x192c5cac 3 0 0 0x192c0080 1 0 0 0x192c0310 1 0 0 0x192c0400 2 0 0 0x192c0410 6 0 0 0x192c0430 1 0 0 0x192c0440 1 0 0 0x192c0448 1 0 0 0x192c04a0 1 0 0 0x192c04b0 4 0 0 0x192c04d0 2 0 0 0x192c1400 1 0 0 0x192c1408 1 0 0 0x192c2400 2 0 0 0x192c2438 2 0 0 0x192c2454 1 0 0 0x192c3400 4 0 0 0x192c3418 3 0 0 0x192c4700 1 0 0 0x192c53b0 1 0 0 0x192c5804 1 0 0 0x192c590c 1 0 0 0x192c5a14 1 0 0 0x192c5c0c 1 0 0 0x192c5c18 2 0 0 0x192c5c2c 2 0 0 0x192c5c38 1 0 0 0x192c5c4c 1 0 0 0x192c5ca4 1 0 0 0x192c5cac 3 0 0 0x192c6400 1 0 0 0x192c6418 2 0 0 0x192c9100 1 0 0 0x192c9110 1 0 0 0x192c9120 1 0 0 0x192c9180 1 0 0 0x192c9180 2 0 0 0x192c9184 1 0 0 0x192c91a0 1 0 0 0x192c91b0 1 0 0 0x192c91c0 2 0 0 0x192c91e0 1 0 0 0x193c5cac 3 0 0 0x193c0080 1 0 0 0x193c0310 1 0 0 0x193c0400 2 0 0 0x193c0410 6 0 0 0x193c0430 1 0 0 0x193c0440 1 0 0 0x193c0448 1 0 0 0x193c04a0 1 0 0 0x193c04b0 4 0 0 0x193c04d0 2 0 0 0x193c1400 1 0 0 0x193c1408 1 0 0 0x193c2400 2 0 0 0x193c2438 2 0 0 0x193c2454 1 0 0 0x193c3400 4 0 0 0x193c3418 3 0 0 0x193c4700 1 0 0 0x193c53b0 1 0 0 0x193c5804 1 0 0 0x193c590c 1 0 0 0x193c5a14 1 0 0 0x193c5c0c 1 0 0 0x193c5c18 2 0 0 0x193c5c2c 2 0 0 0x193c5c38 1 0 0 0x193c5c4c 1 0 0 0x193c5ca4 1 0 0 0x193c5cac 3 0 0 0x193c6400 1 0 0 0x193c6418 2 0 0 0x193c9100 1 0 0 0x193c9110 1 0 0 0x193c9120 1 0 0 0x193c9180 1 0 0 0x193c9180 2 0 0 0x193c9184 1 0 0 0x193c91a0 1 0 0 0x193c91b0 1 0 0 0x193c91c0 2 0 0 0x193c91e0 1 0 0 0x192c1420 1 0 0 0x192c1430 1 0 0 0x193c1420 1 0 0 0x193c1430 1 0 0 0x190ba280 1 0 0 0x190ba288 8 0 0 0x192e0610 4 0 0 0x192e0680 4 0 0 0x193e0610 3 0 0 0x193e0618 2 0 0 0x193e0680 2 0 0 0x193e0684 3 0 0 0x193e068c 1 0 0 0x19281e64 0 0x19281ea0 1 0 0 0x19281f30 2 0 0 0x19283e64 1 0 0 0x19283ea0 1 0 0 0x19283f30 2 0 0 0x1928527c 1 0 0 0x19285290 1 0 0 0x192854ec 1 0 0 0x192854f4 1 0 0 0x19285514 1 0 0 0x1928551c 1 0 0 0x19285524 1 0 0 0x19285548 1 0 0 0x19285550 1 0 0 0x19285558 1 0 0 0x192855b8 1 0 0 0x192855c0 1 0 0 0x192855ec 1 0 0 0x19285860 1 0 0 0x19285870 1 0 0 0x192858a0 1 0 0 0x192858a8 1 0 0 0x192858b0 1 0 0 0x192858b8 1 0 0 0x192858d8 2 0 0 0x192858f4 1 0 0 0x192858fc 1 0 0 0x19285920 1 0 0 0x19285928 1 0 0 0x19285944 1 0 0 0x19286604 1 0 0 0x1928660c 1 0 0 0x19381e64 1 0 0 0x19381ea0 1 0 0 0x19381f30 2 0 0 0x19383e64 1 0 0 0x19383ea0 1 0 0 0x19383f30 2 0 0 0x1938527c 1 0 0 0x19385290 1 0 0 0x193854ec 1 0 0 0x193854f4 1 0 0 0x19385514 1 0 0 0x1938551c 1 0 0 0x19385524 1 0 0 0x19385548 1 0 0 0x19385550 1 0 0 0x19385558 1 0 0 0x193855b8 1 0 0 0x193855c0 1 0 0 0x193855ec 1 0 0 0x19385860 1 0 0 0x19385870 1 0 0 0x193858a0 1 0 0 0x193858a8 1 0 0 0x193858b0 1 0 0 0x193858b8 1 0 0 0x193858d8 2 0 0 0x193858f4 1 0 0 0x193858fc 1 0 0 0x19385920 1 0 0 0x19385928 1 0 0 0x19385944 1 0 0 0x19386604 1 0 0 0x1938660c 1 0 0 0x610110 5 0 0 0x19032020 2 0 0 0x1908e01c 1 0 0 0x1908e030 1 0 0 0x19030010 1 0 0 0x1908e008 1 0 0 0x19032020 1 0 0 0x1908e948 1 0 0 0x19032024 1 0 1 0x19030040 1 1 1 0x1903005c 0x22c000 1 0 0x19030010 1 0 1 0x1903005c 0x22c001 1 0 0x19030010 1 0 1 0x1903005c 0x22c002 1 0 0x19030010 1 0 1 0x1903005c 0x22c003 1 0 0x19030010 1 0 1 0x1903005c 0x22c004 1 0 0x19030010 1 0 1 0x1903005c 0x22c005 1 0 0x19030010 1 0 1 0x1903005c 0x22c006 1 0 0x19030010 1 0 1 0x1903005c 0x22c007 1 0 0x19030010 1 0 1 0x1903005c 0x22c008 1 0 0x19030010 1 0 1 0x1903005c 0x22c009 1 0 0x19030010 1 0 1 0x1903005c 0x22c00a 1 0 0x19030010 1 0 1 0x1903005c 0x22c00b 1 0 0x19030010 1 0 1 0x1903005c 0x22c00c 1 0 0x19030010 1 0 1 0x1903005c 0x22c00d 1 0 0x19030010 1 0 1 0x1903005c 0x22c00e 1 0 0x19030010 1 0 1 0x1903005c 0x22c00f 1 0 0x19030010 1 0 1 0x1903005c 0x22c010 1 0 0x19030010 1 0 1 0x1903005c 0x22c011 1 0 0x19030010 1 0 1 0x1903005c 0x22c012 1 0 0x19030010 1 0 1 0x1903005c 0x22c013 1 0 0x19030010 1 0 1 0x1903005c 0x22c014 1 0 0x19030010 1 0 1 0x1903005c 0x22c015 1 0 0x19030010 1 0 1 0x1903005c 0x22c016 1 0 0x19030010 1 0 1 0x1903005c 0x22c017 1 0 0x19030010 1 0 1 0x1903005c 0x22c018 1 0 0x19030010 1 0 1 0x1903005c 0x22c019 1 0 0x19030010 1 0 1 0x1903005c 0x22c01a 1 0 0x19030010 1 0 1 0x1903005c 0x22c01b 1 0 0x19030010 1 0 1 0x1903005c 0x22c01c 1 0 0x19030010 1 0 1 0x1903005c 0x22c01d 1 0 0x19030010 1 0 1 0x1903005c 0x22c01e 1 0 0x19030010 1 0 1 0x1903005c 0x22c01f 1 0 0x19030010 1 0 1 0x1903005c 0x22c300 1 0 0x19030010 1 0 1 0x1903005c 0x22c341 1 0 0x19030010 1 0 1 0x1903005c 0x22c7b1 1 0 0x19030010 1 0 0 0x32302028 1 0 0 0x320a4404 2 0 0 0x323b0404 2 0 0 0xb2b1020 2 0>;
			};

			link_list_1 {
				qcom,curr-link-list = <4>;
				qcom,data-sink = "sram";
				qcom,link-list = <0 0x190e0010 1 0 0 0x190e0020 8 0 0 0x190e0248 1 0 0 0x190e5018 1 0 0 0x190e5008 1 0 2 6 0 0 0 0x190e5010 2 0 2 1 0 0 0 0x3c40010 1 0 0 0x3c40020 8 0 0 0x3c4b048 1 0 0 0x3c41018 1 0 0 0x3c41008 1 0 2 5 0 0 0 0x3c41010 2 0 2 1 0 0 0 0x3002028 1 0 0 0x30b0408 1 0 0 0x30b0404 1 0 0 0x3480408 1 0 0 0x3480404 1 0 0 0x1680010 1 0 0 0x1680020 8 0 0 0x1680248 1 0 0 0x1681018 1 0 0 0x1681008 1 0 2 7 0 0 0 0x1681010 2 0 2 1 0 0 0 0x1691010 1 0 0 0x1697010 1 0 0 0x1698010 1 0 0 0x1694010 1 0 0 0x1696010 1 0 0 0x1699010 1 0 0 0x16e0010 1 0 0 0x16e0020 8 0 0 0x16e0248 1 0 0 0x1700010 1 0 0 0x1700020 8 0 0 0x1700248 1 0 0 0x16c0010 1 0 0 0x16c0020 8 0 0 0x16c0248 1 0 0 0x16e1018 1 0 0 0x16e1008 1 0 2 4 0 0 0 0x16e1010 2 0 2 1 0 0 0 0x16c1018 1 0 0 0x16c1008 1 0 2 4 0 0 0 0x16c1010 2 0 2 1 0 0 0 0x1701018 1 0 0 0x1701008 1 0 2 5 0 0 0 0x1701010 2 0 2 1 0 0 0 0x16e9010 1 0 0 0x16ea010 1 0 0 0x16eb010 1 0 0 0x1710010 1 0 0 0x1714010 1 0 0 0x1711010 1 0 0 0x170e010 1 0 0 0x170f010 1 0 0 0x1712010 1 0 0 0x1713010 1 0 0 0x1715010 1 0 0 0x1500010 1 0 0 0x1500020 8 0 0 0x1500248 2 0 0 0x1500258 1 0 0 0x1500448 1 0 0 0x1512018 1 0 0 0x1512008 1 0 2 3 0 0 0 0x1512010 2 0 2 1 0 0 0 0x1513018 1 0 0 0x1513008 1 0 2 4 0 0 0 0x1513010 2 0 2 1 0 0 0 0x1510018 1 0 0 0x1510008 1 0 2 11 0 0 0 0x1510010 2 0 2 1 0 0 0 0x1847ac 1 0 0 0x17100104 29 0 0 0x17100204 29 0 0 0x17100384 29 0 0 0x178a0250 2 0 0 0x178a025c 1 0 0 0xb281024 1 0 0 0xbde1034 1 0 0 0xb201020 2 0 0 0xb211020 2 0 0 0xb221020 2 0 0 0xb231020 2 0 0 0xb204520 1 0 0 0x17a00010 1 0 0 0x17a10010 1 0 0 0x17a20010 1 0 0 0x17a30010 1 0 0 0x17a00030 1 0 0 0x17a10030 1 0 0 0x17a20030 1 0 0 0x17a30030 1 0 0 0x17a00038 1 0 0 0x17a10038 1 0 0 0x17a20038 1 0 0 0x17a30038 1 0 0 0x17a00040 1 0 0 0x17a10040 1 0 0 0x17a20040 1 0 0 0x17a30040 1 0 0 0x17a00048 1 0 0 0x17a00400 3 0 0 0x17a10400 3 0 0 0x17a20400 3 0 0 0x17a30400 3 0 0 0xc230000 6 0 0 0x17b020 1 0 0 0x17b030 1 0 0 0x17b028 1 0 0 0x120004 1 0 0 0x193008 1 0 0 0x18b02c 1 0 0 0x17d80100 256 0 0 0x17120000 1 0 0 0x17120008 1 0 0 0x17120010 1 0 0 0x17120018 1 0 0 0x17120020 1 0 0 0x17120028 1 0 0 0x17120040 1 0 0 0x17120048 1 0 0 0x17120050 1 0 0 0x17120058 1 0 0 0x17120060 1 0 0 0x17120068 1 0 0 0x17120080 1 0 0 0x17120088 1 0 0 0x17120090 1 0 0 0x17120098 1 0 0 0x171200a0 1 0 0 0x171200a8 1 0 0 0x171200c0 1 0 0 0x171200c8 1 0 0 0x171200d0 1 0 0 0x171200d8 1 0 0 0x171200e0 1 0 0 0x171200e8 1 0 0 0x17120100 1 0 0 0x17120108 1 0 0 0x17120110 1 0 0 0x17120118 1 0 0 0x17120120 1 0 0 0x17120128 1 0 0 0x17120140 1 0 0 0x17120148 1 0 0 0x17120150 1 0 0 0x17120158 1 0 0 0x17120160 1 0 0 0x17120168 1 0 0 0x17120180 1 0 0 0x17120188 1 0 0 0x17120190 1 0 0 0x17120198 1 0 0 0x171201a0 1 0 0 0x171201a8 1 0 0 0x171201c0 1 0 0 0x171201c8 1 0 0 0x171201d0 1 0 0 0x171201d8 1 0 0 0x171201e0 1 0 0 0x171201e8 1 0 0 0x17120200 1 0 0 0x17120208 1 0 0 0x17120210 1 0 0 0x17120218 1 0 0 0x17120220 1 0 0 0x17120228 1 0 0 0x17120240 1 0 0 0x17120248 1 0 0 0x17120250 1 0 0 0x17120258 1 0 0 0x17120260 1 0 0 0x17120268 1 0 0 0x17120280 1 0 0 0x17120288 1 0 0 0x17120290 1 0 0 0x17120298 1 0 0 0x171202a0 1 0 0 0x171202a8 1 0 0 0x171202c0 1 0 0 0x171202c8 1 0 0 0x171202d0 1 0 0 0x171202d8 1 0 0 0x171202e0 1 0 0 0x171202e8 1 0 0 0x17120300 1 0 0 0x17120308 1 0 0 0x17120310 1 0 0 0x17120318 1 0 0 0x17120320 1 0 0 0x17120328 1 0 0 0x17120340 1 0 0 0x17120348 1 0 0 0x17120350 1 0 0 0x17120358 1 0 0 0x17120360 1 0 0 0x17120368 1 0 0 0x17120380 1 0 0 0x17120388 1 0 0 0x17120390 1 0 0 0x17120398 1 0 0 0x171203a0 1 0 0 0x171203a8 1 0 0 0x171203c0 1 0 0 0x171203c8 1 0 0 0x171203d0 1 0 0 0x171203d8 1 0 0 0x171203e0 1 0 0 0x171203e8 1 0 0 0x17120400 1 0 0 0x17120408 1 0 0 0x17120410 1 0 0 0x17120418 1 0 0 0x17120420 1 0 0 0x17120428 1 0 0 0x17120440 1 0 0 0x17120448 1 0 0 0x17120450 1 0 0 0x17120458 1 0 0 0x17120460 1 0 0 0x17120468 1 0 0 0x17120480 1 0 0 0x17120488 1 0 0 0x17120490 1 0 0 0x17120498 1 0 0 0x171204a0 1 0 0 0x171204a8 1 0 0 0x171204c0 1 0 0 0x171204c8 1 0 0 0x171204d0 1 0 0 0x171204d8 1 0 0 0x171204e0 1 0 0 0x171204e8 1 0 0 0x17120500 1 0 0 0x17120508 1 0 0 0x17120510 1 0 0 0x17120518 1 0 0 0x17120520 1 0 0 0x17120528 1 0 0 0x17120540 1 0 0 0x17120548 1 0 0 0x17120550 1 0 0 0x17120558 1 0 0 0x17120560 1 0 0 0x17120568 1 0 0 0x17120580 1 0 0 0x17120588 1 0 0 0x17120590 1 0 0 0x17120598 1 0 0 0x171205a0 1 0 0 0x171205a8 1 0 0 0x171205c0 1 0 0 0x171205c8 1 0 0 0x171205d0 1 0 0 0x171205d8 1 0 0 0x171205e0 1 0 0 0x171205e8 1 0 0 0x17120600 1 0 0 0x17120608 1 0 0 0x17120610 1 0 0 0x17120618 1 0 0 0x17120620 1 0 0 0x17120628 1 0 0 0x17120640 1 0 0 0x17120648 1 0 0 0x17120650 1 0 0 0x17120658 1 0 0 0x17120660 1 0 0 0x17120668 1 0 0 0x17120680 1 0 0 0x17120688 1 0 0 0x17120690 1 0 0 0x17120698 1 0 0 0x171206a0 1 0 0 0x171206a8 1 0 0 0x171206c0 1 0 0 0x171206c8 1 0 0 0x171206d0 1 0 0 0x171206d8 1 0 0 0x171206e0 1 0 0 0x171206e8 1 0 0 0x1712e000 1 0 0 0x192d2400 2 0 0 0x192d2410 1 0 0 0x192d2418 1 0 0 0x192d1400 2 0 0 0x192d1410 3 0 0 0x192d1420 2 0 0 0x192d1430 1 0 0 0x192d1440 1 0 0 0x192d0400 2 0 0 0x192d0410 3 0 0 0x192d0420 2 0 0 0x192d0430 1 0 0 0x192d0440 1 0 0 0x192d0448 1 0 0 0x192d04a0 1 0 0 0x192d04b0 4 0 0 0x192d04d0 2 0 0 0x192d04e0 1 0 0 0x192d3400 5 0 0 0x192d5110 1 0 0 0x192d5210 1 0 0 0x192d5230 1 0 0 0x192d53b0 2 0 0 0x192d5840 1 0 0 0x192d5920 4 0 0 0x192d5b00 8 0 0 0x192d5b28 1 0 0 0x192d5b30 3 0 0 0x192d6400 1 0 0 0x192d6410 1 0 0 0x192d6418 1 0 0 0x192d6420 1 0 0 0x193d0400 2 0 0 0x193d0410 3 0 0 0x193d0420 2 0 0 0x193d0430 1 0 0 0x193d0440 1 0 0 0x193d0448 1 0 0 0x193d04a0 1 0 0 0x193d04b0 4 0 0 0x193d04d0 2 0 0 0x193d04e0 1 0 0 0x192d0400 2 0 0 0x192d0410 3 0 0 0x192d0420 2 0 0 0x192d0430 1 0 0 0x192d0440 1 0 0 0x192d0448 1 0 0 0x192d04a0 1 0 0 0x192d04b0 4 0 0 0x192d04d0 2 0 0 0x192d04e0 1 0 0 0x192d1400 2 0 0 0x192d1410 3 0 0 0x192d1420 2 0 0 0x192d1430 1 0 0 0x192d1440 1 0 0 0x192d2400 2 0 0 0x192d2410 1 0 0 0x192d2418 1 0 0 0x192d3400 5 0 0 0x192d5110 1 0 0 0x192d5210 1 0 0 0x192d5230 1 0 0 0x192d53b0 2 0 0 0x192d5840 1 0 0 0x192d5920 4 0 0 0x192d5b00 8 0 0 0x192d5b28 5 0 0 0x192d6400 1 0 0 0x192d6410 1 0 0 0x192d6418 1 0 0 0x192d6420 1 0 0 0x192d9100 1 0 0 0xec80010 1 0 0 0xec81000 1 0 0 0xec81010 16 0 0 0xec81050 16 0 0 0xec81090 16 0 0 0xec810d0 16 0 0 0xec811d0 16 0 0 0x32310220 3 0 0 0x323102a0 3 0 0 0x323104a0 6 0 0 0x32310520 1 0 0 0x32310588 1 0 0 0x32310d10 8 0 0 0x32310f90 6 0 0 0x32311010 6 0 0 0x32311a10 3 0 0 0x323b0208 1 0 0 0x323b0228 1 0 0 0x323b0248 1 0 0 0x323b0268 1 0 0 0x323b0288 1 0 0 0x323b02a8 1 0 0 0x323b020c 1 0 0 0x323b022c 1 0 0 0x323b024c 1 0 0 0x323b026c 1 0 0 0x323b028c 1 0 0 0x323b02ac 1 0 0 0x323b0210 1 0 0 0x323b0230 1 0 0 0x323b0250 1 0 0 0x323b0270 1 0 0 0x323b0290 1 0 0 0x323b02b0 1 0 0 0x323b0400 1 0 0 0x323b0404 1 0 0 0x323b0408 1 0 0 0x320a4400 1 0 0 0x320a4404 1 0 0 0x320a4408 1 0 0 0x32302028 1 0 0 0x32300304 1 0 0 0x320a4408 1 0 0 0x320a4400 1 0 0 0x320a4208 1 0 0 0x320b4208 1 0 0 0x320c4208 1 0 0 0x320d4208 1 0 0 0x320a420c 1 0 0 0x320b420c 1 0 0 0x320c420c 1 0 0 0x320d420c 1 0 0 0x320a7d4c 1 0 0 0x323b0208 1 0 0 0x323c0208 1 0 0 0x323d0208 1 0 0 0x323e0208 1 0 0 0x323b020c 1 0 0 0x323c020c 1 0 0 0x323d020c 1 0 0 0x323e020c 1 0 0 0xb2b1024 1 0 0 0xb2b4520 1 0 0 0xb2b1204 1 0 0 0xb2b1218 1 0 0 0xb2b122c 1 0 0 0xb2b1240 1 0 0 0xb2b1208 1 0 0 0xb2b121c 1 0 0 0xb2b1230 1 0 0 0xb2b1244 1 0 0 0x30b0208 1 0 0 0x30b0228 1 0 0 0x30b0248 1 0 0 0x30b0268 1 0 0 0x30b0288 1 0 0 0x30b02a8 1 0 0 0x30b020c 1 0 0 0x30b022c 1 0 0 0x30b024c 1 0 0 0x30b026c 1 0 0 0x30b028c 1 0 0 0x30b02ac 1 0 0 0x30b0210 1 0 0 0x30b0230 1 0 0 0x30b0250 1 0 0 0x30b0270 1 0 0 0x30b0290 1 0 0 0x30b02b0 1 0 0 0x30b0400 1 0 0 0x30b0404 1 0 0 0x30b0408 1 0 0 0x3480400 1 0 0 0x3480404 1 0 0 0x3480408 1 0 0 0x3002028 1 0 0 0x3000304 1 0 0 0x3480408 1 0 0 0x3480400 1 0 0 0x3480208 1 0 0 0x3490208 1 0 0 0x3480204 1 0 0 0x3490204 1 0 0 0x3483d4c 1 0 0 0x30b0208 1 0 0 0x30c0208 1 0 0 0x30d0208 1 0 0 0x30e0208 1 0 0 0x30b020c 1 0 0 0x30c020c 1 0 0 0x30d020c 1 0 0 0x30e020c 1 0 0 0xb251024 1 0 0 0xb254520 1 0 0 0xb251218 1 0 0 0xb25122c 1 0 0 0xb251240 1 0 0 0xb251254 1 0 0 0xb251208 1 0 0 0xb25121c 1 0 0 0xb251230 1 0 0 0xb251244 1 0 0 0x4130208 1 0 0 0x4130228 1 0 0 0x4130248 1 0 0 0x4130268 1 0 0 0x4130288 1 0 0 0x41302a8 1 0 0 0x413020c 1 0 0 0x413022c 1 0 0 0x413024c 1 0 0 0x413026c 1 0 0 0x413028c 1 0 0 0x41302ac 1 0 0 0x4130210 1 0 0 0x4130230 1 0 0 0x4130250 1 0 0 0x4130270 1 0 0 0x4130290 1 0 0 0x41302b0 1 0 0 0x4130400 1 0 0 0x4130404 1 0 0 0x4130408 1 0 0 0x4200400 1 0 0 0x4200404 1 0 0 0x4200408 1 0 0 0x4082028 1 0 0 0x4080304 1 0 0 0x4200408 1 0 0 0x4200400 1 0 0 0x4200208 1 0 0 0x4210208 1 0 0 0x4220208 1 0 0 0x4230208 1 0 0 0x420020c 1 0 0 0x421020c 1 0 0 0x422020c 1 0 0 0x423020c 1 0 0 0x4203d4c 1 0 0 0x4130208 1 0 0 0x4140208 1 0 0 0x4150208 1 0 0 0x4160208 1 0 0 0x413020c 1 0 0 0x414020c 1 0 0 0x415020c 1 0 0 0x416020c 1 0 0 0xb2f1024 1 0 0 0xb2f4520 1 0 0 0xb2f1204 1 0 0 0xb2f1218 1 0 0 0xb2f122c 1 0 0 0xb2f1240 1 0 0 0xb2f1208 1 0 0 0xb2f121c 1 0 0 0xb2f1230 1 0 0 0xb2f1244 1 0 0 0x8ab0208 1 0 0 0x8ab0228 1 0 0 0x8ab0248 1 0 0 0x8ab0268 1 0 0 0x8ab0288 1 0 0 0x8ab02a8 1 0 0 0x8ab020c 1 0 0 0x8ab022c 1 0 0 0x8ab024c 1 0 0 0x8ab026c 1 0 0 0x8ab028c 1 0 0 0x8ab02ac 1 0 0 0x8ab0210 1 0 0 0x8ab0230 1 0 0 0x8ab0250 1 0 0 0x8ab0270 1 0 0 0x8ab0290 1 0 0 0x8ab02b0 1 0 0 0x8ab0400 1 0 0 0x8ab0404 1 0 0 0x8ab0408 1 0 0 0x8b00400 1 0 0 0x8b00404 1 0 0 0x8b00408 1 0 0 0xb2e1024 1 0 0 0xb2e4520 1 0 0 0xb2e1204 1 0 0 0xb2e1218 1 0 0 0xb2e122c 1 0 0 0xb2e1240 1 0 0 0xb2e1208 1 0 0 0xb2e1244 1 0 0 0xb2e1258 1 0 0 0xb2e126c 1 0 0 0x20c200f0 1 0 0 0x20c200f4 1 0 0 0x20c200f8 1 0 0 0x20c200fc 1 0 0 0x20c20100 1 0 0 0x20c20104 1 0 0 0x20c20108 1 0 0 0x20c2010c 1 0 0 0xb2c1024 1 0 0 0xb2c4520 1 0 0 0xb2c1204 1 0 0 0xb2c1218 1 0 0 0xb2c122c 1 0 0 0xb2c1240 1 0 0 0xb2c1208 1 0 0 0xb2c121c 1 0 0 0xb2c1230 1 0 0 0xb2c1244 1 0 0 0x136010 1 0 0 0x136018 1 0 0 0xac4d000 1 0 0 0xac40000 1 0 0 0xad150d0 1 0 0 0xad10060 1 0 0 0xad10064 1 0 0 0xad10044 1 0 0 0xad10048 1 0 0 0xad10004 1 0 0 0xad10008 1 0 0 0xad10018 1 0 0 0xad1001c 1 0 0 0xad10030 1 0 0 0xad10078 1 0 0 0xad1005c 1 0 0 0xad10000 1 0 0 0xad10040 1 0 0 0xad11004 1 0 0 0xad11008 1 0 0 0xad11018 1 0 0 0xad1101c 1 0 0 0xad11030 1 0 0 0xad11048 1 0 0 0xad11044 1 0 0 0xad11000 1 0 0 0xad11040 1 0 0 0xad15070 1 0 0 0xad15074 1 0 0 0xad15078 1 0 0 0xad1508c 1 0 0 0xad15094 1 0 0 0xad13090 1 0 0 0xad13000 1 0 0 0xad13038 1 0 0 0xad13008 1 0 0 0xad13004 1 0 0 0xad1308c 1 0 0 0xad13030 1 0 0 0xad13044 1 0 0 0xad13018 1 0 0 0xad1301c 1 0 0 0xad13060 1 0 0 0xad13048 1 0 0 0xad1304c 1 0 0 0xad14000 1 0 0 0xad14038 1 0 0 0xad14070 1 0 0 0xad14008 1 0 0 0xad14004 1 0 0 0xad1406c 1 0 0 0xad14060 1 0 0 0xad14048 1 0 0 0xad1404c 1 0 0 0xad14030 1 0 0 0xad14044 1 0 0 0xad14018 1 0 0 0xad1401c 1 0 0 0xad14074 1 0 0 0xad140ac 1 0 0 0xad140e0 1 0 0 0xad1407c 1 0 0 0xad14078 1 0 0 0xad140dc 1 0 0 0xad140a4 1 0 0 0xad1408c 1 0 0 0xad14090 1 0 0 0xad140d0 1 0 0 0xad140b8 1 0 0 0xad140bc 1 0 0 0xad15040 1 0 0 0xad15044 1 0 0 0xad15018 1 0 0 0xad15000 1 0 0 0xad15004 1 0 0 0xad15034 1 0 0 0xad1501c 1 0 0 0xad15020 1 0 0 0xad150f0 1 0 0 0xad150d4 1 0 0 0xad150d8 1 0 0 0xad15120 1 0 0 0xad15124 1 0 0 0xad15134 1 0 0 0xad15150 1 0 0 0xacef054 1 0 0 0xac1001c 1 0>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <&dump_mem>;

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <1>;
			};

			c200_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <2>;
			};

			c300_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <3>;
			};

			c400_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <4>;
			};

			c500_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <5>;
			};

			c600_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <6>;
			};

			c700_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <7>;
			};

			complex0_scan {
				qcom,dump-size = <0x4a100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			complex1_scan {
				qcom,dump-size = <0x4a100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			gold0_scan {
				qcom,dump-size = <0x5f700>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			gold1_scan {
				qcom,dump-size = <0x5f700>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			gold2_scan {
				qcom,dump-size = <0x5f700>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			gold3_scan {
				qcom,dump-size = <0x81100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l3slice0scan {
				qcom,dump-size = <0x4cd00>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l3slice1scan {
				qcom,dump-size = <0x14e00>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l3slice2scan {
				qcom,dump-size = <0x14e00>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l3slice3scan {
				qcom,dump-size = <0x14e00>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			mhm_scan {
				qcom,dump-size = <0x5a700>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1_icache0 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <96>;
			};

			l1_icache100 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <97>;
			};

			l1_icache200 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <98>;
			};

			l1_icache300 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <99>;
			};

			l1_icache400 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <100>;
			};

			l1_icache500 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <101>;
			};

			l1_icache600 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <102>;
			};

			l1_icache700 {
				qcom,dump-size = <0x22100>;
				qcom,dump-id = <103>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <128>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <&cpu5_pause>;
			};

			l1_dcache200 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <&cpu5_emerg1>;
			};

			l1_dcache300 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <&cpu6_emerg0>;
			};

			l1_dcache400 {
				qcom,dump-size = <0xd100>;
				qcom,dump-id = <&cpu6_pause>;
			};

			l1_dcache500 {
				qcom,dump-size = <0xd100>;
				qcom,dump-id = <&cpu6_emerg1>;
			};

			l1_dcache600 {
				qcom,dump-size = <0xd100>;
				qcom,dump-id = <&cpu7_emerg0>;
			};

			l1_dcache700 {
				qcom,dump-size = <0x1a100>;
				qcom,dump-id = <&cpu7_pause>;
			};

			l1_itlb400 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <36>;
			};

			l1_itlb500 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <37>;
			};

			l1_itlb600 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <38>;
			};

			l1_itlb700 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <39>;
			};

			l1_dtlb400 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <68>;
			};

			l1_dtlb500 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <69>;
			};

			l1_dtlb600 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <70>;
			};

			l1_dtlb700 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <71>;
			};

			l2_cache0 {
				qcom,dump-size = <0x24100>;
				qcom,dump-id = <&adsp_mem_heap>;
			};

			l2_cache100 {
				qcom,dump-size = <0x24100>;
				qcom,dump-id = <&spmi_bus>;
			};

			l2_cache200 {
				qcom,dump-size = <0x24100>;
				qcom,dump-id = <&spmi1_bus>;
			};

			l2_cache300 {
				qcom,dump-size = <0x24100>;
				qcom,dump-id = <&ipa_gsi_mem>;
			};

			l2_cache400 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <&smp2p_ipa_1_out>;
			};

			l2_cache500 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <&smp2p_ipa_1_in>;
			};

			l2_cache600 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <&clk_virt>;
			};

			l2_cache700 {
				qcom,dump-size = <0x1a0100>;
				qcom,dump-id = <&system_noc>;
			};

			l2_tlb0 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2_tlb100 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2_tlb200 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2_tlb300 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2_tlb400 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2_tlb500 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2_tlb600 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2_tlb700 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1dcdirty0 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <&tpdm_dl_south>;
			};

			l1dcdirty100 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1dcdirty200 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1dcdirty300 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1dcmte0 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1dcmte100 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1dcmte200 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1dcmte300 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2dcmte0 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2dcmte100 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2dcmte200 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2dcmte300 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l0mopca400 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l0mopca500 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l0mopca600 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l0mopca700 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1btb400 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1btb500 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1btb600 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1btb700 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1ghb400 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1ghb500 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1ghb600 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1ghb700 {
				qcom,dump-size = <0x8100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1bim400 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1bim500 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1bim600 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l1bim700 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <&csr>;
			};

			l2victim400 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2victim500 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2victim600 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			l2victim700 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			cpuss_reg {
				qcom,dump-size = <0x30000>;
				qcom,dump-id = <&qupv3_1>;
			};

			rpmh {
				qcom,dump-size = <0x400000>;
				qcom,dump-id = <&qupv3_se8_i2c_active>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <&qupv3_se7_rx_active>;
			};

			pmic {
				qcom,dump-size = <0x200000>;
				qcom,dump-id = <&qupv3_se7_default_cts>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <&gpi_dma1>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <&qupv3_se8_spi_sleep>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <&qupv3_se12_spi_active>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <&qupv3_se13_i2c_active>;
			};

			etr1_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <&qupv3_se13_spi_sleep>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <&qupv3_se7_rts>;
			};

			etf_slpi {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <&qupv3_se9_i2c_sleep>;
			};

			etfslpi_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <&qupv3_se13_i2c_sleep>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <&qupv3_se9_spi_active>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <&qupv3_se13_spi_active>;
			};

			osm_reg {
				qcom,dump-size = <&cam_sensor_mclk3_suspend>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};

			pcu_reg {
				qcom,dump-size = <&cam_sensor_mclk3_suspend>;
				qcom,dump-id = <&tpdm_turing>;
			};

			fsm_data {
				qcom,dump-size = <&cam_sensor_mclk3_suspend>;
				qcom,dump-id = <&audio_etm0_out_funnel_lpass_lpi>;
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <5>;
			atid = <40>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_lpass_lpi: tpdm_lpass_lpi {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			atid = <26>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_lpass: tpdm@10844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			atid = <74>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_dl_lpass0: tpdm@10c48000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c48000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-lpass-0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			atid = <74>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_dl_lpass1: tpdm@10c49000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c49000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-lpass-1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			atid = <74>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		lpass_stm: lpass_stm {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-lpass-stm";
			qcom,dummy-source;
			atid = <25>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_swao_prio_0: tpdm@10b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b09000 0x1000>;
			reg-names = "tpdm-base";
			atid = <71>;
			coresight-name = "coresight-tpdm-swao-prio-0";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_swao_prio_1: tpdm@10b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0a000 0x1000>;
			reg-names = "tpdm-base";
			atid = <71>;
			coresight-name = "coresight-tpdm-swao-prio-1";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_swao_prio_2: tpdm@10b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0b000 0x1000>;
			reg-names = "tpdm-base";
			atid = <71>;
			coresight-name = "coresight-tpdm-swao-prio-2";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_swao_prio_3: tpdm@10b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0c000 0x1000>;
			reg-names = "tpdm-base";
			atid = <71>;
			coresight-name = "coresight-tpdm-swao-prio-3";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_swao_1: tpdm@10b0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0d000 0x1000>;
			reg-names = "tpdm-base";
			atid = <71>;
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_ddr_ch01: tpdm@10d20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d20000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch01";
			atid = <97>;
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_ddr: tpdm@10d00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d00000 0x1000>;
			reg-names = "tpdm-base";
			atid = <97>;
			coresight-name = "coresight-tpdm-ddr";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_shrm: tpdm@10d01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d01000 0x1000>;
			reg-names = "tpdm-base";
			atid = <97>;
			coresight-name = "coresight-tpdm-shrm";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_video: tpdm@10830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10830000 0x1000>;
			reg-names = "tpdm-base";
			atid = <74>;
			coresight-name = "coresight-tpdm-video";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_mdss: tpdm@10c60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c60000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-mdss";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_turing: tpdm@10980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			atid = <78>;
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_turing_llm: tpdm_turing_llm {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing-llm";
			qcom,dummy-source;
			atid = <78>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_gpu: tpdm@10900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10900000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			atid = <97>;
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_prng: tpdm@10841000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10841000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			atid = <78>;
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_qm: tpdm@109d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109d0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_gcc: tpdm@1082c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1082c000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-gcc";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_vsense: tpdm@10840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10840000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-vsense";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_sdcc: tpdm@10c20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c20000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-sdcc";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_ipa: tpdm@10c22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c22000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-ipa";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_pimem: tpdm@10850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10850000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_dlct: tpdm@10c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c28000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_ipcc: tpdm@10c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c29000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		snoc: snoc {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			qcom,dummy-source;
			atid = <125>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_spdm: tpdm@1000f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1000f000 0x1000>;
			reg-names = "tpdm-base";
			atid = <65>;
			coresight-name = "coresight-tpdm-spdm";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		stm: stm@10002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x10002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";
			atid = <16>;
			coresight-name = "coresight-stm";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_dcc: tpdm@10003000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10003000 0x1000>;
			reg-names = "tpdm-base";
			atid = <65>;
			coresight-name = "coresight-tpdm-dcc";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,hw-enable-check;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		turing_etm0: turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <13>;
			atid = <38 39>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_dl_south: tpdm@109c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109c0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-dl-south";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_rdpm: tpdm@10c38000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c38000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-rdpm";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			status = "disabled";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_rdpm_mx: tpdm@10c39000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c39000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-rdpm-mx";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_dl_north: tpdm@10ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10ac0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <97>;
			coresight-name = "coresight-tpdm-dl-north";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_llm_silver: tpdm@138a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138a0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <66>;
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_llm_gold: tpdm@138b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138b0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <66>;
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_apss_llm: tpdm@138c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138c0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <66>;
			coresight-name = "coresight-tpdm-apss-llm";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_actpm: tpdm@13860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13860000 0x1000>;
			reg-names = "tpdm-base";
			atid = <66>;
			coresight-name = "coresight-tpdm-actpm";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_apss: tpdm@13861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13861000 0x1000>;
			reg-names = "tpdm-base";
			atid = <66>;
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_modem_0: tpdm@10800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10800000 0x1000>;
			reg-names = "tpdm-base";
			atid = <67>;
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_modem_1: tpdm@10801000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10801000 0x1000>;
			reg-names = "tpdm-base";
			atid = <67>;
			coresight-name = "coresight-tpdm-modem-1";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <2>;
			atid = <36 37>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <11>;
			atid = <39>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		modem_diag: modem_diag {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			qcom,dummy-source;
			atid = <50>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_tmess_prng: tpdm@10cc9000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc9000 0x1000>;
			reg-names = "tpdm-base";
			atid = <85>;
			coresight-name = "coresight-tpdm-tmess-prng";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			status = "disabled";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_tmess_0: tpdm@10cc1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc1000 0x1000>;
			reg-names = "tpdm-base";
			atid = <85>;
			coresight-name = "coresight-tpdm-tmess-0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			status = "disabled";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_tmess_1: tpdm@10cc0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <85>;
			coresight-name = "coresight-tpdm-tmess-1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			status = "disabled";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_wpss: tpdm@10c70000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c70000 0x1000>;
			reg-names = "tpdm-base";
			atid = <97>;
			coresight-name = "coresight-tpdm-wpss";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpdm_wpss1: tpdm@10c71000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c71000 0x1000>;
			reg-names = "tpdm-base";
			atid = <97>;
			coresight-name = "coresight-tpdm-wpss-1";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		wpss_etm: wpss_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-wpss-etm0";
			qcom,inst-id = <3>;
			atid = <44>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_wpss: funnel@10c73000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c73000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-wpss";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
						source = <&tpdm_wpss>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
						source = <&tpdm_wpss1>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
						source = <&wpss_etm>;
					};
				};
			};
		};

		funnel_lpass_lpi: funnel@10b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@5 {
					reg = <5>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_gfx_dl: funnel@10902000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10902000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gfx_dl";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_video: funnel@10832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10832000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-video";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_lpass: funnel@10846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_ddr_ch01: funnel@10d22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d22000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_ch01";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_ddr_dl0: funnel@10d05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_dl0";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@3 {
					reg = <3>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
						source = <&tpdm_ddr_ch01>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
						source = <&tpdm_ddr>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
						source = <&tpdm_shrm>;
					};
				};
			};
		};

		funnel_turing_dup: funnel@10986000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10986000 0x1000 0x10985000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-turing_dup";
			qcom,duplicate-funnel;
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@3 {
					reg = <3>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_turing: funnel@10985000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10985000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@4 {
					reg = <4>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
						source = <&tpdm_turing>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
						source = <&tpdm_turing_llm>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_dl_center_1: funnel@10c3a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c3a000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_center_1";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
						source = <&tpdm_rdpm>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
						source = <&tpdm_rdpm_mx>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
						source = <&tpdm_dl_south>;
					};
				};
			};
		};

		tpda_tmess: tpda@10cc7000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10cc7000 0x1000>;
			reg-names = "tpda-base";
			qcom,cmb-elem-size = <0 32 1 64 2 32>;
			qcom,dsb-elem-size = <1 32>;
			qcom,tpda-atid = <85>;
			coresight-name = "coresight-tpda-tmess";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_tmess: funnel@10cc8000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10cc8000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-tmess";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpda_dl_north: tpda@10ac5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10ac5000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <97>;
			qcom,dsb-elem-size = <0 32 2 32 5 32 7 32 10 32>;
			qcom,cmb-elem-size = <1 32 4 32 5 64>;
			coresight-name = "coresight-tpda-dl-north";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@4 {
					reg = <4>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@5 {
					reg = <5>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@7 {
					reg = <7>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@10 {
					reg = <10>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_dl_north: funnel@10ac6000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10ac6000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_north";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@5 {
					reg = <5>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpda_modem: tpda@10803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10803000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <67>;
			qcom,dsb-elem-size = <0 32>;
			qcom,cmb-elem-size = <0 64>;
			coresight-name = "coresight-tpda-modem";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_modem_q6_dup: funnel@1080d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080d000 0x1000 0x1080c000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-modem_q6_dup";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_modem_q6: funnel@1080c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem_q6";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_modem: funnel@10804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@3 {
					reg = <3>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpda_apss: tpda@13863000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x13863000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <66>;
			qcom,dsb-elem-size = <2 32 4 32>;
			qcom,cmb-elem-size = <0 32 1 32 3 64>;
			coresight-name = "coresight-tpda-apss";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@3 {
					reg = <3>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@4 {
					reg = <4>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_apss: funnel@13810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x13810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpda_dl_center: tpda@10c2e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c2e000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <78>;
			qcom,dsb-elem-size = <2 32 9 32 14 32 15 32 20 32 21 32 25 32 26 32>;
			qcom,cmb-elem-size = <2 32 13 64 14 64 16 32 19 32 22 32 23 32 24 64 25 64 27 64>;
			coresight-name = "coresight-tpda-dl-center";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@9 {
					reg = <9>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@d {
					reg = <13>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@e {
					reg = <14>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@f {
					reg = <15>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@10 {
					reg = <16>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@13 {
					reg = <19>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@14 {
					reg = <20>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@15 {
					reg = <21>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@16 {
					reg = <22>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@17 {
					reg = <23>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@18 {
					reg = <24>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@19 {
					reg = <25>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1a {
					reg = <26>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1b {
					reg = <27>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_dl_center: funnel@10c2f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c2f000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_center";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@6 {
					reg = <6>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpda_dl_lpass: tpda@10c4f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c4f000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <74>;
			coresight-name = "coresight-tpda-dl-lpass";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-elem-size = <28 64>;
			qcom,dsb-elem-size = <0 32 2 32 27 32>;

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@27 {
					reg = <27>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@28 {
					reg = <28>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_dl_lpass: funnel@10c50000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c50000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_lpass";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpda_qdss: tpda@10004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10004000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <65>;
			coresight-name = "coresight-tpda-qdss";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-elem-size = <0 32 1 32>;

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_in0: funnel@10041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@6 {
					reg = <6>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@7 {
					reg = <7>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_in1: funnel@10042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@4 {
					reg = <4>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@5 {
					reg = <5>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@6 {
					reg = <6>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@7 {
					reg = <7>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_merg: funnel@10045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tpda_aoss: tpda@10b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10b08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-aoss";
			qcom,tpda-atid = <71>;
			qcom,cmb-elem-size = <0 64 1 64 2 64 3 64>;
			qcom,dsb-elem-size = <4 32>;
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@3 {
					reg = <3>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@4 {
					reg = <4>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_aoss: funnel@10b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-aoss";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@5 {
					reg = <5>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@6 {
					reg = <6>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@7 {
					reg = <7>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		dummy_eud: dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tmc_etf: tmc@10b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		replicator_swao: replicator@10b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_swao";
			qcom,replicator-loses-context;
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		replicator_qdss: replicator@10046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_qdss";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		replicator_etr: replicator@1004e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x1004e000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_etr";
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tmc_etr: tmc@10048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10048000 0x1000 0x10064000 0x16000>;
			reg-names = "tmc-base", "bam-base";
			qcom,iommu-dma = "bypass";
			iommus = <88 0x4e0 0 88 0x4c0 0>;
			qcom,iommu-dma-addr-pool = <0 0xffc00000>;
			qcom,sw-usb;
			dma-coherent;
			coresight-name = "coresight-tmc-etr";
			coresight-csr = <&csr>;
			csr-atid-offset = <&qupv3_se9_spi_active>;
			csr-irqctrl-offset = <108>;
			byte-cntr-name = "byte-cntr";
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			interrupts = <0x0 0x10e 0x1>;
			interrupt-names = "byte-cntr-irq";
			arm,scatter-gather;
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		tmc_etr1: tmc@1004f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x1004f000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etr1";
			iommus = <88 0x500 0>;
			qcom,iommu-dma-addr-pool = <0 0xffc00000>;
			dma-coherent;
			coresight-csr = <&csr>;
			csr-atid-offset = <&qupv3_se13_spi_active>;
			csr-irqctrl-offset = <112>;
			byte-cntr-name = "byte-cntr1";
			byte-cntr-class-name = "coresight-tmc-etr1-stream";
			interrupts = <0x0 0x10d 0x1>;
			interrupt-names = "byte-cntr-irq";
			arm,scatter-gather;
			clocks = <0x52>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		csr: csr@10001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,perflsheot-set-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <1>;
		};

		swao_csr: csr@10b11000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10b11000 0x1000 0x10b110f8 80>;
			reg-names = "csr-base", "msr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,msr-support;
			qcom,blk-size = <1>;
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		qc_cti: cti@10010000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10010000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-qc_cti";
			qcom,extended_cti;
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <16>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <&trigout_a>;
		};

		cti0: cti@10c2a000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c2a000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cti0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		cti1: cti@10c2b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c2b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cti1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		ddr_dl_0_cti_0: cti@10d02000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d02000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		ddr_dl_1_cti_0: cti@10d0c000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d0c000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		ddr_dl_1_cti_1: cti@10d0d000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d0d000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		ddr_dl_1_cti_2: cti@10d0e000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d0e000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		ddr_ch01_dl_cti_0: cti@10d21000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d21000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_ch01_dl_cti_0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		lpass_dl_cti: cti@10845000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10845000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_dl_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		dl_lpass_cti: cti@10c4a000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c4a000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dl_lpass_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		gpu_isdb_cti: cti@10961000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10961000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_isdb_cti";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		gpu_cortex_m3: cti@10962000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10962000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_cortex_m3";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		iris_dl_cti: cti@10831000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10831000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-iris_dl_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		mdss_dl_cti: cti@10c61000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c61000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mdss_dl_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		turing_dl_cti_0: cti@10982000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10982000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_dl_cti_0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		turing_dl_cti_2: cti@10984000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10984000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_dl_cti_2";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		turing_q6_cti: cti@1098b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x1098b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_q6_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		wlan_q6_cti: cti@10C7B000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c7b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-wlan_q6_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		swao_cti: cti@10b00000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b00000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-swao_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cortex_m3: cti@10b13000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b13000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cortex_m3";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		lpass_lpi_cti: cti@10b41000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b41000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_lpi_cti";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		lpass_q6_cti: cti@10b4b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b4b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_q6_cti";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		apss_cti0: cti@138e0000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x138e0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		apss_cti1: cti@138f0000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x138f0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		apss_cti2: cti@13900000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x13900000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		riscv_cti: cti@1382b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x1382b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-riscv_cti";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		mss_q6_cti: cti@1080b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x1080b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_q6_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		mss_vq6_cti: cti@10813000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10813000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_vq6_cti";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		tmess_cti_0: cti@10cc2000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10cc2000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_0";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		tmess_cti_1: cti@10cc3000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10cc3000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_1";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		tmess_cti_2: cti@10cc4000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10cc4000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_2";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		tmess_cti_3: cti@10cc5000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10cc5000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_3";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		tmess_cti_4: cti@10cc6000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10cc6000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_4";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		tmess_cpu: cti@10cd1000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10cd1000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cpu";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		modem_tp_cti: cti@10802000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10802000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-modem_tp_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		apss_atb_cti: cti@13862000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x13862000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_atb_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		ddrss_shrm2: cti@10d11000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d11000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddrss_shrm2";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		ipcb_tgu: tgu@10b0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <3>;
			tgu-conditions = <4>;
			tgu-regs = <4>;
			tgu-timer-counters = <8>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x52>;
			clock-names = "apb_pclk";
		};

		ete0 {
			compatible = "arm,embedded-trace-extension";
			cpu = <24>;
			coresight-name = "coresight-ete0";
			qcom,skip-power-up;
			atid = <1>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		ete1 {
			compatible = "arm,embedded-trace-extension";
			cpu = <25>;
			coresight-name = "coresight-ete1";
			qcom,skip-power-up;
			atid = <2>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		ete2 {
			compatible = "arm,embedded-trace-extension";
			cpu = <26>;
			coresight-name = "coresight-ete2";
			qcom,skip-power-up;
			atid = <3>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		ete3 {
			compatible = "arm,embedded-trace-extension";
			cpu = <27>;
			coresight-name = "coresight-ete3";
			qcom,skip-power-up;
			atid = <4>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		ete4 {
			compatible = "arm,embedded-trace-extension";
			cpu = <28>;
			coresight-name = "coresight-ete4";
			qcom,skip-power-up;
			atid = <5>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		ete5 {
			compatible = "arm,embedded-trace-extension";
			cpu = <29>;
			coresight-name = "coresight-ete5";
			qcom,skip-power-up;
			atid = <6>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		ete6 {
			compatible = "arm,embedded-trace-extension";
			cpu = <30>;
			coresight-name = "coresight-ete6";
			qcom,skip-power-up;
			atid = <7>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		ete7 {
			compatible = "arm,embedded-trace-extension";
			cpu = <31>;
			coresight-name = "coresight-ete7";
			qcom,skip-power-up;
			atid = <8>;

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		funnel_ete {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-ete";

			out-ports {

				port {

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@1 {
					reg = <1>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@2 {
					reg = <2>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@3 {
					reg = <3>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@4 {
					reg = <4>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@5 {
					reg = <5>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@6 {
					reg = <6>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};

				port@7 {
					reg = <7>;

					funnel_ete_in_ete7: endpoint {
						remote-endpoint = <&audio_etm0_out_funnel_lpass_lpi>;
					};
				};
			};
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,secure_cdsp {
				qcom,dma-heap-name = "qcom,secure-cdsp";
				qcom,dma-heap-type = <0>;
				memory-region = <&cdsp_secure_heap_mem>;
				qcom,token = <0x20000000>;
			};

			qcom,adsp {
				qcom,dma-heap-name = "qcom,adsp";
				qcom,dma-heap-type = <2>;
				memory-region = <&sdsp_mem>;
			};

			qcom,user_contig {
				qcom,dma-heap-name = "qcom,user-contig";
				qcom,dma-heap-type = <2>;
				memory-region = <86>;
			};

			qcom,qseecom {
				qcom,dma-heap-name = "qcom,qseecom";
				qcom,dma-heap-type = <2>;
				memory-region = <84>;
			};

			qcom,qseecom_ta {
				qcom,dma-heap-name = "qcom,qseecom-ta";
				qcom,dma-heap-type = <2>;
				memory-region = <85>;
			};

			qcom,display {
				qcom,dma-heap-name = "qcom,display";
				qcom,dma-heap-type = <2>;
				qcom,max-align = <9>;
				memory-region = <&non_secure_display_memory>;
			};

			qcom,demura {
				qcom,dma-heap-name = "qcom,demura";
				qcom,dma-heap-type = <2>;
				qcom,max-align = <9>;
				memory-region = <&demura_heap_memory>;
			};

			qcom,audio_ml {
				qcom,dma-heap-name = "qcom,audio-ml";
				qcom,dma-heap-type = <2>;
				memory-region = <&audio_cma_mem>;
			};
		};

		cam_cc_bps_gdsc: qcom,gdsc@ad10004 {
			compatible = "qcom,gdsc";
			reg = <0xad10004 4>;
			regulator-name = "cam_cc_bps_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x39 0x8>;
			clock-names = "ahb_clk";
			parent-supply = <47>;
		};

		cam_cc_ife_0_gdsc: qcom,gdsc@ad13004 {
			compatible = "qcom,gdsc";
			reg = <0xad13004 4>;
			regulator-name = "cam_cc_ife_0_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x8>;
			clock-names = "ahb_clk";
			parent-supply = <47>;
		};

		cam_cc_ife_1_gdsc: qcom,gdsc@ad14004 {
			compatible = "qcom,gdsc";
			reg = <0xad14004 4>;
			regulator-name = "cam_cc_ife_1_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x8>;
			clock-names = "ahb_clk";
			parent-supply = <47>;
		};

		cam_cc_ife_2_gdsc: qcom,gdsc@ad14078 {
			compatible = "qcom,gdsc";
			reg = <0xad14078 4>;
			regulator-name = "cam_cc_ife_2_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x8>;
			clock-names = "ahb_clk";
			parent-supply = <47>;
		};

		cam_cc_ipe_0_gdsc: qcom,gdsc@ad11004 {
			compatible = "qcom,gdsc";
			reg = <0xad11004 4>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x39 0x8>;
			clock-names = "ahb_clk";
			parent-supply = <47>;
		};

		cam_cc_titan_top_gdsc: qcom,gdsc@ad15120 {
			compatible = "qcom,gdsc";
			reg = <0xad15120 4>;
			regulator-name = "cam_cc_titan_top_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x8>;
			clock-names = "ahb_clk";
			parent-supply = <47>;
		};

		cam_cc_camss_top_gdsc: qcom,gdsc@adf4004 {
			compatible = "qcom,gdsc";
			reg = <0xadf4004 4>;
			regulator-name = "cam_cc_camss_top_gdsc";
			qcom,retain-regs;
			status = "disabled";
		};

		disp_cc_mdss_core_gdsc: qcom,gdsc@af09000 {
			compatible = "qcom,gdsc";
			reg = <0xaf09000 4>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			proxy-supply = <&disp_cc_mdss_core_gdsc>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x39 0x10>;
			clock-names = "ahb_clk";
			parent-supply = <49>;
		};

		disp_cc_mdss_core_int2_gdsc: qcom,gdsc@af0b000 {
			compatible = "qcom,gdsc";
			reg = <0xaf0b000 4>;
			regulator-name = "disp_cc_mdss_core_int2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x39 0x10>;
			clock-names = "ahb_clk";
			parent-supply = <49>;
		};

		gcc_apcs_gdsc_vote_ctrl: syscon@162128 {
			compatible = "syscon";
			reg = <0x162128 4>;
		};

		gcc_pcie_0_gdsc: qcom,gdsc@17b004 {
			compatible = "qcom,gdsc";
			reg = <0x17b004 4>;
			regulator-name = "gcc_pcie_0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <498 0>;
			status = "disabled";
		};

		gcc_ufs_phy_gdsc: qcom,gdsc@187004 {
			compatible = "qcom,gdsc";
			reg = <0x187004 4>;
			regulator-name = "gcc_ufs_phy_gdsc";
			qcom,retain-regs;
			proxy-supply = <&gcc_ufs_phy_gdsc>;
			qcom,proxy-consumer-enable;
			status = "ok";
			parent-supply = <49>;
		};

		gcc_usb30_prim_gdsc: qcom,gdsc@149004 {
			compatible = "qcom,gdsc";
			reg = <0x149004 4>;
			regulator-name = "gcc_usb30_prim_gdsc";
			qcom,retain-regs;
			proxy-supply = <&gcc_usb30_prim_gdsc>;
			qcom,proxy-consumer-enable;
			status = "ok";
			parent-supply = <49>;
		};

		gcc_pcie_0_phy_gdsc: qcom,gdsc@17c000 {
			compatible = "qcom,gdsc";
			reg = <0x17c000 4>;
			regulator-name = "gcc_pcie_0_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <498 3>;
			status = "disabled";
		};

		gcc_pcie_1_gdsc: qcom,gdsc@19d004 {
			compatible = "qcom,gdsc";
			reg = <0x19d004 4>;
			regulator-name = "gcc_pcie_2_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <498 2>;
			status = "disabled";
			qcom,support-hw-trigger;
		};

		gcc_pcie_1_phy_gdsc: qcom,gdsc@19e000 {
			compatible = "qcom,gdsc";
			reg = <0x19e000 4>;
			regulator-name = "gcc_pcie_1_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <498 4>;
			status = "disabled";
		};

		gcc_usb3_phy_gdsc: qcom,gdsc@160018 {
			compatible = "qcom,gdsc";
			reg = <0x160018 4>;
			regulator-name = "gcc_usb3_phy_gdsc";
			qcom,retain-regs;
			status = "disabled";
		};

		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc: qcom,gdsc@18d050 {
			compatible = "qcom,gdsc";
			reg = <0x18d050 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <49>;
		};

		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc: qcom,gdsc@18d058 {
			compatible = "qcom,gdsc";
			reg = <0x18d058 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <49>;
		};

		hlos1_vote_mmnoc_mmu_tbu_hf2_gdsc: qcom,gdsc@18d078 {
			compatible = "qcom,gdsc";
			reg = <0x18d078 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf2_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <49>;
		};

		hlos1_vote_mmnoc_mmu_tbu_hf3_gdsc: qcom,gdsc@18d07c {
			compatible = "qcom,gdsc";
			reg = <0x18d07c 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf3_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <49>;
		};

		hlos1_vote_mmnoc_mmu_tbu_hf4_gdsc: qcom,gdsc@18d088 {
			compatible = "qcom,gdsc";
			reg = <0x18d088 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf4_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
		};

		hlos1_vote_mmnoc_mmu_tbu_hf5_gdsc: qcom,gdsc@18d08c {
			compatible = "qcom,gdsc";
			reg = <0x18d08c 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf5_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
		};

		hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc: qcom,gdsc@18d054 {
			compatible = "qcom,gdsc";
			reg = <0x18d054 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <49>;
		};

		hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc: qcom,gdsc@18d06c {
			compatible = "qcom,gdsc";
			reg = <0x18d06c 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <49>;
		};

		hlos1_vote_turing_mmu_tbu0_gdsc: qcom,gdsc@18d05c {
			compatible = "qcom,gdsc";
			reg = <0x18d05c 4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <49>;
		};

		hlos1_vote_turing_mmu_tbu1_gdsc: qcom,gdsc@18d060 {
			compatible = "qcom,gdsc";
			reg = <0x18d060 4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <49>;
		};

		gpu_cc_cx_hw_ctrl: syscon@3d9953c {
			compatible = "syscon";
			reg = <0x3d9953c 4>;
		};

		gpu_cc_cx_gdsc: qcom,gdsc@3d99108 {
			compatible = "qcom,gdsc";
			reg = <0x3d99108 4>;
			hw-ctrl-addr = <&gpu_cc_cx_hw_ctrl>;
			regulator-name = "gpu_cc_cx_gdsc";
			qcom,no-status-check-on-disable;
			qcom,clk-dis-wait-val = <8>;
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x1b>;
			clock-names = "ahb_clk";
			parent-supply = <49>;
		};

		gpu_cc_gx_domain_addr: syscon@3d99504 {
			compatible = "syscon";
			reg = <0x3d99504 4>;
		};

		gpu_cc_gx_sw_reset: syscon@3d99058 {
			compatible = "syscon";
			reg = <0x3d99058 4>;
		};

		gpu_cc_gx_acd_reset: syscon@3d99358 {
			compatible = "syscon";
			reg = <0x3d99358 4>;
		};

		gpu_cc_gx_acd_iroot_reset: syscon@3d9958c {
			compatible = "syscon";
			reg = <0x3d9958c 4>;
		};

		gpu_cc_gx_gdsc: qcom,gdsc@3d9905c {
			compatible = "qcom,gdsc";
			reg = <0x3d9905c 4>;
			regulator-name = "gpu_cc_gx_gdsc";
			domain-addr = <&gpu_cc_gx_domain_addr>;
			sw-reset = <503 504 505>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x1b>;
			clock-names = "ahb_clk";
			parent-supply = <48>;
			qcom,skip-disable-before-sw-enable;
		};

		video_cc_mvs0_gdsc: qcom,gdsc@aaf81a4 {
			compatible = "qcom,gdsc";
			reg = <0xaaf81a4 4>;
			regulator-name = "video_cc_mvs0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x39 0x80>;
			clock-names = "ahb_clk";
			parent-supply = <46>;
		};

		video_cc_mvs0c_gdsc: qcom,gdsc@aaf8084 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8084 4>;
			regulator-name = "video_cc_mvs0c_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x80>;
			clock-names = "ahb_clk";
			parent-supply = <46>;
		};

		video_cc_mvs1_gdsc: qcom,gdsc@aaf8244 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8244 4>;
			regulator-name = "video_cc_mvs1_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x39 0x80>;
			clock-names = "ahb_clk";
			parent-supply = <46>;
		};

		video_cc_mvs1c_gdsc: qcom,gdsc@aaf8124 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8124 4>;
			regulator-name = "video_cc_mvs1c_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x80>;
			clock-names = "ahb_clk";
			parent-supply = <46>;
		};

		video_cc_mvsc_gdsc: qcom,gdsc@aaf5004 {
			compatible = "qcom,gdsc";
			reg = <0xaaf5004 4>;
			regulator-name = "video_cc_mvsc_gdsc";
			qcom,retain-regs;
			status = "disabled";
		};

		ipcc_self_ping_apss: ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x5b 0x8 0x2 0x4>;
			mboxes = <91 8 2>;
		};

		ipcc_self_ping_cdsp: ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x5b 0x6 0x3 0x4>;
			mboxes = <91 6 3>;
		};

		ipcc_self_ping_adsp: ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x5b 0x3 0x3 0x4>;
			mboxes = <91 3 3>;
		};

		kgsl_smmu: kgsl-smmu@3da0000 {
			compatible = "qcom,qsmmu-v500", "qcom,adreno-smmu";
			reg = <0x3da0000 0x20000 0x3dd6000 32>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <2>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,num-context-banks-override = <6>;
			qcom,num-smr-override = <6>;
			#global-interrupts = <0x1>;
			#size-cells = <1>;
			#address-cells = <1>;
			ranges;
			dma-coherent;
			qcom,regulator-names = "vdd";
			vdd-supply = <&gpu_cc_cx_gdsc>;
			clocks = <0x4e 0x7 0x4e 0x14 0x4e 0x10 0x39 0x1e 0x39 0x1f 0x4e 0x2>;
			clock-names = "gpu_cc_cx_gmu", "gpu_cc_hub_cx_int", "gpu_cc_hlos1_vote_gpu_smmu", "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb";
			qcom,actlr = <0 0x7ff 811>;
			interrupts = <0x0 0x2a1 0x4 0x0 0x2a6 0x4 0x0 0x2a7 0x4 0x0 0x2a8 0x4 0x0 0x2a9 0x4 0x0 0x2aa 0x4 0x0 0x2ab 0x4 0x0 0x2ac 0x4 0x0 0x2ad 0x4 0x0 0x2ae 0x4 0x0 0x2af 0x4>;

			gfx_0_tbu: gfx_0_tbu@3de9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dd9000 0x1000 0x3dd6200 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0 1024>;
			};

			gfx_1_tbu: gfx_1_tbu@3ded000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3ddd000 0x1000 0x3dd6208 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <1024 1024>;
			};
		};

		apps_smmu: apps-smmu@15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x151ce000 32>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <2>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,num-context-banks-override = <78>;
			qcom,num-smr-override = <120>;
			qcom,handoff-smrs = <0x2800 0x402>;
			#global-interrupts = <0x1>;
			#size-cells = <1>;
			#address-cells = <1>;
			ranges;
			dma-coherent;
			interrupts = <0x0 0x41 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4 0x0 0x19c 0x4 0x0 0x1a5 0x4 0x0 0x2c3 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4 0x0 0x2b2 0x4 0x0 0x2b3 0x4 0x0 0x2b4 0x4 0x0 0x2b5 0x4 0x0 0x2b6 0x4 0x0 0x2b7 0x4 0x0 0x2b8 0x4 0x0 0x2b9 0x4>;
			interconnects = <0x42 0x2 0x7a 0x24b>;
			qcom,active-only;
			qcom,actlr = <0x800 0x7ff 1 0x2800 0x7ff 1 0x2180 0x41f 259 0x2160 0x41f 771>;

			anoc_1_tbu: anoc_1_tbu@151d1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151d1000 0x1000 0x151ce200 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0 1024>;
				interconnects = <0x42 0x2 0x7a 0x20f>;
				qcom,active-only;
				qcom,micro-idle;
			};

			anoc_2_tbu: anoc_2_tbu@151d5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151d5000 0x1000 0x151ce208 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <1024 1024>;
				interconnects = <0x42 0x2 0x7a 0x20f>;
				qcom,active-only;
				qcom,micro-idle;
			};

			mnoc_hf_0_tbu: mnoc_hf_0_tbu@151d9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151d9000 0x1000 0x151ce210 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x800 1024>;
				qcom,regulator-names = "vdd";
				vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc>;
				interconnects = <0x1fc 0xe 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
			};

			mnoc_hf_1_tbu: mnoc_hf_1_tbu@151dd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151dd000 0x1000 0x151ce218 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0xc00 1024>;
				qcom,regulator-names = "vdd";
				vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc>;
				interconnects = <0x1fc 0xe 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
			};

			compute_1_tbu: compute_1_tbu@151e1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e1000 0x1000 0x151ce220 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1000 1024>;
				interconnects = <0x64 0x28 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
			};

			compute_0_tbu: compute_0_tbu@151e5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e5000 0x1000 0x151ce228 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1400 1024>;
				interconnects = <0x64 0x28 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
			};

			lpass_tbu: lpass_tbu@151e9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e9000 0x1000 0x151ce230 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1800 1024>;
				interconnects = <0x1fd 0x27 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
			};

			pcie_tbu: pcie_tbu@151ed000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151ed000 0x1000 0x151ce238 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1c00 1024>;
				interconnects = <0x1fe 0x2b 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
			};

			sf_0_tbu: sf_0_tbu@151f1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f1000 0x1000 0x151ce240 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x2000 1024>;
				qcom,regulator-names = "vdd";
				vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc>;
				interconnects = <0x1fc 0x10 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
			};

			sf_1_tbu: sf_1_tbu@151f5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f5000 0x1000 0x151ce248 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x2400 1024>;
				qcom,regulator-names = "vdd";
				vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc>;
				interconnects = <0x1fc 0x10 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
			};

			mnoc_hf_2_tbu: mnoc_hf_1_tbu@151f9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f9000 0x1000 0x151ce250 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x2800 1024>;
				qcom,regulator-names = "vdd";
				vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc>;
				interconnects = <0x1fc 0xe 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
			};

			mnoc_hf_3_tbu: mnoc_hf_3_tbu@151fd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151fd000 0x1000 0x151ce258 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x2c00 1024>;
				qcom,regulator-names = "vdd";
				vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc>;
				interconnects = <0x1fc 0xe 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
			};
		};

		dma_dev@0x0 {
			compatible = "qcom,iommu-dma";
			memory-region = <106>;
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase0_apps {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <88 1024 0>;
			};

			usecase1_apps_fastmap {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <88 1024 0>;
				qcom,iommu-dma = "fastmap";
			};

			usecase2_apps_atomic {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <88 1024 0>;
				qcom,iommu-dma = "atomic";
			};

			usecase3_apps_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <88 0x401 0>;
				dma-coherent;
			};

			usecase4_apps_secure {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <88 1024 0>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-vmid = <10>;
			};

			usecase5_kgsl {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <512 7 1024>;
			};

			usecase6_kgsl_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <512 7 1024>;
				dma-coherent;
			};
		};

		pcie0: qcom,pcie@1c00000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 168 0x60001000 0x1000 0x60100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			cell-index = <0>;
			linux,pci-domain = <0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x1000000 0 0x60200000 0x60200000 0 0x100000 0x2000000 0 0x60300000 0x60300000 0 0x3d00000>;
			interrupt-parent = <&pcie0>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 0xffffffff>;
			interrupt-map = <0 0 0 0 1 0 140 4 0 0 0 1 1 0 149 4 0 0 0 2 1 0 150 4 0 0 0 3 1 0 151 4 0 0 0 4 1 0 152 4>;
			msi-map = <0 514 0x5980 1 256 514 0x5981 32>;
			perst-gpio = <38 117 0>;
			wake-gpio = <38 119 0>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <515 516 517>;
			pinctrl-1 = <515 518 517>;
			gdsc-vdd-supply = <&gcc_pcie_0_gdsc>;
			vreg-1p8-supply = <&L6B>;
			vreg-0p9-supply = <&L10C>;
			vreg-cx-supply = <49>;
			vreg-mx-supply = <51>;
			qcom,vreg-1p8-voltage-level = <1200000 1200000 15000>;
			qcom,vreg-0p9-voltage-level = <880000 880000 46600>;
			qcom,vreg-cx-voltage-level = <65535 256 0>;
			qcom,vreg-mx-voltage-level = <65535 256 0>;
			qcom,bw-scale = <64 64 0x124f800 64 64 0x124f800 256 256 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0x1fe 0x2b 0x3f 0x200>;
			clocks = <0x39 0x27 0x37 0x0 0x39 0x20 0x39 0x22 0x39 0x24 0x39 0x29 0x39 0x23 0x39 0x2a 0x39 0x25 0x39 0xf 0x39 0x4 0x39 0x28 0x20a>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk", "pcie_aggre_noc_0_axi_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src";
			max-clock-frequency-hz = <0 0 0x124f800 0 0 0 0 0 0 0 0x5f5e100 0 0 0 0>;
			resets = <57 3 57 6>;
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1c00>;
			iommu-map = <0 88 0x1c00 1 256 88 0x1c01 1>;
			qcom,boot-option = <1>;
			qcom,aux-clk-freq = <20>;
			qcom,drv-supported;
			qcom,no-l0s-supported;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,l1-2-th-scale = <2>;
			qcom,l1-2-th-value = <&gpu0_fail_safe1>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,ep-latency = <10>;
			qcom,num-parf-testbus-sel = <&trust_ui_vm_swiotlb>;
			qcom,config-recovery;
			qcom,pcie-phy-ver = <104>;
			qcom,phy-status-offset = <&gpu_microcode_mem>;
			qcom,phy-status-bit = <6>;
			qcom,phy-power-down-offset = <&qupv3_se0_spi_pins>;
			qcom,phy-sequence = <576 3 0 148 8 0 340 52 0 364 8 0 88 15 0 164 66 0 272 36 0 284 3 0 280 180 0 268 2 0 444 17 0 188 130 0 212 3 0 208 85 0 204 85 0 176 26 0 172 10 0 196 104 0 224 2 0 220 170 0 216 171 0 184 52 0 180 20 0 344 1 0 116 6 0 124 22 0 132 54 0 120 6 0 128 22 0 136 54 0 432 30 0 428 202 0 440 24 0 436 162 0 80 7 0 16 1 0 28 49 0 32 1 0 36 222 0 40 7 0 48 76 0 52 6 0 0xee4 32 0 0xe84 117 0 0xe90 63 0 0x115c 127 0 0x1160 255 0 0x1164 191 0 0x1168 63 0 0x116c 216 0 0x1170 220 0 0x1174 220 0 0x1178 92 0 0x117c 52 0 0x1180 166 0 0x1190 52 0 0x1194 56 0 0x10d8 7 0 0xe3c 22 0 0xe40 4 0 0x10dc 0 0 0x104c 8 0 0x1050 8 0 0x1044 240 0 0x11a4 56 0 0x10cc 240 0 0x10f4 7 0 0x1008 9 0 0x1014 5 0 0x694 0 0 0x654 0 0 0x6a8 15 0 72 144 0 0x620 193 0 904 119 0 920 11 0 732 5 0 512 0 0 580 3 0>;
			status = "disabled";

			pcie0_rp: pcie0_rp {
				reg = <0 0 0 0 0>;
			};
		};

		pcie0_msi: qcom,pcie0_msi@0x17110040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17110040 0>;
			interrupt-parent = <1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			status = "disabled";
		};

		usb0: ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			USB3_GDSC-supply = <&gcc_usb30_prim_gdsc>;
			clocks = <0x39 0x74 0x39 0xd 0x39 0x6 0x39 0x76 0x39 0x79 0x39 0x7a>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			resets = <57 15>;
			reset-names = "core_reset";
			interrupts-extended = <0x2d 0xe 0x1 0x1 0x0 0x82 0x4 0x2d 0x11 0x4 0x2d 0xf 0x1>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-disconnected = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,pm-qos-latency = <2>;
			qcom,num-gsi-evt-buffs = <3>;
			qcom,gsi-reg-offset = <252 272 288 304 324 420>;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x7d 0x30 0x3f 0x200 0x7d 0x30 0x7a 0x210 0x42 0x2 0x7a 0x225>;
			usb-role-switch;
			extcon = <0x4ff>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xd93c>;
				iommus = <88 64 0>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
				dma-coherent;
				interrupts = <0x0 0x85 0x4>;
				usb-phy = <523 524>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,dis_u3_susphy_quirk;
				snps,ssp-u3-u0-quirk;
				tx-fifo-resize;
				dr_mode = "otg";
				maximum-speed = "high-speed";
				usb-role-switch;
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x18000>;
				interrupts = <0x0 0x84 0x4>;
				qcom,usb-bam-fifo-baseaddr = <0x146a6000>;
				qcom,usb-bam-num-pipes = <4>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <&audio_etm0_out_funnel_lpass_lpi>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <2>;
					qcom,dir = <1>;
					qcom,pipe-num = <0>;
					qcom,peer-bam = <0>;
					qcom,peer-bam-physical-address = <0x10064000>;
					qcom,src-bam-pipe-index = <0>;
					qcom,dst-bam-pipe-index = <0>;
					qcom,data-fifo-offset = <0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		usb2_phy0: hsphy@88e3000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 276 0x88e2000 4>;
			reg-names = "hsusb_phy_base", "eud_enable_reg";
			vdd-supply = <&L10C>;
			vdda18-supply = <&L1C>;
			vdda33-supply = <&L2B>;
			qcom,vdd-voltage-level = <0 880000 918750>;
			clocks = <0x37 0x0>;
			clock-names = "ref_clk_src";
			resets = <57 27>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <7 108 13 112 38 116>;
		};

		usb_nop_phy: usb_nop_phy {
			compatible = "usb-nop-xceiv";
		};

		usb_qmp_dp_phy: ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <&L1B>;
			qcom,vdd-voltage-level = <0 912000 912000>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <&L6B>;
			resets = <57 16 57 18>;
			reset-names = "global_phy_reset", "phy_reset";
			clocks = <0x39 0x7b 0x39 0x7e 0x39 0x7f 0x3d 0x37 0x0 0x39 0x7d>;
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "com_aux_clk";
			pinctrl-names = "default";
			pinctrl-0 = <&usb3phy_portselect_default>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 8 4 28 0 16 0x1c8c>;
			qcom,qmp-phy-init-seq = <0x1010 1 0 0x101c 49 0 0x1020 1 0 0x1024 222 0 0x1028 7 0 0x1030 222 0 0x1034 7 0 0x1050 10 0 0x1060 32 0 0x1074 6 0 0x1078 6 0 0x107c 22 0 0x1080 22 0 0x1084 54 0 0x1088 54 0 0x1094 26 0 0x10a4 4 0 0x10ac 20 0 0x10b0 52 0 0x10b4 52 0 0x10b8 130 0 0x10bc 130 0 0x10c4 130 0 0x10cc 171 0 0x10d0 234 0 0x10d4 2 0 0x10d8 171 0 0x10dc 234 0 0x10e0 2 0 0x110c 2 0 0x1110 36 0 0x1118 36 0 0x111c 2 0 0x1158 1 0 0x116c 8 0 0x11ac 202 0 0x11b0 30 0 0x11b4 202 0 0x11b8 30 0 0x11bc 17 0 0x1234 0 0 0x1238 0 0 0x123c 22 0 0x1240 14 0 0x1284 53 0 0x128c 63 0 0x1290 127 0 0x1294 63 0 0x12a4 18 0 0x12e4 33 0 0x1408 9 0 0x1414 4 0 0x1430 47 0 0x1434 127 0 0x143c 255 0 0x1440 15 0 0x1444 153 0 0x144c 8 0 0x1450 8 0 0x1454 0 0 0x1458 4 0 0x14d4 84 0 0x14d8 15 0 0x14ec 15 0 0x14f0 74 0 0x14f4 10 0 0x14f8 192 0 0x14fc 0 0 0x1510 71 0 0x151c 4 0 0x1524 14 0 0x155c 187 0 0x1560 123 0 0x1564 187 0 0x1568 61 0 0x156c 219 0 0x1570 100 0 0x1574 36 0 0x1578 210 0 0x157c 19 0 0x1580 169 0 0x15a0 4 0 0x15a4 56 0 0x1460 160 0 0x15a8 12 0 0x14dc 0 0 0x15b0 16 0 0x1634 0 0 0x1638 0 0 0x163c 22 0 0x1640 14 0 0x1684 53 0 0x168c 63 0 0x1690 127 0 0x1694 63 0 0x16a4 18 0 0x16e4 33 0 0x1808 9 0 0x1814 4 0 0x1830 47 0 0x1834 127 0 0x183c 255 0 0x1840 15 0 0x1844 153 0 0x184c 8 0 0x1850 8 0 0x1854 0 0 0x1858 4 0 0x18d4 84 0 0x18d8 15 0 0x18ec 15 0 0x18f0 74 0 0x18f4 10 0 0x18f8 192 0 0x18fc 0 0 0x1910 71 0 0x191c 4 0 0x1924 14 0 0x195c 187 0 0x1960 123 0 0x1964 187 0 0x1968 60 0 0x196c 219 0 0x1970 100 0 0x1974 36 0 0x1978 210 0 0x197c 19 0 0x1980 169 0 0x19a0 4 0 0x19a4 56 0 0x1860 160 0 0x19a8 12 0 0x18dc 0 0 0x1f40 64 0 0x1f44 0 0 0x1d90 231 0 0x1d94 3 0 0x19b0 16 0 0x1cc4 196 0 0x1cc8 137 0 0x1ccc 32 0 0x1cd8 19 0 0x1cdc 33 0 0x1d88 170 0 0x1db0 10 0 0x1dc0 136 0 0x1dc4 19 0 0x1dd0 12 0 0x1ddc 75 0 0x1dec 16 0 0x1f18 248 0 0x1f3c 7 0 0xffffffff 0xffffffff 0>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <88 0x180f 0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <15>;
			qcom,usb-audio-intr-num = <2>;
		};

		msm_gpu: qcom,kgsl-3d0@3d00000 {
			compatible = "qcom,kgsl-3d0", "qcom,adreno-gpu-a662";
			status = "ok";
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3de0000 0x10000 0x6900000 0x80000>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "rscc", "qdss_gfx";
			interrupts = <0x0 0x12c 0x4>;
			interrupt-names = "kgsl_3d0_irq";
			clocks = <0x39 0x1e 0x39 0x1f 0x4e 0x2 0x4e 0x10 0x4e 0x7 0x4e 0x12 0x4e 0x14 0x52>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "gpu_cc_hlos1_vote_gpu_smmu", "gpu_cc_cx_gmu", "gpu_cc_hub_aon", "gpu_cc_hub_cx_int", "apb_pclk";
			qcom,chipid = <0x6060201>;
			qcom,gpu-model = "Adreno662v2";
			qcom,no-nap;
			qcom,highest-bank-bit = <15>;
			qcom,min-access-length = <32>;
			qcom,ubwc-mode = <4>;
			qcom,tzone-names = "gpuss-0", "gpuss-1";
			interconnects = <0x42 0x13 0x3f 0x200>;
			interconnect-names = "gpu_icc_path";
			qcom,bus-table-ddr7 = <0 0xbebc2 0x1ae1b6 0x209a8e 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x65ce03 0x7f22ff>;
			qcom,bus-table-ddr8 = <0 0xbebc2 0x1ae1b6 0x209a8e 0x2dc6c0 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17>;
			qcom,bus-table-cnoc = <0 100>;
			nvmem-cells = <529 530 531>;
			nvmem-cell-names = "speed_bin", "gaming_bin", "gpu_model";
			#cooling-cells = <2>;

			zap-shader {
				memory-region = <&gpu_microcode_mem>;
			};

			qcom,gpu-models {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "qcom,gpu-models";

				qcom,gpu-model@0 {
					compatible = "qcom,adreno-gpu-a662";
					qcom,gpu-model-id = <95>;
					qcom,gpu-model = "Adreno644v1";
					qcom,vk-device-id = <0x6060201>;
				};

				qcom,gpu-model@1 {
					compatible = "qcom,adreno-gpu-a662";
					qcom,gpu-model-id = <115>;
					qcom,gpu-model = "Adreno645v1";
					qcom,vk-device-id = <0x6060202>;
				};

				qcom,gpu-model@2 {
					compatible = "qcom,adreno-gpu-a662";
					qcom,gpu-model-id = <&cpu3_emerg>;
					qcom,gpu-model = "Adreno649v1";
					qcom,vk-device-id = <0x6060203>;
				};

				qcom,gpu-model@3 {
					compatible = "qcom,adreno-gpu-a662";
					qcom,gpu-model-id = <0>;
					qcom,gpu-model = "Adreno649v1";
					qcom,vk-device-id = <0x6060203>;
				};
			};

			qcom,gpu-mempools {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <1>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <&cam_sensor_mclk3_suspend>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <2>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <&qupv3_se12_spi_active>;
				};

				qcom,gpu-mempool@3 {
					reg = <3>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <32>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <1>;
					#size-cells = <0>;
					qcom,speed-bin = <0>;
					qcom,initial-pwrlevel = <5>;

					qcom,gpu-pwrlevel@0 {
						reg = <0>;
						qcom,gpu-freq = <0x2cb41780>;
						qcom,level = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,cx-level = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,acd-level = <0x88285ffd>;
						qcom,bus-freq-ddr7 = <9>;
						qcom,bus-min-ddr7 = <9>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <9>;
						qcom,bus-min-ddr8 = <8>;
						qcom,bus-max-ddr8 = <9>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <1>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <&qupv3_se12_spi_active>;
						qcom,cx-level = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,acd-level = <0xa8285ffd>;
						qcom,bus-freq-ddr7 = <9>;
						qcom,bus-min-ddr7 = <9>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <9>;
						qcom,bus-min-ddr8 = <7>;
						qcom,bus-max-ddr8 = <9>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <2>;
						qcom,gpu-freq = "$=X";
						qcom,level = <&qupv3_se6_i2c_active>;
						qcom,cx-level = <&qupv3_se12_spi_active>;
						qcom,acd-level = <0xa8285ffd>;
						qcom,bus-freq-ddr7 = <9>;
						qcom,bus-min-ddr7 = <8>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <7>;
						qcom,bus-min-ddr8 = <6>;
						qcom,bus-max-ddr8 = <9>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <3>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <&adsp_mem_heap>;
						qcom,cx-level = <&adsp_mem_heap>;
						qcom,acd-level = <0x88295ffd>;
						qcom,bus-freq-ddr7 = <8>;
						qcom,bus-min-ddr7 = <7>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <6>;
						qcom,bus-min-ddr8 = <5>;
						qcom,bus-max-ddr8 = <8>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <4>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <128>;
						qcom,cx-level = <128>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-freq-ddr7 = <7>;
						qcom,bus-min-ddr7 = <5>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <5>;
						qcom,bus-min-ddr8 = <5>;
						qcom,bus-max-ddr8 = <7>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <5>;
						qcom,gpu-freq = <0x10fcc140>;
						qcom,level = <64>;
						qcom,cx-level = <64>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,bus-freq-ddr7 = <3>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <3>;
						qcom,bus-min-ddr8 = <2>;
						qcom,bus-max-ddr8 = <6>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <6>;
						qcom,gpu-freq = <0xdb58580>;
						qcom,level = <56>;
						qcom,cx-level = <64>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <3>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <3>;
						qcom,bus-min-ddr8 = <2>;
						qcom,bus-max-ddr8 = <6>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <1>;
					#size-cells = <0>;
					qcom,speed-bin = <&cpu3_emerg>;
					qcom,initial-pwrlevel = <5>;

					qcom,gpu-pwrlevel@0 {
						reg = <0>;
						qcom,gpu-freq = <0x2cb41780>;
						qcom,level = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,cx-level = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,acd-level = <0x88285ffd>;
						qcom,bus-freq-ddr7 = <9>;
						qcom,bus-min-ddr7 = <9>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <9>;
						qcom,bus-min-ddr8 = <8>;
						qcom,bus-max-ddr8 = <9>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <1>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <&qupv3_se12_spi_active>;
						qcom,cx-level = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,acd-level = <0xa8285ffd>;
						qcom,bus-freq-ddr7 = <9>;
						qcom,bus-min-ddr7 = <9>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <9>;
						qcom,bus-min-ddr8 = <7>;
						qcom,bus-max-ddr8 = <9>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <2>;
						qcom,gpu-freq = "$=X";
						qcom,level = <&qupv3_se6_i2c_active>;
						qcom,cx-level = <&qupv3_se12_spi_active>;
						qcom,acd-level = <0xa8285ffd>;
						qcom,bus-freq-ddr7 = <9>;
						qcom,bus-min-ddr7 = <8>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <7>;
						qcom,bus-min-ddr8 = <6>;
						qcom,bus-max-ddr8 = <9>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <3>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <&adsp_mem_heap>;
						qcom,cx-level = <&adsp_mem_heap>;
						qcom,acd-level = <0x88295ffd>;
						qcom,bus-freq-ddr7 = <8>;
						qcom,bus-min-ddr7 = <7>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <6>;
						qcom,bus-min-ddr8 = <5>;
						qcom,bus-max-ddr8 = <8>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <4>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <128>;
						qcom,cx-level = <128>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-freq-ddr7 = <7>;
						qcom,bus-min-ddr7 = <5>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <5>;
						qcom,bus-min-ddr8 = <5>;
						qcom,bus-max-ddr8 = <7>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <5>;
						qcom,gpu-freq = <0x10fcc140>;
						qcom,level = <64>;
						qcom,cx-level = <64>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,bus-freq-ddr7 = <3>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <3>;
						qcom,bus-min-ddr8 = <2>;
						qcom,bus-max-ddr8 = <6>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <6>;
						qcom,gpu-freq = <0xdb58580>;
						qcom,level = <56>;
						qcom,cx-level = <64>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <3>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <3>;
						qcom,bus-min-ddr8 = <2>;
						qcom,bus-max-ddr8 = <6>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <1>;
					#size-cells = <0>;
					qcom,speed-bin = <115>;
					qcom,initial-pwrlevel = <2>;

					qcom,gpu-pwrlevel@0 {
						reg = <0>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <&adsp_mem_heap>;
						qcom,cx-level = <&adsp_mem_heap>;
						qcom,acd-level = <0x88295ffd>;
						qcom,bus-freq-ddr7 = <8>;
						qcom,bus-min-ddr7 = <7>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <6>;
						qcom,bus-min-ddr8 = <5>;
						qcom,bus-max-ddr8 = <8>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <1>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <128>;
						qcom,cx-level = <128>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-freq-ddr7 = <7>;
						qcom,bus-min-ddr7 = <5>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <5>;
						qcom,bus-min-ddr8 = <5>;
						qcom,bus-max-ddr8 = <7>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <2>;
						qcom,gpu-freq = <0x10fcc140>;
						qcom,level = <64>;
						qcom,cx-level = <64>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,bus-freq-ddr7 = <3>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <3>;
						qcom,bus-min-ddr8 = <2>;
						qcom,bus-max-ddr8 = <6>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <3>;
						qcom,gpu-freq = <0xdb58580>;
						qcom,level = <56>;
						qcom,cx-level = <64>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <3>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <3>;
						qcom,bus-min-ddr8 = <2>;
						qcom,bus-max-ddr8 = <6>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <1>;
					#size-cells = <0>;
					qcom,speed-bin = <95>;
					qcom,initial-pwrlevel = <1>;

					qcom,gpu-pwrlevel@0 {
						reg = <0>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <128>;
						qcom,cx-level = <128>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-freq-ddr7 = <7>;
						qcom,bus-min-ddr7 = <5>;
						qcom,bus-max-ddr7 = <9>;
						qcom,bus-freq-ddr8 = <5>;
						qcom,bus-min-ddr8 = <5>;
						qcom,bus-max-ddr8 = <7>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <1>;
						qcom,gpu-freq = <0x10fcc140>;
						qcom,level = <64>;
						qcom,cx-level = <64>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,bus-freq-ddr7 = <3>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <3>;
						qcom,bus-min-ddr8 = <2>;
						qcom,bus-max-ddr8 = <6>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <2>;
						qcom,gpu-freq = <0xdb58580>;
						qcom,level = <56>;
						qcom,cx-level = <64>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <3>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <3>;
						qcom,bus-min-ddr8 = <2>;
						qcom,bus-max-ddr8 = <6>;
					};
				};
			};
		};

		kgsl_msm_iommu: qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x3da0000 0x20000>;
			vddcx-supply = <&gpu_cc_cx_gdsc>;

			gfx3d_user: gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <512 0 1024>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_lpac: gfx3d_lpac {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <512 1 1024>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_secure: gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <512 2 1024>;
				qcom,iommu-dma = "disabled";
			};
		};

		gmu: qcom,gmu@3d69000 {
			compatible = "qcom,gpu-gmu";
			reg = <0x3d6a000 0x34000 0xb290000 0x10000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_cfg";
			interrupts = <0x0 0x130 0x4 0x0 0x131 0x4>;
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			regulator-names = "vddcx", "vdd";
			iommus = <512 5 1024>;
			qcom,iommu-dma = "disabled";
			vddcx-supply = <&gpu_cc_cx_gdsc>;
			vdd-supply = <&gpu_cc_gx_gdsc>;
			clocks = <0x4e 0x7 0x4e 0xa 0x39 0xe 0x39 0x1e 0x4e 0x2 0x4e 0x14 0x4e 0x10 0x52>;
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk", "ahb_clk", "hub_clk", "smmu_vote", "apb_pclk";
			mboxes = <2 0>;
			mbox-names = "aop";
		};

		tsens0: thermal-sensor@c263000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc263000 511 0xc222000 511>;
			#qcom,sensors = <16>;
			interrupts = <0x0 0x1fa 0x4 0x0 0x1fc 0x4>;
			interrupt-names = "uplow", "critical";
			#thermal-sensor-cells = <1>;
		};

		tsens1: thermal-sensor@c265000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc265000 511 0xc223000 511>;
			#qcom,sensors = <16>;
			interrupts = <0x0 0x1fb 0x4 0x0 0x1fd 0x4>;
			interrupt-names = "uplow", "critical";
			#thermal-sensor-cells = <1>;
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			cpu0_pause: cpu0-pause {
				qcom,cpus = <24>;
				#cooling-cells = <2>;
			};

			cpu1_pause: cpu1-pause {
				qcom,cpus = <25>;
				#cooling-cells = <2>;
			};

			cpu2_pause: cpu2-pause {
				qcom,cpus = <26>;
				#cooling-cells = <2>;
			};

			cpu3_pause: cpu3-pause {
				qcom,cpus = <27>;
				#cooling-cells = <2>;
			};

			cpu5_pause: cpu5-pause {
				qcom,cpus = <29>;
				#cooling-cells = <2>;
			};

			cpu6_pause: cpu6-pause {
				qcom,cpus = <30>;
				#cooling-cells = <2>;
			};

			cpu7_pause: cpu7-pause {
				qcom,cpus = <31>;
				#cooling-cells = <2>;
			};

			APC1_pause: apc1-pause {
				qcom,cpus = <29 30 31>;
				#cooling-cells = <2>;
			};

			cpu_6_7_pause: cpu-6-7-pause {
				qcom,cpus = <30 31>;
				#cooling-cells = <2>;
			};

			cpu_5_6_pause: cpu-5-6-pause {
				qcom,cpus = <29 30>;
				#cooling-cells = <2>;
			};

			cpu_2_3_7_pause: cpu-2-3-7-pause {
				qcom,cpus = <26 27 31>;
				#cooling-cells = <2>;
			};

			pause-cpu0 {
				qcom,cpus = <24>;
				qcom,cdev-alias = "pause-cpu0";
			};

			pause-cpu1 {
				qcom,cpus = <25>;
				qcom,cdev-alias = "pause-cpu1";
			};

			pause-cpu2 {
				qcom,cpus = <26>;
				qcom,cdev-alias = "pause-cpu2";
			};

			pause-cpu3 {
				qcom,cpus = <27>;
				qcom,cdev-alias = "pause-cpu3";
			};

			pause-cpu5 {
				qcom,cpus = <29>;
				qcom,cdev-alias = "pause-cpu5";
			};

			pause-cpu6 {
				qcom,cpus = <30>;
				qcom,cdev-alias = "pause-cpu6";
			};

			pause-cpu7 {
				qcom,cpus = <31>;
				qcom,cdev-alias = "pause-cpu7";
			};
		};

		qcom,cpu-hotplug {
			compatible = "qcom,cpu-hotplug";

			cpu0_hotplug: cpu0-hotplug {
				qcom,cpu = <24>;
				#cooling-cells = <2>;
			};

			cpu1_hotplug: cpu1-hotplug {
				qcom,cpu = <25>;
				#cooling-cells = <2>;
			};

			cpu2_hotplug: cpu2-hotplug {
				qcom,cpu = <26>;
				#cooling-cells = <2>;
			};

			cpu3_hotplug: cpu3-hotplug {
				qcom,cpu = <27>;
				#cooling-cells = <2>;
			};

			cpu5_hotplug: cpu5-hotplug {
				qcom,cpu = <29>;
				#cooling-cells = <2>;
			};

			cpu6_hotplug: cpu6-hotplug {
				qcom,cpu = <30>;
				#cooling-cells = <2>;
			};

			cpu7_hotplug: cpu7-hotplug {
				qcom,cpu = <31>;
				#cooling-cells = <2>;
			};
		};

		qcom,cpu-voltage-cdev {
			compatible = "qcom,cc-cooling-devices";

			apc1_cluster: qcom,apc1-cluster {
				qcom,cpus = <28 31>;
				#cooling-cells = <2>;
			};
		};

		thermal_ddr_freq_table: thermal-ddr-freq-table {
			qcom,freq-tbl = <0x1fef00>;
		};

		ddr_cdev: qcom,ddr-cdev {
			compatible = "qcom,ddr-cooling-device";
			#cooling-cells = <2>;
			qcom,freq-table = <&thermal_ddr_freq_table>;
			qcom,bus-width = <4>;
			interconnects = <0x3f 0x3 0x3f 0x200>;
		};

		qcom,limits-dcvs {
			compatible = "qcom,msm-hw-limits";
			isens_vref_0p8-supply = <&L10C_AO>;
			isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
			isens_vref_1p8-supply = <&L6B_AO>;
			isens-vref-1p8-settings = <0x124f80 0x124f80 0x1f40>;
		};

		qmi_tmd: qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			cdsp_sw: cdsp {
				qcom,instance-id = <67>;

				cdsp_sw: cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <2>;
				};

				cdsp_hw: cdsp_hw {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <2>;
				};
			};

			modem {
				qcom,instance-id = <0>;

				modem_lte_dsc: mmodem_lte_dsc_kr {
					qcom,qmi-dev-name = "modem_lte_dsc";
					#cooling-cells = <2>;
				};

				modem_nr_dsc: modem_nr_dsc_kr {
					qcom,qmi-dev-name = "modem_nr_dsc";
					#cooling-cells = <2>;
				};

				modem_nr_scg_dsc: modem_nr_scg_dsc_kr {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
					#cooling-cells = <2>;
				};

				sdr0_lte_dsc: sdr0_lte_dsc_kr {
					qcom,qmi-dev-name = "sdr0_lte_dsc";
					#cooling-cells = <2>;
				};

				sdr1_lte_dsc: sdr1_lte_dsc_kr {
					qcom,qmi-dev-name = "sdr1_lte_dsc";
					#cooling-cells = <2>;
				};

				sdr0_nr_dsc: sdr0_nr_dsc_kr {
					qcom,qmi-dev-name = "sdr0_nr_dsc";
					#cooling-cells = <2>;
				};

				sdr1_nr_dsc: sdr1_nr_dsc_kr {
					qcom,qmi-dev-name = "sdr1_nr_dsc";
					#cooling-cells = <2>;
				};

				pa_lte_sdr0_dsc: pa_lte_sdr0_dsc_kr {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
					#cooling-cells = <2>;
				};

				pa_lte_sdr1_dsc: pa_lte_sdr1_dsc_kr {
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr0_dsc: pa_nr_sdr0_dsc_kr {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr1_dsc: pa_nr_sdr1_dsc_kr {
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr0_scg_dsc: pa_nr_sdr0_scg_kr {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr1_scg_dsc: pa_nr_sdr1_scg_kr {
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
					#cooling-cells = <2>;
				};

				mmw0_dsc: mmw0_dsc_kr {
					qcom,qmi-dev-name = "mmw0_dsc";
					#cooling-cells = <2>;
				};

				mmw1_dsc: mmw1_dsc_kr {
					qcom,qmi-dev-name = "mmw1_dsc";
					#cooling-cells = <2>;
				};

				mmw2_dsc: mmw2_dsc_kr {
					qcom,qmi-dev-name = "mmw2_dsc";
					#cooling-cells = <2>;
				};

				mmw3_dsc: mmw3_dsc_kr {
					qcom,qmi-dev-name = "mmw3_dsc";
					#cooling-cells = <2>;
				};

				mmw_ific_dsc: mmw_ific_dsc_kr {
					qcom,qmi-dev-name = "mmw_ific_dsc";
					#cooling-cells = <2>;
				};

				qmi_wlan: wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <2>;
				};

				modem_vdd: modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <2>;
				};
			};
		};

		qcom,cpufreq-cdev {
			compatible = "qcom,cpufreq-cdev";
			qcom,cpus = <24 28 31>;
		};

		qcom,devfreq-cdev {
			compatible = "qcom,devfreq-cdev";
			qcom,devfreq = <&msm_gpu>;
		};

		qcom,userspace-cdev {
			compatible = "qcom,userspace-cooling-devices";

			display_fps: display-fps {
				qcom,max-level = <3>;
				#cooling-cells = <2>;
			};
		};

		qmi_sensor: qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <1>;

			modem {
				qcom,instance-id = <0>;
				qcom,qmi-sensor-names = "pa", "pa_1", "sys_therm1", "sys_therm2", "modem_bcl_warn", "modem_tsens", "modem_tsens1", "sdr0_pa0", "sdr0", "sdr1_pa0", "sdr1", "sdr_mmw_therm", "mmw0", "mmw1", "mmw2", "mmw3", "mmw_pa1", "mmw_pa2", "mmw_pa3", "mmw_ific0", "sub1_modem_cfg", "sub1_lte_cc", "sub1_mcg_fr1_cc", "sub1_mcg_fr2_cc", "sub1_scg_fr1_cc", "sub1_scg_fr2_cc";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <537 0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x21a 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <539 0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x21c 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,cam-req-mgr {
			status = "ok";
			compatible = "qcom,cam-req-mgr";
		};

		qcom,cam-sync {
			status = "ok";
			compatible = "qcom,cam-sync";
		};

		cam_csiphy0: qcom,csiphy0@ac6a000 {
			status = "ok";
			clock-rates = <0xfe502ab 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			src-clock-name = "csi0phytimer_clk_src";
			clocks = <0x4d 0x1d 0x4d 0x28 0x4d 0x1f 0x4d 0x1e>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			shared-clks = <1 0 0 0>;
			rgltr-load-current = <0 0xb02c 0x14cd0>;
			rgltr-max-voltage = <0 1248000 912000>;
			rgltr-min-voltage = <0 1200000 880000>;
			rgltr-enable-sync = <1>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <&L10C>;
			csi-vdd-1p2-supply = <&L6B>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0x1dd 0x1>;
			interrupt-names = "CSIPHY0";
			reg-cam-base = <0x6a000>;
			reg-names = "csiphy";
			reg = <0xac6a000 0x2000>;
			compatible = "qcom,csiphy-v2.1.1", "qcom,csiphy";
			cell-index = <0>;
		};

		cam_csiphy1: qcom,csiphy1@ac6c000 {
			status = "ok";
			clock-rates = <0xfe502ab 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			src-clock-name = "csi1phytimer_clk_src";
			clocks = <0x4d 0x1d 0x4d 0x29 0x4d 0x21 0x4d 0x20>;
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			shared-clks = <1 0 0 0>;
			rgltr-load-current = <0 0xb02c 0x14cd0>;
			rgltr-max-voltage = <0 1248000 912000>;
			rgltr-min-voltage = <0 1200000 880000>;
			rgltr-enable-sync = <1>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <&L10C>;
			csi-vdd-1p2-supply = <&L6B>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0x1de 0x1>;
			interrupt-names = "CSIPHY1";
			reg-cam-base = <0x6c000>;
			reg-names = "csiphy";
			reg = <0xac6c000 0x2000>;
			compatible = "qcom,csiphy-v2.1.1", "qcom,csiphy";
			cell-index = <1>;
		};

		cam_csiphy2: qcom,csiphy2@ac6e000 {
			status = "ok";
			clock-rates = <0xfe502ab 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			src-clock-name = "csi2phytimer_clk_src";
			clocks = <0x4d 0x1d 0x4d 0x2a 0x4d 0x23 0x4d 0x22>;
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			shared-clks = <1 0 0 0>;
			rgltr-load-current = <0 0xb02c 0x14cd0>;
			rgltr-max-voltage = <0 1248000 912000>;
			rgltr-min-voltage = <0 1200000 880000>;
			rgltr-enable-sync = <1>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <&L10C>;
			csi-vdd-1p2-supply = <&L6B>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0x1df 0x1>;
			interrupt-names = "CSIPHY2";
			reg-cam-base = <0x6e000>;
			reg-names = "csiphy";
			reg = <0xac6e000 0x2000>;
			compatible = "qcom,csiphy-v2.1.1", "qcom,csiphy";
			cell-index = <2>;
		};

		cam_csiphy3: qcom,csiphy3@ac70000 {
			status = "ok";
			clock-rates = <0xfe502ab 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			src-clock-name = "csi3phytimer_clk_src";
			clocks = <0x4d 0x1d 0x4d 0x2b 0x4d 0x25 0x4d 0x24>;
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			shared-clks = <1 0 0 0>;
			rgltr-load-current = <0 0xb02c 0x14cd0>;
			rgltr-max-voltage = <0 1248000 912000>;
			rgltr-min-voltage = <0 1200000 880000>;
			rgltr-enable-sync = <1>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <&L10C>;
			csi-vdd-1p2-supply = <&L6B>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0x1c0 0x1>;
			interrupt-names = "CSIPHY3";
			reg-cam-base = <0x70000>;
			reg-names = "csiphy";
			reg = <0xac70000 0x2000>;
			compatible = "qcom,csiphy-v2.1.1", "qcom,csiphy";
			cell-index = <3>;
		};

		cam_csiphy4: qcom,csiphy4@ac72000 {
			status = "ok";
			clock-rates = <0xfe502ab 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			src-clock-name = "csi4phytimer_clk_src";
			clocks = <0x4d 0x1d 0x4d 0x2c 0x4d 0x27 0x4d 0x26>;
			clock-names = "cphy_rx_clk_src", "csiphy4_clk", "csi4phytimer_clk_src", "csi4phytimer_clk";
			shared-clks = <1 0 0 0>;
			rgltr-load-current = <0 0xb02c 0x14cd0>;
			rgltr-max-voltage = <0 1248000 912000>;
			rgltr-min-voltage = <0 1200000 880000>;
			rgltr-enable-sync = <1>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <&L10C>;
			csi-vdd-1p2-supply = <&L6B>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0x7a 0x1>;
			interrupt-names = "CSIPHY4";
			reg-cam-base = <0x72000>;
			reg-names = "csiphy";
			reg = <0xac72000 0x2000>;
			compatible = "qcom,csiphy-v2.1.1", "qcom,csiphy";
			cell-index = <4>;
		};

		cam_cci0: qcom,cci0@ac4f000 {
			status = "ok";
			pinctrl-3 = <&cci1_suspend>;
			pinctrl-2 = <&cci1_active>;
			pinctrl-1 = <&cci0_suspend>;
			pinctrl-0 = <&cci0_active>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			pctrl-map-names = "m0", "m1";
			pctrl-idx-mapping = <0 1>;
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0>;
			clocks = <0x4d 0x18 0x4d 0x17>;
			clock-names = "cci_0_clk_src", "cci_0_clk";
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "gdscr";
			interrupts = <0x0 0x1cc 0x1>;
			interrupt-names = "cci0";
			reg-cam-base = <0x4f000>;
			reg-names = "cci";
			reg = <0xac4f000 0x1000>;
			compatible = "qcom,cci", "simple-bus";
			cell-index = <0>;

			i2c_freq_100Khz_cci0: qcom,i2c_standard_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <6>;
				hw-scl-stretch-en = <0>;
				hw-tbuf = <&qupv3_se6_spi_sleep>;
				hw-thd-sta = <&gpu0_fail_safe1>;
				hw-thd-dat = <22>;
				hw-tsu-sta = <&qupv3_se7_cts>;
				hw-tsu-sto = <&qupv3_se1_i2c_sleep>;
				hw-tlow = <&gpu0_fail_safe1>;
				hw-thigh = <&qupv3_se5_2uart_sleep>;
			};

			i2c_freq_400Khz_cci0: qcom,i2c_fast_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <6>;
				hw-scl-stretch-en = <0>;
				hw-tbuf = <62>;
				hw-thd-sta = <35>;
				hw-thd-dat = <22>;
				hw-tsu-sta = <40>;
				hw-tsu-sto = <40>;
				hw-tlow = <56>;
				hw-thigh = <38>;
			};

			i2c_freq_custom_cci0: qcom,i2c_custom_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <3>;
				hw-scl-stretch-en = <1>;
				hw-tbuf = <24>;
				hw-thd-sta = <15>;
				hw-thd-dat = <16>;
				hw-tsu-sta = <18>;
				hw-tsu-sto = <17>;
				hw-tlow = <22>;
				hw-thigh = <16>;
			};

			i2c_freq_1Mhz_cci0: qcom,i2c_fast_plus_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <3>;
				hw-scl-stretch-en = <0>;
				hw-tbuf = <24>;
				hw-thd-sta = <15>;
				hw-thd-dat = <16>;
				hw-tsu-sta = <18>;
				hw-tsu-sto = <17>;
				hw-tlow = <22>;
				hw-thigh = <16>;
			};

			qcom,actuator0 {
				rgltr-load-current = <0xdac 0x493e0>;
				rgltr-max-voltage = <1800000 2800000>;
				rgltr-min-voltage = <1800000 2800000>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_vaf";
				cam_vaf-supply = <&L6C>;
				cam_vio-supply = <0x534>;
				cci-master = <1>;
				compatible = "qcom,actuator";
				cell-index = <0>;
			};

			qcom,actuator1 {
				rgltr-load-current = <0x1d4c0>;
				rgltr-max-voltage = <2800000>;
				rgltr-min-voltage = <2800000>;
				rgltr-cntrl-support;
				regulator-names = "cam_vaf";
				cam_vaf-supply = <&L9C>;
				cci-master = <0>;
				compatible = "qcom,actuator";
				cell-index = <1>;
			};

			qcom,eeprom0 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x4d 0x5c>;
				cci-master = <1>;
				gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET0";
				gpio-req-tbl-flags = <1 0>;
				gpio-req-tbl-num = <0 1>;
				gpio-reset = <1>;
				gpios = <38 65 0 38 21 0>;
				pinctrl-1 = <1020 0x54d>;
				pinctrl-0 = <1019 0x54c>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0xdac 0x28104 0x1316b8 0x493e0 0>;
				rgltr-max-voltage = <1800000 2896000 1100000 2800000 0>;
				rgltr-min-voltage = <1800000 2704000 1100000 2800000 0>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk", "cam_vaf";
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				cam_vaf-supply = <&L6C>;
				cam_vdig-supply = <0x54b>;
				cam_vana-supply = <0x54a>;
				cam_vio-supply = <0x534>;
				compatible = "qcom,eeprom";
				cell-index = <0>;
			};

			qcom,eeprom1 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x4d 0x5a>;
				cci-master = <0>;
				gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET1";
				gpio-req-tbl-flags = <1 0>;
				gpio-req-tbl-num = <0 1>;
				gpio-reset = <1>;
				gpios = <38 64 0 38 20 0>;
				pinctrl-1 = <1018 0x54f>;
				pinctrl-0 = <1017 0x54e>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0xdac 0x28104 0x1316b8 0x493e0 0>;
				rgltr-max-voltage = <1800000 2896000 1000000 2800000 0>;
				rgltr-min-voltage = <1800000 2704000 1000000 2800000 0>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk", "cam_vaf";
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				cam_vaf-supply = <&L9C>;
				cam_vdig-supply = <0x530>;
				cam_vana-supply = <0x533>;
				cam_vio-supply = <0x534>;
				compatible = "qcom,eeprom";
				cell-index = <1>;
			};

			qcom,cam-sensor0 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x4d 0x5c>;
				cci-master = <1>;
				gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET0";
				gpio-req-tbl-flags = <1 0>;
				gpio-req-tbl-num = <0 1>;
				gpio-reset = <1>;
				gpios = <38 65 0 38 21 0>;
				pinctrl-1 = <1020 0x54d>;
				pinctrl-0 = <1019 0x54c>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0xdac 0x28104 0x1316b8 0x493e0 0 0x77a100>;
				rgltr-max-voltage = <1800000 2896000 1100000 2800000 0 3960000>;
				rgltr-min-voltage = <1800000 2704000 1100000 2800000 0 3008000>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_vaf", "cam_clk", "cam_bob";
				cam_bob-supply = <&BOB>;
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				cam_vaf-supply = <&L6C>;
				cam_vdig-supply = <0x54b>;
				cam_vana-supply = <0x54a>;
				cam_vio-supply = <0x534>;
				led-flash-src = <0x552>;
				actuator-src = <0x551>;
				eeprom-src = <0x550>;
				sensor-position-yaw = <&gpu0_fail_safe1>;
				sensor-position-pitch = <0>;
				sensor-position-roll = <90>;
				csiphy-sd-index = <1>;
				compatible = "qcom,cam-sensor";
				cell-index = <0>;
			};

			qcom,cam-sensor1 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x4d 0x5a>;
				cci-master = <0>;
				gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET1";
				gpio-req-tbl-flags = <1 0>;
				gpio-req-tbl-num = <0 1>;
				gpio-reset = <1>;
				gpios = <38 64 0 38 20 0>;
				pinctrl-1 = <1018 0x54f>;
				pinctrl-0 = <1017 0x54e>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0x3a98 0xd7a0 0x72808 0x1d4c0 0 0x77a100>;
				rgltr-max-voltage = <1800000 2800000 1000000 2800000 0 3960000>;
				rgltr-min-voltage = <1800000 2800000 1000000 2800000 0 3008000>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_vaf", "cam_clk", "cam_bob";
				cam_bob-supply = <&BOB>;
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				cam_vaf-supply = <&L9C>;
				cam_vdig-supply = <0x530>;
				cam_vana-supply = <0x533>;
				cam_vio-supply = <0x534>;
				led-flash-src-gl = <0x556>;
				led-flash-src = <0x555>;
				actuator-src = <0x554>;
				eeprom-src = <0x553>;
				sensor-position-yaw = <0>;
				sensor-position-pitch = <0>;
				sensor-position-roll = <&audio_etm0_out_funnel_lpass_lpi>;
				csiphy-sd-index = <4>;
				compatible = "qcom,cam-sensor";
				cell-index = <1>;
			};
		};

		cam_cci1: qcom,cci1@ac50000 {
			status = "ok";
			pinctrl-3 = <&cci3_suspend>;
			pinctrl-2 = <&cci3_active>;
			pinctrl-1 = <&cci2_suspend>;
			pinctrl-0 = <&cci2_active>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			pctrl-map-names = "m0", "m1";
			pctrl-idx-mapping = <0 1>;
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0>;
			clocks = <0x4d 0x1a 0x4d 0x19>;
			clock-names = "cci_1_clk_src", "cci_1_clk";
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "gdscr";
			interrupts = <0x0 0x10f 0x1>;
			interrupt-names = "cci1";
			reg-cam-base = <0x50000>;
			reg-names = "cci";
			reg = <0xac50000 0x1000>;
			compatible = "qcom,cci", "simple-bus";
			cell-index = <1>;

			i2c_freq_100Khz_cci0: qcom,i2c_standard_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <6>;
				hw-scl-stretch-en = <0>;
				hw-tbuf = <&qupv3_se6_spi_sleep>;
				hw-thd-sta = <&gpu0_fail_safe1>;
				hw-thd-dat = <22>;
				hw-tsu-sta = <&qupv3_se7_cts>;
				hw-tsu-sto = <&qupv3_se1_i2c_sleep>;
				hw-tlow = <&gpu0_fail_safe1>;
				hw-thigh = <&qupv3_se5_2uart_sleep>;
			};

			i2c_freq_400Khz_cci0: qcom,i2c_fast_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <6>;
				hw-scl-stretch-en = <0>;
				hw-tbuf = <62>;
				hw-thd-sta = <35>;
				hw-thd-dat = <22>;
				hw-tsu-sta = <40>;
				hw-tsu-sto = <40>;
				hw-tlow = <56>;
				hw-thigh = <38>;
			};

			i2c_freq_custom_cci0: qcom,i2c_custom_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <3>;
				hw-scl-stretch-en = <1>;
				hw-tbuf = <24>;
				hw-thd-sta = <15>;
				hw-thd-dat = <16>;
				hw-tsu-sta = <18>;
				hw-tsu-sto = <17>;
				hw-tlow = <22>;
				hw-thigh = <16>;
			};

			i2c_freq_1Mhz_cci0: qcom,i2c_fast_plus_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <3>;
				hw-scl-stretch-en = <0>;
				hw-tbuf = <24>;
				hw-thd-sta = <15>;
				hw-thd-dat = <16>;
				hw-tsu-sta = <18>;
				hw-tsu-sto = <17>;
				hw-tlow = <22>;
				hw-thigh = <16>;
			};

			qcom,eeprom2 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x4d 0x60>;
				cci-master = <1>;
				gpio-req-tbl-label = "CAMIF_MCLK3", "CAM_RESET2";
				gpio-req-tbl-flags = <1 0>;
				gpio-req-tbl-num = <0 1>;
				gpio-reset = <1>;
				gpios = <38 67 0 38 79 0>;
				pinctrl-1 = <1024 0x55a>;
				pinctrl-0 = <1023 0x559>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0xdac 0x733c 0x244dc 0>;
				rgltr-max-voltage = <1800000 2800000 1050000 0>;
				rgltr-min-voltage = <1800000 2800000 1050000 0>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk";
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				cam_vdig-supply = <0x558>;
				cam_vana-supply = <0x557>;
				cam_vio-supply = <0x534>;
				compatible = "qcom,eeprom";
				cell-index = <2>;
			};

			qcom,eeprom3 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x4d 0x5e>;
				cci-master = <0>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET3";
				gpio-req-tbl-flags = <1 0>;
				gpio-req-tbl-num = <0 1>;
				gpio-reset = <1>;
				gpios = <38 66 0 38 78 0>;
				pinctrl-1 = <1022 0x55d>;
				pinctrl-0 = <1021 0x55c>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0x11170 0x9c40 0>;
				rgltr-max-voltage = <1800000 2800000 0>;
				rgltr-min-voltage = <1800000 2800000 0>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_vana", "cam_clk";
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				cam_vana-supply = <0x55b>;
				cam_vio-supply = <0x535>;
				compatible = "qcom,eeprom";
				cell-index = <3>;
			};

			qcom,eeprom4 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x4d 0x62>;
				cci-master = <1>;
				gpio-req-tbl-label = "CAMIF_MCLK4", "CAM_RESET4";
				gpio-req-tbl-flags = <1 0>;
				gpio-req-tbl-num = <0 1>;
				gpio-reset = <1>;
				gpios = <38 68 0 38 80 0>;
				pinctrl-1 = <0x402 0x55f>;
				pinctrl-0 = <0x401 0x55e>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0x3a98 0xd7a0 0x72808 0x72808 0>;
				rgltr-max-voltage = <1800000 2800000 1000000 1200000 0>;
				rgltr-min-voltage = <1800000 2800000 1000000 1200000 0>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_v_custom1", "cam_clk";
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				cam_v_custom1-supply = <0x531>;
				cam_vdig-supply = <0x531>;
				cam_vana-supply = <0x532>;
				cam_vio-supply = <0x534>;
				compatible = "qcom,eeprom";
				cell-index = <4>;
			};

			qcom,cam-sensor2 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x4d 0x60>;
				cci-master = <1>;
				gpio-req-tbl-label = "CAMIF_MCLK3", "CAM_RESET2";
				gpio-req-tbl-flags = <1 0>;
				gpio-req-tbl-num = <0 1>;
				gpio-reset = <1>;
				gpios = <38 67 0 38 79 0>;
				pinctrl-1 = <1024 0x55a>;
				pinctrl-0 = <1023 0x559>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0xdac 0x733c 0x244dc 0 0x77a100>;
				rgltr-max-voltage = <1800000 2800000 1050000 0 3960000>;
				rgltr-min-voltage = <1800000 2800000 1050000 0 3008000>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk", "cam_bob";
				cam_bob-supply = <&BOB>;
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				cam_vdig-supply = <0x558>;
				cam_vana-supply = <0x557>;
				cam_vio-supply = <0x534>;
				led-flash-src = <0x561>;
				eeprom-src = <0x560>;
				sensor-position-yaw = <&gpu0_fail_safe1>;
				sensor-position-pitch = <0>;
				sensor-position-roll = <90>;
				csiphy-sd-index = <2>;
				compatible = "qcom,cam-sensor";
				cell-index = <2>;
			};

			qcom,cam-sensor3 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x4d 0x5e>;
				cci-master = <0>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET3";
				gpio-req-tbl-flags = <1 0>;
				gpio-req-tbl-num = <0 1>;
				gpio-reset = <1>;
				gpios = <38 66 0 38 78 0>;
				pinctrl-1 = <1022 0x55d>;
				pinctrl-0 = <1021 0x55c>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0x11170 0x9c40 0 0x77a100>;
				rgltr-max-voltage = <1800000 2800000 0 3960000>;
				rgltr-min-voltage = <1800000 2800000 0 3008000>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_vana", "cam_clk", "cam_bob";
				cam_bob-supply = <&BOB>;
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				cam_vana-supply = <0x55b>;
				cam_vio-supply = <0x535>;
				led-flash-src = <0x563>;
				eeprom-src = <0x562>;
				sensor-position-yaw = <&gpu0_fail_safe1>;
				sensor-position-pitch = <0>;
				sensor-position-roll = <90>;
				csiphy-sd-index = <0>;
				compatible = "qcom,cam-sensor";
				cell-index = <3>;
			};

			qcom,cam-sensor4 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x4d 0x62>;
				cci-master = <1>;
				gpio-req-tbl-label = "CAMIF_MCLK4", "CAM_RESET4";
				gpio-req-tbl-flags = <1 0>;
				gpio-req-tbl-num = <0 1>;
				gpio-reset = <1>;
				gpios = <38 68 0 38 80 0>;
				pinctrl-1 = <0x402 0x55f>;
				pinctrl-0 = <0x401 0x55e>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0x3a98 0xd7a0 0x72808 0x72808 0 0x77a100>;
				rgltr-max-voltage = <1800000 2800000 1000000 1200000 0 3960000>;
				rgltr-min-voltage = <1800000 2800000 1000000 1200000 0 3008000>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_v_custom1", "cam_clk", "cam_bob";
				cam_bob-supply = <&BOB>;
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				cam_v_custom1-supply = <0x531>;
				cam_vdig-supply = <0x531>;
				cam_vana-supply = <0x532>;
				cam_vio-supply = <0x534>;
				led-flash-src-gl = <0x566>;
				led-flash-src = <0x565>;
				eeprom-src = <0x564>;
				sensor-position-yaw = <0>;
				sensor-position-pitch = <0>;
				sensor-position-roll = <&audio_etm0_out_funnel_lpass_lpi>;
				csiphy-sd-index = <3>;
				compatible = "qcom,cam-sensor";
				cell-index = <4>;
			};
		};

		cam_csiphy_tpg13: qcom,tpg13@ac97000 {
			status = "ok";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0xfe502ab 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0>;
			clocks = <0x4d 0x1d 0x4d 0x28 0x4d 0x1f 0x4d 0x1e>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			shared-clks = <1 0 0 0>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "gdsc";
			reg-cam-base = <0x97000 0x40000>;
			reg = <0xac97000 256 0xac40000 0x1000>;
			reg-names = "tpg0", "cam_cpas_top";
			compatible = "qcom,cam-tpg102";
			phy-id = <0>;
			cell-index = <13>;
		};

		cam_csiphy_tpg14: qcom,tpg14@ac98000 {
			status = "ok";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0xfe502ab 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0>;
			clocks = <0x4d 0x1d 0x4d 0x29 0x4d 0x21 0x4d 0x20>;
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			shared-clks = <1 0 0 0>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "gdsc";
			reg-cam-base = <0x98000 0x40000>;
			reg = <0xac98000 256 0xac40000 0x1000>;
			reg-names = "tpg1", "cam_cpas_top";
			compatible = "qcom,cam-tpg102";
			phy-id = <1>;
			cell-index = <14>;
		};

		qcom,cam_smmu {
			force_cache_allocs;
			status = "ok";
			compatible = "qcom,msm-cam-smmu", "simple-bus";

			msm_cam_smmu_ife {
				multiple-client-devices;
				cam-smmu-label = "ife", "ife-cdm";
				dma-coherent;
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				iommus = <88 0x800 0x440 88 0x840 0x440 88 0xc00 0x440 88 0xc40 0x440>;
				compatible = "qcom,msm-cam-smmu-cb";

				ife_iova_mem_map: iova-mem-map {

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <3>;
						iova-region-len = <0xd8c00000>;
						iova-region-start = <0x7400000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_jpeg {
				dma-coherent;
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				cam-smmu-label = "jpeg";
				iommus = <88 0x2040 1024 88 0x2440 1024>;
				compatible = "qcom,msm-cam-smmu-cb";

				ife_iova_mem_map: iova-mem-map {

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <3>;
						iova-region-len = <0xd8c00000>;
						iova-region-start = <0x7400000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_icp_fw {
				memory-region = <&camera_mem>;
				label = "icp";
				compatible = "qcom,msm-cam-smmu-fw-dev";
			};

			msm_cam_smmu_icp {
				cam-smmu-label = "icp";
				iova-region-discard = <0xdff00000 0x300000>;
				dma-coherent;
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
				iommus = <88 0x2000 1024 88 0x2020 1024 88 0x2060 1024 88 0x20e2 1024 88 0x2400 1024 88 0x2420 1024 88 0x2460 1024 88 0x24e2 1024>;
				compatible = "qcom,msm-cam-smmu-cb";

				ife_iova_mem_map: iova-mem-map {

					iova-mem-region-firmware {
						status = "ok";
						iova-region-id = <0>;
						iova-region-len = <0x500000>;
						iova-region-start = <0>;
						iova-region-name = "firmware";
					};

					iova-mem-region-shared {
						status = "ok";
						iova-region-id = <1>;
						iova-region-len = <0x10500000>;
						iova-region-start = <0x500000>;
						iova-region-name = "shared";
					};

					iova-mem-region-secondary-heap {
						status = "ok";
						iova-region-id = <4>;
						iova-region-len = <0x100000>;
						iova-region-start = <0x10a00000>;
						iova-region-name = "secheap";
					};

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <3>;
						iova-region-discard = <0xdff00000 0x300000>;
						iova-region-len = <0xee300000>;
						iova-region-start = <0x10c00000>;
						iova-region-name = "io";
					};

					iova-mem-qdss-region {
						status = "ok";
						qdss-phy-addr = <0x16790000>;
						iova-region-id = <5>;
						iova-region-len = <0x100000>;
						iova-region-start = <0x10b00000>;
						iova-region-name = "qdss";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				dma-coherent;
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				cam-smmu-label = "cpas-cdm";
				iommus = <88 0x20c0 1024 88 0x24c0 1024>;
				compatible = "qcom,msm-cam-smmu-cb";

				ife_iova_mem_map: iova-mem-map {

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <3>;
						iova-region-len = <0xd8c00000>;
						iova-region-start = <0x7400000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_secure {
				qcom,secure-cb;
				cam-smmu-label = "cam-secure";
				compatible = "qcom,msm-cam-smmu-cb";
			};
		};

		qcom,cam-cdm-intf {
			status = "ok";
			cdm-client-names = "vfe", "jpegdma", "jpegenc";
			num-hw-cdm = <1>;
			label = "cam-cdm-intf";
			cell-index = <0>;
			compatible = "qcom,cam-cdm-intf";
		};

		qcom,cpas-cdm0 {
			status = "ok";
			cdm-client-names = "ife3", "ife4", "dualife";
			clock-cntl-level = "svs";
			clock-rates = <0 0>;
			clocks = <0x4d 0x6b 0x4d 0x1c>;
			clock-names = "cam_cc_cpas_slow_ahb_clk", "cam_cc_cpas_ahb_clk";
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss";
			interrupt-names = "cpas-cdm";
			interrupts = <0x0 0x1cd 0x1>;
			reg-cam-base = <0x4d000>;
			reg-names = "cpas-cdm";
			reg = <0xac4d000 0x1000>;
			label = "cpas-cdm";
			compatible = "qcom,cam-cpas-cdm1_2";
			cell-index = <0>;
		};

		qcom,ife-cdm0 {
			status = "ok";
			cdm-client-names = "ife0";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
			clocks = <0x4d 0x32 0x4d 0x33 0x4d 0x35 0x4d 0x34 0x4d 0x1c>;
			clock-names = "ife_0_ahb", "ife_0_areg", "ife_clk", "ife_axi_clk", "cam_cc_cpas_ahb_clk";
			ife0-supply = <&cam_cc_ife_0_gdsc>;
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss", "ife0";
			interrupt-names = "ife-cdm0";
			interrupts = <0x0 0x1c8 0x1>;
			reg-cam-base = <0xb4200>;
			reg-names = "ife-cdm0";
			reg = <0xacb4200 0x1000>;
			label = "ife-cdm";
			compatible = "qcom,cam-ife-cdm1_2";
			cell-index = <0>;
		};

		qcom,ife-cdm1 {
			status = "ok";
			cdm-client-names = "ife1";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
			clocks = <0x4d 0x3b 0x4d 0x3c 0x4d 0x3e 0x4d 0x3d 0x4d 0x1c>;
			clock-names = "ife_1_ahb", "ife_1_areg", "ife_clk", "ife_axi_clk", "cam_cc_cpas_ahb_clk";
			ife1-supply = <&cam_cc_ife_1_gdsc>;
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss", "ife1";
			interrupt-names = "ife-cdm1";
			interrupts = <0x0 0x11f 0x1>;
			reg-cam-base = <0xc3200>;
			reg-names = "ife-cdm1";
			reg = <0xacc3200 0x1000>;
			label = "ife-cdm";
			compatible = "qcom,cam-ife-cdm1_2";
			cell-index = <1>;
		};

		qcom,ife-cdm2 {
			status = "ok";
			cdm-client-names = "ife2";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
			clocks = <0x4d 0x44 0x4d 0x45 0x4d 0x47 0x4d 0x46 0x4d 0x1c>;
			clock-names = "ife_2_ahb", "ife_2_areg", "ife_clk", "ife_axi_clk", "cam_cc_cpas_ahb_clk";
			ife2-supply = <&cam_cc_ife_2_gdsc>;
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss", "ife2";
			interrupt-names = "ife-cdm2";
			interrupts = <0x0 0x282 0x1>;
			reg-cam-base = <0xef200>;
			reg-names = "ife-cdm2";
			reg = <0xacef200 0x1000>;
			label = "ife-cdm";
			compatible = "qcom,cam-ife-cdm1_2";
			cell-index = <2>;
		};

		qcom,cam-isp {
			status = "ok";
			arch-compat = "ife";
			compatible = "qcom,cam-isp";
		};

		cam_csid0: qcom,csid0 {
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "ife_csid_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0x17d78400 0 0 0 0x14257880 0 0x5f5e100 0 0 0x17d78400 0 0 0 0x1c4fecc0 0 0xbebc200 0 0 0x17d78400 0 0 0 0x23c34600 0 0x11e1a300 0 0 0x17d78400 0 0 0 0x2aea5400 0 0x17d78400 0 0>;
			clocks = <0x4d 0x39 0x4d 0x38 0x4d 0x1d 0x4d 0x37 0x4d 0x36 0x4d 0x35 0x4d 0x33 0x4d 0x32 0x4d 0x34>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_0_areg", "ife_0_ahb", "ife_axi_clk";
			ife0-supply = <&cam_cc_ife_0_gdsc>;
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss", "ife0";
			interrupts = <0x0 0x1d0 0x1>;
			interrupt-names = "csid0";
			reg-cam-base = <0xb5200>;
			reg = <0xacb5200 0x1000>;
			reg-names = "csid";
			compatible = "qcom,csid570";
			cell-index = <0>;
		};

		cam_vfe0: qcom,ife0 {
			status = "ok";
			cam_hw_pid = <28 4 16 8>;
			ubwc-static-cfg = <0x1016 0x1026>;
			clock-rates-option = <0x2aea5400>;
			clocks-option = <0x4d 0x3a>;
			clock-names-option = "ife_dsp_clk";
			clock-control-debugfs = "true";
			scl-clk-names = "ife_0_areg";
			src-clock-name = "ife_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0 0x5f5e100 0x14257880 0 0 0 0xbebc200 0x1c4fecc0 0 0 0 0x11e1a300 0x23c34600 0 0 0 0x17d78400 0x2aea5400 0 0>;
			clocks = <0x4d 0x32 0x4d 0x33 0x4d 0x36 0x4d 0x35 0x4d 0x34>;
			clock-names = "ife_0_ahb", "ife_0_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			ife0-supply = <&cam_cc_ife_0_gdsc>;
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss", "ife0";
			interrupts = <0x0 0x1d1 0x1>;
			interrupt-names = "ife0";
			reg-cam-base = <0xb4000 0x42000>;
			reg = <0xacb4000 0xd000 0xac42000 0x8000>;
			reg-names = "ife", "cam_camnoc";
			compatible = "qcom,vfe570";
			cell-index = <0>;
		};

		cam_csid1: qcom,csid1 {
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "ife_csid_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0x17d78400 0 0 0 0x14257880 0 0x5f5e100 0 0 0x17d78400 0 0 0 0x1c4fecc0 0 0xbebc200 0 0 0x17d78400 0 0 0 0x23c34600 0 0x11e1a300 0 0 0x17d78400 0 0 0 0x2aea5400 0 0x17d78400 0 0>;
			clocks = <0x4d 0x42 0x4d 0x41 0x4d 0x1d 0x4d 0x40 0x4d 0x3f 0x4d 0x3e 0x4d 0x3c 0x4d 0x3b 0x4d 0x3d>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_1_areg", "ife_1_ahb", "ife_axi_clk";
			ife1-supply = <&cam_cc_ife_1_gdsc>;
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss", "ife1";
			interrupts = <0x0 0x1d2 0x1>;
			interrupt-names = "csid1";
			reg-cam-base = <0xc4200>;
			reg = <0xacc4200 0x1000>;
			reg-names = "csid";
			compatible = "qcom,csid570";
			cell-index = <1>;
		};

		cam_vfe1: qcom,ife1 {
			status = "ok";
			cam_hw_pid = <29 5 17 9>;
			ubwc-static-cfg = <0x1016 0x1026>;
			clock-rates-option = <0x2aea5400>;
			clocks-option = <0x4d 0x43>;
			clock-names-option = "ife_dsp_clk";
			clock-control-debugfs = "true";
			scl-clk-names = "ife_1_areg";
			src-clock-name = "ife_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0 0x5f5e100 0x14257880 0 0 0 0xbebc200 0x1c4fecc0 0 0 0 0x11e1a300 0x23c34600 0 0 0 0x17d78400 0x2aea5400 0 0>;
			clocks = <0x4d 0x3b 0x4d 0x3c 0x4d 0x3f 0x4d 0x3e 0x4d 0x3d>;
			clock-names = "ife_1_ahb", "ife_1_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			ife1-supply = <&cam_cc_ife_1_gdsc>;
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss", "ife1";
			interrupts = <0x0 0x1d3 0x1>;
			interrupt-names = "ife1";
			reg-cam-base = <0xc3000 0x42000>;
			reg = <0xacc3000 0xd000 0xac42000 0x8000>;
			reg-names = "ife", "cam_camnoc";
			compatible = "qcom,vfe570";
			cell-index = <1>;
		};

		cam_csid2: qcom,csid2 {
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "ife_csid_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0x17d78400 0 0 0 0x14257880 0 0x5f5e100 0 0 0x17d78400 0 0 0 0x1c4fecc0 0 0xbebc200 0 0 0x17d78400 0 0 0 0x23c34600 0 0x11e1a300 0 0 0x17d78400 0 0 0 0x2aea5400 0 0x17d78400 0 0>;
			clocks = <0x4d 0x4b 0x4d 0x4a 0x4d 0x1d 0x4d 0x49 0x4d 0x48 0x4d 0x47 0x4d 0x45 0x4d 0x44 0x4d 0x46>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_2_areg", "ife_2_ahb", "ife_axi_clk";
			ife2-supply = <&cam_cc_ife_2_gdsc>;
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss", "ife2";
			interrupts = <0x0 0x280 0x1>;
			interrupt-names = "csid2";
			reg-cam-base = <0xf0200>;
			reg = <0xacf0200 0x1000>;
			reg-names = "csid";
			compatible = "qcom,csid570";
			cell-index = <2>;
		};

		cam_vfe2: qcom,ife2 {
			status = "ok";
			cam_hw_pid = <30 6 18 10>;
			ubwc-static-cfg = <0x1016 0x1026>;
			clock-control-debugfs = "true";
			scl-clk-names = "ife_2_areg";
			src-clock-name = "ife_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0 0x5f5e100 0x14257880 0 0 0 0xbebc200 0x1c4fecc0 0 0 0 0x11e1a300 0x23c34600 0 0 0 0x17d78400 0x2aea5400 0 0>;
			clocks = <0x4d 0x44 0x4d 0x45 0x4d 0x48 0x4d 0x47 0x4d 0x46>;
			clock-names = "ife_2_ahb", "ife_2_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			ife2-supply = <&cam_cc_ife_2_gdsc>;
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss", "ife2";
			interrupts = <0x0 0x281 0x1>;
			interrupt-names = "ife2";
			reg-cam-base = <0xef000 0x42000>;
			reg = <0xacef000 0xd000 0xac42000 0x8000>;
			reg-names = "ife", "cam_camnoc";
			compatible = "qcom,vfe570";
			cell-index = <2>;
		};

		cam_csid_lite0: qcom,csid-lite0 {
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "ife_csid_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0x17d78400 0 0 0 0x17d78400 0 0 0x17d78400 0 0 0 0x1c9c3800 0 0 0x17d78400 0 0 0 0x1c9c3800 0 0 0x17d78400 0 0 0 0x1c9c3800 0 0>;
			clocks = <0x4d 0x52 0x4d 0x51 0x4d 0x1d 0x4d 0x50 0x4d 0x4f 0x4d 0x4c 0x4d 0x4e>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_lite_ahb", "ife_clk";
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss";
			interrupts = <0x0 0x1d4 0x1>;
			interrupt-names = "csid-lite0";
			reg-cam-base = <0xd9200>;
			reg = <0xacd9200 0x1000>;
			reg-names = "csid-lite";
			compatible = "qcom,csid-lite570";
			cell-index = <3>;
		};

		cam_vfe_lite0: qcom,ife-lite0 {
			status = "ok";
			cam_hw_pid = <20>;
			clock-control-debugfs = "true";
			src-clock-name = "ife_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0 0 0x17d78400 0 0 0 0x1c9c3800 0 0 0 0x1c9c3800 0 0 0 0x1c9c3800 0>;
			clocks = <0x4d 0x4c 0x4d 0x4d 0x4d 0x4f 0x4d 0x4e>;
			clock-names = "ife_lite_ahb", "ife_lite_axi", "ife_clk_src", "ife_clk";
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss";
			interrupts = <0x0 0x1d5 0x1>;
			interrupt-names = "ife-lite0";
			reg-cam-base = <0xd9000>;
			reg = <0xacd9000 0x2200>;
			reg-names = "ife-lite";
			compatible = "qcom,vfe-lite570";
			cell-index = <3>;
		};

		cam_csid_lite1: qcom,csid-lite1 {
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "ife_csid_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0x17d78400 0 0 0 0x17d78400 0 0 0x17d78400 0 0 0 0x1c9c3800 0 0 0x17d78400 0 0 0 0x1c9c3800 0 0 0x17d78400 0 0 0 0x1c9c3800 0 0>;
			clocks = <0x4d 0x52 0x4d 0x51 0x4d 0x1d 0x4d 0x50 0x4d 0x4f 0x4d 0x4c 0x4d 0x4e>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_lite_ahb", "ife_clk";
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss";
			interrupts = <0x0 0x167 0x1>;
			interrupt-names = "csid-lite1";
			reg-cam-base = <0xdb400>;
			reg = <0xacdb400 0x1000>;
			reg-names = "csid-lite";
			compatible = "qcom,csid-lite570";
			cell-index = <4>;
		};

		cam_vfe_lite1: qcom,ife-lite1 {
			status = "ok";
			cam_hw_pid = <19>;
			clock-control-debugfs = "true";
			src-clock-name = "ife_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0 0 0x17d78400 0 0 0 0x1c9c3800 0 0 0 0x1c9c3800 0 0 0 0x1c9c3800 0>;
			clocks = <0x4d 0x4c 0x4d 0x4d 0x4d 0x4f 0x4d 0x4e>;
			clock-names = "ife_lite_ahb", "ife_lite_axi", "ife_clk_src", "ife_clk";
			camss-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss";
			interrupts = <0x0 0x168 0x1>;
			interrupt-names = "ife-lite1";
			reg-cam-base = <0xdb200>;
			reg = <0xacdb200 0x2200>;
			reg-names = "ife-lite";
			compatible = "qcom,vfe-lite570";
			cell-index = <4>;
		};

		qcom,cam-icp {
			ipe_bps_pc_en;
			icp_pc_en;
			status = "ok";
			num-bps = <1>;
			num-ipe = <1>;
			num-a5 = <1>;
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,bps";
			compatible = "qcom,cam-icp";
		};

		cam_a5: qcom,a5 {
			status = "ok";
			qos-val = <0xa0a>;
			ubwc-bps-write-cfg = <0x161cf 0x161ef>;
			ubwc-bps-fetch-cfg = <0x7073 0x707b>;
			ubwc-ipe-write-cfg = <0x161cf 0x161ef>;
			ubwc-ipe-fetch-cfg = <0x7073 0x707b>;
			fw_name = "CAMERA_ICP_480.elf";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0 0x17d78400 0 0 0x1c9c3800 0 0 0x23c34600 0 0 0x23c34600 0>;
			clocks = <0x4d 0x2f 0x4d 0x31 0x4d 0x30>;
			src-clock-name = "icp_clk_src";
			clock-names = "icp_ahb_clk", "icp_clk_src", "icp_clk";
			camss-vdd-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss-vdd";
			interrupt-names = "a5";
			interrupts = <0x0 0x1cf 0x1>;
			reg-cam-base = <0 0x10000 0x18000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			compatible = "qcom,cam-a5";
			cell-index = <0>;
		};

		cam_ipe0: qcom,ipe0 {
			status = "ok";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0 0 0 0x11e1a300 0 0 0 0 0x1ad27480 0 0 0 0 0x2160ec00 0 0 0 0 0x29b92700 0>;
			clocks = <0x4d 0x53 0x4d 0x54 0x4d 0x55 0x4d 0x57 0x4d 0x56>;
			clock-control-debugfs = "true";
			src-clock-name = "ipe_0_clk_src";
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk_src", "ipe_0_clk";
			ipe0-vdd-supply = <&cam_cc_ipe_0_gdsc>;
			regulator-names = "ipe0-vdd";
			reg-cam-base = <0x9a000>;
			reg-names = "ipe0_top";
			reg = <0xac9a000 0x12000>;
			compatible = "qcom,cam-ipe";
			cell-index = <0>;
		};

		cam_bps: qcom,bps {
			status = "ok";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0 0 0 0xbebc200 0 0 0 0 0x17d78400 0 0 0 0 0x1c9c3800 0 0 0 0 0x23c34600 0>;
			clocks = <0x4d 0xf 0x4d 0x10 0x4d 0x11 0x4d 0x13 0x4d 0x12>;
			clock-control-debugfs = "true";
			src-clock-name = "bps_clk_src";
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk_src", "bps_clk";
			bps-vdd-supply = <&cam_cc_bps_gdsc>;
			regulator-names = "bps-vdd";
			reg-cam-base = <0x7a000>;
			reg-names = "bps_top";
			reg = <0xac7a000 0x8000>;
			compatible = "qcom,cam-bps";
			cell-index = <0>;
		};

		qcom,cam-jpeg {
			status = "ok";
			num-jpeg-dma = <1>;
			num-jpeg-enc = <1>;
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			compatible = "qcom,cam-jpeg";
		};

		cam_jpeg_enc: qcom,jpegenc {
			status = "ok";
			cam_hw_wr_mid = <1>;
			cam_hw_rd_mid = <0>;
			cam_hw_pid = <25 26>;
			clock-cntl-level = "nominal";
			src-clock-name = "jpegenc_clk_src";
			clock-rates = <0x23c34600 0>;
			clocks = <0x4d 0x59 0x4d 0x58>;
			clock-names = "jpegenc_clk_src", "jpegenc_clk";
			camss-vdd-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss-vdd";
			interrupts = <0x0 0x1da 0x1>;
			interrupt-names = "jpeg";
			reg-cam-base = <0x53000 0x42000>;
			reg = <0xac53000 0x4000 0xac42000 0x8000>;
			reg-names = "jpege_hw", "cam_camnoc";
			compatible = "qcom,cam_jpeg_enc_580";
			cell-index = <0>;
		};

		cam_jpeg_dma: qcom,jpegdma {
			status = "ok";
			cam_hw_wr_mid = <1>;
			cam_hw_rd_mid = <0>;
			cam_hw_pid = <24 27>;
			clock-cntl-level = "nominal";
			src-clock-name = "jpegdma_clk_src";
			clock-rates = <0x23c34600 0>;
			clocks = <0x4d 0x59 0x4d 0x58>;
			clock-names = "jpegdma_clk_src", "jpegdma_clk";
			camss-vdd-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss-vdd";
			interrupts = <0x0 0x1db 0x1>;
			interrupt-names = "jpegdma";
			reg-cam-base = <0x57000 0x42000>;
			reg = <0xac57000 0x4000 0xac42000 0x8000>;
			reg-names = "jpegdma_hw", "cam_camnoc";
			compatible = "qcom,cam_jpeg_dma_580";
			cell-index = <0>;
		};

		qcom,cam-cpas {
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "csiphy4", "cci0", "cci1", "csid0", "csid1", "csid2", "csid3", "csid4", "ife0", "ife1", "ife2", "ife3", "ife4", "ipe0", "cam-cdm-intf0", "ife-cdm0", "ife-cdm1", "ife-cdm2", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "tpg13", "tpg14";
			client-id-based;
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <16 48 64 128 192 256 320 336 384 416>;
			cam-ahb-bw-KBps = <0 0 0 0x12c00 0 0x12c00 0 0x249f0 0 0x249f0 0 0x493e0 0 0x493e0 0 0x493e0>;
			cam-ahb-num-cases = <8>;
			rpmh-bcm-info = <12 4 0x800 0 4>;
			interconnects = <0x42 0x2 0x7a 0x204>;
			interconnect-names = "cam_ahb";
			camnoc-axi-clk-bw-margin-perc = <20>;
			camnoc-bus-width = <32>;
			control-camnoc-axi-clk;
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0 0 0 0 0 0 0 0 0x5f5e100 0 0 0x4c4b400 0 0 0x11e1a300 0 0xbebc200 0 0 0x4c4b400 0 0 0x17d78400 0 0x11e1a300 0 0 0x4c4b400 0 0 0x17d78400 0 0x17d78400 0 0 0x4c4b400 0 0 0x1c9c3800 0>;
			src-clock-name = "camnoc_axi_clk_src";
			clocks = <0x4d 0x2d 0x39 0x9 0x39 0xa 0x4d 0x6b 0x4d 0x1c 0x4d 0x1b 0x4d 0x15 0x4d 0x14>;
			clock-names = "soc_fast_ahb", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "cpas_core_ahb_clk", "camnoc_axi_clk_src", "camnoc_axi_clk";
			camss-vdd-supply = <&cam_cc_titan_top_gdsc>;
			regulator-names = "camss-vdd";
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			interrupts = <0x0 0x1cb 0x1>;
			interrupt-names = "cpas_camnoc";
			cam_hw_fuse = <4 0x221c8130 0x200000 0 4 6 0x221c8130 0x400000 0 16 0 0x221c8130 0x1000000 0 255 2 0x221c8130 2 1 255 3 0x221c8130 0x3000 2 255 7 0x221c8130 0x2000000 0 16>;
			reg-cam-base = <0x40000 0x42000 0xbbf0000>;
			reg = <0xac40000 0x1000 0xac42000 0x8000 0xbbf0000 0x1f00>;
			reg-names = "cam_cpas_top", "cam_camnoc", "cam_rpmh";
			status = "ok";
			arch-compat = "cpas_top";
			label = "cpas";
			compatible = "qcom,cam-cpas";
			cell-index = <0>;

			camera-bus-nodes {

				level3-nodes {
					level-index = <3>;

					level3_rt0_rd_wr_sum: level3-rt0-rd-wr-sum {
						ib-bw-voting-needed;
						traffic-merge-type = <0>;
						node-name = "level3-rt0-rd-wr-sum";
						cell-index = <0>;

						qcom,axi-port-mnoc {
							interconnects = <0x1fc 0xe 0x3f 0x200>;
							interconnect-names = "cam_hf_0";
						};
					};

					level3_nrt0_rd_wr_sum: level3-nrt0-rd-wr-sum {
						traffic-merge-type = <0>;
						node-name = "level3-nrt0-rd-wr-sum";
						cell-index = <1>;

						qcom,axi-port-mnoc {
							interconnects = <0x1fc 0x10 0x3f 0x200>;
							interconnect-names = "cam_sf_0";
						};
					};

					level3_nrt1_rd_wr_sum: level3-nrt1-rd-wr-sum {
						traffic-merge-type = <0>;
						node-name = "level3-nrt1-rd-wr-sum";
						cell-index = <2>;

						qcom,axi-port-mnoc {
							interconnects = <0x1fc 0xf 0x3f 0x200>;
							interconnect-names = "cam_sf_icp";
						};
					};
				};

				level2-nodes {
					camnoc-max-needed;
					level-index = <2>;

					level2_rt0_wr: level2-rt0-wr {
						traffic-merge-type = <1>;
						parent-node = <&level3_rt0_rd_wr_sum>;
						node-name = "level2-rt0-wr";
						cell-index = <3>;
					};

					level2_rt0_rd: level2-rt0-rd {
						traffic-merge-type = <1>;
						parent-node = <&level3_rt0_rd_wr_sum>;
						node-name = "level2-rt0-rd";
						cell-index = <4>;
					};

					level2_nrt0_wr: level2-nrt0-wr {
						traffic-merge-type = <1>;
						parent-node = <&level3_nrt0_rd_wr_sum>;
						node-name = "level2-nrt0-wr";
						cell-index = <5>;
					};

					level2_nrt0_rd: level2-nrt0-rd {
						traffic-merge-type = <1>;
						parent-node = <&level3_nrt0_rd_wr_sum>;
						node-name = "level2-nrt0-rd";
						cell-index = <6>;
					};

					level2_nrt1_rd: level2-nrt1-rd {
						bus-width-factor = <4>;
						traffic-merge-type = <0>;
						parent-node = <&level3_nrt1_rd_wr_sum>;
						node-name = "level2-nrt1-rd";
						cell-index = <7>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <1>;

					level1_rt0_wr0: level1-rt0-wr0 {
						traffic-merge-type = <0>;
						parent-node = <&level2_rt0_wr>;
						node-name = "level1-rt0-wr0";
						cell-index = <8>;
					};

					level1_rt0_wr1: level1-rt0-wr1 {
						traffic-merge-type = <0>;
						parent-node = <&level2_rt0_wr>;
						node-name = "level1-rt0-wr1";
						cell-index = <9>;
					};

					level1_rt0_rd0: level1-rt0-rd0 {
						traffic-merge-type = <0>;
						parent-node = <&level2_rt0_rd>;
						node-name = "level1-rt0-rd0";
						cell-index = <10>;
					};

					level1_rt0_wr2: level1-rt0-wr2 {
						traffic-merge-type = <0>;
						parent-node = <&level2_rt0_wr>;
						node-name = "level1-rt0-wr2";
						cell-index = <11>;
					};

					level1_nrt0_wr0: level1-nrt0-wr0 {
						traffic-merge-type = <0>;
						parent-node = <&level2_nrt0_wr>;
						node-name = "level1-nrt0-wr0";
						cell-index = <12>;
					};

					level1_nrt0_rd0: level1-nrt0-rd0 {
						traffic-merge-type = <0>;
						parent-node = <&level2_nrt0_rd>;
						node-name = "level1-nrt0-rd0";
						cell-index = <13>;
					};

					level1_nrt0_wr1: level1-nrt0-wr1 {
						traffic-merge-type = <0>;
						parent-node = <&level2_nrt0_wr>;
						node-name = "level1-nrt0-wr1";
						cell-index = <14>;
					};

					level1_nrt0_rd1: level1-nrt0-rd1 {
						traffic-merge-type = <0>;
						parent-node = <&level2_nrt0_rd>;
						node-name = "level1-nrt0-rd2";
						cell-index = <15>;
					};
				};

				level0-nodes {
					level-index = <0>;

					ife2_ubwc_stats_wr: ife2-ubwc-stats-wr {
						parent-node = <&level1_rt0_wr0>;
						constituent-paths = <1 2 3>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se13_i2c_active>;
						client-name = "ife2";
						node-name = "ife2-ubwc-stats-wr";
						cell-index = <16>;
					};

					ife0_ubwc_stats_wr: ife0-ubwc-stats-wr {
						parent-node = <&level1_rt0_wr0>;
						constituent-paths = <1 2 3>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se13_i2c_active>;
						client-name = "ife0";
						node-name = "ife0-ubwc-stats-wr";
						cell-index = <17>;
					};

					ife1_ubwc_stats_wr: ife1-ubwc-stats-wr {
						parent-node = <&level1_rt0_wr0>;
						constituent-paths = <1 2 3>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se13_i2c_active>;
						client-name = "ife1";
						node-name = "ife1-ubwc-stats-wr";
						cell-index = <18>;
					};

					ife0_linear_pdaf_wr: ife0-linear-pdaf-wr {
						parent-node = <&level1_rt0_wr1>;
						constituent-paths = <0 8>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se12_spi_sleep>;
						client-name = "ife0";
						node-name = "ife0-linear-pdaf-wr";
						cell-index = <19>;
					};

					ife1_linear_pdaf_wr: ife1-linear-pdaf-wr {
						parent-node = <&level1_rt0_wr1>;
						constituent-paths = <0 8>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se12_spi_sleep>;
						client-name = "ife1";
						node-name = "ife1-linear-pdaf-wr";
						cell-index = <20>;
					};

					ife2_linear_pdaf_wr: ife2-linear-pdaf-wr {
						parent-node = <&level1_rt0_wr1>;
						constituent-paths = <0 8>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se12_spi_sleep>;
						client-name = "ife2";
						node-name = "ife2-linear-pdaf-wr";
						cell-index = <21>;
					};

					ife0_rdi_all_rd: ife0-rdi-all-rd {
						parent-node = <&level1_rt0_rd0>;
						constituent-paths = <4 5 6 7>;
						traffic-transaction-type = <0>;
						traffic-data = <&qupv3_se13_spi_sleep>;
						client-name = "ife0";
						node-name = "ife0-rdi-all-rd";
						cell-index = <22>;
					};

					ife1_rdi_all_rd: ife1-rdi-all-rd {
						parent-node = <&level1_rt0_rd0>;
						constituent-paths = <4 5 6 7>;
						traffic-transaction-type = <0>;
						traffic-data = <&qupv3_se13_spi_sleep>;
						client-name = "ife1";
						node-name = "ife1-rdi-all-rd";
						cell-index = <23>;
					};

					ife2_rdi_all_rd: ife2-rdi-all-rd {
						parent-node = <&level1_rt0_rd0>;
						constituent-paths = <4 5 6 7>;
						traffic-transaction-type = <0>;
						traffic-data = <&qupv3_se13_spi_sleep>;
						client-name = "ife2";
						node-name = "ife2-rdi-all-rd";
						cell-index = <24>;
					};

					ife0_rdi_pixel_raw_wr: ife0-rdi-pixel-raw-wr {
						parent-node = <&level1_rt0_wr2>;
						constituent-paths = <4 5 6 9>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se13_spi_active>;
						client-name = "ife0";
						node-name = "ife0-rdi-pixel-raw-wr";
						cell-index = <25>;
					};

					ife1_rdi_pixel_raw_wr: ife1-rdi-pixel-raw-wr {
						parent-node = <&level1_rt0_wr2>;
						constituent-paths = <4 5 6 9>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se13_spi_active>;
						client-name = "ife1";
						node-name = "ife1-rdi-pixel-raw-wr";
						cell-index = <26>;
					};

					ife2_rdi_pixel_raw_wr: ife2-rdi-pixel-raw-wr {
						parent-node = <&level1_rt0_wr2>;
						constituent-paths = <4 5 6 9>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se13_spi_sleep>;
						client-name = "ife2";
						node-name = "ife2-rdi-pixel-raw-wr";
						cell-index = <27>;
					};

					ife3_rdi_all_wr: ife3-rdi-all-wr {
						parent-node = <&level1_rt0_wr2>;
						constituent-paths = <4 5 6 7>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se13_spi_sleep>;
						client-name = "ife3";
						node-name = "ife3-rdi-all-wr";
						cell-index = <28>;
					};

					ife4_rdi_all_wr: ife4-rdi-all-wr {
						parent-node = <&level1_rt0_wr2>;
						constituent-paths = <4 5 6 7>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se13_spi_sleep>;
						client-name = "ife4";
						node-name = "ife4-rdi-all-wr";
						cell-index = <29>;
					};

					ipe0_all_wr: ipe0-all-wr {
						parent-node = <&level1_nrt0_wr0>;
						constituent-paths = <34 35 36>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se12_spi_active>;
						client-name = "ipe0";
						node-name = "ipe0-all-wr";
						cell-index = <30>;
					};

					bps0_all_wr: bps0-all-wr {
						parent-node = <&level1_nrt0_wr0>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se12_spi_active>;
						client-name = "bps0";
						node-name = "bps0-all-wr";
						cell-index = <31>;
					};

					ipe0_ref_rd: ipe0-ref-rd {
						parent-node = <&level1_nrt0_rd0>;
						traffic-transaction-type = <0>;
						traffic-data = <33>;
						client-name = "ipe0";
						node-name = "ipe0-ref-rd";
						cell-index = <32>;
					};

					bps0_all_rd: bps0-all-rd {
						parent-node = <&level1_nrt0_rd0>;
						traffic-transaction-type = <0>;
						traffic-data = <&qupv3_se12_spi_active>;
						client-name = "bps0";
						node-name = "bps0-all-rd";
						cell-index = <33>;
					};

					ipe0_in_rd: ipe0-in-rd {
						parent-node = <&level2_nrt0_rd>;
						traffic-transaction-type = <0>;
						traffic-data = <32>;
						client-name = "ipe0";
						node-name = "ipe0-in-rd";
						cell-index = <34>;
					};

					jpeg_enc0_all_wr: jpeg-enc0-all-wr {
						parent-node = <&level1_nrt0_wr1>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se12_spi_active>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-wr";
						cell-index = <35>;
					};

					jpeg_dma0_all_wr: jpeg-dma0-all-wr {
						parent-node = <&level1_nrt0_wr1>;
						traffic-transaction-type = <1>;
						traffic-data = <&qupv3_se12_spi_active>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-wr";
						cell-index = <36>;
					};

					jpeg_enc0_all_rd: jpeg-enc0-all-rd {
						parent-node = <&level1_nrt0_rd1>;
						traffic-transaction-type = <0>;
						traffic-data = <&qupv3_se12_spi_active>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-rd";
						cell-index = <37>;
					};

					jpeg_dma0_all_rd: jpeg-dma0-all-rd {
						parent-node = <&level1_nrt0_rd1>;
						traffic-transaction-type = <0>;
						traffic-data = <&qupv3_se12_spi_active>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-rd";
						cell-index = <38>;
					};

					cpas_cdm0_all_rd: cpas-cdm0-all-rd {
						parent-node = <&level2_nrt0_rd>;
						traffic-transaction-type = <0>;
						traffic-data = <&qupv3_se12_spi_active>;
						client-name = "cpas-cdm0";
						node-name = "cpas-cdm0-all-rd";
						cell-index = <39>;
					};

					icp0_all_rd: icp0-all-rd {
						parent-node = <&level2_nrt1_rd>;
						traffic-transaction-type = <0>;
						traffic-data = <&qupv3_se12_spi_active>;
						client-name = "icp0";
						node-name = "icp0-all-rd";
						cell-index = <40>;
					};
				};
			};
		};

		msm_mmrm: qcom,mmrm {
			status = "okay";
			compatible = "qcom,msm-mmrm", "qcom,waipio-mmrm";
		};

		mdss_mdp: qcom,mdss_mdp@ae00000 {
			qcom,sde-dspp-ltm-off = <0x15300 0x14300>;
			qcom,sde-dspp-ltm-version = <0x10001>;
			qcom,sde-has-idle-pc;
			qcom,sde-ib-bw-vote = <0x2625a0 0 0x186a00>;
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-data-bus1", "qcom,sde-ebi-bus", "qcom,sde-reg-bus";
			interconnects = <0x1fc 0x15 0x42 0x230 0x1fc 0x15 0x42 0x230 0x3f 0x3 0x3f 0x200 0x42 0x2 0x7a 0x20d>;
			clock-max-rate = <0 0 0 0x1dcd6500 0x1dcd6500 0x124f800 0x1dcd6500 0x11e1a300>;
			clock-rate = <0 0 0 0x1dcd6500 0x1dcd6500 0x124f800 0x1dcd6500 0x124f800>;
			clock-names = "gcc_bus", "gcc_nrt_bus", "iface_clk", "branch_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clocks = <0x39 0x11 0x39 0x12 0x34 0x3 0x34 0x3e 0x34 0x3f 0x34 0x4d 0x34 0x41 0x34 0x48>;
			qcom,sde-reg-bus,vectors-KBps = <0 0 0 0x12110 0 0x4c4b40 0 0x9402a0>;
			qcom,sde-secure-sid-mask = <0x2801 0x2c01>;
			qcom,sde-reg-dma-clk-ctrl = <700 20>;
			qcom,sde-reg-dma-xin-id = <7>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-reg-dma-id = <0 1>;
			qcom,sde-reg-dma-off = <0 1024>;
			qcom,sde-qos-cpu-irq-latency = <&audio_etm0_out_funnel_lpass_lpi>;
			qcom,sde-qos-cpu-dma-latency = <&audio_etm0_out_funnel_lpass_lpi>;
			qcom,sde-qos-cpu-mask-performance = <15>;
			qcom,sde-qos-cpu-mask = <3>;
			qcom,sde-cdp-setting = <1 1 1 0>;
			qcom,sde-creq-lut = <0x112234 0x45566777 0x112236 0x67777777 0x112234 0x45566777 0x112236 0x67777777 0 0 0 0 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0 0x77776541 0 0x123445 0x56677777 0x123667 0x77777777 0x123445 0x56677777 0x123667 0x77777777 0x1234445 0x55666777 0x1236667 0x77777777 0x1234445 0x55666777 0x1236667 0x77777777 0 0 0 0 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0 0x77776541 0 0x2344455 0x56667777 0x2366677 0x77777777 0x123445 0x56677777 0x123667 0x77777777>;
			qcom,sde-safe-lut = <0xfe00 0xfe00 0xffff 1 1023 0xf800 0xf800 0xf000 0xf000 0xffff 1 1023 0xe000 0xf800>;
			qcom,sde-danger-lut = <0x3ffff 0x3ffff 0 0 0 0x3fffff 0x3fffff 0xffffff 0xffffff 0 0 0 0x3ffffff 0x3fffff>;
			qcom,sde-qos-refresh-rates = <120 240>;
			qcom,sde-vbif-qos-lutdma-remap = <3 3 3 3 4 4 4 6>;
			qcom,sde-vbif-qos-cwb-remap = <3 3 4 4 5 5 6 6>;
			qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3>;
			qcom,sde-vbif-qos-rt-remap = <3 3 4 4 5 5 6 6>;
			qcom,sde-vbif-dynamic-ot-wr-limit = <0x3b53800 2 0x76a7000 6 0x1da9c000 16>;
			qcom,sde-vbif-default-ot-wr-limit = <16>;
			qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3>;
			qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
			qcom,sde-vbif-id = <0>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-off = <0>;
			qcom,sde-uidle-size = <112>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-lm-noise-version = <0x10000>;
			qcom,sde-lm-noise-off = <&tpdm_swao_prio_0>;
			qcom,sde-dspp-demura-version = <0x10000>;
			qcom,sde-dspp-demura-size = <&kgsl_smmu>;
			qcom,sde-dspp-demura-off = <0x15600 0x14800>;
			qcom,sde-dspp-spr-version = <0x10000>;
			qcom,sde-dspp-spr-size = <&kgsl_smmu>;
			qcom,sde-dspp-spr-off = <0x15400 0x14400>;
			qcom,sde-num-ddr-channels = <2>;
			qcom,sde-num-nrt-paths = <0>;
			qcom,sde-dram-channels = <2>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-min-llcc-ib-kbps = <0>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-max-bw-high-kbps = <8 0xdec740 7 0xa7d8c0>;
			qcom,sde-max-bw-low-kbps = <8 0x64b540 7 0x50df20>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-trusted-vm-displays = <1>;
			qcom,sde-has-dest-scaler;
			qcom,sde-has-dim-layer;
			qcom,sde-pipe-order-version = <1>;
			qcom,sde-has-src-split;
			qcom,sde-has-cdp;
			qcom,sde-panic-per-pipe;
			qcom,sde-smart-panel-align-mode = <12>;
			qcom,sde-macrotile-mode = <1>;
			qcom,sde-ubwc-static = <1>;
			qcom,sde-ubwc-bw-calc-version = <1>;
			qcom,sde-ubwc-swizzle = <6>;
			qcom,sde-ubwc-version = <&cam_sensor_mclk3_suspend>;
			qcom,sde-highest-bank-bit = <8 2 7 1>;
			qcom,sde-mixer-blendstages = <9>;
			qcom,sde-wb-linewidth-linear = <0x1400>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-vig-sspp-linewidth = <0x1400>;
			qcom,sde-sspp-linewidth = <0xc80>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-qseed-scalar-version = <0x3001>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-clk-status = <688 0 696 0 688 12 696 12 712 12>;
			qcom,sde-sspp-clk-ctrl = <684 0 692 0 684 8 692 8 700 8>;
			qcom,sde-max-per-pipe-bw-kbps = <0x3e8fa0 0x3e8fa0 0x3e8fa0 0x3e8fa0 0x3e8fa0>;
			qcom,sde-mixer-blend-op-off = <32 56 80 104 128 152 176 200 224 248 272>;
			qcom,sde-mixer-pair-mask = <2 1 4 3 6 5>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-sspp-smart-dma-priority = <4 5 1 2 3>;
			qcom,sde-sspp-excl-rect = <1 1 1 1 1>;
			qcom,sde-sspp-xin-id = <0 4 1 5 9>;
			qcom,sde-sspp-src-size = <&tpdm_prng>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x25000 0x27000 0x29000>;
			qcom,sde-sspp-type = "vig", "vig", "dma", "dma", "dma";
			qcom,sde-dither-size = <32>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-cwb-dither = <0 0 0 0 1 1>;
			qcom,sde-dither-off = <224 224 224 224 224 224>;
			qcom,sde-dsc-linewidth = <0xa00>;
			qcom,sde-dsc-native422-supp = <1 1>;
			qcom,sde-dsc-ctl-size = <16>;
			qcom,sde-dsc-ctl = <0xf00 0xf80>;
			qcom,sde-dsc-enc-size = <&qupv3_se12_spi_active>;
			qcom,sde-dsc-enc = <256 512>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-pair-mask = <2 1>;
			qcom,sde-dsc-size = <16>;
			qcom,sde-dsc-off = <0x81000 0x81000>;
			qcom,sde-cdm-size = <&aop_config_mem>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-pp-cwb = <0 0 0 0 1 1>;
			qcom,sde-merge-3d-size = <16>;
			qcom,sde-merge-3d-off = <0x4f000 0x50000 0x66f00>;
			qcom,sde-pp-merge-3d-id = <0 0 1 1 2 2>;
			qcom,sde-pp-size = <&qupv3_se0_i2c_active>;
			qcom,sde-pp-slave = <0 0 0 0 0 0>;
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x66800 0x66c00>;
			qcom,sde-intf-tear-irq-off = <0 0x36800 0x37800 0>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-intf-size = <&L4E>;
			qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
			qcom,sde-wb-clk-status = <956 20>;
			qcom,sde-wb-clk-ctrl = <700 16>;
			qcom,sde-wb-id = <2>;
			qcom,sde-wb-xin-id = <6>;
			qcom,sde-wb-size = <&disp_rsc>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-top-size = <28>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dspp-rc-size = <&qupv3_se12_spi_active>;
			qcom,sde-dspp-rc-off = <0x15800 0x14c00>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-off = <0x55000 0x57000>;
			qcom,sde-dspp-top-size = <128>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-mixer-dcwb-pref = "none", "none", "none", "none", "dcwb", "dcwb";
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none";
			qcom,sde-mixer-size = <&cam_sensor_mclk3_suspend>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0xf0f 0xf0f>;
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none";
			qcom,sde-ctl-size = <&pcie0_clkreq_default>;
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000>;
			qcom,sde-len = <&bt_sco_tx>;
			qcom,sde-off = <0x1000>;
			#cooling-cells = <2>;
			#interrupt-cells = <1>;
			interrupt-controller;
			interrupts = <0x0 0x53 0x4>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys";
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800>;
			compatible = "qcom,sde-kms";
			connectors = <0x57b 0x45a 0x45b 0x57d 0x459>;

			qcom,sde-sspp-vig-blocks {

				vcm@0 {
					qcom,sde-fp16-csc = <512 0x10000>;
					qcom,sde-fp16-gc = <512 0x10000>;
					qcom,sde-fp16-unmult = <512 0x10000>;
					qcom,sde-fp16-igc = <512 0x10000>;
					qcom,sde-vig-inverse-pma;
					qcom,sde-vig-igc = <0x1d00 0x60000>;
					qcom,sde-vig-gamut = <0x1d00 0x60001>;
					qcom,sde-vig-qseed-size = <&qupv3_se6_i2c_active>;
					qcom,sde-vig-qseed-off = <0xa00>;
					qcom,sde-vig-csc-off = <0x1a00>;
					qcom,sde-vig-top-off = <0xa00>;
					cell-index = <0>;
				};

				vcm@1 {
					qcom,sde-fp16-csc = <640 0x10000>;
					qcom,sde-fp16-gc = <640 0x10000>;
					qcom,sde-fp16-unmult = <640 0x10000>;
					qcom,sde-fp16-igc = <640 0x10000>;
					cell-index = <1>;
				};
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-fp16-csc = <512 0x10000>;
					qcom,sde-fp16-gc = <512 0x10000>;
					qcom,sde-fp16-unmult = <512 0x10000>;
					qcom,sde-fp16-igc = <512 0x10000>;
					qcom,sde-dma-csc-off = <0x800>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-gc = <0xc00 0x50000>;
					qcom,sde-dma-igc = <0xa00 0x50000>;
					qcom,sde-dma-top-off = <0x800>;
					cell-index = <0>;
				};

				dgm@1 {
					qcom,sde-fp16-csc = <512 0x10000>;
					qcom,sde-fp16-gc = <512 0x10000>;
					qcom,sde-fp16-unmult = <512 0x10000>;
					qcom,sde-fp16-igc = <512 0x10000>;
					qcom,sde-dma-csc-off = <0x1800>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-gc = <0xc00 0x50000>;
					qcom,sde-dma-igc = <0x1a00 0x50000>;
					cell-index = <1>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x1260 0x40000>;
			};

			qcom,mdss_dsi_nt36672e_dsc_fhd_plus_60hz_video {
				qcom,platform-bklight-en-gpio = <0x514 7 0>;
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,bl-pmic-pwm-period-usecs = <100>;
				pwms = <0x516 0 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x567>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&cpu1_pause>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x9858 0x3e80 0x83d6 0x9b78 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "nt36672e lcd video mode dsi novatek panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 11 04 04 12 1e 04 04 03 02 04 00 0f 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 11 c1 89 28 00 08 00 aa 02 0e 00 2b 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 1b a0 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 66 39 01 00 00 00 00 02 06 40 39 01 00 00 00 00 02 07 38 39 01 00 00 00 00 02 2f 83 39 01 00 00 00 00 02 69 91 39 01 00 00 00 00 02 95 d1 39 01 00 00 00 00 02 96 d1 39 01 00 00 00 00 02 f2 64 39 01 00 00 00 00 02 f3 54 39 01 00 00 00 00 02 f4 64 39 01 00 00 00 00 02 f5 54 39 01 00 00 00 00 02 f6 64 39 01 00 00 00 00 02 f7 54 39 01 00 00 00 00 02 f8 64 39 01 00 00 00 00 02 f9 54 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 0f 39 01 00 00 00 00 02 03 0c 39 01 00 00 00 00 02 05 1d 39 01 00 00 00 00 02 08 2f 39 01 00 00 00 00 02 09 2e 39 01 00 00 00 00 02 0a 2d 39 01 00 00 00 00 02 0b 2c 39 01 00 00 00 00 02 11 17 39 01 00 00 00 00 02 12 13 39 01 00 00 00 00 02 13 15 39 01 00 00 00 00 02 15 14 39 01 00 00 00 00 02 16 16 39 01 00 00 00 00 02 17 18 39 01 00 00 00 00 02 1b 01 39 01 00 00 00 00 02 1d 1d 39 01 00 00 00 00 02 20 2f 39 01 00 00 00 00 02 21 2e 39 01 00 00 00 00 02 22 2d 39 01 00 00 00 00 02 23 2c 39 01 00 00 00 00 02 29 17 39 01 00 00 00 00 02 2a 13 39 01 00 00 00 00 02 2b 15 39 01 00 00 00 00 02 2f 14 39 01 00 00 00 00 02 30 16 39 01 00 00 00 00 02 31 18 39 01 00 00 00 00 02 32 04 39 01 00 00 00 00 02 34 10 39 01 00 00 00 00 02 35 1f 39 01 00 00 00 00 02 36 1f 39 01 00 00 00 00 02 4d 14 39 01 00 00 00 00 02 4e 36 39 01 00 00 00 00 02 4f 36 39 01 00 00 00 00 02 53 36 39 01 00 00 00 00 02 71 30 39 01 00 00 00 00 02 79 11 39 01 00 00 00 00 02 7a 82 39 01 00 00 00 00 02 7b 8f 39 01 00 00 00 00 02 7d 04 39 01 00 00 00 00 02 80 04 39 01 00 00 00 00 02 81 04 39 01 00 00 00 00 02 82 13 39 01 00 00 00 00 02 84 31 39 01 00 00 00 00 02 85 00 39 01 00 00 00 00 02 86 00 39 01 00 00 00 00 02 87 00 39 01 00 00 00 00 02 90 13 39 01 00 00 00 00 02 92 31 39 01 00 00 00 00 02 93 00 39 01 00 00 00 00 02 94 00 39 01 00 00 00 00 02 95 00 39 01 00 00 00 00 02 9c f4 39 01 00 00 00 00 02 9d 01 39 01 00 00 00 00 02 a0 0f 39 01 00 00 00 00 02 a2 0f 39 01 00 00 00 00 02 a3 02 39 01 00 00 00 00 02 a4 04 39 01 00 00 00 00 02 a5 04 39 01 00 00 00 00 02 c6 c0 39 01 00 00 00 00 02 c9 00 39 01 00 00 00 00 02 d9 80 39 01 00 00 00 00 02 e9 02 39 01 00 00 00 00 02 ff 25 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 18 22 39 01 00 00 00 00 02 19 e4 39 01 00 00 00 00 02 21 40 39 01 00 00 00 00 02 66 d8 39 01 00 00 00 00 02 68 50 39 01 00 00 00 00 02 69 10 39 01 00 00 00 00 02 6b 00 39 01 00 00 00 00 02 6d 0d 39 01 00 00 00 00 02 6e 48 39 01 00 00 00 00 02 72 41 39 01 00 00 00 00 02 73 4a 39 01 00 00 00 00 02 74 d0 39 01 00 00 00 00 02 77 62 39 01 00 00 00 00 02 79 7e 39 01 00 00 00 00 02 7d 03 39 01 00 00 00 00 02 7e 15 39 01 00 00 00 00 02 7f 00 39 01 00 00 00 00 02 84 4d 39 01 00 00 00 00 02 cf 80 39 01 00 00 00 00 02 d6 80 39 01 00 00 00 00 02 d7 80 39 01 00 00 00 00 02 ef 20 39 01 00 00 00 00 02 f0 84 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 81 0f 39 01 00 00 00 00 02 83 01 39 01 00 00 00 00 02 84 03 39 01 00 00 00 00 02 85 01 39 01 00 00 00 00 02 86 03 39 01 00 00 00 00 02 87 01 39 01 00 00 00 00 02 88 05 39 01 00 00 00 00 02 8a 1a 39 01 00 00 00 00 02 8b 11 39 01 00 00 00 00 02 8c 24 39 01 00 00 00 00 02 8e 42 39 01 00 00 00 00 02 8f 11 39 01 00 00 00 00 02 90 11 39 01 00 00 00 00 02 91 11 39 01 00 00 00 00 02 9a 80 39 01 00 00 00 00 02 9b 04 39 01 00 00 00 00 02 9c 00 39 01 00 00 00 00 02 9d 00 39 01 00 00 00 00 02 9e 00 39 01 00 00 00 00 02 ff 27 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 68 39 01 00 00 00 00 02 20 81 39 01 00 00 00 00 02 21 6a 39 01 00 00 00 00 02 25 81 39 01 00 00 00 00 02 26 94 39 01 00 00 00 00 02 6e 00 39 01 00 00 00 00 02 6f 00 39 01 00 00 00 00 02 70 00 39 01 00 00 00 00 02 71 00 39 01 00 00 00 00 02 72 00 39 01 00 00 00 00 02 75 00 39 01 00 00 00 00 02 76 00 39 01 00 00 00 00 02 77 00 39 01 00 00 00 00 02 7d 09 39 01 00 00 00 00 02 7e 67 39 01 00 00 00 00 02 80 23 39 01 00 00 00 00 02 82 09 39 01 00 00 00 00 02 83 67 39 01 00 00 00 00 02 88 01 39 01 00 00 00 00 02 89 10 39 01 00 00 00 00 02 a5 10 39 01 00 00 00 00 02 a6 23 39 01 00 00 00 00 02 a7 01 39 01 00 00 00 00 02 b6 40 39 01 00 00 00 00 02 e5 02 39 01 00 00 00 00 02 e6 d3 39 01 00 00 00 00 02 eb 03 39 01 00 00 00 00 02 ec 28 39 01 00 00 00 00 02 ff 2a 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 00 91 39 01 00 00 00 00 02 03 20 39 01 00 00 00 00 02 07 50 39 01 00 00 00 00 02 0a 70 39 01 00 00 00 00 02 0c 04 39 01 00 00 00 00 02 0d 40 39 01 00 00 00 00 02 0f 01 39 01 00 00 00 00 02 11 e0 39 01 00 00 00 00 02 15 0f 39 01 00 00 00 00 02 16 a4 39 01 00 00 00 00 02 19 0f 39 01 00 00 00 00 02 1a 78 39 01 00 00 00 00 02 1b 23 39 01 00 00 00 00 02 1d 36 39 01 00 00 00 00 02 1e 3e 39 01 00 00 00 00 02 1f 3e 39 01 00 00 00 00 02 20 3e 39 01 00 00 00 00 02 28 fd 39 01 00 00 00 00 02 29 12 39 01 00 00 00 00 02 2a e1 39 01 00 00 00 00 02 2d 0a 39 01 00 00 00 00 02 30 49 39 01 00 00 00 00 02 33 96 39 01 00 00 00 00 02 34 ff 39 01 00 00 00 00 02 35 40 39 01 00 00 00 00 02 36 de 39 01 00 00 00 00 02 37 f9 39 01 00 00 00 00 02 38 45 39 01 00 00 00 00 02 39 d9 39 01 00 00 00 00 02 3a 49 39 01 00 00 00 00 02 4a f0 39 01 00 00 00 00 02 7a 09 39 01 00 00 00 00 02 7b 40 39 01 00 00 00 00 02 7f f0 39 01 00 00 00 00 02 83 0f 39 01 00 00 00 00 02 84 a4 39 01 00 00 00 00 02 87 0f 39 01 00 00 00 00 02 88 78 39 01 00 00 00 00 02 89 23 39 01 00 00 00 00 02 8b 36 39 01 00 00 00 00 02 8c 7d 39 01 00 00 00 00 02 8d 7d 39 01 00 00 00 00 02 8e 7d 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 17 00 49 00 6a 00 89 00 9f 00 b6 00 c8 39 01 00 00 00 00 11 b1 00 d9 01 10 01 3a 01 7a 01 a9 01 f2 02 2d 02 2e 39 01 00 00 00 00 11 b2 02 64 02 a3 02 ca 03 00 03 1e 03 4a 03 59 03 6a 39 01 00 00 00 00 0f b3 03 7d 03 93 03 ab 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 11 b4 00 00 00 1b 00 51 00 71 00 90 00 a7 00 bf 00 d1 39 01 00 00 00 00 11 b5 00 e2 01 1a 01 43 01 83 01 b2 01 fa 02 34 02 36 39 01 00 00 00 00 11 b6 02 6b 02 a8 02 d0 03 03 03 21 03 4d 03 5b 03 6b 39 01 00 00 00 00 0f b7 03 7e 03 94 03 ac 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 11 b8 00 00 00 1b 00 51 00 72 00 92 00 a8 00 bf 00 d1 39 01 00 00 00 00 11 b9 00 e2 01 18 01 42 01 81 01 af 01 f5 02 2f 02 31 39 01 00 00 00 00 11 ba 02 68 02 a6 02 cd 03 01 03 1f 03 4a 03 59 03 6a 39 01 00 00 00 00 0f bb 03 7d 03 93 03 ab 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 02 ff 21 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 17 00 49 00 6a 00 89 00 9f 00 b6 00 c8 39 01 00 00 00 00 11 b1 00 d9 01 10 01 3a 01 7a 01 a9 01 f2 02 2d 02 2e 39 01 00 00 00 00 11 b2 02 64 02 a3 02 ca 03 00 03 1e 03 4a 03 59 03 6a 39 01 00 00 00 00 0f b3 03 7d 03 93 03 ab 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 11 b4 00 00 00 1b 00 51 00 71 00 90 00 a7 00 bf 00 d1 39 01 00 00 00 00 11 b5 00 e2 01 1a 01 43 01 83 01 b2 01 fa 02 34 02 36 39 01 00 00 00 00 11 b6 02 6b 02 a8 02 d0 03 03 03 21 03 4d 03 5b 03 6b 39 01 00 00 00 00 0f b7 03 7e 03 94 03 ac 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 11 b8 00 00 00 1b 00 51 00 72 00 92 00 a8 00 bf 00 d1 39 01 00 00 00 00 11 b9 00 e2 01 18 01 42 01 81 01 af 01 f5 02 2f 02 31 39 01 00 00 00 00 11 ba 02 68 02 a6 02 cd 03 01 03 1f 03 4a 03 59 03 6a 39 01 00 00 00 00 0f bb 03 7d 03 93 03 ab 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 02 ff 2c 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 61 1f 39 01 00 00 00 00 02 62 1f 39 01 00 00 00 00 02 7e 03 39 01 00 00 00 00 02 6a 14 39 01 00 00 00 00 02 6b 36 39 01 00 00 00 00 02 6c 36 39 01 00 00 00 00 02 6d 36 39 01 00 00 00 00 02 53 04 39 01 00 00 00 00 02 54 04 39 01 00 00 00 00 02 55 04 39 01 00 00 00 00 02 56 0f 39 01 00 00 00 00 02 58 0f 39 01 00 00 00 00 02 59 0f 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 5a 00 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 64 00 01 29];
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-pulse-width = <10>;
						qcom,mdss-dsi-v-front-porch = <46>;
						qcom,mdss-dsi-v-back-porch = <10>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <12>;
						qcom,mdss-dsi-h-back-porch = <56>;
						qcom,mdss-dsi-h-front-porch = <76>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_cmd {
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <60>;
						cell-index = <0>;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <90>;
						cell-index = <1>;
					};

					timing@2 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <120>;
						cell-index = <2>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_video {
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,platform-te-gpio = <38 82 0>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x568>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_144hz_cphy_cmd {
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 15 1f 06 19 07 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x39010000 688 0x4390100 3 0xe8000239 0x1000000 0x3e400 0x8390100 3 0xb4201c39 0x1000000 0xdb66c 0x623af 0x131a0504 0xfa052039 0x1000000 0x2b000 0x39010000 0x32c4 0 0 0x10000002 41 0x10000 0 0 0x220000 0x1100 0xc0000 0x3000 0 0x390100 13 0xd04444b2 0x2800285a 0x5a030d 0x1390100 21 0xd3490000 0x11a1500 0x15070f77 0x777737b2 0x1100a03c 0x9a390100 52 0xd8000000 0 0x3000 0x30003000 0x30003005 0 0 0xf000f 0 0 0 0xf002f 0xf0020 0x39010000 0x2bdf 0x50425881 0x2d000000 107 0 0 0x10fffd4 0xe000000 15 0x5318000f 0 0x3901 0 0x3eb8b8b 0x39010000 759 0x1390100 2 0xb0803901 0 0xae434b4 48 0x40ce239 0x1000000 0x2e600 0x39010000 688 0x4390100 3 0xdf504039 0x1000000 0x6f350 0 0x39010000 754 0x11390100 6 0xf3010000 0x13901 0 0x3f40002 0x39010000 754 0x19390100 3 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 297>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0xdd0 0x4444b228 0x285a00 0x5a030d01 0x39010000 0x1ac2 0x9240c00 0x40000 0x93400 0 0 0x3000 0x6c390100 52 0xd8000000 0 0x3000 0x30003000 0x30003005 0 0 0xf000f 0 0 0 0xf002f 0xf0020>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <&cpu_2_3_7_pause>;
						cell-index = <0>;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <60>;
						cell-index = <1>;
					};

					timing@2 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <120>;
						cell-index = <2>;
					};

					timing@3 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <90>;
						cell-index = <3>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_144hz_vid {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 15 1f 06 19 07 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <&cpu_2_3_7_pause>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_120hz_cphy_cmd {
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <120>;
						cell-index = <0>;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <90>;
						cell-index = <1>;
					};

					timing@2 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <60>;
						cell-index = <2>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_cmd {
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 02 f7 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 06 b6 6c 00 06 23 af 39 01 00 00 00 00 02 b4 20 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-mdp-transfer-time-us = <0x3bc4>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <60>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_60hz_video {
				qcom,platform-sec-reset-gpio = <38 4 0>;
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0x1fff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-sec-supply-entries = <0x569>;
				qcom,panel-supply-entries = <0x569>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_vid {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x39010000 688 0x390100 2 0xb3013901 0 0x2b08039 0x1000000 0x2e600 0x39010000 688 0x390100 6 0xb66c0006 0x23a63901 0 0x2b42039 0x1000000 0x19cf64 0xb000000 8 0xb7701 0x1010101 0x1040404 0x4040539 0x1000000 0x2b004 0x39010000 759 0x1390100 3 0xdf504039 0x1000000 0x6f350 0 0x39010000 754 0x11390100 6 0xf3010000 0x13901 0 0x3f40002 0x39010000 754 0x19390100 3 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 297>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <90>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_144hz_cmd {
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 23 09 09 09 02 04 00 1d 0e];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 0d 17 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 40 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 40 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <&cpu_2_3_7_pause>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_nt36672e_fhd_plus_144_video {
				qcom,platform-bklight-en-gpio = <0x514 7 0>;
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,bl-pmic-pwm-period-usecs = <100>;
				pwms = <0x516 0 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x567>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&cpu1_pause>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-qsync-min-refresh-rate = <48>;
				qcom,qsync-enable;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-vfp";
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <144 120 60 48>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "nt36672e lcd video mode dsi novatek panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,dsi-dyn-clk-list = <0x39141000 0x38ae9700 0x38e15380>;
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 20 08 08 18 23 08 08 08 02 04 00 1b 0d];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 ff 10 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 b0 00 29 01 00 00 00 00 11 c1 89 28 00 08 00 aa 02 0e 00 2b 00 07 0d b7 0c b7 29 01 00 00 00 00 03 c2 1b a0 29 01 00 00 00 00 02 e9 01 29 01 00 00 00 00 02 ff 20 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 01 66 29 01 00 00 00 00 02 06 40 29 01 00 00 00 00 02 07 38 29 01 00 00 00 00 02 1b 01 29 01 00 00 00 00 02 2d 00 29 01 00 00 00 00 02 2f 83 29 01 00 00 00 00 02 69 91 29 01 00 00 00 00 02 95 d1 29 01 00 00 00 00 02 96 d1 29 01 00 00 00 00 02 f2 64 29 01 00 00 00 00 02 f4 64 29 01 00 00 00 00 02 f6 64 29 01 00 00 00 00 02 f8 64 29 01 00 00 00 00 02 ff 23 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 00 00 29 01 00 00 00 00 02 04 05 29 01 00 00 00 00 02 05 2d 29 01 00 00 00 00 02 06 01 29 01 00 00 00 00 02 07 60 29 01 00 00 00 00 02 08 01 29 01 00 00 00 00 02 09 c7 29 01 00 00 00 00 02 11 01 29 01 00 00 00 00 02 12 95 29 01 00 00 00 00 02 15 68 29 01 00 00 00 00 02 16 0b 29 01 00 00 00 00 02 a0 00 29 01 00 00 00 00 02 30 ff 29 01 00 00 00 00 02 31 f0 29 01 00 00 00 00 02 32 eb 29 01 00 00 00 00 02 33 e5 29 01 00 00 00 00 02 34 dd 29 01 00 00 00 00 02 35 da 29 01 00 00 00 00 02 36 d5 29 01 00 00 00 00 02 37 d0 29 01 00 00 00 00 02 38 ce 29 01 00 00 00 00 02 39 cd 29 01 00 00 00 00 02 3a cd 29 01 00 00 00 00 02 3b cd 29 01 00 00 00 00 02 3d cb 29 01 00 00 00 00 02 3f cb 29 01 00 00 00 00 02 40 c6 29 01 00 00 00 00 02 41 bf 29 01 00 00 00 00 02 45 ff 29 01 00 00 00 00 02 46 f0 29 01 00 00 00 00 02 47 e8 29 01 00 00 00 00 02 48 ce 29 01 00 00 00 00 02 49 bc 29 01 00 00 00 00 02 4a b8 29 01 00 00 00 00 02 4b b5 29 01 00 00 00 00 02 4c b0 29 01 00 00 00 00 02 4d a8 29 01 00 00 00 00 02 4e a0 29 01 00 00 00 00 02 4f 9b 29 01 00 00 00 00 02 50 98 29 01 00 00 00 00 02 51 98 29 01 00 00 00 00 02 52 88 29 01 00 00 00 00 02 53 80 29 01 00 00 00 00 02 54 7f 29 01 00 00 00 00 02 58 ff 29 01 00 00 00 00 02 59 f6 29 01 00 00 00 00 02 5a ed 29 01 00 00 00 00 02 5b e6 29 01 00 00 00 00 02 5c df 29 01 00 00 00 00 02 5d d8 29 01 00 00 00 00 02 5e d3 29 01 00 00 00 00 02 5f ce 29 01 00 00 00 00 02 60 c9 29 01 00 00 00 00 02 61 c4 29 01 00 00 00 00 02 62 c1 29 01 00 00 00 00 02 63 be 29 01 00 00 00 00 02 64 bb 29 01 00 00 00 00 02 65 b8 29 01 00 00 00 00 02 66 b6 29 01 00 00 00 00 02 67 b5 29 01 00 00 00 00 02 ff 24 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 01 0f 29 01 00 00 00 00 02 03 0c 29 01 00 00 00 00 02 05 1d 29 01 00 00 00 00 02 08 2f 29 01 00 00 00 00 02 09 2e 29 01 00 00 00 00 02 0a 2d 29 01 00 00 00 00 02 0b 2c 29 01 00 00 00 00 02 11 17 29 01 00 00 00 00 02 12 13 29 01 00 00 00 00 02 13 15 29 01 00 00 00 00 02 15 14 29 01 00 00 00 00 02 16 16 29 01 00 00 00 00 02 17 18 29 01 00 00 00 00 02 1b 01 29 01 00 00 00 00 02 1d 1d 29 01 00 00 00 00 02 20 2f 29 01 00 00 00 00 02 21 2e 29 01 00 00 00 00 02 22 2d 29 01 00 00 00 00 02 23 2c 29 01 00 00 00 00 02 29 17 29 01 00 00 00 00 02 2a 13 29 01 00 00 00 00 02 2b 15 29 01 00 00 00 00 02 2f 14 29 01 00 00 00 00 02 30 16 29 01 00 00 00 00 02 31 18 29 01 00 00 00 00 02 32 04 29 01 00 00 00 00 02 34 10 29 01 00 00 00 00 02 35 19 29 01 00 00 00 00 02 36 19 29 01 00 00 00 00 02 4d 11 29 01 00 00 00 00 02 4e 2b 29 01 00 00 00 00 02 4f 2b 29 01 00 00 00 00 02 53 2b 29 01 00 00 00 00 02 71 30 29 01 00 00 00 00 02 79 11 29 01 00 00 00 00 02 7a 82 29 01 00 00 00 00 02 7b 8b 29 01 00 00 00 00 02 7d 04 29 01 00 00 00 00 02 80 04 29 01 00 00 00 00 02 81 04 29 01 00 00 00 00 02 82 13 29 01 00 00 00 00 02 84 31 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 02 86 00 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 02 90 13 29 01 00 00 00 00 02 92 31 29 01 00 00 00 00 02 93 00 29 01 00 00 00 00 02 94 00 29 01 00 00 00 00 02 95 00 29 01 00 00 00 00 02 9c f4 29 01 00 00 00 00 02 9d 01 29 01 00 00 00 00 02 a0 0b 29 01 00 00 00 00 02 a2 0b 29 01 00 00 00 00 02 a3 02 29 01 00 00 00 00 02 a4 04 29 01 00 00 00 00 02 a5 04 29 01 00 00 00 00 02 c6 c0 29 01 00 00 00 00 02 c9 00 29 01 00 00 00 00 02 d9 80 29 01 00 00 00 00 02 e9 02 29 01 00 00 00 00 02 ff 25 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 19 e4 29 01 00 00 00 00 02 21 00 29 01 00 00 00 00 02 66 d8 29 01 00 00 00 00 02 68 50 29 01 00 00 00 00 02 69 10 29 01 00 00 00 00 02 6b 00 29 01 00 00 00 00 02 6d 0d 29 01 00 00 00 00 02 6e 48 29 01 00 00 00 00 02 72 41 29 01 00 00 00 00 02 73 4a 29 01 00 00 00 00 02 74 d0 29 01 00 00 00 00 02 77 62 29 01 00 00 00 00 02 79 81 29 01 00 00 00 00 02 7d 03 29 01 00 00 00 00 02 7e 15 29 01 00 00 00 00 02 7f 00 29 01 00 00 00 00 02 84 4d 29 01 00 00 00 00 02 cf 00 29 01 00 00 00 00 02 d6 80 29 01 00 00 00 00 02 d7 80 29 01 00 00 00 00 02 ef 20 29 01 00 00 00 00 02 f0 84 29 01 00 00 00 00 02 ff 26 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 80 05 29 01 00 00 00 00 02 81 0b 29 01 00 00 00 00 02 83 01 29 01 00 00 00 00 02 84 03 29 01 00 00 00 00 02 85 01 29 01 00 00 00 00 02 86 03 29 01 00 00 00 00 02 87 01 29 01 00 00 00 00 02 88 06 29 01 00 00 00 00 02 8a 1a 29 01 00 00 00 00 02 8b 11 29 01 00 00 00 00 02 8c 24 29 01 00 00 00 00 02 8e 42 29 01 00 00 00 00 02 8f 11 29 01 00 00 00 00 02 90 11 29 01 00 00 00 00 02 91 11 29 01 00 00 00 00 02 9a 80 29 01 00 00 00 00 02 9b 04 29 01 00 00 00 00 02 9c 00 29 01 00 00 00 00 02 9d 00 29 01 00 00 00 00 02 9e 00 29 01 00 00 00 00 02 ff 27 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 01 68 29 01 00 00 00 00 02 20 81 29 01 00 00 00 00 02 21 30 29 01 00 00 00 00 02 25 81 29 01 00 00 00 00 02 26 67 29 01 00 00 00 00 02 6e 00 29 01 00 00 00 00 02 6f 00 29 01 00 00 00 00 02 70 00 29 01 00 00 00 00 02 71 00 29 01 00 00 00 00 02 72 00 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 02 76 00 29 01 00 00 00 00 02 77 00 29 01 00 00 00 00 02 7d 09 29 01 00 00 00 00 02 7e 67 29 01 00 00 00 00 02 80 23 29 01 00 00 00 00 02 82 09 29 01 00 00 00 00 02 83 67 29 01 00 00 00 00 02 88 01 29 01 00 00 00 00 02 89 10 29 01 00 00 00 00 02 a5 10 29 01 00 00 00 00 02 a6 23 29 01 00 00 00 00 02 a7 01 29 01 00 00 00 00 02 b6 40 29 01 00 00 00 00 02 ff 2a 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 00 91 29 01 00 00 00 00 02 03 20 29 01 00 00 00 00 02 04 78 29 01 00 00 00 00 02 07 60 29 01 00 00 00 00 02 0a 70 29 01 00 00 00 00 02 0c 04 29 01 00 00 00 00 02 0d 40 29 01 00 00 00 00 02 0f 01 29 01 00 00 00 00 02 11 e0 29 01 00 00 00 00 02 15 0f 29 01 00 00 00 00 02 16 03 29 01 00 00 00 00 02 19 0e 29 01 00 00 00 00 02 1a d7 29 01 00 00 00 00 02 1b 14 29 01 00 00 00 00 02 1d 2e 29 01 00 00 00 00 02 1e 33 29 01 00 00 00 00 02 1f 33 29 01 00 00 00 00 02 20 33 29 01 00 00 00 00 02 28 fd 29 01 00 00 00 00 02 29 0d 29 01 00 00 00 00 02 2a b7 29 01 00 00 00 00 02 2d 09 29 01 00 00 00 00 02 2f 02 29 01 00 00 00 00 02 30 47 29 01 00 00 00 00 02 33 d8 29 01 00 00 00 00 02 34 ff 29 01 00 00 00 00 02 35 40 29 01 00 00 00 00 02 36 b8 29 01 00 00 00 00 02 37 f9 29 01 00 00 00 00 02 38 45 29 01 00 00 00 00 02 39 b3 29 01 00 00 00 00 02 3a 47 29 01 00 00 00 00 02 4a f0 29 01 00 00 00 00 02 ff 20 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 11 b0 00 e2 00 e9 00 f6 01 01 01 0c 01 15 01 20 01 28 29 01 00 00 00 00 11 b1 01 33 01 51 01 6e 01 9a 01 c0 01 fd 02 34 02 35 29 01 00 00 00 00 11 b2 02 6b 02 a9 02 d1 03 04 03 25 03 51 03 5f 03 6d 29 01 00 00 00 00 0f b3 03 7d 03 90 03 a7 03 bb 03 d4 03 d8 00 00 29 01 00 00 00 00 11 b4 00 aa 00 b3 00 c4 00 d4 00 e2 00 f0 00 fc 01 08 29 01 00 00 00 00 11 b5 01 12 01 39 01 58 01 8c 01 b5 01 f7 02 30 02 31 29 01 00 00 00 00 11 b6 02 68 02 a6 02 ce 03 01 03 23 03 4e 03 5c 03 6a 29 01 00 00 00 00 0f b7 03 7b 03 8e 03 a5 03 bb 03 d4 03 d8 00 00 29 01 00 00 00 00 11 b8 00 00 00 20 00 47 00 65 00 85 00 99 00 ad 00 c0 29 01 00 00 00 00 11 b9 00 d2 01 06 01 30 01 70 01 9f 01 e8 02 25 02 26 29 01 00 00 00 00 11 ba 02 5f 02 9f 02 c7 02 fd 03 20 03 52 03 63 03 67 29 01 00 00 00 00 0f bb 03 78 03 8b 03 a3 03 b9 03 d4 03 d8 00 00 29 01 00 00 00 00 02 ff 21 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 11 b0 00 e2 00 e9 00 f6 01 01 01 0c 01 15 01 20 01 28 29 01 00 00 00 00 11 b1 01 33 01 51 01 6e 01 9a 01 c0 01 fd 02 34 02 35 29 01 00 00 00 00 11 b2 02 6b 02 a9 02 d1 03 04 03 25 03 51 03 5f 03 6d 29 01 00 00 00 00 0f b3 03 7d 03 90 03 a7 03 bb 03 d4 03 d8 00 00 29 01 00 00 00 00 11 b4 00 aa 00 b3 00 c4 00 d4 00 e2 00 f0 00 fc 01 08 29 01 00 00 00 00 11 b5 01 12 01 39 01 58 01 8c 01 b5 01 f7 02 30 02 31 29 01 00 00 00 00 11 b6 02 68 02 a6 02 ce 03 01 03 23 03 4e 03 5c 03 6a 29 01 00 00 00 00 0f b7 03 7b 03 8e 03 a5 03 bb 03 d4 03 d8 00 00 29 01 00 00 00 00 11 b8 00 00 00 20 00 47 00 65 00 85 00 99 00 ad 00 c0 29 01 00 00 00 00 11 b9 00 d2 01 06 01 30 01 70 01 9f 01 e8 02 25 02 26 29 01 00 00 00 00 11 ba 02 5f 02 9f 02 c7 02 fd 03 20 03 52 03 63 03 67 29 01 00 00 00 00 0f bb 03 78 03 8b 03 a3 03 b9 03 d4 03 d8 00 00 29 01 00 00 00 00 02 ff c0 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 9c 11 29 01 00 00 00 00 02 9d 11 29 01 00 00 00 00 02 ff f0 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 5a 00 29 01 00 00 00 00 02 9f 0c 29 01 00 00 00 00 02 ff d0 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 53 22 29 01 00 00 00 00 02 54 02 29 01 00 00 00 00 02 ff e0 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 35 82 29 01 00 00 00 00 02 ff 10 29 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 35 01 05 01 00 00 c8 00 01 11 05 01 00 00 96 00 01 29];
						qcom,mdss-dsi-panel-framerate = <&cpu_2_3_7_pause>;
						qcom,mdss-dsi-v-pulse-width = <10>;
						qcom,mdss-dsi-v-front-porch = <46>;
						qcom,mdss-dsi-v-back-porch = <10>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <20>;
						qcom,mdss-dsi-h-back-porch = <36>;
						qcom,mdss-dsi-h-front-porch = <32>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_nt36672e_fhd_plus_120_video {
				qcom,platform-bklight-en-gpio = <0x514 7 0>;
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,bl-pmic-pwm-period-usecs = <100>;
				pwms = <0x516 0 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x567>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&cpu1_pause>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-qsync-min-refresh-rate = <48>;
				qcom,qsync-enable;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-vfp";
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <120 60 48>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "nt36672e lcd video mode dsi novatek panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,dsi-dyn-clk-list = <0x365c4000 0x35e84800 0x36224400>;
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 18 22 08 08 08 02 04 00 1a 0d];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 b0 00 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 11 c1 89 28 00 08 00 aa 02 0e 00 2b 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 1b a0 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 01 66 15 01 00 00 00 00 02 06 40 15 01 00 00 00 00 02 07 38 15 01 00 00 00 00 02 2f 83 15 01 00 00 00 00 02 69 91 15 01 00 00 00 00 02 95 d1 15 01 00 00 00 00 02 96 d1 15 01 00 00 00 00 02 f2 64 15 01 00 00 00 00 02 f4 64 15 01 00 00 00 00 02 f6 64 15 01 00 00 00 00 02 f8 64 15 01 00 00 00 00 02 89 1c 15 01 00 00 00 00 02 8a 1c 15 01 00 00 00 00 02 8b 1c 15 01 00 00 00 00 02 8c 1c 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 01 0f 15 01 00 00 00 00 02 03 0c 15 01 00 00 00 00 02 05 1d 15 01 00 00 00 00 02 08 2f 15 01 00 00 00 00 02 09 2e 15 01 00 00 00 00 02 0a 2d 15 01 00 00 00 00 02 0b 2c 15 01 00 00 00 00 02 11 17 15 01 00 00 00 00 02 12 13 15 01 00 00 00 00 02 13 15 15 01 00 00 00 00 02 15 14 15 01 00 00 00 00 02 16 16 15 01 00 00 00 00 02 17 18 15 01 00 00 00 00 02 1b 01 15 01 00 00 00 00 02 1d 1d 15 01 00 00 00 00 02 20 2f 15 01 00 00 00 00 02 21 2e 15 01 00 00 00 00 02 22 2d 15 01 00 00 00 00 02 23 2c 15 01 00 00 00 00 02 29 17 15 01 00 00 00 00 02 2a 13 15 01 00 00 00 00 02 2b 15 15 01 00 00 00 00 02 2f 14 15 01 00 00 00 00 02 30 16 15 01 00 00 00 00 02 31 18 15 01 00 00 00 00 02 32 04 15 01 00 00 00 00 02 34 10 15 01 00 00 00 00 02 35 1f 15 01 00 00 00 00 02 36 1f 15 01 00 00 00 00 02 4d 14 15 01 00 00 00 00 02 4e 36 15 01 00 00 00 00 02 4f 36 15 01 00 00 00 00 02 53 36 15 01 00 00 00 00 02 71 30 15 01 00 00 00 00 02 79 11 15 01 00 00 00 00 02 7a 82 15 01 00 00 00 00 02 7b 8f 15 01 00 00 00 00 02 7d 04 15 01 00 00 00 00 02 80 04 15 01 00 00 00 00 02 81 04 15 01 00 00 00 00 02 82 13 15 01 00 00 00 00 02 84 31 15 01 00 00 00 00 02 85 00 15 01 00 00 00 00 02 86 00 15 01 00 00 00 00 02 87 00 15 01 00 00 00 00 02 90 13 15 01 00 00 00 00 02 92 31 15 01 00 00 00 00 02 93 00 15 01 00 00 00 00 02 94 00 15 01 00 00 00 00 02 95 00 15 01 00 00 00 00 02 9c f4 15 01 00 00 00 00 02 9d 01 15 01 00 00 00 00 02 a0 0f 15 01 00 00 00 00 02 a2 0f 15 01 00 00 00 00 02 a3 02 15 01 00 00 00 00 02 a4 04 15 01 00 00 00 00 02 a5 04 15 01 00 00 00 00 02 c4 40 15 01 00 00 00 00 02 c6 c0 15 01 00 00 00 00 02 c9 00 15 01 00 00 00 00 02 d9 80 15 01 00 00 00 00 02 e9 02 15 01 00 00 00 00 02 ff 25 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 19 e4 15 01 00 00 00 00 02 21 40 15 01 00 00 00 00 02 66 d8 15 01 00 00 00 00 02 68 50 15 01 00 00 00 00 02 69 10 15 01 00 00 00 00 02 6b 00 15 01 00 00 00 00 02 6d 0d 15 01 00 00 00 00 02 6e 48 15 01 00 00 00 00 02 72 41 15 01 00 00 00 00 02 73 4a 15 01 00 00 00 00 02 74 d0 15 01 00 00 00 00 02 77 62 15 01 00 00 00 00 02 79 81 15 01 00 00 00 00 02 7d 03 15 01 00 00 00 00 02 7e 15 15 01 00 00 00 00 02 7f 00 15 01 00 00 00 00 02 84 4d 15 01 00 00 00 00 02 cf 80 15 01 00 00 00 00 02 d6 80 15 01 00 00 00 00 02 d7 80 15 01 00 00 00 00 02 ef 20 15 01 00 00 00 00 02 f0 84 15 01 00 00 00 00 02 ff 26 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 80 05 15 01 00 00 00 00 02 81 0f 15 01 00 00 00 00 02 83 01 15 01 00 00 00 00 02 84 03 15 01 00 00 00 00 02 85 01 15 01 00 00 00 00 02 86 03 15 01 00 00 00 00 02 87 01 15 01 00 00 00 00 02 88 05 15 01 00 00 00 00 02 8a 1a 15 01 00 00 00 00 02 8b 11 15 01 00 00 00 00 02 8c 24 15 01 00 00 00 00 02 8e 42 15 01 00 00 00 00 02 8f 11 15 01 00 00 00 00 02 90 11 15 01 00 00 00 00 02 91 11 15 01 00 00 00 00 02 9a 80 15 01 00 00 00 00 02 9b 04 15 01 00 00 00 00 02 9c 00 15 01 00 00 00 00 02 9d 00 15 01 00 00 00 00 02 9e 00 15 01 00 00 00 00 02 ff 27 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 01 68 15 01 00 00 00 00 02 20 81 15 01 00 00 00 00 02 21 6a 15 01 00 00 00 00 02 25 81 15 01 00 00 00 00 02 26 94 15 01 00 00 00 00 02 6e 00 15 01 00 00 00 00 02 6f 00 15 01 00 00 00 00 02 70 00 15 01 00 00 00 00 02 71 00 15 01 00 00 00 00 02 72 00 15 01 00 00 00 00 02 75 00 15 01 00 00 00 00 02 76 00 15 01 00 00 00 00 02 77 00 15 01 00 00 00 00 02 7d 09 15 01 00 00 00 00 02 7e 67 15 01 00 00 00 00 02 80 23 15 01 00 00 00 00 02 82 09 15 01 00 00 00 00 02 83 67 15 01 00 00 00 00 02 88 01 15 01 00 00 00 00 02 89 10 15 01 00 00 00 00 02 a5 10 15 01 00 00 00 00 02 a6 23 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 b6 40 15 01 00 00 00 00 02 ff 2a 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 91 15 01 00 00 00 00 02 03 20 15 01 00 00 00 00 02 07 50 15 01 00 00 00 00 02 0a 70 15 01 00 00 00 00 02 0c 04 15 01 00 00 00 00 02 0d 40 15 01 00 00 00 00 02 0f 01 15 01 00 00 00 00 02 11 e0 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 a4 15 01 00 00 00 00 02 19 0f 15 01 00 00 00 00 02 1a 78 15 01 00 00 00 00 02 1b 23 15 01 00 00 00 00 02 1d 36 15 01 00 00 00 00 02 1e 3e 15 01 00 00 00 00 02 1f 3e 15 01 00 00 00 00 02 20 3e 15 01 00 00 00 00 02 28 fd 15 01 00 00 00 00 02 29 12 15 01 00 00 00 00 02 2a e1 15 01 00 00 00 00 02 2d 0a 15 01 00 00 00 00 02 30 49 15 01 00 00 00 00 02 33 96 15 01 00 00 00 00 02 34 ff 15 01 00 00 00 00 02 35 40 15 01 00 00 00 00 02 36 de 15 01 00 00 00 00 02 37 f9 15 01 00 00 00 00 02 38 45 15 01 00 00 00 00 02 39 d9 15 01 00 00 00 00 02 3a 49 15 01 00 00 00 00 02 4a f0 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 17 00 46 00 63 00 81 00 96 00 ab 00 bd 39 01 00 00 00 00 11 b1 00 cf 01 03 01 2f 01 6e 01 9d 01 e7 02 22 02 24 39 01 00 00 00 00 11 b2 02 5d 02 9b 02 c4 02 f9 03 1b 03 48 03 56 03 65 39 01 00 00 00 00 0f b3 03 75 03 87 03 9b 03 b1 03 ca 03 d7 00 00 39 01 00 00 00 00 11 b4 00 00 00 19 00 4b 00 69 00 87 00 9c 00 b2 00 c3 39 01 00 00 00 00 11 b5 00 d5 01 0b 01 35 01 73 01 a3 01 ec 02 27 02 29 39 01 00 00 00 00 11 b6 02 60 02 9f 02 c7 02 fb 03 1d 03 4c 03 5a 03 69 39 01 00 00 00 00 0f b7 03 7a 03 8c 03 a0 03 b5 03 cb 03 d7 00 00 39 01 00 00 00 00 11 b8 00 00 00 19 00 4d 00 6a 00 87 00 9c 00 b1 00 c2 39 01 00 00 00 00 11 b9 00 d3 01 08 01 32 01 70 01 9f 01 e8 02 23 02 25 39 01 00 00 00 00 11 ba 02 5c 02 9b 02 c3 02 f8 03 1a 03 4c 03 5b 03 6b 39 01 00 00 00 00 0f bb 03 7d 03 92 03 a7 03 bb 03 ce 03 d7 00 00 15 01 00 00 00 00 02 ff 21 15 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 17 00 46 00 63 00 81 00 96 00 ab 00 bd 39 01 00 00 00 00 11 b1 00 cf 01 03 01 2f 01 6e 01 9d 01 e7 02 22 02 24 39 01 00 00 00 00 11 b2 02 5d 02 9b 02 c4 02 f9 03 1b 03 48 03 56 03 65 39 01 00 00 00 00 0f b3 03 75 03 87 03 9b 03 b1 03 ca 03 d7 00 00 39 01 00 00 00 00 11 b4 00 00 00 19 00 4b 00 69 00 87 00 9c 00 b2 00 c3 39 01 00 00 00 00 11 b5 00 d5 01 0b 01 35 01 73 01 a3 01 ec 02 27 02 29 39 01 00 00 00 00 11 b6 02 60 02 9f 02 c7 02 fb 03 1d 03 4c 03 5a 03 69 39 01 00 00 00 00 0f b7 03 7a 03 8c 03 a0 03 b5 03 cb 03 d7 00 00 39 01 00 00 00 00 11 b8 00 00 00 19 00 4d 00 6a 00 87 00 9c 00 b1 00 c2 39 01 00 00 00 00 11 b9 00 d3 01 08 01 32 01 70 01 9f 01 e8 02 23 02 25 39 01 00 00 00 00 11 ba 02 5c 02 9b 02 c3 02 f8 03 1a 03 4c 03 5b 03 6b 39 01 00 00 00 00 0f bb 03 7d 03 92 03 a7 03 bb 03 ce 03 d7 00 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 ff f0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 01 05 01 00 00 c8 00 01 11 05 01 00 00 96 00 01 29];
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-v-pulse-width = <10>;
						qcom,mdss-dsi-v-front-porch = <46>;
						qcom,mdss-dsi-v-back-porch = <10>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <12>;
						qcom,mdss-dsi-h-back-porch = <60>;
						qcom,mdss-dsi-h-front-porch = <80>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_nt36672e_fhd_plus_90hz_video {
				qcom,platform-bklight-en-gpio = <0x514 7 0>;
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,bl-pmic-pwm-period-usecs = <100>;
				pwms = <0x516 0 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x567>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&cpu1_pause>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x9858 0x3e80 0x83d6 0x9b78 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "nt36672e lcd video mode dsi novatek panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 11 c1 89 28 00 08 00 aa 02 0e 00 2b 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 1b a0 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 66 39 01 00 00 00 00 02 06 40 39 01 00 00 00 00 02 07 38 39 01 00 00 00 00 02 18 66 39 01 00 00 00 00 02 1b 01 39 01 00 00 00 00 02 5c 90 39 01 00 00 00 00 02 5e aa 39 01 00 00 00 00 02 69 91 39 01 00 00 00 00 02 89 0d 39 01 00 00 00 00 02 8a 0d 39 01 00 00 00 00 02 8d 0d 39 01 00 00 00 00 02 8e 0d 39 01 00 00 00 00 02 8f 0d 39 01 00 00 00 00 02 91 0d 39 01 00 00 00 00 02 95 d1 39 01 00 00 00 00 02 96 d1 39 01 00 00 00 00 02 f2 65 39 01 00 00 00 00 02 f3 64 39 01 00 00 00 00 02 f4 65 39 01 00 00 00 00 02 f5 64 39 01 00 00 00 00 02 f6 65 39 01 00 00 00 00 02 f7 64 39 01 00 00 00 00 02 f8 65 39 01 00 00 00 00 02 f9 64 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 0f 39 01 00 00 00 00 02 03 0c 39 01 00 00 00 00 02 05 1d 39 01 00 00 00 00 02 08 2f 39 01 00 00 00 00 02 09 2e 39 01 00 00 00 00 02 0a 2d 39 01 00 00 00 00 02 0b 2c 39 01 00 00 00 00 02 11 17 39 01 00 00 00 00 02 12 13 39 01 00 00 00 00 02 13 15 39 01 00 00 00 00 02 15 14 39 01 00 00 00 00 02 16 16 39 01 00 00 00 00 02 17 18 39 01 00 00 00 00 02 1b 01 39 01 00 00 00 00 02 1d 1d 39 01 00 00 00 00 02 20 2f 39 01 00 00 00 00 02 21 2e 39 01 00 00 00 00 02 22 2d 39 01 00 00 00 00 02 23 2c 39 01 00 00 00 00 02 29 17 39 01 00 00 00 00 02 2a 13 39 01 00 00 00 00 02 2b 15 39 01 00 00 00 00 02 2f 14 39 01 00 00 00 00 02 30 16 39 01 00 00 00 00 02 31 18 39 01 00 00 00 00 02 32 04 39 01 00 00 00 00 02 34 10 39 01 00 00 00 00 02 35 1f 39 01 00 00 00 00 02 36 1f 39 01 00 00 00 00 02 4d 19 39 01 00 00 00 00 02 4e 45 39 01 00 00 00 00 02 4f 45 39 01 00 00 00 00 02 53 45 39 01 00 00 00 00 02 71 30 39 01 00 00 00 00 02 79 11 39 01 00 00 00 00 02 7a 82 39 01 00 00 00 00 02 7b 94 39 01 00 00 00 00 02 7d 04 39 01 00 00 00 00 02 80 04 39 01 00 00 00 00 02 81 04 39 01 00 00 00 00 02 82 13 39 01 00 00 00 00 02 84 31 39 01 00 00 00 00 02 85 00 39 01 00 00 00 00 02 86 00 39 01 00 00 00 00 02 87 00 39 01 00 00 00 00 02 90 13 39 01 00 00 00 00 02 92 31 39 01 00 00 00 00 02 93 00 39 01 00 00 00 00 02 94 00 39 01 00 00 00 00 02 95 00 39 01 00 00 00 00 02 9c f4 39 01 00 00 00 00 02 9d 01 39 01 00 00 00 00 02 a0 14 39 01 00 00 00 00 02 a2 14 39 01 00 00 00 00 02 a3 02 39 01 00 00 00 00 02 a4 04 39 01 00 00 00 00 02 a5 04 39 01 00 00 00 00 02 c4 40 39 01 00 00 00 00 02 c6 c0 39 01 00 00 00 00 02 c9 00 39 01 00 00 00 00 02 d9 80 39 01 00 00 00 00 02 e9 02 39 01 00 00 00 00 02 ff 25 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 0f 1b 39 01 00 00 00 00 02 19 e4 39 01 00 00 00 00 02 21 40 39 01 00 00 00 00 02 66 d8 39 01 00 00 00 00 02 68 50 39 01 00 00 00 00 02 69 10 39 01 00 00 00 00 02 6b 00 39 01 00 00 00 00 02 6d 0d 39 01 00 00 00 00 02 6e 48 39 01 00 00 00 00 02 72 41 39 01 00 00 00 00 02 73 4a 39 01 00 00 00 00 02 74 d0 39 01 00 00 00 00 02 77 62 39 01 00 00 00 00 02 79 7f 39 01 00 00 00 00 02 7d 40 39 01 00 00 00 00 02 7f 00 39 01 00 00 00 00 02 80 04 39 01 00 00 00 00 02 84 0d 39 01 00 00 00 00 02 cf 80 39 01 00 00 00 00 02 d6 80 39 01 00 00 00 00 02 d7 80 39 01 00 00 00 00 02 ef 20 39 01 00 00 00 00 02 f0 84 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 15 04 39 01 00 00 00 00 02 81 14 39 01 00 00 00 00 02 83 02 39 01 00 00 00 00 02 84 03 39 01 00 00 00 00 02 85 01 39 01 00 00 00 00 02 86 03 39 01 00 00 00 00 02 87 01 39 01 00 00 00 00 02 88 06 39 01 00 00 00 00 02 8a 1a 39 01 00 00 00 00 02 8b 11 39 01 00 00 00 00 02 8c 24 39 01 00 00 00 00 02 8e 42 39 01 00 00 00 00 02 8f 11 39 01 00 00 00 00 02 90 11 39 01 00 00 00 00 02 91 11 39 01 00 00 00 00 02 9a 81 39 01 00 00 00 00 02 9b 03 39 01 00 00 00 00 02 9c 00 39 01 00 00 00 00 02 9d 00 39 01 00 00 00 00 02 9e 00 39 01 00 00 00 00 02 ff 27 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 68 39 01 00 00 00 00 02 20 81 39 01 00 00 00 00 02 21 ea 39 01 00 00 00 00 02 25 82 39 01 00 00 00 00 02 26 1f 39 01 00 00 00 00 02 6e 00 39 01 00 00 00 00 02 6f 00 39 01 00 00 00 00 02 70 00 39 01 00 00 00 00 02 71 00 39 01 00 00 00 00 02 72 00 39 01 00 00 00 00 02 75 00 39 01 00 00 00 00 02 76 00 39 01 00 00 00 00 02 77 00 39 01 00 00 00 00 02 7d 09 39 01 00 00 00 00 02 7e 67 39 01 00 00 00 00 02 80 23 39 01 00 00 00 00 02 82 09 39 01 00 00 00 00 02 83 67 39 01 00 00 00 00 02 88 01 39 01 00 00 00 00 02 89 10 39 01 00 00 00 00 02 a5 10 39 01 00 00 00 00 02 a6 23 39 01 00 00 00 00 02 a7 01 39 01 00 00 00 00 02 b6 40 39 01 00 00 00 00 02 e3 02 39 01 00 00 00 00 02 e4 e0 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 e6 70 39 01 00 00 00 00 02 e9 03 39 01 00 00 00 00 02 ea 2f 39 01 00 00 00 00 02 eb 01 39 01 00 00 00 00 02 ec 98 39 01 00 00 00 00 02 ff 2a 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 00 91 39 01 00 00 00 00 02 03 20 39 01 00 00 00 00 02 07 5a 39 01 00 00 00 00 02 0a 70 39 01 00 00 00 00 02 0d 40 39 01 00 00 00 00 02 0e 02 39 01 00 00 00 00 02 11 f0 39 01 00 00 00 00 02 15 0f 39 01 00 00 00 00 02 16 65 39 01 00 00 00 00 02 19 0f 39 01 00 00 00 00 02 1a 39 39 01 00 00 00 00 02 1b 14 39 01 00 00 00 00 02 1d 36 39 01 00 00 00 00 02 1e 4f 39 01 00 00 00 00 02 1f 4f 39 01 00 00 00 00 02 20 4f 39 01 00 00 00 00 02 28 e4 39 01 00 00 00 00 02 29 17 39 01 00 00 00 00 02 2a f5 39 01 00 00 00 00 02 2d 06 39 01 00 00 00 00 02 2f 04 39 01 00 00 00 00 02 30 54 39 01 00 00 00 00 02 33 04 39 01 00 00 00 00 02 34 e6 39 01 00 00 00 00 02 35 32 39 01 00 00 00 00 02 36 02 39 01 00 00 00 00 02 37 e1 39 01 00 00 00 00 02 38 36 39 01 00 00 00 00 02 39 fe 39 01 00 00 00 00 02 3a 14 39 01 00 00 00 00 02 46 40 39 01 00 00 00 00 02 47 02 39 01 00 00 00 00 02 4a f0 39 01 00 00 00 00 02 4e 0f 39 01 00 00 00 00 02 4f 65 39 01 00 00 00 00 02 52 0f 39 01 00 00 00 00 02 53 39 39 01 00 00 00 00 02 54 14 39 01 00 00 00 00 02 56 36 39 01 00 00 00 00 02 57 7e 39 01 00 00 00 00 02 58 7e 39 01 00 00 00 00 02 59 7e 39 01 00 00 00 00 02 60 80 39 01 00 00 00 00 02 61 c9 39 01 00 00 00 00 02 62 03 39 01 00 00 00 00 02 63 fb 39 01 00 00 00 00 02 64 03 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 66 01 39 01 00 00 00 00 02 67 04 39 01 00 00 00 00 02 68 91 39 01 00 00 00 00 02 6a 19 39 01 00 00 00 00 02 6b cb 39 01 00 00 00 00 02 6c 20 39 01 00 00 00 00 02 6d e5 39 01 00 00 00 00 02 6e c8 39 01 00 00 00 00 02 6f 22 39 01 00 00 00 00 02 70 e3 39 01 00 00 00 00 02 71 04 39 01 00 00 00 00 02 7a 07 39 01 00 00 00 00 02 7b 40 39 01 00 00 00 00 02 7d 01 39 01 00 00 00 00 02 7f 2c 39 01 00 00 00 00 02 83 0f 39 01 00 00 00 00 02 84 65 39 01 00 00 00 00 02 87 0f 39 01 00 00 00 00 02 88 39 39 01 00 00 00 00 02 89 14 39 01 00 00 00 00 02 8b 36 39 01 00 00 00 00 02 8c 39 39 01 00 00 00 00 02 8d 39 39 01 00 00 00 00 02 8e 39 39 01 00 00 00 00 02 95 80 39 01 00 00 00 00 02 96 fd 39 01 00 00 00 00 02 97 14 39 01 00 00 00 00 02 98 b3 39 01 00 00 00 00 02 99 01 39 01 00 00 00 00 02 9a 08 39 01 00 00 00 00 02 9b 02 39 01 00 00 00 00 02 9c 4c 39 01 00 00 00 00 02 9d bc 39 01 00 00 00 00 02 9f ac 39 01 00 00 00 00 02 a0 ff 39 01 00 00 00 00 02 a2 44 39 01 00 00 00 00 02 a3 78 39 01 00 00 00 00 02 a4 f8 39 01 00 00 00 00 02 a5 4a 39 01 00 00 00 00 02 a6 72 39 01 00 00 00 00 02 a7 4c 39 01 00 00 00 00 02 ff 2c 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 00 02 39 01 00 00 00 00 02 01 02 39 01 00 00 00 00 02 02 02 39 01 00 00 00 00 02 03 16 39 01 00 00 00 00 02 04 16 39 01 00 00 00 00 02 05 16 39 01 00 00 00 00 02 0d 1f 39 01 00 00 00 00 02 0e 1f 39 01 00 00 00 00 02 16 1b 39 01 00 00 00 00 02 17 4b 39 01 00 00 00 00 02 18 4b 39 01 00 00 00 00 02 19 4b 39 01 00 00 00 00 02 2a 03 39 01 00 00 00 00 02 4d 16 39 01 00 00 00 00 02 4e 02 39 01 00 00 00 00 02 4f 2f 39 01 00 00 00 00 02 53 02 39 01 00 00 00 00 02 54 02 39 01 00 00 00 00 02 55 02 39 01 00 00 00 00 02 56 0e 39 01 00 00 00 00 02 58 0e 39 01 00 00 00 00 02 59 0e 39 01 00 00 00 00 02 61 1f 39 01 00 00 00 00 02 62 1f 39 01 00 00 00 00 02 6a 14 39 01 00 00 00 00 02 6b 34 39 01 00 00 00 00 02 6c 34 39 01 00 00 00 00 02 6d 34 39 01 00 00 00 00 02 7e 03 39 01 00 00 00 00 02 9d 0e 39 01 00 00 00 00 02 9e 02 39 01 00 00 00 00 02 9f 02 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 15 00 3f 00 5f 00 7e 00 97 00 af 00 c3 39 01 00 00 00 00 11 b1 00 d7 01 0a 01 32 01 6f 01 9e 01 e5 02 1d 02 1e 39 01 00 00 00 00 11 b2 02 56 02 94 02 bc 02 f1 03 13 03 41 03 4f 03 5f 39 01 00 00 00 00 0f b3 03 71 03 84 03 99 03 b0 03 ca 03 d7 00 00 39 01 00 00 00 00 11 b4 00 00 00 17 00 46 00 69 00 8c 00 a5 00 be 00 d1 39 01 00 00 00 00 11 b5 00 e4 01 18 01 40 01 7c 01 aa 01 f0 02 27 02 28 39 01 00 00 00 00 11 b6 02 5e 02 9b 02 c3 02 f6 03 18 03 45 03 54 03 63 39 01 00 00 00 00 0f b7 03 75 03 87 03 9c 03 b2 03 ca 03 d7 00 00 39 01 00 00 00 00 11 b8 00 00 00 18 00 49 00 6b 00 8e 00 a8 00 c1 00 d3 39 01 00 00 00 00 11 b9 00 e5 01 18 01 3f 01 7b 01 a8 01 ec 02 24 02 26 39 01 00 00 00 00 11 ba 02 5a 02 97 02 c0 02 f4 03 15 03 43 03 51 03 61 39 01 00 00 00 00 0f bb 03 72 03 85 03 9a 03 b1 03 ca 03 d7 00 00 39 01 00 00 00 00 02 c6 00 39 01 00 00 00 00 02 c7 00 39 01 00 00 00 00 02 c8 00 39 01 00 00 00 00 02 c9 00 39 01 00 00 00 00 02 ca 00 39 01 00 00 00 00 02 cb 00 39 01 00 00 00 00 02 cc 00 39 01 00 00 00 00 02 cd 00 39 01 00 00 00 00 02 ce 00 39 01 00 00 00 00 02 cf 00 39 01 00 00 00 00 02 d0 00 39 01 00 00 00 00 02 d1 00 39 01 00 00 00 00 02 d2 00 39 01 00 00 00 00 02 d3 00 39 01 00 00 00 00 02 d4 00 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 d7 00 39 01 00 00 00 00 02 d8 00 39 01 00 00 00 00 02 d9 00 39 01 00 00 00 00 02 da 00 39 01 00 00 00 00 02 db 00 39 01 00 00 00 00 02 dc 00 39 01 00 00 00 00 02 dd 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 df 00 39 01 00 00 00 00 02 e0 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e2 00 39 01 00 00 00 00 02 e3 00 39 01 00 00 00 00 02 e4 00 39 01 00 00 00 00 02 e5 00 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 e7 00 39 01 00 00 00 00 02 e8 00 39 01 00 00 00 00 02 e9 00 39 01 00 00 00 00 02 ff 21 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 15 00 3f 00 5f 00 7e 00 97 00 af 00 c3 39 01 00 00 00 00 11 b1 00 d7 01 0a 01 32 01 6f 01 9e 01 e5 02 1d 02 1e 39 01 00 00 00 00 11 b2 02 56 02 94 02 bc 02 f1 03 13 03 41 03 4f 03 5f 39 01 00 00 00 00 0f b3 03 71 03 84 03 99 03 b0 03 ca 03 d7 00 00 39 01 00 00 00 00 11 b4 00 00 00 17 00 46 00 69 00 8c 00 a5 00 be 00 d1 39 01 00 00 00 00 11 b5 00 e4 01 18 01 40 01 7c 01 aa 01 f0 02 27 02 28 39 01 00 00 00 00 11 b6 02 5e 02 9b 02 c3 02 f6 03 18 03 45 03 54 03 63 39 01 00 00 00 00 0f b7 03 75 03 87 03 9c 03 b2 03 ca 03 d7 00 00 39 01 00 00 00 00 11 b8 00 00 00 18 00 49 00 6b 00 8e 00 a8 00 c1 00 d3 39 01 00 00 00 00 11 b9 00 e5 01 18 01 3f 01 7b 01 a8 01 ec 02 24 02 26 39 01 00 00 00 00 11 ba 02 5a 02 97 02 c0 02 f4 03 15 03 43 03 51 03 61 39 01 00 00 00 00 0f bb 03 72 03 85 03 9a 03 b1 03 ca 03 d7 00 00 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 35 82 39 01 00 00 00 00 02 85 32 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 1c 01 39 01 00 00 00 00 02 33 01 39 01 00 00 00 00 02 5a 00 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 53 22 39 01 00 00 00 00 02 54 02 39 01 00 00 00 00 02 ff c0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 9c 11 39 01 00 00 00 00 02 9d 11 39 01 00 00 00 00 02 ff 2b 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 b7 0a 39 01 00 00 00 00 02 b8 1c 39 01 00 00 00 00 02 c0 01 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 35 01 39 01 00 00 00 00 02 51 ff 39 01 00 00 00 00 02 53 0c 39 01 00 00 00 00 02 55 00 05 01 00 00 78 00 01 11 05 01 00 00 28 00 01 29];
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-v-pulse-width = <10>;
						qcom,mdss-dsi-v-front-porch = <46>;
						qcom,mdss-dsi-v-back-porch = <10>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <12>;
						qcom,mdss-dsi-h-back-porch = <68>;
						qcom,mdss-dsi-h-front-porch = <80>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_nt36672e_fhd_plus_60_video {
				qcom,platform-bklight-en-gpio = <0x514 7 0>;
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,bl-pmic-pwm-period-usecs = <100>;
				pwms = <0x516 0 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x567>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&cpu1_pause>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x9858 0x3e80 0x83d6 0x9b78 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "nt36672e lcd video mode dsi novatek panel without DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 0 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 24 09 09 1a 24 09 09 09 02 04 00 1e 0e];
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 c0 00 39 01 00 00 00 00 11 c1 89 28 00 08 00 aa 02 0e 00 2b 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 1b a0 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 66 39 01 00 00 00 00 02 06 40 39 01 00 00 00 00 02 07 38 39 01 00 00 00 00 02 2f 83 39 01 00 00 00 00 02 69 91 39 01 00 00 00 00 02 95 d1 39 01 00 00 00 00 02 96 d1 39 01 00 00 00 00 02 f2 64 39 01 00 00 00 00 02 f3 54 39 01 00 00 00 00 02 f4 64 39 01 00 00 00 00 02 f5 54 39 01 00 00 00 00 02 f6 64 39 01 00 00 00 00 02 f7 54 39 01 00 00 00 00 02 f8 64 39 01 00 00 00 00 02 f9 54 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 0f 39 01 00 00 00 00 02 03 0c 39 01 00 00 00 00 02 05 1d 39 01 00 00 00 00 02 08 2f 39 01 00 00 00 00 02 09 2e 39 01 00 00 00 00 02 0a 2d 39 01 00 00 00 00 02 0b 2c 39 01 00 00 00 00 02 11 17 39 01 00 00 00 00 02 12 13 39 01 00 00 00 00 02 13 15 39 01 00 00 00 00 02 15 14 39 01 00 00 00 00 02 16 16 39 01 00 00 00 00 02 17 18 39 01 00 00 00 00 02 1b 01 39 01 00 00 00 00 02 1d 1d 39 01 00 00 00 00 02 20 2f 39 01 00 00 00 00 02 21 2e 39 01 00 00 00 00 02 22 2d 39 01 00 00 00 00 02 23 2c 39 01 00 00 00 00 02 29 17 39 01 00 00 00 00 02 2a 13 39 01 00 00 00 00 02 2b 15 39 01 00 00 00 00 02 2f 14 39 01 00 00 00 00 02 30 16 39 01 00 00 00 00 02 31 18 39 01 00 00 00 00 02 32 04 39 01 00 00 00 00 02 34 10 39 01 00 00 00 00 02 35 1f 39 01 00 00 00 00 02 36 1f 39 01 00 00 00 00 02 4d 14 39 01 00 00 00 00 02 4e 36 39 01 00 00 00 00 02 4f 36 39 01 00 00 00 00 02 53 36 39 01 00 00 00 00 02 71 30 39 01 00 00 00 00 02 79 11 39 01 00 00 00 00 02 7a 82 39 01 00 00 00 00 02 7b 8f 39 01 00 00 00 00 02 7d 04 39 01 00 00 00 00 02 80 04 39 01 00 00 00 00 02 81 04 39 01 00 00 00 00 02 82 13 39 01 00 00 00 00 02 84 31 39 01 00 00 00 00 02 85 00 39 01 00 00 00 00 02 86 00 39 01 00 00 00 00 02 87 00 39 01 00 00 00 00 02 90 13 39 01 00 00 00 00 02 92 31 39 01 00 00 00 00 02 93 00 39 01 00 00 00 00 02 94 00 39 01 00 00 00 00 02 95 00 39 01 00 00 00 00 02 9c f4 39 01 00 00 00 00 02 9d 01 39 01 00 00 00 00 02 a0 0f 39 01 00 00 00 00 02 a2 0f 39 01 00 00 00 00 02 a3 02 39 01 00 00 00 00 02 a4 04 39 01 00 00 00 00 02 a5 04 39 01 00 00 00 00 02 c6 c0 39 01 00 00 00 00 02 c9 00 39 01 00 00 00 00 02 d9 80 39 01 00 00 00 00 02 e9 02 39 01 00 00 00 00 02 ff 25 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 18 22 39 01 00 00 00 00 02 19 e4 39 01 00 00 00 00 02 21 40 39 01 00 00 00 00 02 66 d8 39 01 00 00 00 00 02 68 50 39 01 00 00 00 00 02 69 10 39 01 00 00 00 00 02 6b 00 39 01 00 00 00 00 02 6d 0d 39 01 00 00 00 00 02 6e 48 39 01 00 00 00 00 02 72 41 39 01 00 00 00 00 02 73 4a 39 01 00 00 00 00 02 74 d0 39 01 00 00 00 00 02 77 62 39 01 00 00 00 00 02 79 7e 39 01 00 00 00 00 02 7d 03 39 01 00 00 00 00 02 7e 15 39 01 00 00 00 00 02 7f 00 39 01 00 00 00 00 02 84 4d 39 01 00 00 00 00 02 cf 80 39 01 00 00 00 00 02 d6 80 39 01 00 00 00 00 02 d7 80 39 01 00 00 00 00 02 ef 20 39 01 00 00 00 00 02 f0 84 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 81 0f 39 01 00 00 00 00 02 83 01 39 01 00 00 00 00 02 84 03 39 01 00 00 00 00 02 85 01 39 01 00 00 00 00 02 86 03 39 01 00 00 00 00 02 87 01 39 01 00 00 00 00 02 88 05 39 01 00 00 00 00 02 8a 1a 39 01 00 00 00 00 02 8b 11 39 01 00 00 00 00 02 8c 24 39 01 00 00 00 00 02 8e 42 39 01 00 00 00 00 02 8f 11 39 01 00 00 00 00 02 90 11 39 01 00 00 00 00 02 91 11 39 01 00 00 00 00 02 9a 80 39 01 00 00 00 00 02 9b 04 39 01 00 00 00 00 02 9c 00 39 01 00 00 00 00 02 9d 00 39 01 00 00 00 00 02 9e 00 39 01 00 00 00 00 02 ff 27 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 01 68 39 01 00 00 00 00 02 20 81 39 01 00 00 00 00 02 21 6a 39 01 00 00 00 00 02 25 81 39 01 00 00 00 00 02 26 94 39 01 00 00 00 00 02 6e 00 39 01 00 00 00 00 02 6f 00 39 01 00 00 00 00 02 70 00 39 01 00 00 00 00 02 71 00 39 01 00 00 00 00 02 72 00 39 01 00 00 00 00 02 75 00 39 01 00 00 00 00 02 76 00 39 01 00 00 00 00 02 77 00 39 01 00 00 00 00 02 7d 09 39 01 00 00 00 00 02 7e 67 39 01 00 00 00 00 02 80 23 39 01 00 00 00 00 02 82 09 39 01 00 00 00 00 02 83 67 39 01 00 00 00 00 02 88 01 39 01 00 00 00 00 02 89 10 39 01 00 00 00 00 02 a5 10 39 01 00 00 00 00 02 a6 23 39 01 00 00 00 00 02 a7 01 39 01 00 00 00 00 02 b6 40 39 01 00 00 00 00 02 e5 02 39 01 00 00 00 00 02 e6 d3 39 01 00 00 00 00 02 eb 03 39 01 00 00 00 00 02 ec 28 39 01 00 00 00 00 02 ff 2a 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 00 91 39 01 00 00 00 00 02 03 20 39 01 00 00 00 00 02 07 50 39 01 00 00 00 00 02 0a 70 39 01 00 00 00 00 02 0c 04 39 01 00 00 00 00 02 0d 40 39 01 00 00 00 00 02 0f 01 39 01 00 00 00 00 02 11 e0 39 01 00 00 00 00 02 15 0f 39 01 00 00 00 00 02 16 a4 39 01 00 00 00 00 02 19 0f 39 01 00 00 00 00 02 1a 78 39 01 00 00 00 00 02 1b 23 39 01 00 00 00 00 02 1d 36 39 01 00 00 00 00 02 1e 3e 39 01 00 00 00 00 02 1f 3e 39 01 00 00 00 00 02 20 3e 39 01 00 00 00 00 02 28 fd 39 01 00 00 00 00 02 29 12 39 01 00 00 00 00 02 2a e1 39 01 00 00 00 00 02 2d 0a 39 01 00 00 00 00 02 30 49 39 01 00 00 00 00 02 33 96 39 01 00 00 00 00 02 34 ff 39 01 00 00 00 00 02 35 40 39 01 00 00 00 00 02 36 de 39 01 00 00 00 00 02 37 f9 39 01 00 00 00 00 02 38 45 39 01 00 00 00 00 02 39 d9 39 01 00 00 00 00 02 3a 49 39 01 00 00 00 00 02 4a f0 39 01 00 00 00 00 02 7a 09 39 01 00 00 00 00 02 7b 40 39 01 00 00 00 00 02 7f f0 39 01 00 00 00 00 02 83 0f 39 01 00 00 00 00 02 84 a4 39 01 00 00 00 00 02 87 0f 39 01 00 00 00 00 02 88 78 39 01 00 00 00 00 02 89 23 39 01 00 00 00 00 02 8b 36 39 01 00 00 00 00 02 8c 7d 39 01 00 00 00 00 02 8d 7d 39 01 00 00 00 00 02 8e 7d 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 17 00 49 00 6a 00 89 00 9f 00 b6 00 c8 39 01 00 00 00 00 11 b1 00 d9 01 10 01 3a 01 7a 01 a9 01 f2 02 2d 02 2e 39 01 00 00 00 00 11 b2 02 64 02 a3 02 ca 03 00 03 1e 03 4a 03 59 03 6a 39 01 00 00 00 00 0f b3 03 7d 03 93 03 ab 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 11 b4 00 00 00 1b 00 51 00 71 00 90 00 a7 00 bf 00 d1 39 01 00 00 00 00 11 b5 00 e2 01 1a 01 43 01 83 01 b2 01 fa 02 34 02 36 39 01 00 00 00 00 11 b6 02 6b 02 a8 02 d0 03 03 03 21 03 4d 03 5b 03 6b 39 01 00 00 00 00 0f b7 03 7e 03 94 03 ac 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 11 b8 00 00 00 1b 00 51 00 72 00 92 00 a8 00 bf 00 d1 39 01 00 00 00 00 11 b9 00 e2 01 18 01 42 01 81 01 af 01 f5 02 2f 02 31 39 01 00 00 00 00 11 ba 02 68 02 a6 02 cd 03 01 03 1f 03 4a 03 59 03 6a 39 01 00 00 00 00 0f bb 03 7d 03 93 03 ab 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 02 ff 21 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 11 b0 00 00 00 17 00 49 00 6a 00 89 00 9f 00 b6 00 c8 39 01 00 00 00 00 11 b1 00 d9 01 10 01 3a 01 7a 01 a9 01 f2 02 2d 02 2e 39 01 00 00 00 00 11 b2 02 64 02 a3 02 ca 03 00 03 1e 03 4a 03 59 03 6a 39 01 00 00 00 00 0f b3 03 7d 03 93 03 ab 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 11 b4 00 00 00 1b 00 51 00 71 00 90 00 a7 00 bf 00 d1 39 01 00 00 00 00 11 b5 00 e2 01 1a 01 43 01 83 01 b2 01 fa 02 34 02 36 39 01 00 00 00 00 11 b6 02 6b 02 a8 02 d0 03 03 03 21 03 4d 03 5b 03 6b 39 01 00 00 00 00 0f b7 03 7e 03 94 03 ac 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 11 b8 00 00 00 1b 00 51 00 72 00 92 00 a8 00 bf 00 d1 39 01 00 00 00 00 11 b9 00 e2 01 18 01 42 01 81 01 af 01 f5 02 2f 02 31 39 01 00 00 00 00 11 ba 02 68 02 a6 02 cd 03 01 03 1f 03 4a 03 59 03 6a 39 01 00 00 00 00 0f bb 03 7d 03 93 03 ab 03 c8 03 ec 03 fe 00 00 39 01 00 00 00 00 02 ff 2c 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 61 1f 39 01 00 00 00 00 02 62 1f 39 01 00 00 00 00 02 7e 03 39 01 00 00 00 00 02 6a 14 39 01 00 00 00 00 02 6b 36 39 01 00 00 00 00 02 6c 36 39 01 00 00 00 00 02 6d 36 39 01 00 00 00 00 02 53 04 39 01 00 00 00 00 02 54 04 39 01 00 00 00 00 02 55 04 39 01 00 00 00 00 02 56 0f 39 01 00 00 00 00 02 58 0f 39 01 00 00 00 00 02 59 0f 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 24 15 01 00 00 00 00 02 55 01 05 01 00 00 78 00 01 11 05 01 00 00 64 00 01 29];
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-pulse-width = <10>;
						qcom,mdss-dsi-v-front-porch = <46>;
						qcom,mdss-dsi-v-back-porch = <10>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <12>;
						qcom,mdss-dsi-h-back-porch = <56>;
						qcom,mdss-dsi-h-front-porch = <76>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_nt36672e_fhd_plus_cphy_144hz_video {
				qcom,platform-bklight-en-gpio = <0x514 7 0>;
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,bl-pmic-pwm-period-usecs = <100>;
				pwms = <0x516 0 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x567>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&cpu1_pause>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x9858 0x3e80 0x83d6 0x9b78 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "nt36672e lcd video mode dsi novatek panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 16 1f 06 19 07 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x39010000 767 0x10390100 2 0xfb013901 0 0x2b00039 0x1000000 0x2c003 0x39010000 0x11c1 0x89280008 0xaa020e 0x2b0007 0xdb70cb7 0x39010000 962 0x1ba03901 0 0x2e90139 0x1000000 0x2ff20 0x39010000 763 0x1390100 2 0x1663901 0 0x2064039 0x1000000 0x20738 0x39010000 536 0x77390100 2 0x69913901 0 0x295d139 0x1000000 0x296d1 0x39010000 754 0x65390100 2 0xf3743901 0 0x2f46539 0x1000000 0x2f574 0x39010000 758 0x65390100 2 0xf7743901 0 0x2f86539 0x1000000 0x2f974 0x39010000 649 0x15390100 2 0x8a153901 0 0x28d1539 0x1000000 0x28e15 0x39010000 655 0x15390100 2 0x91153901 0 0x2ff2439 0x1000000 0x2fb01 0x39010000 513 0xf390100 2 0x30c3901 0 0x2051d39 0x1000000 0x2082f 0x39010000 521 0x2e390100 2 0xa2d3901 0 0x20b2c39 0x1000000 0x21117 0x39010000 530 0x13390100 2 0x13153901 0 0x2151439 0x1000000 0x21616 0x39010000 535 0x18390100 2 0x1b013901 0 0x21d1d39 0x1000000 0x2202f 0x39010000 545 0x2e390100 2 0x222d3901 0 0x2232c39 0x1000000 0x22917 0x39010000 554 0x13390100 2 0x2b153901 0 0x22f1439 0x1000000 0x23016 0x39010000 561 0x18390100 2 0x32043901 0 0x2341039 0x1000000 0x2351f 0x39010000 566 0x1f390100 2 0x4d1b3901 0 0x24e4b39 0x1000000 0x24f4b 0x39010000 595 0x4b390100 2 0x71303901 0 0x2791139 0x1000000 0x27a82 0x39010000 635 0x96390100 2 0x7d043901 0 0x2800439 0x1000000 0x28104 0x39010000 642 0x13390100 2 0x84313901 0 0x2850039 0x1000000 0x28600 0x39010000 647 0x390100 2 0x90133901 0 0x2923139 0x1000000 0x29300 0x39010000 660 0x390100 2 0x95003901 0 0x29cf439 0x1000000 0x29d01 0x39010000 672 0x16390100 2 0xa2163901 0 0x2a30239 0x1000000 0x2a404 0x39010000 677 0x4390100 2 0xc6c03901 0 0x2c90039 0x1000000 0x2d980 0x39010000 745 0x2390100 2 0xff253901 0 0x2fb0139 0x1000000 0x21822 0x39010000 537 0xe4390100 2 0x21403901 0 0x266d839 0x1000000 0x26850 0x39010000 617 0x10390100 2 0x6b003901 0 0x26d0d39 0x1000000 0x26e48 0x39010000 626 0x41390100 2 0x734a3901 0 0x274d039 0x1000000 0x27762 0x39010000 633 0x81390100 2 0x7d403901 0 0x27e1d39 0x1000000 0x27f00 0x39010000 640 0x4390100 2 0x840d3901 0 0x2cf8039 0x1000000 0x2d680 0x39010000 727 0x80390100 2 0xef203901 0 0x2f08439 0x1000000 0x2ff26 0x39010000 763 0x1390100 2 0x15043901 0 0x2811639 0x1000000 0x28303 0x39010000 644 0x3390100 2 0x85013901 0 0x2860339 0x1000000 0x28701 0x39010000 650 0x1a390100 2 0x8b113901 0 0x28c2439 0x1000000 0x28e42 0x39010000 655 0x11390100 2 0x90113901 0 0x2911139 0x1000000 0x29a81 0x39010000 667 0x3390100 2 0x9c003901 0 0x29d0039 0x1000000 0x29e00 0x39010000 767 0x27390100 2 0xfb013901 0 0x2016039 0x1000000 0x22081 0x39010000 545 0xea390100 2 0x25823901 0 0x2263f39 0x1000000 0x26e00 0x39010000 623 0x390100 2 0x70003901 0 0x2710039 0x1000000 0x27200 0x39010000 629 0x390100 2 0x76003901 0 0x2770039 0x1000000 0x27d09 0x39010000 638 0x5f390100 2 0x80233901 0 0x2820939 0x1000000 0x2835f 0x39010000 648 0x1390100 2 0x89103901 0 0x2a51039 0x1000000 0x2a623 0x39010000 679 0x1390100 2 0xb6403901 0 0x2e30239 0x1000000 0x2e4e0 0x39010000 741 0x1390100 2 0xe6333901 0 0x2e90339 0x1000000 0x2ea5e 0x39010000 747 0x1390100 2 0xec673901 0 0x2ff2a39 0x1000000 0x2fb01 0x39010000 512 0x91390100 2 0x3203901 0 0x2047339 0x1000000 0x20764 0x39010000 522 0x60390100 2 0xc063901 0 0x20d4039 0x1000000 0x20e02 0x39010000 527 0x1390100 2 0x11583901 0 0x2150e39 0x1000000 0x21679 0x39010000 537 0xd390100 2 0x1af23901 0 0x21b1439 0x1000000 0x21d36 0x39010000 542 0x55390100 2 0x1f553901 0 0x2205539 0x1000000 0x2280a 0x39010000 553 0xb390100 2 0x2a4b3901 0 0x22b0539 0x1000000 0x22d08 0x39010000 559 0x1390100 2 0x30473901 0 0x2312339 0x1000000 0x23325 0x39010000 564 0xff390100 2 0x352c3901 0 0x2367539 0x1000000 0x237fb 0x39010000 568 0x2e390100 2 0x39733901 0 0x23a4739 0x1000000 0x24640 0x39010000 583 0x2390100 2 0x4af03901 0 0x24e0e39 0x1000000 0x24f8b 0x39010000 594 0xe390100 2 0x53043901 0 0x2541439 0x1000000 0x25636 0x39010000 599 0x80390100 2 0x58803901 0 0x2598039 0x1000000 0x26080 0x39010000 609 0xa390100 2 0x62033901 0 0x263ed39 0x1000000 0x26505 0x39010000 614 0x1390100 2 0x67043901 0 0x2684d39 0x1000000 0x26a0a 0x39010000 619 0xc9390100 2 0x6c1f3901 0 0x26de339 0x1000000 0x26ec6 0x39010000 623 0x20390100 2 0x70e23901 0 0x2710439 0x1000000 0x27a04 0x39010000 635 0x40390100 2 0x7c013901 0 0x27d0139 0x1000000 0x27fe0 0x39010000 643 0xf390100 2 0x84c53901 0 0x2870f39 0x1000000 0x28842 0x39010000 649 0x14390100 2 0x8b363901 0 0x28c3339 0x1000000 0x28d33 0x39010000 654 0x33390100 2 0x95803901 0 0x296fd39 0x1000000 0x29719 0x39010000 664 0x4a390100 2 0x99073901 0 0x29a0b39 0x1000000 0x29b03 0x39010000 668 0x8b390100 2 0x9dff3901 0 0x29f8b39 0x1000000 0x2a0ff 0x39010000 674 0x4e390100 2 0xa3013901 0 0x2a4f839 0x1000000 0x2a552 0x39010000 678 0xfd390100 2 0xa74b3901 0 0x2ff2c39 0x1000000 0x2fb01 0x39010000 512 0x2390100 2 0x1023901 0 0x2020239 0x1000000 0x20316 0x39010000 516 0x16390100 2 0x5163901 0 0x20d1f39 0x1000000 0x20e1f 0x39010000 534 0x1b390100 2 0x174b3901 0 0x2184b39 0x1000000 0x2194b 0x39010000 554 0x3390100 2 0x4d163901 0 0x24e0339 0x1000000 0x25302 0x39010000 596 0x2390100 2 0x55023901 0 0x2560b39 0x1000000 0x2580b 0x39010000 601 0xb390100 2 0x61193901 0 0x2621939 0x1000000 0x26a10 0x39010000 619 0x2a390100 2 0x6c2a3901 0 0x26d2a39 0x1000000 0x27e03 0x39010000 669 0xb390100 2 0x9e043901 0 0x2ff2039 0x1000000 0x2fb01 0x39010000 0x11b0 0xe200e9 0xf60101 0x10c0115 0x1200128 0x39010000 0x11b1 0x1330151 0x16e019a 0x1c001fd 0x2340235 0x39010000 0x11b2 0x26b02a9 0x2d10304 0x3250351 0x35f036d 0x39010000 0xfb3 0x37d0390 0x3a703bb 0x3d403d8 0x3901 0 0x11b400aa 0xb300c4 0xd400e2 0xf000fc 0x1083901 0 0x11b50112 0x1390158 0x18c01b5 0x1f70230 0x2313901 0 0x11b60268 0x2a602ce 0x3010323 0x34e035c 0x36a3901 0 0xfb7037b 0x38e03a5 0x3bb03d4 0x3d80000 0x39010000 0x11b8 32 0x470065 0x850099 0xad00c0 0x39010000 0x11b9 0xd20106 0x1300170 0x19f01e8 0x2250226 0x39010000 0x11ba 0x25f029f 0x2c702fd 0x3200352 0x3630367 0x39010000 0xfbb 0x378038b 0x3a303b9 0x3d403d8 0x3901 0 0x2ff2139 0x1000000 0x2fb01 0x39010000 0x11b0 0xe200e9 0xf60101 0x10c0115 0x1200128 0x39010000 0x11b1 0x1330151 0x16e019a 0x1c001fd 0x2340235 0x39010000 0x11b2 0x26b02a9 0x2d10304 0x3250351 0x35f036d 0x39010000 0xfb3 0x37d0390 0x3a703bb 0x3d403d8 0x3901 0 0x11b400aa 0xb300c4 0xd400e2 0xf000fc 0x1083901 0 0x11b50112 0x1390158 0x18c01b5 0x1f70230 0x2313901 0 0x11b60268 0x2a602ce 0x3010323 0x34e035c 0x36a3901 0 0xfb7037b 0x38e03a5 0x3bb03d4 0x3d80000 0x39010000 0x11b8 32 0x470065 0x850099 0xad00c0 0x39010000 0x11b9 0xd20106 0x1300170 0x19f01e8 0x2250226 0x39010000 0x11ba 0x25f029f 0x2c702fd 0x3200352 0x3630367 0x39010000 0xfbb 0x378038b 0x3a303b9 0x3d403d8 0x3901 0 0x2ffe039 0x1000000 0x2fb01 0x39010000 565 0x82390100 2 0xfff03901 0 0x2fb0139 0x1000000 0x25a00 0x39010000 722 0x52390100 2 0x9f123901 0 0x2ffd039 0x1000000 0x2fb01 0x39010000 595 0x22390100 2 0x54023901 0 0x2ffc039 0x1000000 0x2fb01 0x39010000 668 0x11390100 2 0x9d113901 0 0x2ff1039 0x1000000 0x2fb01 0x39010000 565 0x1390100 2 0x51ff3901 0 0x2530c39 0x1000000 0x25500 0x5010000 0x78000111 0x5010000 0x32000129>;
						qcom,mdss-dsi-panel-framerate = <&cpu_2_3_7_pause>;
						qcom,mdss-dsi-v-pulse-width = <10>;
						qcom,mdss-dsi-v-front-porch = <54>;
						qcom,mdss-dsi-v-back-porch = <10>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <20>;
						qcom,mdss-dsi-h-back-porch = <80>;
						qcom,mdss-dsi-h-front-porch = <76>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_sim_cmd {
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x56a>;
				qcom,ulps-enabled;
				qcom,poms-align-panel-vsync;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-t-clk-pre = <39>;
				qcom,mdss-dsi-t-clk-post = <3>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-mode-switch;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <720 40 720 40 720 40>;
						qcom,default-topology-index = <1>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&llcc_pmu>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,cmd-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-out-commands = <0x39010000 944 0xa5000701 0 0x2010039 0x1000000 0x6b200 0x5d010249>;
						qcom,cmd-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-in-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 11 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0b];
						qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-in-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0c];
						qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-out-commands = <0x39010000 944 0xa5000701 0 0x2010039 0x1000000 0x6b200 0x5d048049>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,vid-on-commands = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,cmd-on-commands = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-cmd-mode;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-v-front-porch = <100>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsi-h-back-porch = <100>;
						qcom,mdss-dsi-h-front-porch = <120>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <0>;
					};

					timing@1 {
						qcom,default-topology-index = <1>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&llcc_pmu>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-v-front-porch = <110>;
						qcom,mdss-dsi-v-back-porch = <90>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsi-h-back-porch = <110>;
						qcom,mdss-dsi-h-front-porch = <110>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <1>;
					};

					timing@2 {
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <540 40 540 40 540 40>;
						qcom,default-topology-index = <1>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 08 07 17 22 08 08 08 02 04 00 19 0d];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-v-front-porch = <&glink_edge>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsi-h-back-porch = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,mdss-dsi-h-front-porch = <120>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <2>;
					};

					timing@3 {
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <360 20 360 20 360 20>;
						qcom,default-topology-index = <1>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 17 05 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-v-front-porch = <0x564>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsi-h-back-porch = <&funnel_ddr_dl0>;
						qcom,mdss-dsi-h-front-porch = <100>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-panel-width = <&llcc_pmu>;
						cell-index = <3>;
					};

					timing@4 {
						qcom,default-topology-index = <1>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 2b 0b 0b 1c 27 0b 0c 0b 02 04 00 23 10];
						qcom,src-chroma-format = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsc-version = <18>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-v-front-porch = <&glink_edge>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsi-h-back-porch = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,mdss-dsi-h-front-porch = <120>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <4>;
					};

					timing@5 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 54 16 16 23 1e 15 17 13 02 04 00 40 1a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500>;
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-panel-framerate = <&gpu0_fail_safe1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-v-front-porch = <100>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsi-h-back-porch = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,mdss-dsi-h-front-porch = <120>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <5>;
					};

					timing@7 {
						qcom,default-topology-index = <1>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 3b 0f 0f 18 15 0f 0f 0d 02 04 00 2d 12];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-v-front-porch = <&glink_edge>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsi-h-back-porch = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,mdss-dsi-h-front-porch = <120>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <6>;
					};
				};
			};

			qcom,mdss_dsi_sim_video {
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x56a>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-reset-sequence = <1 0 0 0 1 0>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-t-clk-pre = <27>;
				qcom,mdss-dsi-t-clk-post = <4>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 0 1 2 0 1>;
						qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 0e 1b 01 01 02 02 04 00 08 06];
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-panel-timings = <0 0 0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <6>;
						qcom,mdss-dsi-v-back-porch = <6>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <8>;
						qcom,mdss-dsi-h-back-porch = <8>;
						qcom,mdss-dsi-h-front-porch = <8>;
						qcom,mdss-dsi-panel-height = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,mdss-dsi-panel-width = <&pri_mi2s_sck_sleep>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_cmd {
				qcom,bl-dsc-cmd-state = "dsi_lp_mode";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x56a>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-qsync-min-refresh-rate = <45>;
				qcom,qsync-enable;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-hor-line-idle = <0 40 256 40 120 128 120 240 64>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0 1>;
				qcom,dsi-ctrl-num = <0 1>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 0 2>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 21 07 07 08 02 04 00 18 0c];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <12>;
						qcom,mdss-dsi-v-back-porch = <12>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <4>;
						qcom,mdss-dsi-h-back-porch = <4>;
						qcom,mdss-dsi-h-front-porch = <28>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <&smp2p_rdbg5_in>;
						cell-index = <0>;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 0 2>;
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a 0a 0a 02 04 00 1f 0f];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <40>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <8>;
						qcom,mdss-dsi-v-back-porch = <7>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <4>;
						qcom,mdss-dsi-h-back-porch = <100>;
						qcom,mdss-dsi-h-front-porch = <30>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <1>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_video {
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x56a>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-qsync-min-refresh-rate = <45>;
				qcom,qsync-enable;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-reset-sequence = <1 20 0 200 1 20>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0 1>;
				qcom,dsi-ctrl-num = <0 1>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 0 2 1 0 2>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <4>;
						qcom,mdss-dsi-v-front-porch = <8>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <16>;
						qcom,mdss-dsi-h-back-porch = <44>;
						qcom,mdss-dsi-h-front-porch = <120>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-panel-width = <0x500>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_120hz_vid {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <120>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_10b_cmd {
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x56a>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <30>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC3:1 10bit dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&llcc_pmu>;
						qcom,mdss-dsc-slice-height = <16>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <10>;
						qcom,mdss-dsi-v-back-porch = <8>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <16>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-h-front-porch = <100>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						cell-index = <0>;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1 2 2 1 2 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1d 03 03 02 02 04 00 0c 08];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 699 0x10150100 2 0xb0030501 0x7800 0x1111501 0 0x251ff15 0x1000000 0x25324 0x15010000 767 0x23150100 2 0x8051501 0 0x2469015 0x1000000 0x2ff10 0x15010000 767 0xf0150100 2 0x92011501 0 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <0>;
						qcom,mdss-dsi-v-front-porch = <0>;
						qcom,mdss-dsi-v-back-porch = <0>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <0>;
						qcom,mdss-dsi-h-back-porch = <0>;
						qcom,mdss-dsi-h-front-porch = <0>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <1>;
					};

					timing@2 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 08 07 17 22 08 08 08 02 04 00 19 0d];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&llcc_pmu>;
						qcom,mdss-dsc-slice-height = <16>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <10>;
						qcom,mdss-dsi-v-back-porch = <8>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <16>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-h-front-porch = <100>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-framerate = <90>;
						cell-index = <2>;
					};

					timing@3 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1f 08 07 18 16 08 08 08 02 04 00 1a 0d];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01];
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <10>;
						qcom,mdss-dsi-v-back-porch = <8>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <16>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-h-front-porch = <100>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <&gpu0_fail_safe1>;
						cell-index = <3>;
					};

					timing@4 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a 0b 0a 02 04 00 21 0f];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01];
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <10>;
						qcom,mdss-dsi-v-back-porch = <8>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <16>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-h-front-porch = <100>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <&qupv3_se8_spi_active>;
						cell-index = <4>;
					};

					timing@5 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 13 06 06 06 02 04 00 13 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 699 0x10150100 2 0xb0030501 0x7800 0x1111501 0 0x251ff15 0x1000000 0x25324 0x15010000 767 0x23150100 2 0x8051501 0 0x2469015 0x1000000 0x2ff10 0x15010000 767 0xf0150100 2 0x92011501 0 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <0>;
						qcom,mdss-dsi-v-front-porch = <0>;
						qcom,mdss-dsi-v-back-porch = <0>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <0>;
						qcom,mdss-dsi-h-back-porch = <0>;
						qcom,mdss-dsi-h-front-porch = <0>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <5>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x56a>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&llcc_pmu>;
						qcom,mdss-dsc-slice-height = <16>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <10>;
						qcom,mdss-dsi-v-back-porch = <8>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <16>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-h-front-porch = <100>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						cell-index = <0>;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1 2 2 1 2 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 0c 02 02 10 1c 03 03 02 02 04 00 0b 08];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <16>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 699 0x10150100 2 0xb0030501 0x7800 0x1111501 0 0x251ff15 0x1000000 0x25324 0x15010000 767 0x23150100 2 0x8051501 0 0x2469015 0x1000000 0x2ff10 0x15010000 767 0xf0150100 2 0x92011501 0 0x2ff1015 0x1000000 0x23500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <0>;
						qcom,mdss-dsi-v-front-porch = <0>;
						qcom,mdss-dsi-v-back-porch = <0>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <0>;
						qcom,mdss-dsi-h-back-porch = <0>;
						qcom,mdss-dsi-h-front-porch = <0>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						cell-index = <1>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qhd_plus_dsc_cmd {
				qcom,platform-bklight-en-gpio = <0x514 7 0>;
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,bl-pmic-pwm-period-usecs = <100>;
				pwms = <0x516 0 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x567>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0 1>;
				qcom,dsi-ctrl-num = <0 1>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Sharp qhd cmd mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 2>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 44 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-timing-switch-command = <0x39010000 734 0x390100 52 0xc6001244 0x8000b 0x1202530 0x1490149 0 0 0 0 0 768 0x4501 0x454b024b 0x5050505>;
						qcom,mdss-mdp-transfer-time-us = <0x1efd>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <39>;
						qcom,mdss-dsi-v-back-porch = <12>;
						qcom,mdss-dsi-h-pulse-width = <4>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-h-front-porch = <72>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-panel-width = <&llcc_pmu>;
						cell-index = <0>;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 2>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 03 03 11 1e 04 04 03 02 04 00 03 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 88 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-timing-switch-command = <0x39010000 734 0x390100 52 0xc6001288 0x8000b 0x1202530 0x1490149 0 0 0 0 0 768 0x4501 0x454b024b 0x5050505>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <39>;
						qcom,mdss-dsi-v-back-porch = <12>;
						qcom,mdss-dsi-h-pulse-width = <4>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-h-front-porch = <72>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-panel-width = <&llcc_pmu>;
						cell-index = <1>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qsync_wqhd_cmd {
				qcom,platform-bklight-en-gpio = <0x514 7 0>;
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,bl-pmic-pwm-period-usecs = <100>;
				pwms = <0x516 0 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x567>;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&cpu1_pause>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-dma-schedule-line = <5>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-pan-physical-height-dimension = <&cpu7_emerg0>;
				qcom,mdss-pan-physical-width-dimension = <74>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,dsi-phy-num = <0 1>;
				qcom,dsi-ctrl-num = <0 1>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Sharp 2k cmd mode qsync dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,panel-roi-alignment = <720 8 8 8 0x5a0 8>;
						qcom,partial-update-enabled = "single_roi";
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 2>;
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1c 04 03 02 02 04 00 0c 08];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&llcc_pmu>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,cmd-mode-switch-out-commands = <0x39000040 0x52a 719 0x39000000 0x52b 0x9ff>;
						qcom,cmd-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-in-commands = [39 00 00 40 00 00 02 ff 10 39 00 00 40 00 00 02 fb 01 39 00 00 00 00 00 02 bb 10];
						qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-out-commands = [39 00 00 40 00 00 02 ff 10 39 00 00 40 00 00 02 fb 01 39 00 00 00 00 00 02 bb 10];
						qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-in-commands = [39 00 00 40 00 00 02 ff 10 39 00 00 40 00 00 02 fb 01 39 00 00 00 00 00 02 bb 13];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,vid-on-commands = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 05 be 00 10 00 10 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,cmd-on-commands = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 00 00 40 00 00 02 ff 10 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 c0 83 39 00 00 40 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 40 00 00 03 c2 10 f0 39 00 00 40 00 00 02 ff 24 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 16 0a 39 00 00 40 00 00 02 17 30 39 00 00 40 00 00 02 ff 26 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 60 00 39 00 00 40 00 00 02 62 01 15 00 00 40 00 00 02 ff 10 05 00 00 00 00 00 01 28 05 00 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-jitter = <3 1>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <16>;
						qcom,mdss-dsi-v-back-porch = <14>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <8>;
						qcom,mdss-dsi-h-back-porch = <12>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <&llcc_pmu>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-cmd-mode;
						cell-index = <0>;
					};

					timing@1 {
						qcom,panel-roi-alignment = <540 8 8 8 0x438 8>;
						qcom,partial-update-enabled = "single_roi";
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 2>;
						qcom,mdss-dsi-panel-phy-timings = [00 0a 01 02 0e 1c 02 02 01 02 04 00 09 07];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 00 00 40 00 00 02 ff 10 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 c0 85 39 00 00 40 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 40 00 00 03 c2 10 f0 39 00 00 40 00 00 02 ff 24 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 16 0a 39 00 00 40 00 00 02 17 30 39 00 00 40 00 00 02 ff 26 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 60 00 39 00 00 40 00 00 02 62 01 15 00 00 40 00 00 02 ff 10 05 00 00 00 00 00 01 28 05 00 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-jitter = <3 1>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <16>;
						qcom,mdss-dsi-v-back-porch = <14>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <8>;
						qcom,mdss-dsi-h-back-porch = <12>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <&smp2p_rdbg5_in>;
						cell-index = <1>;
					};

					timing@2 {
						qcom,panel-roi-alignment = <720 8 8 8 0x5a0 8>;
						qcom,partial-update-enabled = "single_roi";
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 2>;
						qcom,mdss-dsi-panel-phy-timings = [00 12 04 04 12 1e 04 05 03 02 04 00 0f 0a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&llcc_pmu>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 03 39 01 00 00 00 00 02 17 70 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 00 00 40 00 00 02 ff 10 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 c0 83 39 00 00 40 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 40 00 00 03 c2 10 f0 39 00 00 40 00 00 02 ff 24 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 16 03 39 00 00 40 00 00 02 17 70 39 00 00 40 00 00 02 ff 26 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 60 00 39 00 00 40 00 00 02 62 02 15 00 00 40 00 00 02 ff 10 05 00 00 00 00 00 01 28 05 00 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-jitter = <3 1>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <16>;
						qcom,mdss-dsi-v-back-porch = <14>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <8>;
						qcom,mdss-dsi-h-back-porch = <12>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <&llcc_pmu>;
						cell-index = <2>;
					};

					timing@3 {
						qcom,panel-roi-alignment = <720 8 8 8 0x5a0 8>;
						qcom,partial-update-enabled = "single_roi";
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 2>;
						qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&llcc_pmu>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,cmd-to-video-mode-post-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 13 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 06];
						qcom,cmd-to-video-mode-switch-commands = <0x39010000 0x52a 719 0x39010000 0x52b 0x9ff>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 00 39 01 00 00 00 00 02 17 10 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 00 00 40 00 00 02 ff 10 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 c0 83 39 00 00 40 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 40 00 00 03 c2 10 f0 39 00 00 40 00 00 02 ff 24 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 16 00 39 00 00 40 00 00 02 17 10 39 00 00 40 00 00 02 ff 26 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 60 00 39 00 00 40 00 00 02 62 03 15 00 00 40 00 00 02 ff 10 05 00 00 00 00 00 01 28 05 00 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-jitter = <3 1>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <16>;
						qcom,mdss-dsi-v-back-porch = <14>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <8>;
						qcom,mdss-dsi-h-back-porch = <12>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <&llcc_pmu>;
						cell-index = <3>;
					};

					timing@4 {
						qcom,panel-roi-alignment = <540 8 8 8 0x438 8>;
						qcom,partial-update-enabled = "single_roi";
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 2>;
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1c 04 03 02 02 04 00 0c 08];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 00 39 01 00 00 00 00 02 17 10 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 00 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 00 00 40 00 00 02 ff 10 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 c0 85 39 00 00 40 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 40 00 00 03 c2 10 f0 39 00 00 40 00 00 02 ff 24 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 16 00 39 00 00 40 00 00 02 17 10 39 00 00 40 00 00 02 ff 26 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 60 00 39 00 00 40 00 00 02 62 00 15 00 00 40 00 00 02 ff 10 05 00 00 00 00 00 01 28 05 00 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-jitter = <3 1>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <16>;
						qcom,mdss-dsi-v-back-porch = <14>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <8>;
						qcom,mdss-dsi-h-back-porch = <12>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <&smp2p_rdbg5_in>;
						cell-index = <4>;
					};

					timing@5 {
						qcom,panel-roi-alignment = <540 8 8 8 0x438 8>;
						qcom,partial-update-enabled = "single_roi";
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 2>;
						qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 1c 03 02 02 02 04 00 0a 07];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 03 39 01 00 00 00 00 02 17 70 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 00 00 40 00 00 02 ff 10 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 c0 85 39 00 00 40 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 40 00 00 03 c2 10 f0 39 00 00 40 00 00 02 ff 24 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 16 03 39 00 00 40 00 00 02 17 70 39 00 00 40 00 00 02 ff 26 39 00 00 40 00 00 02 fb 01 39 00 00 40 00 00 02 60 00 39 00 00 40 00 00 02 62 02 15 00 00 40 00 00 02 ff 10 05 00 00 00 00 00 01 28 05 00 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-jitter = <3 1>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <16>;
						qcom,mdss-dsi-v-back-porch = <14>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <8>;
						qcom,mdss-dsi-h-back-porch = <12>;
						qcom,mdss-dsi-h-front-porch = <80>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <&smp2p_rdbg5_in>;
						cell-index = <5>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qsync_wqhd_video {
				qcom,platform-bklight-en-gpio = <0x514 7 0>;
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,bl-pmic-pwm-period-usecs = <100>;
				pwms = <0x516 0 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x567>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&cpu1_pause>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-qsync-min-refresh-rate = <55>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-pan-physical-height-dimension = <&cpu7_emerg0>;
				qcom,mdss-pan-physical-width-dimension = <74>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0 1>;
				qcom,dsi-ctrl-num = <0 1>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "Sharp 2k video mode qsync dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <2 2 2>;
						qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&llcc_pmu>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x39010000 767 0xd0390100 2 0x75403901 0x1000 0x2f14039 0x1000000 0x2ff10 0x39010000 0x1000062c 0x1020408 0x10390100 2 0xffd03901 0 0x2750039 0x1000010 0x2f100 0x39010000 767 0x10390100 2 0xfb013901 0 0x2ba0339 0x1000000 0x2bc08 0x39010000 704 0x83390100 17 0xc1892800 0x8020002 0x6800d500 0xa0db709 0x89390100 3 0xc210f039 0x1000000 0x2d500 0x39010000 726 0x390100 2 0xde003901 0 0x2e10039 0x1000000 0x2e501 0x39010000 699 0x3390100 2 0xf6703901 0 0x2f78039 0x1000000 0x5be00 0x10001039 0x1000000 0x23500 0x39010000 580 0x390100 2 0xff203901 0 0x2fb0139 0x1000000 0x28702 0x39010000 605 0x390100 2 0x5e143901 0 0x25feb39 0x1000000 0x2ff26 0x39010000 763 0x1390100 2 0x60003901 0 0x2620139 0x1000000 0x24000 0x39010000 767 0x28390100 2 0xfb013901 0 0x2910239 0x1000000 0x2ffe0 0x39010000 763 0x1390100 2 0x48813901 0 0x28e0939 0x1000000 0x2fff0 0x39010000 763 0x1390100 2 0x33203901 0 0x2343539 0x1000000 0x2ff10 0x5010000 0x78000111 0x5010000 0x78000129>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <0xa30>;
						qcom,mdss-dsi-v-back-porch = <14>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <8>;
						qcom,mdss-dsi-h-back-porch = <12>;
						qcom,mdss-dsi-h-front-porch = <80>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <&llcc_pmu>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_60hz_cmd {
				qcom,platform-sec-reset-gpio = <38 4 0>;
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0x1fff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-sec-supply-entries = <0x569>;
				qcom,panel-supply-entries = <0x569>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-reset-sequence = <1 20 0 10 1 20>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&smp2p_rdbg5_in>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <60>;
					};
				};
			};

			qcom,mdss_dsi_l9s_42_02_0a_mp_amoled_dsc_cmd {
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,platform-te-gpio = <38 82 0>;
				qcom,mdss-brightness-init-level = <&audio_etm0_out_funnel_lpass_lpi>;
				qcom,mdss-factory-brightness-max-level = <0x7ff>;
				qcom,mdss-dsi-factory-bl-max-level = <0x7ff>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <3>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x568>;
				qcom,mdss-dsi-dma-schedule-window = <50>;
				qcom,mdss-dsi-dma-schedule-line = <1>;
				qcom,mdss-dsi-clk-strength = <&qupv3_se12_i2c_sleep>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <0>;
				qcom,mdss-dsi-panel-status-offset-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010000 506>;
				qcom,mdss-dsi-panel-status-offset-command = [39 01 00 00 00 00 05 ff aa 55 a5 81 15 01 00 00 00 00 02 6f 0f];
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-aod-check-enabled;
				qcom,esd-check-enabled;
				mi,panel-on-dimming-delay = <120>;
				mi,panel-aod-to-off-command-need-enabled;
				mi,esd-err-irq-gpio = <38 11 0x2008>;
				mi,flat-need-sync-te;
				mi,flat-update-flag;
				mi,need-fod-animal-in-normal-enabled;
				mi,local-hbm-alpha-ctrl-aa-area;
				mi,local-hbm-green-500nit-update-flag;
				mi,local-hbm-white-110nit-update-flag;
				mi,local-hbm-white-1000nit-update-flag;
				mi,fod-low-brightness-lux-threshold = <1>;
				mi,fod-low-brightness-clone-threshold = <38>;
				mi,doze-lbm-dbv-level = <20>;
				mi,doze-hbm-dbv-level = <&qupv3_se9_spi_sleep>;
				mi,local-hbm-enabled;
				mi,mdss-dsi-panel-dc-type = <0>;
				mi,thermal-dimming-flag;
				mi,mdss-fac-brightness-max-level = <0x7ff>;
				mi,mdss-dsi-fac-bl-max-level = <0x7ff>;
				mi,max-brightness-clone = <0xfff>;
				mi,hbm-bl-max-level = <0x7ff>;
				mi,hbm-bl-min-level = <1>;
				mi,hbm-fod-off-51-index = <0>;
				mi,hbm-off-51-index = <0>;
				mi,aod-brightness = <341 0xffe>;
				mi,aod-bl-51ctl-flag;
				mi,bl-51ctl-32bit-flag;
				mi,hbm-51-ctl-flag;
				mi,panel-id = <0x4c3953 0x420200>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,bl-update-flag = "delay_until_first_frame";
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-pan-physical-height-dimension = <0x5ed>;
				qcom,mdss-pan-physical-width-dimension = <&L15B>;
				qcom,mdss-dsi-reset-sequence = <1 11 0 1 1 11>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <30>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "xiaomi 42 02 0a cmd mode dsc dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 22 07 07 08 02 04 00 19 0c];
						mi,mdss-dsi-pre-doze-to-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-pre-doze-to-off-command = [39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 02 ce 0c];
						mi,mdss-dsi-local-hbm-off-to-llpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-llpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 02 87 04 39 00 00 40 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 08 39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 00 00 00 02 39 00];
						mi,mdss-dsi-local-hbm-off-to-hlpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hlpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 02 87 04 39 00 00 40 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 08 39 00 00 40 00 00 05 51 00 f5 0f ff 39 00 00 00 00 00 02 39 00];
						mi,mdss-dsi-local-hbm-off-to-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hbm-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-hbm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 6f 02 39 00 00 00 00 00 02 87 04];
						mi,mdss-dsi-local-hbm-off-to-normal-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-normal-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 6f 02 39 00 00 00 00 00 02 87 04];
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-update = <135 19 2 208 13 6>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 00 00 09 40 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-update = <135 22 2 208 16 6>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 18 39 00 00 40 00 00 02 38 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-update = <135 19 2 208 13 6>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-update = <135 22 2 208 16 6>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 18 39 00 00 40 00 00 02 38 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-update = <135 19 2 208 13 6>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-doze-lbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 18 39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 00 00 00 02 38 00];
						mi,mdss-dsi-doze-hbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 18 39 00 00 40 00 00 05 51 00 f5 0f fe 39 00 00 00 00 00 02 38 00];
						mi,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 08 39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 00 00 00 02 39 00];
						mi,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 08 39 00 00 40 00 00 05 51 00 f5 0f fe 39 00 00 00 00 00 02 39 00];
						mi,mdss-dsi-flat-mode-off-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-off-command-update = <185 4 4>;
						mi,mdss-dsi-flat-mode-off-command = <0x39000000 559 0x1390000 0x40000002 0x26013900 0x400000 0x6f055aa 0x52080839 0x4000 0x26f07 0x39000020 0x5b9 24>;
						mi,mdss-dsi-flat-mode-on-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-on-command-update = <185 4 4>;
						mi,mdss-dsi-flat-mode-on-command = <0x39000000 559 0x1390000 0x40000002 0x26043900 0x400000 0x6f055aa 0x52080839 0x4000 0x26f07 0x39000020 0x5b9 0>;
						mi,mdss-dsi-flat-mode-off-read-pre-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-off-read-pre-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 00 00 00 02 6f 48];
						mi,mdss-dsi-flat-mode-read-pre-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-read-pre-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 00 00 00 02 6f 3f];
						mi,mdss-dsi-switch-page-command-state = "dsi_lp_mode";
						mi,mdss-dsi-switch-page-command-update = <240 0 5>;
						mi,mdss-dsi-switch-page-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00];
						mi,mdss-dsi-hbm-off-command-state = "dsi_lp_mode";
						mi,mdss-dsi-hbm-off-command = <0x39000000 0x551 0x7ff0000>;
						mi,mdss-dsi-hbm-on-command-state = "dsi_lp_mode";
						mi,mdss-dsi-hbm-on-command = <0x39000000 0x551 0xfff0000>;
						mi,mdss-dsi-dimmingoff-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingoff-command = [39 00 00 00 00 00 02 53 20];
						mi,mdss-dsi-dimmingon-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingon-command = [39 00 00 00 00 00 02 53 28];
						mi,mdss-flat-status-control-gamma-cfg = <4 1>;
						mi,mdss-dsc-panel-id = <0x4c3953 0x420200>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsc-slice-height = <12>;
						qcom,mdss-dsc-scr-version = <0>;
						qcom,mdss-dsc-version = <17>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-nolp-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 18 39 00 00 00 32 00 02 38 00];
						qcom,mdss-dsi-timing-switch-command-update = <38 3 1>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command = <0x39000000 0x6f0 0x55aa5208 0x2390000 0x40000002 0xcc003900 0x400000 0x22f0139 0 0x22601>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 00 00 00 0a 00 02 28 00 39 00 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 09 ba 01 b1 00 0a 00 16 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 04 39 00 00 40 00 00 02 b1 02 39 00 00 40 00 00 05 3b 00 14 00 0c 39 00 00 40 00 00 02 90 01 39 00 00 40 00 00 13 91 ab 28 00 0c c2 00 03 1c 01 7e 00 0f 08 bb 04 3d 10 f0 39 00 00 40 00 00 02 03 01 39 00 00 40 00 00 02 2c 00 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 c1 00 39 00 00 40 00 00 02 c2 00 39 00 00 40 00 00 02 c3 00 39 00 00 40 00 00 02 c4 00 39 00 00 40 00 00 02 c5 00 39 00 00 40 00 00 02 c6 00 39 00 00 40 00 00 02 c7 00 39 00 00 40 00 00 02 c8 00 39 00 00 40 00 00 02 cd 00 39 00 00 40 00 00 02 ce 00 39 00 00 40 00 00 02 cf 00 39 00 00 40 00 00 02 d0 00 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 03 b2 08 08 39 00 00 40 00 00 02 35 00 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 40 00 00 08 c3 94 01 8c d0 22 02 00 39 00 00 40 00 00 05 2a 00 00 04 37 39 00 00 40 00 00 05 2b 00 00 09 5f 39 00 00 40 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 05 39 00 00 00 00 00 02 be 88 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 61 39 00 00 40 00 00 02 f3 80 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 04 d2 00 00 11 39 00 00 40 00 00 02 6f 06 39 00 00 40 00 00 02 d2 05 39 00 00 40 00 00 02 6f 0f 39 00 00 40 00 00 02 d2 00 39 00 00 40 00 00 02 6f 09 39 00 00 00 00 00 03 d2 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 c0 b3 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 2e 39 00 00 40 00 00 02 fb d1 39 00 00 40 00 00 06 f0 55 aa 52 08 04 39 00 00 40 00 00 02 6f 0d 39 00 00 00 00 00 02 ca 05 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 16 c9 21 00 21 c9 21 10 00 00 3f e7 b7 88 3f e7 fa 60 80 04 5d 05 90 39 00 00 40 00 00 02 6f 15 39 00 00 40 00 00 10 c9 81 c0 16 82 1c 73 33 a0 21 6c 0f a3 a4 00 00 39 00 00 40 00 00 02 6f 24 39 00 00 40 00 00 08 c9 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 16 ca 27 00 21 c9 21 10 00 00 00 00 00 00 3f e7 fa 60 80 00 00 00 00 39 00 00 40 00 00 02 6f 15 39 00 00 40 00 00 10 ca 82 1d 16 82 79 73 33 a0 00 00 03 5d a4 00 00 39 00 00 40 00 00 02 6f 24 39 00 00 40 00 00 08 ca 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 16 cb 2d 00 21 10 21 10 00 00 3f e8 3c 80 80 00 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 15 39 00 00 40 00 00 10 cb 81 c0 74 82 1c d0 33 10 00 00 0c a4 5c 00 00 39 00 00 40 00 00 02 6f 24 39 00 00 40 00 00 08 cb 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 16 cc 2b 00 21 10 21 10 00 00 00 00 00 00 80 00 00 00 7f fb ba df 00 39 00 00 40 00 00 02 6f 15 39 00 00 40 00 00 10 cc 82 1d 74 82 79 d0 33 1f de f0 00 5c 5c 00 00 39 00 00 40 00 00 02 6f 24 39 00 00 00 00 00 08 cc 00 00 00 00 00 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 00 00 00 07 b7 20 20 20 20 20 20 39 00 00 00 50 00 02 11 00 39 00 00 00 00 00 02 29 00];
						qcom,mdss-mdp-transfer-time-us = <0x36b0>;
						qcom,mdss-dsi-panel-jitter = <5 1>;
						qcom,mdss-dsi-panel-clockrate = <0x31880dc0>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-v-pulse-width = <126>;
						qcom,mdss-dsi-v-front-porch = <&cci3_suspend>;
						qcom,mdss-dsi-v-back-porch = <&qupv3_se12_i2c_pins>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <64>;
						qcom,mdss-dsi-h-back-porch = <64>;
						qcom,mdss-dsi-h-front-porch = <32>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-cmd-mode;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 22 07 07 08 02 04 00 19 0c];
						mi,mdss-dsi-pre-doze-to-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-pre-doze-to-off-command = [39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 02 ce 0c];
						mi,mdss-dsi-local-hbm-off-to-llpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-llpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 02 87 04 39 00 00 40 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 08 39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 00 00 00 02 39 00];
						mi,mdss-dsi-local-hbm-off-to-hlpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hlpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 02 87 04 39 00 00 40 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 08 39 00 00 40 00 00 05 51 00 f5 0f ff 39 00 00 00 00 00 02 39 00];
						mi,mdss-dsi-local-hbm-off-to-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hbm-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-hbm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 6f 02 39 00 00 00 00 00 02 87 04];
						mi,mdss-dsi-local-hbm-off-to-normal-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-normal-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 6f 02 39 00 00 00 00 00 02 87 04];
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-update = <135 19 2 208 13 6>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 00 00 09 40 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-update = <135 23 2 208 17 6>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 18 39 00 00 40 00 00 02 38 00 39 00 00 00 00 00 02 2f 02 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-update = <135 19 2 208 13 6>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-update = <135 23 2 208 17 6>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 18 39 00 00 40 00 00 02 38 00 39 00 00 00 00 00 02 2f 02 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-update = <135 19 2 208 13 6>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-doze-lbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-nolp-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0xb2183900 0x400000 0x5510014 0x1553900 0 0x2380039 0 0x22f02>;
						mi,mdss-dsi-doze-hbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-nolp-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0xb2183900 0x400000 0x55100f5 0xffe3900 0 0x2380039 0 0x22f02>;
						mi,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 08 39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 00 00 00 02 39 00];
						mi,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 08 39 00 00 40 00 00 05 51 00 f5 0f fe 39 00 00 00 00 00 02 39 00];
						mi,mdss-dsi-flat-mode-off-sec-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-off-sec-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 02 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-flat-mode-off-command-update = <185 9 4>;
						mi,mdss-dsi-flat-mode-off-command = [39 00 00 00 00 00 02 2f 02 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 09 39 00 00 40 00 00 02 c0 20 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 40 00 00 02 ce 01 39 00 00 40 00 00 06 f0 55 aa 52 08 08 39 00 00 40 00 00 02 6f 07 39 00 00 20 14 00 05 b9 00 00 00 18];
						mi,mdss-dsi-flat-mode-on-sec-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-on-sec-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 02 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-flat-mode-on-command-update = <185 9 4>;
						mi,mdss-dsi-flat-mode-on-command = [39 00 00 00 00 00 02 2f 02 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 09 39 00 00 40 00 00 02 c0 60 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 40 00 00 02 ce 01 39 00 00 40 00 00 06 f0 55 aa 52 08 08 39 00 00 40 00 00 02 6f 07 39 00 00 20 14 00 05 b9 00 00 00 00];
						mi,mdss-dsi-flat-mode-off-read-pre-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-off-read-pre-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 00 00 00 02 6f 48];
						mi,mdss-dsi-flat-mode-read-pre-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-read-pre-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 00 00 00 02 6f 3f];
						mi,mdss-dsi-switch-page-command-state = "dsi_lp_mode";
						mi,mdss-dsi-switch-page-command-update = <240 0 5>;
						mi,mdss-dsi-switch-page-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00];
						mi,mdss-dsi-hbm-off-command-state = "dsi_lp_mode";
						mi,mdss-dsi-hbm-off-command = <0x39000000 0x551 0x7ff0000>;
						mi,mdss-dsi-hbm-on-command-state = "dsi_lp_mode";
						mi,mdss-dsi-hbm-on-command = <0x39000000 0x551 0xfff0000>;
						mi,mdss-dsi-dimmingoff-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingoff-command = [39 00 00 00 00 00 02 53 20];
						mi,mdss-dsi-dimmingon-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingon-command = [39 00 00 00 00 00 02 53 28];
						mi,mdss-flat-status-control-gamma-cfg = <96 32>;
						mi,mdss-dsc-panel-id = <0x4c3953 0x420200>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsc-slice-height = <12>;
						qcom,mdss-dsc-scr-version = <0>;
						qcom,mdss-dsc-version = <17>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-nolp-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0xb2183900 0 0x2380039 0 0x22f02>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-update = <192 3 1>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 2f 02 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 09 39 00 00 40 00 00 02 c0 20 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 06 f0 55 aa 52 08 02 39 00 00 00 00 00 02 cc 00];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 00 00 00 14 00 02 28 00 39 00 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 09 ba 01 b1 00 0a 00 16 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 04 39 00 00 40 00 00 02 b1 02 39 00 00 40 00 00 05 3b 00 14 00 0c 39 00 00 40 00 00 02 90 01 39 00 00 40 00 00 13 91 ab 28 00 0c c2 00 03 1c 01 7e 00 0f 08 bb 04 3d 10 f0 39 00 00 40 00 00 02 03 01 39 00 00 40 00 00 02 2c 00 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 c1 00 39 00 00 40 00 00 02 c2 00 39 00 00 40 00 00 02 c3 00 39 00 00 40 00 00 02 c4 00 39 00 00 40 00 00 02 c5 00 39 00 00 40 00 00 02 c6 00 39 00 00 40 00 00 02 c7 00 39 00 00 40 00 00 02 c8 00 39 00 00 40 00 00 02 cd 00 39 00 00 40 00 00 02 ce 00 39 00 00 40 00 00 02 cf 00 39 00 00 40 00 00 02 d0 00 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 03 b2 08 08 39 00 00 40 00 00 02 35 00 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 40 00 00 08 c3 94 01 8c d0 22 02 00 39 00 00 40 00 00 05 2a 00 00 04 37 39 00 00 40 00 00 05 2b 00 00 09 5f 39 00 00 40 00 00 02 2f 02 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 09 39 00 00 40 00 00 02 c0 20 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 40 14 00 02 ce 01 39 00 00 40 00 00 02 cc 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 05 39 00 00 00 00 00 02 be 88 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 61 39 00 00 40 00 00 02 f3 80 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 04 d2 00 00 11 39 00 00 40 00 00 02 6f 06 39 00 00 40 00 00 02 d2 05 39 00 00 40 00 00 02 6f 0f 39 00 00 40 00 00 02 d2 00 39 00 00 40 00 00 02 6f 09 39 00 00 00 00 00 03 d2 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 c0 b3 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 2e 39 00 00 40 00 00 02 fb d1 39 00 00 40 00 00 06 f0 55 aa 52 08 04 39 00 00 40 00 00 02 6f 0d 39 00 00 00 00 00 02 ca 05 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 16 c9 21 00 21 c9 21 10 00 00 3f e7 b7 88 3f e7 fa 60 80 04 5d 05 90 39 00 00 40 00 00 02 6f 15 39 00 00 40 00 00 10 c9 81 c0 16 82 1c 73 33 a0 21 6c 0f a3 a4 00 00 39 00 00 40 00 00 02 6f 24 39 00 00 40 00 00 08 c9 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 16 ca 27 00 21 c9 21 10 00 00 00 00 00 00 3f e7 fa 60 80 00 00 00 00 39 00 00 40 00 00 02 6f 15 39 00 00 40 00 00 10 ca 82 1d 16 82 79 73 33 a0 00 00 03 5d a4 00 00 39 00 00 40 00 00 02 6f 24 39 00 00 40 00 00 08 ca 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 16 cb 2d 00 21 10 21 10 00 00 3f e8 3c 80 80 00 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 15 39 00 00 40 00 00 10 cb 81 c0 74 82 1c d0 33 10 00 00 0c a4 5c 00 00 39 00 00 40 00 00 02 6f 24 39 00 00 40 00 00 08 cb 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 16 cc 2b 00 21 10 21 10 00 00 00 00 00 00 80 00 00 00 7f fb ba df 00 39 00 00 40 00 00 02 6f 15 39 00 00 40 00 00 10 cc 82 1d 74 82 79 d0 33 1f de f0 00 5c 5c 00 00 39 00 00 40 00 00 02 6f 24 39 00 00 00 00 00 08 cc 00 00 00 00 00 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 00 00 00 07 b7 20 20 20 20 20 20 39 00 00 00 50 00 02 11 00 39 00 00 00 00 00 02 29 00];
						qcom,mdss-mdp-transfer-time-us = <0x1f40>;
						qcom,mdss-dsi-panel-jitter = <5 1>;
						qcom,mdss-dsi-panel-clockrate = <0x31880dc0>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-v-pulse-width = <64>;
						qcom,mdss-dsi-v-front-porch = <96>;
						qcom,mdss-dsi-v-back-porch = <64>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <16>;
						qcom,mdss-dsi-h-front-porch = <16>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-cmd-mode;
					};

					timing@2 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 22 07 07 08 02 04 00 19 0c];
						mi,mdss-dsi-pre-doze-to-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-pre-doze-to-off-command = [39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 02 ce 0c];
						mi,mdss-dsi-local-hbm-off-to-llpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-llpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 02 87 04 39 00 00 40 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 08 39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 00 00 00 02 39 00];
						mi,mdss-dsi-local-hbm-off-to-hlpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hlpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 02 87 04 39 00 00 40 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 08 39 00 00 40 00 00 05 51 00 f5 0f ff 39 00 00 00 00 00 02 39 00];
						mi,mdss-dsi-local-hbm-off-to-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hbm-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-hbm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 6f 02 39 00 00 00 00 00 02 87 04];
						mi,mdss-dsi-local-hbm-off-to-normal-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-normal-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 6f 02 39 00 00 00 00 00 02 87 04];
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-update = <135 19 2 208 13 6>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 00 00 09 40 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-update = <135 22 2 208 16 6>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 18 39 00 00 40 00 00 02 38 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-update = <135 19 2 208 13 6>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-update = <135 22 2 208 16 6>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 18 39 00 00 40 00 00 02 38 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-update = <135 19 2 208 13 6>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 29 39 00 00 40 00 00 02 d9 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 d9 80 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 03 87 04 4e 39 00 00 40 00 00 02 6f 02 39 00 00 00 30 00 02 87 05];
						mi,mdss-dsi-doze-lbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 18 39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 00 00 00 02 38 00];
						mi,mdss-dsi-doze-hbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 18 39 00 00 40 00 00 05 51 00 f5 0f fe 39 00 00 00 00 00 02 38 00];
						mi,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 08 39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 00 00 00 02 39 00];
						mi,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 02 2f 01 39 00 00 40 00 00 02 26 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 b2 08 39 00 00 40 00 00 05 51 00 f5 0f fe 39 00 00 00 00 00 02 39 00];
						mi,mdss-dsi-flat-mode-off-sec-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-off-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-off-sec-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 02 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-flat-mode-off-command-update = <185 9 4>;
						mi,mdss-dsi-flat-mode-off-command = [39 00 00 00 00 00 02 2f 03 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 02 c0 20 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 40 00 00 02 ce 01 39 00 00 40 00 00 06 f0 55 aa 52 08 08 39 00 00 40 00 00 02 6f 07 39 00 00 20 14 00 05 b9 00 00 00 18];
						mi,mdss-dsi-flat-mode-on-sec-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-on-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-on-sec-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 02 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-flat-mode-on-command-update = <185 9 4>;
						mi,mdss-dsi-flat-mode-on-command = [39 00 00 00 00 00 02 2f 03 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 02 c0 60 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 40 00 00 02 ce 01 39 00 00 40 00 00 06 f0 55 aa 52 08 08 39 00 00 40 00 00 02 6f 07 39 00 00 20 14 00 05 b9 00 00 00 00];
						mi,mdss-dsi-flat-mode-off-read-pre-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-off-read-pre-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 00 00 00 02 6f 48];
						mi,mdss-dsi-flat-mode-read-pre-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-read-pre-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 00 00 00 02 6f 3f];
						mi,mdss-dsi-switch-page-command-state = "dsi_lp_mode";
						mi,mdss-dsi-switch-page-command-update = <240 0 5>;
						mi,mdss-dsi-switch-page-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00];
						mi,mdss-dsi-hbm-off-command-state = "dsi_lp_mode";
						mi,mdss-dsi-hbm-off-command = <0x39000000 0x551 0x7ff0000>;
						mi,mdss-dsi-hbm-on-command-state = "dsi_lp_mode";
						mi,mdss-dsi-hbm-on-command = <0x39000000 0x551 0xfff0000>;
						mi,mdss-dsi-dimmingoff-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingoff-command = [39 00 00 00 00 00 02 53 20];
						mi,mdss-dsi-dimmingon-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingon-command = [39 00 00 00 00 00 02 53 28];
						mi,mdss-flat-status-control-gamma-cfg = <96 32>;
						mi,mdss-dsc-panel-id = <0x4c3953 0x420200>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsc-slice-height = <12>;
						qcom,mdss-dsc-scr-version = <0>;
						qcom,mdss-dsc-version = <17>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-nolp-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0xb2183900 0 0x2380039 0 0x22f03>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-update = <192 3 1>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 2f 03 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 02 c0 20 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 06 f0 55 aa 52 08 02 39 00 00 00 00 00 02 cc 00];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 00 00 00 14 00 02 28 00 39 00 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 09 ba 01 b1 00 0a 00 16 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 04 39 00 00 40 00 00 02 b1 02 39 00 00 40 00 00 05 3b 00 14 00 0c 39 00 00 40 00 00 02 90 01 39 00 00 40 00 00 13 91 ab 28 00 0c c2 00 03 1c 01 7e 00 0f 08 bb 04 3d 10 f0 39 00 00 40 00 00 02 03 01 39 00 00 40 00 00 02 2c 00 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 c1 00 39 00 00 40 00 00 02 c2 00 39 00 00 40 00 00 02 c3 00 39 00 00 40 00 00 02 c4 00 39 00 00 40 00 00 02 c5 00 39 00 00 40 00 00 02 c6 00 39 00 00 40 00 00 02 c7 00 39 00 00 40 00 00 02 c8 00 39 00 00 40 00 00 02 cd 00 39 00 00 40 00 00 02 ce 00 39 00 00 40 00 00 02 cf 00 39 00 00 40 00 00 02 d0 00 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 03 b2 08 08 39 00 00 40 00 00 02 35 00 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 40 00 00 08 c3 94 01 8c d0 22 02 00 39 00 00 40 00 00 05 2a 00 00 04 37 39 00 00 40 00 00 05 2b 00 00 09 5f 39 00 00 40 00 00 02 2f 03 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 02 c0 20 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 40 14 00 02 ce 01 39 00 00 40 00 00 02 cc 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 05 39 00 00 00 00 00 02 be 88 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 61 39 00 00 40 00 00 02 f3 80 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 04 d2 00 00 11 39 00 00 40 00 00 02 6f 06 39 00 00 40 00 00 02 d2 05 39 00 00 40 00 00 02 6f 0f 39 00 00 40 00 00 02 d2 00 39 00 00 40 00 00 02 6f 09 39 00 00 00 00 00 03 d2 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 c0 b3 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 2e 39 00 00 40 00 00 02 fb d1 39 00 00 40 00 00 06 f0 55 aa 52 08 04 39 00 00 40 00 00 02 6f 0d 39 00 00 00 00 00 02 ca 05 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 05 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 16 c9 21 00 21 c9 21 10 00 00 3f e7 b7 88 3f e7 fa 60 80 04 5d 05 90 39 00 00 40 00 00 02 6f 15 39 00 00 40 00 00 10 c9 81 c0 16 82 1c 73 33 a0 21 6c 0f a3 a4 00 00 39 00 00 40 00 00 02 6f 24 39 00 00 40 00 00 08 c9 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 16 ca 27 00 21 c9 21 10 00 00 00 00 00 00 3f e7 fa 60 80 00 00 00 00 39 00 00 40 00 00 02 6f 15 39 00 00 40 00 00 10 ca 82 1d 16 82 79 73 33 a0 00 00 03 5d a4 00 00 39 00 00 40 00 00 02 6f 24 39 00 00 40 00 00 08 ca 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 16 cb 2d 00 21 10 21 10 00 00 3f e8 3c 80 80 00 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 15 39 00 00 40 00 00 10 cb 81 c0 74 82 1c d0 33 10 00 00 0c a4 5c 00 00 39 00 00 40 00 00 02 6f 24 39 00 00 40 00 00 08 cb 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 16 cc 2b 00 21 10 21 10 00 00 00 00 00 00 80 00 00 00 7f fb ba df 00 39 00 00 40 00 00 02 6f 15 39 00 00 40 00 00 10 cc 82 1d 74 82 79 d0 33 1f de f0 00 5c 5c 00 00 39 00 00 40 00 00 02 6f 24 39 00 00 00 00 00 08 cc 00 00 00 00 00 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 00 00 00 07 b7 20 20 20 20 20 20 39 00 00 00 50 00 02 11 00 39 00 00 00 00 00 02 29 00];
						qcom,mdss-mdp-transfer-time-us = <0x2710>;
						qcom,mdss-dsi-panel-jitter = <5 1>;
						qcom,mdss-dsi-panel-clockrate = <0x31880dc0>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-v-pulse-width = <&cpu5_emerg1>;
						qcom,mdss-dsi-v-front-porch = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,mdss-dsi-v-back-porch = <&cpu5_emerg1>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-h-front-porch = <64>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-cmd-mode;
					};
				};
			};

			qcom,mdss_dsi_l9s_36_02_0b_mp_amoled_dsc_cmd {
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,platform-te-gpio = <38 82 0>;
				qcom,mdss-brightness-init-level = <&audio_etm0_out_funnel_lpass_lpi>;
				qcom,mdss-factory-brightness-max-level = <0x7ff>;
				qcom,mdss-dsi-factory-bl-max-level = <0x7ff>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <3>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x56b>;
				qcom,mdss-dsi-dma-schedule-window = <50>;
				qcom,mdss-dsi-dma-schedule-line = <1>;
				qcom,mdss-dsi-clk-strength = <&qupv3_se12_i2c_sleep>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <0>;
				qcom,mdss-dsi-panel-status-offset-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6000000 506>;
				qcom,mdss-dsi-panel-status-offset-command = [39 00 00 00 00 00 05 ff aa 55 a5 81 39 00 00 00 00 00 02 6f 0f];
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-aod-check-enabled;
				qcom,esd-check-enabled;
				mi,panel-on-dimming-delay = <120>;
				mi,panel-aod-to-off-command-need-enabled;
				mi,esd-err-irq-gpio = <38 11 0x2008>;
				mi,panel-hbm-backlight-threshold = <0x7ff>;
				mi,flat-need-sync-te;
				mi,need-fod-animal-in-normal-enabled;
				mi,local-hbm-ctrl-b2-reg;
				mi,local-hbm-alpha-ctrl-aa-area;
				mi,local-hbm-green-500nit-update-flag;
				mi,local-hbm-white-110nit-update-flag;
				mi,local-hbm-white-1000nit-update-flag;
				mi,mdss-fac-brightness-max-level = <0x7ff>;
				mi,mdss-dsi-fac-bl-max-level = <0x7ff>;
				mi,fod-low-brightness-lux-threshold = <1>;
				mi,fod-low-brightness-clone-threshold = <38>;
				mi,doze-lbm-dbv-level = <20>;
				mi,doze-hbm-dbv-level = <&qupv3_se9_spi_sleep>;
				mi,local-hbm-enabled;
				mi,mdss-dsi-panel-dc-type = <0>;
				mi,thermal-dimming-flag;
				mi,max-brightness-clone = <0xfff>;
				mi,hbm-bl-max-level = <0x7ff>;
				mi,hbm-bl-min-level = <1>;
				mi,hbm-fod-off-51-index = <0>;
				mi,hbm-off-51-index = <0>;
				mi,aod-brightness = <511 1023>;
				mi,aod-bl-51ctl-flag;
				mi,bl-51ctl-32bit-flag;
				mi,hbm-51-ctl-flag;
				mi,panel-id = <0x4c3953 0x360200>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,bl-update-flag = "delay_until_first_frame";
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-pan-physical-height-dimension = <0x5ed>;
				qcom,mdss-pan-physical-width-dimension = <&L15B>;
				qcom,mdss-dsi-reset-sequence = <1 11 0 1 1 11>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <30>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "xiaomi 36 02 0b cmd mode dsc dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 22 07 07 08 02 04 00 19 0c];
						mi,mdss-dsi-pre-doze-to-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-pre-doze-to-off-command = [39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 02 ce 0c];
						mi,mdss-dsi-flat-mode-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-off-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 03 39 00 00 20 14 00 02 5f 01];
						mi,mdss-dsi-flat-mode-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-on-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 04 39 00 00 20 14 00 02 5f 00];
						mi,mdss-dsi-local-hbm-off-to-llpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-llpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 86 01 39 00 00 00 00 00 03 87 0f ff 39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 14 01 ff 39 00 00 40 00 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-local-hbm-off-to-hlpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hlpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 86 01 39 00 00 00 00 00 03 87 0f ff 39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 f5 03 ff 39 00 00 40 00 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-local-hbm-off-to-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hbm-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-hbm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 86 01 39 00 00 00 00 00 03 87 0f ff];
						mi,mdss-dsi-local-hbm-off-to-normal-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-normal-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 86 01 39 00 00 00 00 00 03 87 0f ff];
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-update = <135 9 2 208 5 6 178 2 2>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 01 48 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 0a 0a ec 0b fd 39 00 00 40 00 00 02 88 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 00 42 00 02 85 01];
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-update = <135 12 2 208 8 6 178 5 2>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0x38003900 0 0x22c0039 0 0x6f055 0xaa520800 0x39000040 623 0x17390000 0x40000003 0xb2014839 0x4000 0x6f055 0xaa520802 0x39000040 623 0x8390000 0x40000007 0xd00b0a0a 0xec0bfd39 0x4000 0x28801 0x39000040 623 0x1390000 0x40000005 0x88021c08 0x73390000 0x40000003 0x871fff39 66 0x28501>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-update = <135 9 2 208 5 6 178 2 2>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 01 48 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 0a 0a ec 0b fd 39 00 00 40 00 00 02 88 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 00 42 00 02 85 01];
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-update = <135 12 2 208 8 6 178 5 2>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0x38003900 0 0x22c0039 0 0x6f055 0xaa520800 0x39000040 623 0x17390000 0x40000003 0xb2014839 0x4000 0x6f055 0xaa520802 0x39000040 623 0x8390000 0x40000007 0xd00b0a0a 0xec0bfd39 0x4000 0x28801 0x39000040 623 0x1390000 0x40000005 0x88021c08 0x73390000 0x40000003 0x871fff39 66 0x28501>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-update = <135 9 2 208 5 6 178 2 2>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 01 48 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 0a 0a ec 0b fd 39 00 00 40 00 00 02 88 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 00 42 00 02 85 01];
						mi,mdss-dsi-doze-none-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-none-nolp-command = [39 00 00 00 00 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-lbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 14 01 ff 39 00 00 40 00 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-hbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 f5 03 ff 39 00 00 40 00 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 14 01 ff 39 00 00 40 00 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 f5 03 ff 39 00 00 40 00 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-hbm-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-hbm-off-command = [39 00 00 00 00 00 03 51 07 ff];
						mi,mdss-dsi-hbm-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-hbm-on-command = [39 00 00 00 00 00 03 51 0f ff];
						mi,mdss-dsi-dimmingoff-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingoff-command = [39 00 00 00 00 00 02 53 20];
						mi,mdss-dsi-dimmingon-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingon-command = [39 00 00 00 00 00 02 53 28];
						mi,mdss-dsc-panel-id = <0x4c3953 0x360200>;
						mi,mdss-flat-status-control-gamma-cfg = <4 3>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsc-slice-height = <12>;
						qcom,mdss-dsc-scr-version = <0>;
						qcom,mdss-dsc-version = <17>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-nolp-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-update = <47 0 1>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 2f 03];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 00 00 00 0a 00 02 28 00 39 00 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0x6f1c3900 0x400000 0x6c01020 0x30405039 0x4000 0x53b00 0x10000439 0x4000 0x29001 0x39000040 0x1391 0x8928000c 0xc200031c 0x17e000f 0x8bb043d 0x10f03900 0x400000 0x2030139 0x4000 0x25320 0x39000040 565 0x390000 0x40000005 0x2a000004 0x37390000 0x40000005 0x2b000009 0x5f390000 0x40000002 0x2f033900 0x400000 0x25f0139 0x4000 0x6f055 0xaa520800 0x39000040 958 0xe0b3900 0x400000 0x26f0539 0 0x2be8a 0x39000040 0x6f0 0x55aa5208 0x7390000 0x40000002 0xc0013900 0x400000 0x2c10039 0x4000 0x2c200 0x39000040 707 0x390000 0x40000002 0xc4003900 0x400000 0x2c50039 0x4000 0x2c600 0x39000040 711 0x390000 0x40000002 0xc8003900 0x400000 0x2c90039 0x4000 0x2ca00 0x39000040 715 0x390000 2 0xcc003900 0x400000 0x5ffaa55 0xa5813900 0x400000 0x26f0f39 0x4000 0x3fd01 0x92390000 2 0x2c003900 0 0x6f055aa 0x52080739 0x4000 0x7c001 0x1000000 0x55390000 0x4000002c 0xcd210022 0x84228400 0x3fe6a7 0x103fe6a7 0x108004a7 0x541081bd 0x15821b73 0x33b02284 0xfa2a200 0 0 0x39000040 0x2cce 0x27002284 0x22840000 0 0x3fe6a710 0x80000000 0x821c15 0x827a7333 0xb0000003 0x5ea20000 0 57 0x4000 0x2ccf2d 0x228422 0x8400003f 0xe6a71080 0 0 0x81bd7482 0x1bd23320 0xca2 0x5e000000 0 0x3900 0 0x2cd02b00 0x22842284 0 0x8000 0x7ffb 0x58abf082 0x1c74827a 0xd2332fdd 0x7c005e5e 0 0 0x390000 0x40000002 0xd9013900 0x400000 0x6f055aa 0x52080039 0x4000 0x26f17 0x39000040 946 0x1483900 0x400000 0x26f1f39 0 0x3b200 0xc390000 0x40000002 0xde013900 0x400000 0x26f0139 0x4000 0x7de01 0x10001 0x390000 0x40000006 0xf055aa52 0x8023900 0x400000 0x2d14139 0x4000 0x26f02 0x39000040 721 0x390000 0x40000002 0x6f033900 0x400000 0x5d1021c 0x8743900 0x400000 0x26f0739 0x4000 0x5d101 0xbd081539 0x4000 0x26f0b 0x39000000 0x5d1 0x27a08d2 0x39000040 623 0xf390000 0x40000007 0xd13ffc3f 0xfc3ffc39 0x4000 0x26f08 0x39000040 0x7d0 0xc7b0b70 0xcb03900 0x400000 0x2880139 0x4000 0x26f01 0x39000000 0x588 0x21c0873 0x39000040 0x6f0 0x55aa5208 0x390000 0x40000002 0xb2193900 0x400000 0x26f0239 0 0x3b208 0x8390000 0x40000002 0x6f053900 0 0x2be8839 0 0x5ffaa 0x55a58039 0 0x26f61 0x39000000 755 0x80390000 6 0xf055aa52 0x8013900 0 0x26f0139 0 0x4d200 0x113900 0 0x26f0639 0 0x2d205 0x39000000 623 0xf390000 2 0xd2003900 0 0x26f0939 0 0x3d200 0x390000 0x40000006 0xf055aa52 0x8013900 0 0x9b72019 0x19202020 0x20203900 0x7800 0x2110039 0 0x22900>;
						qcom,mdss-mdp-transfer-time-us = <0x36b0>;
						qcom,mdss-dsi-panel-jitter = <5 1>;
						qcom,mdss-dsi-panel-clockrate = <0x31880dc0>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-v-pulse-width = <126>;
						qcom,mdss-dsi-v-front-porch = <&cci3_suspend>;
						qcom,mdss-dsi-v-back-porch = <&qupv3_se12_i2c_pins>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <64>;
						qcom,mdss-dsi-h-back-porch = <64>;
						qcom,mdss-dsi-h-front-porch = <32>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-cmd-mode;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 22 07 07 08 02 04 00 19 0c];
						mi,mdss-dsi-pre-doze-to-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-pre-doze-to-off-command = [39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 02 ce 0c];
						mi,mdss-dsi-flat-mode-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-off-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 01 39 00 00 20 14 00 02 5f 01];
						mi,mdss-dsi-flat-mode-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-on-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 02 39 00 00 20 14 00 02 5f 00];
						mi,mdss-dsi-local-hbm-off-to-llpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-llpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 86 01 39 00 00 00 00 00 03 87 0f ff 39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 14 01 ff 39 00 00 40 00 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-local-hbm-off-to-hlpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hlpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 86 01 39 00 00 00 00 00 03 87 0f ff 39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 f5 03 ff 39 00 00 40 00 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-local-hbm-off-to-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hbm-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-hbm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 86 01 39 00 00 00 00 00 03 87 0f ff];
						mi,mdss-dsi-local-hbm-off-to-normal-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-normal-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 86 01 39 00 00 00 00 00 03 87 0f ff];
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-update = <135 9 2 208 5 6 178 2 2>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 01 48 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 0a 0a ec 0b fd 39 00 00 40 00 00 02 88 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 00 20 00 02 85 01];
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-update = <135 12 2 208 8 6 178 5 2>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0x38003900 0 0x22c0039 0 0x6f055 0xaa520800 0x39000040 623 0x17390000 0x40000003 0xb2014839 0x4000 0x6f055 0xaa520802 0x39000040 623 0x8390000 0x40000007 0xd00b0a0a 0xec0bfd39 0x4000 0x28801 0x39000040 623 0x1390000 0x40000005 0x88021c08 0x73390000 0x40000003 0x871fff39 32 0x28501>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-update = <135 9 2 208 5 6 178 2 2>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 01 48 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 0a 0a ec 0b fd 39 00 00 40 00 00 02 88 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 00 20 00 02 85 01];
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-update = <135 12 2 208 8 6 178 5 2>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0x38003900 0 0x22c0039 0 0x6f055 0xaa520800 0x39000040 623 0x17390000 0x40000003 0xb2014839 0x4000 0x6f055 0xaa520802 0x39000040 623 0x8390000 0x40000007 0xd00b0a0a 0xec0bfd39 0x4000 0x28801 0x39000040 623 0x1390000 0x40000005 0x88021c08 0x73390000 0x40000003 0x871fff39 32 0x28501>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-update = <135 9 2 208 5 6 178 2 2>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 01 48 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 0a 0a ec 0b fd 39 00 00 40 00 00 02 88 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 00 20 00 02 85 01];
						mi,mdss-dsi-doze-none-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-none-nolp-command = [39 00 00 00 00 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-lbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 14 01 ff 39 00 00 40 00 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-hbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 f5 03 ff 39 00 00 40 00 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 14 01 ff 39 00 00 40 00 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 f5 03 ff 39 00 00 40 00 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-hbm-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-hbm-off-command = [39 00 00 00 00 00 03 51 07 ff];
						mi,mdss-dsi-hbm-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-hbm-on-command = [39 00 00 00 00 00 03 51 0f ff];
						mi,mdss-dsi-dimmingoff-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingoff-command = [39 00 00 00 00 00 02 53 20];
						mi,mdss-dsi-dimmingon-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingon-command = [39 00 00 00 00 00 02 53 28];
						mi,mdss-dsc-panel-id = <0x4c3953 0x360200>;
						mi,mdss-flat-status-control-gamma-cfg = <2 1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsc-slice-height = <12>;
						qcom,mdss-dsc-scr-version = <0>;
						qcom,mdss-dsc-version = <17>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-nolp-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-update = <47 0 1>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 2f 01];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 00 00 00 14 00 02 28 00 39 00 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0x6f1c3900 0x400000 0x6c01020 0x30405039 0x4000 0x53b00 0x10000439 0x4000 0x29001 0x39000040 0x1391 0x8928000c 0xc200031c 0x17e000f 0x8bb043d 0x10f03900 0x400000 0x2030139 0x4000 0x25320 0x39000040 565 0x390000 0x40000005 0x2a000004 0x37390000 0x40000005 0x2b000009 0x5f390000 0x40000002 0x2f013900 0x400000 0x25f0139 0x4000 0x6f055 0xaa520800 0x39000040 958 0xe0b3900 0x400000 0x26f0539 0 0x2be8a 0x39000040 0x6f0 0x55aa5208 0x7390000 0x40000002 0xc0013900 0x400000 0x2c10039 0x4000 0x2c200 0x39000040 707 0x390000 0x40000002 0xc4003900 0x400000 0x2c50039 0x4000 0x2c600 0x39000040 711 0x390000 0x40000002 0xc8003900 0x400000 0x2c90039 0x4000 0x2ca00 0x39000040 715 0x390000 2 0xcc003900 0x400000 0x5ffaa55 0xa5813900 0x400000 0x26f0f39 0x4000 0x3fd01 0x92390000 2 0x2c003900 0 0x6f055aa 0x52080739 0x4000 0x7c001 0x1000000 0x55390000 0x4000002c 0xcd210022 0x84228400 0x3fe6a7 0x103fe6a7 0x108004a7 0x541081bd 0x15821b73 0x33b02284 0xfa2a200 0 0 0x39000040 0x2cce 0x27002284 0x22840000 0 0x3fe6a710 0x80000000 0x821c15 0x827a7333 0xb0000003 0x5ea20000 0 57 0x4000 0x2ccf2d 0x228422 0x8400003f 0xe6a71080 0 0 0x81bd7482 0x1bd23320 0xca2 0x5e000000 0 0x3900 0 0x2cd02b00 0x22842284 0 0x8000 0x7ffb 0x58abf082 0x1c74827a 0xd2332fdd 0x7c005e5e 0 0 0x390000 0x40000002 0xd9013900 0x400000 0x6f055aa 0x52080039 0x4000 0x26f17 0x39000040 946 0x1483900 0x400000 0x26f1f39 0 0x3b200 0xc390000 0x40000002 0xde013900 0x400000 0x26f0139 0x4000 0x7de01 0x10001 0x390000 0x40000006 0xf055aa52 0x8023900 0x400000 0x2d14139 0x4000 0x26f02 0x39000040 721 0x390000 0x40000002 0x6f033900 0x400000 0x5d1021c 0x8743900 0x400000 0x26f0739 0x4000 0x5d101 0xbd081539 0x4000 0x26f0b 0x39000000 0x5d1 0x27a08d2 0x39000040 623 0xf390000 0x40000007 0xd13ffc3f 0xfc3ffc39 0x4000 0x26f08 0x39000040 0x7d0 0xc7b0b70 0xcb03900 0x400000 0x2880139 0x4000 0x26f01 0x39000000 0x588 0x21c0873 0x39000040 0x6f0 0x55aa5208 0x390000 0x40000002 0xb2193900 0x400000 0x26f0239 0 0x3b208 0x8390000 0x40000002 0x6f053900 0 0x2be8839 0 0x5ffaa 0x55a58039 0 0x26f61 0x39000000 755 0x80390000 6 0xf055aa52 0x8013900 0 0x26f0139 0 0x4d200 0x113900 0 0x26f0639 0 0x2d205 0x39000000 623 0xf390000 2 0xd2003900 0 0x26f0939 0 0x3d200 0x390000 0x40000006 0xf055aa52 0x8013900 0 0x9b72019 0x19202020 0x20203900 0x7800 0x2110039 0 0x22900>;
						qcom,mdss-mdp-transfer-time-us = <0x1f40>;
						qcom,mdss-dsi-panel-jitter = <5 1>;
						qcom,mdss-dsi-panel-clockrate = <0x31880dc0>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-v-pulse-width = <64>;
						qcom,mdss-dsi-v-front-porch = <96>;
						qcom,mdss-dsi-v-back-porch = <64>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <16>;
						qcom,mdss-dsi-h-front-porch = <16>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-cmd-mode;
					};

					timing@2 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 22 07 07 08 02 04 00 19 0c];
						mi,mdss-dsi-pre-doze-to-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-pre-doze-to-off-command = [39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 02 ce 0c];
						mi,mdss-dsi-flat-mode-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-off-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 07 39 00 00 20 14 00 02 5f 01];
						mi,mdss-dsi-flat-mode-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-on-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 08 39 00 00 20 14 00 02 5f 00];
						mi,mdss-dsi-local-hbm-off-to-llpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-llpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 86 01 39 00 00 00 00 00 03 87 0f ff 39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 14 01 ff 39 00 00 40 00 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-local-hbm-off-to-hlpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hlpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 86 01 39 00 00 00 00 00 03 87 0f ff 39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 f5 03 ff 39 00 00 40 00 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-local-hbm-off-to-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hbm-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-hbm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 86 01 39 00 00 00 00 00 03 87 0f ff];
						mi,mdss-dsi-local-hbm-off-to-normal-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-normal-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 02 86 01 39 00 00 00 00 00 03 87 0f ff];
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-update = <135 9 2 208 5 6 178 2 2>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 01 48 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 0a 0a ec 0b fd 39 00 00 40 00 00 02 88 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 00 42 00 02 85 01];
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-update = <135 12 2 208 8 6 178 5 2>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0x38003900 0 0x22c0039 0 0x6f055 0xaa520800 0x39000040 623 0x17390000 0x40000003 0xb2014839 0x4000 0x6f055 0xaa520802 0x39000040 623 0x8390000 0x40000007 0xd00b0a0a 0xec0bfd39 0x4000 0x28801 0x39000040 623 0x1390000 0x40000005 0x88021c08 0x73390000 0x40000003 0x871fff39 66 0x28501>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-update = <135 9 2 208 5 6 178 2 2>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 01 48 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 0a 0a ec 0b fd 39 00 00 40 00 00 02 88 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 00 42 00 02 85 01];
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-update = <135 12 2 208 8 6 178 5 2>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0x38003900 0 0x22c0039 0 0x6f055 0xaa520800 0x39000040 623 0x17390000 0x40000003 0xb2014839 0x4000 0x6f055 0xaa520802 0x39000040 623 0x8390000 0x40000007 0xd00b0a0a 0xec0bfd39 0x4000 0x28801 0x39000040 623 0x1390000 0x40000005 0x88021c08 0x73390000 0x40000003 0x871fff39 66 0x28501>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-update = <135 9 2 208 5 6 178 2 2>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 01 48 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 0a 0a ec 0b fd 39 00 00 40 00 00 02 88 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 00 42 00 02 85 01];
						mi,mdss-dsi-doze-none-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-none-nolp-command = [39 00 00 00 32 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-lbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 14 01 ff 39 00 00 40 00 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-hbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 f5 03 ff 39 00 00 40 00 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 14 01 ff 39 00 00 40 00 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 05 51 00 f5 03 ff 39 00 00 40 00 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-hbm-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-hbm-off-command = [39 00 00 00 00 00 03 51 07 ff];
						mi,mdss-dsi-hbm-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-hbm-on-command = [39 00 00 00 00 00 03 51 0f ff];
						mi,mdss-dsi-dimmingoff-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingoff-command = [39 00 00 00 00 00 02 53 20];
						mi,mdss-dsi-dimmingon-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingon-command = [39 00 00 00 00 00 02 53 28];
						mi,mdss-dsc-panel-id = <0x4c3953 0x360200>;
						mi,mdss-flat-status-control-gamma-cfg = <8 7>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsc-slice-height = <12>;
						qcom,mdss-dsc-scr-version = <0>;
						qcom,mdss-dsc-version = <17>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-nolp-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-update = <47 0 1>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 2f 07];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 00 00 00 0a 00 02 28 00 39 00 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x39000000 0x6f0 0x55aa5208 0x390000 0x40000002 0x6f1c3900 0x400000 0x6c01020 0x30405039 0x4000 0x53b00 0x10000439 0x4000 0x29001 0x39000040 0x1391 0x8928000c 0xc200031c 0x17e000f 0x8bb043d 0x10f03900 0x400000 0x2030139 0x4000 0x25320 0x39000040 565 0x390000 0x40000005 0x2a000004 0x37390000 0x40000005 0x2b000009 0x5f390000 0x40000002 0x2f073900 0x400000 0x25f0139 0x4000 0x6f055 0xaa520800 0x39000040 958 0xe0b3900 0x400000 0x26f0539 0 0x2be8a 0x39000040 0x6f0 0x55aa5208 0x7390000 0x40000002 0xc0013900 0x400000 0x2c10039 0x4000 0x2c200 0x39000040 707 0x390000 0x40000002 0xc4003900 0x400000 0x2c50039 0x4000 0x2c600 0x39000040 711 0x390000 0x40000002 0xc8003900 0x400000 0x2c90039 0x4000 0x2ca00 0x39000040 715 0x390000 2 0xcc003900 0x400000 0x5ffaa55 0xa5813900 0x400000 0x26f0f39 0x4000 0x3fd01 0x92390000 2 0x2c003900 0 0x6f055aa 0x52080739 0x4000 0x7c001 0x1000000 0x55390000 0x4000002c 0xcd210022 0x84228400 0x3fe6a7 0x103fe6a7 0x108004a7 0x541081bd 0x15821b73 0x33b02284 0xfa2a200 0 0 0x39000040 0x2cce 0x27002284 0x22840000 0 0x3fe6a710 0x80000000 0x821c15 0x827a7333 0xb0000003 0x5ea20000 0 57 0x4000 0x2ccf2d 0x228422 0x8400003f 0xe6a71080 0 0 0x81bd7482 0x1bd23320 0xca2 0x5e000000 0 0x3900 0 0x2cd02b00 0x22842284 0 0x8000 0x7ffb 0x58abf082 0x1c74827a 0xd2332fdd 0x7c005e5e 0 0 0x390000 0x40000002 0xd9013900 0x400000 0x6f055aa 0x52080039 0x4000 0x26f17 0x39000040 946 0x1483900 0x400000 0x26f1f39 0 0x3b200 0xc390000 0x40000002 0xde013900 0x400000 0x26f0139 0x4000 0x7de01 0x10001 0x390000 0x40000006 0xf055aa52 0x8023900 0x400000 0x2d14139 0x4000 0x26f02 0x39000040 721 0x390000 0x40000002 0x6f033900 0x400000 0x5d1021c 0x8743900 0x400000 0x26f0739 0x4000 0x5d101 0xbd081539 0x4000 0x26f0b 0x39000000 0x5d1 0x27a08d2 0x39000040 623 0xf390000 0x40000007 0xd13ffc3f 0xfc3ffc39 0x4000 0x26f08 0x39000040 0x7d0 0xc7b0b70 0xcb03900 0x400000 0x2880139 0x4000 0x26f01 0x39000000 0x588 0x21c0873 0x39000040 0x6f0 0x55aa5208 0x390000 0x40000002 0xb2193900 0x400000 0x26f0239 0 0x3b208 0x8390000 0x40000002 0x6f053900 0 0x2be8839 0 0x5ffaa 0x55a58039 0 0x26f61 0x39000000 755 0x80390000 6 0xf055aa52 0x8013900 0 0x26f0139 0 0x4d200 0x113900 0 0x26f0639 0 0x2d205 0x39000000 623 0xf390000 2 0xd2003900 0 0x26f0939 0 0x3d200 0x390000 0x40000006 0xf055aa52 0x8013900 0 0x9b72019 0x19202020 0x20203900 0x7800 0x2110039 0 0x22900>;
						qcom,mdss-mdp-transfer-time-us = <0x2710>;
						qcom,mdss-dsi-panel-jitter = <5 1>;
						qcom,mdss-dsi-panel-clockrate = <0x31880dc0>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-v-pulse-width = <&cpu5_emerg1>;
						qcom,mdss-dsi-v-front-porch = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,mdss-dsi-v-back-porch = <&cpu5_emerg1>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-h-front-porch = <64>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-cmd-mode;
					};
				};
			};

			qcom,mdss_dsi_l9s_42_02_0c_mp_amoled_dsc_cmd {
				qcom,platform-reset-gpio = <38 42 0>;
				qcom,platform-te-gpio = <38 82 0>;
				qcom,mdss-brightness-init-level = <&audio_etm0_out_funnel_lpass_lpi>;
				qcom,mdss-factory-brightness-max-level = <0x7ff>;
				qcom,mdss-dsi-factory-bl-max-level = <0x7ff>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <3>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x56c>;
				qcom,mdss-dsi-dma-schedule-window = <50>;
				qcom,mdss-dsi-dma-schedule-line = <1>;
				qcom,mdss-dsi-clk-strength = <&qupv3_se12_i2c_sleep>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <0>;
				qcom,mdss-dsi-panel-status-offset-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6000000 506>;
				qcom,mdss-dsi-panel-status-offset-command = [39 00 00 00 00 00 05 ff aa 55 a5 81 15 00 00 00 00 00 02 6f 0f];
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-aod-check-enabled;
				qcom,esd-check-enabled;
				mi,panel-on-dimming-delay = <120>;
				mi,dsi-on-b9-index = <3>;
				mi,dsi-on-e9-index = <1>;
				mi,update-vdc-param-enabled;
				mi,panel-aod-to-off-command-need-enabled;
				mi,esd-err-irq-gpio = <38 11 0x2008>;
				mi,flat-need-sync-te;
				mi,flat-update-flag;
				mi,need-fod-animal-in-normal-enabled;
				mi,local-hbm-alpha-ctrl-aa-area;
				mi,local-hbm-green-500nit-update-flag;
				mi,local-hbm-white-110nit-update-flag;
				mi,local-hbm-white-1000nit-update-flag;
				mi,fod-low-brightness-lux-threshold = <1>;
				mi,fod-low-brightness-clone-threshold = <38>;
				mi,doze-lbm-dbv-level = <20>;
				mi,doze-hbm-dbv-level = <&qupv3_se9_spi_sleep>;
				mi,local-hbm-enabled;
				mi,mdss-dsi-panel-dc-type = <0>;
				mi,thermal-dimming-flag;
				mi,mdss-fac-brightness-max-level = <0x7ff>;
				mi,mdss-dsi-fac-bl-max-level = <0x7ff>;
				mi,max-brightness-clone = <0xfff>;
				mi,hbm-bl-max-level = <0x7ff>;
				mi,hbm-bl-min-level = <1>;
				mi,hbm-fod-off-51-index = <0>;
				mi,hbm-off-51-index = <0>;
				mi,aod-brightness = <341 0xffe>;
				mi,aod-bl-51ctl-flag;
				mi,bl-51ctl-32bit-flag;
				mi,hbm-51-ctl-flag;
				mi,panel-id = <0x4c3953 0x420201>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,bl-update-flag = "delay_until_first_frame";
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-pan-physical-height-dimension = <0x5ed>;
				qcom,mdss-pan-physical-width-dimension = <&L15B>;
				qcom,mdss-dsi-reset-sequence = <1 11 0 1 1 11>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&qupv3_se12_i2c_sleep>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <30>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "xiaomi 42 02 0c cmd mode dsc dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 22 07 07 08 02 04 00 19 0c];
						mi,mdss-dsi-pre-doze-to-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-pre-doze-to-off-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 01 39 00 00 00 00 00 02 ce 0c];
						mi,mdss-dsi-local-hbm-off-to-llpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-llpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 87 0f ff 39 00 00 40 00 00 02 88 01 39 00 00 00 0a 00 02 86 01 39 00 00 00 14 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-local-hbm-off-to-hlpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hlpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 87 0f ff 39 00 00 40 00 00 02 88 01 39 00 00 00 0a 00 02 86 01 39 00 00 00 14 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-local-hbm-off-to-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hbm-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-hbm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 87 0f ff 39 00 00 40 00 00 02 88 01 39 00 00 00 0a 00 02 86 01];
						mi,mdss-dsi-local-hbm-off-to-normal-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-normal-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 87 0f ff 39 00 00 40 00 00 02 88 01 39 00 00 00 0a 00 02 86 01];
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-update = <135 13 2 208 8 6>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 d1 01 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 00 00 09 40 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 d9 40 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 02 88 01 39 00 00 00 32 00 02 85 01];
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-update = <135 16 2 208 11 6>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command = <0x39000000 0x32000238 0x390000 0x40000002 0x2c003900 0x400000 0x22f0239 0x4000 0x6f055 0xaa520800 0x39000040 623 0x17390000 0x40000003 0xb207ff39 0x4000 0x26f1f 0x39000040 946 0x503900 0x400000 0x6f055aa 0x52080239 0x4000 0x2d101 0x39000040 623 0x8390000 0x40000007 0xd0076206 0x7407f739 0x4000 0x6f055 0xaa520807 0x39000040 729 0x40390000 0x40000002 0x6f013900 0x400000 0x588021c 0x8733900 0x400000 0x3871fff 0x39000040 849 0x7ff3900 0x400000 0x2880139 50 0x28501>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-update = <135 13 2 208 8 6>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 d1 01 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 07 62 06 74 07 f7 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 d9 40 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 02 88 01 39 00 00 00 32 00 02 85 01];
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-update = <135 16 2 208 11 6>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command = <0x39000040 0x32000238 0x390000 0x40000002 0x2c003900 0x400000 0x22f0239 0x4000 0x6f055 0xaa520800 0x39000040 623 0x17390000 0x40000003 0xb207ff39 0x4000 0x26f1f 0x39000040 946 0x503900 0x400000 0x6f055aa 0x52080239 0x4000 0x2d101 0x39000040 623 0x8390000 0x40000007 0xd00b0709 0x7b0c1d39 0x4000 0x6f055 0xaa520807 0x39000040 729 0x40390000 0x40000002 0x6f013900 0x400000 0x588021c 0x8733900 0x400000 0x3871fff 0x39000040 849 0x7ff3900 0x400000 0x2880139 50 0x28501>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-update = <135 13 2 208 8 6>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 d1 01 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 d9 40 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 02 88 01 39 00 00 00 32 00 02 85 01];
						mi,mdss-dsi-doze-lbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-nolp-command = [39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 00 32 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-hbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-nolp-command = [39 00 00 40 00 00 05 51 00 f5 0f fe 39 00 00 00 32 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 02 5f 01 39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 40 14 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 02 5f 01 39 00 00 40 00 00 05 51 00 f5 0f fe 39 00 00 40 14 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-flat-mode-off-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-off-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 02 39 00 00 40 00 00 02 5f 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 09 39 00 00 40 00 00 02 c0 00 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-flat-mode-on-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-on-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 02 39 00 00 40 00 00 02 5f 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 09 39 00 00 40 00 00 02 c0 40 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-switch-page-command-state = "dsi_lp_mode";
						mi,mdss-dsi-switch-page-command-update = <240 0 5>;
						mi,mdss-dsi-switch-page-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00];
						mi,mdss-dsi-hbm-off-command-state = "dsi_lp_mode";
						mi,mdss-dsi-hbm-off-command = [39 00 00 00 00 00 03 51 07 ff];
						mi,mdss-dsi-hbm-on-command-state = "dsi_lp_mode";
						mi,mdss-dsi-hbm-on-command = [39 00 00 00 00 00 03 51 0f ff];
						mi,mdss-dsi-dimmingoff-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingoff-command = [39 00 00 00 00 00 02 53 20];
						mi,mdss-dsi-dimmingon-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingon-command = [39 00 00 00 00 00 02 53 28];
						mi,mdss-flat-status-control-gamma-cfg = <4 1>;
						mi,mdss-dsc-panel-id = <0x4c3953 0x420200>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsc-slice-height = <12>;
						qcom,mdss-dsc-scr-version = <0>;
						qcom,mdss-dsc-version = <17>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-nolp-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command = [39 00 00 00 32 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						qcom,mdss-dsi-timing-switch-command-giron-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-giron = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 02 39 00 00 40 00 00 02 5f 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 09 39 00 00 40 00 00 02 c0 40 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00];
						qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 02 39 00 00 40 00 00 02 5f 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 09 39 00 00 40 00 00 02 c0 00 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 00 00 00 0a 00 02 28 00 39 00 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 08 39 00 00 40 00 00 05 e9 00 00 00 16 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 05 b9 05 db 00 7a 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 1d 39 00 00 00 00 00 02 f2 05 39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 00 00 00 02 6f 1c 39 00 00 00 00 00 04 c0 00 10 10 39 00 00 40 00 00 05 3b 00 0a 00 16 39 00 00 40 00 00 02 90 01 39 00 00 40 00 00 13 91 ab 28 00 0c c2 00 03 1c 01 7e 00 0f 08 bb 04 3d 10 f0 39 00 00 40 00 00 02 03 01 39 00 00 40 00 00 02 2c 00 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 01 39 00 00 40 00 00 02 c1 00 39 00 00 40 00 00 02 c2 00 39 00 00 40 00 00 02 c3 00 39 00 00 40 00 00 02 c4 00 39 00 00 40 00 00 02 c5 00 39 00 00 40 00 00 02 c6 00 39 00 00 40 00 00 02 c7 00 39 00 00 40 00 00 02 c8 00 39 00 00 40 00 00 02 cd 00 39 00 00 40 00 00 02 ce 00 39 00 00 40 00 00 02 cf 00 39 00 00 00 00 00 02 d0 00 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 02 35 00 39 00 00 40 00 00 05 2a 00 00 04 37 39 00 00 00 00 00 05 2b 00 00 09 5f 39 00 00 40 00 00 02 2f 02 39 00 00 00 00 00 02 5f 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 03 b2 08 08 39 00 00 40 00 00 02 6f 09 39 00 00 00 00 00 02 c0 00 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 61 39 00 00 40 00 00 02 f3 80 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 04 d2 00 00 11 39 00 00 40 00 00 02 6f 06 39 00 00 40 00 00 02 d2 05 39 00 00 40 00 00 02 6f 0f 39 00 00 40 00 00 02 d2 00 39 00 00 40 00 00 02 6f 09 39 00 00 00 00 00 03 d2 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 c0 b3 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 2e 39 00 00 40 00 00 02 fb d1 39 00 00 40 00 00 06 f0 55 aa 52 08 04 39 00 00 40 00 00 02 6f 0d 39 00 00 00 00 00 02 ca 05 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 40 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 00 00 00 07 b7 20 20 20 20 20 20 39 00 00 00 78 00 02 11 00 39 00 00 00 00 00 02 29 00];
						qcom,mdss-mdp-transfer-time-us = <0x36b0>;
						qcom,mdss-dsi-panel-jitter = <5 1>;
						qcom,mdss-dsi-panel-clockrate = <0x31880dc0>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-v-pulse-width = <126>;
						qcom,mdss-dsi-v-front-porch = <&cci3_suspend>;
						qcom,mdss-dsi-v-back-porch = <&qupv3_se12_i2c_pins>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <64>;
						qcom,mdss-dsi-h-back-porch = <64>;
						qcom,mdss-dsi-h-front-porch = <32>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-cmd-mode;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 22 07 07 08 02 04 00 19 0c];
						mi,mdss-dsi-pre-doze-to-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-pre-doze-to-off-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 01 39 00 00 00 00 00 02 ce 0c];
						mi,mdss-dsi-local-hbm-off-to-llpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-llpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 87 0f ff 39 00 00 40 00 00 02 88 01 39 00 00 00 0a 00 02 86 01 39 00 00 00 14 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-local-hbm-off-to-hlpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hlpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 87 0f ff 39 00 00 40 00 00 02 88 01 39 00 00 00 0a 00 02 86 01 39 00 00 00 14 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-local-hbm-off-to-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hbm-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-hbm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 87 0f ff 39 00 00 40 00 00 02 88 01 39 00 00 00 0a 00 02 86 01];
						mi,mdss-dsi-local-hbm-off-to-normal-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-normal-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 87 0f ff 39 00 00 40 00 00 02 88 01 39 00 00 00 0a 00 02 86 01];
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-update = <135 13 2 208 8 6>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 d1 01 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 00 00 09 40 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 d9 40 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 02 88 01 39 00 00 00 19 00 02 85 01];
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-update = <135 16 2 208 11 6>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command = <0x39000000 0x32000238 0x390000 0x40000002 0x2c003900 0x400000 0x22f0339 0x4000 0x6f055 0xaa520800 0x39000040 623 0x17390000 0x40000003 0xb207ff39 0x4000 0x26f1f 0x39000040 946 0x503900 0x400000 0x6f055aa 0x52080239 0x4000 0x2d101 0x39000040 623 0x8390000 0x40000007 0xd0076206 0x7407f739 0x4000 0x6f055 0xaa520807 0x39000040 729 0x40390000 0x40000002 0x6f013900 0x400000 0x588021c 0x8733900 0x400000 0x3871fff 0x39000040 849 0x7ff3900 0x400000 0x2880139 25 0x28501>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-update = <135 13 2 208 8 6>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 d1 01 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 07 62 06 74 07 f7 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 d9 40 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 02 88 01 39 00 00 00 19 00 02 85 01];
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-update = <135 16 2 208 11 6>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command = <0x39000000 0x32000238 0x390000 0x40000002 0x2c003900 0x400000 0x22f0339 0x4000 0x6f055 0xaa520800 0x39000040 623 0x17390000 0x40000003 0xb207ff39 0x4000 0x26f1f 0x39000040 946 0x503900 0x400000 0x6f055aa 0x52080239 0x4000 0x2d101 0x39000040 623 0x8390000 0x40000007 0xd00b0709 0x7b0c1d39 0x4000 0x6f055 0xaa520807 0x39000040 729 0x40390000 0x40000002 0x6f013900 0x400000 0x588021c 0x8733900 0x400000 0x3871fff 0x39000040 849 0x7ff3900 0x400000 0x2880139 25 0x28501>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-update = <135 13 2 208 8 6>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 d1 01 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 d9 40 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 02 88 01 39 00 00 00 19 00 02 85 01];
						mi,mdss-dsi-doze-lbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-nolp-command = [39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 00 32 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-hbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-nolp-command = [39 00 00 40 00 00 05 51 00 f5 0f fe 39 00 00 00 32 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 02 5f 01 39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 40 14 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 02 5f 01 39 00 00 40 00 00 05 51 00 f5 0f fe 39 00 00 40 14 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-flat-mode-off-sec-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-off-sec-command = [39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-flat-mode-off-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 03 39 00 00 40 00 00 02 5f 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 02 c0 20 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-flat-mode-on-sec-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-on-sec-command = [39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-flat-mode-on-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 03 39 00 00 40 00 00 02 5f 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 02 c0 60 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-switch-page-command-state = "dsi_lp_mode";
						mi,mdss-dsi-switch-page-command-update = <240 0 5>;
						mi,mdss-dsi-switch-page-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00];
						mi,mdss-dsi-hbm-off-command-state = "dsi_lp_mode";
						mi,mdss-dsi-hbm-off-command = [39 00 00 00 00 00 03 51 07 ff];
						mi,mdss-dsi-hbm-on-command-state = "dsi_lp_mode";
						mi,mdss-dsi-hbm-on-command = [39 00 00 00 00 00 03 51 0f ff];
						mi,mdss-dsi-dimmingoff-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingoff-command = [39 00 00 00 00 00 02 53 20];
						mi,mdss-dsi-dimmingon-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingon-command = [39 00 00 00 00 00 02 53 28];
						mi,mdss-flat-status-control-gamma-cfg = <96 32>;
						mi,mdss-dsc-panel-id = <0x4c3953 0x420200>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsc-slice-height = <12>;
						qcom,mdss-dsc-scr-version = <0>;
						qcom,mdss-dsc-version = <17>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-nolp-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command = [39 00 00 00 32 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						qcom,mdss-dsi-timing-switch-command-giron-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-giron = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 03 39 00 00 40 00 00 02 5f 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 02 c0 60 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00];
						qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 03 39 00 00 40 00 00 02 5f 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 02 c0 20 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 00 00 00 14 00 02 28 00 39 00 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 08 39 00 00 40 00 00 05 e9 00 00 00 16 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 05 b9 05 db 00 7a 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 1d 39 00 00 00 00 00 02 f2 05 39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 00 00 00 02 6f 1c 39 00 00 00 00 00 04 c0 00 10 10 39 00 00 40 00 00 05 3b 00 0a 00 16 39 00 00 40 00 00 02 90 01 39 00 00 40 00 00 13 91 ab 28 00 0c c2 00 03 1c 01 7e 00 0f 08 bb 04 3d 10 f0 39 00 00 40 00 00 02 03 01 39 00 00 40 00 00 02 2c 00 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 01 39 00 00 40 00 00 02 c1 00 39 00 00 40 00 00 02 c2 00 39 00 00 40 00 00 02 c3 00 39 00 00 40 00 00 02 c4 00 39 00 00 40 00 00 02 c5 00 39 00 00 40 00 00 02 c6 00 39 00 00 40 00 00 02 c7 00 39 00 00 40 00 00 02 c8 00 39 00 00 40 00 00 02 cd 00 39 00 00 40 00 00 02 ce 00 39 00 00 40 00 00 02 cf 00 39 00 00 00 00 00 02 d0 00 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 02 35 00 39 00 00 40 00 00 05 2a 00 00 04 37 39 00 00 00 00 00 05 2b 00 00 09 5f 39 00 00 40 00 00 02 2f 03 39 00 00 00 00 00 02 5f 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 03 b2 08 08 39 00 00 40 00 00 02 6f 0a 39 00 00 00 00 00 02 c0 20 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 61 39 00 00 40 00 00 02 f3 80 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 04 d2 00 00 11 39 00 00 40 00 00 02 6f 06 39 00 00 40 00 00 02 d2 05 39 00 00 40 00 00 02 6f 0f 39 00 00 40 00 00 02 d2 00 39 00 00 40 00 00 02 6f 09 39 00 00 00 00 00 03 d2 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 c0 b3 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 2e 39 00 00 40 00 00 02 fb d1 39 00 00 40 00 00 06 f0 55 aa 52 08 04 39 00 00 40 00 00 02 6f 0d 39 00 00 00 00 00 02 ca 05 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 40 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 00 00 00 07 b7 20 20 20 20 20 20 39 00 00 00 78 00 02 11 00 39 00 00 00 00 00 02 29 00];
						qcom,mdss-mdp-transfer-time-us = <0x1f40>;
						qcom,mdss-dsi-panel-jitter = <5 1>;
						qcom,mdss-dsi-panel-clockrate = <0x31880dc0>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-v-pulse-width = <64>;
						qcom,mdss-dsi-v-front-porch = <96>;
						qcom,mdss-dsi-v-back-porch = <64>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <16>;
						qcom,mdss-dsi-h-front-porch = <16>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-cmd-mode;
					};

					timing@2 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 22 07 07 08 02 04 00 19 0c];
						mi,mdss-dsi-pre-doze-to-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-pre-doze-to-off-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 01 39 00 00 00 00 00 02 ce 0c];
						mi,mdss-dsi-local-hbm-off-to-llpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-llpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 87 0f ff 39 00 00 40 00 00 02 88 01 39 00 00 00 0a 00 02 86 01 39 00 00 00 14 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-local-hbm-off-to-hlpm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hlpm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 87 0f ff 39 00 00 40 00 00 02 88 01 39 00 00 00 0a 00 02 86 01 39 00 00 00 14 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-local-hbm-off-to-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hbm-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-hbm-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 87 0f ff 39 00 00 40 00 00 02 88 01 39 00 00 00 0a 00 02 86 01];
						mi,mdss-dsi-local-hbm-off-to-normal-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-command-update = <81 1 2>;
						mi,mdss-dsi-local-hbm-off-to-normal-command = [39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 87 0f ff 39 00 00 40 00 00 02 88 01 39 00 00 00 0a 00 02 86 01];
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-update = <135 13 2 208 8 6>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 d1 01 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 00 00 09 40 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 d9 40 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 02 88 01 39 00 00 00 22 00 02 85 01];
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-update = <135 16 2 208 11 6>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command = <0x39000000 0x32000238 0x390000 0x40000002 0x2c003900 0x400000 0x22f0439 0x4000 0x6f055 0xaa520800 0x39000040 623 0x17390000 0x40000003 0xb207ff39 0x4000 0x26f1f 0x39000040 946 0x503900 0x400000 0x6f055aa 0x52080239 0x4000 0x2d101 0x39000040 623 0x8390000 0x40000007 0xd0076206 0x7407f739 0x4000 0x6f055 0xaa520807 0x39000040 729 0x40390000 0x40000002 0x6f013900 0x400000 0x588021c 0x8733900 0x400000 0x3871fff 0x39000040 849 0x7ff3900 0x400000 0x2880139 34 0x28501>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-update = <135 13 2 208 8 6>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 d1 01 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 07 62 06 74 07 f7 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 d9 40 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 02 88 01 39 00 00 00 22 00 02 85 01];
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-update = <135 13 2 208 8 6>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command = <0x39000000 0x32000238 0x390000 0x40000002 0x2c003900 0x400000 0x22f0439 0x4000 0x6f055 0xaa520800 0x39000040 623 0x17390000 0x40000003 0xb207ff39 0x4000 0x26f1f 0x39000040 946 0x503900 0x400000 0x6f055aa 0x52080239 0x4000 0x2d101 0x39000040 623 0x8390000 0x40000007 0xd00b0709 0x7b0c1d39 0x4000 0x6f055 0xaa520807 0x39000040 729 0x40390000 0x40000002 0x6f013900 0x400000 0x588021c 0x8733900 0x400000 0x3871fff 0x39000040 849 0x7ff3900 0x400000 0x2880139 34 0x28501>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-update = <135 13 2 208 8 6>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 17 39 00 00 40 00 00 03 b2 07 ff 39 00 00 40 00 00 02 6f 1f 39 00 00 40 00 00 03 b2 00 50 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 d1 01 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 07 d0 0b 07 09 7b 0c 1d 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 d9 40 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 05 88 02 1c 08 73 39 00 00 40 00 00 03 87 1f ff 39 00 00 40 00 00 03 51 07 ff 39 00 00 40 00 00 02 88 01 39 00 00 00 22 00 02 85 01];
						mi,mdss-dsi-doze-lbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-nolp-command = [39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 00 32 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-hbm-nolp-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-nolp-command = [39 00 00 40 00 00 05 51 00 f5 0f fe 39 00 00 00 32 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 02 5f 01 39 00 00 40 00 00 05 51 00 14 01 55 39 00 00 40 14 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
						mi,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 02 5f 01 39 00 00 40 00 00 05 51 00 f5 0f fe 39 00 00 40 14 00 02 39 00 39 00 00 00 00 00 02 2c 00];
						mi,mdss-dsi-flat-mode-off-sec-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-off-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-off-sec-command = [39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-flat-mode-off-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 04 39 00 00 40 00 00 02 5f 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 02 c0 60 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-flat-mode-on-sec-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-on-command-state = "dsi_lp_mode";
						mi,mdss-dsi-flat-mode-on-sec-command = [39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-flat-mode-on-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 04 39 00 00 40 00 00 02 5f 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 02 c0 60 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00];
						mi,mdss-dsi-switch-page-command-state = "dsi_lp_mode";
						mi,mdss-dsi-switch-page-command-update = <240 0 5>;
						mi,mdss-dsi-switch-page-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00];
						mi,mdss-dsi-hbm-off-command-state = "dsi_lp_mode";
						mi,mdss-dsi-hbm-off-command = [39 00 00 00 00 00 03 51 07 ff];
						mi,mdss-dsi-hbm-on-command-state = "dsi_lp_mode";
						mi,mdss-dsi-hbm-on-command = [39 00 00 00 00 00 03 51 0f ff];
						mi,mdss-dsi-dimmingoff-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingoff-command = [39 00 00 00 00 00 02 53 20];
						mi,mdss-dsi-dimmingon-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dimmingon-command = [39 00 00 00 00 00 02 53 28];
						mi,mdss-flat-status-control-gamma-cfg = <96 32>;
						mi,mdss-dsc-panel-id = <0x4c3953 0x420200>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsc-slice-height = <12>;
						qcom,mdss-dsc-scr-version = <0>;
						qcom,mdss-dsc-version = <17>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-nolp-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command = [39 00 00 00 32 00 02 38 00 39 00 00 00 00 00 02 2c 00];
						qcom,mdss-dsi-timing-switch-command-giron-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-giron = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 04 39 00 00 40 00 00 02 5f 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 02 c0 60 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00];
						qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 2f 04 39 00 00 40 00 00 02 5f 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 02 c0 20 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 00 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 00 00 00 14 00 02 28 00 39 00 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 08 39 00 00 40 00 00 05 e9 00 00 00 16 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 05 b9 05 db 00 7a 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 1d 39 00 00 00 00 00 02 f2 05 39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 00 00 00 02 6f 1c 39 00 00 00 00 00 04 c0 00 10 10 39 00 00 40 00 00 05 3b 00 0a 00 16 39 00 00 40 00 00 02 90 01 39 00 00 40 00 00 13 91 ab 28 00 0c c2 00 03 1c 01 7e 00 0f 08 bb 04 3d 10 f0 39 00 00 40 00 00 02 03 01 39 00 00 40 00 00 02 2c 00 39 00 00 40 00 00 06 f0 55 aa 52 08 07 39 00 00 40 00 00 02 c0 01 39 00 00 40 00 00 02 c1 00 39 00 00 40 00 00 02 c2 00 39 00 00 40 00 00 02 c3 00 39 00 00 40 00 00 02 c4 00 39 00 00 40 00 00 02 c5 00 39 00 00 40 00 00 02 c6 00 39 00 00 40 00 00 02 c7 00 39 00 00 40 00 00 02 c8 00 39 00 00 40 00 00 02 cd 00 39 00 00 40 00 00 02 ce 00 39 00 00 40 00 00 02 cf 00 39 00 00 00 00 00 02 d0 00 39 00 00 40 00 00 02 53 20 39 00 00 40 00 00 02 35 00 39 00 00 40 00 00 05 2a 00 00 04 37 39 00 00 00 00 00 05 2b 00 00 09 5f 39 00 00 40 00 00 02 2f 04 39 00 00 00 00 00 02 5f 01 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 03 b2 08 08 39 00 00 40 00 00 02 6f 0a 39 00 00 00 00 00 02 c0 20 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 61 39 00 00 40 00 00 02 f3 80 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 04 d2 00 00 11 39 00 00 40 00 00 02 6f 06 39 00 00 40 00 00 02 d2 05 39 00 00 40 00 00 02 6f 0f 39 00 00 40 00 00 02 d2 00 39 00 00 40 00 00 02 6f 09 39 00 00 00 00 00 03 d2 00 00 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 c0 b3 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 2e 39 00 00 40 00 00 02 fb d1 39 00 00 40 00 00 06 f0 55 aa 52 08 04 39 00 00 40 00 00 02 6f 0d 39 00 00 00 00 00 02 ca 05 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 02 cc 30 39 00 00 40 14 00 02 ce 01 39 00 00 00 00 00 02 cc 00 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 00 00 00 07 b7 20 20 20 20 20 20 39 00 00 00 78 00 02 11 00 39 00 00 00 00 00 02 29 00];
						qcom,mdss-mdp-transfer-time-us = <0x2710>;
						qcom,mdss-dsi-panel-jitter = <5 1>;
						qcom,mdss-dsi-panel-clockrate = <0x31880dc0>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-v-pulse-width = <&cpu5_emerg1>;
						qcom,mdss-dsi-v-front-porch = <&audio_etm0_out_funnel_lpass_lpi>;
						qcom,mdss-dsi-v-back-porch = <&cpu5_emerg1>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-h-front-porch = <64>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&ife0_linear_pdaf_wr>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-cmd-mode;
					};
				};
			};
		};

		mdss_dsi0: qcom,mdss_dsi_ctrl0@ae94000 {
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
			clocks = <0x34 0x5 0x34 0x6 0x34 0x8 0x34 0x43 0x34 0x44 0x34 0x39 0x37 0x0>;
			qcom,split-link-supported;
			vdda-1p2-supply = <&L6B>;
			interrupts = <0x4 0x0>;
			interrupt-parent = <&mdss_mdp>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			reg = <0xae94000 1024 0xaf0f000 4 0xae36000 768>;
			frame-threshold-time-us = <&tpdm_swao_prio_0>;
			cell-index = <0>;
			label = "dsi-ctrl-0";
			compatible = "qcom,dsi-ctrl-hw-v2.6";

			qcom,ctrl-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <1260000>;
					qcom,supply-min-voltage = <1200000>;
					qcom,supply-name = "vdda-1p2";
					reg = <0>;
				};
			};
		};

		mdss_dsi1: qcom,mdss_dsi_ctrl1@ae96000 {
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
			clocks = <0x34 0x9 0x34 0xa 0x34 0xc 0x34 0x45 0x34 0x46 0x34 0x3b 0x37 0x0>;
			qcom,split-link-supported;
			vdda-1p2-supply = <&L6B>;
			interrupts = <0x5 0x0>;
			interrupt-parent = <&mdss_mdp>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			reg = <0xae96000 1024 0xaf0f000 4 0xae37000 768>;
			frame-threshold-time-us = <&tpdm_swao_prio_0>;
			cell-index = <1>;
			label = "dsi-ctrl-1";
			compatible = "qcom,dsi-ctrl-hw-v2.6";

			qcom,ctrl-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <1260000>;
					qcom,supply-min-voltage = <1200000>;
					qcom,supply-name = "vdda-1p2";
					reg = <0>;
				};
			};
		};

		mdss_dsi_phy0: qcom,mdss_dsi_phy0@ae94900 {
			pll_codes_region = <&dsi_pll_codes_data>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,dsi-pll-ssc-en;
			vdda-0p9-supply = <&L10C>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			pll-label = "dsi_pll_5nm";
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			reg = <0xae94400 0xa00 0xae94900 1024 0xae94200 160>;
			#clock-cells = <1>;
			cell-index = <0>;
			label = "dsi-phy-0";
			compatible = "qcom,dsi-phy-v4.3";

			qcom,phy-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0>;
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-max-voltage = <1050000>;
					qcom,supply-min-voltage = <880000>;
					qcom,supply-name = "vdda-0p9";
					reg = <0>;
				};
			};
		};

		mdss_dsi_phy1: qcom,mdss_dsi_phy1@ae96900 {
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,dsi-pll-ssc-en;
			vdda-0p9-supply = <&L10C>;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			pll-label = "dsi_pll_5nm";
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			reg = <0xae96400 0xa00 0xae96900 1024 0xae96200 160>;
			#clock-cells = <1>;
			cell-index = <1>;
			label = "dsi-phy-1";
			compatible = "qcom,dsi-phy-v4.3";

			qcom,phy-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0>;
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-max-voltage = <1050000>;
					qcom,supply-min-voltage = <880000>;
					qcom,supply-name = "vdda-0p9";
					reg = <0>;
				};
			};
		};

		dsi_pll_codes_data: dsi_pll_codes {
			label = "dsi_pll_codes";
			reg = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
		};

		ext_disp: qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";

			ext_disp_audio_codec: qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
			};
		};

		qcom_msmhdcp: qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
		};

		sde_dp: qcom,dp_display@ae90000 {
			vdd_mx-supply = <51>;
			vdda_usb-0p9-supply = <&L10C>;
			vdda-0p9-supply = <&L1B>;
			vdda-1p2-supply = <&L6B>;
			qcom,widebus-enable;
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,aux-cfg9-settings = [44 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg0-settings = " ";
			qcom,phy-version = <&cam_csiphy_tpg13>;
			qcom,pll-revision = "5nm-v1";
			clock-names = "core_aux_clk", "rpmh_cxo_clk", "core_usb_ref_clk_src", "core_usb_pipe_clk", "link_clk", "link_clk_src", "link_iface_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "strm0_pixel_clk", "strm1_pixel_clk";
			clocks = <0x34 0xd 0x37 0x0 0x39 0x7a 0x39 0x7e 0x34 0x10 0x34 0x11 0x34 0x13 0x34 0x15 0x452 0x1 0x34 0x17 0x34 0x14 0x34 0x16>;
			#clock-cells = <1>;
			interrupts = <0xc 0x0>;
			interrupt-parent = <&mdss_mdp>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1", "gdsc";
			reg = <0xae90000 252 0xae90200 192 0xae90400 0x770 0xae91000 152 0x88eaa00 512 0x88ea200 512 0x88ea600 512 0xaf08000 500 0x88ea000 512 0x88e8000 32 0xaee1000 52 0xae91400 152 0xaf09000 20>;
			usb-controller = <&usb0>;
			qcom,altmode-dev = <758 0>;
			qcom,ext-disp = <&ext_disp>;
			qcom,dp-aux-switch = <&fsa4480>;
			usb-phy = <&usb_qmp_dp_phy>;
			compatible = "qcom,dp-display";
			cell-index = <0>;
			status = "disabled";

			qcom,ctrl-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0>;
					qcom,supply-enable-load = <0x7594>;
					qcom,supply-max-voltage = <1200000>;
					qcom,supply-min-voltage = <1200000>;
					qcom,supply-name = "vdda-1p2";
					reg = <0>;
				};
			};

			qcom,phy-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0>;
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-max-voltage = <912000>;
					qcom,supply-min-voltage = <912000>;
					qcom,supply-name = "vdda-0p9";
					reg = <0>;
				};

				qcom,phy-supply-entry@1 {
					qcom,supply-disable-load = <0>;
					qcom,supply-enable-load = <0x4edb8>;
					qcom,supply-max-voltage = <880000>;
					qcom,supply-min-voltage = <880000>;
					qcom,supply-name = "vdda_usb-0p9";
					reg = <1>;
				};
			};

			qcom,pll-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,pll-supply-entry@0 {
					qcom,supply-disable-load = <0>;
					qcom,supply-enable-load = <0>;
					qcom,supply-max-voltage = <65535>;
					qcom,supply-min-voltage = <&audio_etm0_out_funnel_lpass_lpi>;
					qcom,supply-name = "vdd_mx";
					reg = <0>;
				};
			};
		};

		sde_rscc: qcom,sde_rscc@af20000 {
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-data-bus1";
			interconnects = <0x1fc 0x3e9 0x3f 0x5e8 0x1fc 0x3e9 0x3f 0x5e8>;
			qcom,msm-bus,active-only;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clocks = <0x34 0x4b 0x34 0x42 0x34 0x4a>;
			vdd-supply = <&disp_cc_mdss_core_gdsc>;
			qcom,sde-dram-channels = <2>;
			qcom,sde-rsc-version = <4>;
			reg-names = "drv", "wrapper";
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			compatible = "qcom,sde-rsc";
			cell-index = <0>;
		};

		smmu_sde_unsec: qcom,smmu_sde_unsec_cb {
			dma-coherent;
			qcom,iommu-earlymap;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			iommus = <88 0x2800 0x402>;
			compatible = "qcom,smmu_sde_unsec";
		};

		smmu_sde_sec: qcom,smmu_sde_sec_cb {
			qcom,iommu-vmid = <10>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			iommus = <88 0x2801 0 88 0x2c01 0>;
			compatible = "qcom,smmu_sde_sec";
		};

		msm_cvp21: qcom,cvp@ab00000 {
			cvp,firmware-name = "evass-lt-21";
			memory-region = <&cvp_mem>;
			pas-id = <26>;
			qcom,gcc-reg = <0x110000 0x40000>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			qcom,reg-presets = <0xb0088 0>;
			reset-power-status = <2 1>;
			reset-names = "cvp_axi_reset", "cvp_core_reset";
			resets = <57 25 76 6>;
			qcom,allowed-clock-rates = <0x10b07600 0x15d0b780 0x1a76e700>;
			qcom,clock-configs = <0 0 0 1>;
			qcom,proxy-clock-names = "gcc_video_axi1", "cvp_clk", "core_clk", "video_cc_mvs1_clk_src";
			clocks = <0x39 0x82 0x4c 0xd 0x4c 0x9 0x4c 0xa>;
			clock-ids = <130 13 9 10>;
			clock-names = "gcc_video_axi1", "cvp_clk", "core_clk", "video_cc_mvs1_clk_src";
			cvp-core-supply = <&video_cc_mvs1_gdsc>;
			cvp-supply = <&video_cc_mvs1c_gdsc>;
			interrupts = <0x0 0xea 0x4>;
			reg = <0xab00000 0x100000>;
			status = "ok";
			compatible = "qcom,msm-cvp21", "qcom,fillmore-cvp";

			cvp_cnoc {
				qcom,bus-range-kbps = <1000 1000>;
				qcom,bus-governor = "performance";
				qcom,bus-slave = <&tme_log_mem>;
				qcom,bus-master = <2>;
				label = "cvp-cnoc";
				compatible = "qcom,msm-cvp21,bus";
			};

			cvp_bus_ddr {
				qcom,bus-range-kbps = <1000 0x63af88>;
				qcom,bus-governor = "performance";
				qcom,bus-slave = <&kgsl_smmu>;
				qcom,bus-master = <34>;
				label = "cvp-ddr";
				compatible = "qcom,msm-cvp21,bus";
			};

			cvp_non_secure_cb {
				qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
				dma-coherent;
				buffer-types = <0xfff>;
				iommus = <88 0x2140 1024>;
				label = "cvp_hlos";
				compatible = "qcom,msm-cvp21,context-bank";
			};

			cvp_secure_nonpixel_cb {
				qcom,iommu-vmid = <11>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x25800000>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
				buffer-types = <0x741>;
				iommus = <88 0x2144 1024>;
				label = "cvp_sec_nonpixel";
				compatible = "qcom,msm-cvp21,context-bank";
			};

			cvp_secure_pixel_cb {
				qcom,iommu-vmid = <10>;
				qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
				buffer-types = <&qupv3_se14_i2c_active>;
				iommus = <88 0x2143 1024>;
				label = "cvp_sec_pixel";
				compatible = "qcom,msm-cvp21,context-bank";
			};

			qcom,msm-cvp,mem_cdsp {
				memory-region = <&cdsp_cvp_mem>;
				compatible = "qcom,msm-cvp21,mem-cdsp";
			};
		};

		pcm0: qcom,msm-pcm {
			qcom,msm-pcm-dsp-id = <0>;
			compatible = "qcom,msm-pcm-dsp";
		};

		routing: qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
		};

		compr: qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
		};

		pcm1: qcom,msm-pcm-low-latency {
			qcom,latency-level = "regular";
			qcom,msm-pcm-low-latency;
			qcom,msm-pcm-dsp-id = <1>;
			compatible = "qcom,msm-pcm-dsp";
		};

		pcm2: qcom,msm-ultra-low-latency {
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
			qcom,msm-pcm-dsp-id = <2>;
			compatible = "qcom,msm-pcm-dsp";
		};

		pcm_noirq: qcom,msm-pcm-dsp-noirq {
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
			compatible = "qcom,msm-pcm-dsp-noirq";
		};

		trans_loopback: qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
		};

		compress: qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
		};

		voip: qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
		};

		voice: qcom,msm-pcm-voice {
			qcom,destroy-cvd;
			compatible = "qcom,msm-pcm-voice";
		};

		stub_codec: qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		afe: qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
		};

		dai_hdmi: qcom,msm-dai-q6-hdmi {
			qcom,msm-dai-q6-dev-id = <8>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		dai_dp: qcom,msm-dai-q6-dp {
			qcom,msm-dai-q6-dev-id = <0>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		dai_dp1: qcom,msm-dai-q6-dp1 {
			qcom,msm-dai-q6-dev-id = <1>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		loopback: qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
		};

		loopback1: qcom,msm-pcm-loopback-low-latency {
			qcom,msm-pcm-loopback-low-latency;
			compatible = "qcom,msm-pcm-loopback";
		};

		pcm_dtmf: qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
		};

		msm_dai_mi2s: qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";

			dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
				qcom,msm-mi2s-tx-lines = <0>;
				qcom,msm-mi2s-rx-lines = <3>;
				qcom,msm-dai-q6-mi2s-dev-id = <0>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
				qcom,msm-mi2s-tx-lines = <0>;
				qcom,msm-mi2s-rx-lines = <1>;
				qcom,msm-dai-q6-mi2s-dev-id = <1>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
				qcom,msm-mi2s-tx-lines = <3>;
				qcom,msm-mi2s-rx-lines = <0>;
				qcom,msm-dai-q6-mi2s-dev-id = <2>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
				qcom,msm-mi2s-tx-lines = <2>;
				qcom,msm-mi2s-rx-lines = <1>;
				qcom,msm-dai-q6-mi2s-dev-id = <3>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
				qcom,msm-mi2s-tx-lines = <2>;
				qcom,msm-mi2s-rx-lines = <1>;
				qcom,msm-dai-q6-mi2s-dev-id = <4>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
				qcom,msm-mi2s-tx-lines = <3>;
				qcom,msm-mi2s-rx-lines = <0>;
				qcom,msm-dai-q6-mi2s-dev-id = <5>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};
		};

		msm_dai_cdc_dma: qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";

			wsa_cdc_dma_0_rx: qcom,msm-dai-wsa-cdc-dma-0-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_0_tx: qcom,msm-dai-wsa-cdc-dma-0-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_1_rx: qcom,msm-dai-wsa-cdc-dma-1-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_1_tx: qcom,msm-dai-wsa-cdc-dma-1-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_2_tx: qcom,msm-dai-wsa-cdc-dma-2-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			va_cdc_dma_0_tx: qcom,msm-dai-va-cdc-dma-0-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-is-island-supported = <1>;
			};

			va_cdc_dma_1_tx: qcom,msm-dai-va-cdc-dma-1-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			va_cdc_dma_2_tx: qcom,msm-dai-va-cdc-dma-2-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_0_rx: qcom,msm-dai-rx-cdc-dma-0-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_1_rx: qcom,msm-dai-rx-cdc-dma-1-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_2_rx: qcom,msm-dai-rx-cdc-dma-2-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_3_rx: qcom,msm-dai-rx-cdc-dma-3-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_4_rx: qcom,msm-dai-rx-cdc-dma-4-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_5_rx: qcom,msm-dai-rx-cdc-dma-5-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_6_rx: qcom,msm-dai-rx-cdc-dma-6-rx {
				qcom,msm-cdc-dma-data-align = <1>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_7_rx: qcom,msm-dai-rx-cdc-dma-7-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_0_tx: qcom,msm-dai-tx-cdc-dma-0-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_1_tx: qcom,msm-dai-tx-cdc-dma-1-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_2_tx: qcom,msm-dai-tx-cdc-dma-2-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_3_tx: qcom,msm-dai-tx-cdc-dma-3-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_4_tx: qcom,msm-dai-tx-cdc-dma-4-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_5_tx: qcom,msm-dai-tx-cdc-dma-5-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};
		};

		lsm: qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
				qcom,msm-dai-q6-slim-dev-id = <0>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
				qcom,msm-dai-q6-slim-dev-id = <0>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
				qcom,msm-dai-q6-slim-dev-id = <0>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
				qcom,msm-dai-q6-dev-id = <0x3000>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
				qcom,msm-dai-q6-dev-id = <0x3001>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
				qcom,msm-dai-q6-dev-id = <0x3004>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
				qcom,msm-dai-q6-dev-id = <0x3005>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
				qcom,msm-dai-q6-dev-id = <&qupv3_se6_i2c_active>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
				qcom,msm-dai-q6-dev-id = <&qupv3_se6_i2c_sleep>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
				qcom,msm-dai-q6-dev-id = <&qupv3_se8_spi_sleep>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
				qcom,msm-dai-q6-dev-id = <&qupv3_se8_spi_active>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
				qcom,msm-dai-q6-dev-id = <0x8003>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
				qcom,msm-dai-q6-dev-id = <0x8004>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
				qcom,msm-dai-q6-dev-id = <0x8005>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
				qcom,msm-dai-q6-dev-id = <0x8002>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_proxy_tx_1: qcom,msm-dai-q6-afe-proxy-tx-1 {
				qcom,msm-dai-q6-dev-id = <&qupv3_se9_i2c_active>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			proxy_rx: qcom,msm-dai-q6-proxy-rx {
				qcom,msm-dai-q6-dev-id = <0x2002>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			proxy_tx: qcom,msm-dai-q6-proxy-tx {
				qcom,msm-dai-q6-dev-id = <0x2003>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
				qcom,msm-dai-q6-dev-id = <0x7000>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
				qcom,msm-dai-q6-dev-id = <0x7001>;
				compatible = "qcom,msm-dai-q6-dev";
			};
		};

		hostless: qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
		};

		audio_pkt_core_platform: qcom,audio-pkt-core-platform {
			compatible = "qcom,audio-pkt-core-platform";
		};

		dai_pri_auxpcm: qcom,msm-pri-auxpcm {
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		dai_sec_auxpcm: qcom,msm-sec-auxpcm {
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		dai_tert_auxpcm: qcom,msm-tert-auxpcm {
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		dai_quat_auxpcm: qcom,msm-quat-auxpcm {
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		dai_quin_auxpcm: qcom,msm-quin-auxpcm {
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		dai_sen_auxpcm: qcom,msm-sen-auxpcm {
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
			qcom,dba-bridge-chip = "adv7533";
			compatible = "qcom,msm-hdmi-dba-codec-rx";
		};

		adsp_loader: qcom,msm-adsp-loader {
			qcom,adsp-state = <0>;
			qcom,rproc-handle = <&adsp_pas>;
			compatible = "qcom,adsp-loader";
			status = "ok";
			adsp-fw-bit-values = <4>;
			adsp-fw-names = "adsp2.mdt";
			nvmem-cell-names = "adsp_variant";
			nvmem-cells = <&adsp_variant>;
		};

		adsp_notify: qcom,msm-adsp-notify {
			qcom,rproc-handle = <&adsp_pas>;
			compatible = "qcom,adsp-notify";
			status = "ok";
		};

		tdm_pri_rx: qcom,msm-dai-tdm-pri-rx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			compatible = "qcom,msm-dai-tdm";

			dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_pri_tx: qcom,msm-dai-tdm-pri-tx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			compatible = "qcom,msm-dai-tdm";

			dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_sec_rx: qcom,msm-dai-tdm-sec-rx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			compatible = "qcom,msm-dai-tdm";

			dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_sec_tx: qcom,msm-dai-tdm-sec-tx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			compatible = "qcom,msm-dai-tdm";

			dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_tert_rx: qcom,msm-dai-tdm-tert-rx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			compatible = "qcom,msm-dai-tdm";

			dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_tert_tx: qcom,msm-dai-tdm-tert-tx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			compatible = "qcom,msm-dai-tdm";

			dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			compatible = "qcom,msm-dai-tdm";

			dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_quat_tx: qcom,msm-dai-tdm-quat-tx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			compatible = "qcom,msm-dai-tdm";

			dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_quin_rx: qcom,msm-dai-tdm-quin-rx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			compatible = "qcom,msm-dai-tdm";

			dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_quin_tx: qcom,msm-dai-tdm-quin-tx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			compatible = "qcom,msm-dai-tdm";

			dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_sen_rx: qcom,msm-dai-tdm-sen-rx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			compatible = "qcom,msm-dai-tdm";

			dai_sen_tdm_rx_0: qcom,msm-dai-q6-tdm-sen-rx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_sen_tx: qcom,msm-dai-tdm-sen-tx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			compatible = "qcom,msm-dai-tdm";

			dai_sen_tdm_tx_0: qcom,msm-dai-q6-tdm-sen-tx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		dai_pri_spdif_rx: qcom,msm-dai-q6-spdif-pri-rx {
			qcom,msm-dai-q6-dev-id = <0x5000>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		dai_pri_spdif_tx: qcom,msm-dai-q6-spdif-pri-tx {
			qcom,msm-dai-q6-dev-id = <0x5001>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		dai_sec_spdif_rx: qcom,msm-dai-q6-spdif-sec-rx {
			qcom,msm-dai-q6-dev-id = <0x5002>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		dai_sec_spdif_tx: qcom,msm-dai-q6-spdif-sec-tx {
			qcom,msm-dai-q6-dev-id = <0x5003>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
			qcom,msm-dai-q6-dev-id = <0x6001>;
			compatible = "qcom,msm-dai-q6-dev";
		};

		spf_core_platform: spf_core_platform {
			compatible = "qcom,spf-core-platform";

			msm_audio_ion: qcom,msm-audio-ion {
				dma-coherent;
				qcom,smmu-sid-mask = <0 15>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				iommus = <88 0x1801 0>;
				qcom,smmu-enabled;
				qcom,smmu-version = <2>;
				compatible = "qcom,msm-audio-ion";
			};

			msm_audio_ion_cma: qcom,msm-audio-ion-cma {
				compatible = "qcom,msm-audio-ion-cma";
			};

			lpi_tlmm: lpi_pinctrl@3440000 {
				clocks = <0x45d 0x0 0x45e 0x0>;
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				qcom,lpi-slew-offset-tbl = <0 2 4 8 10 12 0 0 0 0 16 18 0 0 6 20 22 0 0 0 0 0 0>;
				qcom,lpi-offset-tbl = <0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000 0x13000 0x14000 0x15000 0x16000>;
				#gpio-cells = <2>;
				gpio-controller;
				qcom,gpios-count = <23>;
				qcom,slew-reg = <0x34da000 0>;
				reg = <0x3440000 0>;
				compatible = "qcom,lpi-pinctrl";

				quat_mi2s_sck {

					quat_mi2s_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio0";
						};
					};

					quat_mi2s_sck_active {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio0";
						};
					};
				};

				quat_mi2s_ws {

					quat_mi2s_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio1";
						};
					};

					quat_mi2s_ws_active {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio1";
						};
					};
				};

				quat_mi2s_sd0 {

					quat_mi2s_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio2";
						};
					};

					quat_mi2s_sd0_active {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio2";
						};
					};
				};

				quat_mi2s_sd1 {

					quat_mi2s_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio3";
						};
					};

					quat_mi2s_sd1_active {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio3";
						};
					};
				};

				quat_mi2s_sd2 {

					quat_mi2s_sd2_sleep {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio4";
						};
					};

					quat_mi2s_sd2_active {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio4";
						};
					};
				};

				quat_mi2s_sd3 {

					quat_mi2s_sd3_sleep {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio5";
						};
					};

					quat_mi2s_sd3_active {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio5";
						};
					};
				};

				lpi_i2s1_sck {

					lpi_i2s1_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio6";
						};
					};

					lpi_i2s1_sck_active {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio6";
						};
					};
				};

				lpi_i2s1_ws {

					lpi_i2s1_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio7";
						};
					};

					lpi_i2s1_ws_active {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio7";
						};
					};
				};

				lpi_i2s1_sd0 {

					lpi_i2s1_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio8";
						};
					};

					lpi_i2s1_sd0_active {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio8";
						};
					};
				};

				lpi_i2s1_sd1 {

					lpi_i2s1_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio9";
						};
					};

					lpi_i2s1_sd1_active {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio9";
						};
					};
				};

				lpi_i2s2_sck {

					lpi_i2s2_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio10";
						};
					};

					lpi_i2s2_sck_active {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio10";
						};
					};
				};

				lpi_i2s2_ws {

					lpi_i2s2_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio11";
						};
					};

					lpi_i2s2_ws_active {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio11";
						};
					};
				};

				lpi_i2s2_sd0 {

					lpi_i2s2_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio15";
						};
					};

					lpi_i2s2_sd0_active {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio15";
						};
					};
				};

				lpi_i2s2_sd1 {

					lpi_i2s2_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio16";
						};
					};

					lpi_i2s2_sd1_active {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio16";
						};
					};
				};

				lpi_i2s3_sck {

					lpi_i2s3_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio19";
						};
					};

					lpi_i2s3_sck_active {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio19";
						};
					};
				};

				lpi_i2s3_ws {

					lpi_i2s3_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio20";
						};
					};

					lpi_i2s3_ws_active {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio20";
						};
					};
				};

				lpi_i2s3_sd0 {

					lpi_i2s3_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio21";
						};
					};

					lpi_i2s3_sd0_active {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio21";
						};
					};
				};

				lpi_i2s3_sd1 {

					lpi_i2s3_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio22";
						};
					};

					lpi_i2s3_sd1_active {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio22";
						};
					};
				};

				quat_tdm_sck {

					quat_tdm_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio0";
						};
					};

					quat_tdm_sck_active {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio0";
						};
					};
				};

				quat_tdm_ws {

					quat_tdm_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio1";
						};
					};

					quat_tdm_ws_active {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio1";
						};
					};
				};

				quat_tdm_sd0 {

					quat_tdm_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio2";
						};
					};

					quat_tdm_sd0_active {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio2";
						};
					};
				};

				quat_tdm_sd1 {

					quat_tdm_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio3";
						};
					};

					quat_tdm_sd1_active {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio3";
						};
					};
				};

				quat_tdm_sd2 {

					quat_tdm_sd2_sleep {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio4";
						};
					};

					quat_tdm_sd2_active {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio4";
						};
					};
				};

				quat_tdm_sd3 {

					quat_tdm_sd3_sleep {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio5";
						};
					};

					quat_tdm_sd3_active {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio5";
						};
					};
				};

				lpi_tdm1_sck {

					lpi_tdm1_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio6";
						};
					};

					lpi_tdm1_sck_active {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio6";
						};
					};
				};

				lpi_tdm1_ws {

					lpi_tdm1_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio7";
						};
					};

					lpi_tdm1_ws_active {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio7";
						};
					};
				};

				lpi_tdm1_sd0 {

					lpi_tdm1_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio8";
						};
					};

					lpi_tdm1_sd0_active {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio8";
						};
					};
				};

				lpi_tdm1_sd1 {

					lpi_tdm1_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio9";
						};
					};

					lpi_tdm1_sd1_active {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio9";
						};
					};
				};

				lpi_tdm2_sck {

					lpi_tdm2_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio10";
						};
					};

					lpi_tdm2_sck_active {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio10";
						};
					};
				};

				lpi_tdm2_ws {

					lpi_tdm2_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio11";
						};
					};

					lpi_tdm2_ws_active {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio11";
						};
					};
				};

				lpi_tdm2_sd0 {

					lpi_tdm2_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio15";
						};
					};

					lpi_tdm2_sd0_active {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio15";
						};
					};
				};

				lpi_tdm2_sd1 {

					lpi_tdm2_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio16";
						};
					};

					lpi_tdm2_sd1_active {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio16";
						};
					};
				};

				lpi_tdm3_sck {

					lpi_tdm3_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio19";
						};
					};

					lpi_tdm3_sck_active {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio19";
						};
					};
				};

				lpi_tdm3_ws {

					lpi_tdm3_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio20";
						};
					};

					lpi_tdm3_ws_active {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio20";
						};
					};
				};

				lpi_tdm3_sd0 {

					lpi_tdm3_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio21";
						};
					};

					lpi_tdm3_sd0_active {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio21";
						};
					};
				};

				lpi_tdm3_sd1 {

					lpi_tdm3_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio22";
						};
					};

					lpi_tdm3_sd1_active {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio22";
						};
					};
				};

				quat_aux_sck {

					quat_aux_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio0";
						};
					};

					quat_aux_sck_active {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio0";
						};
					};
				};

				quat_aux_ws {

					quat_aux_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio1";
						};
					};

					quat_aux_ws_active {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio1";
						};
					};
				};

				quat_aux_sd0 {

					quat_aux_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio2";
						};
					};

					quat_aux_sd0_active {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio2";
						};
					};
				};

				quat_aux_sd1 {

					quat_aux_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio3";
						};
					};

					quat_aux_sd1_active {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio3";
						};
					};
				};

				quat_aux_sd2 {

					quat_aux_sd2_sleep {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio4";
						};
					};

					quat_aux_sd2_active {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio4";
						};
					};
				};

				quat_aux_sd3 {

					quat_aux_sd3_sleep {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio5";
						};
					};

					quat_aux_sd3_active {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio5";
						};
					};
				};

				lpi_aux1_sck {

					lpi_aux1_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio6";
						};
					};

					lpi_aux1_sck_active {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio6";
						};
					};
				};

				lpi_aux1_ws {

					lpi_aux1_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio7";
						};
					};

					lpi_aux1_ws_active {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio7";
						};
					};
				};

				lpi_aux1_sd0 {

					lpi_aux1_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio8";
						};
					};

					lpi_aux1_sd0_active {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio8";
						};
					};
				};

				lpi_aux1_sd1 {

					lpi_aux1_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio9";
						};
					};

					lpi_aux1_sd1_active {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio9";
						};
					};
				};

				lpi_aux2_sck {

					lpi_aux2_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio10";
						};
					};

					lpi_aux2_sck_active {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio10";
						};
					};
				};

				lpi_aux2_ws {

					lpi_aux2_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio11";
						};
					};

					lpi_aux2_ws_active {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio11";
						};
					};
				};

				lpi_aux2_sd0 {

					lpi_aux2_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio15";
						};
					};

					lpi_aux2_sd0_active {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio15";
						};
					};
				};

				lpi_aux2_sd1 {

					lpi_aux2_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio16";
						};
					};

					lpi_aux2_sd1_active {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio16";
						};
					};
				};

				lpi_aux3_sck {

					lpi_aux3_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio19";
						};
					};

					lpi_aux3_sck_active {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio19";
						};
					};
				};

				lpi_aux3_ws {

					lpi_aux3_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio20";
						};
					};

					lpi_aux3_ws_active {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio20";
						};
					};
				};

				lpi_aux3_sd0 {

					lpi_aux3_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio21";
						};
					};

					lpi_aux3_sd0_active {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio21";
						};
					};
				};

				lpi_aux3_sd1 {

					lpi_aux3_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio22";
						};
					};

					lpi_aux3_sd1_active {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio22";
						};
					};
				};

				wsa_swr_clk_pin {

					wsa_swr_clk_sleep {

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <2>;
							pins = "gpio10";
						};
					};

					wsa_swr_clk_active {

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							bias-disable;
							slew-rate = <1>;
							drive-strength = <2>;
							pins = "gpio10";
						};
					};
				};

				wsa_swr_data_pin {

					wsa_swr_data_sleep {

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <2>;
							pins = "gpio11";
						};
					};

					wsa_swr_data_active {

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							bias-bus-hold;
							slew-rate = <1>;
							drive-strength = <2>;
							pins = "gpio11";
						};
					};
				};

				wsa2_swr_clk_pin {

					wsa2_swr_clk_sleep {

						mux {
							function = "func2";
							pins = "gpio15";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <2>;
							pins = "gpio15";
						};
					};

					wsa2_swr_clk_active {

						mux {
							function = "func2";
							pins = "gpio15";
						};

						config {
							bias-disable;
							slew-rate = <1>;
							drive-strength = <2>;
							pins = "gpio15";
						};
					};
				};

				wsa2_swr_data_pin {

					wsa2_swr_data_sleep {

						mux {
							function = "func2";
							pins = "gpio16";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <2>;
							pins = "gpio16";
						};
					};

					wsa2_swr_data_active {

						mux {
							function = "func2";
							pins = "gpio16";
						};

						config {
							bias-bus-hold;
							slew-rate = <1>;
							drive-strength = <2>;
							pins = "gpio16";
						};
					};
				};

				tx_swr_clk_sleep {

					mux {
						bias-pull-down;
						input-enable;
						function = "func1";
						pins = "gpio0";
					};

					config {
						drive-strength = <2>;
						pins = "gpio0";
					};
				};

				tx_swr_clk_active {

					mux {
						function = "func1";
						pins = "gpio0";
					};

					config {
						bias-disable;
						slew-rate = <1>;
						drive-strength = <4>;
						pins = "gpio0";
					};
				};

				tx_swr_data0_sleep {

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						input-enable;
						drive-strength = <2>;
						pins = "gpio1";
					};
				};

				tx_swr_data0_active {

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <4>;
						pins = "gpio1";
					};
				};

				tx_swr_data1_sleep {

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <2>;
						pins = "gpio2";
					};
				};

				tx_swr_data1_active {

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <4>;
						pins = "gpio2";
					};
				};

				tx_swr_data2_sleep {

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <2>;
						pins = "gpio14";
					};
				};

				tx_swr_data2_active {

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <4>;
						pins = "gpio14";
					};
				};

				rx_swr_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <2>;
						pins = "gpio3";
					};
				};

				rx_swr_clk_active {

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-disable;
						slew-rate = <1>;
						drive-strength = <2>;
						pins = "gpio3";
					};
				};

				rx_swr_data_sleep {

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <2>;
						pins = "gpio4";
					};
				};

				rx_swr_data_active {

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <2>;
						pins = "gpio4";
					};
				};

				rx_swr_data1_sleep {

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <2>;
						pins = "gpio5";
					};
				};

				rx_swr_data1_active {

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <2>;
						pins = "gpio5";
					};
				};

				dmic01_clk_active {

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						output-high;
						drive-strength = <8>;
						pins = "gpio6";
					};
				};

				dmic01_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio6";
					};
				};

				dmic01_data_active {

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						input-enable;
						drive-strength = <8>;
						pins = "gpio7";
					};
				};

				dmic01_data_sleep {

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <2>;
						pins = "gpio7";
					};
				};

				dmic23_clk_active {

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						output-high;
						drive-strength = <8>;
						pins = "gpio8";
					};
				};

				dmic23_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio8";
					};
				};

				dmic23_data_active {

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						input-enable;
						drive-strength = <8>;
						pins = "gpio9";
					};
				};

				dmic23_data_sleep {

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <2>;
						pins = "gpio9";
					};
				};

				dmic45_clk_active {

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						output-high;
						drive-strength = <8>;
						pins = "gpio12";
					};
				};

				dmic45_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio12";
					};
				};

				dmic45_data_active {

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						input-enable;
						drive-strength = <8>;
						pins = "gpio13";
					};
				};

				dmic45_data_sleep {

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <2>;
						pins = "gpio13";
					};
				};

				dmic67_clk_active {

					mux {
						function = "func1";
						pins = "gpio17";
					};

					config {
						output-high;
						drive-strength = <8>;
						pins = "gpio17";
					};
				};

				dmic67_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio17";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio17";
					};
				};

				dmic67_data_active {

					mux {
						function = "func1";
						pins = "gpio18";
					};

					config {
						input-enable;
						drive-strength = <8>;
						pins = "gpio18";
					};
				};

				dmic67_data_sleep {

					mux {
						function = "func1";
						pins = "gpio18";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <2>;
						pins = "gpio18";
					};
				};
			};

			lpass_cdc: lpass-cdc {
				clocks = <0x45d 0x0 0x45e 0x0>;
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				compatible = "qcom,lpass-cdc";
				#size-cells = <1>;
				#address-cells = <1>;
				qcom,lpass-cdc-version = <6>;
				qcom,num-macros = <3>;

				lpass-cdc-clk-rsc-mngr {
					compatible = "qcom,lpass-cdc-clk-rsc-mngr";
					clocks = <0x5a3 0x0 0x5a4 0x0 0x5a5 0x0 0x5a6 0x0 0x5a7 0x0 0x5a8 0x0 0x5a9 0x0 0x5aa 0x0>;
					clock-names = "tx_core_clk", "rx_core_clk", "wsa_core_clk", "va_core_clk", "wsa2_core_clk", "rx_tx_core_clk", "wsa_tx_core_clk", "wsa2_tx_core_clk";
					qcom,va_mclk_mode_muxsel = <0x3420000>;
					qcom,wsa_mclk_mode_muxsel = <0x33a20e0>;
					qcom,rx_mclk_mode_muxsel = <0x33a40d8>;
					qcom,fs-gen-sequence = <0x3000 1 1 0x3004 3 3 0x3004 3 1 0x3080 2 2>;
				};

				va_macro: va-macro@33F0000 {
					qcom,va-swr-gpios = <0x5ab>;
					qcom,is-used-swr-gpio = <1>;
					qcom,default-clk-id = <0>;
					qcom,va-island-mode-muxsel = <0x3420000>;
					qcom,va-clk-mux-select = <1>;
					qcom,va-dmic-sample-rate = <0x927c0>;
					clocks = <0x45e 0x0>;
					clock-names = "lpass_audio_hw_vote";
					reg = <0x33f0000 0>;
					compatible = "qcom,lpass-cdc-va-macro";

					swr2: va_swr_master {
						qcom,is-always-on = <1>;
						qcom,swr-mstr-irq-wakeup-capable = <1>;
						qcom,swr-clock-stop-mode0 = <1>;
						qcom,swr-num-dev = <5>;
						qcom,swr-port-mapping = <1 34 1 1 35 2 1 36 4 1 37 8 2 38 1 2 39 2 2 40 4 2 41 8 3 42 1 3 43 2 3 44 4 3 45 8>;
						qcom,swr-num-ports = <3>;
						qcom,swr-wakeup-required = <1>;
						interrupt-names = "swr_master_irq", "swr_wake_irq";
						interrupts = <0x0 0x1f0 0x4 0x0 0x208 0x4>;
						swrm-io-base = <0x33b0000 0>;
						qcom,mipi-sdw-block-packing-mode = <1>;
						qcom,swr_master_id = <3>;
						clocks = <0x45d 0x0 0x45e 0x0>;
						clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
						#size-cells = <0>;
						#address-cells = <2>;
						compatible = "qcom,swr-mstr";

						wcd938x-tx-slave {
							reg = <13 0x1170223>;
							compatible = "qcom,wcd938x-slave";
						};

						wcd937x-tx-slave {
							reg = <10 0x1170223>;
							compatible = "qcom,wcd937x-slave";
							status = "disabled";
						};
					};
				};

				tx_macro: tx-macro@3220000 {
					qcom,is-used-swr-gpio = <0>;
					qcom,tx-dmic-sample-rate = <0x249f00>;
					qcom,default-clk-id = <0>;
					reg = <0x3220000 0>;
					compatible = "qcom,lpass-cdc-tx-macro";
				};

				rx_macro: rx-macro@3200000 {
					clocks = <0x5ad 0x0>;
					clock-names = "rx_mclk2_2x_clk";
					qcom,default-clk-id = <5>;
					qcom,rx-bcl-pmic-params = [00 03 48];
					qcom,rx_mclk_mode_muxsel = <0x33a40d8>;
					qcom,rx-swr-gpios = <0x5ac>;
					reg = <0x3200000 0>;
					compatible = "qcom,lpass-cdc-rx-macro";

					swr1: rx_swr_master {
						qcom,swr-clock-stop-mode0 = <1>;
						qcom,swr-num-dev = <2>;
						qcom,swr-port-mapping = <1 9 1 1 10 2 2 13 1 3 11 1 3 12 2 4 14 1 5 15 1 5 16 2 6 33 1>;
						qcom,swr-num-ports = <6>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x0 0x9b 0x4>;
						swrm-io-base = <0x3210000 0>;
						qcom,mipi-sdw-block-packing-mode = <1>;
						qcom,swr_master_id = <2>;
						clocks = <0x45d 0x0 0x45e 0x0>;
						clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
						#size-cells = <0>;
						#address-cells = <2>;
						compatible = "qcom,swr-mstr";

						wcd938x-rx-slave {
							reg = <13 0x1170224>;
							compatible = "qcom,wcd938x-slave";
						};

						wcd937x-rx-slave {
							reg = <10 0x1170224>;
							compatible = "qcom,wcd937x-slave";
							status = "disabled";
						};
					};
				};

				wsa_macro: wsa-macro@3240000 {
					status = "disabled";
					#cooling-cells = <2>;
					qcom,thermal-max-state = <11>;
					qcom,default-clk-id = <6>;
					qcom,wsa-bcl-pmic-params = [00 03 48];
					qcom,wsa-swr-gpios = <0x5ae>;
					reg = <0x3240000 0>;
					compatible = "qcom,lpass-cdc-wsa-macro";

					swr0: wsa_swr_master {
						qcom,dynamic-port-map-supported = <0>;
						qcom,swr-num-dev = <2>;
						qcom,swr-port-mapping = <1 1 1 2 2 15 3 3 3 4 5 1 5 6 15 6 7 3 7 4 3 8 8 3>;
						qcom,swr-clock-stop-mode0 = <1>;
						qcom,swr-num-ports = <8>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x0 0xaa 0x4>;
						swrm-io-base = <0x3250000 0>;
						qcom,mipi-sdw-block-packing-mode = <0>;
						qcom,swr_master_id = <1>;
						clocks = <0x45d 0x0 0x45e 0x0>;
						clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
						#size-cells = <0>;
						#address-cells = <2>;
						compatible = "qcom,swr-mstr";

						wsa883x@02170221 {
							sound-name-prefix = "SpkrLeft";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <39>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							qcom,spkr-sd-n-node = <0x5af>;
							reg = <2 0x2170221>;
							compatible = "qcom,wsa883x";
						};

						wsa883x@02170222 {
							sound-name-prefix = "SpkrRight";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <39>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							qcom,spkr-sd-n-node = <0x5b0>;
							reg = <2 0x2170222>;
							compatible = "qcom,wsa883x";
						};
					};
				};

				wsa2_macro: wsa2-macro@31E0000 {
					status = "disabled";
					#cooling-cells = <2>;
					qcom,thermal-max-state = <11>;
					qcom,default-clk-id = <7>;
					qcom,wsa2-bcl-pmic-params = [00 03 48];
					qcom,wsa2-swr-gpios = <0x5b1>;
					reg = <0x31e0000 0>;
					compatible = "qcom,lpass-cdc-wsa2-macro";

					swr3: wsa2_swr_master {
						qcom,dynamic-port-map-supported = <0>;
						qcom,swr-num-dev = <2>;
						qcom,swr-port-mapping = <1 1 1 2 2 15 3 3 3 4 5 1 5 6 15 6 7 3 7 4 3 8 8 3>;
						qcom,swr-clock-stop-mode0 = <1>;
						qcom,swr-num-ports = <8>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x0 0xab 0x4>;
						swrm-io-base = <0x31f0000 0>;
						qcom,mipi-sdw-block-packing-mode = <0>;
						qcom,swr_master_id = <4>;
						clocks = <0x45d 0x0 0x45e 0x0>;
						clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
						#size-cells = <0>;
						#address-cells = <2>;
						compatible = "qcom,swr-mstr";

						wsa883x@02170221 {
							sound-name-prefix = "Spkr2Left";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <39>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							qcom,spkr-sd-n-node = <0x5b2>;
							reg = <2 0x2170221>;
							compatible = "qcom,wsa883x_2";
						};

						wsa883x@02170222 {
							sound-name-prefix = "Spkr2Right";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <39>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							qcom,spkr-sd-n-node = <0x5b3>;
							reg = <2 0x2170222>;
							compatible = "qcom,wsa883x_2";
						};
					};
				};

				wcd937x-codec {
					qcom,cdc-on-demand-supplies = "cdc-vdd-buck";
					qcom,cdc-static-supplies = "cdc-vdd-rxtx", "cdc-vddpx", "cdc-vdd-mic-bias";
					qcom,cdc-micbias3-mv = <0x708>;
					qcom,cdc-micbias2-mv = <0x708>;
					qcom,cdc-micbias1-mv = <0x708>;
					qcom,cdc-vdd-mic-bias-current = <0x61a8>;
					qcom,cdc-vdd-mic-bias-voltage = <3296000 3296000>;
					cdc-vdd-mic-bias-supply = <&BOB>;
					qcom,cdc-vdd-buck-current = <0x9eb10>;
					qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
					cdc-vdd-buck-supply = <&L17B>;
					qcom,cdc-vddpx-current = <0x61a8>;
					qcom,cdc-vddpx-voltage = <1800000 1800000>;
					cdc-vddpx-supply = <39>;
					qcom,cdc-vdd-rxtx-current = <0x61a8>;
					qcom,cdc-vdd-rxtx-voltage = <1800000 1800000>;
					cdc-vdd-rxtx-supply = <39>;
					qcom,tx-slave = <0x5b6>;
					qcom,rx-slave = <0x5b5>;
					qcom,wcd-rst-gpio-node = <0x5b4>;
					qcom,swr-tx-port-params = <1 0 0 1 1 0 1 0 0 1 1 0 1 0 1 0 0 1 2 0 1 0 2 0 1 0 1 0 1 0 1 0>;
					qcom,tx_swr_ch_map = <0 18 1 0x493e00 34 1 19 1 0x493e00 38 1 20 2 0x493e00 39 2 22 1 0 37 2 23 2 0 38 2 17 4 0x493e00 39 3 24 1 0 40 3 25 2 0 41 3 26 4 0 42 3 27 8 0 43>;
					qcom,rx_swr_ch_map = <0 9 1 0 9 0 10 2 0 10 1 13 1 0 13 2 11 1 0 11 2 12 2 0 12 3 14 1 0 14 4 15 1 0 15 4 16 2 0 16>;
					qcom,split-codec = <1>;
					compatible = "qcom,wcd937x-codec";
					status = "disabled";
				};

				wcd938x-codec {
					qcom,cdc-static-supplies = "cdc-vdd-rxtx", "cdc-vddio", "cdc-vdd-buck", "cdc-vdd-mic-bias";
					qcom,cdc-micbias4-mv = <0xabe>;
					qcom,cdc-micbias3-mv = <0xabe>;
					qcom,cdc-micbias2-mv = <0xabe>;
					qcom,cdc-micbias1-mv = <0xabe>;
					qcom,cdc-vdd-mic-bias-current = <0x7530>;
					qcom,cdc-vdd-mic-bias-voltage = <3296000 3296000>;
					cdc-vdd-mic-bias-supply = <&BOB>;
					qcom,cdc-vdd-buck-current = <0x9eb10>;
					qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
					cdc-vdd-buck-supply = <&L17B>;
					qcom,cdc-vddio-current = <0x7530>;
					qcom,cdc-vddio-voltage = <1800000 1800000>;
					cdc-vddio-supply = <39>;
					qcom,cdc-vdd-rxtx-current = <0x7530>;
					qcom,cdc-vdd-rxtx-voltage = <1800000 1800000>;
					cdc-vdd-rxtx-supply = <39>;
					qcom,tx-slave = <0x5b8>;
					qcom,rx-slave = <0x5b7>;
					qcom,wcd-rst-gpio-node = <0x5b4>;
					qcom,swr-tx-port-params = <0 1 0 2 1 0 1 0 0 1 1 0 1 0 1 0 0 1 2 0 1 0 2 0 1 0 1 0 1 0 1 0>;
					qcom,tx_swr_ch_map = <0 18 1 0 34 0 19 2 0 35 1 20 1 0 36 1 21 2 0 37 2 22 1 0 38 2 23 2 0 39 2 17 4 0 40 2 24 4 0 40 2 25 8 0 41 3 26 1 0 42 3 27 2 0 43 3 28 4 0 44 3 29 8 0 45>;
					qcom,rx_swr_ch_map = <0 9 1 0 9 0 10 2 0 10 1 13 1 0 13 2 11 1 0 11 2 12 2 0 12 3 14 1 0 14 4 15 1 0 15 4 16 2 0 16>;
					qcom,split-codec = <1>;
					compatible = "qcom,wcd938x-codec";
				};
			};

			waipio_snd: sound {
				fsa4480-i2c-handle = <&fsa4480>;
				clocks = <0x45e 0x0>;
				clock-names = "lpass_audio_hw_vote";
				qcom,afe-rxtx-lb = <0>;
				qcom,ext-disp-audio-rx = <0>;
				qcom,wcn-bt = <1>;
				qcom,auxpcm-audio-intf = <1>;
				qcom,mi2s-audio-intf = <1>;
				compatible = "qcom,waipio-asoc-snd";
				qcom,pri-mi2s-gpios = <0x5c0>;
				qcom,uart-audio-sw-gpio = <0x5bf>;
				qcom,upd_ear_pa_reg_addr = <0x300a>;
				qcom,upd_lpass_reg_addr = <0x418 0x33b0300>;
				qcom,upd_backends_used = "wcd";
				qcom,msm_audio_ssr_devs = <0x4db 0x4cf 0x4d0>;
				qcom,wsa-max-devs = <0>;
				asoc-codec-names = "msm-stub-codec.1", "lpass-cdc", "wcd938x_codec", "wsa-codec1", "wsa-codec2";
				asoc-codec = <0x469 0x4d0 0x5bc 0x5bd 0x5be>;
				qcom,cdc-dmic45-gpios = <0x5bb>;
				qcom,cdc-dmic23-gpios = <0x5ba>;
				qcom,cdc-dmic01-gpios = <0x5b9>;
				qcom,msm-mbhc-gnd-swh = <0>;
				qcom,msm-mbhc-hphl-swh = <0>;
				qcom,msm-mbhc-usbc-audio-supported = <1>;
				qcom,audio-routing = "AMIC1", "Analog Mic1", "AMIC1", "MIC BIAS1", "AMIC2", "Analog Mic2", "AMIC2", "MIC BIAS2", "AMIC3", "Analog Mic3", "AMIC3", "MIC BIAS3", "AMIC4", "Analog Mic4", "AMIC4", "MIC BIAS3", "AMIC5", "Analog Mic5", "AMIC5", "MIC BIAS4", "VA AMIC1", "Analog Mic1", "VA AMIC1", "VA MIC BIAS1", "VA AMIC2", "Analog Mic2", "VA AMIC2", "VA MIC BIAS2", "VA AMIC3", "Analog Mic3", "VA AMIC3", "VA MIC BIAS3", "VA AMIC4", "Analog Mic4", "VA AMIC4", "VA MIC BIAS3", "VA AMIC5", "Analog Mic5", "VA AMIC5", "VA MIC BIAS4", "TX DMIC0", "Digital Mic0", "Digital Mic0", "MIC BIAS3", "TX DMIC1", "Digital Mic1", "Digital Mic1", "MIC BIAS3", "TX DMIC2", "Digital Mic2", "Digital Mic2", "MIC BIAS1", "TX DMIC3", "Digital Mic3", "Digital Mic3", "MIC BIAS1", "IN1_HPHL", "HPHL_OUT", "IN2_HPHR", "HPHR_OUT", "IN3_AUX", "AUX_OUT", "RX_TX DEC0_INP", "TX DEC0 MUX", "RX_TX DEC1_INP", "TX DEC1 MUX", "RX_TX DEC2_INP", "TX DEC2 MUX", "RX_TX DEC3_INP", "TX DEC3 MUX", "TX SWR_INPUT", "WCD_TX_OUTPUT", "VA SWR_INPUT", "VA_SWR_CLK", "VA SWR_INPUT", "WCD_TX_OUTPUT", "VA_AIF1 CAP", "VA_SWR_CLK", "VA_AIF2 CAP", "VA_SWR_CLK", "VA_AIF3 CAP", "VA_SWR_CLK", "VA DMIC0", "Digital Mic0", "VA DMIC1", "Digital Mic1", "VA DMIC2", "Digital Mic2", "VA DMIC3", "Digital Mic3", "Digital Mic0", "VA MIC BIAS3", "Digital Mic1", "VA MIC BIAS3", "Digital Mic2", "VA MIC BIAS1", "Digital Mic3", "VA MIC BIAS1";
				qcom,mi2s-clk-attribute = <1 1 1 1 1 1>;
				qcom,tdm-clk-attribute = <1 1 1 1 1 1>;
				qcom,tdm-max-slots = <8>;
				qcom,mi2s-tdm-is-hw-vote-needed = <1 0 1 0 0 0>;
				qcom,msm-mi2s-master = <1 1 1 1 1 1>;
				qcom,model = "diwali-idp-snd-card";
			};

			tert_mi2s_pinctrl {
				#gpio-cells = <0>;
				pinctrl-1 = <650 652 654>;
				pinctrl-0 = <651 653 655>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
				status = "disabled";
			};

			wsa_swr_clk_data_pinctrl {
				status = "disabled";
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x5c3 0x5c4>;
				pinctrl-0 = <0x5c1 0x5c2>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			wsa2_swr_clk_data_pinctrl {
				status = "disabled";
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x5c7 0x5c8>;
				pinctrl-0 = <0x5c5 0x5c6>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			rx_swr_clk_data_pinctrl {
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x5cc 0x5cd 0x5ce>;
				pinctrl-0 = <0x5c9 0x5ca 0x5cb>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			tx_swr_clk_data_pinctrl {
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x5d3 0x5d4 0x5d5 0x5d6>;
				pinctrl-0 = <0x5cf 0x5d0 0x5d1 0x5d2>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic01_pinctrl {
				status = "disabled";
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x5d9 0x5da>;
				pinctrl-0 = <0x5d7 0x5d8>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic23_pinctrl {
				status = "disabled";
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x5dd 0x5de>;
				pinctrl-0 = <0x5db 0x5dc>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic45_pinctrl {
				status = "disabled";
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x5e1 0x5e2>;
				pinctrl-0 = <0x5df 0x5e0>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic67_pinctrl {
				status = "disabled";
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x5e5 0x5e6>;
				pinctrl-0 = <0x5e3 0x5e4>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			pri_mi2s_pinctrl {
				#gpio-cells = <0>;
				pinctrl-1 = <640 642 644 646>;
				pinctrl-0 = <641 643 645 647>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
				status = "ok";
			};
		};

		lpass_core_hw_vote: vote_lpass_core_hw {
			#clock-cells = <1>;
			qcom,codec-ext-clk-src = <9>;
			compatible = "qcom,audio-ref-clk";
		};

		lpass_audio_hw_vote: vote_lpass_audio_hw {
			#clock-cells = <1>;
			qcom,codec-ext-clk-src = <11>;
			compatible = "qcom,audio-ref-clk";
		};

		msm_vidc: qcom,vidc@aa00000 {
			qcom,bus-range-kbps = <1000 1000 1000 0xe4e1c0 1000 0xe4e1c0>;
			interconnects = <0x42 0x2 0x7a 0x226 0x3f 0x3 0x3f 0x200 0x1fc 0x21 0x42 0x230>;
			interconnect-names = "venus-cnoc", "venus-ddr", "venus-llcc";
			vidc,firmware-name = "vpu20_4v";
			qcom,reg-presets = <0xb0088 0 17>;
			reset-names = "video_axi_reset";
			resets = <57 24>;
			qcom,allowed-clock-rates = <0xe4e1c00 0x14257880 0x15d0b780 0x1a76e700>;
			qcom,clock-configs = <0 0 0 1>;
			qcom,proxy-clock-names = "gcc_video_axi0", "core_clk", "vcodec_clk", "video_cc_mvs0_clk_src";
			clocks = <0x39 0x81 0x4c 0x7 0x4c 0x4 0x4c 0x5>;
			clock-ids = <129 7 4 5>;
			clock-names = "gcc_video_axi0", "core_clk", "vcodec_clk", "video_cc_mvs0_clk_src";
			vcodec-supply = <&video_cc_mvs0_gdsc>;
			iris-ctl-supply = <&video_cc_mvs0c_gdsc>;
			cache-slice-names = "vidsc0";
			#size-cells = <1>;
			#address-cells = <1>;
			pas-id = <9>;
			memory-region = <&video_mem>;
			interrupts = <0x0 0xae 0x4>;
			reg = <0xaa00000 0xf0000>;
			status = "okay";
			compatible = "qcom,msm-vidc", "qcom,msm-vidc-diwali", "qcom,msm-vidc-iris2";

			non_secure_cb {
				dma-coherent;
				virtual-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				iommus = <88 0x2180 1024>;
				label = "venus_ns";
				compatible = "qcom,msm-vidc,context-bank";
			};

			non_secure_pixel_cb {
				dma-coherent;
				virtual-addr-pool = <0x100000 0xdff00000>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
				qcom,iommu-dma-addr-pool = <0x100000 0xdff00000>;
				iommus = <88 0x2187 1024>;
				label = "venus_ns_pixel";
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_non_pixel_cb {
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-vmid = <11>;
				qcom,iommu-faults = "non-fatal", "stall-disable";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				iommus = <88 0x2184 1024>;
				label = "venus_sec_non_pixel";
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_bitstream_cb {
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-vmid = <9>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				iommus = <88 0x2181 0x404>;
				label = "venus_sec_bitstream";
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_pixel_cb {
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-vmid = <10>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				iommus = <88 0x2183 1024>;
				label = "venus_sec_pixel";
				compatible = "qcom,msm-vidc,context-bank";
			};
		};

		reboot_reason {
			compatible = "qcom,reboot-reason";
			nvmem-cells = <0x4e9>;
			nvmem-cell-names = "restart_reason";
		};

		pmic-pon-log {
			compatible = "qcom,pmic-pon-log";
			nvmem = <0x4ea>;
			nvmem-names = "pon_log";
		};

		gpio_keys {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-names = "default";
			pinctrl-0 = <0x4f4>;

			vol_up {
				label = "volume_up";
				gpios = <0x4f5 6 1>;
				linux,input-type = <1>;
				linux,code = <115>;
				gpio-key,wakeup;
				debounce-interval = <15>;
				linux,can-disable;
			};
		};

		mtdoops_pmsg@0xa7000000 {
			compatible = "mtdoops_pmsg";
			reg = <0xa7000000 0x400000>;
			console-size = <0x200000>;
			pmsg-size = <0x200000>;
		};

		xiaomi_touch {
			compatible = "xiaomi-touch";
			status = "ok";
			touch,name = "xiaomi-touch";
		};

		fingerprint_goodix {
			status = "ok";
			compatible = "goodix,fingerprint";
			l11c_vdd-supply = <&L3C>;
			goodix,gpio-reset = <38 141 0>;
			goodix,gpio-irq = <38 43 0>;
		};

		rt-pd-manager {
			#io-channel-cells = <1>;
			compatible = "richtek,rt-pd-manager";
		};

		xm_pd_mngr {
			status = "ok";
			#io-channel-cells = <1>;
			compatible = "xiaomi,pd_cp_manager";
			mi,pd-bat-volt-max = <4530>;
			mi,pd-bat-curr-max = <0x3070>;
			mi,pd-bus-volt-max = <12000>;
			mi,pd-bus-curr-max = <0x1838>;
			mi,pd-non-ffc-bat-volt-max = <4480>;
			mi,pd-bus-curr-compensate = <0>;
			mi,step-charge-high-vol-curr-max = <0x1130>;
			mi,cell-vol-high-threshold-mv = <0x11b2>;
			mi,cell-vol-max-threshold-mv = <0x11b2>;
			mi,pd-battery-warm-th = <&audio_etm0_out_funnel_lpass_lpi>;
			mi,cp-sec-enable;
			mi,pd-power-max = <67>;
			mi,therm-level-threshold = <13>;
		};

		xm_pd_adapter {
			status = "ok";
			#io-channel-cells = <1>;
			compatible = "xiaomi,pd_adapter";
			adapter_name = "pd_adapter";
		};

		xm_battmngr {
			status = "ok";
			#io-channel-cells = <1>;
			compatible = "xiaomi,battmngr";
			pinctrl-names = "default";
			pinctrl-0 = <0x502>;
			vbus_ctrl_gpio = <38 27 0>;
			xm,fv-max-uv = <0x4657d0>;
			xm,fcc-max-ua = <0xbbaee0>;
			xm,fv-max-design-uv = <0xa7d8c0>;
			xm,icl-max-ua = <0x5e9ac0>;
			xm,step-chg-enable = <1>;
			xm,sw-jeita-enable = <1>;
			xm,ffc_ieoc_l = <0xfa000>;
			xm,ffc_ieoc_h = <0xfa000>;
			xm,non_ffc_ieoc = <0x3e800>;
			xm,non_ffc_cv = <0x445c00>;
			xm,non_ffc_cc = <0x5b8d80>;
			xm,taper-fcc;
			xm,step-chg-normal-ranges = <0x2dc6c0 0x40d990 0xbbaee0 0x40dd78 0x419ce0 0x77c810 0x41a0c8 0x445c00 0x63f1f0 0x445fe8 0x451f50 0x4fcdb0>;
			xm,step-chg-high-ranges = <0x2dc6c0 0x401640 0xbbaee0 0x401a28 0x40d990 0x77c810 0x40dd78 0x445c00 0x63f1f0 0x445fe8 0x451f50 0x4fcdb0>;
			xm,cold-step-chg-ranges = <0x2dc6c0 0x401640 0xe7ef0 0x401a28 0x445c00 0x9c018>;
			xm,jeita-fcc-ranges = <0xffffff9c 0 0xe7ef0 1 50 0x200b20 51 100 0x2dc6c0 101 150 0x4fcdb0 151 479 0xbbaee0 480 580 0x200b20>;
			xm,jeita-fv-ranges = <0xffffff9c 0 0x445c00 1 50 0x445c00 51 100 0x445c00 101 150 0x445c00 151 479 0x4657d0 480 580 0x445c00>;
			xm,step-jeita-hysteresis = <20 20>;
			xm,jeita-too-hot = <&qupv3_se2_spi_pins>;
			xm,jeita-too-cold = <0xffffff9c>;
			xm,thermal-mitigation-icl = <0x2ab980 0x2932e0 0x27ac40 0x249f00 0x2191c0 0x200b20 0x1e8480 0x1b7740 0x186a00 0x16e360 0x155cc0 0x13d620 0x124f80 0x10c8e0 0xe7ef0 0xb71b0>;
			xm,thermal-mitigation = <0x2dc6c0 0x2ab980 0x27ac40 0x249f00 0x2191c0 0x200b20 0x1e8480 0x1b7740 0x186a00 0x16e360 0x155cc0 0x124f80 0xf4240 0xdbba0 0xc3500 0x7a120>;
			xm,thermal-mitigation-dcp = <0x16e360 0x16e360 0x16e360 0x16e360 0x16e360 0x16e360 0x16e360 0x16e360 0x16e360 0x16e360 0x16e360 0x155cc0 0x124f80 0x10c8e0 0x10c8e0 0xf4240>;
			xm,thermal-mitigation-qc2 = <0x16e360 0x16e360 0x16e360 0x16e360 0x162010 0x155cc0 0x149970 0x13d620 0x118c30 0x10c8e0 0xf4240 0xdbba0 0xcf850 0xb71b0 0x9eb10 0x7a120>;
			xm,thermal-mitigation-pd = <0x2dc6c0 0x2ab980 0x27ac40 0x249f00 0x2191c0 0x1e8480 0x1b7740 0x186a00 0x186a00 0x155cc0 0x124f80 0x10c8e0 0x100590 0xf4240 0xe7ef0 0x7a120>;
			xm,thermal-mitigation-pd-cp = <0xbbaee0 0x970fe0 0x84c060 0x788b60 0x632ea0 0x5a06e0 0x532910 0x4b87f0 0x3c45b0 0x2d5190 0x273710 0x203230 0x1cafc0 0x169540 0x77a10 0x46cd0>;
			io-channels = <0x503 128 0x503 129 0x503 130 0x503 131 0x503 132 0x503 133 0x503 134 0x503 135 0x503 136 0x503 137 0x503 138 0x503 139 0x503 140 0x503 141 0x503 142 0x503 144 0x504 128 0x504 129 0x504 130 0x504 131 0x504 132 0x504 133 0x504 134 0x504 135 0x504 136 0x504 137 0x504 138 0x504 139 0x504 140 0x504 141 0x504 142 0x504 144 0x505 179 0x505 180 0x505 181 0x505 182 0x505 183 0x505 184 0x505 185 0x505 186 0x505 187 0x505 188 0x505 189 0x505 190 0x505 191 0x505 192 0x505 193 0x505 194 0x505 195 0x506 149 0x506 150 0x506 151 0x506 152 0x506 153 0x506 154 0x506 155 0x506 156 0x506 157 0x506 158 0x506 159 0x506 160 0x506 161 0x506 162 0x506 163 0x506 164 0x506 165 0x506 166 0x506 167 0x506 168 0x506 169 0x506 170 0x506 171 0x506 172 0x506 173 0x506 174 0x506 175 0x506 176 0x506 177 0x507 200 0x507 201 0x507 202 0x507 203 0x507 204 0x507 205 0x507 206 0x507 207 0x507 208 0x507 209 0x507 210 0x507 211 0x507 212 0x4e1 69 0x4e1 70>;
			io-channel-names = "ln_present", "ln_charging_enabled", "ln_status", "ln_battery_present", "ln_vbus_present", "ln_battery_voltage", "ln_battery_current", "ln_battery_temperature", "ln_bus_voltage", "ln_bus_current", "ln_bus_temperature", "ln_die_temperature", "ln_alarm_status", "ln_fault_status", "ln_vbus_error_status", "ln_reg_status", "ln_present_slave", "ln_charging_enabled_slave", "ln_status_slave", "ln_battery_present_slave", "ln_vbus_present_slave", "ln_battery_voltage_slave", "ln_battery_current_slave", "ln_battery_temperature_slave", "ln_bus_voltage_slave", "ln_bus_current_slave", "ln_bus_temperature_slave", "ln_die_temperature_slave", "ln_alarm_status_slave", "ln_fault_status_slave", "ln_vbus_error_status_slave", "ln_reg_status_slave", "syv_charge_present", "syv_charge_online", "syv_charge_done", "syv_chager_hz", "syv_input_current_settled", "syv_input_voltage_settled", "syv_charge_current", "syv_charger_enable", "syv_otg_enable", "syv_charger_term", "syv_batt_voltage_term", "syv_charger_status", "syv_charger_type", "syv_charger_usb_type", "syv_vbus_voltage", "syv_vbat_voltage", "syv_enable_charger_term", "bqfg_present", "bqfg_status", "bqfg_voltage_now", "bqfg_voltage_max", "bqfg_current_now", "bqfg_capacity", "bqfg_capacity_level", "bqfg_temp", "bqfg_charge_full", "bqfg_charge_full_design", "bqfg_cycle_count", "bqfg_time_to_empty_now", "bqfg_time_to_full_now", "bqfg_update_now", "bqfg_therm_curr", "bqfg_chip_ok", "bqfg_battery_auth", "bqfg_soc_decimal", "bqfg_soc_decimal_rate", "bqfg_soh", "bqfg_rsoc", "bqfg_battery_id", "bqfg_resistance_id", "bqfg_shutdown_delay", "bqfg_fastcharge_mode", "bqfg_temp_max", "bqfg_time_ot", "bqfg_reg_rsoc", "bqfg_rm", "rt_pd_active", "rt_pd_current_max", "rt_pd_voltage_min", "rt_pd_voltage_max", "rt_pd_in_hard_reset", "rt_typec_cc_orientation", "rt_typec_mode", "rt_pd_usb_suspend_supported", "rt_pd_apdo_volt_max", "rt_pd_apdo_curr_max", "rt_pd_usb_real_type", "rt_typec_accessory_mode", "rt_typec_adapter_id", "chg_pump_therm", "typec_conn_therm";
		};

		gpio-regulator@0 {
			vin-supply = <42>;
			pinctrl-0 = <0x53e 0x53f>;
			pinctrl-names = "default", "sleep";
			gpio = <38 60 0>;
			enable-active-high;
			regulator-enable-ramp-delay = <100>;
			regulator-max-microvolt = <1100000>;
			regulator-min-microvolt = <1100000>;
			regulator-name = "CAMERA_W_DVDD";
			reg = <0 0>;
			compatible = "regulator-fixed";
		};

		gpio-regulator@1 {
			vin-supply = <&BOB>;
			pinctrl-0 = <0x540 0x541>;
			pinctrl-names = "default", "sleep";
			gpio = <38 99 0>;
			enable-active-high;
			regulator-enable-ramp-delay = <100>;
			regulator-max-microvolt = <2800000>;
			regulator-min-microvolt = <2800000>;
			regulator-name = "CAMERA_W_AVDD";
			reg = <1 0>;
			compatible = "regulator-fixed";
		};

		gpio-regulator@2 {
			vin-supply = <42>;
			pinctrl-0 = <0x542 0x543>;
			pinctrl-names = "default", "sleep";
			gpio = <38 69 0>;
			enable-active-high;
			regulator-enable-ramp-delay = <100>;
			regulator-max-microvolt = <1050000>;
			regulator-min-microvolt = <1050000>;
			regulator-name = "CAMERA_U_DVDD";
			reg = <2 0>;
			compatible = "regulator-fixed";
		};

		gpio-regulator@3 {
			vin-supply = <&BOB>;
			pinctrl-0 = <0x544 0x545>;
			pinctrl-names = "default", "sleep";
			gpio = <38 62 0>;
			enable-active-high;
			regulator-enable-ramp-delay = <100>;
			regulator-max-microvolt = <2800000>;
			regulator-min-microvolt = <2800000>;
			regulator-name = "CAMERA_U_AVDD";
			reg = <3 0>;
			compatible = "regulator-fixed";
		};

		gpio-regulator@4 {
			vin-supply = <&BOB>;
			pinctrl-0 = <0x546 0x547>;
			pinctrl-names = "default", "sleep";
			gpio = <38 61 0>;
			enable-active-high;
			regulator-enable-ramp-delay = <100>;
			regulator-max-microvolt = <2800000>;
			regulator-min-microvolt = <2800000>;
			regulator-name = "CAMERA_M_AVDD";
			reg = <4 0>;
			compatible = "regulator-fixed";
		};

		qcom,camera-flash@1 {
			status = "ok";
			switch-source = <0x521>;
			torch-source = <0x51d 0x520>;
			flash-source = <0x519 0x51c>;
			compatible = "qcom,camera-flash";
			cell-index = <1>;
		};

		qcom,camera-flash@2 {
			status = "ok";
			switch-source = <0x521>;
			torch-source = <0x51d 0x520>;
			flash-source = <0x519 0x51c>;
			compatible = "qcom,camera-flash";
			cell-index = <2>;
		};

		qcom,camera-flash@3 {
			status = "ok";
			switch-source = <0x521>;
			torch-source = <0x51d 0x520>;
			flash-source = <0x519 0x51c>;
			compatible = "qcom,camera-flash";
			cell-index = <3>;
		};

		qcom,camera-flash@4 {
			status = "ok";
			switch-source = <0x522>;
			torch-source = <0x51e 0x51f>;
			flash-source = <0x51a 0x51b>;
			compatible = "qcom,camera-flash";
			cell-index = <4>;
		};

		qcom,camera-flash@5 {
			status = "ok";
			switch-source = <0x522>;
			torch-source = <0x51e 0x51f>;
			flash-source = <0x51a 0x51b>;
			compatible = "qcom,camera-flash";
			cell-index = <5>;
		};

		qcom,cam-res-mgr {
			status = "ok";
			compatible = "qcom,cam-res-mgr";
		};

		dsi_panel_pwr_supply_sim {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <1800000>;
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-name = "dummy";
				reg = <0>;
			};
		};

		dsi_panel_pwr_supply_qhd_avdd {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-max-voltage = <3300000>;
				qcom,supply-min-voltage = <3000000>;
				qcom,supply-name = "touch_avdd";
				reg = <0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <2000000>;
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-name = "vddio";
				reg = <1>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <100>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <6000000>;
				qcom,supply-min-voltage = <4600000>;
				qcom,supply-name = "avdd";
				reg = <2>;
			};
		};

		dsi_panel_pwr_supply_avdd {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <2000000>;
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-name = "vddio";
				reg = <0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-disable-load = <100>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <6000000>;
				qcom,supply-min-voltage = <4600000>;
				qcom,supply-name = "avdd";
				reg = <1>;
			};
		};

		dsi_panel_pwr_supply_l9s_0a {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-pre-off-sleep = <6>;
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <1800000>;
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-name = "vddio";
				reg = <0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-name = "dvdd";
				reg = <1>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-pre-off-sleep = <4>;
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <0>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <3000000>;
				qcom,supply-min-voltage = <3000000>;
				qcom,supply-name = "vdd";
				reg = <2>;
			};
		};

		dsi_panel_pwr_supply_l9s_0b {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-pre-off-sleep = <6>;
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <1800000>;
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-name = "vddio";
				reg = <0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-name = "dvdd";
				reg = <1>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-pre-off-sleep = <4>;
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <0>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <3000000>;
				qcom,supply-min-voltage = <3000000>;
				qcom,supply-name = "vdd";
				reg = <2>;
			};
		};

		dsi_panel_pwr_supply_l9s_0c {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-pre-off-sleep = <6>;
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <1800000>;
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-name = "vddio";
				reg = <0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-name = "dvdd";
				reg = <1>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-pre-off-sleep = <4>;
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <0>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <3000000>;
				qcom,supply-min-voltage = <3000000>;
				qcom,supply-name = "vdd";
				reg = <2>;
			};
		};

		dsi_panel_pwr_supply_extvdd {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <2000000>;
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-name = "vddio";
				reg = <0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-on-sleep = <0>;
				qcom,supply-disable-load = <0>;
				qcom,supply-enable-load = <0x7d0>;
				qcom,supply-max-voltage = <3300000>;
				qcom,supply-min-voltage = <3000000>;
				qcom,supply-name = "vci";
				reg = <1>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <0>;
				qcom,supply-enable-load = <0>;
				qcom,supply-max-voltage = <6000000>;
				qcom,supply-min-voltage = <4600000>;
				qcom,supply-name = "lab";
				reg = <2>;
			};

			qcom,panel-supply-entry@3 {
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-disable-load = <0>;
				qcom,supply-enable-load = <0>;
				qcom,supply-max-voltage = <6000000>;
				qcom,supply-min-voltage = <4600000>;
				qcom,supply-name = "ibb";
				reg = <3>;
			};

			qcom,panel-supply-entry@4 {
				qcom,supply-post-on-sleep = <0>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-name = "extvdd";
				reg = <4>;
			};
		};

		qcom,dsi-display-primary {
			dvdd-supply = <0x573>;
			ibb-supply = <0x572>;
			vdd-supply = <&L13C>;
			vddio-supply = <&L12C>;
			touch_avdd-supply = <&L3C>;
			clock-names = "pll_byte_clk0", "pll_dsi_clk0", "pll_byte_clk1", "pll_dsi_clk1", "mdp_core_clk";
			clocks = <0x455 0x0 0x455 0x1 0x456 0x2 0x456 0x3 0x34 0x3e>;
			qcom,demura-panel-id = <0x122e700 176>;
			qcom,dsi-default-panel = <0x571>;
			qcom,mdp = <&mdss_mdp>;
			qcom,panel-te-source = <0>;
			qcom,platform-te-gpio = <38 82 0>;
			pinctrl-1 = <0x56f 0x570>;
			pinctrl-0 = <0x56d 0x56e>;
			pinctrl-names = "panel_active", "panel_suspend";
			qcom,dsi-phy = <0x455 0x456>;
			qcom,dsi-ctrl = <0x453 0x454>;
			label = "primary";
			compatible = "qcom,dsi-display";
		};

		qcom,dsi-display-secondary {
			status = "disabled";
			ibb-supply = <0x572>;
			vci-supply = <&L13C>;
			vddio-supply = <&L12C>;
			touch_avdd-supply = <&L3C>;
			clock-names = "pll_byte_clk0", "pll_dsi_clk0", "pll_byte_clk1", "pll_dsi_clk1", "mdp_core_clk";
			clocks = <0x455 0x0 0x455 0x1 0x456 0x2 0x456 0x3 0x34 0x3e>;
			qcom,demura-panel-id = <0 0>;
			qcom,mdp = <&mdss_mdp>;
			qcom,panel-te-source = <1>;
			qcom,platform-te-gpio = <38 81 0>;
			pinctrl-1 = <0x576 0x577>;
			pinctrl-0 = <0x574 0x575>;
			pinctrl-names = "panel_active", "panel_suspend";
			qcom,dsi-phy = <0x455 0x456>;
			qcom,dsi-ctrl = <0x453 0x454>;
			label = "secondary";
			compatible = "qcom,dsi-display";
		};

		display_gpio_regulator@1 {
			pinctrl-0 = <0x579>;
			pinctrl-names = "default";
			qcom,proxy-consumer-enable;
			proxy-supply = <0x578>;
			regulator-boot-on;
			enable-active-high;
			gpio = <38 168 0>;
			regulator-enable-ramp-delay = <&qupv3_se7_tx>;
			regulator-max-microvolt = <5500000>;
			regulator-min-microvolt = <5500000>;
			regulator-name = "display_panel_avdd";
			compatible = "qti-regulator-fixed";
		};

		display_gpio_regulator@2 {
			pinctrl-0 = <0x57a>;
			pinctrl-names = "default";
			qcom,proxy-consumer-enable;
			proxy-supply = <0x573>;
			regulator-boot-on;
			enable-active-high;
			gpio = <38 148 0>;
			regulator-enable-ramp-delay = <&qupv3_se7_tx>;
			regulator-max-microvolt = <1200000>;
			regulator-min-microvolt = <1200000>;
			regulator-name = "display_panel_extvdd";
			compatible = "qti-regulator-fixed";
		};

		display_panel_ibb_stub {
			regulator-max-microvolt = <6000000>;
			regulator-min-microvolt = <4600000>;
			regulator-name = "display_panel_ibb";
			compatible = "qcom,stub-regulator";
		};

		qcom,wb-display@0 {
			label = "wb_display";
			cell-index = <0>;
			compatible = "qcom,wb-display";
		};

		disp_rdump_region@b8000000 {
			label = "disp_rdump_region";
			reg = <0xb8000000 0x1400000>;
		};

		thermal-message {
			board-sensor = "VIRTUAL-SENSOR";
		};

		thermal-screen {
			panel = <0x57e 0x57f 0x580 0x571>;
		};

		charge-screen {
			panel = <0x57e 0x57f 0x580 0x571>;
		};

		wsa_spkr_en1_pinctrl {
			status = "disabled";
			pinctrl-1 = <&spkr_1_sd_n_sleep>;
			pinctrl-0 = <&spkr_1_sd_n_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		wsa_spkr_en2_pinctrl {
			status = "disabled";
			pinctrl-1 = <&spkr_2_sd_n_sleep>;
			pinctrl-0 = <&spkr_2_sd_n_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		wsa2_spkr_en1_pinctrl {
			pinctrl-1 = <&spkr_1_sd_n_sleep>;
			pinctrl-0 = <&spkr_1_sd_n_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
			status = "disabled";
		};

		wsa2_spkr_en2_pinctrl {
			pinctrl-1 = <&spkr_2_sd_n_sleep>;
			pinctrl-0 = <&spkr_2_sd_n_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
			status = "disabled";
		};

		msm_cdc_pinctrl@54 {
			pinctrl-1 = <&wcd_reset_sleep>;
			pinctrl-0 = <&wcd_reset_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		va_core_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&qupv3_se4_i2c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <2>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa_core_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&qupv3_se6_i2c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <3>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa2_core_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&qupv3_se10_i2c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <12>;
			compatible = "qcom,audio-ref-clk";
		};

		rx_core_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&qupv3_se9_i2c>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-ext-clk-src = <5>;
			compatible = "qcom,audio-ref-clk";
		};

		rx_core_tx_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&qupv3_se11_i2c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <13>;
			compatible = "qcom,audio-ref-clk";
		};

		tx_core_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&qupv3_se8_i2c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <7>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa_core_tx_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&qupv3_se12_i2c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <14>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa2_core_tx_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&qupv3_se13_i2c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <15>;
			compatible = "qcom,audio-ref-clk";
		};

		rx_mclk2_2x_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&qupv3_se14_i2c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <16>;
			compatible = "qcom,audio-ref-clk";
		};

		msm_cdc_pinctrl@50 {
			#gpio-cells = <0>;
			pinctrl-1 = <0x5e8>;
			pinctrl-0 = <0x5e7>;
			pinctrl-names = "aud_active", "aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};
	};

	__symbols__ {
		msm_vidc = "/soc/qcom,vidc@aa00000";
		audio_prm = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr/q6prm";
		audio_gpr = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		lpass_core_hw_vote = "/soc/vote_lpass_core_hw";
		waipio_snd = "/soc/spf_core_platform/sound";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		wsa2_macro = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		wsa_macro = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		rx_macro = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000";
		tx_macro = "/soc/spf_core_platform/lpass-cdc/tx-macro@3220000";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		va_macro = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000";
		lpass_cdc = "/soc/spf_core_platform/lpass-cdc";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@3440000";
		msm_audio_ion_cma = "/soc/spf_core_platform/qcom,msm-audio-ion-cma";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		spf_core_platform = "/soc/spf_core_platform";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		hostless = "/soc/qcom,msm-pcm-hostless";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		lsm = "/soc/qcom,msm-lsm-client";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		loopback = "/soc/qcom,msm-pcm-loopback";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		afe = "/soc/qcom,msm-pcm-afe";
		stub_codec = "/soc/qcom,msm-stub-codec";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		compr = "/soc/qcom,msm-compr-dsp";
		routing = "/soc/qcom,msm-pcm-routing";
		pcm0 = "/soc/qcom,msm-pcm";
		msm_cvp21 = "/soc/qcom,cvp@ab00000";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		ext_disp = "/soc/qcom,msm-ext-disp";
		dsi_pll_codes_data = "/soc/dsi_pll_codes";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1@ae96900";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94900";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		msm_mmrm = "/soc/qcom,mmrm";
		icp0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/icp0-all-rd";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		jpeg_dma0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-rd";
		jpeg_enc0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-rd";
		jpeg_dma0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
		jpeg_enc0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
		ipe0_in_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		bps0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-rd";
		ipe0_ref_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		bps0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-wr";
		ipe0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		ife4_rdi_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife4-rdi-all-wr";
		ife3_rdi_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife3-rdi-all-wr";
		ife2_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-pixel-raw-wr";
		ife1_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-pixel-raw-wr";
		ife0_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-pixel-raw-wr";
		ife2_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-all-rd";
		ife1_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-all-rd";
		ife0_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-all-rd";
		ife2_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-linear-pdaf-wr";
		ife1_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-linear-pdaf-wr";
		ife0_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-linear-pdaf-wr";
		ife1_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-ubwc-stats-wr";
		ife0_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-ubwc-stats-wr";
		ife2_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-ubwc-stats-wr";
		level1_nrt0_rd1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-rd1";
		level1_nrt0_wr1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-wr1";
		level1_nrt0_rd0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-rd0";
		level1_nrt0_wr0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-wr0";
		level1_rt0_wr2 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr2";
		level1_rt0_rd0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-rd0";
		level1_rt0_wr1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr1";
		level1_rt0_wr0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr0";
		level2_nrt1_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt1-rd";
		level2_nrt0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-rd";
		level2_nrt0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-wr";
		level2_rt0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-rd";
		level2_rt0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-wr";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_rt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-rt0-rd-wr-sum";
		cam_jpeg_dma = "/soc/qcom,jpegdma";
		cam_jpeg_enc = "/soc/qcom,jpegenc";
		cam_bps = "/soc/qcom,bps";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_a5 = "/soc/qcom,a5";
		cam_vfe_lite1 = "/soc/qcom,ife-lite1";
		cam_csid_lite1 = "/soc/qcom,csid-lite1";
		cam_vfe_lite0 = "/soc/qcom,ife-lite0";
		cam_csid_lite0 = "/soc/qcom,csid-lite0";
		cam_vfe2 = "/soc/qcom,ife2";
		cam_csid2 = "/soc/qcom,csid2";
		cam_vfe1 = "/soc/qcom,ife1";
		cam_csid1 = "/soc/qcom,csid1";
		cam_vfe0 = "/soc/qcom,ife0";
		cam_csid0 = "/soc/qcom,csid0";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		cam_csiphy_tpg14 = "/soc/qcom,tpg14@ac98000";
		cam_csiphy_tpg13 = "/soc/qcom,tpg13@ac97000";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1@ac50000/qcom,i2c_fast_plus_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1@ac50000/qcom,i2c_custom_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1@ac50000/qcom,i2c_fast_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1@ac50000/qcom,i2c_standard_mode";
		cam_cci1 = "/soc/qcom,cci1@ac50000";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0@ac4f000/qcom,i2c_fast_plus_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0@ac4f000/qcom,i2c_custom_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0@ac4f000/qcom,i2c_fast_mode";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0@ac4f000/qcom,i2c_standard_mode";
		cam_cci0 = "/soc/qcom,cci0@ac4f000";
		cam_csiphy4 = "/soc/qcom,csiphy4@ac72000";
		cam_csiphy3 = "/soc/qcom,csiphy3@ac70000";
		cam_csiphy2 = "/soc/qcom,csiphy2@ac6e000";
		cam_csiphy1 = "/soc/qcom,csiphy1@ac6c000";
		cam_csiphy0 = "/soc/qcom,csiphy0@ac6a000";
		cam_sensor_suspend_rst5 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst5";
		cam_sensor_active_rst5 = "/soc/pinctrl@f000000/cam_sensor_active_rst5";
		cam_sensor_suspend_rst4 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst4";
		cam_sensor_active_rst4 = "/soc/pinctrl@f000000/cam_sensor_active_rst4";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		cam_sensor_mclk5_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk5_suspend";
		cam_sensor_mclk5_active = "/soc/pinctrl@f000000/cam_sensor_mclk5_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cci3_suspend = "/soc/pinctrl@f000000/cci3_suspend";
		cci3_active = "/soc/pinctrl@f000000/cci3_active";
		cci2_suspend = "/soc/pinctrl@f000000/cci2_suspend";
		cci2_active = "/soc/pinctrl@f000000/cci2_active";
		cci1_suspend = "/soc/pinctrl@f000000/cci1_suspend";
		cci1_active = "/soc/pinctrl@f000000/cci1_active";
		cci0_suspend = "/soc/pinctrl@f000000/cci0_suspend";
		cci0_active = "/soc/pinctrl@f000000/cci0_active";
		chosen = "/chosen";
		reserved_memory = "/reserved-memory";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		xbl_dtlog_mem = "/reserved-memory/xbl_dtlog_region@80600000";
		xbl_ramdump_mem = "/reserved-memory/xbl_ramdump_region@a6b80000";
		aop_image_mem = "/reserved-memory/aop_image_region@80800000";
		aop_cmd_db_mem = "/reserved-memory/aop_cmd_db_region@80860000";
		aop_config_mem = "/reserved-memory/aop_config_region@80880000";
		tme_crash_dump_mem = "/reserved-memory/tme_crash_dump_region@808a0000";
		tme_log_mem = "/reserved-memory/tme_log_region@808e0000";
		uefi_log_mem = "/reserved-memory/uefi_log_region@808e4000";
		smem_mem = "/reserved-memory/smem_region@80900000";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		cdsp_secure_heap_mem = "/reserved-memory/cdsp_secure_heap_region@80c00000";
		wlan_fw_mem = "/reserved-memory/wlan_fw_region@82a00000";
		camera_mem = "/reserved-memory/camera_region@84e00000";
		wpss_mem = "/reserved-memory/wpss_region@85300000";
		video_mem = "/reserved-memory/video_region@86c00000";
		cdsp_mem = "/reserved-memory/cdsp_region@89b00000";
		ipa_fw_mem = "/reserved-memory/ipa_fw_region@8bb00000";
		ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@8bb10000";
		gpu_microcode_mem = "/reserved-memory/gpu_microcode_region@8bb1a000";
		mpss_mem = "/reserved-memory/mpss_region@8bc00000";
		cvp_mem = "/reserved-memory/cvp_region@9ee00000";
		adsp_mem = "/reserved-memory/adsp_region@9f300000";
		xbl_sc_mem = "/reserved-memory/xbl_sc_region@a6e00000";
		global_sync_mem = "/reserved-memory/global_sync_region@a6f00000";
		cpusys_vm_mem = "/reserved-memory/cpusys_vm_region@e0600000";
		trust_ui_vm_mem = "/reserved-memory/trust_ui_vm_region@e0b00000";
		trust_ui_vm_qrtr = "/reserved-memory/trust_ui_vm_qrtr@e55f3000";
		trust_ui_vm_vblk0_ring = "/reserved-memory/trust_ui_vm_vblk0_ring@e55fc000";
		trust_ui_vm_swiotlb = "/reserved-memory/trust_ui_vm_swiotlb@e5600000";
		tz_stat_mem = "/reserved-memory/tz_stat_region@e8800000";
		tags_mem = "/reserved-memory/tags_region@e8900000";
		qtee_mem = "/reserved-memory/qtee_region@e9b00000";
		trusted_apps_mem = "/reserved-memory/trusted_apps_region@ea000000";
		system_cma = "/reserved-memory/linux,cma";
		ramoops_mem = "/reserved-memory/ramoops_region";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		demura_heap_memory = "/reserved-memory/demura_heap_region";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		cdsp_cvp_mem = "/reserved-memory/cdsp_cvp_region";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		adsp_mem_heap = "/reserved-memory/adsp_heap_region";
		sdsp_mem = "/reserved-memory/sdsp_region";
		user_contig_mem = "/reserved-memory/user_contig_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		dump_mem = "/reserved-memory/mem_dump_region";
		aliases = "/aliases";
		sram = "/sram@17D09400";
		cpu_scp_lpri = "/sram@17D09400/scp-shmem@0";
		firmware = "/firmware";
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		LITTLE_CPU_OFF = "/idle-states/silver-c3";
		LITTLE_CPU_RAIL_OFF = "/idle-states/silver-c4";
		BIG_CPU_OFF = "/idle-states/gold-c3";
		BIG_CPU_RAIL_OFF = "/idle-states/gold-c4";
		CLUSTER_OFF = "/idle-states/cluster-d4";
		CX_RET = "/idle-states/cx-ret";
		APSS_OFF = "/idle-states/cluster-e3";
		soc = "/soc";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		CPU_PD4 = "/soc/psci/cpu-pd4";
		CPU_PD5 = "/soc/psci/cpu-pd5";
		CPU_PD6 = "/soc/psci/cpu-pd6";
		CPU_PD7 = "/soc/psci/cpu-pd7";
		CLUSTER_PD = "/soc/psci/cluster-pd";
		slimbam = "/soc/bamdma@3304000";
		slim_msm = "/soc/slim@3340000";
		slimbus = "/soc/slim@3340000/ngd@1/btfmslim-driver";
		bluetooth = "/soc/bt_wcn6x5x";
		intc = "/soc/interrupt-controller@17100000";
		gic_its = "/soc/interrupt-controller@17100000/msi-controller@17140000";
		tlmm = "/soc/pinctrl@f000000";
		qupv3_se5_2uart_pins = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins";
		qupv3_se5_2uart_active = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins/qupv3_se5_2uart_active";
		qupv3_se5_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins/qupv3_se5_2uart_sleep";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_4uart_pins = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins";
		qupv3_se7_default_cts = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_default_cts";
		qupv3_se7_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_default_rtsrx";
		qupv3_se7_default_tx = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_default_tx";
		qupv3_se7_cts = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_cts";
		qupv3_se7_rts = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_rts";
		qupv3_se7_tx = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_tx";
		qupv3_se7_rx_wake = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_rx_wake";
		qupv3_se7_rx_active = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_rx_active";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd_reset_active = "/soc/pinctrl@f000000/wcd_reset_active";
		wcd_reset_sleep = "/soc/pinctrl@f000000/wcd_reset_sleep";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		wdog = "/soc/qcom,wdt@17410000";
		arch_timer = "/soc/timer";
		apps_rsc = "/soc/rsc@17a00000";
		rpmhcc = "/soc/rsc@17a00000/qcom,rpmhclk";
		apps_bcm_voter = "/soc/rsc@17a00000/bcm_voter";
		dcvs_fp = "/soc/rsc@17a00000/qcom,dcvs-fp";
		L1B = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm7325-l1";
		pm7325_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm7325-l1";
		L2B = "/soc/rsc@17a00000/rpmh-regulator-ldob2/regulator-pm7325-l2";
		pm7325_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldob2/regulator-pm7325-l2";
		L3B = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm7325-l3";
		pm7325_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm7325-l3";
		VDD_LPI_MX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm7325-l4-level";
		L4B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm7325-l4-level";
		pm7325_l4_level = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm7325-l4-level";
		VDD_LPI_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm7325-l5-level";
		L5B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm7325-l5-level";
		pm7325_l5_level = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm7325-l5-level";
		L6B = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm7325-l6";
		pm7325_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm7325-l6";
		L6B_AO = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm7325-l6-ao";
		pm7325_l6_ao = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm7325-l6-ao";
		L7B = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm7325-l7";
		pm7325_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm7325-l7";
		L8B = "/soc/rsc@17a00000/rpmh-regulator-ldob8/regulator-pm7325-l8";
		pm7325_l8 = "/soc/rsc@17a00000/rpmh-regulator-ldob8/regulator-pm7325-l8";
		L9B = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm7325-l9";
		pm7325_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm7325-l9";
		L11B = "/soc/rsc@17a00000/rpmh-regulator-ldob11/regulator-pm7325-l11";
		pm7325_l11 = "/soc/rsc@17a00000/rpmh-regulator-ldob11/regulator-pm7325-l11";
		L12B = "/soc/rsc@17a00000/rpmh-regulator-ldob12/regulator-pm7325-l12";
		pm7325_l12 = "/soc/rsc@17a00000/rpmh-regulator-ldob12/regulator-pm7325-l12";
		L13B = "/soc/rsc@17a00000/rpmh-regulator-ldob13/regulator-pm7325-l13";
		pm7325_l13 = "/soc/rsc@17a00000/rpmh-regulator-ldob13/regulator-pm7325-l13";
		L14B = "/soc/rsc@17a00000/rpmh-regulator-ldob14/regulator-pm7325-l14";
		pm7325_l14 = "/soc/rsc@17a00000/rpmh-regulator-ldob14/regulator-pm7325-l14";
		L15B = "/soc/rsc@17a00000/rpmh-regulator-ldob15/regulator-pm7325-l15";
		pm7325_l15 = "/soc/rsc@17a00000/rpmh-regulator-ldob15/regulator-pm7325-l15";
		L16B = "/soc/rsc@17a00000/rpmh-regulator-ldob16/regulator-pm7325-l16";
		pm7325_l16 = "/soc/rsc@17a00000/rpmh-regulator-ldob16/regulator-pm7325-l16";
		L17B = "/soc/rsc@17a00000/rpmh-regulator-ldob17/regulator-pm7325-l17";
		pm7325_l17 = "/soc/rsc@17a00000/rpmh-regulator-ldob17/regulator-pm7325-l17";
		L18B = "/soc/rsc@17a00000/rpmh-regulator-ldob18/regulator-pm7325-l18";
		pm7325_l18 = "/soc/rsc@17a00000/rpmh-regulator-ldob18/regulator-pm7325-l18";
		L19B = "/soc/rsc@17a00000/rpmh-regulator-ldob19/regulator-pm7325-l19";
		pm7325_l19 = "/soc/rsc@17a00000/rpmh-regulator-ldob19/regulator-pm7325-l19";
		S1B = "/soc/rsc@17a00000/rpmh-regulator-smpb1/regulator-pm7325-s1";
		pm7325_s1 = "/soc/rsc@17a00000/rpmh-regulator-smpb1/regulator-pm7325-s1";
		VDD_EBI_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm7325-s2-level";
		S2B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm7325-s2-level";
		pm7325_s2_level = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm7325-s2-level";
		S7B = "/soc/rsc@17a00000/rpmh-regulator-smpb7/regulator-pm7325-s7";
		pm7325_s7 = "/soc/rsc@17a00000/rpmh-regulator-smpb7/regulator-pm7325-s7";
		S8B = "/soc/rsc@17a00000/rpmh-regulator-smpb8/regulator-pm7325-s8";
		pm7325_s8 = "/soc/rsc@17a00000/rpmh-regulator-smpb8/regulator-pm7325-s8";
		BOB = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		pm8350c_bob = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		BOB_AO = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob-ao";
		pm8350c_bob_ao = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob-ao";
		L1C = "/soc/rsc@17a00000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		pm8350c_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		L2C = "/soc/rsc@17a00000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		pm8350c_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		L3C = "/soc/rsc@17a00000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		pm8350c_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		L4C = "/soc/rsc@17a00000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		pm8350c_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		L5C = "/soc/rsc@17a00000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		pm8350c_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		L6C = "/soc/rsc@17a00000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		pm8350c_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		L7C = "/soc/rsc@17a00000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		pm8350c_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		L8C = "/soc/rsc@17a00000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		pm8350c_l8 = "/soc/rsc@17a00000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		L9C = "/soc/rsc@17a00000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		pm8350c_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		L10C = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		pm8350c_l10 = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		L10C_AO = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-ao";
		pm8350c_l10_ao = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-ao";
		L11C = "/soc/rsc@17a00000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		pm8350c_l11 = "/soc/rsc@17a00000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		L12C = "/soc/rsc@17a00000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		pm8350c_l12 = "/soc/rsc@17a00000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		L13C = "/soc/rsc@17a00000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		pm8350c_l13 = "/soc/rsc@17a00000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		S1C = "/soc/rsc@17a00000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		pm8350c_s1 = "/soc/rsc@17a00000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		VDD_GFX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350c-s2-level";
		S2C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350c-s2-level";
		pm8350c_s2_level = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350c-s2-level";
		VDD_MXC_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-level";
		S4C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-level";
		pm8350c_s4_level = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-level";
		VDD_MXC_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-level-ao";
		S4C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-level-ao";
		pm8350c_s4_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-level-ao";
		VDD_MXC_MMCX_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-mmcx-voter-level";
		VDD_MXC_MM_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-mmcx-voter-level";
		VDD_MM_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-mmcx-voter-level";
		VDD_MXC_GFX_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-gfx-voter-level";
		VDD_GFX_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-gfx-voter-level";
		VDD_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-level";
		S8C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-level";
		pm8350c_s8_level = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-level-ao";
		S8C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-level-ao";
		pm8350c_s8_level_ao = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-level-ao";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-mmcx-sup-level";
		S5C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level";
		VDD_CAM_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level";
		VDD_MMCX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level";
		VDD_MM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level";
		pm8350c_s5_level = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level-ao";
		VDD_MM_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level-ao";
		S5C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level-ao";
		pm8350c_s5_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level-ao";
		VDD_MODEM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s6-level";
		S6C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s6-level";
		pm8350c_s6_level = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s6-level";
		VDD_MXA_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level";
		S10C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level";
		pm8350c_s10_level = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level";
		VDD_MXA_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level-ao";
		S10C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level-ao";
		pm8350c_s10_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level-ao";
		L2E = "/soc/rsc@17a00000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		pmr735a_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		L3E = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		pmr735a_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		L4E = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		pmr735a_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		L5E = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		pmr735a_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		L6E = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		pmr735a_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		S1K = "/soc/rsc@17a00000/rpmh-regulator-smpk1/regulator-pmg1110-s1";
		pmg1110_s1 = "/soc/rsc@17a00000/rpmh-regulator-smpk1/regulator-pmg1110-s1";
		disp_rsc = "/soc/rsc@af20000";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		pdc = "/soc/interrupt-controller@b220000";
		memtimer = "/soc/timer@17420000";
		rimps = "/soc/qcom,rimps@17400000";
		scmi = "/soc/qcom,scmi";
		scmi_plh = "/soc/qcom,scmi/protocol@81";
		scmi_gplaf = "/soc/qcom,scmi/protocol@85";
		scmi_c1dcvs = "/soc/qcom,scmi/protocol@87";
		rimps_log = "/soc/qcom,rimps_log@17d09c00";
		ipcc_mproc = "/soc/qcom,ipcc@ed18000";
		tcsr = "/soc/syscon@1fc0000";
		xo_board = "/soc/clocks/xo_board";
		sleep_clk = "/soc/clocks/sleep_clk";
		pcie_0_pipe_clk = "/soc/clocks/pcie_0_pipe_clk";
		ufs_phy_rx_symbol_0_clk = "/soc/clocks/ufs_phy_rx_symbol_0_clk";
		ufs_phy_rx_symbol_1_clk = "/soc/clocks/ufs_phy_rx_symbol_1_clk";
		ufs_phy_tx_symbol_0_clk = "/soc/clocks/ufs_phy_tx_symbol_0_clk";
		usb3_phy_wrapper_gcc_usb30_pipe_clk = "/soc/clocks/usb3_phy_wrapper_gcc_usb30_pipe_clk";
		camcc = "/soc/clock-controller@ad00000";
		dispcc = "/soc/clock-controller@af00000";
		gcc = "/soc/clock-controller@100000";
		gpucc = "/soc/clock-controller@3d90000";
		videocc = "/soc/clock-controller@aaf0000";
		llcc_pmu = "/soc/llcc-pmu@19095000";
		qcom_pmu = "/soc/qcom,pmu";
		ddr_freq_table = "/soc/ddr-freq-table";
		llcc_freq_table = "/soc/llcc-freq-table";
		ddrqos_freq_table = "/soc/ddrqos-freq-table";
		qcom_dcvs = "/soc/qcom,dcvs";
		qcom_l3_dcvs_hw = "/soc/qcom,dcvs/l3";
		l3_dcvs_sp = "/soc/qcom,dcvs/l3/sp";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		ddr_dcvs_fp = "/soc/qcom,dcvs/ddr/fp";
		qcom_llcc_dcvs_hw = "/soc/qcom,dcvs/llcc";
		llcc_dcvs_sp = "/soc/qcom,dcvs/llcc/sp";
		llcc_dcvs_fp = "/soc/qcom,dcvs/llcc/fp";
		qcom_ddrqos_dcvs_hw = "/soc/qcom,dcvs/ddrqos";
		ddrqos_dcvs_sp = "/soc/qcom,dcvs/ddrqos/sp";
		qcom_memlat = "/soc/qcom,memlat";
		ddrqos_gold_lat = "/soc/qcom,memlat/ddrqos/gold";
		ddrqos_prime_latfloor = "/soc/qcom,memlat/ddrqos/prime-latfloor";
		bwmon_llcc = "/soc/qcom,bwmon-llcc@190b6400";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@19091000";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		apsscc = "/soc/syscon@17a80000";
		mccc = "/soc/syscon@190ba000";
		debugcc = "/soc/debug-clock-controller@0";
		cpu_pmu = "/soc/cpu-pmu";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		logbuf = "/soc/qcom,logbuf-vendor-hooks";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		qcom_tzlog = "/soc/tz-log@146AA720";
		qcom_qseecom = "/soc/qseecom@c1700000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_rng = "/soc/qrng@10c3000";
		smem = "/soc/qcom,smem";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		wpss_smp2p_out = "/soc/qcom,smp2p-wpss/master-kernel";
		wpss_smp2p_in = "/soc/qcom,smp2p-wpss/slave-kernel";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-1-in";
		smp2p_wlan_1_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-1-out";
		smp2p_wlan_2_in = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-2-in";
		smp2p_wlan_2_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-2-out";
		smp2p_wlan_3_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-3-out";
		aoss_qmp = "/soc/power-controller@c300000";
		qmp_aop = "/soc/qcom,qmp-aop";
		qmp_tme = "/soc/qcom,qmp-tme";
		adsp_pas = "/soc/remoteproc-adsp@03000000";
		glink_edge = "/soc/remoteproc-adsp@03000000/glink-edge";
		cdsp_pas = "/soc/remoteproc-cdsp@32300000";
		msm_cdsp_rm = "/soc/remoteproc-cdsp@32300000/glink-edge/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		modem_pas = "/soc/remoteproc-mss@04080000";
		wpss_pas = "/soc/remoteproc-wpss@08a00000";
		icnss2 = "/soc/qcom,wcn6750";
		icnss_cdev_apss = "/soc/qcom,wcn6750/qcom,icnss_cdev1";
		icnss_cdev_wpss = "/soc/qcom,wcn6750/qcom,icnss_cdev2";
		eud = "/soc/qcom,msm-eud@88e0000";
		clk_virt = "/soc/interconnect@0";
		mc_virt = "/soc/interconnect@1";
		config_noc = "/soc/interconnect@1500000";
		system_noc = "/soc/interconnect@1680000";
		pcie_noc = "/soc/interconnect@16c0000";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		mmss_noc = "/soc/interconnect@1740000";
		gem_noc = "/soc/interconnect@19100000";
		nsp_noc = "/soc/interconnect@320C0000";
		lpass_ag_noc = "/soc/interconnect@3c40000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		sdhc_2 = "/soc/sdhci@8804000";
		ufshc_mem = "/soc/ufshc@1d84000";
		thermal_zones = "/soc/thermal-zones";
		cpu4_emerg0 = "/soc/thermal-zones/cpu-1-0/trips/cpu4-emerg0-cfg";
		cpu4_emerg1 = "/soc/thermal-zones/cpu-1-1/trips/cpu4-emerg1-cfg";
		cpu5_emerg0 = "/soc/thermal-zones/cpu-1-2/trips/cpu5-emerg0-cfg";
		cpu5_emerg1 = "/soc/thermal-zones/cpu-1-3/trips/cpu5-emerg1-cfg";
		cpu6_emerg0 = "/soc/thermal-zones/cpu-1-4/trips/cpu6-emerg0-cfg";
		cpu6_emerg1 = "/soc/thermal-zones/cpu-1-5/trips/cpu6-emerg1-cfg";
		cpu7_emerg0 = "/soc/thermal-zones/cpu-1-6/trips/cpu7-emerg0-cfg";
		cpu7_emerg1 = "/soc/thermal-zones/cpu-1-7/trips/cpu7-emerg1-cfg";
		gpu0_tj_cfg = "/soc/thermal-zones/gpuss-0/trips/tj_cfg";
		gpu0_fail_safe1 = "/soc/thermal-zones/gpuss-0/trips/fail_safe1";
		gpu0_fail_safe2 = "/soc/thermal-zones/gpuss-0/trips/fail_safe2";
		gpu1_tj_cfg = "/soc/thermal-zones/gpuss-1/trips/tj_cfg";
		gpu1_fail_safe1 = "/soc/thermal-zones/gpuss-1/trips/fail_safe1";
		gpu1_fail_safe2 = "/soc/thermal-zones/gpuss-1/trips/fail_safe2";
		camera0_fail_safe1 = "/soc/thermal-zones/camera-0/trips/fail_safe1";
		camera0_fail_safe2 = "/soc/thermal-zones/camera-0/trips/fail_safe2";
		camera1_fail_safe1 = "/soc/thermal-zones/camera-1/trips/fail_safe1";
		camera1_fail_safe2 = "/soc/thermal-zones/camera-1/trips/fail_safe2";
		cpu0_emerg = "/soc/thermal-zones/cpu-0-0/trips/cpu0-emerg-cfg";
		cpu1_emerg = "/soc/thermal-zones/cpu-0-1/trips/cpu1-emerg-cfg";
		cpu2_emerg = "/soc/thermal-zones/cpu-0-2/trips/cpu2-emerg-cfg";
		cpu3_emerg = "/soc/thermal-zones/cpu-0-3/trips/cpu3-emerg-cfg";
		nspss_0_config = "/soc/thermal-zones/nspss-0/trips/junction-config";
		nspss0_fail_safe1 = "/soc/thermal-zones/nspss-0/trips/fail_safe1";
		nspss0_fail_safe2 = "/soc/thermal-zones/nspss-0/trips/fail_safe2";
		nspss_1_config = "/soc/thermal-zones/nspss-1/trips/junction-config";
		nspss1_fail_safe1 = "/soc/thermal-zones/nspss-1/trips/fail_safe1";
		nspss1_fail_safe2 = "/soc/thermal-zones/nspss-1/trips/fail_safe2";
		nspss_2_config = "/soc/thermal-zones/nspss-2/trips/junction-config";
		nspss2_fail_safe1 = "/soc/thermal-zones/nspss-2/trips/fail_safe1";
		nspss2_fail_safe2 = "/soc/thermal-zones/nspss-2/trips/fail_safe2";
		video_fail_safe1 = "/soc/thermal-zones/video/trips/fail_safe1";
		video_fail_safe2 = "/soc/thermal-zones/video/trips/fail_safe2";
		ddr_config0 = "/soc/thermal-zones/ddr/trips/ddr0-config";
		mdmss0_fail_safe1 = "/soc/thermal-zones/mdmss-0/trips/fail_safe1";
		mdmss0_fail_safe2 = "/soc/thermal-zones/mdmss-0/trips/fail_safe2";
		mdmss1_fail_safe1 = "/soc/thermal-zones/mdmss-1/trips/fail_safe1";
		mdmss1_fail_safe2 = "/soc/thermal-zones/mdmss-1/trips/fail_safe2";
		mdmss2_fail_safe1 = "/soc/thermal-zones/mdmss-2/trips/fail_safe1";
		mdmss2_fail_safe2 = "/soc/thermal-zones/mdmss-2/trips/fail_safe2";
		mdmss3_fail_safe1 = "/soc/thermal-zones/mdmss-3/trips/fail_safe1";
		mdmss3_fail_safe2 = "/soc/thermal-zones/mdmss-3/trips/fail_safe2";
		trust_ui_vm = "/soc/qcom,trust_ui_vm@e55fc000";
		qfprom = "/soc/qfprom@221c8000";
		adsp_variant = "/soc/qfprom@221c8000/adsp_variant@114";
		feat_conf12 = "/soc/qfprom@221c8000/feat_conf12@0130";
		feat_conf13 = "/soc/qfprom@221c8000/feat_conf13@0134";
		gpu_speed_bin = "/soc/qfprom@221c8000/gpu_speed_bin@119";
		gpu_gaming_bin = "/soc/qfprom@221c8000/gpu_gaming_bin@130";
		gpu_model_bin = "/soc/qfprom@221c8000/gpu_model_bin@119";
		qfprom_sys = "/soc/qfprom@0";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		spmi_bus = "/soc/qcom,spmi@c42d000";
		spmi0_bus = "/soc/qcom,spmi@c42d000";
		spmi1_bus = "/soc/qcom,spmi@c432000";
		spmi0_debug_bus = "/soc/qcom,spmi-debug@10b14000";
		pmr735a_debug = "/soc/qcom,spmi-debug@10b14000/qcom,pmr735a-debug@4";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		ucsi = "/soc/qcom,pmic_glink/qcom,ucsi";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		ipa_hw = "/soc/qcom,ipa@3e00000";
		ipa_smmu_ap = "/soc/qcom,ipa@3e00000/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/qcom,ipa@3e00000/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/qcom,ipa@3e00000/ipa_smmu_uc";
		ipa_smmu_11ad = "/soc/qcom,ipa@3e00000/ipa_smmu_11ad";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		qupv3_se5_2uart = "/soc/qcom,qup_uart@994000";
		qupv3_se1_i2c = "/soc/i2c@984000";
		qupv3_se1_spi = "/soc/spi@984000";
		qupv3_se3_i2c = "/soc/i2c@98c000";
		qupv3_se3_spi = "/soc/spi@98c000";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se0_spi = "/soc/spi@980000";
		qupv3_se2_i2c = "/soc/i2c@988000";
		fsa4480 = "/soc/i2c@988000/fsa4480@42";
		qupv3_se2_spi = "/soc/spi@988000";
		qupv3_se4_i2c = "/soc/i2c@990000";
		qupv3_se4_spi = "/soc/spi@990000";
		qupv3_se6_i2c = "/soc/i2c@998000";
		qupv3_se6_spi = "/soc/spi@998000";
		qupv3_se7_4uart = "/soc/qcom,qup_uart@99c000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		qupv3_se13_spi = "/soc/spi@a94000";
		qupv3_se14_i2c = "/soc/i2c@a98000";
		qupv3_se14_spi = "/soc/spi@a98000";
		dcc = "/soc/dcc_v2@100ff000";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm_lpass_lpi";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm_lpass_lpi/out-ports/port/endpoint";
		tpdm_lpass = "/soc/tpdm@10844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@10844000/out-ports/port/endpoint";
		tpdm_dl_lpass0 = "/soc/tpdm@10c48000";
		tpdm_dl_lpass_0_out_tpda_dl_lpass_27 = "/soc/tpdm@10c48000/out-ports/port/endpoint";
		tpdm_dl_lpass1 = "/soc/tpdm@10c49000";
		tpdm_dl_lpass_1_out_tpda_dl_lpass_28 = "/soc/tpdm@10c49000/out-ports/port/endpoint";
		lpass_stm = "/soc/lpass_stm";
		lpass_stm_out_funnel_lpass_lpi = "/soc/lpass_stm/out-ports/port/endpoint";
		tpdm_swao_prio_0 = "/soc/tpdm@10b09000";
		tpdm_swao_prio_0_out_tpda_aoss_0 = "/soc/tpdm@10b09000/out-ports/port/endpoint";
		tpdm_swao_prio_1 = "/soc/tpdm@10b0a000";
		tpdm_swao_prio_1_out_tpda_aoss_1 = "/soc/tpdm@10b0a000/out-ports/port/endpoint";
		tpdm_swao_prio_2 = "/soc/tpdm@10b0b000";
		tpdm_swao_prio_2_out_tpda_aoss_2 = "/soc/tpdm@10b0b000/out-ports/port/endpoint";
		tpdm_swao_prio_3 = "/soc/tpdm@10b0c000";
		tpdm_swao_prio_3_out_tpda_aoss_3 = "/soc/tpdm@10b0c000/out-ports/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@10b0d000";
		tpdm_swao_out_tpda_aoss_4 = "/soc/tpdm@10b0d000/out-ports/port/endpoint";
		tpdm_ddr_ch01 = "/soc/tpdm@10d20000";
		tpdm_ddr_ch01_out_funnel_ddr_ch01 = "/soc/tpdm@10d20000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@10d00000";
		tpdm_ddr_dl0_out_funnel_ddr_dl0 = "/soc/tpdm@10d00000/out-ports/port/endpoint";
		tpdm_shrm = "/soc/tpdm@10d01000";
		tpdm_shrm_out_funnel_ddr_dl0 = "/soc/tpdm@10d01000/out-ports/port/endpoint";
		tpdm_video = "/soc/tpdm@10830000";
		tpdm_video_out_funnel_video = "/soc/tpdm@10830000/out-ports/port/endpoint";
		tpdm_mdss = "/soc/tpdm@10c60000";
		tpdm_mdss_out_tpda_dl_center_2 = "/soc/tpdm@10c60000/out-ports/port/endpoint";
		tpdm_turing = "/soc/tpdm@10980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@10980000/out-ports/port/endpoint";
		tpdm_turing_llm = "/soc/tpdm_turing_llm";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm_turing_llm/out-ports/port/endpoint";
		tpdm_gpu = "/soc/tpdm@10900000";
		tpdm_gpu_out_funnel_gfx_dl = "/soc/tpdm@10900000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@10841000";
		tpdm_prng_out_tpda_dl_center_19 = "/soc/tpdm@10841000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@109d0000";
		tpdm_qm_out_tpda_dl_center_20 = "/soc/tpdm@109d0000/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@1082c000";
		tpdm_gcc_out_tpda_dl_center_21 = "/soc/tpdm@1082c000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@10840000";
		tpdm_vsense_out_tpda_dl_center_22 = "/soc/tpdm@10840000/out-ports/port/endpoint";
		tpdm_sdcc = "/soc/tpdm@10c20000";
		tpdm_sdcc_out_tpda_dl_center_23 = "/soc/tpdm@10c20000/out-ports/port/endpoint";
		tpdm_ipa = "/soc/tpdm@10c22000";
		tpdm_ipa_out_tpda_dl_center_24 = "/soc/tpdm@10c22000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@10850000";
		tpdm_pimem_out_tpda_dl_center_25 = "/soc/tpdm@10850000/out-ports/port/endpoint";
		tpdm_dlct = "/soc/tpdm@10c28000";
		tpdm_dlct_out_tpda_dl_center_26 = "/soc/tpdm@10c28000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@10c29000";
		tpdm_ipcc_out_tpda_dl_center_27 = "/soc/tpdm@10c29000/out-ports/port/endpoint";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@1000f000";
		tpdm_spdm_out_tpda_qdss_1 = "/soc/tpdm@1000f000/out-ports/port/endpoint";
		stm = "/soc/stm@10002000";
		stm_out_funnel_in0 = "/soc/stm@10002000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@10003000";
		tpdm_dcc_out_tpda_qdss_0 = "/soc/tpdm@10003000/out-ports/port/endpoint";
		turing_etm0 = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing_dup = "/soc/turing_etm0/out-ports/port/endpoint";
		tpdm_dl_south = "/soc/tpdm@109c0000";
		tpdm_dl_south_out_funnel_dl_center_1 = "/soc/tpdm@109c0000/out-ports/port/endpoint";
		tpdm_rdpm = "/soc/tpdm@10c38000";
		tpdm_rdpm_out_funnel_dl_center_1 = "/soc/tpdm@10c38000/out-ports/port/endpoint";
		tpdm_rdpm_mx = "/soc/tpdm@10c39000";
		tpdm_rdpm_mx_out_funnel_dl_center_1 = "/soc/tpdm@10c39000/out-ports/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@10ac0000";
		tpdm_dl_north_out_tpda_dl_north_10 = "/soc/tpdm@10ac0000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@138a0000";
		tpdm_llm_silver_out_tpda_apss_0 = "/soc/tpdm@138a0000/out-ports/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@138b0000";
		tpdm_llm_gold_out_tpda_apss_1 = "/soc/tpdm@138b0000/out-ports/port/endpoint";
		tpdm_apss_llm = "/soc/tpdm@138c0000";
		tpdm_apss_llm_out_tpda_apss_2 = "/soc/tpdm@138c0000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@13860000";
		tpdm_apss0_out_tpda_apss_3 = "/soc/tpdm@13860000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@13861000";
		tpdm_apps1_out_tpda_apss_4 = "/soc/tpdm@13861000/out-ports/port/endpoint";
		tpdm_modem_0 = "/soc/tpdm@10800000";
		tpdm_modem_0_out_tpda_modem_0 = "/soc/tpdm@10800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@10801000";
		tpdm_modem_1_out_tpda_modem_1 = "/soc/tpdm@10801000/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6_dup = "/soc/modem_etm0/out-ports/port/endpoint";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		modem_diag = "/soc/modem_diag";
		modem_diag_out_funnel_modem_q6 = "/soc/modem_diag/out-ports/port/endpoint";
		tpdm_tmess_prng = "/soc/tpdm@10cc9000";
		tpdm_tmess_prng_out_tpda_tmess_0 = "/soc/tpdm@10cc9000/out-ports/port/endpoint";
		tpdm_tmess_0 = "/soc/tpdm@10cc1000";
		tpdm_tmess_0_out_tpda_tmess_1 = "/soc/tpdm@10cc1000/out-ports/port/endpoint";
		tpdm_tmess_1 = "/soc/tpdm@10cc0000";
		tpdm_tmess_1_out_tpda_tmess_2 = "/soc/tpdm@10cc0000/out-ports/port/endpoint";
		tpdm_wpss = "/soc/tpdm@10c70000";
		tpdm_wpss_out_funnel_wpss = "/soc/tpdm@10c70000/out-ports/port/endpoint";
		tpdm_wpss1 = "/soc/tpdm@10c71000";
		tpdm_wpss_1_out_funnel_wpss = "/soc/tpdm@10c71000/out-ports/port/endpoint";
		wpss_etm = "/soc/wpss_etm0";
		wpss_etm0_out_funnel_wpss = "/soc/wpss_etm0/out-ports/port/endpoint";
		funnel_wpss = "/soc/funnel@10c73000";
		funnel_wpss_in_tpdm_wpss = "/soc/funnel@10c73000/in-ports/port@0/endpoint";
		funnel_wpss_in_tpdm_wpss_1 = "/soc/funnel@10c73000/in-ports/port@1/endpoint";
		funnel_wpss_in_wpss_etm0 = "/soc/funnel@10c73000/in-ports/port@2/endpoint";
		funnel_wpss_out_tpda_dl_north_0 = "/soc/funnel@10c73000/out-ports/port@0/endpoint";
		funnel_wpss_out_tpda_dl_north_1 = "/soc/funnel@10c73000/out-ports/port@1/endpoint";
		funnel_wpss_out_funnel_dl_north = "/soc/funnel@10c73000/out-ports/port@2/endpoint";
		funnel_lpass_lpi = "/soc/funnel@10b44000";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@10b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_lpass_stm = "/soc/funnel@10b44000/in-ports/port@1/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@10b44000/in-ports/port@5/endpoint";
		funnel_lpass_lpi_out_funnel_aoss = "/soc/funnel@10b44000/out-ports/port/endpoint";
		funnel_gfx_dl = "/soc/funnel@10902000";
		funnel_gfx_dl_in_tpdm_gpu = "/soc/funnel@10902000/in-ports/port/endpoint";
		funnel_gfx_dl_out_tpda_dl_north_7 = "/soc/funnel@10902000/out-ports/port/endpoint";
		funnel_video = "/soc/funnel@10832000";
		funnel_video_in_tpdm_video = "/soc/funnel@10832000/in-ports/port/endpoint";
		funnel_video_out_tpda_dl_lpass_0 = "/soc/funnel@10832000/out-ports/port/endpoint";
		funnel_lpass = "/soc/funnel@10846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@10846000/in-ports/port/endpoint";
		funnel_lpass_out_tpda_dl_lpass_2 = "/soc/funnel@10846000/out-ports/port/endpoint";
		funnel_ddr_ch01 = "/soc/funnel@10d22000";
		funnel_ddr_ch01_in_tpdm_ddr_ch01 = "/soc/funnel@10d22000/in-ports/port/endpoint";
		funnel_ddr_ch01_out_funnel_ddr_dl0 = "/soc/funnel@10d22000/out-ports/port/endpoint";
		funnel_ddr_dl0 = "/soc/funnel@10d05000";
		funnel_ddr_dl0_in_funnel_ddr_ch01 = "/soc/funnel@10d05000/in-ports/port@0/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0 = "/soc/funnel@10d05000/in-ports/port@2/endpoint";
		funnel_ddr_dl0_in_tpdm_shrm = "/soc/funnel@10d05000/in-ports/port@3/endpoint";
		funnel_ddr_dl0_out_tpda_dl_north_2 = "/soc/funnel@10d05000/out-ports/port@0/endpoint";
		funnel_ddr_dl0_out_tpda_dl_north_4 = "/soc/funnel@10d05000/out-ports/port@1/endpoint";
		funnel_ddr_dl0_out_tpda_dl_north_5 = "/soc/funnel@10d05000/out-ports/port@2/endpoint";
		funnel_turing_dup = "/soc/funnel@10986000";
		funnel_turing_dup_in_turing_etm0 = "/soc/funnel@10986000/in-ports/port@3/endpoint";
		funnel_turing_dup_out_funnel_turing = "/soc/funnel@10986000/out-ports/port/endpoint";
		funnel_turing = "/soc/funnel@10985000";
		funnel_turing_in_tpdm_turing = "/soc/funnel@10985000/in-ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@10985000/in-ports/port@1/endpoint";
		funnel_turing_in_funnel_turing_dup = "/soc/funnel@10985000/in-ports/port@4/endpoint";
		funnel_turing_out_tpda_dl_center_15 = "/soc/funnel@10985000/out-ports/port@0/endpoint";
		funnel_turing_out_tpda_dl_center_16 = "/soc/funnel@10985000/out-ports/port@1/endpoint";
		funnel_turing_out_funnel_dl_center = "/soc/funnel@10985000/out-ports/port@2/endpoint";
		funnel_dl_center_1 = "/soc/funnel@10c3a000";
		funnel_dl_center_1_in_tpdm_dl_south = "/soc/funnel@10c3a000/in-ports/port@0/endpoint";
		funnel_dl_center_1_in_tpdm_rdpm = "/soc/funnel@10c3a000/in-ports/port@1/endpoint";
		funnel_dl_center_1_in_tpdm_rdpm_mx = "/soc/funnel@10c3a000/in-ports/port@2/endpoint";
		funnel_dl_center_1_out_tpda_dl_center_10 = "/soc/funnel@10c3a000/out-ports/port@0/endpoint";
		funnel_dl_center_1_out_tpda_dl_center_11 = "/soc/funnel@10c3a000/out-ports/port@1/endpoint";
		funnel_dl_center_1_out_tpda_dl_center_9 = "/soc/funnel@10c3a000/out-ports/port@2/endpoint";
		tpda_tmess = "/soc/tpda@10cc7000";
		tpda_tmess_0_in_tpdm_tmess_prng = "/soc/tpda@10cc7000/in-ports/port@0/endpoint";
		tpda_tmess_1_in_tpdm_tmess_0 = "/soc/tpda@10cc7000/in-ports/port@1/endpoint";
		tpda_tmess_2_in_tpdm_tmess_1 = "/soc/tpda@10cc7000/in-ports/port@2/endpoint";
		tpda_tmess_out_funnel_tmess = "/soc/tpda@10cc7000/out-ports/port/endpoint";
		funnel_tmess = "/soc/funnel@10cc8000";
		funnel_tmess_in_tpda_tmess = "/soc/funnel@10cc8000/in-ports/port/endpoint";
		funnel_tmess_out_funnel_in0 = "/soc/funnel@10cc8000/out-ports/port/endpoint";
		tpda_dl_north = "/soc/tpda@10ac5000";
		tpda_dl_north_0_in_funnel_wpss = "/soc/tpda@10ac5000/in-ports/port@0/endpoint";
		tpda_dl_north_1_in_funnel_wpss = "/soc/tpda@10ac5000/in-ports/port@1/endpoint";
		tpda_dl_north_2_in_funnel_ddr_dl0 = "/soc/tpda@10ac5000/in-ports/port@2/endpoint";
		tpda_dl_north_4_in_funnel_ddr_dl0 = "/soc/tpda@10ac5000/in-ports/port@4/endpoint";
		tpda_dl_north_5_in_funnel_ddr_dl0 = "/soc/tpda@10ac5000/in-ports/port@5/endpoint";
		tpda_dl_north_7_in_funnel_gfx_dl = "/soc/tpda@10ac5000/in-ports/port@7/endpoint";
		tpda_dl_north_10_in_tpdm_dl_north = "/soc/tpda@10ac5000/in-ports/port@10/endpoint";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@10ac5000/out-ports/port/endpoint";
		funnel_dl_north = "/soc/funnel@10ac6000";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@10ac6000/in-ports/port@0/endpoint";
		funnel_dl_north_in_funnel_wpss = "/soc/funnel@10ac6000/in-ports/port@1/endpoint";
		funnel_dl_north_in_funnel_apss = "/soc/funnel@10ac6000/in-ports/port@5/endpoint";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@10ac6000/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@10803000";
		tpda_modem_0_in_tpdm_modem_0 = "/soc/tpda@10803000/in-ports/port@0/endpoint";
		tpda_modem_1_in_tpdm_modem_1 = "/soc/tpda@10803000/in-ports/port@1/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@10803000/out-ports/port/endpoint";
		funnel_modem_q6_dup = "/soc/funnel@1080d000";
		funnel_modem_q6_dup_in_modem_etm0 = "/soc/funnel@1080d000/in-ports/port@0/endpoint";
		funnel_modem_q6_dup_out_funnel_modem_q6 = "/soc/funnel@1080d000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@1080c000";
		funnel_modem_q6_in_funnel_modem_q6_dup = "/soc/funnel@1080c000/in-ports/port@1/endpoint";
		funnel_modem_q6_in_modem_diag = "/soc/funnel@1080c000/in-ports/port@2/endpoint";
		funnel_modem_q6_out_funnel_modem = "/soc/funnel@1080c000/out-ports/port/endpoint";
		funnel_modem = "/soc/funnel@10804000";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@10804000/in-ports/port@1/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@10804000/in-ports/port@0/endpoint";
		funnel_modem_in_funnel_modem_q6 = "/soc/funnel@10804000/in-ports/port@3/endpoint";
		funnel_modem_out_funnel_in1 = "/soc/funnel@10804000/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@13863000";
		tpda_apss_0_in_tpdm_llm_silver = "/soc/tpda@13863000/in-ports/port@0/endpoint";
		tpda_apss_1_in_tpdm_llm_gold = "/soc/tpda@13863000/in-ports/port@1/endpoint";
		tpda_apss_3_in_tpdm_apss0 = "/soc/tpda@13863000/in-ports/port@3/endpoint";
		tpda_apss_2_in_tpdm_apss_llm = "/soc/tpda@13863000/in-ports/port@2/endpoint";
		tpda_apss_4_in_tpdm_apps1 = "/soc/tpda@13863000/in-ports/port@4/endpoint";
		tpda_apss_out_funnel_apss = "/soc/tpda@13863000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@13810000";
		funnel_apss_in_funnel_ete = "/soc/funnel@13810000/in-ports/port@0/endpoint";
		funnel_apss_in_tpda_apss = "/soc/funnel@13810000/in-ports/port@2/endpoint";
		funnel_apss_out_funnel_dl_north = "/soc/funnel@13810000/out-ports/port/endpoint";
		tpda_dl_center = "/soc/tpda@10c2e000";
		tpda_dl_center_2_in_tpdm_mdss = "/soc/tpda@10c2e000/in-ports/port@2/endpoint";
		tpda_dl_center_9_in_funnel_dl_center_1 = "/soc/tpda@10c2e000/in-ports/port@9/endpoint";
		tpda_dl_center_10_in_funnel_dl_center_1 = "/soc/tpda@10c2e000/in-ports/port@d/endpoint";
		tpda_dl_center_11_in_funnel_dl_center_1 = "/soc/tpda@10c2e000/in-ports/port@e/endpoint";
		tpda_dl_center_15_in_funnel_turing = "/soc/tpda@10c2e000/in-ports/port@f/endpoint";
		tpda_dl_center_16_in_funnel_turing = "/soc/tpda@10c2e000/in-ports/port@10/endpoint";
		tpda_dl_center_19_in_tpdm_prng = "/soc/tpda@10c2e000/in-ports/port@13/endpoint";
		tpda_dl_center_20_in_tpdm_qm = "/soc/tpda@10c2e000/in-ports/port@14/endpoint";
		tpda_dl_center_21_in_tpdm_gcc = "/soc/tpda@10c2e000/in-ports/port@15/endpoint";
		tpda_dl_center_22_in_tpdm_vsense = "/soc/tpda@10c2e000/in-ports/port@16/endpoint";
		tpda_dl_center_23_in_tpdm_sdcc = "/soc/tpda@10c2e000/in-ports/port@17/endpoint";
		tpda_dl_center_24_in_tpdm_ipa = "/soc/tpda@10c2e000/in-ports/port@18/endpoint";
		tpda_dl_center_25_in_tpdm_pimem = "/soc/tpda@10c2e000/in-ports/port@19/endpoint";
		tpda_dl_center_26_in_tpdm_dlct = "/soc/tpda@10c2e000/in-ports/port@1a/endpoint";
		tpda_dl_center_27_in_tpdm_ipcc = "/soc/tpda@10c2e000/in-ports/port@1b/endpoint";
		tpda_dl_center_out_funnel_dl_center = "/soc/tpda@10c2e000/out-ports/port/endpoint";
		funnel_dl_center = "/soc/funnel@10c2f000";
		funnel_dl_center_in_tpda_dl_center = "/soc/funnel@10c2f000/in-ports/port@0/endpoint";
		funnel_dl_center_in_funnel_turing = "/soc/funnel@10c2f000/in-ports/port@6/endpoint";
		funnel_dl_center_out_funnel_in1 = "/soc/funnel@10c2f000/out-ports/port/endpoint";
		tpda_dl_lpass = "/soc/tpda@10c4f000";
		tpda_dl_lpass_0_in_funnel_video = "/soc/tpda@10c4f000/in-ports/port@0/endpoint";
		tpda_dl_lpass_2_in_funnel_lpass = "/soc/tpda@10c4f000/in-ports/port@2/endpoint";
		tpda_dl_lpass_27_in_tpdm_dl_lpass_0 = "/soc/tpda@10c4f000/in-ports/port@27/endpoint";
		tpda_dl_lpass_28_in_tpdm_dl_lpass_1 = "/soc/tpda@10c4f000/in-ports/port@28/endpoint";
		tpda_dl_lpass_out_funnel_dl_lpass = "/soc/tpda@10c4f000/out-ports/port/endpoint";
		funnel_dl_lpass = "/soc/funnel@10c50000";
		funnel_dl_lpass_in_tpda_dl_lpass = "/soc/funnel@10c50000/in-ports/port/endpoint";
		funnel_dl_lpass_out_funnel_in1 = "/soc/funnel@10c50000/out-ports/port/endpoint";
		tpda_qdss = "/soc/tpda@10004000";
		tpda_qdss_0_in_tpdm_dcc = "/soc/tpda@10004000/in-ports/port@0/endpoint";
		tpda_qdss_1_in_tpdm_spdm = "/soc/tpda@10004000/in-ports/port@1/endpoint";
		tpda_qdss_out_funnel_in0 = "/soc/tpda@10004000/out-ports/port/endpoint";
		funnel_in0 = "/soc/funnel@10041000";
		funnel_in0_in_snoc = "/soc/funnel@10041000/in-ports/port@0/endpoint";
		funnel_in0_in_funnel_tmess = "/soc/funnel@10041000/in-ports/port@1/endpoint";
		funnel_in0_in_tpda_qdss = "/soc/funnel@10041000/in-ports/port@6/endpoint";
		funnel_in0_in_stm = "/soc/funnel@10041000/in-ports/port@7/endpoint";
		funnel_in0_out_funnel_qdss = "/soc/funnel@10041000/out-ports/port/endpoint";
		funnel_in1 = "/soc/funnel@10042000";
		funnel_in1_in_funnel_modem = "/soc/funnel@10042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@10042000/in-ports/port@5/endpoint";
		funnel_in1_in_funnel_dl_center = "/soc/funnel@10042000/in-ports/port@6/endpoint";
		funnel_in1_in_funnel_dl_lpass = "/soc/funnel@10042000/in-ports/port@7/endpoint";
		funnel_in1_out_funnel_qdss = "/soc/funnel@10042000/out-ports/port/endpoint";
		funnel_merg = "/soc/funnel@10045000";
		funnel_qdss_in_funnel_in1 = "/soc/funnel@10045000/in-ports/port@1/endpoint";
		funnel_qdss_in_funnel_in0 = "/soc/funnel@10045000/in-ports/port@0/endpoint";
		funnel_qdss_out_funnel_aoss = "/soc/funnel@10045000/out-ports/port/endpoint";
		tpda_aoss = "/soc/tpda@10b08000";
		tpda_aoss_0_in_tpdm_swao_prio_0 = "/soc/tpda@10b08000/in-ports/port@0/endpoint";
		tpda_aoss_1_in_tpdm_swao_prio_1 = "/soc/tpda@10b08000/in-ports/port@1/endpoint";
		tpda_aoss_2_in_tpdm_swao_prio_2 = "/soc/tpda@10b08000/in-ports/port@2/endpoint";
		tpda_aoss_3_in_tpdm_swao_prio_3 = "/soc/tpda@10b08000/in-ports/port@3/endpoint";
		tpda_aoss_4_in_tpdm_swao = "/soc/tpda@10b08000/in-ports/port@4/endpoint";
		tpda_aoss_out_funnel_aoss = "/soc/tpda@10b08000/out-ports/port/endpoint";
		funnel_aoss = "/soc/funnel@10b04000";
		funnel_aoss_in_funnel_lpass_lpi = "/soc/funnel@10b04000/in-ports/port@5/endpoint";
		funnel_aoss_in_tpda_aoss = "/soc/funnel@10b04000/in-ports/port@6/endpoint";
		funnel_aoss_in_funnel_qdss = "/soc/funnel@10b04000/in-ports/port@7/endpoint";
		funnel_aoss_out_tmc_etf = "/soc/funnel@10b04000/out-ports/port/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		tmc_etf = "/soc/tmc@10b05000";
		tmc_etf_in_funnel_aoss = "/soc/tmc@10b05000/in-ports/port/endpoint";
		tmc_etf_out_replicator_swao = "/soc/tmc@10b05000/out-ports/port/endpoint";
		replicator_swao = "/soc/replicator@10b06000";
		replicator_swao_in_tmc_etf = "/soc/replicator@10b06000/in-ports/port/endpoint";
		replicator_swao_out_replicator_qdss = "/soc/replicator@10b06000/out-ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@10b06000/out-ports/port@1/endpoint";
		replicator_qdss = "/soc/replicator@10046000";
		replicator_qdss_in_replicator_swao = "/soc/replicator@10046000/in-ports/port/endpoint";
		replicator_qdss_out_replicator_etr = "/soc/replicator@10046000/out-ports/port@0/endpoint";
		replicator_etr = "/soc/replicator@1004e000";
		replicator_etr_in_replicator_qdss = "/soc/replicator@1004e000/in-ports/port/endpoint";
		replicator_etr_out_tmc_etr = "/soc/replicator@1004e000/out-ports/port@0/endpoint";
		replicator_etr_out_tmc_etr1 = "/soc/replicator@1004e000/out-ports/port@1/endpoint";
		tmc_etr = "/soc/tmc@10048000";
		tmc_etr_in_replicator_etr = "/soc/tmc@10048000/in-ports/port/endpoint";
		tmc_etr1 = "/soc/tmc@1004f000";
		tmc_etr1_in_replicator_etr = "/soc/tmc@1004f000/in-ports/port/endpoint";
		csr = "/soc/csr@10001000";
		swao_csr = "/soc/csr@10b11000";
		qc_cti = "/soc/cti@10010000";
		cti0 = "/soc/cti@10c2a000";
		cti1 = "/soc/cti@10c2b000";
		ddr_dl_0_cti_0 = "/soc/cti@10d02000";
		ddr_dl_1_cti_0 = "/soc/cti@10d0c000";
		ddr_dl_1_cti_1 = "/soc/cti@10d0d000";
		ddr_dl_1_cti_2 = "/soc/cti@10d0e000";
		ddr_ch01_dl_cti_0 = "/soc/cti@10d21000";
		lpass_dl_cti = "/soc/cti@10845000";
		dl_lpass_cti = "/soc/cti@10c4a000";
		gpu_isdb_cti = "/soc/cti@10961000";
		gpu_cortex_m3 = "/soc/cti@10962000";
		iris_dl_cti = "/soc/cti@10831000";
		mdss_dl_cti = "/soc/cti@10c61000";
		turing_dl_cti_0 = "/soc/cti@10982000";
		turing_dl_cti_2 = "/soc/cti@10984000";
		turing_q6_cti = "/soc/cti@1098b000";
		wlan_q6_cti = "/soc/cti@10C7B000";
		swao_cti = "/soc/cti@10b00000";
		cortex_m3 = "/soc/cti@10b13000";
		lpass_lpi_cti = "/soc/cti@10b41000";
		lpass_q6_cti = "/soc/cti@10b4b000";
		apss_cti0 = "/soc/cti@138e0000";
		apss_cti1 = "/soc/cti@138f0000";
		apss_cti2 = "/soc/cti@13900000";
		riscv_cti = "/soc/cti@1382b000";
		mss_q6_cti = "/soc/cti@1080b000";
		mss_vq6_cti = "/soc/cti@10813000";
		tmess_cti_0 = "/soc/cti@10cc2000";
		tmess_cti_1 = "/soc/cti@10cc3000";
		tmess_cti_2 = "/soc/cti@10cc4000";
		tmess_cti_3 = "/soc/cti@10cc5000";
		tmess_cti_4 = "/soc/cti@10cc6000";
		tmess_cpu = "/soc/cti@10cd1000";
		modem_tp_cti = "/soc/cti@10802000";
		apss_atb_cti = "/soc/cti@13862000";
		ddrss_shrm2 = "/soc/cti@10d11000";
		ipcb_tgu = "/soc/tgu@10b0e000";
		ete0_out_funnel_ete = "/soc/ete0/out-ports/port/endpoint";
		ete1_out_funnel_ete = "/soc/ete1/out-ports/port/endpoint";
		ete2_out_funnel_ete = "/soc/ete2/out-ports/port/endpoint";
		ete3_out_funnel_ete = "/soc/ete3/out-ports/port/endpoint";
		ete4_out_funnel_ete = "/soc/ete4/out-ports/port/endpoint";
		ete5_out_funnel_ete = "/soc/ete5/out-ports/port/endpoint";
		ete6_out_funnel_ete = "/soc/ete6/out-ports/port/endpoint";
		ete7_out_funnel_ete = "/soc/ete7/out-ports/port/endpoint";
		funnel_ete_out_funnel_apss = "/soc/funnel_ete/out-ports/port/endpoint";
		funnel_ete_in_ete0 = "/soc/funnel_ete/in-ports/port@0/endpoint";
		funnel_ete_in_ete1 = "/soc/funnel_ete/in-ports/port@1/endpoint";
		funnel_ete_in_ete2 = "/soc/funnel_ete/in-ports/port@2/endpoint";
		funnel_ete_in_ete3 = "/soc/funnel_ete/in-ports/port@3/endpoint";
		funnel_ete_in_ete4 = "/soc/funnel_ete/in-ports/port@4/endpoint";
		funnel_ete_in_ete5 = "/soc/funnel_ete/in-ports/port@5/endpoint";
		funnel_ete_in_ete6 = "/soc/funnel_ete/in-ports/port@6/endpoint";
		funnel_ete_in_ete7 = "/soc/funnel_ete/in-ports/port@7/endpoint";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@ad10004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@ad13004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@ad14004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@ad14078";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@ad11004";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@ad15120";
		cam_cc_camss_top_gdsc = "/soc/qcom,gdsc@adf4004";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@162128";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@17b004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@187004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@149004";
		gcc_pcie_0_phy_gdsc = "/soc/qcom,gdsc@17c000";
		gcc_pcie_2_gdsc = "/soc/qcom,gdsc@19d004";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@19d004";
		gcc_pcie_1_phy_gdsc = "/soc/qcom,gdsc@19e000";
		gcc_usb3_phy_gdsc = "/soc/qcom,gdsc@160018";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@18d050";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@18d058";
		hlos1_vote_mmnoc_mmu_tbu_hf2_gdsc = "/soc/qcom,gdsc@18d078";
		hlos1_vote_mmnoc_mmu_tbu_hf3_gdsc = "/soc/qcom,gdsc@18d07c";
		hlos1_vote_mmnoc_mmu_tbu_hf4_gdsc = "/soc/qcom,gdsc@18d088";
		hlos1_vote_mmnoc_mmu_tbu_hf5_gdsc = "/soc/qcom,gdsc@18d08c";
		hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@18d054";
		hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = "/soc/qcom,gdsc@18d06c";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@18d05c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@18d060";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d9953c";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d99108";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d99504";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d99058";
		gpu_cc_gx_acd_reset = "/soc/syscon@3d99358";
		gpu_cc_gx_acd_iroot_reset = "/soc/syscon@3d9958c";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9905c";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@aaf81a4";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@aaf8084";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@aaf8244";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@aaf8124";
		video_cc_mvsc_gdsc = "/soc/qcom,gdsc@aaf5004";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3de9000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3ded000";
		apps_smmu = "/soc/apps-smmu@15000000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@151d1000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@151d5000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@151d9000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@151dd000";
		compute_1_tbu = "/soc/apps-smmu@15000000/compute_1_tbu@151e1000";
		compute_0_tbu = "/soc/apps-smmu@15000000/compute_0_tbu@151e5000";
		lpass_tbu = "/soc/apps-smmu@15000000/lpass_tbu@151e9000";
		pcie_tbu = "/soc/apps-smmu@15000000/pcie_tbu@151ed000";
		sf_0_tbu = "/soc/apps-smmu@15000000/sf_0_tbu@151f1000";
		sf_1_tbu = "/soc/apps-smmu@15000000/sf_1_tbu@151f5000";
		mnoc_hf_2_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@151f9000";
		mnoc_hf_3_tbu = "/soc/apps-smmu@15000000/mnoc_hf_3_tbu@151fd000";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		pcie0_msi = "/soc/qcom,pcie0_msi@0x17110040";
		usb0 = "/soc/ssusb@a600000";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@3d69000";
		tsens0 = "/soc/thermal-sensor@c263000";
		tsens1 = "/soc/thermal-sensor@c265000";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		APC1_pause = "/soc/qcom,cpu-pause/apc1-pause";
		cpu_6_7_pause = "/soc/qcom,cpu-pause/cpu-6-7-pause";
		cpu_5_6_pause = "/soc/qcom,cpu-pause/cpu-5-6-pause";
		cpu_2_3_7_pause = "/soc/qcom,cpu-pause/cpu-2-3-7-pause";
		cpu0_hotplug = "/soc/qcom,cpu-hotplug/cpu0-hotplug";
		cpu1_hotplug = "/soc/qcom,cpu-hotplug/cpu1-hotplug";
		cpu2_hotplug = "/soc/qcom,cpu-hotplug/cpu2-hotplug";
		cpu3_hotplug = "/soc/qcom,cpu-hotplug/cpu3-hotplug";
		cpu5_hotplug = "/soc/qcom,cpu-hotplug/cpu5-hotplug";
		cpu6_hotplug = "/soc/qcom,cpu-hotplug/cpu6-hotplug";
		cpu7_hotplug = "/soc/qcom,cpu-hotplug/cpu7-hotplug";
		apc1_cluster = "/soc/qcom,cpu-voltage-cdev/qcom,apc1-cluster";
		thermal_ddr_freq_table = "/soc/thermal-ddr-freq-table";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		qmi_tmd = "/soc/qmi-tmd-devices";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		modem_lte_dsc = "/soc/qmi-tmd-devices/modem/mmodem_lte_dsc_kr";
		modem_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_dsc_kr";
		modem_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_dsc_kr";
		sdr0_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr0_lte_dsc_kr";
		sdr1_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr1_lte_dsc_kr";
		sdr0_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr0_nr_dsc_kr";
		sdr1_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr1_nr_dsc_kr";
		pa_lte_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_dsc_kr";
		pa_lte_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_dsc_kr";
		pa_nr_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_dsc_kr";
		pa_nr_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_dsc_kr";
		pa_nr_sdr0_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg_kr";
		pa_nr_sdr1_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_scg_kr";
		mmw0_dsc = "/soc/qmi-tmd-devices/modem/mmw0_dsc_kr";
		mmw1_dsc = "/soc/qmi-tmd-devices/modem/mmw1_dsc_kr";
		mmw2_dsc = "/soc/qmi-tmd-devices/modem/mmw2_dsc_kr";
		mmw3_dsc = "/soc/qmi-tmd-devices/modem/mmw3_dsc_kr";
		mmw_ific_dsc = "/soc/qmi-tmd-devices/modem/mmw_ific_dsc_kr";
		qmi_wlan = "/soc/qmi-tmd-devices/modem/wlan";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		display_fps = "/soc/qcom,userspace-cdev/display-fps";
		qmi_sensor = "/soc/qmi-ts-sensors";
	};

	hypervisor {
		#address-cells = <2>;
		#size-cells = <0>;
		compatible = "qcom,gunyah-hypervisor-1.0", "qcom,gunyah-hypervisor", "simple-bus";

		qcom,gunyah-vm {
			compatible = "qcom,gunyah-vm-id-1.0", "qcom,gunyah-vm-id";
			qcom,vmid = <3>;
			qcom,vendor = "Qualcomm";
		};

		qcom,gh-watchdog {
			compatible = "qcom,gh-watchdog";
			interrupts = <0x0 0x0 0x1>;
		};

		qcom,resource-manager-rpc@9473eb7abfd6344a {
			compatible = "qcom,resource-manager-1-0", "qcom,resource-manager", "qcom,gunyah-message-queue", "qcom,gunyah-capability";
			reg = <0x9473eb7a 0xbfd6344a 0x9473eb7a 0xbfd6702e>;
			interrupts = <0x0 0x3a0 0x1 0x0 0x3a1 0x1>;
			qcom,free-irq-start = <&gmu>;
			qcom,is-full-duplex;
			qcom,tx-message-size = <&qupv3_se8_spi_active>;
			qcom,rx-message-size = <&qupv3_se8_spi_active>;
			qcom,tx-queue-depth = <8>;
			qcom,rx-queue-depth = <8>;
		};
	};
};
