// Seed: 386014000
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_9;
  wire id_10;
  id_11(
      .id_0(1 > 1 - id_4)
  );
  assign id_5 = 1;
  integer id_13 (
      .id_0(1'b0),
      .id_1(id_2),
      .id_2(1),
      .id_3(1 && 1),
      .id_4(~(id_1 & id_9 & id_6++))
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0(
      id_2, id_5, id_3, id_2, id_2, id_2, id_5, id_5
  );
  assign id_4[1'b0] = id_6;
endmodule
