module memory (
	input [3:0] index   , // Address input
	output [8:0]     // Data output
);


reg [8:0] data_output;
     
always @*
begin
  case (index)
   4'h0: data_output = 9'b101001000;
   4'h1: data_output = 9'b101100101;
   4'h2: data_output = 9'b101101100;
   4'h3: data_output = 9'b101101100;
   4'h4: data_output = 9'b101101111;
   4'h5: data_output = 9'b011000000;
   4'h6: data_output = 9'b101010111;
   4'h7: data_output = 9'b101101111;
   4'h8: data_output = 9'b101110010;
   4'h9: data_output = 9'b101101100;
   4'ha: data_output = 9'b101100100;
   4'hb: data_output = 9'b100100000;
   4'hc: data_output = 9'b100100000;
   4'hd: data_output = 9'b100100000;
   4'he: data_output = 9'b100100000;
   4'hf: data_output = 9'b100100000;
   default: data_output = 9'hXXX;
  endcase
end
