{
  "source": "Rust Reference",
  "source_repo": "https://github.com/rust-lang/reference",
  "extraction_date": "2026-01-03",
  "chapter": 17,
  "title": "Inline assembly",
  "file": "inline-assembly.md",
  "sections": [
    {
      "id": "asm",
      "title": "Inline assembly",
      "level": 1,
      "content": "",
      "parent_id": null,
      "paragraphs": {}
    },
    {
      "id": "asm.intro",
      "title": "Inline assembly",
      "level": 1,
      "content": "Support for inline assembly is provided via the [`asm!`], [`naked_asm!`], and [`global_asm!`] macros.\nIt can be used to embed handwritten assembly in the assembly output generated by the compiler.\n\n[`asm!`]: core::arch::asm\n[`naked_asm!`]: core::arch::naked_asm\n[`global_asm!`]: core::arch::global_asm",
      "parent_id": null,
      "paragraphs": {
        "asm.intro": "Support for inline assembly is provided via the [`asm!`], [`naked_asm!`], and [`global_asm!`] macros.\nIt can be used to embed handwritten assembly in the assembly output generated by the compiler.\n\n[`asm!`]: core::arch::asm\n[`naked_asm!`]: core::arch::naked_asm\n[`global_asm!`]: core::arch::global_asm"
      }
    },
    {
      "id": "asm.stable-targets",
      "title": "Inline assembly",
      "level": 1,
      "content": "Support for inline assembly is stable on the following architectures:\n- x86 and x86-64\n- ARM\n- AArch64 and Arm64EC\n- RISC-V\n- LoongArch\n- s390x\n\nThe compiler will emit an error if an assembly macro is used on an unsupported target.",
      "parent_id": null,
      "paragraphs": {
        "asm.stable-targets": "Support for inline assembly is stable on the following architectures:\n- x86 and x86-64\n- ARM\n- AArch64 and Arm64EC\n- RISC-V\n- LoongArch\n- s390x\n\nThe compiler will emit an error if an assembly macro is used on an unsupported target."
      }
    },
    {
      "id": "asm.example",
      "title": "Example",
      "level": 1,
      "content": "# #[cfg(target_arch = \"x86_64\")] {\nuse std::arch::asm;\n\n// Multiply x by 6 using shifts and adds\nlet mut x: u64 = 4;\nunsafe {\n    asm!(\n        \"mov {tmp}, {x}\",\n        \"shl {tmp}, 1\",\n        \"shl {x}, 2\",\n        \"add {x}, {tmp}\",\n        x = inout(reg) x,\n        tmp = out(reg) _,\n    );\n}\nassert_eq!(x, 4 * 6);\n# }",
      "parent_id": null,
      "paragraphs": {
        "asm.example": "# #[cfg(target_arch = \"x86_64\")] {\nuse std::arch::asm;\n\n// Multiply x by 6 using shifts and adds\nlet mut x: u64 = 4;\nunsafe {\n    asm!(\n        \"mov {tmp}, {x}\",\n        \"shl {tmp}, 1\",\n        \"shl {x}, 2\",\n        \"add {x}, {tmp}\",\n        x = inout(reg) x,\n        tmp = out(reg) _,\n    );\n}\nassert_eq!(x, 4 * 6);\n# }"
      }
    },
    {
      "id": "asm.syntax",
      "title": "Syntax",
      "level": 1,
      "content": "The following grammar specifies the arguments that can be passed to the `asm!`, `global_asm!` and `naked_asm!` macros.\n\n,assembly\n@root AsmArgs -> AsmAttrFormatString (`,` AsmAttrFormatString)* (`,` AsmAttrOperand)* `,`?\n\nFormatString -> STRING_LITERAL | RAW_STRING_LITERAL | MacroInvocation\n\nAsmAttrFormatString -> (OuterAttribute)* FormatString\n\nAsmOperand ->\n      ClobberAbi\n    | AsmOptions\n    | RegOperand\n\nAsmAttrOperand -> (OuterAttribute)* AsmOperand\n\nClobberAbi -> `clobber_abi` `(` Abi (`,` Abi)* `,`? `)`\n\nAsmOptions ->\n    `options` `(` ( AsmOption (`,` AsmOption)* `,`? )? `)`\n\nAsmOption ->\n      `pure`\n    | `nomem`\n    | `readonly`\n    | `preserves_flags`\n    | `noreturn`\n    | `nostack`\n    | `att_syntax`\n    | `raw`\n\nRegOperand -> (ParamName `=`)?\n    (\n          DirSpec `(` RegSpec `)` Expression\n        | DualDirSpec `(` RegSpec `)` DualDirSpecExpression\n        | `sym` PathExpression\n        | `const` Expression\n        | `label` `{` Statements? `}`\n    )\n\nParamName -> IDENTIFIER_OR_KEYWORD | RAW_IDENTIFIER\n\nDualDirSpecExpression ->\n      Expression\n    | Expression `=>` Expression\n\nRegSpec -> RegisterClass | ExplicitRegister\n\nRegisterClass -> IDENTIFIER_OR_KEYWORD\n\nExplicitRegister -> STRING_LITERAL\n\nDirSpec ->\n      `in`\n    | `out`\n    | `lateout`\n\nDualDirSpec ->\n      `inout`\n    | `inlateout`",
      "parent_id": null,
      "paragraphs": {
        "asm.syntax": "The following grammar specifies the arguments that can be passed to the `asm!`, `global_asm!` and `naked_asm!` macros.\n\n,assembly\n@root AsmArgs -> AsmAttrFormatString (`,` AsmAttrFormatString)* (`,` AsmAttrOperand)* `,`?\n\nFormatString -> STRING_LITERAL | RAW_STRING_LITERAL | MacroInvocation\n\nAsmAttrFormatString -> (OuterAttribute)* FormatString\n\nAsmOperand ->\n      ClobberAbi\n    | AsmOptions\n    | RegOperand\n\nAsmAttrOperand -> (OuterAttribute)* AsmOperand\n\nClobberAbi -> `clobber_abi` `(` Abi (`,` Abi)* `,`? `)`\n\nAsmOptions ->\n    `options` `(` ( AsmOption (`,` AsmOption)* `,`? )? `)`\n\nAsmOption ->\n      `pure`\n    | `nomem`\n    | `readonly`\n    | `preserves_flags`\n    | `noreturn`\n    | `nostack`\n    | `att_syntax`\n    | `raw`\n\nRegOperand -> (ParamName `=`)?\n    (\n          DirSpec `(` RegSpec `)` Expression\n        | DualDirSpec `(` RegSpec `)` DualDirSpecExpression\n        | `sym` PathExpression\n        | `const` Expression\n        | `label` `{` Statements? `}`\n    )\n\nParamName -> IDENTIFIER_OR_KEYWORD | RAW_IDENTIFIER\n\nDualDirSpecExpression ->\n      Expression\n    | Expression `=>` Expression\n\nRegSpec -> RegisterClass | ExplicitRegister\n\nRegisterClass -> IDENTIFIER_OR_KEYWORD\n\nExplicitRegister -> STRING_LITERAL\n\nDirSpec ->\n      `in`\n    | `out`\n    | `lateout`\n\nDualDirSpec ->\n      `inout`\n    | `inlateout`"
      }
    },
    {
      "id": "asm.scope",
      "title": "Scope",
      "level": 2,
      "content": "Inline assembly can be used in one of three ways.\n\nWith the `asm!` macro, the assembly code is emitted in a function scope and integrated into the compiler-generated assembly code of a function.\nThis assembly code must obey strict rules to avoid undefined behavior.\nNote that in some cases the compiler may choose to emit the assembly code as a separate function and generate a call to it.\n\n# #[cfg(target_arch = \"x86_64\")] {\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) 0); }\n# }\n\nWith the `naked_asm!` macro, the assembly code is emitted in a function scope and constitutes the full assembly code of a function. The `naked_asm!` macro is only allowed in naked functions.\n\n# #[cfg(target_arch = \"x86_64\")] {\n# #[unsafe(naked)]\n# extern \"C\" fn wrapper() {\ncore::arch::naked_asm!(\"/* {} */\", const 0);\n# }\n# }\n\nWith the `global_asm!` macro, the assembly code is emitted in a global scope, outside a function.\nThis can be used to hand-write entire functions using assembly code, and generally provides much more freedom to use arbitrary registers and assembler directives.\n\n# fn main() {}\n# #[cfg(target_arch = \"x86_64\")]\ncore::arch::global_asm!(\"/* {} */\", const 0);",
      "parent_id": null,
      "paragraphs": {
        "asm.scope.intro": "Inline assembly can be used in one of three ways.",
        "asm.scope.asm": "With the `asm!` macro, the assembly code is emitted in a function scope and integrated into the compiler-generated assembly code of a function.\nThis assembly code must obey strict rules to avoid undefined behavior.\nNote that in some cases the compiler may choose to emit the assembly code as a separate function and generate a call to it.\n\n# #[cfg(target_arch = \"x86_64\")] {\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) 0); }\n# }",
        "asm.scope.naked_asm": "With the `naked_asm!` macro, the assembly code is emitted in a function scope and constitutes the full assembly code of a function. The `naked_asm!` macro is only allowed in naked functions.\n\n# #[cfg(target_arch = \"x86_64\")] {\n# #[unsafe(naked)]\n# extern \"C\" fn wrapper() {\ncore::arch::naked_asm!(\"/* {} */\", const 0);\n# }\n# }",
        "asm.scope.global_asm": "With the `global_asm!` macro, the assembly code is emitted in a global scope, outside a function.\nThis can be used to hand-write entire functions using assembly code, and generally provides much more freedom to use arbitrary registers and assembler directives.\n\n# fn main() {}\n# #[cfg(target_arch = \"x86_64\")]\ncore::arch::global_asm!(\"/* {} */\", const 0);"
      }
    },
    {
      "id": "asm.ts-args",
      "title": "Template string arguments",
      "level": 1,
      "content": "The assembler template uses the same syntax as format strings (i.e. placeholders are specified by curly braces).\n\nThe corresponding arguments are accessed in order, by index, or by name.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64;\nlet y: i64;\nlet z: i64;\n// This\nunsafe { core::arch::asm!(\"mov {}, {}\", out(reg) x, in(reg) 5); }\n// ... this\nunsafe { core::arch::asm!(\"mov {0}, {1}\", out(reg) y, in(reg) 5); }\n// ... and this\nunsafe { core::arch::asm!(\"mov {out}, {in}\", out = out(reg) z, in = in(reg) 5); }\n// all have the same behavior\nassert_eq!(x, y);\nassert_eq!(y, z);\n# }\n\nHowever, implicit named arguments (introduced by RFC #2795) are not supported.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nlet x = 5;\n// We can't refer to `x` from the scope directly, we need an operand like `in(reg) x`\nunsafe { core::arch::asm!(\"/* {x} */\"); } // ERROR: no argument named x\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\nAn `asm!` invocation may have one or more template string arguments; an `asm!` with multiple template string arguments is treated as if all the strings were concatenated with a `\\n` between them.\nThe expected usage is for each template string argument to correspond to a line of assembly code.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64;\nlet y: i64;\n// We can separate multiple strings as if they were written together\nunsafe { core::arch::asm!(\"mov eax, 5\", \"mov ecx, eax\", out(\"rax\") x, out(\"rcx\") y); }\nassert_eq!(x, y);\n# }\n\nAll template string arguments must appear before any other arguments.\n\n,compile_fail\nlet x = 5;\n# #[cfg(target_arch = \"x86_64\")] {\n// The template strings need to appear first in the asm invocation\nunsafe { core::arch::asm!(\"/* {x} */\", x = const 5, \"ud2\"); } // ERROR: unexpected token\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\nAs with format strings, positional arguments must appear before named arguments and explicit register operands.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// Named operands need to come after positional ones\nunsafe { core::arch::asm!(\"/* {x} {} */\", x = const 5, in(reg) 5); }\n// ERROR: positional arguments cannot follow named arguments or explicit register arguments\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// We also can't put explicit registers before positional operands\nunsafe { core::arch::asm!(\"/* {} */\", in(\"eax\") 0, in(reg) 5); }\n// ERROR: positional arguments cannot follow named arguments or explicit register arguments\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\nExplicit register operands cannot be used by placeholders in the template string.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// Explicit register operands don't get substituted, use `eax` explicitly in the string\nunsafe { core::arch::asm!(\"/* {} */\", in(\"eax\") 5); }\n// ERROR: invalid reference to argument at index 0\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\nAll other named and positional operands must appear at least once in the template string, otherwise a compiler error is generated.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// We have to name all of the operands in the format string\nunsafe { core::arch::asm!(\"\", in(reg) 5, x = const 5); }\n// ERROR: multiple unused asm arguments\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\nThe exact assembly code syntax is target-specific and opaque to the compiler except for the way operands are substituted into the template string to form the code passed to the assembler.\n\nCurrently, all supported targets follow the assembly code syntax used by LLVM's internal assembler which usually corresponds to that of the GNU assembler (GAS).\nOn x86, the `.intel_syntax noprefix` mode of GAS is used by default.\nOn ARM, the `.syntax unified` mode is used.\nThese targets impose an additional restriction on the assembly code: any assembler state (e.g. the current section which can be changed with `.section`) must be restored to its original value at the end of the asm string.\nAssembly code that does not conform to the GAS syntax will result in assembler-specific behavior.\nFurther constraints on the directives used by inline assembly are indicated by Directives Support.\n\n[format-syntax]: std::fmt#syntax\n[rfc-2795]: https://github.com/rust-lang/rfcs/pull/2795",
      "parent_id": null,
      "paragraphs": {
        "asm.ts-args.syntax": "The assembler template uses the same syntax as format strings (i.e. placeholders are specified by curly braces).",
        "asm.ts-args.order": "The corresponding arguments are accessed in order, by index, or by name.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64;\nlet y: i64;\nlet z: i64;\n// This\nunsafe { core::arch::asm!(\"mov {}, {}\", out(reg) x, in(reg) 5); }\n// ... this\nunsafe { core::arch::asm!(\"mov {0}, {1}\", out(reg) y, in(reg) 5); }\n// ... and this\nunsafe { core::arch::asm!(\"mov {out}, {in}\", out = out(reg) z, in = in(reg) 5); }\n// all have the same behavior\nassert_eq!(x, y);\nassert_eq!(y, z);\n# }",
        "asm.ts-args.no-implicit": "However, implicit named arguments (introduced by RFC #2795) are not supported.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nlet x = 5;\n// We can't refer to `x` from the scope directly, we need an operand like `in(reg) x`\nunsafe { core::arch::asm!(\"/* {x} */\"); } // ERROR: no argument named x\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.ts-args.one-or-more": "An `asm!` invocation may have one or more template string arguments; an `asm!` with multiple template string arguments is treated as if all the strings were concatenated with a `\\n` between them.\nThe expected usage is for each template string argument to correspond to a line of assembly code.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64;\nlet y: i64;\n// We can separate multiple strings as if they were written together\nunsafe { core::arch::asm!(\"mov eax, 5\", \"mov ecx, eax\", out(\"rax\") x, out(\"rcx\") y); }\nassert_eq!(x, y);\n# }",
        "asm.ts-args.before-other-args": "All template string arguments must appear before any other arguments.\n\n,compile_fail\nlet x = 5;\n# #[cfg(target_arch = \"x86_64\")] {\n// The template strings need to appear first in the asm invocation\nunsafe { core::arch::asm!(\"/* {x} */\", x = const 5, \"ud2\"); } // ERROR: unexpected token\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.ts-args.positional-first": "As with format strings, positional arguments must appear before named arguments and explicit register operands.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// Named operands need to come after positional ones\nunsafe { core::arch::asm!(\"/* {x} {} */\", x = const 5, in(reg) 5); }\n// ERROR: positional arguments cannot follow named arguments or explicit register arguments\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// We also can't put explicit registers before positional operands\nunsafe { core::arch::asm!(\"/* {} */\", in(\"eax\") 0, in(reg) 5); }\n// ERROR: positional arguments cannot follow named arguments or explicit register arguments\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.ts-args.register-operands": "Explicit register operands cannot be used by placeholders in the template string.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// Explicit register operands don't get substituted, use `eax` explicitly in the string\nunsafe { core::arch::asm!(\"/* {} */\", in(\"eax\") 5); }\n// ERROR: invalid reference to argument at index 0\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.ts-args.at-least-once": "All other named and positional operands must appear at least once in the template string, otherwise a compiler error is generated.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// We have to name all of the operands in the format string\nunsafe { core::arch::asm!(\"\", in(reg) 5, x = const 5); }\n// ERROR: multiple unused asm arguments\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.ts-args.opaque": "The exact assembly code syntax is target-specific and opaque to the compiler except for the way operands are substituted into the template string to form the code passed to the assembler.",
        "asm.ts-args.llvm-syntax": "Currently, all supported targets follow the assembly code syntax used by LLVM's internal assembler which usually corresponds to that of the GNU assembler (GAS).\nOn x86, the `.intel_syntax noprefix` mode of GAS is used by default.\nOn ARM, the `.syntax unified` mode is used.\nThese targets impose an additional restriction on the assembly code: any assembler state (e.g. the current section which can be changed with `.section`) must be restored to its original value at the end of the asm string.\nAssembly code that does not conform to the GAS syntax will result in assembler-specific behavior.\nFurther constraints on the directives used by inline assembly are indicated by Directives Support.\n\n[format-syntax]: std::fmt#syntax\n[rfc-2795]: https://github.com/rust-lang/rfcs/pull/2795"
      }
    },
    {
      "id": "asm.attributes",
      "title": "Attributes",
      "level": 1,
      "content": "Only the [`cfg`] and [`cfg_attr`] attributes are accepted semantically on inline assembly template strings and operands. Other attributes are parsed but rejected when the assembly macro is expanded.\n\n# fn main() {}\n# #[cfg(target_arch = \"x86_64\")]\ncore::arch::global_asm!(\n    #[cfg(not(panic = \"abort\"))]\n    \".cfi_startproc\",\n    // ...\n    \"ret\",\n    #[cfg(not(panic = \"abort\"))]\n    \".cfi_endproc\",\n);\n\n> [!NOTE]\n> In `rustc`, the assembly macros implement handling of these attributes separately from the normal system that handles similar attributes in the language. This accounts for the limited kinds of attributes supported and may give rise to subtle differences in behavior.\n\nSyntactically there must be at least one template string before the first operand.\n\n,compile_fail\n// This is rejected because `a = out(reg) x` does not parse as a\n// template string.\ncore::arch::asm!(\n    #[cfg(false)]\n    a = out(reg) x, // ERROR.\n    \"\",\n);\n\n[`cfg`]: conditional-compilation.md#the-cfg-attribute\n[`cfg_attr`]: conditional-compilation.md#the-cfg_attr-attribute",
      "parent_id": null,
      "paragraphs": {
        "asm.attributes.supported-attributes": "Only the [`cfg`] and [`cfg_attr`] attributes are accepted semantically on inline assembly template strings and operands. Other attributes are parsed but rejected when the assembly macro is expanded.\n\n# fn main() {}\n# #[cfg(target_arch = \"x86_64\")]\ncore::arch::global_asm!(\n    #[cfg(not(panic = \"abort\"))]\n    \".cfi_startproc\",\n    // ...\n    \"ret\",\n    #[cfg(not(panic = \"abort\"))]\n    \".cfi_endproc\",\n);\n\n> [!NOTE]\n> In `rustc`, the assembly macros implement handling of these attributes separately from the normal system that handles similar attributes in the language. This accounts for the limited kinds of attributes supported and may give rise to subtle differences in behavior.",
        "asm.attributes.starts-with-template": "Syntactically there must be at least one template string before the first operand.\n\n,compile_fail\n// This is rejected because `a = out(reg) x` does not parse as a\n// template string.\ncore::arch::asm!(\n    #[cfg(false)]\n    a = out(reg) x, // ERROR.\n    \"\",\n);\n\n[`cfg`]: conditional-compilation.md#the-cfg-attribute\n[`cfg_attr`]: conditional-compilation.md#the-cfg_attr-attribute"
      }
    },
    {
      "id": "asm.operand-type",
      "title": "Operand type",
      "level": 1,
      "content": "Several types of operands are supported:\n\n* `in(<reg>) <expr>`\n  - `<reg>` can refer to a register class or an explicit register.\n    The allocated register name is substituted into the asm template string.\n  - The allocated register will contain the value of `<expr>` at the start of the assembly code.\n  - The allocated register must contain the same value at the end of the assembly code (except if a `lateout` is allocated to the same register).\n\n# #[cfg(target_arch = \"x86_64\")] {\n// ``in` can be used to pass values into inline assembly...\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) 5); }\n# }\n\n* `out(<reg>) <expr>`\n  - `<reg>` can refer to a register class or an explicit register.\n    The allocated register name is substituted into the asm template string.\n  - The allocated register will contain an undefined value at the start of the assembly code.\n  - `<expr>` must be a (possibly uninitialized) place expression, to which the contents of the allocated register are written at the end of the assembly code.\n  - An underscore (`_`) may be specified instead of an expression, which will cause the contents of the register to be discarded at the end of the assembly code (effectively acting as a clobber).\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64;\n// and `out` can be used to pass values back to rust.\nunsafe { core::arch::asm!(\"/* {} */\", out(reg) x); }\n# }\n\n* `lateout(<reg>) <expr>`\n  - Identical to `out` except that the register allocator can reuse a register allocated to an `in`.\n  - You should only write to the register after all inputs are read, otherwise you may clobber an input.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64;\n// `lateout` is the same as `out`\n// but the compiler knows we don't care about the value of any inputs by the\n// time we overwrite it.\nunsafe { core::arch::asm!(\"mov {}, 5\", lateout(reg) x); }\nassert_eq!(x, 5)\n# }\n\n* `inout(<reg>) <expr>`\n  - `<reg>` can refer to a register class or an explicit register.\n    The allocated register name is substituted into the asm template string.\n  - The allocated register will contain the value of `<expr>` at the start of the assembly code.\n  - `<expr>` must be a mutable initialized place expression, to which the contents of the allocated register are written at the end of the assembly code.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut x: i64 = 4;\n// `inout` can be used to modify values in-register\nunsafe { core::arch::asm!(\"inc {}\", inout(reg) x); }\nassert_eq!(x, 5);\n# }\n\n* `inout(<reg>) <in expr> => <out expr>`\n  - Same as `inout` except that the initial value of the register is taken from the value of `<in expr>`.\n  - `<out expr>` must be a (possibly uninitialized) place expression, to which the contents of the allocated register are written at the end of the assembly code.\n  - An underscore (`_`) may be specified instead of an expression for `<out expr>`, which will cause the contents of the register to be discarded at the end of the assembly code (effectively acting as a clobber).\n  - `<in expr>` and `<out expr>` may have different types.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64;\n// `inout` can also move values to different places\nunsafe { core::arch::asm!(\"inc {}\", inout(reg) 4u64=>x); }\nassert_eq!(x, 5);\n# }\n\n* `inlateout(<reg>) <expr>` / `inlateout(<reg>) <in expr> => <out expr>`\n  - Identical to `inout` except that the register allocator can reuse a register allocated to an `in` (this can happen if the compiler knows the `in` has the same initial value as the `inlateout`).\n  - You should only write to the register after all inputs are read, otherwise you may clobber an input.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut x: i64 = 4;\n// `inlateout` is `inout` using `lateout`\nunsafe { core::arch::asm!(\"inc {}\", inlateout(reg) x); }\nassert_eq!(x, 5);\n# }\n\n* `sym <path>`\n  - `<path>` must refer to a `fn` or `static`.\n  - A mangled symbol name referring to the item is substituted into the asm template string.\n  - The substituted string does not include any modifiers (e.g. GOT, PLT, relocations, etc).\n  - `<path>` is allowed to point to a `#[thread_local]` static, in which case the assembly code can combine the symbol with relocations (e.g. `@plt`, `@TPOFF`) to read from thread-local data.\n\n# #[cfg(target_arch = \"x86_64\")] {\nextern \"C\" fn foo() {\n    println!(\"Hello from inline assembly\")\n}\n// `sym` can be used to refer to a function (even if it doesn't have an\n// external name we can directly write)\nunsafe { core::arch::asm!(\"call {}\", sym foo, clobber_abi(\"C\")); }\n# }\n\n* `const <expr>`\n  - `<expr>` must be an integer constant expression. This expression follows the same rules as inline `const` blocks.\n  - The type of the expression may be any integer type, but defaults to `i32` just like integer literals.\n  - The value of the expression is formatted as a string and substituted directly into the asm template string.\n\n# #[cfg(target_arch = \"x86_64\")] {\n// swizzle [0, 1, 2, 3] => [3, 2, 0, 1]\nconst SHUFFLE: u8 = 0b01_00_10_11;\nlet x: core::arch::x86_64::__m128 = unsafe { core::mem::transmute([0u32, 1u32, 2u32, 3u32]) };\nlet y: core::arch::x86_64::__m128;\n// Pass a constant value into an instruction that expects an immediate like `pshufd`\nunsafe {\n    core::arch::asm!(\"pshufd {xmm}, {xmm}, {shuffle}\",\n        xmm = inlateout(xmm_reg) x=>y,\n        shuffle = const SHUFFLE\n    );\n}\nlet y: [u32; 4] = unsafe { core::mem::transmute(y) };\nassert_eq!(y, [3, 2, 0, 1]);\n# }\n\n* `label <block>`\n  - The address of the block is substituted into the asm template string. The assembly code may jump to the substituted address.\n  - For targets that distinguish between direct jumps and indirect jumps (e.g. x86-64 with `cf-protection` enabled), the assembly code must not jump to the substituted address indirectly.\n  - After execution of the block, the `asm!` expression returns.\n  - The type of the block must be unit or `!` (never).\n  - The block starts a new safety context; unsafe operations within the `label` block must be wrapped in an inner `unsafe` block, even though the entire `asm!` expression is already wrapped in `unsafe`.\n\n# #[cfg(target_arch = \"x86_64\")]\nunsafe {\n    core::arch::asm!(\"jmp {}\", label {\n        println!(\"Hello from inline assembly label\");\n    });\n}\n\nOperand expressions are evaluated from left to right, just like function call arguments.\nAfter the `asm!` has executed, outputs are written to in left to right order.\nThis is significant if two outputs point to the same place: that place will contain the value of the rightmost output.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut y: i64;\n// y gets its value from the second output, rather than the first\nunsafe { core::arch::asm!(\"mov {}, 0\", \"mov {}, 1\", out(reg) y, out(reg) y); }\nassert_eq!(y, 1);\n# }\n\nBecause `naked_asm!` defines a whole function body and the compiler cannot emit any additional code to handle operands, it can only use `sym` and `const` operands.\n\nBecause `global_asm!` exists outside a function, it can only use `sym` and `const` operands.\n\n,compile_fail\n# fn main() {}\n// register operands aren't allowed, since we aren't in a function\n# #[cfg(target_arch = \"x86_64\")]\ncore::arch::global_asm!(\"\", in(reg) 5);\n// ERROR: the `in` operand cannot be used with `global_asm!`\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\n# fn main() {}\nfn foo() {}\n\n# #[cfg(target_arch = \"x86_64\")]\n// `const` and `sym` are both allowed, however\ncore::arch::global_asm!(\"/* {} {} */\", const 0, sym foo);",
      "parent_id": null,
      "paragraphs": {
        "asm.operand-type.supported-operands": "Several types of operands are supported:",
        "asm.operand-type.supported-operands.in": "* `in(<reg>) <expr>`\n  - `<reg>` can refer to a register class or an explicit register.\n    The allocated register name is substituted into the asm template string.\n  - The allocated register will contain the value of `<expr>` at the start of the assembly code.\n  - The allocated register must contain the same value at the end of the assembly code (except if a `lateout` is allocated to the same register).\n\n# #[cfg(target_arch = \"x86_64\")] {\n// ``in` can be used to pass values into inline assembly...\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) 5); }\n# }",
        "asm.operand-type.supported-operands.out": "* `out(<reg>) <expr>`\n  - `<reg>` can refer to a register class or an explicit register.\n    The allocated register name is substituted into the asm template string.\n  - The allocated register will contain an undefined value at the start of the assembly code.\n  - `<expr>` must be a (possibly uninitialized) place expression, to which the contents of the allocated register are written at the end of the assembly code.\n  - An underscore (`_`) may be specified instead of an expression, which will cause the contents of the register to be discarded at the end of the assembly code (effectively acting as a clobber).\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64;\n// and `out` can be used to pass values back to rust.\nunsafe { core::arch::asm!(\"/* {} */\", out(reg) x); }\n# }",
        "asm.operand-type.supported-operands.lateout": "* `lateout(<reg>) <expr>`\n  - Identical to `out` except that the register allocator can reuse a register allocated to an `in`.\n  - You should only write to the register after all inputs are read, otherwise you may clobber an input.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64;\n// `lateout` is the same as `out`\n// but the compiler knows we don't care about the value of any inputs by the\n// time we overwrite it.\nunsafe { core::arch::asm!(\"mov {}, 5\", lateout(reg) x); }\nassert_eq!(x, 5)\n# }",
        "asm.operand-type.supported-operands.inout": "* `inout(<reg>) <expr>`\n  - `<reg>` can refer to a register class or an explicit register.\n    The allocated register name is substituted into the asm template string.\n  - The allocated register will contain the value of `<expr>` at the start of the assembly code.\n  - `<expr>` must be a mutable initialized place expression, to which the contents of the allocated register are written at the end of the assembly code.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut x: i64 = 4;\n// `inout` can be used to modify values in-register\nunsafe { core::arch::asm!(\"inc {}\", inout(reg) x); }\nassert_eq!(x, 5);\n# }",
        "asm.operand-type.supported-operands.inout-arrow": "* `inout(<reg>) <in expr> => <out expr>`\n  - Same as `inout` except that the initial value of the register is taken from the value of `<in expr>`.\n  - `<out expr>` must be a (possibly uninitialized) place expression, to which the contents of the allocated register are written at the end of the assembly code.\n  - An underscore (`_`) may be specified instead of an expression for `<out expr>`, which will cause the contents of the register to be discarded at the end of the assembly code (effectively acting as a clobber).\n  - `<in expr>` and `<out expr>` may have different types.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64;\n// `inout` can also move values to different places\nunsafe { core::arch::asm!(\"inc {}\", inout(reg) 4u64=>x); }\nassert_eq!(x, 5);\n# }",
        "asm.operand-type.supported-operands.inlateout": "* `inlateout(<reg>) <expr>` / `inlateout(<reg>) <in expr> => <out expr>`\n  - Identical to `inout` except that the register allocator can reuse a register allocated to an `in` (this can happen if the compiler knows the `in` has the same initial value as the `inlateout`).\n  - You should only write to the register after all inputs are read, otherwise you may clobber an input.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut x: i64 = 4;\n// `inlateout` is `inout` using `lateout`\nunsafe { core::arch::asm!(\"inc {}\", inlateout(reg) x); }\nassert_eq!(x, 5);\n# }",
        "asm.operand-type.supported-operands.sym": "* `sym <path>`\n  - `<path>` must refer to a `fn` or `static`.\n  - A mangled symbol name referring to the item is substituted into the asm template string.\n  - The substituted string does not include any modifiers (e.g. GOT, PLT, relocations, etc).\n  - `<path>` is allowed to point to a `#[thread_local]` static, in which case the assembly code can combine the symbol with relocations (e.g. `@plt`, `@TPOFF`) to read from thread-local data.\n\n# #[cfg(target_arch = \"x86_64\")] {\nextern \"C\" fn foo() {\n    println!(\"Hello from inline assembly\")\n}\n// `sym` can be used to refer to a function (even if it doesn't have an\n// external name we can directly write)\nunsafe { core::arch::asm!(\"call {}\", sym foo, clobber_abi(\"C\")); }\n# }",
        "asm.operand-type.supported-operands.const": "* `const <expr>`\n  - `<expr>` must be an integer constant expression. This expression follows the same rules as inline `const` blocks.\n  - The type of the expression may be any integer type, but defaults to `i32` just like integer literals.\n  - The value of the expression is formatted as a string and substituted directly into the asm template string.\n\n# #[cfg(target_arch = \"x86_64\")] {\n// swizzle [0, 1, 2, 3] => [3, 2, 0, 1]\nconst SHUFFLE: u8 = 0b01_00_10_11;\nlet x: core::arch::x86_64::__m128 = unsafe { core::mem::transmute([0u32, 1u32, 2u32, 3u32]) };\nlet y: core::arch::x86_64::__m128;\n// Pass a constant value into an instruction that expects an immediate like `pshufd`\nunsafe {\n    core::arch::asm!(\"pshufd {xmm}, {xmm}, {shuffle}\",\n        xmm = inlateout(xmm_reg) x=>y,\n        shuffle = const SHUFFLE\n    );\n}\nlet y: [u32; 4] = unsafe { core::mem::transmute(y) };\nassert_eq!(y, [3, 2, 0, 1]);\n# }",
        "asm.operand-type.supported-operands.label": "* `label <block>`\n  - The address of the block is substituted into the asm template string. The assembly code may jump to the substituted address.\n  - For targets that distinguish between direct jumps and indirect jumps (e.g. x86-64 with `cf-protection` enabled), the assembly code must not jump to the substituted address indirectly.\n  - After execution of the block, the `asm!` expression returns.\n  - The type of the block must be unit or `!` (never).\n  - The block starts a new safety context; unsafe operations within the `label` block must be wrapped in an inner `unsafe` block, even though the entire `asm!` expression is already wrapped in `unsafe`.\n\n# #[cfg(target_arch = \"x86_64\")]\nunsafe {\n    core::arch::asm!(\"jmp {}\", label {\n        println!(\"Hello from inline assembly label\");\n    });\n}",
        "asm.operand-type.left-to-right": "Operand expressions are evaluated from left to right, just like function call arguments.\nAfter the `asm!` has executed, outputs are written to in left to right order.\nThis is significant if two outputs point to the same place: that place will contain the value of the rightmost output.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut y: i64;\n// y gets its value from the second output, rather than the first\nunsafe { core::arch::asm!(\"mov {}, 0\", \"mov {}, 1\", out(reg) y, out(reg) y); }\nassert_eq!(y, 1);\n# }",
        "asm.operand-type.naked_asm-restriction": "Because `naked_asm!` defines a whole function body and the compiler cannot emit any additional code to handle operands, it can only use `sym` and `const` operands.",
        "asm.operand-type.global_asm-restriction": "Because `global_asm!` exists outside a function, it can only use `sym` and `const` operands.\n\n,compile_fail\n# fn main() {}\n// register operands aren't allowed, since we aren't in a function\n# #[cfg(target_arch = \"x86_64\")]\ncore::arch::global_asm!(\"\", in(reg) 5);\n// ERROR: the `in` operand cannot be used with `global_asm!`\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\n# fn main() {}\nfn foo() {}\n\n# #[cfg(target_arch = \"x86_64\")]\n// `const` and `sym` are both allowed, however\ncore::arch::global_asm!(\"/* {} {} */\", const 0, sym foo);"
      }
    },
    {
      "id": "asm.register-operands",
      "title": "Register operands",
      "level": 1,
      "content": "Input and output operands can be specified either as an explicit register or as a register class from which the register allocator can select a register.\nExplicit registers are specified as string literals (e.g. `\"eax\"`) while register classes are specified as identifiers (e.g. `reg`).\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut y: i64;\n// We can name both `reg`, or an explicit register like `eax` to get an\n// integer register\nunsafe { core::arch::asm!(\"mov eax, {:e}\", in(reg) 5, lateout(\"eax\") y); }\nassert_eq!(y, 5);\n# }\n\nNote that explicit registers treat register aliases (e.g. `r14` vs `lr` on ARM) and smaller views of a register (e.g. `eax` vs `rax`) as equivalent to the base register.\n\nIt is a compile-time error to use the same explicit register for two input operands or two output operands.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// We can't name eax twice\nunsafe { core::arch::asm!(\"\", in(\"eax\") 5, in(\"eax\") 4); }\n// ERROR: register `eax` conflicts with register `eax`\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// ... even using different aliases\nunsafe { core::arch::asm!(\"\", in(\"ax\") 5, in(\"rax\") 4); }\n// ERROR: register `rax` conflicts with register `ax`\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\nAdditionally, it is also a compile-time error to use overlapping registers (e.g. ARM VFP) in input operands or in output operands.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// al overlaps with ax, so we can't name both of them.\nunsafe { core::arch::asm!(\"\", in(\"ax\") 5, in(\"al\") 4i8); }\n// ERROR: register `al` conflicts with register `ax`\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\nOnly the following types are allowed as operands for inline assembly:\n- Integers (signed and unsigned)\n- Floating-point numbers\n- Pointers (thin only)\n- Function pointers\n- SIMD vectors (structs defined with `#[repr(simd)]` and which implement `Copy`).\nThis includes architecture-specific vector types defined in `std::arch` such as `__m128` (x86) or `int8x16_t` (ARM).\n\n# #[cfg(target_arch = \"x86_64\")] {\nextern \"C\" fn foo() {}\n\n// Integers are allowed...\nlet y: i64 = 5;\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) y); }\n\n// and pointers...\nlet py = &raw const y;\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) py); }\n\n// floats as well...\nlet f = 1.0f32;\nunsafe { core::arch::asm!(\"/* {} */\", in(xmm_reg) f); }\n\n// even function pointers and simd vectors.\nlet func: extern \"C\" fn() = foo;\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) func); }\n\nlet z = unsafe { core::arch::x86_64::_mm_set_epi64x(1, 0) };\nunsafe { core::arch::asm!(\"/* {} */\", in(xmm_reg) z); }\n# }\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nstruct Foo;\nlet x: Foo = Foo;\n// Complex types like structs are not allowed\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) x); }\n// ERROR: cannot use value of type `Foo` for inline assembly\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\nHere is the list of currently supported register classes:\n\n| Architecture | Register class | Registers | LLVM constraint code |\n| ------------ | -------------- | --------- | -------------------- |\n| x86 | `reg` | `ax`, `bx`, `cx`, `dx`, `si`, `di`, `bp`, `r[8-15]` (x86-64 only) | `r` |\n| x86 | `reg_abcd` | `ax`, `bx`, `cx`, `dx` | `Q` |\n| x86-32 | `reg_byte` | `al`, `bl`, `cl`, `dl`, `ah`, `bh`, `ch`, `dh` | `q` |\n| x86-64 | `reg_byte`\\* | `al`, `bl`, `cl`, `dl`, `sil`, `dil`, `bpl`, `r[8-15]b` | `q` |\n| x86 | `xmm_reg` | `xmm[0-7]` (x86) `xmm[0-15]` (x86-64) | `x` |\n| x86 | `ymm_reg` | `ymm[0-7]` (x86) `ymm[0-15]` (x86-64) | `x` |\n| x86 | `zmm_reg` | `zmm[0-7]` (x86) `zmm[0-31]` (x86-64) | `v` |\n| x86 | `kreg` | `k[1-7]` | `Yk` |\n| x86 | `kreg0` | `k0` | Only clobbers |\n| x86 | `x87_reg` | `st([0-7])` | Only clobbers |\n| x86 | `mmx_reg` | `mm[0-7]` | Only clobbers |\n| x86-64 | `tmm_reg` | `tmm[0-7]` | Only clobbers |\n| AArch64 | `reg` | `x[0-30]` | `r` |\n| AArch64 | `vreg` | `v[0-31]` | `w` |\n| AArch64 | `vreg_low16` | `v[0-15]` | `x` |\n| AArch64 | `preg` | `p[0-15]`, `ffr` | Only clobbers |\n| Arm64EC | `reg` | `x[0-12]`, `x[15-22]`, `x[25-27]`, `x30` | `r` |\n| Arm64EC | `vreg` | `v[0-15]` | `w` |\n| Arm64EC | `vreg_low16` | `v[0-15]` | `x` |\n| ARM (ARM/Thumb2) | `reg` | `r[0-12]`, `r14` | `r` |\n| ARM (Thumb1) | `reg` | `r[0-7]` | `r` |\n| ARM | `sreg` | `s[0-31]` | `t` |\n| ARM | `sreg_low16` | `s[0-15]` | `x` |\n| ARM | `dreg` | `d[0-31]` | `w` |\n| ARM | `dreg_low16` | `d[0-15]` | `t` |\n| ARM | `dreg_low8` | `d[0-8]` | `x` |\n| ARM | `qreg` | `q[0-15]` | `w` |\n| ARM | `qreg_low8` | `q[0-7]` | `t` |\n| ARM | `qreg_low4` | `q[0-3]` | `x` |\n| RISC-V | `reg` | `x1`, `x[5-7]`, `x[9-15]`, `x[16-31]` (non-RV32E) | `r` |\n| RISC-V | `freg` | `f[0-31]` | `f` |\n| RISC-V | `vreg` | `v[0-31]` | Only clobbers |\n| LoongArch | `reg` | `$r1`, `$r[4-20]`, `$r[23,30]` | `r` |\n| LoongArch | `freg` | `$f[0-31]` | `f` |\n| s390x | `reg` | `r[0-10]`, `r[12-14]` | `r` |\n| s390x | `reg_addr` | `r[1-10]`, `r[12-14]` | `a` |\n| s390x | `freg` | `f[0-15]` | `f` |\n| s390x | `vreg` | `v[0-31]` | Only clobbers |\n| s390x | `areg` | `a[2-15]` | Only clobbers |\n\n> [!NOTE]\n> - On x86 we treat `reg_byte` differently from `reg` because the compiler can allocate `al` and `ah` separately whereas `reg` reserves the whole register.\n> - On x86-64 the high byte registers (e.g. `ah`) are not available in the `reg_byte` register class.\n> - Some register classes are marked as \"Only clobbers\" which means that registers in these classes cannot be used for inputs or outputs, only clobbers of the form `out(<explicit register>) _` or `lateout(<explicit register>) _`.\n\nEach register class has constraints on which value types they can be used with.\nThis is necessary because the way a value is loaded into a register depends on its type.\nFor example, on big-endian systems, loading a `i32x4` and a `i8x16` into a SIMD register may result in different register contents even if the byte-wise memory representation of both values is identical.\nThe availability of supported types for a particular register class may depend on what target features are currently enabled.\n\n| Architecture | Register class | Target feature | Allowed types |\n| ------------ | -------------- | -------------- | ------------- |\n| x86-32 | `reg` | None | `i16`, `i32`, `f32` |\n| x86-64 | `reg` | None | `i16`, `i32`, `f32`, `i64`, `f64` |\n| x86 | `reg_byte` | None | `i8` |\n| x86 | `xmm_reg` | `sse` | `i32`, `f32`, `i64`, `f64`, <br> `i8x16`, `i16x8`, `i32x4`, `i64x2`, `f32x4`, `f64x2` |\n| x86 | `ymm_reg` | `avx` | `i32`, `f32`, `i64`, `f64`, <br> `i8x16`, `i16x8`, `i32x4`, `i64x2`, `f32x4`, `f64x2` <br> `i8x32`, `i16x16`, `i32x8`, `i64x4`, `f32x8`, `f64x4` |\n| x86 | `zmm_reg` | `avx512f` | `i32`, `f32`, `i64`, `f64`, <br> `i8x16`, `i16x8`, `i32x4`, `i64x2`, `f32x4`, `f64x2` <br> `i8x32`, `i16x16`, `i32x8`, `i64x4`, `f32x8`, `f64x4` <br> `i8x64`, `i16x32`, `i32x16`, `i64x8`, `f32x16`, `f64x8` |\n| x86 | `kreg` | `avx512f` | `i8`, `i16` |\n| x86 | `kreg` | `avx512bw` | `i32`, `i64` |\n| x86 | `mmx_reg` | N/A | Only clobbers |\n| x86 | `x87_reg` | N/A | Only clobbers |\n| x86 | `tmm_reg` | N/A | Only clobbers |\n| AArch64 | `reg` | None | `i8`, `i16`, `i32`, `f32`, `i64`, `f64` |\n| AArch64 | `vreg` | `neon` | `i8`, `i16`, `i32`, `f32`, `i64`, `f64`, <br> `i8x8`, `i16x4`, `i32x2`, `i64x1`, `f32x2`, `f64x1`, <br> `i8x16`, `i16x8`, `i32x4`, `i64x2`, `f32x4`, `f64x2` |\n| AArch64 | `preg` | N/A | Only clobbers |\n| Arm64EC | `reg` | None | `i8`, `i16`, `i32`, `f32`, `i64`, `f64` |\n| Arm64EC | `vreg` | `neon` | `i8`, `i16`, `i32`, `f32`, `i64`, `f64`, <br> `i8x8`, `i16x4`, `i32x2`, `i64x1`, `f32x2`, `f64x1`, <br> `i8x16`, `i16x8`, `i32x4`, `i64x2`, `f32x4`, `f64x2` |\n| ARM | `reg` | None | `i8`, `i16`, `i32`, `f32` |\n| ARM | `sreg` | `vfp2` | `i32`, `f32` |\n| ARM | `dreg` | `vfp2` | `i64`, `f64`, `i8x8`, `i16x4`, `i32x2`, `i64x1`, `f32x2` |\n| ARM | `qreg` | `neon` | `i8x16`, `i16x8`, `i32x4`, `i64x2`, `f32x4` |\n| RISC-V32 | `reg` | None | `i8`, `i16`, `i32`, `f32` |\n| RISC-V64 | `reg` | None | `i8`, `i16`, `i32`, `f32`, `i64`, `f64` |\n| RISC-V | `freg` | `f` | `f32` |\n| RISC-V | `freg` | `d` | `f64` |\n| RISC-V | `vreg` | N/A | Only clobbers |\n| LoongArch32 | `reg` | None | `i8`, `i16`, `i32`, `f32` |\n| LoongArch64 | `reg` | None | `i8`, `i16`, `i32`, `i64`, `f32`, `f64` |\n| LoongArch | `freg` | `f` | `f32` |\n| LoongArch | `freg` | `d` | `f64` |\n| s390x | `reg`, `reg_addr` | None | `i8`, `i16`, `i32`, `i64` |\n| s390x | `freg` | None | `f32`, `f64` |\n| s390x | `vreg` | N/A | Only clobbers |\n| s390x | `areg` | N/A | Only clobbers |\n\n> [!NOTE]\n> For the purposes of the above table pointers, function pointers and `isize`/`usize` are treated as the equivalent integer type (`i16`/`i32`/`i64` depending on the target).\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x = 5i32;\nlet y = -1i8;\nlet z = unsafe { core::arch::x86_64::_mm_set_epi64x(1, 0) };\n\n// reg is valid for `i32`, `reg_byte` is valid for `i8`, and xmm_reg is valid for `__m128i`\n// We can't use `tmm0` as an input or output, but we can clobber it.\nunsafe { core::arch::asm!(\"/* {} {} {} */\", in(reg) x, in(reg_byte) y, in(xmm_reg) z, out(\"tmm0\") _); }\n# }\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nlet z = unsafe { core::arch::x86_64::_mm_set_epi64x(1, 0) };\n// We can't pass an `__m128i` to a `reg` input\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) z); }\n// ERROR: type `__m128i` cannot be used with this register class\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\nIf a value is of a smaller size than the register it is allocated in then the upper bits of that register will have an undefined value for inputs and will be ignored for outputs.\nThe only exception is the `freg` register class on RISC-V where `f32` values are NaN-boxed in a `f64` as required by the RISC-V architecture.\n\n<!--no_run, this test has a non-deterministic runtime behavior-->\n,no_run\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut x: i64;\n// Moving a 32-bit value into a 64-bit value, oops.\n#[allow(asm_sub_register)] // rustc warns about this behavior\nunsafe { core::arch::asm!(\"mov {}, {}\", lateout(reg) x, in(reg) 4i32); }\n// top 32-bits are indeterminate\nassert_eq!(x, 4); // This assertion is not guaranteed to succeed\nassert_eq!(x & 0xFFFFFFFF, 4); // However, this one will succeed\n# }\n\nWhen separate input and output expressions are specified for an `inout` operand, both expressions must have the same type.\nThe only exception is if both operands are pointers or integers, in which case they are only required to have the same size.\nThis restriction exists because the register allocators in LLVM and GCC sometimes cannot handle tied operands with different types.\n\n# #[cfg(target_arch = \"x86_64\")] {\n// Pointers and integers can mix (as long as they are the same size)\nlet x: isize = 0;\nlet y: *mut ();\n// Transmute an `isize` to a `*mut ()`, using inline assembly magic\nunsafe { core::arch::asm!(\"/*{}*/\", inout(reg) x=>y); }\nassert!(y.is_null()); // Extremely roundabout way to make a null pointer\n# }\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i32 = 0;\nlet y: f32;\n// But we can't reinterpret an `i32` to an `f32` like this\nunsafe { core::arch::asm!(\"/* {} */\", inout(reg) x=>y); }\n// ERROR: incompatible types for asm inout argument\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
      "parent_id": null,
      "paragraphs": {
        "asm.register-operands.register-or-class": "Input and output operands can be specified either as an explicit register or as a register class from which the register allocator can select a register.\nExplicit registers are specified as string literals (e.g. `\"eax\"`) while register classes are specified as identifiers (e.g. `reg`).\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut y: i64;\n// We can name both `reg`, or an explicit register like `eax` to get an\n// integer register\nunsafe { core::arch::asm!(\"mov eax, {:e}\", in(reg) 5, lateout(\"eax\") y); }\nassert_eq!(y, 5);\n# }",
        "asm.register-operands.equivalence-to-base-register": "Note that explicit registers treat register aliases (e.g. `r14` vs `lr` on ARM) and smaller views of a register (e.g. `eax` vs `rax`) as equivalent to the base register.",
        "asm.register-operands.error-two-operands": "It is a compile-time error to use the same explicit register for two input operands or two output operands.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// We can't name eax twice\nunsafe { core::arch::asm!(\"\", in(\"eax\") 5, in(\"eax\") 4); }\n// ERROR: register `eax` conflicts with register `eax`\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// ... even using different aliases\nunsafe { core::arch::asm!(\"\", in(\"ax\") 5, in(\"rax\") 4); }\n// ERROR: register `rax` conflicts with register `ax`\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.register-operands.error-overlapping": "Additionally, it is also a compile-time error to use overlapping registers (e.g. ARM VFP) in input operands or in output operands.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// al overlaps with ax, so we can't name both of them.\nunsafe { core::arch::asm!(\"\", in(\"ax\") 5, in(\"al\") 4i8); }\n// ERROR: register `al` conflicts with register `ax`\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.register-operands.allowed-types": "Only the following types are allowed as operands for inline assembly:\n- Integers (signed and unsigned)\n- Floating-point numbers\n- Pointers (thin only)\n- Function pointers\n- SIMD vectors (structs defined with `#[repr(simd)]` and which implement `Copy`).\nThis includes architecture-specific vector types defined in `std::arch` such as `__m128` (x86) or `int8x16_t` (ARM).\n\n# #[cfg(target_arch = \"x86_64\")] {\nextern \"C\" fn foo() {}\n\n// Integers are allowed...\nlet y: i64 = 5;\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) y); }\n\n// and pointers...\nlet py = &raw const y;\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) py); }\n\n// floats as well...\nlet f = 1.0f32;\nunsafe { core::arch::asm!(\"/* {} */\", in(xmm_reg) f); }\n\n// even function pointers and simd vectors.\nlet func: extern \"C\" fn() = foo;\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) func); }\n\nlet z = unsafe { core::arch::x86_64::_mm_set_epi64x(1, 0) };\nunsafe { core::arch::asm!(\"/* {} */\", in(xmm_reg) z); }\n# }\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nstruct Foo;\nlet x: Foo = Foo;\n// Complex types like structs are not allowed\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) x); }\n// ERROR: cannot use value of type `Foo` for inline assembly\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.register-operands.supported-register-classes": "Here is the list of currently supported register classes:\n\n| Architecture | Register class | Registers | LLVM constraint code |\n| ------------ | -------------- | --------- | -------------------- |\n| x86 | `reg` | `ax`, `bx`, `cx`, `dx`, `si`, `di`, `bp`, `r[8-15]` (x86-64 only) | `r` |\n| x86 | `reg_abcd` | `ax`, `bx`, `cx`, `dx` | `Q` |\n| x86-32 | `reg_byte` | `al`, `bl`, `cl`, `dl`, `ah`, `bh`, `ch`, `dh` | `q` |\n| x86-64 | `reg_byte`\\* | `al`, `bl`, `cl`, `dl`, `sil`, `dil`, `bpl`, `r[8-15]b` | `q` |\n| x86 | `xmm_reg` | `xmm[0-7]` (x86) `xmm[0-15]` (x86-64) | `x` |\n| x86 | `ymm_reg` | `ymm[0-7]` (x86) `ymm[0-15]` (x86-64) | `x` |\n| x86 | `zmm_reg` | `zmm[0-7]` (x86) `zmm[0-31]` (x86-64) | `v` |\n| x86 | `kreg` | `k[1-7]` | `Yk` |\n| x86 | `kreg0` | `k0` | Only clobbers |\n| x86 | `x87_reg` | `st([0-7])` | Only clobbers |\n| x86 | `mmx_reg` | `mm[0-7]` | Only clobbers |\n| x86-64 | `tmm_reg` | `tmm[0-7]` | Only clobbers |\n| AArch64 | `reg` | `x[0-30]` | `r` |\n| AArch64 | `vreg` | `v[0-31]` | `w` |\n| AArch64 | `vreg_low16` | `v[0-15]` | `x` |\n| AArch64 | `preg` | `p[0-15]`, `ffr` | Only clobbers |\n| Arm64EC | `reg` | `x[0-12]`, `x[15-22]`, `x[25-27]`, `x30` | `r` |\n| Arm64EC | `vreg` | `v[0-15]` | `w` |\n| Arm64EC | `vreg_low16` | `v[0-15]` | `x` |\n| ARM (ARM/Thumb2) | `reg` | `r[0-12]`, `r14` | `r` |\n| ARM (Thumb1) | `reg` | `r[0-7]` | `r` |\n| ARM | `sreg` | `s[0-31]` | `t` |\n| ARM | `sreg_low16` | `s[0-15]` | `x` |\n| ARM | `dreg` | `d[0-31]` | `w` |\n| ARM | `dreg_low16` | `d[0-15]` | `t` |\n| ARM | `dreg_low8` | `d[0-8]` | `x` |\n| ARM | `qreg` | `q[0-15]` | `w` |\n| ARM | `qreg_low8` | `q[0-7]` | `t` |\n| ARM | `qreg_low4` | `q[0-3]` | `x` |\n| RISC-V | `reg` | `x1`, `x[5-7]`, `x[9-15]`, `x[16-31]` (non-RV32E) | `r` |\n| RISC-V | `freg` | `f[0-31]` | `f` |\n| RISC-V | `vreg` | `v[0-31]` | Only clobbers |\n| LoongArch | `reg` | `$r1`, `$r[4-20]`, `$r[23,30]` | `r` |\n| LoongArch | `freg` | `$f[0-31]` | `f` |\n| s390x | `reg` | `r[0-10]`, `r[12-14]` | `r` |\n| s390x | `reg_addr` | `r[1-10]`, `r[12-14]` | `a` |\n| s390x | `freg` | `f[0-15]` | `f` |\n| s390x | `vreg` | `v[0-31]` | Only clobbers |\n| s390x | `areg` | `a[2-15]` | Only clobbers |\n\n> [!NOTE]\n> - On x86 we treat `reg_byte` differently from `reg` because the compiler can allocate `al` and `ah` separately whereas `reg` reserves the whole register.\n> - On x86-64 the high byte registers (e.g. `ah`) are not available in the `reg_byte` register class.\n> - Some register classes are marked as \"Only clobbers\" which means that registers in these classes cannot be used for inputs or outputs, only clobbers of the form `out(<explicit register>) _` or `lateout(<explicit register>) _`.",
        "asm.register-operands.value-type-constraints": "Each register class has constraints on which value types they can be used with.\nThis is necessary because the way a value is loaded into a register depends on its type.\nFor example, on big-endian systems, loading a `i32x4` and a `i8x16` into a SIMD register may result in different register contents even if the byte-wise memory representation of both values is identical.\nThe availability of supported types for a particular register class may depend on what target features are currently enabled.\n\n| Architecture | Register class | Target feature | Allowed types |\n| ------------ | -------------- | -------------- | ------------- |\n| x86-32 | `reg` | None | `i16`, `i32`, `f32` |\n| x86-64 | `reg` | None | `i16`, `i32`, `f32`, `i64`, `f64` |\n| x86 | `reg_byte` | None | `i8` |\n| x86 | `xmm_reg` | `sse` | `i32`, `f32`, `i64`, `f64`, <br> `i8x16`, `i16x8`, `i32x4`, `i64x2`, `f32x4`, `f64x2` |\n| x86 | `ymm_reg` | `avx` | `i32`, `f32`, `i64`, `f64`, <br> `i8x16`, `i16x8`, `i32x4`, `i64x2`, `f32x4`, `f64x2` <br> `i8x32`, `i16x16`, `i32x8`, `i64x4`, `f32x8`, `f64x4` |\n| x86 | `zmm_reg` | `avx512f` | `i32`, `f32`, `i64`, `f64`, <br> `i8x16`, `i16x8`, `i32x4`, `i64x2`, `f32x4`, `f64x2` <br> `i8x32`, `i16x16`, `i32x8`, `i64x4`, `f32x8`, `f64x4` <br> `i8x64`, `i16x32`, `i32x16`, `i64x8`, `f32x16`, `f64x8` |\n| x86 | `kreg` | `avx512f` | `i8`, `i16` |\n| x86 | `kreg` | `avx512bw` | `i32`, `i64` |\n| x86 | `mmx_reg` | N/A | Only clobbers |\n| x86 | `x87_reg` | N/A | Only clobbers |\n| x86 | `tmm_reg` | N/A | Only clobbers |\n| AArch64 | `reg` | None | `i8`, `i16`, `i32`, `f32`, `i64`, `f64` |\n| AArch64 | `vreg` | `neon` | `i8`, `i16`, `i32`, `f32`, `i64`, `f64`, <br> `i8x8`, `i16x4`, `i32x2`, `i64x1`, `f32x2`, `f64x1`, <br> `i8x16`, `i16x8`, `i32x4`, `i64x2`, `f32x4`, `f64x2` |\n| AArch64 | `preg` | N/A | Only clobbers |\n| Arm64EC | `reg` | None | `i8`, `i16`, `i32`, `f32`, `i64`, `f64` |\n| Arm64EC | `vreg` | `neon` | `i8`, `i16`, `i32`, `f32`, `i64`, `f64`, <br> `i8x8`, `i16x4`, `i32x2`, `i64x1`, `f32x2`, `f64x1`, <br> `i8x16`, `i16x8`, `i32x4`, `i64x2`, `f32x4`, `f64x2` |\n| ARM | `reg` | None | `i8`, `i16`, `i32`, `f32` |\n| ARM | `sreg` | `vfp2` | `i32`, `f32` |\n| ARM | `dreg` | `vfp2` | `i64`, `f64`, `i8x8`, `i16x4`, `i32x2`, `i64x1`, `f32x2` |\n| ARM | `qreg` | `neon` | `i8x16`, `i16x8`, `i32x4`, `i64x2`, `f32x4` |\n| RISC-V32 | `reg` | None | `i8`, `i16`, `i32`, `f32` |\n| RISC-V64 | `reg` | None | `i8`, `i16`, `i32`, `f32`, `i64`, `f64` |\n| RISC-V | `freg` | `f` | `f32` |\n| RISC-V | `freg` | `d` | `f64` |\n| RISC-V | `vreg` | N/A | Only clobbers |\n| LoongArch32 | `reg` | None | `i8`, `i16`, `i32`, `f32` |\n| LoongArch64 | `reg` | None | `i8`, `i16`, `i32`, `i64`, `f32`, `f64` |\n| LoongArch | `freg` | `f` | `f32` |\n| LoongArch | `freg` | `d` | `f64` |\n| s390x | `reg`, `reg_addr` | None | `i8`, `i16`, `i32`, `i64` |\n| s390x | `freg` | None | `f32`, `f64` |\n| s390x | `vreg` | N/A | Only clobbers |\n| s390x | `areg` | N/A | Only clobbers |\n\n> [!NOTE]\n> For the purposes of the above table pointers, function pointers and `isize`/`usize` are treated as the equivalent integer type (`i16`/`i32`/`i64` depending on the target).\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x = 5i32;\nlet y = -1i8;\nlet z = unsafe { core::arch::x86_64::_mm_set_epi64x(1, 0) };\n\n// reg is valid for `i32`, `reg_byte` is valid for `i8`, and xmm_reg is valid for `__m128i`\n// We can't use `tmm0` as an input or output, but we can clobber it.\nunsafe { core::arch::asm!(\"/* {} {} {} */\", in(reg) x, in(reg_byte) y, in(xmm_reg) z, out(\"tmm0\") _); }\n# }\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nlet z = unsafe { core::arch::x86_64::_mm_set_epi64x(1, 0) };\n// We can't pass an `__m128i` to a `reg` input\nunsafe { core::arch::asm!(\"/* {} */\", in(reg) z); }\n// ERROR: type `__m128i` cannot be used with this register class\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.register-operands.smaller-value": "If a value is of a smaller size than the register it is allocated in then the upper bits of that register will have an undefined value for inputs and will be ignored for outputs.\nThe only exception is the `freg` register class on RISC-V where `f32` values are NaN-boxed in a `f64` as required by the RISC-V architecture.\n\n<!--no_run, this test has a non-deterministic runtime behavior-->\n,no_run\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut x: i64;\n// Moving a 32-bit value into a 64-bit value, oops.\n#[allow(asm_sub_register)] // rustc warns about this behavior\nunsafe { core::arch::asm!(\"mov {}, {}\", lateout(reg) x, in(reg) 4i32); }\n// top 32-bits are indeterminate\nassert_eq!(x, 4); // This assertion is not guaranteed to succeed\nassert_eq!(x & 0xFFFFFFFF, 4); // However, this one will succeed\n# }",
        "asm.register-operands.separate-input-output": "When separate input and output expressions are specified for an `inout` operand, both expressions must have the same type.\nThe only exception is if both operands are pointers or integers, in which case they are only required to have the same size.\nThis restriction exists because the register allocators in LLVM and GCC sometimes cannot handle tied operands with different types.\n\n# #[cfg(target_arch = \"x86_64\")] {\n// Pointers and integers can mix (as long as they are the same size)\nlet x: isize = 0;\nlet y: *mut ();\n// Transmute an `isize` to a `*mut ()`, using inline assembly magic\nunsafe { core::arch::asm!(\"/*{}*/\", inout(reg) x=>y); }\nassert!(y.is_null()); // Extremely roundabout way to make a null pointer\n# }\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i32 = 0;\nlet y: f32;\n// But we can't reinterpret an `i32` to an `f32` like this\nunsafe { core::arch::asm!(\"/* {} */\", inout(reg) x=>y); }\n// ERROR: incompatible types for asm inout argument\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");"
      }
    },
    {
      "id": "asm.register-names",
      "title": "Register names",
      "level": 1,
      "content": "Some registers have multiple names.\nThese are all treated by the compiler as identical to the base register name.\nHere is the list of all supported register aliases:\n\n| Architecture | Base register | Aliases |\n| ------------ | ------------- | ------- |\n| x86 | `ax` | `eax`, `rax` |\n| x86 | `bx` | `ebx`, `rbx` |\n| x86 | `cx` | `ecx`, `rcx` |\n| x86 | `dx` | `edx`, `rdx` |\n| x86 | `si` | `esi`, `rsi` |\n| x86 | `di` | `edi`, `rdi` |\n| x86 | `bp` | `bpl`, `ebp`, `rbp` |\n| x86 | `sp` | `spl`, `esp`, `rsp` |\n| x86 | `ip` | `eip`, `rip` |\n| x86 | `st(0)` | `st` |\n| x86 | `r[8-15]` | `r[8-15]b`, `r[8-15]w`, `r[8-15]d` |\n| x86 | `xmm[0-31]` | `ymm[0-31]`, `zmm[0-31]` |\n| AArch64 | `x[0-30]` | `w[0-30]` |\n| AArch64 | `x29` | `fp` |\n| AArch64 | `x30` | `lr` |\n| AArch64 | `sp` | `wsp` |\n| AArch64 | `xzr` | `wzr` |\n| AArch64 | `v[0-31]` | `b[0-31]`, `h[0-31]`, `s[0-31]`, `d[0-31]`, `q[0-31]` |\n| Arm64EC | `x[0-30]` | `w[0-30]` |\n| Arm64EC | `x29` | `fp` |\n| Arm64EC | `x30` | `lr` |\n| Arm64EC | `sp` | `wsp` |\n| Arm64EC | `xzr` | `wzr` |\n| Arm64EC | `v[0-15]` | `b[0-15]`, `h[0-15]`, `s[0-15]`, `d[0-15]`, `q[0-15]` |\n| ARM | `r[0-3]` | `a[1-4]` |\n| ARM | `r[4-9]` | `v[1-6]` |\n| ARM | `r9` | `rfp` |\n| ARM | `r10` | `sl` |\n| ARM | `r11` | `fp` |\n| ARM | `r12` | `ip` |\n| ARM | `r13` | `sp` |\n| ARM | `r14` | `lr` |\n| ARM | `r15` | `pc` |\n| RISC-V | `x0` | `zero` |\n| RISC-V | `x1` | `ra` |\n| RISC-V | `x2` | `sp` |\n| RISC-V | `x3` | `gp` |\n| RISC-V | `x4` | `tp` |\n| RISC-V | `x[5-7]` | `t[0-2]` |\n| RISC-V | `x8` | `fp`, `s0` |\n| RISC-V | `x9` | `s1` |\n| RISC-V | `x[10-17]` | `a[0-7]` |\n| RISC-V | `x[18-27]` | `s[2-11]` |\n| RISC-V | `x[28-31]` | `t[3-6]` |\n| RISC-V | `f[0-7]` | `ft[0-7]` |\n| RISC-V | `f[8-9]` | `fs[0-1]` |\n| RISC-V | `f[10-17]` | `fa[0-7]` |\n| RISC-V | `f[18-27]` | `fs[2-11]` |\n| RISC-V | `f[28-31]` | `ft[8-11]` |\n| LoongArch | `$r0` | `$zero` |\n| LoongArch | `$r1` | `$ra` |\n| LoongArch | `$r2` | `$tp` |\n| LoongArch | `$r3` | `$sp` |\n| LoongArch | `$r[4-11]` | `$a[0-7]` |\n| LoongArch | `$r[12-20]` | `$t[0-8]` |\n| LoongArch | `$r21` | |\n| LoongArch | `$r22` | `$fp`, `$s9` |\n| LoongArch | `$r[23-31]` | `$s[0-8]` |\n| LoongArch | `$f[0-7]` | `$fa[0-7]` |\n| LoongArch | `$f[8-23]` | `$ft[0-15]` |\n| LoongArch | `$f[24-31]` | `$fs[0-7]` |\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet z = 0i64;\n// rax is an alias for eax and ax\nunsafe { core::arch::asm!(\"\", in(\"rax\") z); }\n# }\n\nSome registers cannot be used for input or output operands:\n\n| Architecture | Unsupported register | Reason |\n| ------------ | -------------------- | ------ |\n| All | `sp`, `r15` (s390x) | The stack pointer must be restored to its original value at the end of the assembly code or before jumping to a `label` block. |\n| All | `bp` (x86), `x29` (AArch64 and Arm64EC), `x8` (RISC-V), `$fp` (LoongArch), `r11` (s390x) | The frame pointer cannot be used as an input or output. |\n| ARM | `r7` or `r11` | On ARM the frame pointer can be either `r7` or `r11` depending on the target. The frame pointer cannot be used as an input or output. |\n| All | `si` (x86-32), `bx` (x86-64), `r6` (ARM), `x19` (AArch64 and Arm64EC), `x9` (RISC-V), `$s8` (LoongArch) | This is used internally by LLVM as a \"base pointer\" for functions with complex stack frames. |\n| x86 | `ip` | This is the program counter, not a real register. |\n| AArch64 | `xzr` | This is a constant zero register which can't be modified. |\n| AArch64 | `x18` | This is an OS-reserved register on some AArch64 targets. |\n| Arm64EC | `xzr` | This is a constant zero register which can't be modified. |\n| Arm64EC | `x18` | This is an OS-reserved register. |\n| Arm64EC | `x13`, `x14`, `x23`, `x24`, `x28`, `v[16-31]`, `p[0-15]`, `ffr` | These are AArch64 registers that are not supported for Arm64EC. |\n| ARM | `pc` | This is the program counter, not a real register. |\n| ARM | `r9` | This is an OS-reserved register on some ARM targets. |\n| RISC-V | `x0` | This is a constant zero register which can't be modified. |\n| RISC-V | `gp`, `tp` | These registers are reserved and cannot be used as inputs or outputs. |\n| LoongArch | `$r0` or `$zero` | This is a constant zero register which can't be modified. |\n| LoongArch | `$r2` or `$tp` | This is reserved for TLS. |\n| LoongArch | `$r21` | This is reserved by the ABI. |\n| s390x | `c[0-15]` | Reserved by the kernel. |\n| s390x | `a[0-1]` | Reserved for system use. |\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// bp is reserved\nunsafe { core::arch::asm!(\"\", in(\"bp\") 5i32); }\n// ERROR: invalid register `bp`: the frame pointer cannot be used as an operand for inline asm\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\nThe frame pointer and base pointer registers are reserved for internal use by LLVM. While `asm!` statements cannot explicitly specify the use of reserved registers, in some cases LLVM will allocate one of these reserved registers for `reg` operands. Assembly code making use of reserved registers should be careful since `reg` operands may use the same registers.",
      "parent_id": null,
      "paragraphs": {
        "asm.register-names.supported-register-aliases": "Some registers have multiple names.\nThese are all treated by the compiler as identical to the base register name.\nHere is the list of all supported register aliases:\n\n| Architecture | Base register | Aliases |\n| ------------ | ------------- | ------- |\n| x86 | `ax` | `eax`, `rax` |\n| x86 | `bx` | `ebx`, `rbx` |\n| x86 | `cx` | `ecx`, `rcx` |\n| x86 | `dx` | `edx`, `rdx` |\n| x86 | `si` | `esi`, `rsi` |\n| x86 | `di` | `edi`, `rdi` |\n| x86 | `bp` | `bpl`, `ebp`, `rbp` |\n| x86 | `sp` | `spl`, `esp`, `rsp` |\n| x86 | `ip` | `eip`, `rip` |\n| x86 | `st(0)` | `st` |\n| x86 | `r[8-15]` | `r[8-15]b`, `r[8-15]w`, `r[8-15]d` |\n| x86 | `xmm[0-31]` | `ymm[0-31]`, `zmm[0-31]` |\n| AArch64 | `x[0-30]` | `w[0-30]` |\n| AArch64 | `x29` | `fp` |\n| AArch64 | `x30` | `lr` |\n| AArch64 | `sp` | `wsp` |\n| AArch64 | `xzr` | `wzr` |\n| AArch64 | `v[0-31]` | `b[0-31]`, `h[0-31]`, `s[0-31]`, `d[0-31]`, `q[0-31]` |\n| Arm64EC | `x[0-30]` | `w[0-30]` |\n| Arm64EC | `x29` | `fp` |\n| Arm64EC | `x30` | `lr` |\n| Arm64EC | `sp` | `wsp` |\n| Arm64EC | `xzr` | `wzr` |\n| Arm64EC | `v[0-15]` | `b[0-15]`, `h[0-15]`, `s[0-15]`, `d[0-15]`, `q[0-15]` |\n| ARM | `r[0-3]` | `a[1-4]` |\n| ARM | `r[4-9]` | `v[1-6]` |\n| ARM | `r9` | `rfp` |\n| ARM | `r10` | `sl` |\n| ARM | `r11` | `fp` |\n| ARM | `r12` | `ip` |\n| ARM | `r13` | `sp` |\n| ARM | `r14` | `lr` |\n| ARM | `r15` | `pc` |\n| RISC-V | `x0` | `zero` |\n| RISC-V | `x1` | `ra` |\n| RISC-V | `x2` | `sp` |\n| RISC-V | `x3` | `gp` |\n| RISC-V | `x4` | `tp` |\n| RISC-V | `x[5-7]` | `t[0-2]` |\n| RISC-V | `x8` | `fp`, `s0` |\n| RISC-V | `x9` | `s1` |\n| RISC-V | `x[10-17]` | `a[0-7]` |\n| RISC-V | `x[18-27]` | `s[2-11]` |\n| RISC-V | `x[28-31]` | `t[3-6]` |\n| RISC-V | `f[0-7]` | `ft[0-7]` |\n| RISC-V | `f[8-9]` | `fs[0-1]` |\n| RISC-V | `f[10-17]` | `fa[0-7]` |\n| RISC-V | `f[18-27]` | `fs[2-11]` |\n| RISC-V | `f[28-31]` | `ft[8-11]` |\n| LoongArch | `$r0` | `$zero` |\n| LoongArch | `$r1` | `$ra` |\n| LoongArch | `$r2` | `$tp` |\n| LoongArch | `$r3` | `$sp` |\n| LoongArch | `$r[4-11]` | `$a[0-7]` |\n| LoongArch | `$r[12-20]` | `$t[0-8]` |\n| LoongArch | `$r21` | |\n| LoongArch | `$r22` | `$fp`, `$s9` |\n| LoongArch | `$r[23-31]` | `$s[0-8]` |\n| LoongArch | `$f[0-7]` | `$fa[0-7]` |\n| LoongArch | `$f[8-23]` | `$ft[0-15]` |\n| LoongArch | `$f[24-31]` | `$fs[0-7]` |\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet z = 0i64;\n// rax is an alias for eax and ax\nunsafe { core::arch::asm!(\"\", in(\"rax\") z); }\n# }",
        "asm.register-names.not-for-io": "Some registers cannot be used for input or output operands:\n\n| Architecture | Unsupported register | Reason |\n| ------------ | -------------------- | ------ |\n| All | `sp`, `r15` (s390x) | The stack pointer must be restored to its original value at the end of the assembly code or before jumping to a `label` block. |\n| All | `bp` (x86), `x29` (AArch64 and Arm64EC), `x8` (RISC-V), `$fp` (LoongArch), `r11` (s390x) | The frame pointer cannot be used as an input or output. |\n| ARM | `r7` or `r11` | On ARM the frame pointer can be either `r7` or `r11` depending on the target. The frame pointer cannot be used as an input or output. |\n| All | `si` (x86-32), `bx` (x86-64), `r6` (ARM), `x19` (AArch64 and Arm64EC), `x9` (RISC-V), `$s8` (LoongArch) | This is used internally by LLVM as a \"base pointer\" for functions with complex stack frames. |\n| x86 | `ip` | This is the program counter, not a real register. |\n| AArch64 | `xzr` | This is a constant zero register which can't be modified. |\n| AArch64 | `x18` | This is an OS-reserved register on some AArch64 targets. |\n| Arm64EC | `xzr` | This is a constant zero register which can't be modified. |\n| Arm64EC | `x18` | This is an OS-reserved register. |\n| Arm64EC | `x13`, `x14`, `x23`, `x24`, `x28`, `v[16-31]`, `p[0-15]`, `ffr` | These are AArch64 registers that are not supported for Arm64EC. |\n| ARM | `pc` | This is the program counter, not a real register. |\n| ARM | `r9` | This is an OS-reserved register on some ARM targets. |\n| RISC-V | `x0` | This is a constant zero register which can't be modified. |\n| RISC-V | `gp`, `tp` | These registers are reserved and cannot be used as inputs or outputs. |\n| LoongArch | `$r0` or `$zero` | This is a constant zero register which can't be modified. |\n| LoongArch | `$r2` or `$tp` | This is reserved for TLS. |\n| LoongArch | `$r21` | This is reserved by the ABI. |\n| s390x | `c[0-15]` | Reserved by the kernel. |\n| s390x | `a[0-1]` | Reserved for system use. |\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// bp is reserved\nunsafe { core::arch::asm!(\"\", in(\"bp\") 5i32); }\n// ERROR: invalid register `bp`: the frame pointer cannot be used as an operand for inline asm\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.register-names.fp-bp-reserved": "The frame pointer and base pointer registers are reserved for internal use by LLVM. While `asm!` statements cannot explicitly specify the use of reserved registers, in some cases LLVM will allocate one of these reserved registers for `reg` operands. Assembly code making use of reserved registers should be careful since `reg` operands may use the same registers."
      }
    },
    {
      "id": "asm.template-modifiers",
      "title": "Template modifiers",
      "level": 1,
      "content": "The placeholders can be augmented by modifiers which are specified after the `:` in the curly braces.\nThese modifiers do not affect register allocation, but change the way operands are formatted when inserted into the template string.\n\nOnly one modifier is allowed per template placeholder.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// We can't specify both `r` and `e` at the same time.\nunsafe { core::arch::asm!(\"/* {:er}\", in(reg) 5i32); }\n// ERROR: asm template modifier must be a single character\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\nThe supported modifiers are a subset of LLVM's (and GCC's) asm template argument modifiers, but do not use the same letter codes.\n\n| Architecture | Register class | Modifier | Example output | LLVM modifier |\n| ------------ | -------------- | -------- | -------------- | ------------- |\n| x86-32 | `reg` | None | `eax` | `k` |\n| x86-64 | `reg` | None | `rax` | `q` |\n| x86-32 | `reg_abcd` | `l` | `al` | `b` |\n| x86-64 | `reg` | `l` | `al` | `b` |\n| x86 | `reg_abcd` | `h` | `ah` | `h` |\n| x86 | `reg` | `x` | `ax` | `w` |\n| x86 | `reg` | `e` | `eax` | `k` |\n| x86-64 | `reg` | `r` | `rax` | `q` |\n| x86 | `reg_byte` | None | `al` / `ah` | None |\n| x86 | `xmm_reg` | None | `xmm0` | `x` |\n| x86 | `ymm_reg` | None | `ymm0` | `t` |\n| x86 | `zmm_reg` | None | `zmm0` | `g` |\n| x86 | `*mm_reg` | `x` | `xmm0` | `x` |\n| x86 | `*mm_reg` | `y` | `ymm0` | `t` |\n| x86 | `*mm_reg` | `z` | `zmm0` | `g` |\n| x86 | `kreg` | None | `k1` | None |\n| AArch64/Arm64EC | `reg` | None | `x0` | `x` |\n| AArch64/Arm64EC | `reg` | `w` | `w0` | `w` |\n| AArch64/Arm64EC | `reg` | `x` | `x0` | `x` |\n| AArch64/Arm64EC | `vreg` | None | `v0` | None |\n| AArch64/Arm64EC | `vreg` | `v` | `v0` | None |\n| AArch64/Arm64EC | `vreg` | `b` | `b0` | `b` |\n| AArch64/Arm64EC | `vreg` | `h` | `h0` | `h` |\n| AArch64/Arm64EC | `vreg` | `s` | `s0` | `s` |\n| AArch64/Arm64EC | `vreg` | `d` | `d0` | `d` |\n| AArch64/Arm64EC | `vreg` | `q` | `q0` | `q` |\n| ARM | `reg` | None | `r0` | None |\n| ARM | `sreg` | None | `s0` | None |\n| ARM | `dreg` | None | `d0` | `P` |\n| ARM | `qreg` | None | `q0` | `q` |\n| ARM | `qreg` | `e` / `f` | `d0` / `d1` | `e` / `f` |\n| RISC-V | `reg` | None | `x1` | None |\n| RISC-V | `freg` | None | `f0` | None |\n| LoongArch | `reg` | None | `$r1` | None |\n| LoongArch | `freg` | None | `$f0` | None |\n| s390x | `reg` | None | `%r0` | None |\n| s390x | `reg_addr` | None | `%r1` | None |\n| s390x | `freg` | None | `%f0` | None |\n\n> [!NOTE]\n> - on ARM `e` / `f`: this prints the low or high doubleword register name of a NEON quad (128-bit) register.\n> - on x86: our behavior for `reg` with no modifiers differs from what GCC does.\n>   GCC will infer the modifier based on the operand value type, while we default to the full register size.\n> - on x86 `xmm_reg`: the `x`, `t` and `g` LLVM modifiers are not yet implemented in LLVM (they are supported by GCC only), but this should be a simple change.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut x = 0x10u16;\n\n// u16::swap_bytes using `xchg`\n// low half of `{x}` is referred to by `{x:l}`, and the high half by `{x:h}`\nunsafe { core::arch::asm!(\"xchg {x:l}, {x:h}\", x = inout(reg_abcd) x); }\nassert_eq!(x, 0x1000u16);\n# }\n\nAs stated in the previous section, passing an input value smaller than the register width will result in the upper bits of the register containing undefined values.\nThis is not a problem if the inline asm only accesses the lower bits of the register, which can be done by using a template modifier to use a subregister name in the assembly code (e.g. `ax` instead of `rax`).\nSince this an easy pitfall, the compiler will suggest a template modifier to use where appropriate given the input type.\nIf all references to an operand already have modifiers then the warning is suppressed for that operand.\n\n[llvm-argmod]: http://llvm.org/docs/LangRef.html#asm-template-argument-modifiers",
      "parent_id": null,
      "paragraphs": {
        "asm.template-modifiers.intro": "The placeholders can be augmented by modifiers which are specified after the `:` in the curly braces.\nThese modifiers do not affect register allocation, but change the way operands are formatted when inserted into the template string.",
        "asm.template-modifiers.only-one": "Only one modifier is allowed per template placeholder.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// We can't specify both `r` and `e` at the same time.\nunsafe { core::arch::asm!(\"/* {:er}\", in(reg) 5i32); }\n// ERROR: asm template modifier must be a single character\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.template-modifiers.supported-modifiers": "The supported modifiers are a subset of LLVM's (and GCC's) asm template argument modifiers, but do not use the same letter codes.\n\n| Architecture | Register class | Modifier | Example output | LLVM modifier |\n| ------------ | -------------- | -------- | -------------- | ------------- |\n| x86-32 | `reg` | None | `eax` | `k` |\n| x86-64 | `reg` | None | `rax` | `q` |\n| x86-32 | `reg_abcd` | `l` | `al` | `b` |\n| x86-64 | `reg` | `l` | `al` | `b` |\n| x86 | `reg_abcd` | `h` | `ah` | `h` |\n| x86 | `reg` | `x` | `ax` | `w` |\n| x86 | `reg` | `e` | `eax` | `k` |\n| x86-64 | `reg` | `r` | `rax` | `q` |\n| x86 | `reg_byte` | None | `al` / `ah` | None |\n| x86 | `xmm_reg` | None | `xmm0` | `x` |\n| x86 | `ymm_reg` | None | `ymm0` | `t` |\n| x86 | `zmm_reg` | None | `zmm0` | `g` |\n| x86 | `*mm_reg` | `x` | `xmm0` | `x` |\n| x86 | `*mm_reg` | `y` | `ymm0` | `t` |\n| x86 | `*mm_reg` | `z` | `zmm0` | `g` |\n| x86 | `kreg` | None | `k1` | None |\n| AArch64/Arm64EC | `reg` | None | `x0` | `x` |\n| AArch64/Arm64EC | `reg` | `w` | `w0` | `w` |\n| AArch64/Arm64EC | `reg` | `x` | `x0` | `x` |\n| AArch64/Arm64EC | `vreg` | None | `v0` | None |\n| AArch64/Arm64EC | `vreg` | `v` | `v0` | None |\n| AArch64/Arm64EC | `vreg` | `b` | `b0` | `b` |\n| AArch64/Arm64EC | `vreg` | `h` | `h0` | `h` |\n| AArch64/Arm64EC | `vreg` | `s` | `s0` | `s` |\n| AArch64/Arm64EC | `vreg` | `d` | `d0` | `d` |\n| AArch64/Arm64EC | `vreg` | `q` | `q0` | `q` |\n| ARM | `reg` | None | `r0` | None |\n| ARM | `sreg` | None | `s0` | None |\n| ARM | `dreg` | None | `d0` | `P` |\n| ARM | `qreg` | None | `q0` | `q` |\n| ARM | `qreg` | `e` / `f` | `d0` / `d1` | `e` / `f` |\n| RISC-V | `reg` | None | `x1` | None |\n| RISC-V | `freg` | None | `f0` | None |\n| LoongArch | `reg` | None | `$r1` | None |\n| LoongArch | `freg` | None | `$f0` | None |\n| s390x | `reg` | None | `%r0` | None |\n| s390x | `reg_addr` | None | `%r1` | None |\n| s390x | `freg` | None | `%f0` | None |\n\n> [!NOTE]\n> - on ARM `e` / `f`: this prints the low or high doubleword register name of a NEON quad (128-bit) register.\n> - on x86: our behavior for `reg` with no modifiers differs from what GCC does.\n>   GCC will infer the modifier based on the operand value type, while we default to the full register size.\n> - on x86 `xmm_reg`: the `x`, `t` and `g` LLVM modifiers are not yet implemented in LLVM (they are supported by GCC only), but this should be a simple change.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut x = 0x10u16;\n\n// u16::swap_bytes using `xchg`\n// low half of `{x}` is referred to by `{x:l}`, and the high half by `{x:h}`\nunsafe { core::arch::asm!(\"xchg {x:l}, {x:h}\", x = inout(reg_abcd) x); }\nassert_eq!(x, 0x1000u16);\n# }",
        "asm.template-modifiers.smaller-value": "As stated in the previous section, passing an input value smaller than the register width will result in the upper bits of the register containing undefined values.\nThis is not a problem if the inline asm only accesses the lower bits of the register, which can be done by using a template modifier to use a subregister name in the assembly code (e.g. `ax` instead of `rax`).\nSince this an easy pitfall, the compiler will suggest a template modifier to use where appropriate given the input type.\nIf all references to an operand already have modifiers then the warning is suppressed for that operand.\n\n[llvm-argmod]: http://llvm.org/docs/LangRef.html#asm-template-argument-modifiers"
      }
    },
    {
      "id": "asm.abi-clobbers",
      "title": "ABI clobbers",
      "level": 1,
      "content": "The `clobber_abi` keyword can be used to apply a default set of clobbers to the assembly code.\nThis will automatically insert the necessary clobber constraints as needed for calling a function with a particular calling convention: if the calling convention does not fully preserve the value of a register across a call then `lateout(\"...\") _` is implicitly added to the operands list (where the `...` is replaced by the register's name).\n\n# #[cfg(target_arch = \"x86_64\")] {\nextern \"C\" fn foo() -> i32 { 0 }\n\nlet z: i32;\n// To call a function, we have to inform the compiler that we're clobbering\n// callee saved registers\nunsafe { core::arch::asm!(\"call {}\", sym foo, out(\"rax\") z, clobber_abi(\"C\")); }\nassert_eq!(z, 0);\n# }\n\n`clobber_abi` may be specified any number of times. It will insert a clobber for all unique registers in the union of all specified calling conventions.\n\n# #[cfg(target_arch = \"x86_64\")] {\nextern \"sysv64\" fn foo() -> i32 { 0 }\nextern \"win64\" fn bar(x: i32) -> i32 { x + 1}\n\nlet z: i32;\n// We can even call multiple functions with different conventions and\n// different saved registers\nunsafe {\n    core::arch::asm!(\n        \"call {}\",\n        \"mov ecx, eax\",\n        \"call {}\",\n        sym foo,\n        sym bar,\n        out(\"rax\") z,\n        clobber_abi(\"C\")\n    );\n}\nassert_eq!(z, 1);\n# }\n\nGeneric register class outputs are disallowed by the compiler when `clobber_abi` is used: all outputs must specify an explicit register.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nextern \"C\" fn foo(x: i32) -> i32 { 0 }\n\nlet z: i32;\n// explicit registers must be used to not accidentally overlap.\nunsafe {\n    core::arch::asm!(\n        \"mov eax, {:e}\",\n        \"call {}\",\n        out(reg) z,\n        sym foo,\n        clobber_abi(\"C\")\n    );\n    // ERROR: asm with `clobber_abi` must specify explicit registers for outputs\n}\nassert_eq!(z, 0);\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\nExplicit register outputs have precedence over the implicit clobbers inserted by `clobber_abi`: a clobber will only be inserted for a register if that register is not used as an output.\n\nThe following ABIs can be used with `clobber_abi`:\n\n| Architecture | ABI name | Clobbered registers |\n| ------------ | -------- | ------------------- |\n| x86-32 | `\"C\"`, `\"system\"`, `\"efiapi\"`, `\"cdecl\"`, `\"stdcall\"`, `\"fastcall\"` | `ax`, `cx`, `dx`, `xmm[0-7]`, `mm[0-7]`, `k[0-7]`, `st([0-7])` |\n| x86-64 | `\"C\"`, `\"system\"` (on Windows), `\"efiapi\"`, `\"win64\"` | `ax`, `cx`, `dx`, `r[8-11]`, `xmm[0-31]`, `mm[0-7]`, `k[0-7]`, `st([0-7])`, `tmm[0-7]` |\n| x86-64 | `\"C\"`, `\"system\"` (on non-Windows), `\"sysv64\"` | `ax`, `cx`, `dx`, `si`, `di`, `r[8-11]`, `xmm[0-31]`, `mm[0-7]`, `k[0-7]`, `st([0-7])`, `tmm[0-7]` |\n| AArch64 | `\"C\"`, `\"system\"`, `\"efiapi\"` | `x[0-17]`, `x18`\\*, `x30`, `v[0-31]`, `p[0-15]`, `ffr` |\n| Arm64EC | `\"C\"`, `\"system\"` | `x[0-12]`, `x[15-17]`, `x30`, `v[0-15]` |\n| ARM | `\"C\"`, `\"system\"`, `\"efiapi\"`, `\"aapcs\"` | `r[0-3]`, `r12`, `r14`, `s[0-15]`, `d[0-7]`, `d[16-31]` |\n| RISC-V | `\"C\"`, `\"system\"`, `\"efiapi\"` | `x1`, `x[5-7]`, `x[10-17]`\\*, `x[28-31]`\\*, `f[0-7]`, `f[10-17]`, `f[28-31]`, `v[0-31]` |\n| LoongArch | `\"C\"`, `\"system\"` | `$r1`, `$r[4-20]`, `$f[0-23]` |\n| s390x | `\"C\"`, `\"system\"` | `r[0-5]`, `r14`, `f[0-7]`, `v[0-31]`, `a[2-15]` |\n\n> [!NOTE]\n> - On AArch64 `x18` only included in the clobber list if it is not considered as a reserved register on the target.\n> - On RISC-V `x[16-17]` and `x[28-31]` only included in the clobber list if they are not considered as reserved registers on the target.\n\nThe list of clobbered registers for each ABI is updated in rustc as architectures gain new registers: this ensures that `asm!` clobbers will continue to be correct when LLVM starts using these new registers in its generated code.",
      "parent_id": null,
      "paragraphs": {
        "asm.abi-clobbers.intro": "The `clobber_abi` keyword can be used to apply a default set of clobbers to the assembly code.\nThis will automatically insert the necessary clobber constraints as needed for calling a function with a particular calling convention: if the calling convention does not fully preserve the value of a register across a call then `lateout(\"...\") _` is implicitly added to the operands list (where the `...` is replaced by the register's name).\n\n# #[cfg(target_arch = \"x86_64\")] {\nextern \"C\" fn foo() -> i32 { 0 }\n\nlet z: i32;\n// To call a function, we have to inform the compiler that we're clobbering\n// callee saved registers\nunsafe { core::arch::asm!(\"call {}\", sym foo, out(\"rax\") z, clobber_abi(\"C\")); }\nassert_eq!(z, 0);\n# }",
        "asm.abi-clobbers.many": "`clobber_abi` may be specified any number of times. It will insert a clobber for all unique registers in the union of all specified calling conventions.\n\n# #[cfg(target_arch = \"x86_64\")] {\nextern \"sysv64\" fn foo() -> i32 { 0 }\nextern \"win64\" fn bar(x: i32) -> i32 { x + 1}\n\nlet z: i32;\n// We can even call multiple functions with different conventions and\n// different saved registers\nunsafe {\n    core::arch::asm!(\n        \"call {}\",\n        \"mov ecx, eax\",\n        \"call {}\",\n        sym foo,\n        sym bar,\n        out(\"rax\") z,\n        clobber_abi(\"C\")\n    );\n}\nassert_eq!(z, 1);\n# }",
        "asm.abi-clobbers.must-specify": "Generic register class outputs are disallowed by the compiler when `clobber_abi` is used: all outputs must specify an explicit register.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nextern \"C\" fn foo(x: i32) -> i32 { 0 }\n\nlet z: i32;\n// explicit registers must be used to not accidentally overlap.\nunsafe {\n    core::arch::asm!(\n        \"mov eax, {:e}\",\n        \"call {}\",\n        out(reg) z,\n        sym foo,\n        clobber_abi(\"C\")\n    );\n    // ERROR: asm with `clobber_abi` must specify explicit registers for outputs\n}\nassert_eq!(z, 0);\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.abi-clobbers.explicit-have-precedence": "Explicit register outputs have precedence over the implicit clobbers inserted by `clobber_abi`: a clobber will only be inserted for a register if that register is not used as an output.",
        "asm.abi-clobbers.supported-abis": "The following ABIs can be used with `clobber_abi`:\n\n| Architecture | ABI name | Clobbered registers |\n| ------------ | -------- | ------------------- |\n| x86-32 | `\"C\"`, `\"system\"`, `\"efiapi\"`, `\"cdecl\"`, `\"stdcall\"`, `\"fastcall\"` | `ax`, `cx`, `dx`, `xmm[0-7]`, `mm[0-7]`, `k[0-7]`, `st([0-7])` |\n| x86-64 | `\"C\"`, `\"system\"` (on Windows), `\"efiapi\"`, `\"win64\"` | `ax`, `cx`, `dx`, `r[8-11]`, `xmm[0-31]`, `mm[0-7]`, `k[0-7]`, `st([0-7])`, `tmm[0-7]` |\n| x86-64 | `\"C\"`, `\"system\"` (on non-Windows), `\"sysv64\"` | `ax`, `cx`, `dx`, `si`, `di`, `r[8-11]`, `xmm[0-31]`, `mm[0-7]`, `k[0-7]`, `st([0-7])`, `tmm[0-7]` |\n| AArch64 | `\"C\"`, `\"system\"`, `\"efiapi\"` | `x[0-17]`, `x18`\\*, `x30`, `v[0-31]`, `p[0-15]`, `ffr` |\n| Arm64EC | `\"C\"`, `\"system\"` | `x[0-12]`, `x[15-17]`, `x30`, `v[0-15]` |\n| ARM | `\"C\"`, `\"system\"`, `\"efiapi\"`, `\"aapcs\"` | `r[0-3]`, `r12`, `r14`, `s[0-15]`, `d[0-7]`, `d[16-31]` |\n| RISC-V | `\"C\"`, `\"system\"`, `\"efiapi\"` | `x1`, `x[5-7]`, `x[10-17]`\\*, `x[28-31]`\\*, `f[0-7]`, `f[10-17]`, `f[28-31]`, `v[0-31]` |\n| LoongArch | `\"C\"`, `\"system\"` | `$r1`, `$r[4-20]`, `$f[0-23]` |\n| s390x | `\"C\"`, `\"system\"` | `r[0-5]`, `r14`, `f[0-7]`, `v[0-31]`, `a[2-15]` |\n\n> [!NOTE]\n> - On AArch64 `x18` only included in the clobber list if it is not considered as a reserved register on the target.\n> - On RISC-V `x[16-17]` and `x[28-31]` only included in the clobber list if they are not considered as reserved registers on the target.\n\nThe list of clobbered registers for each ABI is updated in rustc as architectures gain new registers: this ensures that `asm!` clobbers will continue to be correct when LLVM starts using these new registers in its generated code."
      }
    },
    {
      "id": "asm.options",
      "title": "Options",
      "level": 1,
      "content": "Flags are used to further influence the behavior of the inline assembly code.\nCurrently the following options are defined:\n\n- `pure`: The assembly code has no side effects, must eventually return, and its outputs depend only on its direct inputs (i.e. the values themselves, not what they point to) or values read from memory (unless the `nomem` options is also set).\n  This allows the compiler to execute the assembly code fewer times than specified in the program (e.g. by hoisting it out of a loop) or even eliminate it entirely if the outputs are not used.\n  The `pure` option must be combined with either the `nomem` or `readonly` options, otherwise a compile-time error is emitted.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i32 = 0;\nlet z: i32;\n// pure can be used to optimize by assuming the assembly has no side effects\nunsafe { core::arch::asm!(\"inc {}\", inout(reg) x => z, options(pure, nomem)); }\nassert_eq!(z, 1);\n# }\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i32 = 0;\nlet z: i32;\n// Either nomem or readonly must be satisfied, to indicate whether or not\n// memory is allowed to be read\nunsafe { core::arch::asm!(\"inc {}\", inout(reg) x => z, options(pure)); }\n// ERROR: the `pure` option must be combined with either `nomem` or `readonly`\nassert_eq!(z, 0);\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\n- `nomem`: The assembly code does not read from or write to any memory accessible outside of the assembly code.\n  This allows the compiler to cache the values of modified global variables in registers across execution of the assembly code since it knows that they are not read from or written to by it.\n  The compiler also assumes that the assembly code does not perform any kind of synchronization with other threads, e.g. via fences.\n\n<!-- no_run: This test has unpredictable or undefined behavior at runtime -->\n,no_run\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut x = 0i32;\nlet z: i32;\n// Accessing outside memory from assembly when `nomem` is\n// specified is disallowed\nunsafe {\n    core::arch::asm!(\"mov {val:e}, dword ptr [{ptr}]\",\n        ptr = in(reg) &mut x,\n        val = lateout(reg) z,\n        options(nomem)\n    )\n}\n\n// Writing to outside memory from assembly when `nomem` is\n// specified is also undefined behaviour\nunsafe {\n    core::arch::asm!(\"mov  dword ptr [{ptr}], {val:e}\",\n        ptr = in(reg) &mut x,\n        val = in(reg) z,\n        options(nomem)\n    )\n}\n# }\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i32 = 0;\nlet z: i32;\n// If we allocate our own memory, such as via `push`, however.\n// we can still use it\nunsafe {\n    core::arch::asm!(\"push {x}\", \"add qword ptr [rsp], 1\", \"pop {x}\",\n        x = inout(reg) x => z,\n        options(nomem)\n    );\n}\nassert_eq!(z, 1);\n# }\n\n- `readonly`: The assembly code does not write to any memory accessible outside of the assembly code.\n  This allows the compiler to cache the values of unmodified global variables in registers across execution of the assembly code since it knows that they are not written to by it.\n  The compiler also assumes that this assembly code does not perform any kind of synchronization with other threads, e.g. via fences.\n\n<!-- no_run: This test has undefined behaviour at runtime -->\n,no_run\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut x = 0;\n// We cannot modify outside memory when `readonly` is specified\nunsafe {\n    core::arch::asm!(\"mov dword ptr[{}], 1\", in(reg) &mut x, options(readonly))\n}\n# }\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64 = 0;\nlet z: i64;\n// We can still read from it, though\nunsafe {\n    core::arch::asm!(\"mov {x}, qword ptr [{x}]\",\n        x = inout(reg) &x => z,\n        options(readonly)\n    );\n}\nassert_eq!(z, 0);\n# }\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64 = 0;\nlet z: i64;\n// Same exception applies as with nomem.\nunsafe {\n    core::arch::asm!(\"push {x}\", \"add qword ptr [rsp], 1\", \"pop {x}\",\n        x = inout(reg) x => z,\n        options(readonly)\n    );\n}\nassert_eq!(z, 1);\n# }\n\n- `preserves_flags`: The assembly code does not modify the flags register (defined in the rules below).\n  This allows the compiler to avoid recomputing the condition flags after execution of the assembly code.\n\n- `noreturn`: The assembly code does not fall through; behavior is undefined if it does. It may still jump to `label` blocks. If any `label` blocks return unit, the `asm!` block will return unit. Otherwise it will return `!` (never). As with a call to a function that does not return, local variables in scope are not dropped before execution of the assembly code.\n\n<!-- no_run: This test aborts at runtime -->\n,no_run\nfn main() -> ! {\n# #[cfg(target_arch = \"x86_64\")] {\n    // We can use an instruction to trap execution inside of a noreturn block\n    unsafe { core::arch::asm!(\"ud2\", options(noreturn)); }\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] panic!(\"no return\");\n}\n\n<!-- no_run: Test has undefined behavior at runtime -->\n,no_run\n# #[cfg(target_arch = \"x86_64\")] {\n// You are responsible for not falling past the end of a noreturn asm block\nunsafe { core::arch::asm!(\"\", options(noreturn)); }\n# }\n\n# #[cfg(target_arch = \"x86_64\")]\nlet _: () = unsafe {\n    // You may still jump to a `label` block\n    core::arch::asm!(\"jmp {}\", label {\n        println!();\n    }, options(noreturn));\n};\n\n- `nostack`: The assembly code does not push data to the stack, or write to the stack red-zone (if supported by the target).\n  If this option is *not* used then the stack pointer is guaranteed by the compiler at the start of the assembly code to be suitably aligned (according to the target ABI) for a function call.\n\n<!-- no_run: Test has undefined behavior at runtime -->\n,no_run\n# #[cfg(target_arch = \"x86_64\")] {\n// `push` and `pop` are UB when used with nostack\nunsafe { core::arch::asm!(\"push rax\", \"pop rax\", options(nostack)); }\n# }\n\n- `att_syntax`: This option is only valid on x86, and causes the assembler to use the `.att_syntax prefix` mode of the GNU assembler.\n  Register operands are substituted in with a leading `%`.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i32;\nlet y = 1i32;\n// We need to use AT&T Syntax here. src, dest order for operands\nunsafe {\n    core::arch::asm!(\"mov {y:e}, {x:e}\",\n        x = lateout(reg) x,\n        y = in(reg) y,\n        options(att_syntax)\n    );\n}\nassert_eq!(x, y);\n# }\n\n- `raw`: This causes the template string to be parsed as a raw assembly string, with no special handling for `{` and `}`.\n  This is primarily useful when including raw assembly code from an external file using `include_str!`.\n\nThe compiler performs some additional checks on options:\n\n- The `nomem` and `readonly` options are mutually exclusive: it is a compile-time error to specify both.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// nomem is strictly stronger than readonly, they can't be specified together\nunsafe { core::arch::asm!(\"\", options(nomem, readonly)); }\n// ERROR: the `nomem` and `readonly` options are mutually exclusive\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\n- It is a compile-time error to specify `pure` on an asm block with no outputs or only discarded outputs (`_`).\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// pure blocks need at least one output\nunsafe { core::arch::asm!(\"\", options(pure)); }\n// ERROR: asm with the `pure` option must have at least one output\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\n- It is a compile-time error to specify `noreturn` on an asm block with outputs and without labels.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nlet z: i32;\n// noreturn can't have outputs\nunsafe { core::arch::asm!(\"mov {:e}, 1\", out(reg) z, options(noreturn)); }\n// ERROR: asm outputs are not allowed with the `noreturn` option\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");\n\n- It is a compile-time error to have any `label` blocks in an asm block with outputs.\n\n`naked_asm!` only supports the `att_syntax` and `raw` options. The remaining options are not meaningful because the inline assembly defines the whole function body.\n\n`global_asm!` only supports the `att_syntax` and `raw` options. The remaining options are not meaningful for global-scope inline assembly.\n\n,compile_fail\n# fn main() {}\n# #[cfg(target_arch = \"x86_64\")]\n// nomem is useless on global_asm!\ncore::arch::global_asm!(\"\", options(nomem));\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
      "parent_id": null,
      "paragraphs": {
        "asm.options.supported-options": "Flags are used to further influence the behavior of the inline assembly code.\nCurrently the following options are defined:",
        "asm.options.supported-options.pure": "- `pure`: The assembly code has no side effects, must eventually return, and its outputs depend only on its direct inputs (i.e. the values themselves, not what they point to) or values read from memory (unless the `nomem` options is also set).\n  This allows the compiler to execute the assembly code fewer times than specified in the program (e.g. by hoisting it out of a loop) or even eliminate it entirely if the outputs are not used.\n  The `pure` option must be combined with either the `nomem` or `readonly` options, otherwise a compile-time error is emitted.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i32 = 0;\nlet z: i32;\n// pure can be used to optimize by assuming the assembly has no side effects\nunsafe { core::arch::asm!(\"inc {}\", inout(reg) x => z, options(pure, nomem)); }\nassert_eq!(z, 1);\n# }\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i32 = 0;\nlet z: i32;\n// Either nomem or readonly must be satisfied, to indicate whether or not\n// memory is allowed to be read\nunsafe { core::arch::asm!(\"inc {}\", inout(reg) x => z, options(pure)); }\n// ERROR: the `pure` option must be combined with either `nomem` or `readonly`\nassert_eq!(z, 0);\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.options.supported-options.nomem": "- `nomem`: The assembly code does not read from or write to any memory accessible outside of the assembly code.\n  This allows the compiler to cache the values of modified global variables in registers across execution of the assembly code since it knows that they are not read from or written to by it.\n  The compiler also assumes that the assembly code does not perform any kind of synchronization with other threads, e.g. via fences.\n\n<!-- no_run: This test has unpredictable or undefined behavior at runtime -->\n,no_run\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut x = 0i32;\nlet z: i32;\n// Accessing outside memory from assembly when `nomem` is\n// specified is disallowed\nunsafe {\n    core::arch::asm!(\"mov {val:e}, dword ptr [{ptr}]\",\n        ptr = in(reg) &mut x,\n        val = lateout(reg) z,\n        options(nomem)\n    )\n}\n\n// Writing to outside memory from assembly when `nomem` is\n// specified is also undefined behaviour\nunsafe {\n    core::arch::asm!(\"mov  dword ptr [{ptr}], {val:e}\",\n        ptr = in(reg) &mut x,\n        val = in(reg) z,\n        options(nomem)\n    )\n}\n# }\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i32 = 0;\nlet z: i32;\n// If we allocate our own memory, such as via `push`, however.\n// we can still use it\nunsafe {\n    core::arch::asm!(\"push {x}\", \"add qword ptr [rsp], 1\", \"pop {x}\",\n        x = inout(reg) x => z,\n        options(nomem)\n    );\n}\nassert_eq!(z, 1);\n# }",
        "asm.options.supported-options.readonly": "- `readonly`: The assembly code does not write to any memory accessible outside of the assembly code.\n  This allows the compiler to cache the values of unmodified global variables in registers across execution of the assembly code since it knows that they are not written to by it.\n  The compiler also assumes that this assembly code does not perform any kind of synchronization with other threads, e.g. via fences.\n\n<!-- no_run: This test has undefined behaviour at runtime -->\n,no_run\n# #[cfg(target_arch = \"x86_64\")] {\nlet mut x = 0;\n// We cannot modify outside memory when `readonly` is specified\nunsafe {\n    core::arch::asm!(\"mov dword ptr[{}], 1\", in(reg) &mut x, options(readonly))\n}\n# }\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64 = 0;\nlet z: i64;\n// We can still read from it, though\nunsafe {\n    core::arch::asm!(\"mov {x}, qword ptr [{x}]\",\n        x = inout(reg) &x => z,\n        options(readonly)\n    );\n}\nassert_eq!(z, 0);\n# }\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i64 = 0;\nlet z: i64;\n// Same exception applies as with nomem.\nunsafe {\n    core::arch::asm!(\"push {x}\", \"add qword ptr [rsp], 1\", \"pop {x}\",\n        x = inout(reg) x => z,\n        options(readonly)\n    );\n}\nassert_eq!(z, 1);\n# }",
        "asm.options.supported-options.preserves_flags": "- `preserves_flags`: The assembly code does not modify the flags register (defined in the rules below).\n  This allows the compiler to avoid recomputing the condition flags after execution of the assembly code.",
        "asm.options.supported-options.noreturn": "- `noreturn`: The assembly code does not fall through; behavior is undefined if it does. It may still jump to `label` blocks. If any `label` blocks return unit, the `asm!` block will return unit. Otherwise it will return `!` (never). As with a call to a function that does not return, local variables in scope are not dropped before execution of the assembly code.\n\n<!-- no_run: This test aborts at runtime -->\n,no_run\nfn main() -> ! {\n# #[cfg(target_arch = \"x86_64\")] {\n    // We can use an instruction to trap execution inside of a noreturn block\n    unsafe { core::arch::asm!(\"ud2\", options(noreturn)); }\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] panic!(\"no return\");\n}\n\n<!-- no_run: Test has undefined behavior at runtime -->\n,no_run\n# #[cfg(target_arch = \"x86_64\")] {\n// You are responsible for not falling past the end of a noreturn asm block\nunsafe { core::arch::asm!(\"\", options(noreturn)); }\n# }\n\n# #[cfg(target_arch = \"x86_64\")]\nlet _: () = unsafe {\n    // You may still jump to a `label` block\n    core::arch::asm!(\"jmp {}\", label {\n        println!();\n    }, options(noreturn));\n};",
        "asm.options.supported-options.nostack": "- `nostack`: The assembly code does not push data to the stack, or write to the stack red-zone (if supported by the target).\n  If this option is *not* used then the stack pointer is guaranteed by the compiler at the start of the assembly code to be suitably aligned (according to the target ABI) for a function call.\n\n<!-- no_run: Test has undefined behavior at runtime -->\n,no_run\n# #[cfg(target_arch = \"x86_64\")] {\n// `push` and `pop` are UB when used with nostack\nunsafe { core::arch::asm!(\"push rax\", \"pop rax\", options(nostack)); }\n# }",
        "asm.options.supported-options.att_syntax": "- `att_syntax`: This option is only valid on x86, and causes the assembler to use the `.att_syntax prefix` mode of the GNU assembler.\n  Register operands are substituted in with a leading `%`.\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet x: i32;\nlet y = 1i32;\n// We need to use AT&T Syntax here. src, dest order for operands\nunsafe {\n    core::arch::asm!(\"mov {y:e}, {x:e}\",\n        x = lateout(reg) x,\n        y = in(reg) y,\n        options(att_syntax)\n    );\n}\nassert_eq!(x, y);\n# }",
        "asm.options.supported-options.raw": "- `raw`: This causes the template string to be parsed as a raw assembly string, with no special handling for `{` and `}`.\n  This is primarily useful when including raw assembly code from an external file using `include_str!`.",
        "asm.options.checks": "The compiler performs some additional checks on options:",
        "asm.options.checks.mutually-exclusive": "- The `nomem` and `readonly` options are mutually exclusive: it is a compile-time error to specify both.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// nomem is strictly stronger than readonly, they can't be specified together\nunsafe { core::arch::asm!(\"\", options(nomem, readonly)); }\n// ERROR: the `nomem` and `readonly` options are mutually exclusive\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.options.checks.pure": "- It is a compile-time error to specify `pure` on an asm block with no outputs or only discarded outputs (`_`).\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\n// pure blocks need at least one output\nunsafe { core::arch::asm!(\"\", options(pure)); }\n// ERROR: asm with the `pure` option must have at least one output\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.options.checks.noreturn": "- It is a compile-time error to specify `noreturn` on an asm block with outputs and without labels.\n\n,compile_fail\n# #[cfg(target_arch = \"x86_64\")] {\nlet z: i32;\n// noreturn can't have outputs\nunsafe { core::arch::asm!(\"mov {:e}, 1\", out(reg) z, options(noreturn)); }\n// ERROR: asm outputs are not allowed with the `noreturn` option\n# }\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");",
        "asm.options.checks.label-with-outputs": "- It is a compile-time error to have any `label` blocks in an asm block with outputs.",
        "asm.options.naked_asm-restriction": "`naked_asm!` only supports the `att_syntax` and `raw` options. The remaining options are not meaningful because the inline assembly defines the whole function body.",
        "asm.options.global_asm-restriction": "`global_asm!` only supports the `att_syntax` and `raw` options. The remaining options are not meaningful for global-scope inline assembly.\n\n,compile_fail\n# fn main() {}\n# #[cfg(target_arch = \"x86_64\")]\n// nomem is useless on global_asm!\ncore::arch::global_asm!(\"\", options(nomem));\n# #[cfg(not(target_arch = \"x86_64\"))] core::compile_error!(\"Test not supported on this arch\");"
      }
    },
    {
      "id": "asm.rules",
      "title": "Rules for inline assembly",
      "level": 1,
      "content": "To avoid undefined behavior, these rules must be followed when using function-scope inline assembly (`asm!`):\n\n- Any registers not specified as inputs will contain an undefined value on entry to the assembly code.\n  - An \"undefined value\" in the context of inline assembly means that the register can (non-deterministically) have any one of the possible values allowed by the architecture.\n    Notably it is not the same as an LLVM `undef` which can have a different value every time you read it (since such a concept does not exist in assembly code).\n\n- Any registers not specified as outputs must have the same value upon exiting the assembly code as they had on entry, otherwise behavior is undefined.\n  - This only applies to registers which can be specified as an input or output.\n    Other registers follow target-specific rules.\n  - Note that a `lateout` may be allocated to the same register as an `in`, in which case this rule does not apply.\n    Code should not rely on this however since it depends on the results of register allocation.\n\n- Behavior is undefined if execution unwinds out of the assembly code.\n  - This also applies if the assembly code calls a function which then unwinds.\n\n- The set of memory locations that assembly code is allowed to read and write are the same as those allowed for an FFI function.\n  - If the `readonly` option is set, then only memory reads are allowed.\n  - If the `nomem` option is set then no reads or writes to memory are allowed.\n  - These rules do not apply to memory which is private to the assembly code, such as stack space allocated within it.\n\n- The compiler cannot assume that the instructions in the assembly code are the ones that will actually end up executed.\n  - This effectively means that the compiler must treat the assembly code as a black box and only take the interface specification into account, not the instructions themselves.\n  - Runtime code patching is allowed, via target-specific mechanisms.\n  - However there is no guarantee that each block of assembly code in the source directly corresponds to a single instance of instructions in the object file; the compiler is free to duplicate or deduplicate the assembly code in `asm!` blocks.\n\n- Unless the `nostack` option is set, assembly code is allowed to use stack space below the stack pointer.\n  - On entry to the assembly code the stack pointer is guaranteed to be suitably aligned (according to the target ABI) for a function call.\n  - You are responsible for making sure you don't overflow the stack (e.g. use stack probing to ensure you hit a guard page).\n  - You should adjust the stack pointer when allocating stack memory as required by the target ABI.\n  - The stack pointer must be restored to its original value before leaving the assembly code.\n\n- If the `noreturn` option is set then behavior is undefined if execution falls through the end of the assembly code.\n\n- If the `pure` option is set then behavior is undefined if the `asm!` has side-effects other than its direct outputs.\n  Behavior is also undefined if two executions of the `asm!` code with the same inputs result in different outputs.\n  - When used with the `nomem` option, \"inputs\" are just the direct inputs of the `asm!`.\n  - When used with the `readonly` option, \"inputs\" comprise the direct inputs of the assembly code and any memory that it is allowed to read.\n\n- These flags registers must be restored upon exiting the assembly code if the `preserves_flags` option is set:\n  - x86\n    - Status flags in `EFLAGS` (CF, PF, AF, ZF, SF, OF).\n    - Floating-point status word (all).\n    - Floating-point exception flags in `MXCSR` (PE, UE, OE, ZE, DE, IE).\n  - ARM\n    - Condition flags in `CPSR` (N, Z, C, V)\n    - Saturation flag in `CPSR` (Q)\n    - Greater than or equal flags in `CPSR` (GE).\n    - Condition flags in `FPSCR` (N, Z, C, V)\n    - Saturation flag in `FPSCR` (QC)\n    - Floating-point exception flags in `FPSCR` (IDC, IXC, UFC, OFC, DZC, IOC).\n  - AArch64 and Arm64EC\n    - Condition flags (`NZCV` register).\n    - Floating-point status (`FPSR` register).\n  - RISC-V\n    - Floating-point exception flags in `fcsr` (`fflags`).\n    - Vector extension state (`vtype`, `vl`, `vxsat`, and `vxrm`).\n  - LoongArch\n    - Floating-point condition flags in `$fcc[0-7]`.\n  - s390x\n    - The condition code register `cc`.\n\n- On x86, the direction flag (DF in `EFLAGS`) is clear on entry to the assembly code and must be clear on exit.\n  - Behavior is undefined if the direction flag is set on exiting the assembly code.\n\n- On x86, the x87 floating-point register stack must remain unchanged unless all of the `st([0-7])` registers have been marked as clobbered with `out(\"st(0)\") _, out(\"st(1)\") _, ...`.\n  - If all x87 registers are clobbered then the x87 register stack is guaranteed to be empty upon entering the assembly code. Assembly code must ensure that the x87 register stack is also empty when exiting the assembly code.\n\n# #[cfg(target_arch = \"x86_64\")]\npub fn fadd(x: f64, y: f64) -> f64 {\n  let mut out = 0f64;\n  let mut top = 0u16;\n  // we can do complex stuff with x87 if we clobber the entire x87 stack\n  unsafe { core::arch::asm!(\n    \"fld qword ptr [{x}]\",\n    \"fld qword ptr [{y}])\",\n    \"faddp\",\n    \"fstp qword ptr [{out}]\",\n    \"xor eax, eax\",\n    \"fstsw ax\",\n    \"shl eax, 11\",\n    x = in(reg) &x,\n    y = in(reg) &y,\n    out = in(reg) &mut out,\n    out(\"st(0)\") _, out(\"st(1)\") _, out(\"st(2)\") _, out(\"st(3)\") _,\n    out(\"st(4)\") _, out(\"st(5)\") _, out(\"st(6)\") _, out(\"st(7)\") _,\n    out(\"eax\") top\n  );}\n\n  assert_eq!(top & 0x7, 0);\n  out\n}\n\npub fn main() {\n# #[cfg(target_arch = \"x86_64\")]{\n  assert_eq!(fadd(1.0, 1.0), 2.0);\n# }\n}\n\n- On arm64ec, call checkers with appropriate thunks are mandatory when calling functions.\n\n- The requirement of restoring the stack pointer and non-output registers to their original value only applies when exiting the assembly code.\n  - This means that assembly code that does not fall through and does not jump to any `label` blocks, even if not marked `noreturn`, doesn't need to preserve these registers.\n  - When returning to the assembly code of a different `asm!` block than you entered (e.g. for context switching), these registers must contain the value they had upon entering the `asm!` block that you are *exiting*.\n    - You cannot exit the assembly code of an `asm!` block that has not been entered.\n      Neither can you exit the assembly code of an `asm!` block whose assembly code has already been exited (without first entering it again).\n    - You are responsible for switching any target-specific state (e.g. thread-local storage, stack bounds).\n    - You cannot jump from an address in one `asm!` block to an address in another, even within the same function or block, without treating their contexts as potentially different and requiring context switching. You cannot assume that any particular value in those contexts (e.g. current stack pointer or temporary values below the stack pointer) will remain unchanged between the two `asm!` blocks.\n    - The set of memory locations that you may access is the intersection of those allowed by the `asm!` blocks you entered and exited.\n\n- You cannot assume that two `asm!` blocks adjacent in source code, even without any other code between them, will end up in successive addresses in the binary without any other instructions between them.\n\n- You cannot assume that an `asm!` block will appear exactly once in the output binary.\n  The compiler is allowed to instantiate multiple copies of the `asm!` block, for example when the function containing it is inlined in multiple places.\n\n- On x86, inline assembly must not end with an instruction prefix (such as `LOCK`) that would apply to instructions generated by the compiler.\n  - The compiler is currently unable to detect this due to the way inline assembly is compiled, but may catch and reject this in the future.\n\n> [!NOTE]\n> As a general rule, the flags covered by `preserves_flags` are those which are *not* preserved when performing a function call.",
      "parent_id": null,
      "paragraphs": {
        "asm.rules.intro": "To avoid undefined behavior, these rules must be followed when using function-scope inline assembly (`asm!`):",
        "asm.rules.reg-not-input": "- Any registers not specified as inputs will contain an undefined value on entry to the assembly code.\n  - An \"undefined value\" in the context of inline assembly means that the register can (non-deterministically) have any one of the possible values allowed by the architecture.\n    Notably it is not the same as an LLVM `undef` which can have a different value every time you read it (since such a concept does not exist in assembly code).",
        "asm.rules.reg-not-output": "- Any registers not specified as outputs must have the same value upon exiting the assembly code as they had on entry, otherwise behavior is undefined.\n  - This only applies to registers which can be specified as an input or output.\n    Other registers follow target-specific rules.\n  - Note that a `lateout` may be allocated to the same register as an `in`, in which case this rule does not apply.\n    Code should not rely on this however since it depends on the results of register allocation.",
        "asm.rules.unwind": "- Behavior is undefined if execution unwinds out of the assembly code.\n  - This also applies if the assembly code calls a function which then unwinds.",
        "asm.rules.mem-same-as-ffi": "- The set of memory locations that assembly code is allowed to read and write are the same as those allowed for an FFI function.\n  - If the `readonly` option is set, then only memory reads are allowed.\n  - If the `nomem` option is set then no reads or writes to memory are allowed.\n  - These rules do not apply to memory which is private to the assembly code, such as stack space allocated within it.",
        "asm.rules.black-box": "- The compiler cannot assume that the instructions in the assembly code are the ones that will actually end up executed.\n  - This effectively means that the compiler must treat the assembly code as a black box and only take the interface specification into account, not the instructions themselves.\n  - Runtime code patching is allowed, via target-specific mechanisms.\n  - However there is no guarantee that each block of assembly code in the source directly corresponds to a single instance of instructions in the object file; the compiler is free to duplicate or deduplicate the assembly code in `asm!` blocks.",
        "asm.rules.stack-below-sp": "- Unless the `nostack` option is set, assembly code is allowed to use stack space below the stack pointer.\n  - On entry to the assembly code the stack pointer is guaranteed to be suitably aligned (according to the target ABI) for a function call.\n  - You are responsible for making sure you don't overflow the stack (e.g. use stack probing to ensure you hit a guard page).\n  - You should adjust the stack pointer when allocating stack memory as required by the target ABI.\n  - The stack pointer must be restored to its original value before leaving the assembly code.",
        "asm.rules.noreturn": "- If the `noreturn` option is set then behavior is undefined if execution falls through the end of the assembly code.",
        "asm.rules.pure": "- If the `pure` option is set then behavior is undefined if the `asm!` has side-effects other than its direct outputs.\n  Behavior is also undefined if two executions of the `asm!` code with the same inputs result in different outputs.\n  - When used with the `nomem` option, \"inputs\" are just the direct inputs of the `asm!`.\n  - When used with the `readonly` option, \"inputs\" comprise the direct inputs of the assembly code and any memory that it is allowed to read.",
        "asm.rules.preserved-registers": "- These flags registers must be restored upon exiting the assembly code if the `preserves_flags` option is set:\n  - x86\n    - Status flags in `EFLAGS` (CF, PF, AF, ZF, SF, OF).\n    - Floating-point status word (all).\n    - Floating-point exception flags in `MXCSR` (PE, UE, OE, ZE, DE, IE).\n  - ARM\n    - Condition flags in `CPSR` (N, Z, C, V)\n    - Saturation flag in `CPSR` (Q)\n    - Greater than or equal flags in `CPSR` (GE).\n    - Condition flags in `FPSCR` (N, Z, C, V)\n    - Saturation flag in `FPSCR` (QC)\n    - Floating-point exception flags in `FPSCR` (IDC, IXC, UFC, OFC, DZC, IOC).\n  - AArch64 and Arm64EC\n    - Condition flags (`NZCV` register).\n    - Floating-point status (`FPSR` register).\n  - RISC-V\n    - Floating-point exception flags in `fcsr` (`fflags`).\n    - Vector extension state (`vtype`, `vl`, `vxsat`, and `vxrm`).\n  - LoongArch\n    - Floating-point condition flags in `$fcc[0-7]`.\n  - s390x\n    - The condition code register `cc`.",
        "asm.rules.x86-df": "- On x86, the direction flag (DF in `EFLAGS`) is clear on entry to the assembly code and must be clear on exit.\n  - Behavior is undefined if the direction flag is set on exiting the assembly code.",
        "asm.rules.x86-x87": "- On x86, the x87 floating-point register stack must remain unchanged unless all of the `st([0-7])` registers have been marked as clobbered with `out(\"st(0)\") _, out(\"st(1)\") _, ...`.\n  - If all x87 registers are clobbered then the x87 register stack is guaranteed to be empty upon entering the assembly code. Assembly code must ensure that the x87 register stack is also empty when exiting the assembly code.\n\n# #[cfg(target_arch = \"x86_64\")]\npub fn fadd(x: f64, y: f64) -> f64 {\n  let mut out = 0f64;\n  let mut top = 0u16;\n  // we can do complex stuff with x87 if we clobber the entire x87 stack\n  unsafe { core::arch::asm!(\n    \"fld qword ptr [{x}]\",\n    \"fld qword ptr [{y}])\",\n    \"faddp\",\n    \"fstp qword ptr [{out}]\",\n    \"xor eax, eax\",\n    \"fstsw ax\",\n    \"shl eax, 11\",\n    x = in(reg) &x,\n    y = in(reg) &y,\n    out = in(reg) &mut out,\n    out(\"st(0)\") _, out(\"st(1)\") _, out(\"st(2)\") _, out(\"st(3)\") _,\n    out(\"st(4)\") _, out(\"st(5)\") _, out(\"st(6)\") _, out(\"st(7)\") _,\n    out(\"eax\") top\n  );}\n\n  assert_eq!(top & 0x7, 0);\n  out\n}\n\npub fn main() {\n# #[cfg(target_arch = \"x86_64\")]{\n  assert_eq!(fadd(1.0, 1.0), 2.0);\n# }\n}",
        "asm.rules.arm64ec": "- On arm64ec, call checkers with appropriate thunks are mandatory when calling functions.",
        "asm.rules.only-on-exit": "- The requirement of restoring the stack pointer and non-output registers to their original value only applies when exiting the assembly code.\n  - This means that assembly code that does not fall through and does not jump to any `label` blocks, even if not marked `noreturn`, doesn't need to preserve these registers.\n  - When returning to the assembly code of a different `asm!` block than you entered (e.g. for context switching), these registers must contain the value they had upon entering the `asm!` block that you are *exiting*.\n    - You cannot exit the assembly code of an `asm!` block that has not been entered.\n      Neither can you exit the assembly code of an `asm!` block whose assembly code has already been exited (without first entering it again).\n    - You are responsible for switching any target-specific state (e.g. thread-local storage, stack bounds).\n    - You cannot jump from an address in one `asm!` block to an address in another, even within the same function or block, without treating their contexts as potentially different and requiring context switching. You cannot assume that any particular value in those contexts (e.g. current stack pointer or temporary values below the stack pointer) will remain unchanged between the two `asm!` blocks.\n    - The set of memory locations that you may access is the intersection of those allowed by the `asm!` blocks you entered and exited.",
        "asm.rules.not-successive": "- You cannot assume that two `asm!` blocks adjacent in source code, even without any other code between them, will end up in successive addresses in the binary without any other instructions between them.",
        "asm.rules.not-exactly-once": "- You cannot assume that an `asm!` block will appear exactly once in the output binary.\n  The compiler is allowed to instantiate multiple copies of the `asm!` block, for example when the function containing it is inlined in multiple places.",
        "asm.rules.x86-prefix-restriction": "- On x86, inline assembly must not end with an instruction prefix (such as `LOCK`) that would apply to instructions generated by the compiler.\n  - The compiler is currently unable to detect this due to the way inline assembly is compiled, but may catch and reject this in the future.",
        "asm.rules.preserves_flags": "> [!NOTE]\n> As a general rule, the flags covered by `preserves_flags` are those which are *not* preserved when performing a function call."
      }
    },
    {
      "id": "asm.naked-rules",
      "title": "Rules for naked inline assembly",
      "level": 1,
      "content": "To avoid undefined behavior, these rules must be followed when using function-scope inline assembly in naked functions (`naked_asm!`):\n\n- Any registers not used for function inputs according to the calling convention and function signature will contain an undefined value on entry to the `naked_asm!` block.\n  - An \"undefined value\" in the context of inline assembly means that the register can (non-deterministically) have any one of the possible values allowed by the architecture. Notably it is not the same as an LLVM `undef` which can have a different value every time you read it (since such a concept does not exist in assembly code).\n\n- All callee-saved registers must have the same value upon return as they had on entry.\n\n- Caller-saved registers may be used freely.\n\n- Behavior is undefined if execution falls through past the end of the assembly code.\n  - Every path through the assembly code is expected to terminate with a return instruction or to diverge.\n\n- The set of memory locations that assembly code is allowed to read and write are the same as those allowed for an FFI function.\n\n- The compiler cannot assume that the instructions in the `naked_asm!` block are the ones that will actually be executed.\n  - This effectively means that the compiler must treat the `naked_asm!` as a black box and only take the interface specification into account, not the instructions themselves.\n  - Runtime code patching is allowed, via target-specific mechanisms.\n\n- Unwinding out of a `naked_asm!` block is allowed.\n  - For correct behavior, the appropriate assembler directives that emit unwinding metadata must be used.\n\n# #[cfg(target_arch = \"x86_64\")] {\n#[unsafe(naked)]\nextern \"sysv64-unwind\" fn unwinding_naked() {\n    core::arch::naked_asm!(\n        // \"CFI\" here stands for \"call frame information\".\n        \".cfi_startproc\",\n        // The CFA (canonical frame address) is the value of `rsp`\n        // before the `call`, i.e. before the return address, `rip`,\n        // was pushed to `rsp`, so it's eight bytes higher in memory\n        // than `rsp` upon function entry (after `rip` has been\n        // pushed).\n        //\n        // This is the default, so we don't have to write it.\n        //\".cfi_def_cfa rsp, 8\",\n        //\n        // The traditional thing to do is to preserve the base\n        // pointer, so we'll do that.\n        \"push rbp\",\n        // Since we've now extended the stack downward by 8 bytes in\n        // memory, we need to adjust the offset to the CFA from `rsp`\n        // by another 8 bytes.\n        \".cfi_adjust_cfa_offset 8\",\n        // We also then annotate where we've stored the caller's value\n        // of `rbp`, relative to the CFA, so that when unwinding into\n        // the caller we can find it, in case we need it to calculate\n        // the caller's CFA relative to it.\n        //\n        // Here, we've stored the caller's `rbp` starting 16 bytes\n        // below the CFA.  I.e., starting from the CFA, there's first\n        // the `rip` (which starts 8 bytes below the CFA and continues\n        // up to it), then there's the caller's `rbp` that we just\n        // pushed.\n        \".cfi_offset rbp, -16\",\n        // As is traditional, we set the base pointer to the value of\n        // the stack pointer.  This way, the base pointer stays the\n        // same throughout the function body.\n        \"mov rbp, rsp\",\n        // We can now track the offset to the CFA from the base\n        // pointer.  This means we don't need to make any further\n        // adjustments until the end, as we don't change `rbp`.\n        \".cfi_def_cfa_register rbp\",\n        // We can now call a function that may panic.\n        \"call {f}\",\n        // Upon return, we restore `rbp` in preparation for returning\n        // ourselves.\n        \"pop rbp\",\n        // Now that we've restored `rbp`, we must specify the offset\n        // to the CFA again in terms of `rsp`.\n        \".cfi_def_cfa rsp, 8\",\n        // Now we can return.\n        \"ret\",\n        \".cfi_endproc\",\n        f = sym may_panic,\n    )\n}\n\nextern \"sysv64-unwind\" fn may_panic() {\n    panic!(\"unwind\");\n}\n# }\n\n> [!NOTE]\n>\n> For more information on the `cfi` assembler directives above, see these resources:\n>\n> - Using `as` - CFI directives\n> - DWARF Debugging Information Format Version 5\n> - ImperialViolet - CFI directives in assembly files",
      "parent_id": null,
      "paragraphs": {
        "asm.naked-rules.intro": "To avoid undefined behavior, these rules must be followed when using function-scope inline assembly in naked functions (`naked_asm!`):",
        "asm.naked-rules.reg-not-input": "- Any registers not used for function inputs according to the calling convention and function signature will contain an undefined value on entry to the `naked_asm!` block.\n  - An \"undefined value\" in the context of inline assembly means that the register can (non-deterministically) have any one of the possible values allowed by the architecture. Notably it is not the same as an LLVM `undef` which can have a different value every time you read it (since such a concept does not exist in assembly code).",
        "asm.naked-rules.callee-saved-registers": "- All callee-saved registers must have the same value upon return as they had on entry.",
        "asm.naked-rules.caller-saved-registers": "- Caller-saved registers may be used freely.",
        "asm.naked-rules.noreturn": "- Behavior is undefined if execution falls through past the end of the assembly code.\n  - Every path through the assembly code is expected to terminate with a return instruction or to diverge.",
        "asm.naked-rules.mem-same-as-ffi": "- The set of memory locations that assembly code is allowed to read and write are the same as those allowed for an FFI function.",
        "asm.naked-rules.black-box": "- The compiler cannot assume that the instructions in the `naked_asm!` block are the ones that will actually be executed.\n  - This effectively means that the compiler must treat the `naked_asm!` as a black box and only take the interface specification into account, not the instructions themselves.\n  - Runtime code patching is allowed, via target-specific mechanisms.",
        "asm.naked-rules.unwind": "- Unwinding out of a `naked_asm!` block is allowed.\n  - For correct behavior, the appropriate assembler directives that emit unwinding metadata must be used.\n\n# #[cfg(target_arch = \"x86_64\")] {\n#[unsafe(naked)]\nextern \"sysv64-unwind\" fn unwinding_naked() {\n    core::arch::naked_asm!(\n        // \"CFI\" here stands for \"call frame information\".\n        \".cfi_startproc\",\n        // The CFA (canonical frame address) is the value of `rsp`\n        // before the `call`, i.e. before the return address, `rip`,\n        // was pushed to `rsp`, so it's eight bytes higher in memory\n        // than `rsp` upon function entry (after `rip` has been\n        // pushed).\n        //\n        // This is the default, so we don't have to write it.\n        //\".cfi_def_cfa rsp, 8\",\n        //\n        // The traditional thing to do is to preserve the base\n        // pointer, so we'll do that.\n        \"push rbp\",\n        // Since we've now extended the stack downward by 8 bytes in\n        // memory, we need to adjust the offset to the CFA from `rsp`\n        // by another 8 bytes.\n        \".cfi_adjust_cfa_offset 8\",\n        // We also then annotate where we've stored the caller's value\n        // of `rbp`, relative to the CFA, so that when unwinding into\n        // the caller we can find it, in case we need it to calculate\n        // the caller's CFA relative to it.\n        //\n        // Here, we've stored the caller's `rbp` starting 16 bytes\n        // below the CFA.  I.e., starting from the CFA, there's first\n        // the `rip` (which starts 8 bytes below the CFA and continues\n        // up to it), then there's the caller's `rbp` that we just\n        // pushed.\n        \".cfi_offset rbp, -16\",\n        // As is traditional, we set the base pointer to the value of\n        // the stack pointer.  This way, the base pointer stays the\n        // same throughout the function body.\n        \"mov rbp, rsp\",\n        // We can now track the offset to the CFA from the base\n        // pointer.  This means we don't need to make any further\n        // adjustments until the end, as we don't change `rbp`.\n        \".cfi_def_cfa_register rbp\",\n        // We can now call a function that may panic.\n        \"call {f}\",\n        // Upon return, we restore `rbp` in preparation for returning\n        // ourselves.\n        \"pop rbp\",\n        // Now that we've restored `rbp`, we must specify the offset\n        // to the CFA again in terms of `rsp`.\n        \".cfi_def_cfa rsp, 8\",\n        // Now we can return.\n        \"ret\",\n        \".cfi_endproc\",\n        f = sym may_panic,\n    )\n}\n\nextern \"sysv64-unwind\" fn may_panic() {\n    panic!(\"unwind\");\n}\n# }\n\n> [!NOTE]\n>\n> For more information on the `cfi` assembler directives above, see these resources:\n>\n> - Using `as` - CFI directives\n> - DWARF Debugging Information Format Version 5\n> - ImperialViolet - CFI directives in assembly files"
      }
    },
    {
      "id": "asm.validity",
      "title": "Correctness and validity",
      "level": 1,
      "content": "In addition to all of the previous rules, the string argument to `asm!` must ultimately become---\nafter all other arguments are evaluated, formatting is performed, and operands are translated---\nassembly that is both syntactically correct and semantically valid for the target architecture.\nThe formatting rules allow the compiler to generate assembly with correct syntax.\nRules concerning operands permit valid translation of Rust operands into and out of the assembly code.\nAdherence to these rules is necessary, but not sufficient, for the final expanded assembly to be\nboth correct and valid. For instance:\n\n- arguments may be placed in positions which are syntactically incorrect after formatting\n- an instruction may be correctly written, but given architecturally invalid operands\n- an architecturally unspecified instruction may be assembled into unspecified code\n- a set of instructions, each correct and valid, may cause undefined behavior if placed in immediate succession\n\nAs a result, these rules are _non-exhaustive_. The compiler is not required to check the\ncorrectness and validity of the initial string nor the final assembly that is generated.\nThe assembler may check for correctness and validity but is not required to do so.\nWhen using `asm!`, a typographical error may be sufficient to make a program unsound,\nand the rules for assembly may include thousands of pages of architectural reference manuals.\nProgrammers should exercise appropriate care, as invoking this `unsafe` capability comes with\nassuming the responsibility of not violating rules of both the compiler or the architecture.",
      "parent_id": null,
      "paragraphs": {
        "asm.validity.necessary-but-not-sufficient": "In addition to all of the previous rules, the string argument to `asm!` must ultimately become---\nafter all other arguments are evaluated, formatting is performed, and operands are translated---\nassembly that is both syntactically correct and semantically valid for the target architecture.\nThe formatting rules allow the compiler to generate assembly with correct syntax.\nRules concerning operands permit valid translation of Rust operands into and out of the assembly code.\nAdherence to these rules is necessary, but not sufficient, for the final expanded assembly to be\nboth correct and valid. For instance:\n\n- arguments may be placed in positions which are syntactically incorrect after formatting\n- an instruction may be correctly written, but given architecturally invalid operands\n- an architecturally unspecified instruction may be assembled into unspecified code\n- a set of instructions, each correct and valid, may cause undefined behavior if placed in immediate succession",
        "asm.validity.non-exhaustive": "As a result, these rules are _non-exhaustive_. The compiler is not required to check the\ncorrectness and validity of the initial string nor the final assembly that is generated.\nThe assembler may check for correctness and validity but is not required to do so.\nWhen using `asm!`, a typographical error may be sufficient to make a program unsound,\nand the rules for assembly may include thousands of pages of architectural reference manuals.\nProgrammers should exercise appropriate care, as invoking this `unsafe` capability comes with\nassuming the responsibility of not violating rules of both the compiler or the architecture."
      }
    },
    {
      "id": "asm.directives",
      "title": "Directives support",
      "level": 3,
      "content": "Inline assembly supports a subset of the directives supported by both GNU AS and LLVM's internal assembler, given as follows.\nThe result of using other directives is assembler-specific (and may cause an error, or may be accepted as-is).\n\nIf inline assembly includes any \"stateful\" directive that modifies how subsequent assembly is processed, the assembly code must undo the effects of any such directives before the inline assembly ends.\n\nThe following directives are guaranteed to be supported by the assembler:\n\n- `.2byte`\n- `.4byte`\n- `.8byte`\n- `.align`\n- `.alt_entry`\n- `.ascii`\n- `.asciz`\n- `.balign`\n- `.balignl`\n- `.balignw`\n- `.bss`\n- `.byte`\n- `.comm`\n- `.data`\n- `.def`\n- `.double`\n- `.endef`\n- `.equ`\n- `.equiv`\n- `.eqv`\n- `.fill`\n- `.float`\n- `.global`\n- `.globl`\n- `.inst`\n- `.insn`\n- `.lcomm`\n- `.long`\n- `.octa`\n- `.option`\n- `.p2align`\n- `.popsection`\n- `.private_extern`\n- `.pushsection`\n- `.quad`\n- `.scl`\n- `.section`\n- `.set`\n- `.short`\n- `.size`\n- `.skip`\n- `.sleb128`\n- `.space`\n- `.string`\n- `.text`\n- `.type`\n- `.uleb128`\n- `.word`\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet bytes: *const u8;\nlet len: usize;\nunsafe {\n    core::arch::asm!(\n        \"jmp 3f\", \"2: .ascii \\\"Hello World!\\\"\",\n        \"3: lea {bytes}, [2b+rip]\",\n        \"mov {len}, 12\",\n        bytes = out(reg) bytes,\n        len = out(reg) len\n    );\n}\n\nlet s = unsafe { core::str::from_utf8_unchecked(core::slice::from_raw_parts(bytes, len)) };\n\nassert_eq!(s, \"Hello World!\");\n# }",
      "parent_id": null,
      "paragraphs": {
        "asm.directives.subset-supported": "Inline assembly supports a subset of the directives supported by both GNU AS and LLVM's internal assembler, given as follows.\nThe result of using other directives is assembler-specific (and may cause an error, or may be accepted as-is).",
        "asm.directives.stateful": "If inline assembly includes any \"stateful\" directive that modifies how subsequent assembly is processed, the assembly code must undo the effects of any such directives before the inline assembly ends.",
        "asm.directives.supported-directives": "The following directives are guaranteed to be supported by the assembler:\n\n- `.2byte`\n- `.4byte`\n- `.8byte`\n- `.align`\n- `.alt_entry`\n- `.ascii`\n- `.asciz`\n- `.balign`\n- `.balignl`\n- `.balignw`\n- `.bss`\n- `.byte`\n- `.comm`\n- `.data`\n- `.def`\n- `.double`\n- `.endef`\n- `.equ`\n- `.equiv`\n- `.eqv`\n- `.fill`\n- `.float`\n- `.global`\n- `.globl`\n- `.inst`\n- `.insn`\n- `.lcomm`\n- `.long`\n- `.octa`\n- `.option`\n- `.p2align`\n- `.popsection`\n- `.private_extern`\n- `.pushsection`\n- `.quad`\n- `.scl`\n- `.section`\n- `.set`\n- `.short`\n- `.size`\n- `.skip`\n- `.sleb128`\n- `.space`\n- `.string`\n- `.text`\n- `.type`\n- `.uleb128`\n- `.word`\n\n# #[cfg(target_arch = \"x86_64\")] {\nlet bytes: *const u8;\nlet len: usize;\nunsafe {\n    core::arch::asm!(\n        \"jmp 3f\", \"2: .ascii \\\"Hello World!\\\"\",\n        \"3: lea {bytes}, [2b+rip]\",\n        \"mov {len}, 12\",\n        bytes = out(reg) bytes,\n        len = out(reg) len\n    );\n}\n\nlet s = unsafe { core::str::from_utf8_unchecked(core::slice::from_raw_parts(bytes, len)) };\n\nassert_eq!(s, \"Hello World!\");\n# }"
      }
    },
    {
      "id": "asm.target-specific-directives",
      "title": "Target specific directive support",
      "level": 1,
      "content": "",
      "parent_id": null,
      "paragraphs": {}
    },
    {
      "id": "asm.target-specific-directives.dwarf-unwinding",
      "title": "Dwarf unwinding",
      "level": 4,
      "content": "The following directives are supported on ELF targets that support DWARF unwind info:\n\n- `.cfi_adjust_cfa_offset`\n- `.cfi_def_cfa`\n- `.cfi_def_cfa_offset`\n- `.cfi_def_cfa_register`\n- `.cfi_endproc`\n- `.cfi_escape`\n- `.cfi_lsda`\n- `.cfi_offset`\n- `.cfi_personality`\n- `.cfi_register`\n- `.cfi_rel_offset`\n- `.cfi_remember_state`\n- `.cfi_restore`\n- `.cfi_restore_state`\n- `.cfi_return_column`\n- `.cfi_same_value`\n- `.cfi_sections`\n- `.cfi_signal_frame`\n- `.cfi_startproc`\n- `.cfi_undefined`\n- `.cfi_window_save`",
      "parent_id": null,
      "paragraphs": {
        "asm.target-specific-directives.dwarf-unwinding": "The following directives are supported on ELF targets that support DWARF unwind info:\n\n- `.cfi_adjust_cfa_offset`\n- `.cfi_def_cfa`\n- `.cfi_def_cfa_offset`\n- `.cfi_def_cfa_register`\n- `.cfi_endproc`\n- `.cfi_escape`\n- `.cfi_lsda`\n- `.cfi_offset`\n- `.cfi_personality`\n- `.cfi_register`\n- `.cfi_rel_offset`\n- `.cfi_remember_state`\n- `.cfi_restore`\n- `.cfi_restore_state`\n- `.cfi_return_column`\n- `.cfi_same_value`\n- `.cfi_sections`\n- `.cfi_signal_frame`\n- `.cfi_startproc`\n- `.cfi_undefined`\n- `.cfi_window_save`"
      }
    },
    {
      "id": "asm.target-specific-directives.structured-exception-handling",
      "title": "Structured exception handling",
      "level": 5,
      "content": "On targets with structured exception Handling, the following additional directives are guaranteed to be supported:\n\n- `.seh_endproc`\n- `.seh_endprologue`\n- `.seh_proc`\n- `.seh_pushreg`\n- `.seh_savereg`\n- `.seh_setframe`\n- `.seh_stackalloc`",
      "parent_id": null,
      "paragraphs": {
        "asm.target-specific-directives.structured-exception-handling": "On targets with structured exception Handling, the following additional directives are guaranteed to be supported:\n\n- `.seh_endproc`\n- `.seh_endprologue`\n- `.seh_proc`\n- `.seh_pushreg`\n- `.seh_savereg`\n- `.seh_setframe`\n- `.seh_stackalloc`"
      }
    },
    {
      "id": "asm.target-specific-directives.x86",
      "title": "x86 (32-bit and 64-bit)",
      "level": 5,
      "content": "On x86 targets, both 32-bit and 64-bit, the following additional directives are guaranteed to be supported:\n- `.nops`\n- `.code16`\n- `.code32`\n- `.code64`\n\nUse of `.code16`, `.code32`, and `.code64` directives are only supported if the state is reset to the default before exiting the assembly code.\n32-bit x86 uses `.code32` by default, and x86_64 uses `.code64` by default.",
      "parent_id": null,
      "paragraphs": {
        "asm.target-specific-directives.x86": "On x86 targets, both 32-bit and 64-bit, the following additional directives are guaranteed to be supported:\n- `.nops`\n- `.code16`\n- `.code32`\n- `.code64`\n\nUse of `.code16`, `.code32`, and `.code64` directives are only supported if the state is reset to the default before exiting the assembly code.\n32-bit x86 uses `.code32` by default, and x86_64 uses `.code64` by default."
      }
    },
    {
      "id": "asm.target-specific-directives.arm-32-bit",
      "title": "ARM (32-bit)",
      "level": 5,
      "content": "On ARM, the following additional directives are guaranteed to be supported:\n\n- `.even`\n- `.fnstart`\n- `.fnend`\n- `.save`\n- `.movsp`\n- `.code`\n- `.thumb`\n- `.thumb_func`",
      "parent_id": null,
      "paragraphs": {
        "asm.target-specific-directives.arm-32-bit": "On ARM, the following additional directives are guaranteed to be supported:\n\n- `.even`\n- `.fnstart`\n- `.fnend`\n- `.save`\n- `.movsp`\n- `.code`\n- `.thumb`\n- `.thumb_func`"
      }
    }
  ],
  "ids": [
    "asm.options.checks.mutually-exclusive",
    "asm.options.supported-options.pure",
    "asm.options.supported-options.noreturn",
    "asm.ts-args.opaque",
    "asm.operand-type",
    "asm.directives",
    "asm.register-operands.error-overlapping",
    "asm.register-operands.value-type-constraints",
    "asm.abi-clobbers.intro",
    "asm.options.supported-options.nostack",
    "asm.naked-rules.callee-saved-registers",
    "asm.validity",
    "asm.syntax",
    "asm.operand-type.left-to-right",
    "asm.rules.only-on-exit",
    "asm.target-specific-directives.arm-32-bit",
    "asm.scope.global_asm",
    "asm.naked-rules",
    "asm.directives.subset-supported",
    "asm.register-operands.allowed-types",
    "asm.operand-type.supported-operands.inlateout",
    "asm.rules.black-box",
    "asm.intro",
    "asm.options.checks.pure",
    "asm.register-names.fp-bp-reserved",
    "asm.ts-args.llvm-syntax",
    "asm.naked-rules.caller-saved-registers",
    "asm.naked-rules.intro",
    "asm.rules.reg-not-input",
    "asm.rules.mem-same-as-ffi",
    "asm.options",
    "asm.register-operands.smaller-value",
    "asm.register-operands",
    "asm.register-operands.supported-register-classes",
    "asm.options.supported-options.raw",
    "asm.register-names.not-for-io",
    "asm.options.supported-options.nomem",
    "asm.operand-type.global_asm-restriction",
    "asm.directives.stateful",
    "asm.directives.supported-directives",
    "asm.operand-type.naked_asm-restriction",
    "asm.naked-rules.reg-not-input",
    "asm.attributes.supported-attributes",
    "asm.options.checks.label-with-outputs",
    "asm.operand-type.supported-operands.const",
    "asm.rules.preserves_flags",
    "asm.validity.necessary-but-not-sufficient",
    "asm.rules.pure",
    "asm.options.supported-options.readonly",
    "asm.stable-targets",
    "asm.abi-clobbers.many",
    "asm.scope.asm",
    "asm.rules.x86-x87",
    "asm.options.supported-options.preserves_flags",
    "asm.rules.noreturn",
    "asm.rules.unwind",
    "asm.abi-clobbers",
    "asm.operand-type.supported-operands.lateout",
    "asm.options.supported-options.att_syntax",
    "asm.naked-rules.mem-same-as-ffi",
    "asm.rules.x86-df",
    "asm.template-modifiers.supported-modifiers",
    "asm.register-operands.separate-input-output",
    "asm.operand-type.supported-operands.out",
    "asm.ts-args.before-other-args",
    "asm.operand-type.supported-operands",
    "asm.options.global_asm-restriction",
    "asm.ts-args.positional-first",
    "asm.naked-rules.noreturn",
    "asm.scope.naked_asm",
    "asm.ts-args.syntax",
    "asm.register-operands.register-or-class",
    "asm.abi-clobbers.explicit-have-precedence",
    "asm.rules.not-successive",
    "asm.rules.arm64ec",
    "asm.register-names",
    "asm.ts-args.no-implicit",
    "asm.options.supported-options",
    "asm.rules.not-exactly-once",
    "asm.options.naked_asm-restriction",
    "asm.target-specific-directives",
    "asm.operand-type.supported-operands.sym",
    "asm.register-operands.error-two-operands",
    "asm.template-modifiers.smaller-value",
    "asm.target-specific-directives.structured-exception-handling",
    "asm.scope.intro",
    "asm.operand-type.supported-operands.inout",
    "asm.rules.stack-below-sp",
    "asm.rules.intro",
    "asm.ts-args.order",
    "asm",
    "asm.ts-args.at-least-once",
    "asm.ts-args.one-or-more",
    "asm.options.checks.noreturn",
    "asm.ts-args.register-operands",
    "asm.ts-args",
    "asm.operand-type.supported-operands.label",
    "asm.register-operands.equivalence-to-base-register",
    "asm.template-modifiers",
    "asm.naked-rules.black-box",
    "asm.rules.preserved-registers",
    "asm.attributes",
    "asm.validity.non-exhaustive",
    "asm.abi-clobbers.supported-abis",
    "asm.options.checks",
    "asm.template-modifiers.intro",
    "asm.example",
    "asm.register-names.supported-register-aliases",
    "asm.rules.reg-not-output",
    "asm.rules.x86-prefix-restriction",
    "asm.scope",
    "asm.operand-type.supported-operands.in",
    "asm.abi-clobbers.must-specify",
    "asm.attributes.starts-with-template",
    "asm.template-modifiers.only-one",
    "asm.operand-type.supported-operands.inout-arrow",
    "asm.rules",
    "asm.target-specific-directives.dwarf-unwinding",
    "asm.naked-rules.unwind",
    "asm.target-specific-directives.x86"
  ]
}
