Loading files : ../../benchmark/testcase_new/sy4r.csv
Loading files : ../../benchmark/testcase_new/syn4.csv

#FPGAs = 229
#interconnections = 1087
#signals = 551956
capacity = 90

construct path table...OK
initial routing...OK

initial cost = 45485886355, MAX TDM = 118, time = 294.03 seconds

iter 1 : 
	#ripped signals = 283316(51.33%)
	repeat num = 0
	reroute cost = 43061179977
	time = 3347.55 seconds
	MAX TDM = 127
	improve = 5.33%
	total improve = 5.33%
iter 2 : 
	#ripped signals = 0(0.00%)
	repeat num = 0
	reroute cost = 43061179977
	time = 10.86 seconds
	MAX TDM = 127
	improve = 0.00%
	total improve = 5.33%
iter 3 : 
	#ripped signals = 0(0.00%)
	repeat num = 0
	reroute cost = 43061179977
	time = 11.71 seconds
	MAX TDM = 127
	improve = 0.00%
	total improve = 5.33%
iter 4 : 
	#ripped signals = 0(0.00%)
	repeat num = 0
	reroute cost = 43061179977
	time = 11.63 seconds
	MAX TDM = 127
	improve = 0.00%
	total improve = 5.33%
iter 5 : 
	#ripped signals = 0(0.00%)
	repeat num = 0
	reroute cost = 43061179977
	time = 11.07 seconds
	MAX TDM = 127
	improve = 0.00%
	total improve = 5.33%
check all signals have been routed correctly...OK
runtime = 305.10 seconds
