// Seed: 3243022567
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge id_4[1]) #(id_7);
  logic id_10;
endmodule
module module_1 #(
    parameter id_0  = 32'd52,
    parameter id_11 = 32'd32,
    parameter id_4  = 32'd25,
    parameter id_9  = 32'd76
) (
    input  tri0  _id_0,
    input  wire  id_1,
    output wor   id_2,
    output uwire id_3,
    output tri0  _id_4
);
  wire [id_0 : id_0] id_6;
  parameter [1 : 1] id_7 = -1;
  logic [id_4 : 1] id_8;
  wire _id_9;
  wire [1 'b0 : id_9  ==  id_9] id_10;
  wire _id_11;
  assign id_8[id_11] = id_9 - ~id_0;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_8,
      id_7,
      id_10,
      id_10,
      id_10,
      id_7
  );
endmodule
