// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_insert_point (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        regions_min_0_address0,
        regions_min_0_ce0,
        regions_min_0_we0,
        regions_min_0_d0,
        regions_min_0_q0,
        regions_min_0_address1,
        regions_min_0_ce1,
        regions_min_0_we1,
        regions_min_0_d1,
        regions_min_0_q1,
        regions_min_0_offset,
        regions_min_1_address0,
        regions_min_1_ce0,
        regions_min_1_we0,
        regions_min_1_d0,
        regions_min_1_q0,
        regions_min_1_address1,
        regions_min_1_ce1,
        regions_min_1_we1,
        regions_min_1_d1,
        regions_min_1_q1,
        regions_max_0_address0,
        regions_max_0_ce0,
        regions_max_0_we0,
        regions_max_0_d0,
        regions_max_0_q0,
        regions_max_0_address1,
        regions_max_0_ce1,
        regions_max_0_we1,
        regions_max_0_d1,
        regions_max_0_q1,
        regions_max_1_address0,
        regions_max_1_ce0,
        regions_max_1_we0,
        regions_max_1_d0,
        regions_max_1_q0,
        regions_max_1_address1,
        regions_max_1_ce1,
        regions_max_1_we1,
        regions_max_1_d1,
        regions_max_1_q1,
        regions_center_0_address0,
        regions_center_0_ce0,
        regions_center_0_we0,
        regions_center_0_d0,
        regions_center_0_q0,
        regions_center_0_address1,
        regions_center_0_ce1,
        regions_center_0_we1,
        regions_center_0_d1,
        regions_center_0_q1,
        regions_center_1_address0,
        regions_center_1_ce0,
        regions_center_1_we0,
        regions_center_1_d0,
        regions_center_1_q0,
        regions_center_1_address1,
        regions_center_1_ce1,
        regions_center_1_we1,
        regions_center_1_d1,
        regions_center_1_q1,
        n_regions_V_read,
        d_read,
        d_read_23,
        d_read_24,
        d_read_25,
        d_read_26,
        d_read_27,
        d_read_28,
        d_read_29,
        ap_return,
        grp_fu_458_p_din0,
        grp_fu_458_p_din1,
        grp_fu_458_p_opcode,
        grp_fu_458_p_dout0,
        grp_fu_458_p_ce,
        grp_fu_463_p_din0,
        grp_fu_463_p_din1,
        grp_fu_463_p_opcode,
        grp_fu_463_p_dout0,
        grp_fu_463_p_ce,
        grp_fu_468_p_din0,
        grp_fu_468_p_din1,
        grp_fu_468_p_opcode,
        grp_fu_468_p_dout0,
        grp_fu_468_p_ce
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] regions_min_0_address0;
output   regions_min_0_ce0;
output   regions_min_0_we0;
output  [31:0] regions_min_0_d0;
input  [31:0] regions_min_0_q0;
output  [11:0] regions_min_0_address1;
output   regions_min_0_ce1;
output   regions_min_0_we1;
output  [31:0] regions_min_0_d1;
input  [31:0] regions_min_0_q1;
input  [5:0] regions_min_0_offset;
output  [11:0] regions_min_1_address0;
output   regions_min_1_ce0;
output   regions_min_1_we0;
output  [31:0] regions_min_1_d0;
input  [31:0] regions_min_1_q0;
output  [11:0] regions_min_1_address1;
output   regions_min_1_ce1;
output   regions_min_1_we1;
output  [31:0] regions_min_1_d1;
input  [31:0] regions_min_1_q1;
output  [11:0] regions_max_0_address0;
output   regions_max_0_ce0;
output   regions_max_0_we0;
output  [31:0] regions_max_0_d0;
input  [31:0] regions_max_0_q0;
output  [11:0] regions_max_0_address1;
output   regions_max_0_ce1;
output   regions_max_0_we1;
output  [31:0] regions_max_0_d1;
input  [31:0] regions_max_0_q1;
output  [11:0] regions_max_1_address0;
output   regions_max_1_ce0;
output   regions_max_1_we0;
output  [31:0] regions_max_1_d0;
input  [31:0] regions_max_1_q0;
output  [11:0] regions_max_1_address1;
output   regions_max_1_ce1;
output   regions_max_1_we1;
output  [31:0] regions_max_1_d1;
input  [31:0] regions_max_1_q1;
output  [11:0] regions_center_0_address0;
output   regions_center_0_ce0;
output   regions_center_0_we0;
output  [31:0] regions_center_0_d0;
input  [31:0] regions_center_0_q0;
output  [11:0] regions_center_0_address1;
output   regions_center_0_ce1;
output   regions_center_0_we1;
output  [31:0] regions_center_0_d1;
input  [31:0] regions_center_0_q1;
output  [11:0] regions_center_1_address0;
output   regions_center_1_ce0;
output   regions_center_1_we0;
output  [31:0] regions_center_1_d0;
input  [31:0] regions_center_1_q0;
output  [11:0] regions_center_1_address1;
output   regions_center_1_ce1;
output   regions_center_1_we1;
output  [31:0] regions_center_1_d1;
input  [31:0] regions_center_1_q1;
input  [7:0] n_regions_V_read;
input  [31:0] d_read;
input  [31:0] d_read_23;
input  [31:0] d_read_24;
input  [31:0] d_read_25;
input  [31:0] d_read_26;
input  [31:0] d_read_27;
input  [31:0] d_read_28;
input  [31:0] d_read_29;
output  [7:0] ap_return;
output  [31:0] grp_fu_458_p_din0;
output  [31:0] grp_fu_458_p_din1;
output  [4:0] grp_fu_458_p_opcode;
input  [0:0] grp_fu_458_p_dout0;
output   grp_fu_458_p_ce;
output  [31:0] grp_fu_463_p_din0;
output  [31:0] grp_fu_463_p_din1;
output  [4:0] grp_fu_463_p_opcode;
input  [0:0] grp_fu_463_p_dout0;
output   grp_fu_463_p_ce;
output  [31:0] grp_fu_468_p_din0;
output  [31:0] grp_fu_468_p_din1;
output  [4:0] grp_fu_468_p_opcode;
input  [0:0] grp_fu_468_p_dout0;
output   grp_fu_468_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] regions_min_0_address0;
reg regions_min_0_ce0;
reg regions_min_0_we0;
reg[31:0] regions_min_0_d0;
reg[11:0] regions_min_0_address1;
reg regions_min_0_ce1;
reg regions_min_0_we1;
reg[31:0] regions_min_0_d1;
reg[11:0] regions_min_1_address0;
reg regions_min_1_ce0;
reg regions_min_1_we0;
reg[31:0] regions_min_1_d0;
reg[11:0] regions_min_1_address1;
reg regions_min_1_ce1;
reg regions_min_1_we1;
reg[31:0] regions_min_1_d1;
reg[11:0] regions_max_0_address0;
reg regions_max_0_ce0;
reg regions_max_0_we0;
reg[31:0] regions_max_0_d0;
reg[11:0] regions_max_0_address1;
reg regions_max_0_ce1;
reg regions_max_0_we1;
reg[31:0] regions_max_0_d1;
reg[11:0] regions_max_1_address0;
reg regions_max_1_ce0;
reg regions_max_1_we0;
reg[31:0] regions_max_1_d0;
reg[11:0] regions_max_1_address1;
reg regions_max_1_ce1;
reg regions_max_1_we1;
reg[31:0] regions_max_1_d1;
reg[11:0] regions_center_0_address0;
reg regions_center_0_ce0;
reg regions_center_0_we0;
reg[31:0] regions_center_0_d0;
reg[11:0] regions_center_0_address1;
reg regions_center_0_ce1;
reg regions_center_0_we1;
reg[31:0] regions_center_0_d1;
reg[11:0] regions_center_1_address0;
reg regions_center_1_ce0;
reg regions_center_1_we0;
reg[31:0] regions_center_1_d0;
reg[11:0] regions_center_1_address1;
reg regions_center_1_ce1;
reg regions_center_1_we1;
reg[31:0] regions_center_1_d1;
reg[7:0] ap_return;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_980;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state22;
reg   [31:0] reg_986;
reg   [31:0] reg_992;
reg   [31:0] reg_998;
reg   [31:0] reg_1004;
reg   [31:0] reg_1011;
wire   [8:0] tmp_s_fu_1018_p3;
reg   [8:0] tmp_s_reg_1852;
reg   [11:0] regions_min_1_addr_16_reg_1860;
reg   [11:0] regions_min_1_addr_17_reg_1865;
reg   [11:0] regions_min_1_addr_18_reg_1870;
reg   [11:0] regions_min_1_addr_19_reg_1875;
reg   [11:0] regions_min_1_addr_20_reg_1880;
reg   [11:0] regions_min_1_addr_21_reg_1885;
reg   [11:0] regions_min_1_addr_22_reg_1890;
reg   [11:0] regions_min_1_addr_23_reg_1895;
reg   [11:0] regions_max_1_addr_16_reg_1900;
reg   [11:0] regions_max_1_addr_17_reg_1905;
reg   [11:0] regions_max_1_addr_18_reg_1910;
reg   [11:0] regions_max_1_addr_19_reg_1915;
reg   [11:0] regions_max_1_addr_20_reg_1920;
reg   [11:0] regions_max_1_addr_21_reg_1925;
reg   [11:0] regions_max_1_addr_22_reg_1930;
reg   [11:0] regions_max_1_addr_23_reg_1935;
reg   [11:0] regions_center_1_addr_16_reg_1940;
reg   [11:0] regions_center_1_addr_17_reg_1945;
reg   [11:0] regions_center_1_addr_18_reg_1950;
reg   [11:0] regions_center_1_addr_19_reg_1955;
reg   [11:0] regions_center_1_addr_20_reg_1960;
reg   [11:0] regions_center_1_addr_21_reg_1965;
reg   [11:0] regions_center_1_addr_22_reg_1970;
reg   [11:0] regions_center_1_addr_23_reg_1975;
wire   [3:0] add_ln70_fu_1152_p2;
reg   [3:0] add_ln70_reg_1983;
wire    ap_CS_fsm_state2;
wire   [31:0] p_x_assign_fu_1158_p10;
wire   [0:0] icmp_ln70_fu_1146_p2;
wire   [0:0] icmp_ln73_fu_1193_p2;
reg   [0:0] icmp_ln73_reg_1995;
wire   [0:0] icmp_ln73_1_fu_1199_p2;
reg   [0:0] icmp_ln73_1_reg_2000;
wire   [11:0] tmp_118_fu_1223_p3;
reg   [11:0] tmp_118_reg_2012;
wire   [0:0] empty_fu_1231_p1;
reg   [0:0] empty_reg_2017;
wire   [7:0] add_ln886_fu_1324_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln242_fu_1287_p2;
wire   [0:0] trunc_ln251_fu_1346_p1;
reg   [0:0] trunc_ln251_reg_2042;
wire    ap_CS_fsm_state6;
wire   [0:0] trunc_ln251_2_fu_1350_p1;
reg   [0:0] trunc_ln251_2_reg_2048;
wire   [11:0] tmp_119_fu_1369_p3;
reg   [11:0] tmp_119_reg_2054;
reg   [11:0] regions_min_0_addr_16_reg_2059;
reg   [11:0] regions_min_0_addr_17_reg_2064;
reg   [11:0] regions_min_0_addr_18_reg_2069;
reg   [11:0] regions_min_0_addr_19_reg_2074;
reg   [11:0] regions_min_0_addr_20_reg_2079;
reg   [11:0] regions_min_0_addr_21_reg_2084;
reg   [11:0] regions_min_0_addr_22_reg_2089;
reg   [11:0] regions_min_0_addr_23_reg_2094;
reg   [11:0] regions_min_1_addr_24_reg_2099;
reg   [11:0] regions_min_1_addr_25_reg_2104;
reg   [11:0] regions_min_1_addr_28_reg_2109;
reg   [11:0] regions_min_1_addr_29_reg_2114;
reg   [11:0] regions_min_1_addr_30_reg_2119;
reg   [11:0] regions_min_1_addr_31_reg_2124;
reg   [11:0] regions_min_1_addr_32_reg_2129;
reg   [11:0] regions_min_1_addr_33_reg_2134;
reg   [11:0] regions_max_0_addr_16_reg_2139;
reg   [11:0] regions_max_0_addr_17_reg_2144;
reg   [11:0] regions_max_0_addr_18_reg_2149;
reg   [11:0] regions_max_0_addr_19_reg_2154;
reg   [11:0] regions_max_0_addr_20_reg_2159;
reg   [11:0] regions_max_0_addr_21_reg_2164;
reg   [11:0] regions_max_0_addr_22_reg_2169;
reg   [11:0] regions_max_0_addr_23_reg_2174;
reg   [11:0] regions_max_1_addr_24_reg_2179;
reg   [11:0] regions_max_1_addr_25_reg_2184;
reg   [11:0] regions_max_1_addr_26_reg_2189;
reg   [11:0] regions_max_1_addr_27_reg_2194;
reg   [11:0] regions_max_1_addr_28_reg_2199;
reg   [11:0] regions_max_1_addr_29_reg_2204;
reg   [11:0] regions_max_1_addr_30_reg_2209;
reg   [11:0] regions_max_1_addr_31_reg_2214;
reg   [11:0] regions_center_0_addr_16_reg_2219;
reg   [11:0] regions_center_0_addr_17_reg_2224;
reg   [11:0] regions_center_0_addr_18_reg_2229;
reg   [11:0] regions_center_0_addr_19_reg_2234;
reg   [11:0] regions_center_0_addr_20_reg_2239;
reg   [11:0] regions_center_0_addr_21_reg_2244;
reg   [11:0] regions_center_0_addr_22_reg_2249;
reg   [11:0] regions_center_0_addr_23_reg_2254;
reg   [11:0] regions_center_1_addr_24_reg_2259;
reg   [11:0] regions_center_1_addr_25_reg_2264;
reg   [11:0] regions_center_1_addr_26_reg_2269;
reg   [11:0] regions_center_1_addr_27_reg_2274;
reg   [11:0] regions_center_1_addr_28_reg_2279;
reg   [11:0] regions_center_1_addr_29_reg_2284;
reg   [11:0] regions_center_1_addr_30_reg_2289;
reg   [11:0] regions_center_1_addr_31_reg_2294;
wire   [11:0] tmp_121_fu_1514_p3;
reg   [11:0] tmp_121_reg_2299;
wire    ap_CS_fsm_state7;
reg   [11:0] regions_min_0_addr_25_reg_2309;
reg   [11:0] regions_min_1_addr_27_reg_2320;
reg   [11:0] regions_max_0_addr_24_reg_2326;
reg   [11:0] regions_max_0_addr_25_reg_2331;
reg   [11:0] regions_max_1_addr_32_reg_2337;
reg   [11:0] regions_max_1_addr_33_reg_2342;
reg   [11:0] regions_center_0_addr_24_reg_2347;
reg   [11:0] regions_center_1_addr_32_reg_2352;
wire   [3:0] add_ln348_fu_1563_p2;
reg   [3:0] add_ln348_reg_2360;
wire   [31:0] tmp_96_fu_1569_p4;
reg   [31:0] tmp_96_reg_2365;
wire    ap_CS_fsm_state8;
wire   [31:0] tmp_97_fu_1579_p4;
reg   [31:0] tmp_97_reg_2374;
wire   [31:0] tmp_98_fu_1671_p4;
reg   [31:0] tmp_98_reg_2384;
wire    ap_CS_fsm_state10;
wire   [31:0] tmp_99_fu_1681_p4;
reg   [31:0] tmp_99_reg_2393;
wire   [31:0] grp_fu_954_p2;
reg   [31:0] add_reg_2403;
wire    ap_CS_fsm_state15;
wire   [31:0] grp_fu_960_p2;
reg   [31:0] conv_reg_2408;
wire    ap_CS_fsm_state17;
reg   [31:0] regions_min_1_load_17_reg_2414;
wire    ap_CS_fsm_state20;
reg   [31:0] regions_min_1_load_18_reg_2420;
reg   [31:0] regions_max_1_load_17_reg_2426;
reg   [31:0] regions_max_1_load_18_reg_2432;
reg   [31:0] regions_center_1_load_17_reg_2438;
reg   [31:0] regions_center_1_load_18_reg_2444;
reg   [31:0] regions_min_1_load_19_reg_2450;
wire    ap_CS_fsm_state21;
reg   [31:0] regions_min_1_load_20_reg_2456;
reg   [31:0] regions_max_1_load_19_reg_2462;
reg   [31:0] regions_max_1_load_20_reg_2468;
reg   [31:0] regions_center_1_load_19_reg_2474;
reg   [31:0] regions_center_1_load_20_reg_2480;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_start;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_done;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_idle;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_ready;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_0_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_0_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_0_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_0_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_1_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_1_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_1_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_1_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_0_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_0_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_0_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_0_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_1_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_1_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_1_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_1_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_0_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_0_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_0_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_0_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_1_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_1_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_1_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_1_ce1;
wire   [9:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_merge_2_out;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_merge_2_out_ap_vld;
wire   [9:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_merge_1_out;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_merge_1_out_ap_vld;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_965_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_965_p_din1;
wire   [4:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_965_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_965_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_970_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_970_p_din1;
wire   [4:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_970_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_970_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_975_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_975_p_din1;
wire   [4:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_975_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_975_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_954_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_954_p_din1;
wire   [1:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_954_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_954_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_960_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_960_p_din1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_960_p_ce;
reg   [31:0] empty_65_reg_902;
wire    ap_CS_fsm_state9;
wire   [0:0] and_ln349_1_fu_1665_p2;
reg   [31:0] empty_66_reg_912;
wire    ap_CS_fsm_state11;
wire   [0:0] and_ln352_1_fu_1767_p2;
reg   [7:0] phi_ln371_reg_922;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln1065_fu_1329_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] or_ln73_1_fu_1255_p2;
reg    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [9:0] merge_2_loc_fu_150;
reg   [9:0] merge_1_loc_fu_146;
wire   [63:0] zext_ln367_fu_1040_p1;
wire   [63:0] zext_ln367_1_fu_1053_p1;
wire   [63:0] zext_ln367_2_fu_1066_p1;
wire   [63:0] zext_ln367_3_fu_1079_p1;
wire   [63:0] zext_ln367_4_fu_1092_p1;
wire   [63:0] zext_ln367_5_fu_1105_p1;
wire   [63:0] zext_ln367_6_fu_1118_p1;
wire   [63:0] zext_ln367_7_fu_1131_p1;
wire   [63:0] zext_ln243_2_fu_1277_p1;
wire   [63:0] zext_ln367_8_fu_1377_p1;
wire   [63:0] zext_ln367_9_fu_1393_p1;
wire   [63:0] zext_ln367_10_fu_1409_p1;
wire   [63:0] zext_ln367_11_fu_1425_p1;
wire   [63:0] zext_ln367_12_fu_1441_p1;
wire   [63:0] zext_ln367_13_fu_1457_p1;
wire   [63:0] zext_ln367_14_fu_1473_p1;
wire   [63:0] zext_ln367_15_fu_1489_p1;
wire   [63:0] zext_ln349_1_fu_1534_p1;
wire   [63:0] zext_ln349_2_fu_1547_p1;
reg   [3:0] i_fu_142;
reg   [3:0] i_1_fu_154;
wire   [3:0] add_ln242_fu_1293_p2;
reg   [3:0] i_2_fu_158;
wire    ap_CS_fsm_state18;
wire   [31:0] tmp_fu_1299_p10;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire   [0:0] icmp_ln348_fu_1557_p2;
reg   [31:0] grp_fu_954_p0;
reg   [31:0] grp_fu_954_p1;
wire    ap_CS_fsm_state12;
reg   [31:0] grp_fu_960_p0;
reg   [31:0] grp_fu_960_p1;
wire    ap_CS_fsm_state16;
reg   [31:0] grp_fu_965_p0;
reg   [31:0] grp_fu_965_p1;
reg   [31:0] grp_fu_970_p0;
reg   [31:0] grp_fu_970_p1;
reg   [31:0] grp_fu_975_p0;
reg   [31:0] grp_fu_975_p1;
wire   [11:0] tmp_110_fu_1026_p3;
wire   [11:0] or_ln367_fu_1034_p2;
wire   [11:0] or_ln367_1_fu_1047_p2;
wire   [11:0] or_ln367_2_fu_1060_p2;
wire   [11:0] or_ln367_3_fu_1073_p2;
wire   [11:0] or_ln367_4_fu_1086_p2;
wire   [11:0] or_ln367_5_fu_1099_p2;
wire   [11:0] or_ln367_6_fu_1112_p2;
wire   [11:0] or_ln367_7_fu_1125_p2;
wire   [31:0] bitcast_ln73_fu_1175_p1;
wire   [7:0] tmp_9_fu_1179_p4;
wire   [22:0] trunc_ln73_fu_1189_p1;
wire   [6:0] tmp_111_fu_1205_p4;
wire   [8:0] zext_ln243_fu_1214_p1;
wire   [8:0] add_ln243_fu_1218_p2;
wire   [0:0] or_ln73_fu_1239_p2;
wire   [0:0] or_ln73_2_fu_1243_p2;
wire   [0:0] and_ln73_fu_1249_p2;
wire   [11:0] zext_ln243_1_fu_1268_p1;
wire   [11:0] add_ln243_1_fu_1272_p2;
wire   [8:0] lshr_ln2_fu_1354_p4;
wire   [8:0] add_ln349_fu_1364_p2;
wire   [11:0] or_ln367_8_fu_1387_p2;
wire   [11:0] or_ln367_9_fu_1403_p2;
wire   [11:0] or_ln367_10_fu_1419_p2;
wire   [11:0] or_ln367_11_fu_1435_p2;
wire   [11:0] or_ln367_12_fu_1451_p2;
wire   [11:0] or_ln367_13_fu_1467_p2;
wire   [11:0] or_ln367_14_fu_1483_p2;
wire   [8:0] tmp_120_fu_1499_p4;
wire   [8:0] add_ln349_1_fu_1509_p2;
wire   [11:0] zext_ln349_fu_1525_p1;
wire   [11:0] add_ln349_2_fu_1529_p2;
wire   [11:0] add_ln349_3_fu_1542_p2;
wire   [31:0] bitcast_ln349_fu_1589_p1;
wire   [31:0] bitcast_ln349_1_fu_1606_p1;
wire   [7:0] tmp_112_fu_1592_p4;
wire   [22:0] trunc_ln349_fu_1602_p1;
wire   [0:0] icmp_ln349_1_fu_1629_p2;
wire   [0:0] icmp_ln349_fu_1623_p2;
wire   [7:0] tmp_113_fu_1609_p4;
wire   [22:0] trunc_ln349_1_fu_1619_p1;
wire   [0:0] icmp_ln349_3_fu_1647_p2;
wire   [0:0] icmp_ln349_2_fu_1641_p2;
wire   [0:0] or_ln349_fu_1635_p2;
wire   [0:0] or_ln349_1_fu_1653_p2;
wire   [0:0] and_ln349_fu_1659_p2;
wire   [31:0] bitcast_ln352_fu_1691_p1;
wire   [31:0] bitcast_ln352_1_fu_1708_p1;
wire   [7:0] tmp_115_fu_1694_p4;
wire   [22:0] trunc_ln352_fu_1704_p1;
wire   [0:0] icmp_ln352_1_fu_1731_p2;
wire   [0:0] icmp_ln352_fu_1725_p2;
wire   [7:0] tmp_116_fu_1711_p4;
wire   [22:0] trunc_ln352_1_fu_1721_p1;
wire   [0:0] icmp_ln352_3_fu_1749_p2;
wire   [0:0] icmp_ln352_2_fu_1743_p2;
wire   [0:0] or_ln352_fu_1737_p2;
wire   [0:0] or_ln352_1_fu_1755_p2;
wire   [0:0] and_ln352_fu_1761_p2;
reg   [1:0] grp_fu_954_opcode;
reg    grp_fu_954_ce;
reg    grp_fu_960_ce;
reg    grp_fu_965_ce;
reg   [4:0] grp_fu_965_opcode;
reg    grp_fu_970_ce;
reg   [4:0] grp_fu_970_opcode;
reg    grp_fu_975_ce;
reg   [4:0] grp_fu_975_opcode;
reg   [7:0] ap_return_preg;
wire    ap_CS_fsm_state28;
reg   [27:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_start_reg = 1'b0;
#0 ap_return_preg = 8'd0;
end

run_insert_point_Pipeline_VITIS_LOOP_262_1 grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_start),
    .ap_done(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_done),
    .ap_idle(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_idle),
    .ap_ready(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_ready),
    .zext_ln243(tmp_s_reg_1852),
    .regions_min_0_address0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_0_address0),
    .regions_min_0_ce0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_0_ce0),
    .regions_min_0_q0(regions_min_0_q0),
    .regions_min_0_address1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_0_address1),
    .regions_min_0_ce1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_0_ce1),
    .regions_min_0_q1(regions_min_0_q1),
    .regions_min_1_address0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_1_address0),
    .regions_min_1_ce0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_1_ce0),
    .regions_min_1_q0(regions_min_1_q0),
    .regions_min_1_address1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_1_address1),
    .regions_min_1_ce1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_1_ce1),
    .regions_min_1_q1(regions_min_1_q1),
    .regions_max_0_address0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_0_address0),
    .regions_max_0_ce0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_0_ce0),
    .regions_max_0_q0(regions_max_0_q0),
    .regions_max_0_address1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_0_address1),
    .regions_max_0_ce1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_0_ce1),
    .regions_max_0_q1(regions_max_0_q1),
    .regions_max_1_address0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_1_address0),
    .regions_max_1_ce0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_1_ce0),
    .regions_max_1_q0(regions_max_1_q0),
    .regions_max_1_address1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_1_address1),
    .regions_max_1_ce1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_1_ce1),
    .regions_max_1_q1(regions_max_1_q1),
    .regions_center_0_address0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_0_address0),
    .regions_center_0_ce0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_0_ce0),
    .regions_center_0_q0(regions_center_0_q0),
    .regions_center_0_address1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_0_address1),
    .regions_center_0_ce1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_0_ce1),
    .regions_center_0_q1(regions_center_0_q1),
    .regions_center_1_address0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_1_address0),
    .regions_center_1_ce0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_1_ce0),
    .regions_center_1_q0(regions_center_1_q0),
    .regions_center_1_address1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_1_address1),
    .regions_center_1_ce1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_1_ce1),
    .regions_center_1_q1(regions_center_1_q1),
    .merge_2_out(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_merge_2_out),
    .merge_2_out_ap_vld(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_merge_2_out_ap_vld),
    .merge_1_out(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_merge_1_out),
    .merge_1_out_ap_vld(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_merge_1_out_ap_vld),
    .grp_fu_965_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_965_p_din0),
    .grp_fu_965_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_965_p_din1),
    .grp_fu_965_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_965_p_opcode),
    .grp_fu_965_p_dout0(grp_fu_458_p_dout0),
    .grp_fu_965_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_965_p_ce),
    .grp_fu_970_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_970_p_din0),
    .grp_fu_970_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_970_p_din1),
    .grp_fu_970_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_970_p_opcode),
    .grp_fu_970_p_dout0(grp_fu_463_p_dout0),
    .grp_fu_970_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_970_p_ce),
    .grp_fu_975_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_975_p_din0),
    .grp_fu_975_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_975_p_din1),
    .grp_fu_975_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_975_p_opcode),
    .grp_fu_975_p_dout0(grp_fu_468_p_dout0),
    .grp_fu_975_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_975_p_ce),
    .grp_fu_954_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_954_p_din0),
    .grp_fu_954_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_954_p_din1),
    .grp_fu_954_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_954_p_opcode),
    .grp_fu_954_p_dout0(grp_fu_954_p2),
    .grp_fu_954_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_954_p_ce),
    .grp_fu_960_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_960_p_din0),
    .grp_fu_960_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_960_p_din1),
    .grp_fu_960_p_dout0(grp_fu_960_p2),
    .grp_fu_960_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_960_p_ce)
);

run_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_954_p0),
    .din1(grp_fu_954_p1),
    .opcode(grp_fu_954_opcode),
    .ce(grp_fu_954_ce),
    .dout(grp_fu_954_p2)
);

run_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_960_p0),
    .din1(grp_fu_960_p1),
    .ce(grp_fu_960_ce),
    .dout(grp_fu_960_p2)
);

run_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U46(
    .din0(d_read),
    .din1(d_read_23),
    .din2(d_read_24),
    .din3(d_read_25),
    .din4(d_read_26),
    .din5(d_read_27),
    .din6(d_read_28),
    .din7(d_read_29),
    .din8(i_fu_142),
    .dout(p_x_assign_fu_1158_p10)
);

run_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U47(
    .din0(d_read),
    .din1(d_read_23),
    .din2(d_read_24),
    .din3(d_read_25),
    .din4(d_read_26),
    .din5(d_read_27),
    .din6(d_read_28),
    .din7(d_read_29),
    .din8(i_1_fu_154),
    .dout(tmp_fu_1299_p10)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U48(
    .din0(regions_min_0_q1),
    .din1(regions_min_1_q1),
    .din2(trunc_ln251_2_reg_2048),
    .dout(tmp_96_fu_1569_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U49(
    .din0(regions_min_0_q0),
    .din1(regions_min_1_q0),
    .din2(trunc_ln251_reg_2042),
    .dout(tmp_97_fu_1579_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U50(
    .din0(regions_max_0_q1),
    .din1(regions_max_1_q0),
    .din2(trunc_ln251_2_reg_2048),
    .dout(tmp_98_fu_1671_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U51(
    .din0(regions_max_0_q0),
    .din1(regions_max_1_q1),
    .din2(trunc_ln251_reg_2042),
    .dout(tmp_99_fu_1681_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_return_preg <= phi_ln371_reg_922;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1065_fu_1329_p2 == 1'd1) & (icmp_ln242_fu_1287_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_start_reg <= 1'b1;
        end else if ((grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_ready == 1'b1)) begin
            grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        if ((1'd0 == and_ln349_1_fu_1665_p2)) begin
            empty_65_reg_902 <= tmp_97_reg_2374;
        end else if ((1'd1 == and_ln349_1_fu_1665_p2)) begin
            empty_65_reg_902 <= tmp_96_reg_2365;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((1'd0 == and_ln352_1_fu_1767_p2)) begin
            empty_66_reg_912 <= tmp_99_reg_2393;
        end else if ((1'd1 == and_ln352_1_fu_1767_p2)) begin
            empty_66_reg_912 <= tmp_98_reg_2384;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_1146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_fu_154 <= 4'd0;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i_1_fu_154 <= add_ln242_fu_1293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_fu_1329_p2 == 1'd1) & (icmp_ln242_fu_1287_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_2_fu_158 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        i_2_fu_158 <= add_ln348_reg_2360;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_142 <= 4'd0;
    end else if (((or_ln73_1_fu_1255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_fu_142 <= add_ln70_reg_1983;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln73_1_fu_1255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln371_reg_922 <= n_regions_V_read;
    end else if (((icmp_ln1065_fu_1329_p2 == 1'd0) & (icmp_ln242_fu_1287_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln371_reg_922 <= add_ln886_fu_1324_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        phi_ln371_reg_922 <= 8'd15;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln348_reg_2360 <= add_ln348_fu_1563_p2;
        regions_center_0_addr_24_reg_2347 <= zext_ln349_2_fu_1547_p1;
        regions_center_1_addr_32_reg_2352 <= zext_ln349_2_fu_1547_p1;
        regions_max_0_addr_24_reg_2326 <= zext_ln349_1_fu_1534_p1;
        regions_max_0_addr_25_reg_2331 <= zext_ln349_2_fu_1547_p1;
        regions_max_1_addr_32_reg_2337 <= zext_ln349_1_fu_1534_p1;
        regions_max_1_addr_33_reg_2342 <= zext_ln349_2_fu_1547_p1;
        regions_min_0_addr_25_reg_2309 <= zext_ln349_2_fu_1547_p1;
        regions_min_1_addr_27_reg_2320 <= zext_ln349_2_fu_1547_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln70_reg_1983 <= add_ln70_fu_1152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_reg_2403 <= grp_fu_954_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_reg_2408 <= grp_fu_960_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_1146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_reg_2017 <= empty_fu_1231_p1;
        tmp_118_reg_2012[11 : 3] <= tmp_118_fu_1223_p3[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_1146_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln73_1_reg_2000 <= icmp_ln73_1_fu_1199_p2;
        icmp_ln73_reg_1995 <= icmp_ln73_fu_1193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_merge_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        merge_1_loc_fu_146 <= grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_merge_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_merge_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        merge_2_loc_fu_150 <= grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_merge_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19))) begin
        reg_1004 <= regions_center_1_q1;
        reg_1011 <= regions_center_1_q0;
        reg_980 <= regions_min_1_q1;
        reg_986 <= regions_min_1_q0;
        reg_992 <= regions_max_1_q1;
        reg_998 <= regions_max_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_center_0_addr_16_reg_2219[11 : 3] <= zext_ln367_8_fu_1377_p1[11 : 3];
        regions_center_0_addr_17_reg_2224[11 : 3] <= zext_ln367_9_fu_1393_p1[11 : 3];
        regions_center_0_addr_18_reg_2229[11 : 3] <= zext_ln367_10_fu_1409_p1[11 : 3];
        regions_center_0_addr_19_reg_2234[11 : 3] <= zext_ln367_11_fu_1425_p1[11 : 3];
        regions_center_0_addr_20_reg_2239[11 : 3] <= zext_ln367_12_fu_1441_p1[11 : 3];
        regions_center_0_addr_21_reg_2244[11 : 3] <= zext_ln367_13_fu_1457_p1[11 : 3];
        regions_center_0_addr_22_reg_2249[11 : 3] <= zext_ln367_14_fu_1473_p1[11 : 3];
        regions_center_0_addr_23_reg_2254[11 : 3] <= zext_ln367_15_fu_1489_p1[11 : 3];
        regions_center_1_addr_24_reg_2259[11 : 3] <= zext_ln367_8_fu_1377_p1[11 : 3];
        regions_center_1_addr_25_reg_2264[11 : 3] <= zext_ln367_9_fu_1393_p1[11 : 3];
        regions_center_1_addr_26_reg_2269[11 : 3] <= zext_ln367_10_fu_1409_p1[11 : 3];
        regions_center_1_addr_27_reg_2274[11 : 3] <= zext_ln367_11_fu_1425_p1[11 : 3];
        regions_center_1_addr_28_reg_2279[11 : 3] <= zext_ln367_12_fu_1441_p1[11 : 3];
        regions_center_1_addr_29_reg_2284[11 : 3] <= zext_ln367_13_fu_1457_p1[11 : 3];
        regions_center_1_addr_30_reg_2289[11 : 3] <= zext_ln367_14_fu_1473_p1[11 : 3];
        regions_center_1_addr_31_reg_2294[11 : 3] <= zext_ln367_15_fu_1489_p1[11 : 3];
        regions_max_0_addr_16_reg_2139[11 : 3] <= zext_ln367_8_fu_1377_p1[11 : 3];
        regions_max_0_addr_17_reg_2144[11 : 3] <= zext_ln367_9_fu_1393_p1[11 : 3];
        regions_max_0_addr_18_reg_2149[11 : 3] <= zext_ln367_10_fu_1409_p1[11 : 3];
        regions_max_0_addr_19_reg_2154[11 : 3] <= zext_ln367_11_fu_1425_p1[11 : 3];
        regions_max_0_addr_20_reg_2159[11 : 3] <= zext_ln367_12_fu_1441_p1[11 : 3];
        regions_max_0_addr_21_reg_2164[11 : 3] <= zext_ln367_13_fu_1457_p1[11 : 3];
        regions_max_0_addr_22_reg_2169[11 : 3] <= zext_ln367_14_fu_1473_p1[11 : 3];
        regions_max_0_addr_23_reg_2174[11 : 3] <= zext_ln367_15_fu_1489_p1[11 : 3];
        regions_max_1_addr_24_reg_2179[11 : 3] <= zext_ln367_8_fu_1377_p1[11 : 3];
        regions_max_1_addr_25_reg_2184[11 : 3] <= zext_ln367_9_fu_1393_p1[11 : 3];
        regions_max_1_addr_26_reg_2189[11 : 3] <= zext_ln367_10_fu_1409_p1[11 : 3];
        regions_max_1_addr_27_reg_2194[11 : 3] <= zext_ln367_11_fu_1425_p1[11 : 3];
        regions_max_1_addr_28_reg_2199[11 : 3] <= zext_ln367_12_fu_1441_p1[11 : 3];
        regions_max_1_addr_29_reg_2204[11 : 3] <= zext_ln367_13_fu_1457_p1[11 : 3];
        regions_max_1_addr_30_reg_2209[11 : 3] <= zext_ln367_14_fu_1473_p1[11 : 3];
        regions_max_1_addr_31_reg_2214[11 : 3] <= zext_ln367_15_fu_1489_p1[11 : 3];
        regions_min_0_addr_16_reg_2059[11 : 3] <= zext_ln367_8_fu_1377_p1[11 : 3];
        regions_min_0_addr_17_reg_2064[11 : 3] <= zext_ln367_9_fu_1393_p1[11 : 3];
        regions_min_0_addr_18_reg_2069[11 : 3] <= zext_ln367_10_fu_1409_p1[11 : 3];
        regions_min_0_addr_19_reg_2074[11 : 3] <= zext_ln367_11_fu_1425_p1[11 : 3];
        regions_min_0_addr_20_reg_2079[11 : 3] <= zext_ln367_12_fu_1441_p1[11 : 3];
        regions_min_0_addr_21_reg_2084[11 : 3] <= zext_ln367_13_fu_1457_p1[11 : 3];
        regions_min_0_addr_22_reg_2089[11 : 3] <= zext_ln367_14_fu_1473_p1[11 : 3];
        regions_min_0_addr_23_reg_2094[11 : 3] <= zext_ln367_15_fu_1489_p1[11 : 3];
        regions_min_1_addr_24_reg_2099[11 : 3] <= zext_ln367_8_fu_1377_p1[11 : 3];
        regions_min_1_addr_25_reg_2104[11 : 3] <= zext_ln367_9_fu_1393_p1[11 : 3];
        regions_min_1_addr_28_reg_2109[11 : 3] <= zext_ln367_10_fu_1409_p1[11 : 3];
        regions_min_1_addr_29_reg_2114[11 : 3] <= zext_ln367_11_fu_1425_p1[11 : 3];
        regions_min_1_addr_30_reg_2119[11 : 3] <= zext_ln367_12_fu_1441_p1[11 : 3];
        regions_min_1_addr_31_reg_2124[11 : 3] <= zext_ln367_13_fu_1457_p1[11 : 3];
        regions_min_1_addr_32_reg_2129[11 : 3] <= zext_ln367_14_fu_1473_p1[11 : 3];
        regions_min_1_addr_33_reg_2134[11 : 3] <= zext_ln367_15_fu_1489_p1[11 : 3];
        tmp_119_reg_2054[11 : 3] <= tmp_119_fu_1369_p3[11 : 3];
        tmp_121_reg_2299[11 : 3] <= tmp_121_fu_1514_p3[11 : 3];
        trunc_ln251_2_reg_2048 <= trunc_ln251_2_fu_1350_p1;
        trunc_ln251_reg_2042 <= trunc_ln251_fu_1346_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        regions_center_1_addr_16_reg_1940[11 : 6] <= zext_ln367_fu_1040_p1[11 : 6];
        regions_center_1_addr_17_reg_1945[11 : 6] <= zext_ln367_1_fu_1053_p1[11 : 6];
        regions_center_1_addr_18_reg_1950[11 : 6] <= zext_ln367_2_fu_1066_p1[11 : 6];
        regions_center_1_addr_19_reg_1955[11 : 6] <= zext_ln367_3_fu_1079_p1[11 : 6];
        regions_center_1_addr_20_reg_1960[11 : 6] <= zext_ln367_4_fu_1092_p1[11 : 6];
        regions_center_1_addr_21_reg_1965[11 : 6] <= zext_ln367_5_fu_1105_p1[11 : 6];
        regions_center_1_addr_22_reg_1970[11 : 6] <= zext_ln367_6_fu_1118_p1[11 : 6];
        regions_center_1_addr_23_reg_1975[11 : 6] <= zext_ln367_7_fu_1131_p1[11 : 6];
        regions_max_1_addr_16_reg_1900[11 : 6] <= zext_ln367_fu_1040_p1[11 : 6];
        regions_max_1_addr_17_reg_1905[11 : 6] <= zext_ln367_1_fu_1053_p1[11 : 6];
        regions_max_1_addr_18_reg_1910[11 : 6] <= zext_ln367_2_fu_1066_p1[11 : 6];
        regions_max_1_addr_19_reg_1915[11 : 6] <= zext_ln367_3_fu_1079_p1[11 : 6];
        regions_max_1_addr_20_reg_1920[11 : 6] <= zext_ln367_4_fu_1092_p1[11 : 6];
        regions_max_1_addr_21_reg_1925[11 : 6] <= zext_ln367_5_fu_1105_p1[11 : 6];
        regions_max_1_addr_22_reg_1930[11 : 6] <= zext_ln367_6_fu_1118_p1[11 : 6];
        regions_max_1_addr_23_reg_1935[11 : 6] <= zext_ln367_7_fu_1131_p1[11 : 6];
        regions_min_1_addr_16_reg_1860[11 : 6] <= zext_ln367_fu_1040_p1[11 : 6];
        regions_min_1_addr_17_reg_1865[11 : 6] <= zext_ln367_1_fu_1053_p1[11 : 6];
        regions_min_1_addr_18_reg_1870[11 : 6] <= zext_ln367_2_fu_1066_p1[11 : 6];
        regions_min_1_addr_19_reg_1875[11 : 6] <= zext_ln367_3_fu_1079_p1[11 : 6];
        regions_min_1_addr_20_reg_1880[11 : 6] <= zext_ln367_4_fu_1092_p1[11 : 6];
        regions_min_1_addr_21_reg_1885[11 : 6] <= zext_ln367_5_fu_1105_p1[11 : 6];
        regions_min_1_addr_22_reg_1890[11 : 6] <= zext_ln367_6_fu_1118_p1[11 : 6];
        regions_min_1_addr_23_reg_1895[11 : 6] <= zext_ln367_7_fu_1131_p1[11 : 6];
        tmp_s_reg_1852[8 : 3] <= tmp_s_fu_1018_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_center_1_load_17_reg_2438 <= regions_center_1_q1;
        regions_center_1_load_18_reg_2444 <= regions_center_1_q0;
        regions_max_1_load_17_reg_2426 <= regions_max_1_q1;
        regions_max_1_load_18_reg_2432 <= regions_max_1_q0;
        regions_min_1_load_17_reg_2414 <= regions_min_1_q1;
        regions_min_1_load_18_reg_2420 <= regions_min_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_center_1_load_19_reg_2474 <= regions_center_1_q1;
        regions_center_1_load_20_reg_2480 <= regions_center_1_q0;
        regions_max_1_load_19_reg_2462 <= regions_max_1_q1;
        regions_max_1_load_20_reg_2468 <= regions_max_1_q0;
        regions_min_1_load_19_reg_2450 <= regions_min_1_q1;
        regions_min_1_load_20_reg_2456 <= regions_min_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_96_reg_2365 <= tmp_96_fu_1569_p4;
        tmp_97_reg_2374 <= tmp_97_fu_1579_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_98_reg_2384 <= tmp_98_fu_1671_p4;
        tmp_99_reg_2393 <= tmp_99_fu_1681_p4;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_return = phi_ln371_reg_922;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_954_ce = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_954_p_ce;
    end else begin
        grp_fu_954_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_954_opcode = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_954_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_954_opcode = 2'd0;
    end else begin
        grp_fu_954_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_954_p0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_954_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_954_p0 = empty_66_reg_912;
    end else begin
        grp_fu_954_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_954_p1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_954_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_954_p1 = empty_65_reg_902;
    end else begin
        grp_fu_954_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_960_ce = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_960_p_ce;
    end else begin
        grp_fu_960_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_960_p0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_960_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_960_p0 = add_reg_2403;
    end else begin
        grp_fu_960_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_960_p1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_960_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_960_p1 = 32'd1056964608;
    end else begin
        grp_fu_960_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_965_ce = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_965_p_ce;
    end else begin
        grp_fu_965_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_965_opcode = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_965_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_965_opcode = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_965_opcode = 5'd4;
    end else if (((icmp_ln70_fu_1146_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_965_opcode = 5'd8;
    end else begin
        grp_fu_965_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_965_p0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_965_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_965_p0 = tmp_98_fu_1671_p4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_965_p0 = tmp_96_fu_1569_p4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_965_p0 = p_x_assign_fu_1158_p10;
    end else begin
        grp_fu_965_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_965_p1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_965_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_965_p1 = tmp_99_fu_1681_p4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_965_p1 = tmp_97_fu_1579_p4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_965_p1 = 32'd0;
    end else begin
        grp_fu_965_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_970_ce = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_970_p_ce;
    end else begin
        grp_fu_970_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_970_opcode = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_970_p_opcode;
    end else if (((icmp_ln70_fu_1146_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_970_opcode = 5'd1;
    end else begin
        grp_fu_970_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_970_p0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_970_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_970_p0 = p_x_assign_fu_1158_p10;
    end else begin
        grp_fu_970_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_970_p1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_970_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_970_p1 = 32'd2139095040;
    end else begin
        grp_fu_970_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_975_ce = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_975_p_ce;
    end else begin
        grp_fu_975_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_975_opcode = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_975_p_opcode;
    end else if (((icmp_ln70_fu_1146_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_975_opcode = 5'd1;
    end else begin
        grp_fu_975_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_975_p0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_975_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_975_p0 = p_x_assign_fu_1158_p10;
    end else begin
        grp_fu_975_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_975_p1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_grp_fu_975_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_975_p1 = 32'd4286578688;
    end else begin
        grp_fu_975_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_0_address0 = regions_center_0_addr_22_reg_2249;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_center_0_address0 = regions_center_0_addr_20_reg_2239;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_0_address0 = regions_center_0_addr_18_reg_2229;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_0_address0 = regions_center_0_addr_17_reg_2224;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        regions_center_0_address0 = regions_center_0_addr_24_reg_2347;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_center_0_address0 = zext_ln243_2_fu_1277_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_0_address0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_0_address0;
    end else begin
        regions_center_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_0_address1 = regions_center_0_addr_23_reg_2254;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_center_0_address1 = regions_center_0_addr_21_reg_2244;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_0_address1 = regions_center_0_addr_19_reg_2234;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_0_address1 = regions_center_0_addr_16_reg_2219;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_0_address1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_0_address1;
    end else begin
        regions_center_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22) | ((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_center_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_0_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_0_ce0;
    end else begin
        regions_center_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_center_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_0_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_0_ce1;
    end else begin
        regions_center_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_0_d0 = reg_1004;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_center_0_d0 = regions_center_1_load_19_reg_2474;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_0_d0 = regions_center_1_load_17_reg_2438;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_0_d0 = reg_1011;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        regions_center_0_d0 = conv_reg_2408;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_center_0_d0 = tmp_fu_1299_p10;
    end else begin
        regions_center_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_0_d1 = reg_1011;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_center_0_d1 = regions_center_1_load_20_reg_2480;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_0_d1 = regions_center_1_load_18_reg_2444;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_0_d1 = reg_1004;
    end else begin
        regions_center_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((trunc_ln251_2_reg_2048 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_2048 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((trunc_ln251_reg_2042 == 1'd0) & (1'b1 == ap_CS_fsm_state18)) | ((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_center_0_we0 = 1'b1;
    end else begin
        regions_center_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((trunc_ln251_2_reg_2048 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_2048 == 1'd0) & (1'b1 == ap_CS_fsm_state22)))) begin
        regions_center_0_we1 = 1'b1;
    end else begin
        regions_center_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_center_1_address0 = regions_center_1_addr_29_reg_2284;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_1_address0 = regions_center_1_addr_27_reg_2274;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_1_address0 = regions_center_1_addr_31_reg_2294;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_1_address0 = regions_center_1_addr_25_reg_2264;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_center_1_address0 = regions_center_1_addr_23_reg_1975;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_center_1_address0 = regions_center_1_addr_21_reg_1965;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_center_1_address0 = regions_center_1_addr_19_reg_1955;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_center_1_address0 = regions_center_1_addr_17_reg_1945;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_center_1_address0 = zext_ln243_2_fu_1277_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_1_address0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_1_address0;
    end else begin
        regions_center_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_center_1_address1 = regions_center_1_addr_28_reg_2279;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_1_address1 = regions_center_1_addr_26_reg_2269;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_1_address1 = regions_center_1_addr_30_reg_2289;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_1_address1 = regions_center_1_addr_24_reg_2259;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_center_1_address1 = regions_center_1_addr_22_reg_1970;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_center_1_address1 = regions_center_1_addr_20_reg_1960;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_center_1_address1 = regions_center_1_addr_18_reg_1950;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        regions_center_1_address1 = regions_center_1_addr_32_reg_2352;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_center_1_address1 = regions_center_1_addr_16_reg_1940;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_1_address1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_1_address1;
    end else begin
        regions_center_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | ((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_center_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_1_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_1_ce0;
    end else begin
        regions_center_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19))) begin
        regions_center_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_1_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_center_1_ce1;
    end else begin
        regions_center_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_center_1_d0 = regions_center_1_load_20_reg_2480;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_1_d0 = regions_center_1_load_18_reg_2444;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_center_1_d0 = reg_1011;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_center_1_d0 = tmp_fu_1299_p10;
    end else begin
        regions_center_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_center_1_d1 = regions_center_1_load_19_reg_2474;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_1_d1 = regions_center_1_load_17_reg_2438;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_center_1_d1 = reg_1004;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        regions_center_1_d1 = conv_reg_2408;
    end else begin
        regions_center_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_center_1_we0 = 1'b1;
    end else begin
        regions_center_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((trunc_ln251_reg_2042 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        regions_center_1_we1 = 1'b1;
    end else begin
        regions_center_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_max_0_address0 = regions_max_0_addr_23_reg_2174;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_max_0_address0 = regions_max_0_addr_21_reg_2164;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_max_0_address0 = regions_max_0_addr_19_reg_2154;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_max_0_address0 = regions_max_0_addr_17_reg_2144;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_max_0_address0 = regions_max_0_addr_25_reg_2331;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_max_0_address0 = zext_ln243_2_fu_1277_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_0_address0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_0_address0;
    end else begin
        regions_max_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_max_0_address1 = regions_max_0_addr_22_reg_2169;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_max_0_address1 = regions_max_0_addr_20_reg_2159;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_max_0_address1 = regions_max_0_addr_18_reg_2149;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_max_0_address1 = regions_max_0_addr_16_reg_2139;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_max_0_address1 = regions_max_0_addr_25_reg_2331;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_max_0_address1 = regions_max_0_addr_24_reg_2326;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_0_address1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_0_address1;
    end else begin
        regions_max_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state22) | ((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_max_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_0_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_0_ce0;
    end else begin
        regions_max_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_max_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_0_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_0_ce1;
    end else begin
        regions_max_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_max_0_d0 = regions_max_1_load_20_reg_2468;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_max_0_d0 = regions_max_1_load_18_reg_2432;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_max_0_d0 = reg_998;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_max_0_d0 = tmp_fu_1299_p10;
    end else begin
        regions_max_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_max_0_d1 = regions_max_1_load_19_reg_2462;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_max_0_d1 = regions_max_1_load_17_reg_2426;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_max_0_d1 = reg_992;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_max_0_d1 = tmp_98_reg_2384;
    end else begin
        regions_max_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((trunc_ln251_2_reg_2048 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_2048 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_max_0_we0 = 1'b1;
    end else begin
        regions_max_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((trunc_ln251_2_reg_2048 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_2048 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((trunc_ln251_reg_2042 == 1'd0) & (1'd1 == and_ln352_1_fu_1767_p2) & (1'b1 == ap_CS_fsm_state11)))) begin
        regions_max_0_we1 = 1'b1;
    end else begin
        regions_max_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_max_1_address0 = regions_max_1_addr_29_reg_2204;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_max_1_address0 = regions_max_1_addr_27_reg_2194;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_max_1_address0 = regions_max_1_addr_31_reg_2214;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_max_1_address0 = regions_max_1_addr_25_reg_2184;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_max_1_address0 = regions_max_1_addr_23_reg_1935;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_max_1_address0 = regions_max_1_addr_21_reg_1925;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_max_1_address0 = regions_max_1_addr_19_reg_1915;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_max_1_address0 = regions_max_1_addr_32_reg_2337;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_max_1_address0 = regions_max_1_addr_17_reg_1905;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_max_1_address0 = zext_ln243_2_fu_1277_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_1_address0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_1_address0;
    end else begin
        regions_max_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_max_1_address1 = regions_max_1_addr_28_reg_2199;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_max_1_address1 = regions_max_1_addr_26_reg_2189;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_max_1_address1 = regions_max_1_addr_30_reg_2209;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_max_1_address1 = regions_max_1_addr_24_reg_2179;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_max_1_address1 = regions_max_1_addr_22_reg_1930;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_max_1_address1 = regions_max_1_addr_20_reg_1920;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_max_1_address1 = regions_max_1_addr_18_reg_1910;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        regions_max_1_address1 = regions_max_1_addr_33_reg_2342;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_max_1_address1 = regions_max_1_addr_16_reg_1900;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_1_address1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_1_address1;
    end else begin
        regions_max_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | ((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_max_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_1_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_1_ce0;
    end else begin
        regions_max_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19))) begin
        regions_max_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_1_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_max_1_ce1;
    end else begin
        regions_max_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_max_1_d0 = regions_max_1_load_20_reg_2468;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_max_1_d0 = regions_max_1_load_18_reg_2432;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_max_1_d0 = reg_998;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_max_1_d0 = tmp_fu_1299_p10;
    end else begin
        regions_max_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_max_1_d1 = regions_max_1_load_19_reg_2462;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_max_1_d1 = regions_max_1_load_17_reg_2426;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_max_1_d1 = reg_992;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_max_1_d1 = tmp_98_reg_2384;
    end else begin
        regions_max_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_max_1_we0 = 1'b1;
    end else begin
        regions_max_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((trunc_ln251_reg_2042 == 1'd1) & (1'd1 == and_ln352_1_fu_1767_p2) & (1'b1 == ap_CS_fsm_state11)))) begin
        regions_max_1_we1 = 1'b1;
    end else begin
        regions_max_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_min_0_address0 = regions_min_0_addr_23_reg_2094;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_min_0_address0 = regions_min_0_addr_21_reg_2084;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_min_0_address0 = regions_min_0_addr_19_reg_2074;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_min_0_address0 = regions_min_0_addr_17_reg_2064;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_min_0_address0 = zext_ln349_2_fu_1547_p1;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_min_0_address0 = zext_ln243_2_fu_1277_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_0_address0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_0_address0;
    end else begin
        regions_min_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_min_0_address1 = regions_min_0_addr_22_reg_2089;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_min_0_address1 = regions_min_0_addr_20_reg_2079;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_min_0_address1 = regions_min_0_addr_18_reg_2069;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_min_0_address1 = regions_min_0_addr_16_reg_2059;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_min_0_address1 = regions_min_0_addr_25_reg_2309;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_min_0_address1 = zext_ln349_1_fu_1534_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_0_address1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_0_address1;
    end else begin
        regions_min_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | ((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_min_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_0_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_0_ce0;
    end else begin
        regions_min_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_min_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_0_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_0_ce1;
    end else begin
        regions_min_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_min_0_d0 = regions_min_1_load_20_reg_2456;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_min_0_d0 = regions_min_1_load_18_reg_2420;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_min_0_d0 = reg_986;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_min_0_d0 = tmp_fu_1299_p10;
    end else begin
        regions_min_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_min_0_d1 = regions_min_1_load_19_reg_2450;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_min_0_d1 = regions_min_1_load_17_reg_2414;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_min_0_d1 = reg_980;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_min_0_d1 = tmp_96_reg_2365;
    end else begin
        regions_min_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((trunc_ln251_2_reg_2048 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_2048 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_min_0_we0 = 1'b1;
    end else begin
        regions_min_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((trunc_ln251_2_reg_2048 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_2048 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((trunc_ln251_reg_2042 == 1'd0) & (1'd1 == and_ln349_1_fu_1665_p2) & (1'b1 == ap_CS_fsm_state9)))) begin
        regions_min_0_we1 = 1'b1;
    end else begin
        regions_min_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_min_1_address0 = regions_min_1_addr_31_reg_2124;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_min_1_address0 = regions_min_1_addr_29_reg_2114;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_min_1_address0 = regions_min_1_addr_33_reg_2134;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_min_1_address0 = regions_min_1_addr_25_reg_2104;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_min_1_address0 = regions_min_1_addr_23_reg_1895;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_min_1_address0 = regions_min_1_addr_21_reg_1885;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_min_1_address0 = regions_min_1_addr_19_reg_1875;
    end else if (((icmp_ln348_fu_1557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        regions_min_1_address0 = regions_min_1_addr_17_reg_1865;
    end else if (((icmp_ln348_fu_1557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        regions_min_1_address0 = zext_ln349_2_fu_1547_p1;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_min_1_address0 = zext_ln243_2_fu_1277_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_1_address0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_1_address0;
    end else begin
        regions_min_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_min_1_address1 = regions_min_1_addr_30_reg_2119;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_min_1_address1 = regions_min_1_addr_28_reg_2109;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_min_1_address1 = regions_min_1_addr_32_reg_2129;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_min_1_address1 = regions_min_1_addr_24_reg_2099;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_min_1_address1 = regions_min_1_addr_22_reg_1890;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_min_1_address1 = regions_min_1_addr_20_reg_1880;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_min_1_address1 = regions_min_1_addr_18_reg_1870;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_min_1_address1 = regions_min_1_addr_27_reg_2320;
    end else if (((icmp_ln348_fu_1557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        regions_min_1_address1 = regions_min_1_addr_16_reg_1860;
    end else if (((icmp_ln348_fu_1557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        regions_min_1_address1 = zext_ln349_1_fu_1534_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_1_address1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_1_address1;
    end else begin
        regions_min_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | ((icmp_ln348_fu_1557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln348_fu_1557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_min_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_1_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_1_ce0;
    end else begin
        regions_min_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | ((icmp_ln348_fu_1557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln348_fu_1557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        regions_min_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_1_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_regions_min_1_ce1;
    end else begin
        regions_min_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_min_1_d0 = regions_min_1_load_20_reg_2456;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_min_1_d0 = regions_min_1_load_18_reg_2420;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_min_1_d0 = reg_986;
    end else if (((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_min_1_d0 = tmp_fu_1299_p10;
    end else begin
        regions_min_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_min_1_d1 = regions_min_1_load_19_reg_2450;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_min_1_d1 = regions_min_1_load_17_reg_2414;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_min_1_d1 = reg_980;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_min_1_d1 = tmp_96_reg_2365;
    end else begin
        regions_min_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln242_fu_1287_p2 == 1'd0) & (empty_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_min_1_we0 = 1'b1;
    end else begin
        regions_min_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((trunc_ln251_reg_2042 == 1'd1) & (1'd1 == and_ln349_1_fu_1665_p2) & (1'b1 == ap_CS_fsm_state9)))) begin
        regions_min_1_we1 = 1'b1;
    end else begin
        regions_min_1_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln70_fu_1146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((or_ln73_1_fu_1255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln1065_fu_1329_p2 == 1'd0) & (icmp_ln242_fu_1287_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((icmp_ln1065_fu_1329_p2 == 1'd1) & (icmp_ln242_fu_1287_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln348_fu_1557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((trunc_ln251_2_reg_2048 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln242_fu_1293_p2 = (i_1_fu_154 + 4'd1);

assign add_ln243_1_fu_1272_p2 = (tmp_118_reg_2012 + zext_ln243_1_fu_1268_p1);

assign add_ln243_fu_1218_p2 = (tmp_s_reg_1852 + zext_ln243_fu_1214_p1);

assign add_ln348_fu_1563_p2 = (i_2_fu_158 + 4'd1);

assign add_ln349_1_fu_1509_p2 = (tmp_s_reg_1852 + tmp_120_fu_1499_p4);

assign add_ln349_2_fu_1529_p2 = (tmp_119_reg_2054 + zext_ln349_fu_1525_p1);

assign add_ln349_3_fu_1542_p2 = (tmp_121_reg_2299 + zext_ln349_fu_1525_p1);

assign add_ln349_fu_1364_p2 = (tmp_s_reg_1852 + lshr_ln2_fu_1354_p4);

assign add_ln70_fu_1152_p2 = (i_fu_142 + 4'd1);

assign add_ln886_fu_1324_p2 = (n_regions_V_read + 8'd1);

assign and_ln349_1_fu_1665_p2 = (grp_fu_458_p_dout0 & and_ln349_fu_1659_p2);

assign and_ln349_fu_1659_p2 = (or_ln349_fu_1635_p2 & or_ln349_1_fu_1653_p2);

assign and_ln352_1_fu_1767_p2 = (grp_fu_458_p_dout0 & and_ln352_fu_1761_p2);

assign and_ln352_fu_1761_p2 = (or_ln352_fu_1737_p2 & or_ln352_1_fu_1755_p2);

assign and_ln73_fu_1249_p2 = (or_ln73_fu_1239_p2 & or_ln73_2_fu_1243_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln349_1_fu_1606_p1 = tmp_97_reg_2374;

assign bitcast_ln349_fu_1589_p1 = tmp_96_reg_2365;

assign bitcast_ln352_1_fu_1708_p1 = tmp_99_reg_2393;

assign bitcast_ln352_fu_1691_p1 = tmp_98_reg_2384;

assign bitcast_ln73_fu_1175_p1 = p_x_assign_fu_1158_p10;

assign empty_fu_1231_p1 = n_regions_V_read[0:0];

assign grp_fu_458_p_ce = grp_fu_965_ce;

assign grp_fu_458_p_din0 = grp_fu_965_p0;

assign grp_fu_458_p_din1 = grp_fu_965_p1;

assign grp_fu_458_p_opcode = grp_fu_965_opcode;

assign grp_fu_463_p_ce = grp_fu_970_ce;

assign grp_fu_463_p_din0 = grp_fu_970_p0;

assign grp_fu_463_p_din1 = grp_fu_970_p1;

assign grp_fu_463_p_opcode = grp_fu_970_opcode;

assign grp_fu_468_p_ce = grp_fu_975_ce;

assign grp_fu_468_p_din0 = grp_fu_975_p0;

assign grp_fu_468_p_din1 = grp_fu_975_p1;

assign grp_fu_468_p_opcode = grp_fu_975_opcode;

assign grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_start = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_935_ap_start_reg;

assign icmp_ln1065_fu_1329_p2 = ((add_ln886_fu_1324_p2 == 8'd16) ? 1'b1 : 1'b0);

assign icmp_ln242_fu_1287_p2 = ((i_1_fu_154 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln348_fu_1557_p2 = ((i_2_fu_158 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln349_1_fu_1629_p2 = ((trunc_ln349_fu_1602_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln349_2_fu_1641_p2 = ((tmp_113_fu_1609_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln349_3_fu_1647_p2 = ((trunc_ln349_1_fu_1619_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln349_fu_1623_p2 = ((tmp_112_fu_1592_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln352_1_fu_1731_p2 = ((trunc_ln352_fu_1704_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln352_2_fu_1743_p2 = ((tmp_116_fu_1711_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln352_3_fu_1749_p2 = ((trunc_ln352_1_fu_1721_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln352_fu_1725_p2 = ((tmp_115_fu_1694_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_1146_p2 = ((i_fu_142 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln73_1_fu_1199_p2 = ((trunc_ln73_fu_1189_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1193_p2 = ((tmp_9_fu_1179_p4 != 8'd255) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_1354_p4 = {{merge_2_loc_fu_150[9:1]}};

assign or_ln349_1_fu_1653_p2 = (icmp_ln349_3_fu_1647_p2 | icmp_ln349_2_fu_1641_p2);

assign or_ln349_fu_1635_p2 = (icmp_ln349_fu_1623_p2 | icmp_ln349_1_fu_1629_p2);

assign or_ln352_1_fu_1755_p2 = (icmp_ln352_3_fu_1749_p2 | icmp_ln352_2_fu_1743_p2);

assign or_ln352_fu_1737_p2 = (icmp_ln352_fu_1725_p2 | icmp_ln352_1_fu_1731_p2);

assign or_ln367_10_fu_1419_p2 = (tmp_119_fu_1369_p3 | 12'd3);

assign or_ln367_11_fu_1435_p2 = (tmp_119_fu_1369_p3 | 12'd4);

assign or_ln367_12_fu_1451_p2 = (tmp_119_fu_1369_p3 | 12'd5);

assign or_ln367_13_fu_1467_p2 = (tmp_119_fu_1369_p3 | 12'd6);

assign or_ln367_14_fu_1483_p2 = (tmp_119_fu_1369_p3 | 12'd7);

assign or_ln367_1_fu_1047_p2 = (tmp_110_fu_1026_p3 | 12'd57);

assign or_ln367_2_fu_1060_p2 = (tmp_110_fu_1026_p3 | 12'd58);

assign or_ln367_3_fu_1073_p2 = (tmp_110_fu_1026_p3 | 12'd59);

assign or_ln367_4_fu_1086_p2 = (tmp_110_fu_1026_p3 | 12'd60);

assign or_ln367_5_fu_1099_p2 = (tmp_110_fu_1026_p3 | 12'd61);

assign or_ln367_6_fu_1112_p2 = (tmp_110_fu_1026_p3 | 12'd62);

assign or_ln367_7_fu_1125_p2 = (tmp_110_fu_1026_p3 | 12'd63);

assign or_ln367_8_fu_1387_p2 = (tmp_119_fu_1369_p3 | 12'd1);

assign or_ln367_9_fu_1403_p2 = (tmp_119_fu_1369_p3 | 12'd2);

assign or_ln367_fu_1034_p2 = (tmp_110_fu_1026_p3 | 12'd56);

assign or_ln73_1_fu_1255_p2 = (grp_fu_458_p_dout0 | and_ln73_fu_1249_p2);

assign or_ln73_2_fu_1243_p2 = (grp_fu_468_p_dout0 | grp_fu_463_p_dout0);

assign or_ln73_fu_1239_p2 = (icmp_ln73_reg_1995 | icmp_ln73_1_reg_2000);

assign tmp_110_fu_1026_p3 = {{regions_min_0_offset}, {6'd0}};

assign tmp_111_fu_1205_p4 = {{n_regions_V_read[7:1]}};

assign tmp_112_fu_1592_p4 = {{bitcast_ln349_fu_1589_p1[30:23]}};

assign tmp_113_fu_1609_p4 = {{bitcast_ln349_1_fu_1606_p1[30:23]}};

assign tmp_115_fu_1694_p4 = {{bitcast_ln352_fu_1691_p1[30:23]}};

assign tmp_116_fu_1711_p4 = {{bitcast_ln352_1_fu_1708_p1[30:23]}};

assign tmp_118_fu_1223_p3 = {{add_ln243_fu_1218_p2}, {3'd0}};

assign tmp_119_fu_1369_p3 = {{add_ln349_fu_1364_p2}, {3'd0}};

assign tmp_120_fu_1499_p4 = {{merge_1_loc_fu_146[9:1]}};

assign tmp_121_fu_1514_p3 = {{add_ln349_1_fu_1509_p2}, {3'd0}};

assign tmp_9_fu_1179_p4 = {{bitcast_ln73_fu_1175_p1[30:23]}};

assign tmp_s_fu_1018_p3 = {{regions_min_0_offset}, {3'd0}};

assign trunc_ln251_2_fu_1350_p1 = merge_2_loc_fu_150[0:0];

assign trunc_ln251_fu_1346_p1 = merge_1_loc_fu_146[0:0];

assign trunc_ln349_1_fu_1619_p1 = bitcast_ln349_1_fu_1606_p1[22:0];

assign trunc_ln349_fu_1602_p1 = bitcast_ln349_fu_1589_p1[22:0];

assign trunc_ln352_1_fu_1721_p1 = bitcast_ln352_1_fu_1708_p1[22:0];

assign trunc_ln352_fu_1704_p1 = bitcast_ln352_fu_1691_p1[22:0];

assign trunc_ln73_fu_1189_p1 = bitcast_ln73_fu_1175_p1[22:0];

assign zext_ln243_1_fu_1268_p1 = i_1_fu_154;

assign zext_ln243_2_fu_1277_p1 = add_ln243_1_fu_1272_p2;

assign zext_ln243_fu_1214_p1 = tmp_111_fu_1205_p4;

assign zext_ln349_1_fu_1534_p1 = add_ln349_2_fu_1529_p2;

assign zext_ln349_2_fu_1547_p1 = add_ln349_3_fu_1542_p2;

assign zext_ln349_fu_1525_p1 = i_2_fu_158;

assign zext_ln367_10_fu_1409_p1 = or_ln367_9_fu_1403_p2;

assign zext_ln367_11_fu_1425_p1 = or_ln367_10_fu_1419_p2;

assign zext_ln367_12_fu_1441_p1 = or_ln367_11_fu_1435_p2;

assign zext_ln367_13_fu_1457_p1 = or_ln367_12_fu_1451_p2;

assign zext_ln367_14_fu_1473_p1 = or_ln367_13_fu_1467_p2;

assign zext_ln367_15_fu_1489_p1 = or_ln367_14_fu_1483_p2;

assign zext_ln367_1_fu_1053_p1 = or_ln367_1_fu_1047_p2;

assign zext_ln367_2_fu_1066_p1 = or_ln367_2_fu_1060_p2;

assign zext_ln367_3_fu_1079_p1 = or_ln367_3_fu_1073_p2;

assign zext_ln367_4_fu_1092_p1 = or_ln367_4_fu_1086_p2;

assign zext_ln367_5_fu_1105_p1 = or_ln367_5_fu_1099_p2;

assign zext_ln367_6_fu_1118_p1 = or_ln367_6_fu_1112_p2;

assign zext_ln367_7_fu_1131_p1 = or_ln367_7_fu_1125_p2;

assign zext_ln367_8_fu_1377_p1 = tmp_119_fu_1369_p3;

assign zext_ln367_9_fu_1393_p1 = or_ln367_8_fu_1387_p2;

assign zext_ln367_fu_1040_p1 = or_ln367_fu_1034_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_1852[2:0] <= 3'b000;
    regions_min_1_addr_16_reg_1860[5:0] <= 6'b111000;
    regions_min_1_addr_17_reg_1865[5:0] <= 6'b111001;
    regions_min_1_addr_18_reg_1870[5:0] <= 6'b111010;
    regions_min_1_addr_19_reg_1875[5:0] <= 6'b111011;
    regions_min_1_addr_20_reg_1880[5:0] <= 6'b111100;
    regions_min_1_addr_21_reg_1885[5:0] <= 6'b111101;
    regions_min_1_addr_22_reg_1890[5:0] <= 6'b111110;
    regions_min_1_addr_23_reg_1895[5:0] <= 6'b111111;
    regions_max_1_addr_16_reg_1900[5:0] <= 6'b111000;
    regions_max_1_addr_17_reg_1905[5:0] <= 6'b111001;
    regions_max_1_addr_18_reg_1910[5:0] <= 6'b111010;
    regions_max_1_addr_19_reg_1915[5:0] <= 6'b111011;
    regions_max_1_addr_20_reg_1920[5:0] <= 6'b111100;
    regions_max_1_addr_21_reg_1925[5:0] <= 6'b111101;
    regions_max_1_addr_22_reg_1930[5:0] <= 6'b111110;
    regions_max_1_addr_23_reg_1935[5:0] <= 6'b111111;
    regions_center_1_addr_16_reg_1940[5:0] <= 6'b111000;
    regions_center_1_addr_17_reg_1945[5:0] <= 6'b111001;
    regions_center_1_addr_18_reg_1950[5:0] <= 6'b111010;
    regions_center_1_addr_19_reg_1955[5:0] <= 6'b111011;
    regions_center_1_addr_20_reg_1960[5:0] <= 6'b111100;
    regions_center_1_addr_21_reg_1965[5:0] <= 6'b111101;
    regions_center_1_addr_22_reg_1970[5:0] <= 6'b111110;
    regions_center_1_addr_23_reg_1975[5:0] <= 6'b111111;
    tmp_118_reg_2012[2:0] <= 3'b000;
    tmp_119_reg_2054[2:0] <= 3'b000;
    regions_min_0_addr_16_reg_2059[2:0] <= 3'b000;
    regions_min_0_addr_17_reg_2064[2:0] <= 3'b001;
    regions_min_0_addr_18_reg_2069[2:0] <= 3'b010;
    regions_min_0_addr_19_reg_2074[2:0] <= 3'b011;
    regions_min_0_addr_20_reg_2079[2:0] <= 3'b100;
    regions_min_0_addr_21_reg_2084[2:0] <= 3'b101;
    regions_min_0_addr_22_reg_2089[2:0] <= 3'b110;
    regions_min_0_addr_23_reg_2094[2:0] <= 3'b111;
    regions_min_1_addr_24_reg_2099[2:0] <= 3'b000;
    regions_min_1_addr_25_reg_2104[2:0] <= 3'b001;
    regions_min_1_addr_28_reg_2109[2:0] <= 3'b010;
    regions_min_1_addr_29_reg_2114[2:0] <= 3'b011;
    regions_min_1_addr_30_reg_2119[2:0] <= 3'b100;
    regions_min_1_addr_31_reg_2124[2:0] <= 3'b101;
    regions_min_1_addr_32_reg_2129[2:0] <= 3'b110;
    regions_min_1_addr_33_reg_2134[2:0] <= 3'b111;
    regions_max_0_addr_16_reg_2139[2:0] <= 3'b000;
    regions_max_0_addr_17_reg_2144[2:0] <= 3'b001;
    regions_max_0_addr_18_reg_2149[2:0] <= 3'b010;
    regions_max_0_addr_19_reg_2154[2:0] <= 3'b011;
    regions_max_0_addr_20_reg_2159[2:0] <= 3'b100;
    regions_max_0_addr_21_reg_2164[2:0] <= 3'b101;
    regions_max_0_addr_22_reg_2169[2:0] <= 3'b110;
    regions_max_0_addr_23_reg_2174[2:0] <= 3'b111;
    regions_max_1_addr_24_reg_2179[2:0] <= 3'b000;
    regions_max_1_addr_25_reg_2184[2:0] <= 3'b001;
    regions_max_1_addr_26_reg_2189[2:0] <= 3'b010;
    regions_max_1_addr_27_reg_2194[2:0] <= 3'b011;
    regions_max_1_addr_28_reg_2199[2:0] <= 3'b100;
    regions_max_1_addr_29_reg_2204[2:0] <= 3'b101;
    regions_max_1_addr_30_reg_2209[2:0] <= 3'b110;
    regions_max_1_addr_31_reg_2214[2:0] <= 3'b111;
    regions_center_0_addr_16_reg_2219[2:0] <= 3'b000;
    regions_center_0_addr_17_reg_2224[2:0] <= 3'b001;
    regions_center_0_addr_18_reg_2229[2:0] <= 3'b010;
    regions_center_0_addr_19_reg_2234[2:0] <= 3'b011;
    regions_center_0_addr_20_reg_2239[2:0] <= 3'b100;
    regions_center_0_addr_21_reg_2244[2:0] <= 3'b101;
    regions_center_0_addr_22_reg_2249[2:0] <= 3'b110;
    regions_center_0_addr_23_reg_2254[2:0] <= 3'b111;
    regions_center_1_addr_24_reg_2259[2:0] <= 3'b000;
    regions_center_1_addr_25_reg_2264[2:0] <= 3'b001;
    regions_center_1_addr_26_reg_2269[2:0] <= 3'b010;
    regions_center_1_addr_27_reg_2274[2:0] <= 3'b011;
    regions_center_1_addr_28_reg_2279[2:0] <= 3'b100;
    regions_center_1_addr_29_reg_2284[2:0] <= 3'b101;
    regions_center_1_addr_30_reg_2289[2:0] <= 3'b110;
    regions_center_1_addr_31_reg_2294[2:0] <= 3'b111;
    tmp_121_reg_2299[2:0] <= 3'b000;
end

endmodule //run_insert_point
