$date
	Mon Feb 08 17:12:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module IF_tb $end
$var wire 32 ! instr [31:0] $end
$var reg 1 " clk $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 # instr [31:0] $end
$var reg 32 $ pc [31:0] $end
$scope module inst_mem $end
$var wire 32 % address [31:0] $end
$var wire 32 & instr [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b0 %
b0 $
bx #
1"
bx !
$end
#20
b1 $
b1 %
0"
#40
1"
#60
b10 $
b10 %
0"
#80
1"
#100
b11 $
b11 %
0"
