{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638275191555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638275191565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 15:26:31 2021 " "Processing started: Tue Nov 30 15:26:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638275191565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638275191565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638275191565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638275192278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638275192279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638275208822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638275208822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_cell " "Found entity 1: sys_array_cell" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/sys_array_cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638275208828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638275208828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "source/shift_reg.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638275208834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638275208834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/seg7_tohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/seg7_tohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_tohex " "Found entity 1: seg7_tohex" {  } { { "source/seg7_tohex.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/seg7_tohex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638275208839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638275208839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "source/clock_divider.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638275208844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638275208844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/data_to_segments.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/data_to_segments.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_to_segments " "Found entity 1: data_to_segments" {  } { { "source/data_to_segments.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/data_to_segments.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638275208852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638275208852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/read_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/read_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_data " "Found entity 1: read_data" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638275208857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638275208857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/button_debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/button_debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/button_debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638275208862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638275208862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638275208991 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzzer top.sv(5) " "Output port \"buzzer\" at top.sv(5) has no driver" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/top.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638275208994 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data read_data:rd1 " "Elaborating entity \"read_data\" for hierarchy \"read_data:rd1\"" {  } { { "source/top.sv" "rd1" { Text "D:/GitHub/systolic_array/task 1/source/top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638275209010 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10 0 8 read_data.sv(37) " "Verilog HDL warning at read_data.sv(37): number of words (10) in memory file does not match the number of elements in the address range \[0:8\]" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 37 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1638275209013 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10 0 8 read_data.sv(41) " "Verilog HDL warning at read_data.sv(41): number of words (10) in memory file does not match the number of elements in the address range \[0:8\]" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 41 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1638275209013 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10 0 8 read_data.sv(45) " "Verilog HDL warning at read_data.sv(45): number of words (10) in memory file does not match the number of elements in the address range \[0:8\]" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1638275209013 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 8 read_data.sv(49) " "Verilog HDL warning at read_data.sv(49): number of words (8) in memory file does not match the number of elements in the address range \[0:8\]" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 49 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1638275209013 "|top|read_data:rd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 read_data.sv(58) " "Verilog HDL assignment warning at read_data.sv(58): truncated value with size 32 to match size of target (3)" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638275209013 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inp.data_a 0 read_data.sv(26) " "Net \"data_inp.data_a\" at read_data.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638275209013 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inp.waddr_a 0 read_data.sv(26) " "Net \"data_inp.waddr_a\" at read_data.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638275209014 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_param.data_a 0 read_data.sv(27) " "Net \"data_param.data_a\" at read_data.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638275209014 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_param.waddr_a 0 read_data.sv(27) " "Net \"data_param.waddr_a\" at read_data.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638275209014 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_prop.data_a 0 read_data.sv(28) " "Net \"data_prop.data_a\" at read_data.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638275209014 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_prop.waddr_a 0 read_data.sv(28) " "Net \"data_prop.waddr_a\" at read_data.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638275209014 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_result.data_a 0 read_data.sv(29) " "Net \"data_result.data_a\" at read_data.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638275209014 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_result.waddr_a 0 read_data.sv(29) " "Net \"data_result.waddr_a\" at read_data.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638275209014 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inp.we_a 0 read_data.sv(26) " "Net \"data_inp.we_a\" at read_data.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638275209014 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_param.we_a 0 read_data.sv(27) " "Net \"data_param.we_a\" at read_data.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638275209014 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_prop.we_a 0 read_data.sv(28) " "Net \"data_prop.we_a\" at read_data.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638275209014 "|top|read_data:rd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_result.we_a 0 read_data.sv(29) " "Net \"data_result.we_a\" at read_data.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638275209014 "|top|read_data:rd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer read_data:rd1\|button_debouncer:deb1 " "Elaborating entity \"button_debouncer\" for hierarchy \"read_data:rd1\|button_debouncer:deb1\"" {  } { { "source/read_data.sv" "deb1" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638275209018 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 button_debouncer.sv(40) " "Verilog HDL assignment warning at button_debouncer.sv(40): truncated value with size 32 to match size of target (16)" {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/button_debouncer.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638275209019 "|top|read_data:rd1|button_debouncer:deb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_array_cell sys_array_cell:sac1 " "Elaborating entity \"sys_array_cell\" for hierarchy \"sys_array_cell:sac1\"" {  } { { "source/top.sv" "sac1" { Text "D:/GitHub/systolic_array/task 1/source/top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638275209023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_to_segments data_to_segments:ds1 " "Elaborating entity \"data_to_segments\" for hierarchy \"data_to_segments:ds1\"" {  } { { "source/top.sv" "ds1" { Text "D:/GitHub/systolic_array/task 1/source/top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638275209026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_tohex data_to_segments:ds1\|seg7_tohex:sh1 " "Elaborating entity \"seg7_tohex\" for hierarchy \"data_to_segments:ds1\|seg7_tohex:sh1\"" {  } { { "source/data_to_segments.sv" "sh1" { Text "D:/GitHub/systolic_array/task 1/source/data_to_segments.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638275209029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider data_to_segments:ds1\|clock_divider:cd1 " "Elaborating entity \"clock_divider\" for hierarchy \"data_to_segments:ds1\|clock_divider:cd1\"" {  } { { "source/data_to_segments.sv" "cd1" { Text "D:/GitHub/systolic_array/task 1/source/data_to_segments.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638275209033 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "read_data:rd1\|data_result " "RAM logic \"read_data:rd1\|data_result\" is uninferred due to inappropriate RAM size" {  } { { "source/read_data.sv" "data_result" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638275209434 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "read_data:rd1\|data_prop " "RAM logic \"read_data:rd1\|data_prop\" is uninferred due to inappropriate RAM size" {  } { { "source/read_data.sv" "data_prop" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638275209434 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "read_data:rd1\|data_inp " "RAM logic \"read_data:rd1\|data_inp\" is uninferred due to inappropriate RAM size" {  } { { "source/read_data.sv" "data_inp" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 26 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638275209434 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "read_data:rd1\|data_param " "RAM logic \"read_data:rd1\|data_param\" is uninferred due to inappropriate RAM size" {  } { { "source/read_data.sv" "data_param" { Text "D:/GitHub/systolic_array/task 1/source/read_data.sv" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638275209434 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1638275209434 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 D:/GitHub/systolic_array/task 1/db/task1.ram3_read_data_d15ebca3.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"D:/GitHub/systolic_array/task 1/db/task1.ram3_read_data_d15ebca3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638275209437 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GitHub/systolic_array/task 1/db/task1.ram3_read_data_d15ebca3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GitHub/systolic_array/task 1/db/task1.ram3_read_data_d15ebca3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1638275209437 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 D:/GitHub/systolic_array/task 1/db/task1.ram2_read_data_d15ebca3.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"D:/GitHub/systolic_array/task 1/db/task1.ram2_read_data_d15ebca3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638275209439 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 D:/GitHub/systolic_array/task 1/db/task1.ram0_read_data_d15ebca3.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"D:/GitHub/systolic_array/task 1/db/task1.ram0_read_data_d15ebca3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638275209440 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 D:/GitHub/systolic_array/task 1/db/task1.ram1_read_data_d15ebca3.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"D:/GitHub/systolic_array/task 1/db/task1.ram1_read_data_d15ebca3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638275209441 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_cell:sac1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_cell:sac1\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 1/source/sys_array_cell.sv" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638275209544 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638275209544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_cell:sac1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_cell:sac1\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/sys_array_cell.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638275209711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_cell:sac1\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_cell:sac1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638275209711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638275209711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638275209711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638275209711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638275209711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638275209711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638275209711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638275209711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638275209711 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/sys_array_cell.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638275209711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "D:/GitHub/systolic_array/task 1/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638275209808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638275209808 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638275210164 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer GND " "Pin \"buzzer\" is stuck at GND" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638275210217 "|top|buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[7\] VCC " "Pin \"segment\[7\]\" is stuck at VCC" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638275210217 "|top|segment[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638275210217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638275210326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638275211133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638275211133 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[2\] " "No output dependent on input pin \"key_sw\[2\]\"" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 1/source/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638275211218 "|top|key_sw[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638275211218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638275211218 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638275211218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638275211218 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1638275211218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638275211218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638275211242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 15:26:51 2021 " "Processing ended: Tue Nov 30 15:26:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638275211242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638275211242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638275211242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638275211242 ""}
