{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644313672781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644313672782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 08 10:47:52 2022 " "Processing started: Tue Feb 08 10:47:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644313672782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644313672782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSD -c DSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSD -c DSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644313672782 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1644313673277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_dataflow-dataflow " "Found design unit 1: half_adder_dataflow-dataflow" {  } { { "half_adder_dataflow.vhd" "" { Text "C:/altera/13.0sp1/DSD/half_adder_dataflow.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644313673944 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_dataflow " "Found entity 1: half_adder_dataflow" {  } { { "half_adder_dataflow.vhd" "" { Text "C:/altera/13.0sp1/DSD/half_adder_dataflow.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644313673944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644313673944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_behavioral-behavioral " "Found design unit 1: half_adder_behavioral-behavioral" {  } { { "half_adder_behavioral.vhd" "" { Text "C:/altera/13.0sp1/DSD/half_adder_behavioral.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644313673947 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_behavioral " "Found entity 1: half_adder_behavioral" {  } { { "half_adder_behavioral.vhd" "" { Text "C:/altera/13.0sp1/DSD/half_adder_behavioral.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644313673947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644313673947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_structural.vhd 6 3 " "Found 6 design units, including 3 entities, in source file half_adder_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-dataflow " "Found design unit 1: xor_gate-dataflow" {  } { { "half_adder_structural.vhd" "" { Text "C:/altera/13.0sp1/DSD/half_adder_structural.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644313673950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_gate-dataflow " "Found design unit 2: and_gate-dataflow" {  } { { "half_adder_structural.vhd" "" { Text "C:/altera/13.0sp1/DSD/half_adder_structural.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644313673950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 half_adder_structural-structure " "Found design unit 3: half_adder_structural-structure" {  } { { "half_adder_structural.vhd" "" { Text "C:/altera/13.0sp1/DSD/half_adder_structural.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644313673950 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "half_adder_structural.vhd" "" { Text "C:/altera/13.0sp1/DSD/half_adder_structural.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644313673950 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate " "Found entity 2: and_gate" {  } { { "half_adder_structural.vhd" "" { Text "C:/altera/13.0sp1/DSD/half_adder_structural.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644313673950 ""} { "Info" "ISGN_ENTITY_NAME" "3 half_adder_structural " "Found entity 3: half_adder_structural" {  } { { "half_adder_structural.vhd" "" { Text "C:/altera/13.0sp1/DSD/half_adder_structural.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644313673950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644313673950 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "xor_gate half_adder_structural.vhd(41) " "VHDL error at half_adder_structural.vhd(41): object \"xor_gate\" is used but not declared" {  } { { "half_adder_structural.vhd" "" { Text "C:/altera/13.0sp1/DSD/half_adder_structural.vhd" 41 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1644313673951 ""}
{ "Error" "EVRFX_VHDL_DESIGN_UNIT_NOT_VISIBLE" "xor_gate xor_gate half_adder_structural.vhd(41) " "VHDL Scope error at half_adder_structural.vhd(41): design unit \"xor_gate\" is not visible in the present scope - you must refer to it with an expanded name such as \"work.xor_gate\"" {  } { { "half_adder_structural.vhd" "" { Text "C:/altera/13.0sp1/DSD/half_adder_structural.vhd" 41 0 0 } }  } 0 10815 "VHDL Scope error at %3!s!: design unit \"%1!s!\" is not visible in the present scope - you must refer to it with an expanded name such as \"work.%2!s!\"" 0 0 "Quartus II" 0 -1 1644313673956 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644313674103 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 08 10:47:54 2022 " "Processing ended: Tue Feb 08 10:47:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644313674103 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644313674103 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644313674103 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644313674103 ""}
