#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 18 20:40:10 2022
# Process ID: 5235
# Current directory: /home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado_2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_harness_axi_ip_v1_0_0_0/design_1_harness_axi_ip_v1_0_0_0.dcp' for cell 'design_1_i/harness_axi_ip_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2332.457 ; gain = 0.000 ; free physical = 10069 ; free virtual = 43502
INFO: [Netlist 29-17] Analyzing 1573 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:16]
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.332 ; gain = 0.000 ; free physical = 9582 ; free virtual = 43028
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 556 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 512 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 44 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.332 ; gain = 439.934 ; free physical = 9582 ; free virtual = 43028
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2772.332 ; gain = 0.000 ; free physical = 9569 ; free virtual = 43017

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24d2d95ed

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2772.332 ; gain = 0.000 ; free physical = 9568 ; free virtual = 43016

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11039498a

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2808.285 ; gain = 0.000 ; free physical = 9412 ; free virtual = 42860
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 59 cells
INFO: [Opt 31-1021] In phase Retarget, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d78671b9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2808.285 ; gain = 0.000 ; free physical = 9412 ; free virtual = 42860
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1935a0df4

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2808.285 ; gain = 0.000 ; free physical = 9412 ; free virtual = 42860
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 365 cells
INFO: [Opt 31-1021] In phase Sweep, 150 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1935a0df4

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2808.285 ; gain = 0.000 ; free physical = 9412 ; free virtual = 42860
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1935a0df4

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2808.285 ; gain = 0.000 ; free physical = 9412 ; free virtual = 42860
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1935a0df4

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2808.285 ; gain = 0.000 ; free physical = 9412 ; free virtual = 42860
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              59  |                                             30  |
|  Constant propagation         |               0  |               8  |                                             30  |
|  Sweep                        |               0  |             365  |                                            150  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             45  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2808.285 ; gain = 0.000 ; free physical = 9412 ; free virtual = 42861
Ending Logic Optimization Task | Checksum: 1f042e1eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2808.285 ; gain = 0.000 ; free physical = 9412 ; free virtual = 42861

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f042e1eb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2808.285 ; gain = 0.000 ; free physical = 9412 ; free virtual = 42861

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f042e1eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.285 ; gain = 0.000 ; free physical = 9412 ; free virtual = 42861

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.285 ; gain = 0.000 ; free physical = 9412 ; free virtual = 42861
Ending Netlist Obfuscation Task | Checksum: 1f042e1eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.285 ; gain = 0.000 ; free physical = 9412 ; free virtual = 42861
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2846.039 ; gain = 5.938 ; free physical = 9398 ; free virtual = 42849
INFO: [Common 17-1381] The checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9313 ; free virtual = 42765
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1664a3f59

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9313 ; free virtual = 42765
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9313 ; free virtual = 42765

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ee4f42a4

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9344 ; free virtual = 42797

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22093c51b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9337 ; free virtual = 42791

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22093c51b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9337 ; free virtual = 42791
Phase 1 Placer Initialization | Checksum: 22093c51b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9337 ; free virtual = 42791

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e4f23594

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9296 ; free virtual = 42751

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 221ef2e4d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9311 ; free virtual = 42766

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 411 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 180 nets or cells. Created 0 new cell, deleted 180 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9273 ; free virtual = 42729

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            180  |                   180  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            180  |                   180  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 22717540a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9273 ; free virtual = 42729
Phase 2.3 Global Placement Core | Checksum: 1f385c0e1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9270 ; free virtual = 42727
Phase 2 Global Placement | Checksum: 1f385c0e1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9271 ; free virtual = 42727

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 256f2dcd1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9270 ; free virtual = 42727

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d47c91d2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9268 ; free virtual = 42726

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f01dc3ea

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9268 ; free virtual = 42726

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14d8689f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9268 ; free virtual = 42726

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1788047b8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9264 ; free virtual = 42722

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f2d10c91

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9255 ; free virtual = 42713

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16fb026b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9255 ; free virtual = 42713

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15186aa0a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9255 ; free virtual = 42713
Phase 3 Detail Placement | Checksum: 15186aa0a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9255 ; free virtual = 42713

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2674ac63e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.458 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 25e791815

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9254 ; free virtual = 42712
INFO: [Place 46-33] Processed net design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20063f00f

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9254 ; free virtual = 42712
Phase 4.1.1.1 BUFG Insertion | Checksum: 2674ac63e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9254 ; free virtual = 42712
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.538. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9253 ; free virtual = 42712
Phase 4.1 Post Commit Optimization | Checksum: 219daae6b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9253 ; free virtual = 42712

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 219daae6b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9253 ; free virtual = 42712

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 219daae6b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9253 ; free virtual = 42712
Phase 4.3 Placer Reporting | Checksum: 219daae6b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9253 ; free virtual = 42712

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9253 ; free virtual = 42712

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9253 ; free virtual = 42712
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 217bd1000

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9253 ; free virtual = 42712
Ending Placer Task | Checksum: 121906d21

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9253 ; free virtual = 42712
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9279 ; free virtual = 42737
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9254 ; free virtual = 42730
INFO: [Common 17-1381] The checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9266 ; free virtual = 42728
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9277 ; free virtual = 42739
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3055.262 ; gain = 0.000 ; free physical = 9221 ; free virtual = 42701
INFO: [Common 17-1381] The checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 400d0eca ConstDB: 0 ShapeSum: e1835e57 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d42eec8b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3094.516 ; gain = 0.000 ; free physical = 9108 ; free virtual = 42575
Post Restoration Checksum: NetGraph: be49a059 NumContArr: 15e54c32 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d42eec8b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3094.516 ; gain = 0.000 ; free physical = 9117 ; free virtual = 42584

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d42eec8b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3095.504 ; gain = 0.988 ; free physical = 9082 ; free virtual = 42550

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d42eec8b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3095.504 ; gain = 0.988 ; free physical = 9081 ; free virtual = 42549
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13c8741da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3126.387 ; gain = 31.871 ; free physical = 9062 ; free virtual = 42530
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.144  | TNS=0.000  | WHS=-0.200 | THS=-41.811|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 151023700

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3126.387 ; gain = 31.871 ; free physical = 9063 ; free virtual = 42530
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.144  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 123ef3c3e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.387 ; gain = 47.871 ; free physical = 9063 ; free virtual = 42533
Phase 2 Router Initialization | Checksum: 1547d6334

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.387 ; gain = 47.871 ; free physical = 9063 ; free virtual = 42533

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7368
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7368
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1547d6334

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.387 ; gain = 47.871 ; free physical = 9056 ; free virtual = 42526
Phase 3 Initial Routing | Checksum: 896a3397

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 47.871 ; free physical = 9049 ; free virtual = 42519

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2359
 Number of Nodes with overlaps = 487
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.490 | TNS=-18.929| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18dc49303

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3142.387 ; gain = 47.871 ; free physical = 9046 ; free virtual = 42518

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.008 | TNS=-0.016 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 163e4a738

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 3150.387 ; gain = 55.871 ; free physical = 9047 ; free virtual = 42517

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 392
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.030 | TNS=-0.040 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13dd93e6f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3150.387 ; gain = 55.871 ; free physical = 9047 ; free virtual = 42519
Phase 4 Rip-up And Reroute | Checksum: 13dd93e6f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3150.387 ; gain = 55.871 ; free physical = 9047 ; free virtual = 42519

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b78265b1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3150.387 ; gain = 55.871 ; free physical = 9047 ; free virtual = 42519
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c4067867

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3150.387 ; gain = 55.871 ; free physical = 9047 ; free virtual = 42519

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c4067867

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3150.387 ; gain = 55.871 ; free physical = 9047 ; free virtual = 42519
Phase 5 Delay and Skew Optimization | Checksum: 1c4067867

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3150.387 ; gain = 55.871 ; free physical = 9047 ; free virtual = 42519

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14347ad2c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3150.387 ; gain = 55.871 ; free physical = 9047 ; free virtual = 42519
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15ebdce92

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3150.387 ; gain = 55.871 ; free physical = 9047 ; free virtual = 42519
Phase 6 Post Hold Fix | Checksum: 15ebdce92

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3150.387 ; gain = 55.871 ; free physical = 9047 ; free virtual = 42519

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.62017 %
  Global Horizontal Routing Utilization  = 4.05189 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 179f1b4b9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3150.387 ; gain = 55.871 ; free physical = 9047 ; free virtual = 42519

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 179f1b4b9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3150.387 ; gain = 55.871 ; free physical = 9046 ; free virtual = 42518

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 177c54f63

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3182.402 ; gain = 87.887 ; free physical = 9047 ; free virtual = 42517

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.006  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 177c54f63

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3182.402 ; gain = 87.887 ; free physical = 9046 ; free virtual = 42517
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3182.402 ; gain = 87.887 ; free physical = 9090 ; free virtual = 42561

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 3182.402 ; gain = 127.141 ; free physical = 9090 ; free virtual = 42561
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3182.402 ; gain = 0.000 ; free physical = 9063 ; free virtual = 42554
INFO: [Common 17-1381] The checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 45 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 18 20:41:38 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Vivado_2020.2/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 3528.645 ; gain = 233.871 ; free physical = 9011 ; free virtual = 42514
INFO: [Common 17-206] Exiting Vivado at Tue Oct 18 20:41:39 2022...
