
Lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005398  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  080054a8  080054a8  000154a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005828  08005828  00020208  2**0
                  CONTENTS
  4 .ARM          00000000  08005828  08005828  00020208  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005828  08005828  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005828  08005828  00015828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800582c  0800582c  0001582c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  08005830  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a90  20000208  08005a38  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c98  08005a38  00021c98  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017dd4  00000000  00000000  00020231  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002eee  00000000  00000000  00038005  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012e8  00000000  00000000  0003aef8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001190  00000000  00000000  0003c1e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000193fe  00000000  00000000  0003d370  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fee4  00000000  00000000  0005676e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00093f40  00000000  00000000  00066652  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fa592  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005470  00000000  00000000  000fa610  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000208 	.word	0x20000208
 800012c:	00000000 	.word	0x00000000
 8000130:	08005490 	.word	0x08005490

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000020c 	.word	0x2000020c
 800014c:	08005490 	.word	0x08005490

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <isCompleteLine>:
 */

#include "CLI.h"

bool isCompleteLine(char recBuffer[10])
{
 8000164:	b480      	push	{r7}
 8000166:	b083      	sub	sp, #12
 8000168:	af00      	add	r7, sp, #0
 800016a:	6078      	str	r0, [r7, #4]
	//if enter was hit, then it is a complete line, else it isnt
	if(recBuffer[0] == '\r')
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	781b      	ldrb	r3, [r3, #0]
 8000170:	2b0d      	cmp	r3, #13
 8000172:	d101      	bne.n	8000178 <isCompleteLine+0x14>
	{
		return true;
 8000174:	2301      	movs	r3, #1
 8000176:	e000      	b.n	800017a <isCompleteLine+0x16>
	}
	else
	{
		return false;
 8000178:	2300      	movs	r3, #0
	}
}
 800017a:	4618      	mov	r0, r3
 800017c:	370c      	adds	r7, #12
 800017e:	46bd      	mov	sp, r7
 8000180:	bc80      	pop	{r7}
 8000182:	4770      	bx	lr

08000184 <copyCharTo>:

void copyCharTo(char recBuffer[10], char s[40], int coun)
{
 8000184:	b580      	push	{r7, lr}
 8000186:	b084      	sub	sp, #16
 8000188:	af00      	add	r7, sp, #0
 800018a:	60f8      	str	r0, [r7, #12]
 800018c:	60b9      	str	r1, [r7, #8]
 800018e:	607a      	str	r2, [r7, #4]

		  if(recBuffer[0] == '\b')
 8000190:	68fb      	ldr	r3, [r7, #12]
 8000192:	781b      	ldrb	r3, [r3, #0]
 8000194:	2b08      	cmp	r3, #8
 8000196:	d103      	bne.n	80001a0 <copyCharTo+0x1c>
		  {
			  printString("\b \b");
 8000198:	4808      	ldr	r0, [pc, #32]	; (80001bc <copyCharTo+0x38>)
 800019a:	f000 f811 	bl	80001c0 <printString>
		  {
			  s[coun] = recBuffer[0];
			  printString(recBuffer);

		  }
}
 800019e:	e008      	b.n	80001b2 <copyCharTo+0x2e>
			  s[coun] = recBuffer[0];
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	68ba      	ldr	r2, [r7, #8]
 80001a4:	4413      	add	r3, r2
 80001a6:	68fa      	ldr	r2, [r7, #12]
 80001a8:	7812      	ldrb	r2, [r2, #0]
 80001aa:	701a      	strb	r2, [r3, #0]
			  printString(recBuffer);
 80001ac:	68f8      	ldr	r0, [r7, #12]
 80001ae:	f000 f807 	bl	80001c0 <printString>
}
 80001b2:	bf00      	nop
 80001b4:	3710      	adds	r7, #16
 80001b6:	46bd      	mov	sp, r7
 80001b8:	bd80      	pop	{r7, pc}
 80001ba:	bf00      	nop
 80001bc:	080054a8 	.word	0x080054a8

080001c0 <printString>:
		  HAL_UART_Transmit(&huart3, (char *)recBuffer, strlen((char *)recBuffer), 1000);
	  }
}

void printString(const char* mess)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b086      	sub	sp, #24
 80001c4:	af00      	add	r7, sp, #0
 80001c6:	6078      	str	r0, [r7, #4]
	int i = 0;
 80001c8:	2300      	movs	r3, #0
 80001ca:	617b      	str	r3, [r7, #20]
	HAL_StatusTypeDef  st;

	while(huart3.gState == HAL_UART_STATE_BUSY_TX){}
 80001cc:	bf00      	nop
 80001ce:	4b16      	ldr	r3, [pc, #88]	; (8000228 <printString+0x68>)
 80001d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80001d4:	b2db      	uxtb	r3, r3
 80001d6:	2b21      	cmp	r3, #33	; 0x21
 80001d8:	d0f9      	beq.n	80001ce <printString+0xe>

	for(const char* p = mess; *p; ++p)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	613b      	str	r3, [r7, #16]
 80001de:	e00c      	b.n	80001fa <printString+0x3a>
	{
		cliBufferTX[i] = *p;
 80001e0:	693b      	ldr	r3, [r7, #16]
 80001e2:	7819      	ldrb	r1, [r3, #0]
 80001e4:	4a11      	ldr	r2, [pc, #68]	; (800022c <printString+0x6c>)
 80001e6:	697b      	ldr	r3, [r7, #20]
 80001e8:	4413      	add	r3, r2
 80001ea:	460a      	mov	r2, r1
 80001ec:	701a      	strb	r2, [r3, #0]
		i++;
 80001ee:	697b      	ldr	r3, [r7, #20]
 80001f0:	3301      	adds	r3, #1
 80001f2:	617b      	str	r3, [r7, #20]
	for(const char* p = mess; *p; ++p)
 80001f4:	693b      	ldr	r3, [r7, #16]
 80001f6:	3301      	adds	r3, #1
 80001f8:	613b      	str	r3, [r7, #16]
 80001fa:	693b      	ldr	r3, [r7, #16]
 80001fc:	781b      	ldrb	r3, [r3, #0]
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d1ee      	bne.n	80001e0 <printString+0x20>
	}

	st = HAL_UART_Transmit(&huart3, cliBufferTX, i, 1000);
 8000202:	697b      	ldr	r3, [r7, #20]
 8000204:	b29a      	uxth	r2, r3
 8000206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020a:	4908      	ldr	r1, [pc, #32]	; (800022c <printString+0x6c>)
 800020c:	4806      	ldr	r0, [pc, #24]	; (8000228 <printString+0x68>)
 800020e:	f001 fd42 	bl	8001c96 <HAL_UART_Transmit>
 8000212:	4603      	mov	r3, r0
 8000214:	73fb      	strb	r3, [r7, #15]
	if(st != HAL_OK)
 8000216:	7bfb      	ldrb	r3, [r7, #15]
 8000218:	2b00      	cmp	r3, #0
 800021a:	d001      	beq.n	8000220 <printString+0x60>
	{
		Error_Handler();
 800021c:	f000 fa26 	bl	800066c <Error_Handler>
	}

}
 8000220:	bf00      	nop
 8000222:	3718      	adds	r7, #24
 8000224:	46bd      	mov	sp, r7
 8000226:	bd80      	pop	{r7, pc}
 8000228:	20001b50 	.word	0x20001b50
 800022c:	20001b90 	.word	0x20001b90

08000230 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000234:	f000 fb8c 	bl	8000950 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000238:	f000 f878 	bl	800032c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800023c:	f000 f8dc 	bl	80003f8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000240:	f000 f8b0 	bl	80003a4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  printString(CLEAR_SCREEN);
 8000244:	4b27      	ldr	r3, [pc, #156]	; (80002e4 <main+0xb4>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	4618      	mov	r0, r3
 800024a:	f7ff ffb9 	bl	80001c0 <printString>
  printString(GO_TO_TOP);
 800024e:	4b26      	ldr	r3, [pc, #152]	; (80002e8 <main+0xb8>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	4618      	mov	r0, r3
 8000254:	f7ff ffb4 	bl	80001c0 <printString>
  printString("Welcome to the CLI!\r\n");
 8000258:	4824      	ldr	r0, [pc, #144]	; (80002ec <main+0xbc>)
 800025a:	f7ff ffb1 	bl	80001c0 <printString>
  HAL_Delay(2000);
 800025e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000262:	f000 fba7 	bl	80009b4 <HAL_Delay>

  //Formats the screen to show counter and create a scroll window
  printString(CLEAR_SCREEN);
 8000266:	4b1f      	ldr	r3, [pc, #124]	; (80002e4 <main+0xb4>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	4618      	mov	r0, r3
 800026c:	f7ff ffa8 	bl	80001c0 <printString>
  printString(GO_TO_TOP);
 8000270:	4b1d      	ldr	r3, [pc, #116]	; (80002e8 <main+0xb8>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4618      	mov	r0, r3
 8000276:	f7ff ffa3 	bl	80001c0 <printString>
  printString("period: ");
 800027a:	481d      	ldr	r0, [pc, #116]	; (80002f0 <main+0xc0>)
 800027c:	f7ff ffa0 	bl	80001c0 <printString>
  printString("400");
 8000280:	481c      	ldr	r0, [pc, #112]	; (80002f4 <main+0xc4>)
 8000282:	f7ff ff9d 	bl	80001c0 <printString>
  printString(SCROLL_WINDOW);
 8000286:	4b1c      	ldr	r3, [pc, #112]	; (80002f8 <main+0xc8>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	4618      	mov	r0, r3
 800028c:	f7ff ff98 	bl	80001c0 <printString>
  printString(GO_TO_SCROLL);
 8000290:	4b1a      	ldr	r3, [pc, #104]	; (80002fc <main+0xcc>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4618      	mov	r0, r3
 8000296:	f7ff ff93 	bl	80001c0 <printString>

  printString("\n~>$ ");
 800029a:	4819      	ldr	r0, [pc, #100]	; (8000300 <main+0xd0>)
 800029c:	f7ff ff90 	bl	80001c0 <printString>
  printString(SAVE_CURS);
 80002a0:	4b18      	ldr	r3, [pc, #96]	; (8000304 <main+0xd4>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4618      	mov	r0, r3
 80002a6:	f7ff ff8b 	bl	80001c0 <printString>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80002aa:	f001 fefd 	bl	80020a8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of blink01 */
  blink01Handle = osThreadNew(StartBlink01, NULL, &blink01_attributes);
 80002ae:	4a16      	ldr	r2, [pc, #88]	; (8000308 <main+0xd8>)
 80002b0:	2100      	movs	r1, #0
 80002b2:	4816      	ldr	r0, [pc, #88]	; (800030c <main+0xdc>)
 80002b4:	f001 ff5e 	bl	8002174 <osThreadNew>
 80002b8:	4602      	mov	r2, r0
 80002ba:	4b15      	ldr	r3, [pc, #84]	; (8000310 <main+0xe0>)
 80002bc:	601a      	str	r2, [r3, #0]

  /* creation of RX_CLI */
  RX_CLIHandle = osThreadNew(StartRX_CLI, NULL, &RX_CLI_attributes);
 80002be:	4a15      	ldr	r2, [pc, #84]	; (8000314 <main+0xe4>)
 80002c0:	2100      	movs	r1, #0
 80002c2:	4815      	ldr	r0, [pc, #84]	; (8000318 <main+0xe8>)
 80002c4:	f001 ff56 	bl	8002174 <osThreadNew>
 80002c8:	4602      	mov	r2, r0
 80002ca:	4b14      	ldr	r3, [pc, #80]	; (800031c <main+0xec>)
 80002cc:	601a      	str	r2, [r3, #0]

  /* creation of Status_CLI */
  Status_CLIHandle = osThreadNew(StartStatus_CLI, NULL, &Status_CLI_attributes);
 80002ce:	4a14      	ldr	r2, [pc, #80]	; (8000320 <main+0xf0>)
 80002d0:	2100      	movs	r1, #0
 80002d2:	4814      	ldr	r0, [pc, #80]	; (8000324 <main+0xf4>)
 80002d4:	f001 ff4e 	bl	8002174 <osThreadNew>
 80002d8:	4602      	mov	r2, r0
 80002da:	4b13      	ldr	r3, [pc, #76]	; (8000328 <main+0xf8>)
 80002dc:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002de:	f001 ff15 	bl	800210c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002e2:	e7fe      	b.n	80002e2 <main+0xb2>
 80002e4:	20000004 	.word	0x20000004
 80002e8:	20000010 	.word	0x20000010
 80002ec:	080055d8 	.word	0x080055d8
 80002f0:	080055f0 	.word	0x080055f0
 80002f4:	080055fc 	.word	0x080055fc
 80002f8:	20000008 	.word	0x20000008
 80002fc:	2000000c 	.word	0x2000000c
 8000300:	08005600 	.word	0x08005600
 8000304:	20000020 	.word	0x20000020
 8000308:	08005664 	.word	0x08005664
 800030c:	08000475 	.word	0x08000475
 8000310:	20001c04 	.word	0x20001c04
 8000314:	08005688 	.word	0x08005688
 8000318:	08000499 	.word	0x08000499
 800031c:	20001bcc 	.word	0x20001bcc
 8000320:	080056ac 	.word	0x080056ac
 8000324:	080005e9 	.word	0x080005e9
 8000328:	20001bc8 	.word	0x20001bc8

0800032c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b090      	sub	sp, #64	; 0x40
 8000330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000332:	f107 0318 	add.w	r3, r7, #24
 8000336:	2228      	movs	r2, #40	; 0x28
 8000338:	2100      	movs	r1, #0
 800033a:	4618      	mov	r0, r3
 800033c:	f004 fb87 	bl	8004a4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000340:	1d3b      	adds	r3, r7, #4
 8000342:	2200      	movs	r2, #0
 8000344:	601a      	str	r2, [r3, #0]
 8000346:	605a      	str	r2, [r3, #4]
 8000348:	609a      	str	r2, [r3, #8]
 800034a:	60da      	str	r2, [r3, #12]
 800034c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800034e:	2302      	movs	r3, #2
 8000350:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000352:	2301      	movs	r3, #1
 8000354:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000356:	2310      	movs	r3, #16
 8000358:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800035a:	2300      	movs	r3, #0
 800035c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800035e:	f107 0318 	add.w	r3, r7, #24
 8000362:	4618      	mov	r0, r3
 8000364:	f000 fdb4 	bl	8000ed0 <HAL_RCC_OscConfig>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800036e:	f000 f97d 	bl	800066c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000372:	230f      	movs	r3, #15
 8000374:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000376:	2300      	movs	r3, #0
 8000378:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800037a:	2300      	movs	r3, #0
 800037c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800037e:	2300      	movs	r3, #0
 8000380:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000382:	2300      	movs	r3, #0
 8000384:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000386:	1d3b      	adds	r3, r7, #4
 8000388:	2100      	movs	r1, #0
 800038a:	4618      	mov	r0, r3
 800038c:	f001 f820 	bl	80013d0 <HAL_RCC_ClockConfig>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000396:	f000 f969 	bl	800066c <Error_Handler>
  }
}
 800039a:	bf00      	nop
 800039c:	3740      	adds	r7, #64	; 0x40
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
	...

080003a4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80003a8:	4b11      	ldr	r3, [pc, #68]	; (80003f0 <MX_USART3_UART_Init+0x4c>)
 80003aa:	4a12      	ldr	r2, [pc, #72]	; (80003f4 <MX_USART3_UART_Init+0x50>)
 80003ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80003ae:	4b10      	ldr	r3, [pc, #64]	; (80003f0 <MX_USART3_UART_Init+0x4c>)
 80003b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80003b6:	4b0e      	ldr	r3, [pc, #56]	; (80003f0 <MX_USART3_UART_Init+0x4c>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80003bc:	4b0c      	ldr	r3, [pc, #48]	; (80003f0 <MX_USART3_UART_Init+0x4c>)
 80003be:	2200      	movs	r2, #0
 80003c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80003c2:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <MX_USART3_UART_Init+0x4c>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80003c8:	4b09      	ldr	r3, [pc, #36]	; (80003f0 <MX_USART3_UART_Init+0x4c>)
 80003ca:	220c      	movs	r2, #12
 80003cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003ce:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <MX_USART3_UART_Init+0x4c>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80003d4:	4b06      	ldr	r3, [pc, #24]	; (80003f0 <MX_USART3_UART_Init+0x4c>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80003da:	4805      	ldr	r0, [pc, #20]	; (80003f0 <MX_USART3_UART_Init+0x4c>)
 80003dc:	f001 fc0e 	bl	8001bfc <HAL_UART_Init>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80003e6:	f000 f941 	bl	800066c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80003ea:	bf00      	nop
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	20001b50 	.word	0x20001b50
 80003f4:	40004800 	.word	0x40004800

080003f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b086      	sub	sp, #24
 80003fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fe:	f107 0308 	add.w	r3, r7, #8
 8000402:	2200      	movs	r2, #0
 8000404:	601a      	str	r2, [r3, #0]
 8000406:	605a      	str	r2, [r3, #4]
 8000408:	609a      	str	r2, [r3, #8]
 800040a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800040c:	4b17      	ldr	r3, [pc, #92]	; (800046c <MX_GPIO_Init+0x74>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	4a16      	ldr	r2, [pc, #88]	; (800046c <MX_GPIO_Init+0x74>)
 8000412:	f043 0304 	orr.w	r3, r3, #4
 8000416:	6193      	str	r3, [r2, #24]
 8000418:	4b14      	ldr	r3, [pc, #80]	; (800046c <MX_GPIO_Init+0x74>)
 800041a:	699b      	ldr	r3, [r3, #24]
 800041c:	f003 0304 	and.w	r3, r3, #4
 8000420:	607b      	str	r3, [r7, #4]
 8000422:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000424:	4b11      	ldr	r3, [pc, #68]	; (800046c <MX_GPIO_Init+0x74>)
 8000426:	699b      	ldr	r3, [r3, #24]
 8000428:	4a10      	ldr	r2, [pc, #64]	; (800046c <MX_GPIO_Init+0x74>)
 800042a:	f043 0310 	orr.w	r3, r3, #16
 800042e:	6193      	str	r3, [r2, #24]
 8000430:	4b0e      	ldr	r3, [pc, #56]	; (800046c <MX_GPIO_Init+0x74>)
 8000432:	699b      	ldr	r3, [r3, #24]
 8000434:	f003 0310 	and.w	r3, r3, #16
 8000438:	603b      	str	r3, [r7, #0]
 800043a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800043c:	2200      	movs	r2, #0
 800043e:	2120      	movs	r1, #32
 8000440:	480b      	ldr	r0, [pc, #44]	; (8000470 <MX_GPIO_Init+0x78>)
 8000442:	f000 fd13 	bl	8000e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000446:	2320      	movs	r3, #32
 8000448:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800044a:	2301      	movs	r3, #1
 800044c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044e:	2300      	movs	r3, #0
 8000450:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000452:	2302      	movs	r3, #2
 8000454:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000456:	f107 0308 	add.w	r3, r7, #8
 800045a:	4619      	mov	r1, r3
 800045c:	4804      	ldr	r0, [pc, #16]	; (8000470 <MX_GPIO_Init+0x78>)
 800045e:	f000 fbab 	bl	8000bb8 <HAL_GPIO_Init>

}
 8000462:	bf00      	nop
 8000464:	3718      	adds	r7, #24
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	40021000 	.word	0x40021000
 8000470:	40010800 	.word	0x40010800

08000474 <StartBlink01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBlink01 */
void StartBlink01(void *argument)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800047c:	2120      	movs	r1, #32
 800047e:	4804      	ldr	r0, [pc, #16]	; (8000490 <StartBlink01+0x1c>)
 8000480:	f000 fd0c 	bl	8000e9c <HAL_GPIO_TogglePin>

      osDelay(period);
 8000484:	4b03      	ldr	r3, [pc, #12]	; (8000494 <StartBlink01+0x20>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	4618      	mov	r0, r3
 800048a:	f001 ff1d 	bl	80022c8 <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800048e:	e7f5      	b.n	800047c <StartBlink01+0x8>
 8000490:	40010800 	.word	0x40010800
 8000494:	20000000 	.word	0x20000000

08000498 <StartRX_CLI>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRX_CLI */
void StartRX_CLI(void *argument)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b086      	sub	sp, #24
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRX_CLI */

  /* Infinite loop */
  for(;;)
  {
	  if(HAL_UART_Receive(&huart3, cliBufferRX, 1, 300) == HAL_OK)
 80004a0:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80004a4:	2201      	movs	r2, #1
 80004a6:	4944      	ldr	r1, [pc, #272]	; (80005b8 <StartRX_CLI+0x120>)
 80004a8:	4844      	ldr	r0, [pc, #272]	; (80005bc <StartRX_CLI+0x124>)
 80004aa:	f001 fc86 	bl	8001dba <HAL_UART_Receive>
 80004ae:	4603      	mov	r3, r0
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d1f5      	bne.n	80004a0 <StartRX_CLI+0x8>
	  {
		  printString(RETURN_CURS);
 80004b4:	4b42      	ldr	r3, [pc, #264]	; (80005c0 <StartRX_CLI+0x128>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4618      	mov	r0, r3
 80004ba:	f7ff fe81 	bl	80001c0 <printString>
		  printString(SHOW_CURS);
 80004be:	4b41      	ldr	r3, [pc, #260]	; (80005c4 <StartRX_CLI+0x12c>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	4618      	mov	r0, r3
 80004c4:	f7ff fe7c 	bl	80001c0 <printString>

		  copyCharTo((char *)cliBufferRX, (char *)save, j);
 80004c8:	4b3f      	ldr	r3, [pc, #252]	; (80005c8 <StartRX_CLI+0x130>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	461a      	mov	r2, r3
 80004ce:	493f      	ldr	r1, [pc, #252]	; (80005cc <StartRX_CLI+0x134>)
 80004d0:	4839      	ldr	r0, [pc, #228]	; (80005b8 <StartRX_CLI+0x120>)
 80004d2:	f7ff fe57 	bl	8000184 <copyCharTo>
		  printString(SAVE_CURS);
 80004d6:	4b3e      	ldr	r3, [pc, #248]	; (80005d0 <StartRX_CLI+0x138>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	4618      	mov	r0, r3
 80004dc:	f7ff fe70 	bl	80001c0 <printString>
		  //backspace incidence
		  if(cliBufferRX[0] == '\b')
 80004e0:	4b35      	ldr	r3, [pc, #212]	; (80005b8 <StartRX_CLI+0x120>)
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	2b08      	cmp	r3, #8
 80004e6:	d105      	bne.n	80004f4 <StartRX_CLI+0x5c>
		  {
			  j--;
 80004e8:	4b37      	ldr	r3, [pc, #220]	; (80005c8 <StartRX_CLI+0x130>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	3b01      	subs	r3, #1
 80004ee:	4a36      	ldr	r2, [pc, #216]	; (80005c8 <StartRX_CLI+0x130>)
 80004f0:	6013      	str	r3, [r2, #0]
 80004f2:	e004      	b.n	80004fe <StartRX_CLI+0x66>
		  }
		  else
		  {
			  j++;
 80004f4:	4b34      	ldr	r3, [pc, #208]	; (80005c8 <StartRX_CLI+0x130>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	3301      	adds	r3, #1
 80004fa:	4a33      	ldr	r2, [pc, #204]	; (80005c8 <StartRX_CLI+0x130>)
 80004fc:	6013      	str	r3, [r2, #0]
		  }

		  //when enter is hit execute the command
		  if(isCompleteLine((char *)cliBufferRX))
 80004fe:	482e      	ldr	r0, [pc, #184]	; (80005b8 <StartRX_CLI+0x120>)
 8000500:	f7ff fe30 	bl	8000164 <isCompleteLine>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d0ca      	beq.n	80004a0 <StartRX_CLI+0x8>
		  {
			  char *cmd;
			  char *token;

			  printString("\r\n");
 800050a:	4832      	ldr	r0, [pc, #200]	; (80005d4 <StartRX_CLI+0x13c>)
 800050c:	f7ff fe58 	bl	80001c0 <printString>
			  while(j < 20 && save[j] != '\0')
 8000510:	e009      	b.n	8000526 <StartRX_CLI+0x8e>
			  {
				  save[j] = '\0';
 8000512:	4b2d      	ldr	r3, [pc, #180]	; (80005c8 <StartRX_CLI+0x130>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4a2d      	ldr	r2, [pc, #180]	; (80005cc <StartRX_CLI+0x134>)
 8000518:	2100      	movs	r1, #0
 800051a:	54d1      	strb	r1, [r2, r3]
				  j++;
 800051c:	4b2a      	ldr	r3, [pc, #168]	; (80005c8 <StartRX_CLI+0x130>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	3301      	adds	r3, #1
 8000522:	4a29      	ldr	r2, [pc, #164]	; (80005c8 <StartRX_CLI+0x130>)
 8000524:	6013      	str	r3, [r2, #0]
			  while(j < 20 && save[j] != '\0')
 8000526:	4b28      	ldr	r3, [pc, #160]	; (80005c8 <StartRX_CLI+0x130>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	2b13      	cmp	r3, #19
 800052c:	dc05      	bgt.n	800053a <StartRX_CLI+0xa2>
 800052e:	4b26      	ldr	r3, [pc, #152]	; (80005c8 <StartRX_CLI+0x130>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4a26      	ldr	r2, [pc, #152]	; (80005cc <StartRX_CLI+0x134>)
 8000534:	5cd3      	ldrb	r3, [r2, r3]
 8000536:	2b00      	cmp	r3, #0
 8000538:	d1eb      	bne.n	8000512 <StartRX_CLI+0x7a>
			  }

			  token = strtok((char *)save, " ");
 800053a:	4927      	ldr	r1, [pc, #156]	; (80005d8 <StartRX_CLI+0x140>)
 800053c:	4823      	ldr	r0, [pc, #140]	; (80005cc <StartRX_CLI+0x134>)
 800053e:	f004 faaf 	bl	8004aa0 <strtok>
 8000542:	6138      	str	r0, [r7, #16]
			  cmd = token;
 8000544:	693b      	ldr	r3, [r7, #16]
 8000546:	60fb      	str	r3, [r7, #12]
			  token = strtok(NULL, " ");
 8000548:	4923      	ldr	r1, [pc, #140]	; (80005d8 <StartRX_CLI+0x140>)
 800054a:	2000      	movs	r0, #0
 800054c:	f004 faa8 	bl	8004aa0 <strtok>
 8000550:	6138      	str	r0, [r7, #16]
			  if(strcmp(cmd, "period") == 0 && atoi(token) > 0)
 8000552:	4922      	ldr	r1, [pc, #136]	; (80005dc <StartRX_CLI+0x144>)
 8000554:	68f8      	ldr	r0, [r7, #12]
 8000556:	f7ff fdfb 	bl	8000150 <strcmp>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d10b      	bne.n	8000578 <StartRX_CLI+0xe0>
 8000560:	6938      	ldr	r0, [r7, #16]
 8000562:	f004 fa3b 	bl	80049dc <atoi>
 8000566:	4603      	mov	r3, r0
 8000568:	2b00      	cmp	r3, #0
 800056a:	dd05      	ble.n	8000578 <StartRX_CLI+0xe0>
			  {
				  period = atoi(token);
 800056c:	6938      	ldr	r0, [r7, #16]
 800056e:	f004 fa35 	bl	80049dc <atoi>
 8000572:	4602      	mov	r2, r0
 8000574:	4b1a      	ldr	r3, [pc, #104]	; (80005e0 <StartRX_CLI+0x148>)
 8000576:	601a      	str	r2, [r3, #0]
			  }

			  printString("\r\n");
 8000578:	4816      	ldr	r0, [pc, #88]	; (80005d4 <StartRX_CLI+0x13c>)
 800057a:	f7ff fe21 	bl	80001c0 <printString>
			  j = 0;
 800057e:	4b12      	ldr	r3, [pc, #72]	; (80005c8 <StartRX_CLI+0x130>)
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
			  for(int i = 0; i < 20; i++)
 8000584:	2300      	movs	r3, #0
 8000586:	617b      	str	r3, [r7, #20]
 8000588:	e007      	b.n	800059a <StartRX_CLI+0x102>
			  {
				  save[i] = '\0';
 800058a:	4a10      	ldr	r2, [pc, #64]	; (80005cc <StartRX_CLI+0x134>)
 800058c:	697b      	ldr	r3, [r7, #20]
 800058e:	4413      	add	r3, r2
 8000590:	2200      	movs	r2, #0
 8000592:	701a      	strb	r2, [r3, #0]
			  for(int i = 0; i < 20; i++)
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	3301      	adds	r3, #1
 8000598:	617b      	str	r3, [r7, #20]
 800059a:	697b      	ldr	r3, [r7, #20]
 800059c:	2b13      	cmp	r3, #19
 800059e:	ddf4      	ble.n	800058a <StartRX_CLI+0xf2>
			  }
			  printString("\n~>$ ");
 80005a0:	4810      	ldr	r0, [pc, #64]	; (80005e4 <StartRX_CLI+0x14c>)
 80005a2:	f7ff fe0d 	bl	80001c0 <printString>

			  printString(SAVE_CURS);
 80005a6:	4b0a      	ldr	r3, [pc, #40]	; (80005d0 <StartRX_CLI+0x138>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4618      	mov	r0, r3
 80005ac:	f7ff fe08 	bl	80001c0 <printString>
			  osDelay(10);
 80005b0:	200a      	movs	r0, #10
 80005b2:	f001 fe89 	bl	80022c8 <osDelay>
	  if(HAL_UART_Receive(&huart3, cliBufferRX, 1, 300) == HAL_OK)
 80005b6:	e773      	b.n	80004a0 <StartRX_CLI+0x8>
 80005b8:	20001bf8 	.word	0x20001bf8
 80005bc:	20001b50 	.word	0x20001b50
 80005c0:	20000024 	.word	0x20000024
 80005c4:	2000001c 	.word	0x2000001c
 80005c8:	20000224 	.word	0x20000224
 80005cc:	20001bd0 	.word	0x20001bd0
 80005d0:	20000020 	.word	0x20000020
 80005d4:	08005608 	.word	0x08005608
 80005d8:	0800560c 	.word	0x0800560c
 80005dc:	08005610 	.word	0x08005610
 80005e0:	20000000 	.word	0x20000000
 80005e4:	08005600 	.word	0x08005600

080005e8 <StartStatus_CLI>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartStatus_CLI */
void StartStatus_CLI(void *argument)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartStatus_CLI */
  /* Infinite loop */
  for(;;)
  {

	  sprintf((char *)period_str, "%d", period);
 80005f0:	4b0f      	ldr	r3, [pc, #60]	; (8000630 <StartStatus_CLI+0x48>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	461a      	mov	r2, r3
 80005f6:	490f      	ldr	r1, [pc, #60]	; (8000634 <StartStatus_CLI+0x4c>)
 80005f8:	480f      	ldr	r0, [pc, #60]	; (8000638 <StartStatus_CLI+0x50>)
 80005fa:	f004 fa31 	bl	8004a60 <siprintf>
	  printString(HIDE_CURS);
 80005fe:	4b0f      	ldr	r3, [pc, #60]	; (800063c <StartStatus_CLI+0x54>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4618      	mov	r0, r3
 8000604:	f7ff fddc 	bl	80001c0 <printString>
	  printString(GO_TO_COUNT);
 8000608:	4b0d      	ldr	r3, [pc, #52]	; (8000640 <StartStatus_CLI+0x58>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff fdd7 	bl	80001c0 <printString>
	  printString("                           ");
 8000612:	480c      	ldr	r0, [pc, #48]	; (8000644 <StartStatus_CLI+0x5c>)
 8000614:	f7ff fdd4 	bl	80001c0 <printString>
	  printString(GO_TO_COUNT);
 8000618:	4b09      	ldr	r3, [pc, #36]	; (8000640 <StartStatus_CLI+0x58>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4618      	mov	r0, r3
 800061e:	f7ff fdcf 	bl	80001c0 <printString>
	  printString((const char *)period_str);
 8000622:	4805      	ldr	r0, [pc, #20]	; (8000638 <StartStatus_CLI+0x50>)
 8000624:	f7ff fdcc 	bl	80001c0 <printString>
	  osDelay(10);
 8000628:	200a      	movs	r0, #10
 800062a:	f001 fe4d 	bl	80022c8 <osDelay>
	  sprintf((char *)period_str, "%d", period);
 800062e:	e7df      	b.n	80005f0 <StartStatus_CLI+0x8>
 8000630:	20000000 	.word	0x20000000
 8000634:	08005618 	.word	0x08005618
 8000638:	20001b3c 	.word	0x20001b3c
 800063c:	20000018 	.word	0x20000018
 8000640:	20000014 	.word	0x20000014
 8000644:	0800561c 	.word	0x0800561c

08000648 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a04      	ldr	r2, [pc, #16]	; (8000668 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000656:	4293      	cmp	r3, r2
 8000658:	d101      	bne.n	800065e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800065a:	f000 f98f 	bl	800097c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800065e:	bf00      	nop
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	40000800 	.word	0x40000800

0800066c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000670:	bf00      	nop
 8000672:	46bd      	mov	sp, r7
 8000674:	bc80      	pop	{r7}
 8000676:	4770      	bx	lr

08000678 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000678:	b480      	push	{r7}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800067e:	4b15      	ldr	r3, [pc, #84]	; (80006d4 <HAL_MspInit+0x5c>)
 8000680:	699b      	ldr	r3, [r3, #24]
 8000682:	4a14      	ldr	r2, [pc, #80]	; (80006d4 <HAL_MspInit+0x5c>)
 8000684:	f043 0301 	orr.w	r3, r3, #1
 8000688:	6193      	str	r3, [r2, #24]
 800068a:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <HAL_MspInit+0x5c>)
 800068c:	699b      	ldr	r3, [r3, #24]
 800068e:	f003 0301 	and.w	r3, r3, #1
 8000692:	60bb      	str	r3, [r7, #8]
 8000694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000696:	4b0f      	ldr	r3, [pc, #60]	; (80006d4 <HAL_MspInit+0x5c>)
 8000698:	69db      	ldr	r3, [r3, #28]
 800069a:	4a0e      	ldr	r2, [pc, #56]	; (80006d4 <HAL_MspInit+0x5c>)
 800069c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006a0:	61d3      	str	r3, [r2, #28]
 80006a2:	4b0c      	ldr	r3, [pc, #48]	; (80006d4 <HAL_MspInit+0x5c>)
 80006a4:	69db      	ldr	r3, [r3, #28]
 80006a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006ae:	4b0a      	ldr	r3, [pc, #40]	; (80006d8 <HAL_MspInit+0x60>)
 80006b0:	685b      	ldr	r3, [r3, #4]
 80006b2:	60fb      	str	r3, [r7, #12]
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	4a04      	ldr	r2, [pc, #16]	; (80006d8 <HAL_MspInit+0x60>)
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ca:	bf00      	nop
 80006cc:	3714      	adds	r7, #20
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bc80      	pop	{r7}
 80006d2:	4770      	bx	lr
 80006d4:	40021000 	.word	0x40021000
 80006d8:	40010000 	.word	0x40010000

080006dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b08a      	sub	sp, #40	; 0x28
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e4:	f107 0314 	add.w	r3, r7, #20
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a25      	ldr	r2, [pc, #148]	; (800078c <HAL_UART_MspInit+0xb0>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d143      	bne.n	8000784 <HAL_UART_MspInit+0xa8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80006fc:	4b24      	ldr	r3, [pc, #144]	; (8000790 <HAL_UART_MspInit+0xb4>)
 80006fe:	69db      	ldr	r3, [r3, #28]
 8000700:	4a23      	ldr	r2, [pc, #140]	; (8000790 <HAL_UART_MspInit+0xb4>)
 8000702:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000706:	61d3      	str	r3, [r2, #28]
 8000708:	4b21      	ldr	r3, [pc, #132]	; (8000790 <HAL_UART_MspInit+0xb4>)
 800070a:	69db      	ldr	r3, [r3, #28]
 800070c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000710:	613b      	str	r3, [r7, #16]
 8000712:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000714:	4b1e      	ldr	r3, [pc, #120]	; (8000790 <HAL_UART_MspInit+0xb4>)
 8000716:	699b      	ldr	r3, [r3, #24]
 8000718:	4a1d      	ldr	r2, [pc, #116]	; (8000790 <HAL_UART_MspInit+0xb4>)
 800071a:	f043 0310 	orr.w	r3, r3, #16
 800071e:	6193      	str	r3, [r2, #24]
 8000720:	4b1b      	ldr	r3, [pc, #108]	; (8000790 <HAL_UART_MspInit+0xb4>)
 8000722:	699b      	ldr	r3, [r3, #24]
 8000724:	f003 0310 	and.w	r3, r3, #16
 8000728:	60fb      	str	r3, [r7, #12]
 800072a:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800072c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000730:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000732:	2302      	movs	r3, #2
 8000734:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000736:	2303      	movs	r3, #3
 8000738:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800073a:	f107 0314 	add.w	r3, r7, #20
 800073e:	4619      	mov	r1, r3
 8000740:	4814      	ldr	r0, [pc, #80]	; (8000794 <HAL_UART_MspInit+0xb8>)
 8000742:	f000 fa39 	bl	8000bb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000746:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800074a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800074c:	2300      	movs	r3, #0
 800074e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	4619      	mov	r1, r3
 800075a:	480e      	ldr	r0, [pc, #56]	; (8000794 <HAL_UART_MspInit+0xb8>)
 800075c:	f000 fa2c 	bl	8000bb8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8000760:	4b0d      	ldr	r3, [pc, #52]	; (8000798 <HAL_UART_MspInit+0xbc>)
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	627b      	str	r3, [r7, #36]	; 0x24
 8000766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000768:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800076c:	627b      	str	r3, [r7, #36]	; 0x24
 800076e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000770:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000774:	627b      	str	r3, [r7, #36]	; 0x24
 8000776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000778:	f043 0310 	orr.w	r3, r3, #16
 800077c:	627b      	str	r3, [r7, #36]	; 0x24
 800077e:	4a06      	ldr	r2, [pc, #24]	; (8000798 <HAL_UART_MspInit+0xbc>)
 8000780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000782:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000784:	bf00      	nop
 8000786:	3728      	adds	r7, #40	; 0x28
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	40004800 	.word	0x40004800
 8000790:	40021000 	.word	0x40021000
 8000794:	40011000 	.word	0x40011000
 8000798:	40010000 	.word	0x40010000

0800079c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b08c      	sub	sp, #48	; 0x30
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80007a4:	2300      	movs	r3, #0
 80007a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80007ac:	2200      	movs	r2, #0
 80007ae:	6879      	ldr	r1, [r7, #4]
 80007b0:	201e      	movs	r0, #30
 80007b2:	f000 f9d6 	bl	8000b62 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80007b6:	201e      	movs	r0, #30
 80007b8:	f000 f9ef 	bl	8000b9a <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80007bc:	4b1e      	ldr	r3, [pc, #120]	; (8000838 <HAL_InitTick+0x9c>)
 80007be:	69db      	ldr	r3, [r3, #28]
 80007c0:	4a1d      	ldr	r2, [pc, #116]	; (8000838 <HAL_InitTick+0x9c>)
 80007c2:	f043 0304 	orr.w	r3, r3, #4
 80007c6:	61d3      	str	r3, [r2, #28]
 80007c8:	4b1b      	ldr	r3, [pc, #108]	; (8000838 <HAL_InitTick+0x9c>)
 80007ca:	69db      	ldr	r3, [r3, #28]
 80007cc:	f003 0304 	and.w	r3, r3, #4
 80007d0:	60fb      	str	r3, [r7, #12]
 80007d2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80007d4:	f107 0210 	add.w	r2, r7, #16
 80007d8:	f107 0314 	add.w	r3, r7, #20
 80007dc:	4611      	mov	r1, r2
 80007de:	4618      	mov	r0, r3
 80007e0:	f000 ff74 	bl	80016cc <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80007e4:	f000 ff4a 	bl	800167c <HAL_RCC_GetPCLK1Freq>
 80007e8:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80007ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007ec:	4a13      	ldr	r2, [pc, #76]	; (800083c <HAL_InitTick+0xa0>)
 80007ee:	fba2 2303 	umull	r2, r3, r2, r3
 80007f2:	0c9b      	lsrs	r3, r3, #18
 80007f4:	3b01      	subs	r3, #1
 80007f6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80007f8:	4b11      	ldr	r3, [pc, #68]	; (8000840 <HAL_InitTick+0xa4>)
 80007fa:	4a12      	ldr	r2, [pc, #72]	; (8000844 <HAL_InitTick+0xa8>)
 80007fc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 80007fe:	4b10      	ldr	r3, [pc, #64]	; (8000840 <HAL_InitTick+0xa4>)
 8000800:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000804:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000806:	4a0e      	ldr	r2, [pc, #56]	; (8000840 <HAL_InitTick+0xa4>)
 8000808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800080a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800080c:	4b0c      	ldr	r3, [pc, #48]	; (8000840 <HAL_InitTick+0xa4>)
 800080e:	2200      	movs	r2, #0
 8000810:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000812:	4b0b      	ldr	r3, [pc, #44]	; (8000840 <HAL_InitTick+0xa4>)
 8000814:	2200      	movs	r2, #0
 8000816:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8000818:	4809      	ldr	r0, [pc, #36]	; (8000840 <HAL_InitTick+0xa4>)
 800081a:	f000 ffa5 	bl	8001768 <HAL_TIM_Base_Init>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d104      	bne.n	800082e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8000824:	4806      	ldr	r0, [pc, #24]	; (8000840 <HAL_InitTick+0xa4>)
 8000826:	f000 fff7 	bl	8001818 <HAL_TIM_Base_Start_IT>
 800082a:	4603      	mov	r3, r0
 800082c:	e000      	b.n	8000830 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800082e:	2301      	movs	r3, #1
}
 8000830:	4618      	mov	r0, r3
 8000832:	3730      	adds	r7, #48	; 0x30
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40021000 	.word	0x40021000
 800083c:	431bde83 	.word	0x431bde83
 8000840:	20001c08 	.word	0x20001c08
 8000844:	40000800 	.word	0x40000800

08000848 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800084c:	bf00      	nop
 800084e:	46bd      	mov	sp, r7
 8000850:	bc80      	pop	{r7}
 8000852:	4770      	bx	lr

08000854 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000858:	e7fe      	b.n	8000858 <HardFault_Handler+0x4>

0800085a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800085a:	b480      	push	{r7}
 800085c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800085e:	e7fe      	b.n	800085e <MemManage_Handler+0x4>

08000860 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000864:	e7fe      	b.n	8000864 <BusFault_Handler+0x4>

08000866 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000866:	b480      	push	{r7}
 8000868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800086a:	e7fe      	b.n	800086a <UsageFault_Handler+0x4>

0800086c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000870:	bf00      	nop
 8000872:	46bd      	mov	sp, r7
 8000874:	bc80      	pop	{r7}
 8000876:	4770      	bx	lr

08000878 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800087c:	4802      	ldr	r0, [pc, #8]	; (8000888 <TIM4_IRQHandler+0x10>)
 800087e:	f001 f81d 	bl	80018bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	20001c08 	.word	0x20001c08

0800088c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b086      	sub	sp, #24
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000894:	4a14      	ldr	r2, [pc, #80]	; (80008e8 <_sbrk+0x5c>)
 8000896:	4b15      	ldr	r3, [pc, #84]	; (80008ec <_sbrk+0x60>)
 8000898:	1ad3      	subs	r3, r2, r3
 800089a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008a0:	4b13      	ldr	r3, [pc, #76]	; (80008f0 <_sbrk+0x64>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d102      	bne.n	80008ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008a8:	4b11      	ldr	r3, [pc, #68]	; (80008f0 <_sbrk+0x64>)
 80008aa:	4a12      	ldr	r2, [pc, #72]	; (80008f4 <_sbrk+0x68>)
 80008ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008ae:	4b10      	ldr	r3, [pc, #64]	; (80008f0 <_sbrk+0x64>)
 80008b0:	681a      	ldr	r2, [r3, #0]
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	4413      	add	r3, r2
 80008b6:	693a      	ldr	r2, [r7, #16]
 80008b8:	429a      	cmp	r2, r3
 80008ba:	d207      	bcs.n	80008cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008bc:	f004 f892 	bl	80049e4 <__errno>
 80008c0:	4602      	mov	r2, r0
 80008c2:	230c      	movs	r3, #12
 80008c4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80008c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008ca:	e009      	b.n	80008e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008cc:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <_sbrk+0x64>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008d2:	4b07      	ldr	r3, [pc, #28]	; (80008f0 <_sbrk+0x64>)
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4413      	add	r3, r2
 80008da:	4a05      	ldr	r2, [pc, #20]	; (80008f0 <_sbrk+0x64>)
 80008dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008de:	68fb      	ldr	r3, [r7, #12]
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3718      	adds	r7, #24
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20005000 	.word	0x20005000
 80008ec:	00000400 	.word	0x00000400
 80008f0:	20000228 	.word	0x20000228
 80008f4:	20001c98 	.word	0x20001c98

080008f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	bc80      	pop	{r7}
 8000902:	4770      	bx	lr

08000904 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000904:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000906:	e003      	b.n	8000910 <LoopCopyDataInit>

08000908 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000908:	4b0b      	ldr	r3, [pc, #44]	; (8000938 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800090a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800090c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800090e:	3104      	adds	r1, #4

08000910 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000910:	480a      	ldr	r0, [pc, #40]	; (800093c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000912:	4b0b      	ldr	r3, [pc, #44]	; (8000940 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000914:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000916:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000918:	d3f6      	bcc.n	8000908 <CopyDataInit>
  ldr r2, =_sbss
 800091a:	4a0a      	ldr	r2, [pc, #40]	; (8000944 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800091c:	e002      	b.n	8000924 <LoopFillZerobss>

0800091e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800091e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000920:	f842 3b04 	str.w	r3, [r2], #4

08000924 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000924:	4b08      	ldr	r3, [pc, #32]	; (8000948 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000926:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000928:	d3f9      	bcc.n	800091e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800092a:	f7ff ffe5 	bl	80008f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800092e:	f004 f85f 	bl	80049f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000932:	f7ff fc7d 	bl	8000230 <main>
  bx lr
 8000936:	4770      	bx	lr
  ldr r3, =_sidata
 8000938:	08005830 	.word	0x08005830
  ldr r0, =_sdata
 800093c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000940:	20000208 	.word	0x20000208
  ldr r2, =_sbss
 8000944:	20000208 	.word	0x20000208
  ldr r3, = _ebss
 8000948:	20001c98 	.word	0x20001c98

0800094c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800094c:	e7fe      	b.n	800094c <ADC1_2_IRQHandler>
	...

08000950 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000954:	4b08      	ldr	r3, [pc, #32]	; (8000978 <HAL_Init+0x28>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a07      	ldr	r2, [pc, #28]	; (8000978 <HAL_Init+0x28>)
 800095a:	f043 0310 	orr.w	r3, r3, #16
 800095e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000960:	2003      	movs	r0, #3
 8000962:	f000 f8f3 	bl	8000b4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000966:	2000      	movs	r0, #0
 8000968:	f7ff ff18 	bl	800079c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800096c:	f7ff fe84 	bl	8000678 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000970:	2300      	movs	r3, #0
}
 8000972:	4618      	mov	r0, r3
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40022000 	.word	0x40022000

0800097c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000980:	4b05      	ldr	r3, [pc, #20]	; (8000998 <HAL_IncTick+0x1c>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	461a      	mov	r2, r3
 8000986:	4b05      	ldr	r3, [pc, #20]	; (800099c <HAL_IncTick+0x20>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4413      	add	r3, r2
 800098c:	4a03      	ldr	r2, [pc, #12]	; (800099c <HAL_IncTick+0x20>)
 800098e:	6013      	str	r3, [r2, #0]
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	bc80      	pop	{r7}
 8000996:	4770      	bx	lr
 8000998:	20000030 	.word	0x20000030
 800099c:	20001c50 	.word	0x20001c50

080009a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  return uwTick;
 80009a4:	4b02      	ldr	r3, [pc, #8]	; (80009b0 <HAL_GetTick+0x10>)
 80009a6:	681b      	ldr	r3, [r3, #0]
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bc80      	pop	{r7}
 80009ae:	4770      	bx	lr
 80009b0:	20001c50 	.word	0x20001c50

080009b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009bc:	f7ff fff0 	bl	80009a0 <HAL_GetTick>
 80009c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80009cc:	d005      	beq.n	80009da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009ce:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <HAL_Delay+0x40>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	461a      	mov	r2, r3
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	4413      	add	r3, r2
 80009d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009da:	bf00      	nop
 80009dc:	f7ff ffe0 	bl	80009a0 <HAL_GetTick>
 80009e0:	4602      	mov	r2, r0
 80009e2:	68bb      	ldr	r3, [r7, #8]
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	68fa      	ldr	r2, [r7, #12]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	d8f7      	bhi.n	80009dc <HAL_Delay+0x28>
  {
  }
}
 80009ec:	bf00      	nop
 80009ee:	3710      	adds	r7, #16
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20000030 	.word	0x20000030

080009f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b085      	sub	sp, #20
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	f003 0307 	and.w	r3, r3, #7
 8000a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a08:	4b0c      	ldr	r3, [pc, #48]	; (8000a3c <__NVIC_SetPriorityGrouping+0x44>)
 8000a0a:	68db      	ldr	r3, [r3, #12]
 8000a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a0e:	68ba      	ldr	r2, [r7, #8]
 8000a10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a14:	4013      	ands	r3, r2
 8000a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a2a:	4a04      	ldr	r2, [pc, #16]	; (8000a3c <__NVIC_SetPriorityGrouping+0x44>)
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	60d3      	str	r3, [r2, #12]
}
 8000a30:	bf00      	nop
 8000a32:	3714      	adds	r7, #20
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	e000ed00 	.word	0xe000ed00

08000a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a44:	4b04      	ldr	r3, [pc, #16]	; (8000a58 <__NVIC_GetPriorityGrouping+0x18>)
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	0a1b      	lsrs	r3, r3, #8
 8000a4a:	f003 0307 	and.w	r3, r3, #7
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bc80      	pop	{r7}
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	e000ed00 	.word	0xe000ed00

08000a5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	db0b      	blt.n	8000a86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a6e:	79fb      	ldrb	r3, [r7, #7]
 8000a70:	f003 021f 	and.w	r2, r3, #31
 8000a74:	4906      	ldr	r1, [pc, #24]	; (8000a90 <__NVIC_EnableIRQ+0x34>)
 8000a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a7a:	095b      	lsrs	r3, r3, #5
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a86:	bf00      	nop
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bc80      	pop	{r7}
 8000a8e:	4770      	bx	lr
 8000a90:	e000e100 	.word	0xe000e100

08000a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	6039      	str	r1, [r7, #0]
 8000a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	db0a      	blt.n	8000abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	b2da      	uxtb	r2, r3
 8000aac:	490c      	ldr	r1, [pc, #48]	; (8000ae0 <__NVIC_SetPriority+0x4c>)
 8000aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab2:	0112      	lsls	r2, r2, #4
 8000ab4:	b2d2      	uxtb	r2, r2
 8000ab6:	440b      	add	r3, r1
 8000ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000abc:	e00a      	b.n	8000ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	b2da      	uxtb	r2, r3
 8000ac2:	4908      	ldr	r1, [pc, #32]	; (8000ae4 <__NVIC_SetPriority+0x50>)
 8000ac4:	79fb      	ldrb	r3, [r7, #7]
 8000ac6:	f003 030f 	and.w	r3, r3, #15
 8000aca:	3b04      	subs	r3, #4
 8000acc:	0112      	lsls	r2, r2, #4
 8000ace:	b2d2      	uxtb	r2, r2
 8000ad0:	440b      	add	r3, r1
 8000ad2:	761a      	strb	r2, [r3, #24]
}
 8000ad4:	bf00      	nop
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	e000e100 	.word	0xe000e100
 8000ae4:	e000ed00 	.word	0xe000ed00

08000ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b089      	sub	sp, #36	; 0x24
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	60f8      	str	r0, [r7, #12]
 8000af0:	60b9      	str	r1, [r7, #8]
 8000af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	f003 0307 	and.w	r3, r3, #7
 8000afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000afc:	69fb      	ldr	r3, [r7, #28]
 8000afe:	f1c3 0307 	rsb	r3, r3, #7
 8000b02:	2b04      	cmp	r3, #4
 8000b04:	bf28      	it	cs
 8000b06:	2304      	movcs	r3, #4
 8000b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b0a:	69fb      	ldr	r3, [r7, #28]
 8000b0c:	3304      	adds	r3, #4
 8000b0e:	2b06      	cmp	r3, #6
 8000b10:	d902      	bls.n	8000b18 <NVIC_EncodePriority+0x30>
 8000b12:	69fb      	ldr	r3, [r7, #28]
 8000b14:	3b03      	subs	r3, #3
 8000b16:	e000      	b.n	8000b1a <NVIC_EncodePriority+0x32>
 8000b18:	2300      	movs	r3, #0
 8000b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000b20:	69bb      	ldr	r3, [r7, #24]
 8000b22:	fa02 f303 	lsl.w	r3, r2, r3
 8000b26:	43da      	mvns	r2, r3
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	401a      	ands	r2, r3
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3a:	43d9      	mvns	r1, r3
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b40:	4313      	orrs	r3, r2
         );
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3724      	adds	r7, #36	; 0x24
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr

08000b4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b54:	6878      	ldr	r0, [r7, #4]
 8000b56:	f7ff ff4f 	bl	80009f8 <__NVIC_SetPriorityGrouping>
}
 8000b5a:	bf00      	nop
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b086      	sub	sp, #24
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	4603      	mov	r3, r0
 8000b6a:	60b9      	str	r1, [r7, #8]
 8000b6c:	607a      	str	r2, [r7, #4]
 8000b6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b70:	2300      	movs	r3, #0
 8000b72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b74:	f7ff ff64 	bl	8000a40 <__NVIC_GetPriorityGrouping>
 8000b78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b7a:	687a      	ldr	r2, [r7, #4]
 8000b7c:	68b9      	ldr	r1, [r7, #8]
 8000b7e:	6978      	ldr	r0, [r7, #20]
 8000b80:	f7ff ffb2 	bl	8000ae8 <NVIC_EncodePriority>
 8000b84:	4602      	mov	r2, r0
 8000b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b8a:	4611      	mov	r1, r2
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f7ff ff81 	bl	8000a94 <__NVIC_SetPriority>
}
 8000b92:	bf00      	nop
 8000b94:	3718      	adds	r7, #24
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}

08000b9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b9a:	b580      	push	{r7, lr}
 8000b9c:	b082      	sub	sp, #8
 8000b9e:	af00      	add	r7, sp, #0
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff ff57 	bl	8000a5c <__NVIC_EnableIRQ>
}
 8000bae:	bf00      	nop
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
	...

08000bb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b08b      	sub	sp, #44	; 0x2c
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bca:	e127      	b.n	8000e1c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bcc:	2201      	movs	r2, #1
 8000bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	69fa      	ldr	r2, [r7, #28]
 8000bdc:	4013      	ands	r3, r2
 8000bde:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000be0:	69ba      	ldr	r2, [r7, #24]
 8000be2:	69fb      	ldr	r3, [r7, #28]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	f040 8116 	bne.w	8000e16 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	2b12      	cmp	r3, #18
 8000bf0:	d034      	beq.n	8000c5c <HAL_GPIO_Init+0xa4>
 8000bf2:	2b12      	cmp	r3, #18
 8000bf4:	d80d      	bhi.n	8000c12 <HAL_GPIO_Init+0x5a>
 8000bf6:	2b02      	cmp	r3, #2
 8000bf8:	d02b      	beq.n	8000c52 <HAL_GPIO_Init+0x9a>
 8000bfa:	2b02      	cmp	r3, #2
 8000bfc:	d804      	bhi.n	8000c08 <HAL_GPIO_Init+0x50>
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d031      	beq.n	8000c66 <HAL_GPIO_Init+0xae>
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d01c      	beq.n	8000c40 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c06:	e048      	b.n	8000c9a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c08:	2b03      	cmp	r3, #3
 8000c0a:	d043      	beq.n	8000c94 <HAL_GPIO_Init+0xdc>
 8000c0c:	2b11      	cmp	r3, #17
 8000c0e:	d01b      	beq.n	8000c48 <HAL_GPIO_Init+0x90>
          break;
 8000c10:	e043      	b.n	8000c9a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c12:	4a89      	ldr	r2, [pc, #548]	; (8000e38 <HAL_GPIO_Init+0x280>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d026      	beq.n	8000c66 <HAL_GPIO_Init+0xae>
 8000c18:	4a87      	ldr	r2, [pc, #540]	; (8000e38 <HAL_GPIO_Init+0x280>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d806      	bhi.n	8000c2c <HAL_GPIO_Init+0x74>
 8000c1e:	4a87      	ldr	r2, [pc, #540]	; (8000e3c <HAL_GPIO_Init+0x284>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d020      	beq.n	8000c66 <HAL_GPIO_Init+0xae>
 8000c24:	4a86      	ldr	r2, [pc, #536]	; (8000e40 <HAL_GPIO_Init+0x288>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d01d      	beq.n	8000c66 <HAL_GPIO_Init+0xae>
          break;
 8000c2a:	e036      	b.n	8000c9a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c2c:	4a85      	ldr	r2, [pc, #532]	; (8000e44 <HAL_GPIO_Init+0x28c>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d019      	beq.n	8000c66 <HAL_GPIO_Init+0xae>
 8000c32:	4a85      	ldr	r2, [pc, #532]	; (8000e48 <HAL_GPIO_Init+0x290>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d016      	beq.n	8000c66 <HAL_GPIO_Init+0xae>
 8000c38:	4a84      	ldr	r2, [pc, #528]	; (8000e4c <HAL_GPIO_Init+0x294>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d013      	beq.n	8000c66 <HAL_GPIO_Init+0xae>
          break;
 8000c3e:	e02c      	b.n	8000c9a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	68db      	ldr	r3, [r3, #12]
 8000c44:	623b      	str	r3, [r7, #32]
          break;
 8000c46:	e028      	b.n	8000c9a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	3304      	adds	r3, #4
 8000c4e:	623b      	str	r3, [r7, #32]
          break;
 8000c50:	e023      	b.n	8000c9a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	3308      	adds	r3, #8
 8000c58:	623b      	str	r3, [r7, #32]
          break;
 8000c5a:	e01e      	b.n	8000c9a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	330c      	adds	r3, #12
 8000c62:	623b      	str	r3, [r7, #32]
          break;
 8000c64:	e019      	b.n	8000c9a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	689b      	ldr	r3, [r3, #8]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d102      	bne.n	8000c74 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c6e:	2304      	movs	r3, #4
 8000c70:	623b      	str	r3, [r7, #32]
          break;
 8000c72:	e012      	b.n	8000c9a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	689b      	ldr	r3, [r3, #8]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d105      	bne.n	8000c88 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c7c:	2308      	movs	r3, #8
 8000c7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	69fa      	ldr	r2, [r7, #28]
 8000c84:	611a      	str	r2, [r3, #16]
          break;
 8000c86:	e008      	b.n	8000c9a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c88:	2308      	movs	r3, #8
 8000c8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	69fa      	ldr	r2, [r7, #28]
 8000c90:	615a      	str	r2, [r3, #20]
          break;
 8000c92:	e002      	b.n	8000c9a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c94:	2300      	movs	r3, #0
 8000c96:	623b      	str	r3, [r7, #32]
          break;
 8000c98:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	2bff      	cmp	r3, #255	; 0xff
 8000c9e:	d801      	bhi.n	8000ca4 <HAL_GPIO_Init+0xec>
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	e001      	b.n	8000ca8 <HAL_GPIO_Init+0xf0>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	3304      	adds	r3, #4
 8000ca8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000caa:	69bb      	ldr	r3, [r7, #24]
 8000cac:	2bff      	cmp	r3, #255	; 0xff
 8000cae:	d802      	bhi.n	8000cb6 <HAL_GPIO_Init+0xfe>
 8000cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb2:	009b      	lsls	r3, r3, #2
 8000cb4:	e002      	b.n	8000cbc <HAL_GPIO_Init+0x104>
 8000cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb8:	3b08      	subs	r3, #8
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	210f      	movs	r1, #15
 8000cc4:	693b      	ldr	r3, [r7, #16]
 8000cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cca:	43db      	mvns	r3, r3
 8000ccc:	401a      	ands	r2, r3
 8000cce:	6a39      	ldr	r1, [r7, #32]
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd6:	431a      	orrs	r2, r3
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	f000 8096 	beq.w	8000e16 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cea:	4b59      	ldr	r3, [pc, #356]	; (8000e50 <HAL_GPIO_Init+0x298>)
 8000cec:	699b      	ldr	r3, [r3, #24]
 8000cee:	4a58      	ldr	r2, [pc, #352]	; (8000e50 <HAL_GPIO_Init+0x298>)
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	6193      	str	r3, [r2, #24]
 8000cf6:	4b56      	ldr	r3, [pc, #344]	; (8000e50 <HAL_GPIO_Init+0x298>)
 8000cf8:	699b      	ldr	r3, [r3, #24]
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	60bb      	str	r3, [r7, #8]
 8000d00:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d02:	4a54      	ldr	r2, [pc, #336]	; (8000e54 <HAL_GPIO_Init+0x29c>)
 8000d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d06:	089b      	lsrs	r3, r3, #2
 8000d08:	3302      	adds	r3, #2
 8000d0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d0e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d12:	f003 0303 	and.w	r3, r3, #3
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	220f      	movs	r2, #15
 8000d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1e:	43db      	mvns	r3, r3
 8000d20:	68fa      	ldr	r2, [r7, #12]
 8000d22:	4013      	ands	r3, r2
 8000d24:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4a4b      	ldr	r2, [pc, #300]	; (8000e58 <HAL_GPIO_Init+0x2a0>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d013      	beq.n	8000d56 <HAL_GPIO_Init+0x19e>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a4a      	ldr	r2, [pc, #296]	; (8000e5c <HAL_GPIO_Init+0x2a4>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d00d      	beq.n	8000d52 <HAL_GPIO_Init+0x19a>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4a49      	ldr	r2, [pc, #292]	; (8000e60 <HAL_GPIO_Init+0x2a8>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d007      	beq.n	8000d4e <HAL_GPIO_Init+0x196>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a48      	ldr	r2, [pc, #288]	; (8000e64 <HAL_GPIO_Init+0x2ac>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d101      	bne.n	8000d4a <HAL_GPIO_Init+0x192>
 8000d46:	2303      	movs	r3, #3
 8000d48:	e006      	b.n	8000d58 <HAL_GPIO_Init+0x1a0>
 8000d4a:	2304      	movs	r3, #4
 8000d4c:	e004      	b.n	8000d58 <HAL_GPIO_Init+0x1a0>
 8000d4e:	2302      	movs	r3, #2
 8000d50:	e002      	b.n	8000d58 <HAL_GPIO_Init+0x1a0>
 8000d52:	2301      	movs	r3, #1
 8000d54:	e000      	b.n	8000d58 <HAL_GPIO_Init+0x1a0>
 8000d56:	2300      	movs	r3, #0
 8000d58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d5a:	f002 0203 	and.w	r2, r2, #3
 8000d5e:	0092      	lsls	r2, r2, #2
 8000d60:	4093      	lsls	r3, r2
 8000d62:	68fa      	ldr	r2, [r7, #12]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d68:	493a      	ldr	r1, [pc, #232]	; (8000e54 <HAL_GPIO_Init+0x29c>)
 8000d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6c:	089b      	lsrs	r3, r3, #2
 8000d6e:	3302      	adds	r3, #2
 8000d70:	68fa      	ldr	r2, [r7, #12]
 8000d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d006      	beq.n	8000d90 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d82:	4b39      	ldr	r3, [pc, #228]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	4938      	ldr	r1, [pc, #224]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	600b      	str	r3, [r1, #0]
 8000d8e:	e006      	b.n	8000d9e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d90:	4b35      	ldr	r3, [pc, #212]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	43db      	mvns	r3, r3
 8000d98:	4933      	ldr	r1, [pc, #204]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d006      	beq.n	8000db8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000daa:	4b2f      	ldr	r3, [pc, #188]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000dac:	685a      	ldr	r2, [r3, #4]
 8000dae:	492e      	ldr	r1, [pc, #184]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000db0:	69bb      	ldr	r3, [r7, #24]
 8000db2:	4313      	orrs	r3, r2
 8000db4:	604b      	str	r3, [r1, #4]
 8000db6:	e006      	b.n	8000dc6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000db8:	4b2b      	ldr	r3, [pc, #172]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000dba:	685a      	ldr	r2, [r3, #4]
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	43db      	mvns	r3, r3
 8000dc0:	4929      	ldr	r1, [pc, #164]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d006      	beq.n	8000de0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000dd2:	4b25      	ldr	r3, [pc, #148]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000dd4:	689a      	ldr	r2, [r3, #8]
 8000dd6:	4924      	ldr	r1, [pc, #144]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	608b      	str	r3, [r1, #8]
 8000dde:	e006      	b.n	8000dee <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000de0:	4b21      	ldr	r3, [pc, #132]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000de2:	689a      	ldr	r2, [r3, #8]
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	43db      	mvns	r3, r3
 8000de8:	491f      	ldr	r1, [pc, #124]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000dea:	4013      	ands	r3, r2
 8000dec:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d006      	beq.n	8000e08 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000dfa:	4b1b      	ldr	r3, [pc, #108]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000dfc:	68da      	ldr	r2, [r3, #12]
 8000dfe:	491a      	ldr	r1, [pc, #104]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	60cb      	str	r3, [r1, #12]
 8000e06:	e006      	b.n	8000e16 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e08:	4b17      	ldr	r3, [pc, #92]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000e0a:	68da      	ldr	r2, [r3, #12]
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	43db      	mvns	r3, r3
 8000e10:	4915      	ldr	r1, [pc, #84]	; (8000e68 <HAL_GPIO_Init+0x2b0>)
 8000e12:	4013      	ands	r3, r2
 8000e14:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e18:	3301      	adds	r3, #1
 8000e1a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e22:	fa22 f303 	lsr.w	r3, r2, r3
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	f47f aed0 	bne.w	8000bcc <HAL_GPIO_Init+0x14>
  }
}
 8000e2c:	bf00      	nop
 8000e2e:	372c      	adds	r7, #44	; 0x2c
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bc80      	pop	{r7}
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	10210000 	.word	0x10210000
 8000e3c:	10110000 	.word	0x10110000
 8000e40:	10120000 	.word	0x10120000
 8000e44:	10310000 	.word	0x10310000
 8000e48:	10320000 	.word	0x10320000
 8000e4c:	10220000 	.word	0x10220000
 8000e50:	40021000 	.word	0x40021000
 8000e54:	40010000 	.word	0x40010000
 8000e58:	40010800 	.word	0x40010800
 8000e5c:	40010c00 	.word	0x40010c00
 8000e60:	40011000 	.word	0x40011000
 8000e64:	40011400 	.word	0x40011400
 8000e68:	40010400 	.word	0x40010400

08000e6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	460b      	mov	r3, r1
 8000e76:	807b      	strh	r3, [r7, #2]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e7c:	787b      	ldrb	r3, [r7, #1]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d003      	beq.n	8000e8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e82:	887a      	ldrh	r2, [r7, #2]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e88:	e003      	b.n	8000e92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e8a:	887b      	ldrh	r3, [r7, #2]
 8000e8c:	041a      	lsls	r2, r3, #16
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	611a      	str	r2, [r3, #16]
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bc80      	pop	{r7}
 8000e9a:	4770      	bx	lr

08000e9c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000eae:	887a      	ldrh	r2, [r7, #2]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	041a      	lsls	r2, r3, #16
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	43d9      	mvns	r1, r3
 8000eba:	887b      	ldrh	r3, [r7, #2]
 8000ebc:	400b      	ands	r3, r1
 8000ebe:	431a      	orrs	r2, r3
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	611a      	str	r2, [r3, #16]
}
 8000ec4:	bf00      	nop
 8000ec6:	3714      	adds	r7, #20
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bc80      	pop	{r7}
 8000ecc:	4770      	bx	lr
	...

08000ed0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d101      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e26c      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	f000 8087 	beq.w	8000ffe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ef0:	4b92      	ldr	r3, [pc, #584]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f003 030c 	and.w	r3, r3, #12
 8000ef8:	2b04      	cmp	r3, #4
 8000efa:	d00c      	beq.n	8000f16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000efc:	4b8f      	ldr	r3, [pc, #572]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 030c 	and.w	r3, r3, #12
 8000f04:	2b08      	cmp	r3, #8
 8000f06:	d112      	bne.n	8000f2e <HAL_RCC_OscConfig+0x5e>
 8000f08:	4b8c      	ldr	r3, [pc, #560]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f14:	d10b      	bne.n	8000f2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f16:	4b89      	ldr	r3, [pc, #548]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d06c      	beq.n	8000ffc <HAL_RCC_OscConfig+0x12c>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d168      	bne.n	8000ffc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e246      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f36:	d106      	bne.n	8000f46 <HAL_RCC_OscConfig+0x76>
 8000f38:	4b80      	ldr	r3, [pc, #512]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a7f      	ldr	r2, [pc, #508]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f42:	6013      	str	r3, [r2, #0]
 8000f44:	e02e      	b.n	8000fa4 <HAL_RCC_OscConfig+0xd4>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d10c      	bne.n	8000f68 <HAL_RCC_OscConfig+0x98>
 8000f4e:	4b7b      	ldr	r3, [pc, #492]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a7a      	ldr	r2, [pc, #488]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f58:	6013      	str	r3, [r2, #0]
 8000f5a:	4b78      	ldr	r3, [pc, #480]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a77      	ldr	r2, [pc, #476]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f64:	6013      	str	r3, [r2, #0]
 8000f66:	e01d      	b.n	8000fa4 <HAL_RCC_OscConfig+0xd4>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f70:	d10c      	bne.n	8000f8c <HAL_RCC_OscConfig+0xbc>
 8000f72:	4b72      	ldr	r3, [pc, #456]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a71      	ldr	r2, [pc, #452]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f7c:	6013      	str	r3, [r2, #0]
 8000f7e:	4b6f      	ldr	r3, [pc, #444]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a6e      	ldr	r2, [pc, #440]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f88:	6013      	str	r3, [r2, #0]
 8000f8a:	e00b      	b.n	8000fa4 <HAL_RCC_OscConfig+0xd4>
 8000f8c:	4b6b      	ldr	r3, [pc, #428]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a6a      	ldr	r2, [pc, #424]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f96:	6013      	str	r3, [r2, #0]
 8000f98:	4b68      	ldr	r3, [pc, #416]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a67      	ldr	r2, [pc, #412]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fa2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d013      	beq.n	8000fd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fac:	f7ff fcf8 	bl	80009a0 <HAL_GetTick>
 8000fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fb2:	e008      	b.n	8000fc6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fb4:	f7ff fcf4 	bl	80009a0 <HAL_GetTick>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	2b64      	cmp	r3, #100	; 0x64
 8000fc0:	d901      	bls.n	8000fc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	e1fa      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fc6:	4b5d      	ldr	r3, [pc, #372]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d0f0      	beq.n	8000fb4 <HAL_RCC_OscConfig+0xe4>
 8000fd2:	e014      	b.n	8000ffe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd4:	f7ff fce4 	bl	80009a0 <HAL_GetTick>
 8000fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fda:	e008      	b.n	8000fee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fdc:	f7ff fce0 	bl	80009a0 <HAL_GetTick>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	2b64      	cmp	r3, #100	; 0x64
 8000fe8:	d901      	bls.n	8000fee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000fea:	2303      	movs	r3, #3
 8000fec:	e1e6      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fee:	4b53      	ldr	r3, [pc, #332]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d1f0      	bne.n	8000fdc <HAL_RCC_OscConfig+0x10c>
 8000ffa:	e000      	b.n	8000ffe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ffc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	2b00      	cmp	r3, #0
 8001008:	d063      	beq.n	80010d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800100a:	4b4c      	ldr	r3, [pc, #304]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f003 030c 	and.w	r3, r3, #12
 8001012:	2b00      	cmp	r3, #0
 8001014:	d00b      	beq.n	800102e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001016:	4b49      	ldr	r3, [pc, #292]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f003 030c 	and.w	r3, r3, #12
 800101e:	2b08      	cmp	r3, #8
 8001020:	d11c      	bne.n	800105c <HAL_RCC_OscConfig+0x18c>
 8001022:	4b46      	ldr	r3, [pc, #280]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d116      	bne.n	800105c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800102e:	4b43      	ldr	r3, [pc, #268]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	2b00      	cmp	r3, #0
 8001038:	d005      	beq.n	8001046 <HAL_RCC_OscConfig+0x176>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	691b      	ldr	r3, [r3, #16]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d001      	beq.n	8001046 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	e1ba      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001046:	4b3d      	ldr	r3, [pc, #244]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	00db      	lsls	r3, r3, #3
 8001054:	4939      	ldr	r1, [pc, #228]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8001056:	4313      	orrs	r3, r2
 8001058:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800105a:	e03a      	b.n	80010d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	691b      	ldr	r3, [r3, #16]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d020      	beq.n	80010a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001064:	4b36      	ldr	r3, [pc, #216]	; (8001140 <HAL_RCC_OscConfig+0x270>)
 8001066:	2201      	movs	r2, #1
 8001068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106a:	f7ff fc99 	bl	80009a0 <HAL_GetTick>
 800106e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001070:	e008      	b.n	8001084 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001072:	f7ff fc95 	bl	80009a0 <HAL_GetTick>
 8001076:	4602      	mov	r2, r0
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	2b02      	cmp	r3, #2
 800107e:	d901      	bls.n	8001084 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001080:	2303      	movs	r3, #3
 8001082:	e19b      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001084:	4b2d      	ldr	r3, [pc, #180]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 0302 	and.w	r3, r3, #2
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0f0      	beq.n	8001072 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001090:	4b2a      	ldr	r3, [pc, #168]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	695b      	ldr	r3, [r3, #20]
 800109c:	00db      	lsls	r3, r3, #3
 800109e:	4927      	ldr	r1, [pc, #156]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 80010a0:	4313      	orrs	r3, r2
 80010a2:	600b      	str	r3, [r1, #0]
 80010a4:	e015      	b.n	80010d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010a6:	4b26      	ldr	r3, [pc, #152]	; (8001140 <HAL_RCC_OscConfig+0x270>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ac:	f7ff fc78 	bl	80009a0 <HAL_GetTick>
 80010b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010b2:	e008      	b.n	80010c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010b4:	f7ff fc74 	bl	80009a0 <HAL_GetTick>
 80010b8:	4602      	mov	r2, r0
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d901      	bls.n	80010c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80010c2:	2303      	movs	r3, #3
 80010c4:	e17a      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010c6:	4b1d      	ldr	r3, [pc, #116]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 0302 	and.w	r3, r3, #2
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d1f0      	bne.n	80010b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 0308 	and.w	r3, r3, #8
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d03a      	beq.n	8001154 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	699b      	ldr	r3, [r3, #24]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d019      	beq.n	800111a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010e6:	4b17      	ldr	r3, [pc, #92]	; (8001144 <HAL_RCC_OscConfig+0x274>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ec:	f7ff fc58 	bl	80009a0 <HAL_GetTick>
 80010f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010f2:	e008      	b.n	8001106 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010f4:	f7ff fc54 	bl	80009a0 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d901      	bls.n	8001106 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e15a      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001106:	4b0d      	ldr	r3, [pc, #52]	; (800113c <HAL_RCC_OscConfig+0x26c>)
 8001108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	2b00      	cmp	r3, #0
 8001110:	d0f0      	beq.n	80010f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001112:	2001      	movs	r0, #1
 8001114:	f000 fb0a 	bl	800172c <RCC_Delay>
 8001118:	e01c      	b.n	8001154 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800111a:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <HAL_RCC_OscConfig+0x274>)
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001120:	f7ff fc3e 	bl	80009a0 <HAL_GetTick>
 8001124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001126:	e00f      	b.n	8001148 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001128:	f7ff fc3a 	bl	80009a0 <HAL_GetTick>
 800112c:	4602      	mov	r2, r0
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d908      	bls.n	8001148 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e140      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
 800113a:	bf00      	nop
 800113c:	40021000 	.word	0x40021000
 8001140:	42420000 	.word	0x42420000
 8001144:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001148:	4b9e      	ldr	r3, [pc, #632]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 800114a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	2b00      	cmp	r3, #0
 8001152:	d1e9      	bne.n	8001128 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0304 	and.w	r3, r3, #4
 800115c:	2b00      	cmp	r3, #0
 800115e:	f000 80a6 	beq.w	80012ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001162:	2300      	movs	r3, #0
 8001164:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001166:	4b97      	ldr	r3, [pc, #604]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001168:	69db      	ldr	r3, [r3, #28]
 800116a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d10d      	bne.n	800118e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001172:	4b94      	ldr	r3, [pc, #592]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	4a93      	ldr	r2, [pc, #588]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001178:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800117c:	61d3      	str	r3, [r2, #28]
 800117e:	4b91      	ldr	r3, [pc, #580]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001186:	60bb      	str	r3, [r7, #8]
 8001188:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800118a:	2301      	movs	r3, #1
 800118c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800118e:	4b8e      	ldr	r3, [pc, #568]	; (80013c8 <HAL_RCC_OscConfig+0x4f8>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001196:	2b00      	cmp	r3, #0
 8001198:	d118      	bne.n	80011cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800119a:	4b8b      	ldr	r3, [pc, #556]	; (80013c8 <HAL_RCC_OscConfig+0x4f8>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a8a      	ldr	r2, [pc, #552]	; (80013c8 <HAL_RCC_OscConfig+0x4f8>)
 80011a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011a6:	f7ff fbfb 	bl	80009a0 <HAL_GetTick>
 80011aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ac:	e008      	b.n	80011c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011ae:	f7ff fbf7 	bl	80009a0 <HAL_GetTick>
 80011b2:	4602      	mov	r2, r0
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	2b64      	cmp	r3, #100	; 0x64
 80011ba:	d901      	bls.n	80011c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011bc:	2303      	movs	r3, #3
 80011be:	e0fd      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011c0:	4b81      	ldr	r3, [pc, #516]	; (80013c8 <HAL_RCC_OscConfig+0x4f8>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d0f0      	beq.n	80011ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d106      	bne.n	80011e2 <HAL_RCC_OscConfig+0x312>
 80011d4:	4b7b      	ldr	r3, [pc, #492]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 80011d6:	6a1b      	ldr	r3, [r3, #32]
 80011d8:	4a7a      	ldr	r2, [pc, #488]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 80011da:	f043 0301 	orr.w	r3, r3, #1
 80011de:	6213      	str	r3, [r2, #32]
 80011e0:	e02d      	b.n	800123e <HAL_RCC_OscConfig+0x36e>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	68db      	ldr	r3, [r3, #12]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d10c      	bne.n	8001204 <HAL_RCC_OscConfig+0x334>
 80011ea:	4b76      	ldr	r3, [pc, #472]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 80011ec:	6a1b      	ldr	r3, [r3, #32]
 80011ee:	4a75      	ldr	r2, [pc, #468]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 80011f0:	f023 0301 	bic.w	r3, r3, #1
 80011f4:	6213      	str	r3, [r2, #32]
 80011f6:	4b73      	ldr	r3, [pc, #460]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 80011f8:	6a1b      	ldr	r3, [r3, #32]
 80011fa:	4a72      	ldr	r2, [pc, #456]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 80011fc:	f023 0304 	bic.w	r3, r3, #4
 8001200:	6213      	str	r3, [r2, #32]
 8001202:	e01c      	b.n	800123e <HAL_RCC_OscConfig+0x36e>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	2b05      	cmp	r3, #5
 800120a:	d10c      	bne.n	8001226 <HAL_RCC_OscConfig+0x356>
 800120c:	4b6d      	ldr	r3, [pc, #436]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 800120e:	6a1b      	ldr	r3, [r3, #32]
 8001210:	4a6c      	ldr	r2, [pc, #432]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	6213      	str	r3, [r2, #32]
 8001218:	4b6a      	ldr	r3, [pc, #424]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 800121a:	6a1b      	ldr	r3, [r3, #32]
 800121c:	4a69      	ldr	r2, [pc, #420]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 800121e:	f043 0301 	orr.w	r3, r3, #1
 8001222:	6213      	str	r3, [r2, #32]
 8001224:	e00b      	b.n	800123e <HAL_RCC_OscConfig+0x36e>
 8001226:	4b67      	ldr	r3, [pc, #412]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001228:	6a1b      	ldr	r3, [r3, #32]
 800122a:	4a66      	ldr	r2, [pc, #408]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 800122c:	f023 0301 	bic.w	r3, r3, #1
 8001230:	6213      	str	r3, [r2, #32]
 8001232:	4b64      	ldr	r3, [pc, #400]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001234:	6a1b      	ldr	r3, [r3, #32]
 8001236:	4a63      	ldr	r2, [pc, #396]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001238:	f023 0304 	bic.w	r3, r3, #4
 800123c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d015      	beq.n	8001272 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001246:	f7ff fbab 	bl	80009a0 <HAL_GetTick>
 800124a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800124c:	e00a      	b.n	8001264 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800124e:	f7ff fba7 	bl	80009a0 <HAL_GetTick>
 8001252:	4602      	mov	r2, r0
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	f241 3288 	movw	r2, #5000	; 0x1388
 800125c:	4293      	cmp	r3, r2
 800125e:	d901      	bls.n	8001264 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001260:	2303      	movs	r3, #3
 8001262:	e0ab      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001264:	4b57      	ldr	r3, [pc, #348]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001266:	6a1b      	ldr	r3, [r3, #32]
 8001268:	f003 0302 	and.w	r3, r3, #2
 800126c:	2b00      	cmp	r3, #0
 800126e:	d0ee      	beq.n	800124e <HAL_RCC_OscConfig+0x37e>
 8001270:	e014      	b.n	800129c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001272:	f7ff fb95 	bl	80009a0 <HAL_GetTick>
 8001276:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001278:	e00a      	b.n	8001290 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800127a:	f7ff fb91 	bl	80009a0 <HAL_GetTick>
 800127e:	4602      	mov	r2, r0
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	f241 3288 	movw	r2, #5000	; 0x1388
 8001288:	4293      	cmp	r3, r2
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e095      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001290:	4b4c      	ldr	r3, [pc, #304]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001292:	6a1b      	ldr	r3, [r3, #32]
 8001294:	f003 0302 	and.w	r3, r3, #2
 8001298:	2b00      	cmp	r3, #0
 800129a:	d1ee      	bne.n	800127a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800129c:	7dfb      	ldrb	r3, [r7, #23]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d105      	bne.n	80012ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012a2:	4b48      	ldr	r3, [pc, #288]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	4a47      	ldr	r2, [pc, #284]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 80012a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	f000 8081 	beq.w	80013ba <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012b8:	4b42      	ldr	r3, [pc, #264]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f003 030c 	and.w	r3, r3, #12
 80012c0:	2b08      	cmp	r3, #8
 80012c2:	d061      	beq.n	8001388 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	69db      	ldr	r3, [r3, #28]
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d146      	bne.n	800135a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012cc:	4b3f      	ldr	r3, [pc, #252]	; (80013cc <HAL_RCC_OscConfig+0x4fc>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d2:	f7ff fb65 	bl	80009a0 <HAL_GetTick>
 80012d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012d8:	e008      	b.n	80012ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012da:	f7ff fb61 	bl	80009a0 <HAL_GetTick>
 80012de:	4602      	mov	r2, r0
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d901      	bls.n	80012ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80012e8:	2303      	movs	r3, #3
 80012ea:	e067      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012ec:	4b35      	ldr	r3, [pc, #212]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d1f0      	bne.n	80012da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6a1b      	ldr	r3, [r3, #32]
 80012fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001300:	d108      	bne.n	8001314 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001302:	4b30      	ldr	r3, [pc, #192]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	492d      	ldr	r1, [pc, #180]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001310:	4313      	orrs	r3, r2
 8001312:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001314:	4b2b      	ldr	r3, [pc, #172]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6a19      	ldr	r1, [r3, #32]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001324:	430b      	orrs	r3, r1
 8001326:	4927      	ldr	r1, [pc, #156]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001328:	4313      	orrs	r3, r2
 800132a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800132c:	4b27      	ldr	r3, [pc, #156]	; (80013cc <HAL_RCC_OscConfig+0x4fc>)
 800132e:	2201      	movs	r2, #1
 8001330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001332:	f7ff fb35 	bl	80009a0 <HAL_GetTick>
 8001336:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001338:	e008      	b.n	800134c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800133a:	f7ff fb31 	bl	80009a0 <HAL_GetTick>
 800133e:	4602      	mov	r2, r0
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	2b02      	cmp	r3, #2
 8001346:	d901      	bls.n	800134c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001348:	2303      	movs	r3, #3
 800134a:	e037      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800134c:	4b1d      	ldr	r3, [pc, #116]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0f0      	beq.n	800133a <HAL_RCC_OscConfig+0x46a>
 8001358:	e02f      	b.n	80013ba <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800135a:	4b1c      	ldr	r3, [pc, #112]	; (80013cc <HAL_RCC_OscConfig+0x4fc>)
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001360:	f7ff fb1e 	bl	80009a0 <HAL_GetTick>
 8001364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001368:	f7ff fb1a 	bl	80009a0 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e020      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800137a:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1f0      	bne.n	8001368 <HAL_RCC_OscConfig+0x498>
 8001386:	e018      	b.n	80013ba <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	69db      	ldr	r3, [r3, #28]
 800138c:	2b01      	cmp	r3, #1
 800138e:	d101      	bne.n	8001394 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e013      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001394:	4b0b      	ldr	r3, [pc, #44]	; (80013c4 <HAL_RCC_OscConfig+0x4f4>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6a1b      	ldr	r3, [r3, #32]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d106      	bne.n	80013b6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d001      	beq.n	80013ba <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e000      	b.n	80013bc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40021000 	.word	0x40021000
 80013c8:	40007000 	.word	0x40007000
 80013cc:	42420060 	.word	0x42420060

080013d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d101      	bne.n	80013e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	e0d0      	b.n	8001586 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013e4:	4b6a      	ldr	r3, [pc, #424]	; (8001590 <HAL_RCC_ClockConfig+0x1c0>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 0307 	and.w	r3, r3, #7
 80013ec:	683a      	ldr	r2, [r7, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d910      	bls.n	8001414 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013f2:	4b67      	ldr	r3, [pc, #412]	; (8001590 <HAL_RCC_ClockConfig+0x1c0>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f023 0207 	bic.w	r2, r3, #7
 80013fa:	4965      	ldr	r1, [pc, #404]	; (8001590 <HAL_RCC_ClockConfig+0x1c0>)
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	4313      	orrs	r3, r2
 8001400:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001402:	4b63      	ldr	r3, [pc, #396]	; (8001590 <HAL_RCC_ClockConfig+0x1c0>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0307 	and.w	r3, r3, #7
 800140a:	683a      	ldr	r2, [r7, #0]
 800140c:	429a      	cmp	r2, r3
 800140e:	d001      	beq.n	8001414 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e0b8      	b.n	8001586 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 0302 	and.w	r3, r3, #2
 800141c:	2b00      	cmp	r3, #0
 800141e:	d020      	beq.n	8001462 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 0304 	and.w	r3, r3, #4
 8001428:	2b00      	cmp	r3, #0
 800142a:	d005      	beq.n	8001438 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800142c:	4b59      	ldr	r3, [pc, #356]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	4a58      	ldr	r2, [pc, #352]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 8001432:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001436:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 0308 	and.w	r3, r3, #8
 8001440:	2b00      	cmp	r3, #0
 8001442:	d005      	beq.n	8001450 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001444:	4b53      	ldr	r3, [pc, #332]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	4a52      	ldr	r2, [pc, #328]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 800144a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800144e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001450:	4b50      	ldr	r3, [pc, #320]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	494d      	ldr	r1, [pc, #308]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 800145e:	4313      	orrs	r3, r2
 8001460:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	2b00      	cmp	r3, #0
 800146c:	d040      	beq.n	80014f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d107      	bne.n	8001486 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001476:	4b47      	ldr	r3, [pc, #284]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d115      	bne.n	80014ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e07f      	b.n	8001586 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	2b02      	cmp	r3, #2
 800148c:	d107      	bne.n	800149e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800148e:	4b41      	ldr	r3, [pc, #260]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d109      	bne.n	80014ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e073      	b.n	8001586 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800149e:	4b3d      	ldr	r3, [pc, #244]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e06b      	b.n	8001586 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014ae:	4b39      	ldr	r3, [pc, #228]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f023 0203 	bic.w	r2, r3, #3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	4936      	ldr	r1, [pc, #216]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 80014bc:	4313      	orrs	r3, r2
 80014be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014c0:	f7ff fa6e 	bl	80009a0 <HAL_GetTick>
 80014c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014c6:	e00a      	b.n	80014de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014c8:	f7ff fa6a 	bl	80009a0 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d901      	bls.n	80014de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e053      	b.n	8001586 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014de:	4b2d      	ldr	r3, [pc, #180]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f003 020c 	and.w	r2, r3, #12
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d1eb      	bne.n	80014c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014f0:	4b27      	ldr	r3, [pc, #156]	; (8001590 <HAL_RCC_ClockConfig+0x1c0>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 0307 	and.w	r3, r3, #7
 80014f8:	683a      	ldr	r2, [r7, #0]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d210      	bcs.n	8001520 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014fe:	4b24      	ldr	r3, [pc, #144]	; (8001590 <HAL_RCC_ClockConfig+0x1c0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f023 0207 	bic.w	r2, r3, #7
 8001506:	4922      	ldr	r1, [pc, #136]	; (8001590 <HAL_RCC_ClockConfig+0x1c0>)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	4313      	orrs	r3, r2
 800150c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800150e:	4b20      	ldr	r3, [pc, #128]	; (8001590 <HAL_RCC_ClockConfig+0x1c0>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 0307 	and.w	r3, r3, #7
 8001516:	683a      	ldr	r2, [r7, #0]
 8001518:	429a      	cmp	r2, r3
 800151a:	d001      	beq.n	8001520 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	e032      	b.n	8001586 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0304 	and.w	r3, r3, #4
 8001528:	2b00      	cmp	r3, #0
 800152a:	d008      	beq.n	800153e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800152c:	4b19      	ldr	r3, [pc, #100]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	4916      	ldr	r1, [pc, #88]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 800153a:	4313      	orrs	r3, r2
 800153c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0308 	and.w	r3, r3, #8
 8001546:	2b00      	cmp	r3, #0
 8001548:	d009      	beq.n	800155e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800154a:	4b12      	ldr	r3, [pc, #72]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	691b      	ldr	r3, [r3, #16]
 8001556:	00db      	lsls	r3, r3, #3
 8001558:	490e      	ldr	r1, [pc, #56]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 800155a:	4313      	orrs	r3, r2
 800155c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800155e:	f000 f821 	bl	80015a4 <HAL_RCC_GetSysClockFreq>
 8001562:	4601      	mov	r1, r0
 8001564:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	091b      	lsrs	r3, r3, #4
 800156a:	f003 030f 	and.w	r3, r3, #15
 800156e:	4a0a      	ldr	r2, [pc, #40]	; (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 8001570:	5cd3      	ldrb	r3, [r2, r3]
 8001572:	fa21 f303 	lsr.w	r3, r1, r3
 8001576:	4a09      	ldr	r2, [pc, #36]	; (800159c <HAL_RCC_ClockConfig+0x1cc>)
 8001578:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800157a:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <HAL_RCC_ClockConfig+0x1d0>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff f90c 	bl	800079c <HAL_InitTick>

  return HAL_OK;
 8001584:	2300      	movs	r3, #0
}
 8001586:	4618      	mov	r0, r3
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40022000 	.word	0x40022000
 8001594:	40021000 	.word	0x40021000
 8001598:	080056d0 	.word	0x080056d0
 800159c:	20000028 	.word	0x20000028
 80015a0:	2000002c 	.word	0x2000002c

080015a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015a4:	b490      	push	{r4, r7}
 80015a6:	b08a      	sub	sp, #40	; 0x28
 80015a8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80015aa:	4b2a      	ldr	r3, [pc, #168]	; (8001654 <HAL_RCC_GetSysClockFreq+0xb0>)
 80015ac:	1d3c      	adds	r4, r7, #4
 80015ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80015b4:	4b28      	ldr	r3, [pc, #160]	; (8001658 <HAL_RCC_GetSysClockFreq+0xb4>)
 80015b6:	881b      	ldrh	r3, [r3, #0]
 80015b8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
 80015be:	2300      	movs	r3, #0
 80015c0:	61bb      	str	r3, [r7, #24]
 80015c2:	2300      	movs	r3, #0
 80015c4:	627b      	str	r3, [r7, #36]	; 0x24
 80015c6:	2300      	movs	r3, #0
 80015c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80015ca:	2300      	movs	r3, #0
 80015cc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015ce:	4b23      	ldr	r3, [pc, #140]	; (800165c <HAL_RCC_GetSysClockFreq+0xb8>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	f003 030c 	and.w	r3, r3, #12
 80015da:	2b04      	cmp	r3, #4
 80015dc:	d002      	beq.n	80015e4 <HAL_RCC_GetSysClockFreq+0x40>
 80015de:	2b08      	cmp	r3, #8
 80015e0:	d003      	beq.n	80015ea <HAL_RCC_GetSysClockFreq+0x46>
 80015e2:	e02d      	b.n	8001640 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015e4:	4b1e      	ldr	r3, [pc, #120]	; (8001660 <HAL_RCC_GetSysClockFreq+0xbc>)
 80015e6:	623b      	str	r3, [r7, #32]
      break;
 80015e8:	e02d      	b.n	8001646 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	0c9b      	lsrs	r3, r3, #18
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015f6:	4413      	add	r3, r2
 80015f8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80015fc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d013      	beq.n	8001630 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001608:	4b14      	ldr	r3, [pc, #80]	; (800165c <HAL_RCC_GetSysClockFreq+0xb8>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	0c5b      	lsrs	r3, r3, #17
 800160e:	f003 0301 	and.w	r3, r3, #1
 8001612:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001616:	4413      	add	r3, r2
 8001618:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800161c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	4a0f      	ldr	r2, [pc, #60]	; (8001660 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001622:	fb02 f203 	mul.w	r2, r2, r3
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	fbb2 f3f3 	udiv	r3, r2, r3
 800162c:	627b      	str	r3, [r7, #36]	; 0x24
 800162e:	e004      	b.n	800163a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	4a0c      	ldr	r2, [pc, #48]	; (8001664 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001634:	fb02 f303 	mul.w	r3, r2, r3
 8001638:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800163a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800163c:	623b      	str	r3, [r7, #32]
      break;
 800163e:	e002      	b.n	8001646 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001640:	4b07      	ldr	r3, [pc, #28]	; (8001660 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001642:	623b      	str	r3, [r7, #32]
      break;
 8001644:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001646:	6a3b      	ldr	r3, [r7, #32]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3728      	adds	r7, #40	; 0x28
 800164c:	46bd      	mov	sp, r7
 800164e:	bc90      	pop	{r4, r7}
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	08005638 	.word	0x08005638
 8001658:	08005648 	.word	0x08005648
 800165c:	40021000 	.word	0x40021000
 8001660:	007a1200 	.word	0x007a1200
 8001664:	003d0900 	.word	0x003d0900

08001668 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800166c:	4b02      	ldr	r3, [pc, #8]	; (8001678 <HAL_RCC_GetHCLKFreq+0x10>)
 800166e:	681b      	ldr	r3, [r3, #0]
}
 8001670:	4618      	mov	r0, r3
 8001672:	46bd      	mov	sp, r7
 8001674:	bc80      	pop	{r7}
 8001676:	4770      	bx	lr
 8001678:	20000028 	.word	0x20000028

0800167c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001680:	f7ff fff2 	bl	8001668 <HAL_RCC_GetHCLKFreq>
 8001684:	4601      	mov	r1, r0
 8001686:	4b05      	ldr	r3, [pc, #20]	; (800169c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	0a1b      	lsrs	r3, r3, #8
 800168c:	f003 0307 	and.w	r3, r3, #7
 8001690:	4a03      	ldr	r2, [pc, #12]	; (80016a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001692:	5cd3      	ldrb	r3, [r2, r3]
 8001694:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001698:	4618      	mov	r0, r3
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40021000 	.word	0x40021000
 80016a0:	080056e0 	.word	0x080056e0

080016a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80016a8:	f7ff ffde 	bl	8001668 <HAL_RCC_GetHCLKFreq>
 80016ac:	4601      	mov	r1, r0
 80016ae:	4b05      	ldr	r3, [pc, #20]	; (80016c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	0adb      	lsrs	r3, r3, #11
 80016b4:	f003 0307 	and.w	r3, r3, #7
 80016b8:	4a03      	ldr	r2, [pc, #12]	; (80016c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80016ba:	5cd3      	ldrb	r3, [r2, r3]
 80016bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40021000 	.word	0x40021000
 80016c8:	080056e0 	.word	0x080056e0

080016cc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	220f      	movs	r2, #15
 80016da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80016dc:	4b11      	ldr	r3, [pc, #68]	; (8001724 <HAL_RCC_GetClockConfig+0x58>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f003 0203 	and.w	r2, r3, #3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80016e8:	4b0e      	ldr	r3, [pc, #56]	; (8001724 <HAL_RCC_GetClockConfig+0x58>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80016f4:	4b0b      	ldr	r3, [pc, #44]	; (8001724 <HAL_RCC_GetClockConfig+0x58>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001700:	4b08      	ldr	r3, [pc, #32]	; (8001724 <HAL_RCC_GetClockConfig+0x58>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	08db      	lsrs	r3, r3, #3
 8001706:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800170e:	4b06      	ldr	r3, [pc, #24]	; (8001728 <HAL_RCC_GetClockConfig+0x5c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0207 	and.w	r2, r3, #7
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800171a:	bf00      	nop
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	bc80      	pop	{r7}
 8001722:	4770      	bx	lr
 8001724:	40021000 	.word	0x40021000
 8001728:	40022000 	.word	0x40022000

0800172c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001734:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <RCC_Delay+0x34>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a0a      	ldr	r2, [pc, #40]	; (8001764 <RCC_Delay+0x38>)
 800173a:	fba2 2303 	umull	r2, r3, r2, r3
 800173e:	0a5b      	lsrs	r3, r3, #9
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	fb02 f303 	mul.w	r3, r2, r3
 8001746:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001748:	bf00      	nop
  }
  while (Delay --);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	1e5a      	subs	r2, r3, #1
 800174e:	60fa      	str	r2, [r7, #12]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d1f9      	bne.n	8001748 <RCC_Delay+0x1c>
}
 8001754:	bf00      	nop
 8001756:	3714      	adds	r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	bc80      	pop	{r7}
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	20000028 	.word	0x20000028
 8001764:	10624dd3 	.word	0x10624dd3

08001768 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d101      	bne.n	800177a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e041      	b.n	80017fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001780:	b2db      	uxtb	r3, r3
 8001782:	2b00      	cmp	r3, #0
 8001784:	d106      	bne.n	8001794 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 f839 	bl	8001806 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2202      	movs	r2, #2
 8001798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	3304      	adds	r3, #4
 80017a4:	4619      	mov	r1, r3
 80017a6:	4610      	mov	r0, r2
 80017a8:	f000 f9b4 	bl	8001b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2201      	movs	r2, #1
 80017b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2201      	movs	r2, #1
 80017b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2201      	movs	r2, #1
 80017c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2201      	movs	r2, #1
 80017c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2201      	movs	r2, #1
 80017d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2201      	movs	r2, #1
 80017d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2201      	movs	r2, #1
 80017e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2201      	movs	r2, #1
 80017e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2201      	movs	r2, #1
 80017f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2201      	movs	r2, #1
 80017f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001806:	b480      	push	{r7}
 8001808:	b083      	sub	sp, #12
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	bc80      	pop	{r7}
 8001816:	4770      	bx	lr

08001818 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2b01      	cmp	r3, #1
 800182a:	d001      	beq.n	8001830 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e03a      	b.n	80018a6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2202      	movs	r2, #2
 8001834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	68da      	ldr	r2, [r3, #12]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f042 0201 	orr.w	r2, r2, #1
 8001846:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a18      	ldr	r2, [pc, #96]	; (80018b0 <HAL_TIM_Base_Start_IT+0x98>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d00e      	beq.n	8001870 <HAL_TIM_Base_Start_IT+0x58>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800185a:	d009      	beq.n	8001870 <HAL_TIM_Base_Start_IT+0x58>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a14      	ldr	r2, [pc, #80]	; (80018b4 <HAL_TIM_Base_Start_IT+0x9c>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d004      	beq.n	8001870 <HAL_TIM_Base_Start_IT+0x58>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a13      	ldr	r2, [pc, #76]	; (80018b8 <HAL_TIM_Base_Start_IT+0xa0>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d111      	bne.n	8001894 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	f003 0307 	and.w	r3, r3, #7
 800187a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2b06      	cmp	r3, #6
 8001880:	d010      	beq.n	80018a4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f042 0201 	orr.w	r2, r2, #1
 8001890:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001892:	e007      	b.n	80018a4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f042 0201 	orr.w	r2, r2, #1
 80018a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3714      	adds	r7, #20
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr
 80018b0:	40012c00 	.word	0x40012c00
 80018b4:	40000400 	.word	0x40000400
 80018b8:	40000800 	.word	0x40000800

080018bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	691b      	ldr	r3, [r3, #16]
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d122      	bne.n	8001918 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d11b      	bne.n	8001918 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f06f 0202 	mvn.w	r2, #2
 80018e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2201      	movs	r2, #1
 80018ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	f003 0303 	and.w	r3, r3, #3
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d003      	beq.n	8001906 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f000 f8ed 	bl	8001ade <HAL_TIM_IC_CaptureCallback>
 8001904:	e005      	b.n	8001912 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f000 f8e0 	bl	8001acc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f000 f8ef 	bl	8001af0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	691b      	ldr	r3, [r3, #16]
 800191e:	f003 0304 	and.w	r3, r3, #4
 8001922:	2b04      	cmp	r3, #4
 8001924:	d122      	bne.n	800196c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	2b04      	cmp	r3, #4
 8001932:	d11b      	bne.n	800196c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f06f 0204 	mvn.w	r2, #4
 800193c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2202      	movs	r2, #2
 8001942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800194e:	2b00      	cmp	r3, #0
 8001950:	d003      	beq.n	800195a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f000 f8c3 	bl	8001ade <HAL_TIM_IC_CaptureCallback>
 8001958:	e005      	b.n	8001966 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f000 f8b6 	bl	8001acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f000 f8c5 	bl	8001af0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	691b      	ldr	r3, [r3, #16]
 8001972:	f003 0308 	and.w	r3, r3, #8
 8001976:	2b08      	cmp	r3, #8
 8001978:	d122      	bne.n	80019c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	f003 0308 	and.w	r3, r3, #8
 8001984:	2b08      	cmp	r3, #8
 8001986:	d11b      	bne.n	80019c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f06f 0208 	mvn.w	r2, #8
 8001990:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2204      	movs	r2, #4
 8001996:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	f003 0303 	and.w	r3, r3, #3
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d003      	beq.n	80019ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f000 f899 	bl	8001ade <HAL_TIM_IC_CaptureCallback>
 80019ac:	e005      	b.n	80019ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f000 f88c 	bl	8001acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f000 f89b 	bl	8001af0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	691b      	ldr	r3, [r3, #16]
 80019c6:	f003 0310 	and.w	r3, r3, #16
 80019ca:	2b10      	cmp	r3, #16
 80019cc:	d122      	bne.n	8001a14 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	f003 0310 	and.w	r3, r3, #16
 80019d8:	2b10      	cmp	r3, #16
 80019da:	d11b      	bne.n	8001a14 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f06f 0210 	mvn.w	r2, #16
 80019e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2208      	movs	r2, #8
 80019ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	69db      	ldr	r3, [r3, #28]
 80019f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d003      	beq.n	8001a02 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f000 f86f 	bl	8001ade <HAL_TIM_IC_CaptureCallback>
 8001a00:	e005      	b.n	8001a0e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f000 f862 	bl	8001acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f000 f871 	bl	8001af0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d10e      	bne.n	8001a40 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d107      	bne.n	8001a40 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f06f 0201 	mvn.w	r2, #1
 8001a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f7fe fe04 	bl	8000648 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	691b      	ldr	r3, [r3, #16]
 8001a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a4a:	2b80      	cmp	r3, #128	; 0x80
 8001a4c:	d10e      	bne.n	8001a6c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a58:	2b80      	cmp	r3, #128	; 0x80
 8001a5a:	d107      	bne.n	8001a6c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f000 f8bf 	bl	8001bea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a76:	2b40      	cmp	r3, #64	; 0x40
 8001a78:	d10e      	bne.n	8001a98 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a84:	2b40      	cmp	r3, #64	; 0x40
 8001a86:	d107      	bne.n	8001a98 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f000 f835 	bl	8001b02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	f003 0320 	and.w	r3, r3, #32
 8001aa2:	2b20      	cmp	r3, #32
 8001aa4:	d10e      	bne.n	8001ac4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	f003 0320 	and.w	r3, r3, #32
 8001ab0:	2b20      	cmp	r3, #32
 8001ab2:	d107      	bne.n	8001ac4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f06f 0220 	mvn.w	r2, #32
 8001abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f000 f88a 	bl	8001bd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ac4:	bf00      	nop
 8001ac6:	3708      	adds	r7, #8
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ad4:	bf00      	nop
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc80      	pop	{r7}
 8001adc:	4770      	bx	lr

08001ade <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bc80      	pop	{r7}
 8001b00:	4770      	bx	lr

08001b02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b083      	sub	sp, #12
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr

08001b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	4a29      	ldr	r2, [pc, #164]	; (8001bcc <TIM_Base_SetConfig+0xb8>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d00b      	beq.n	8001b44 <TIM_Base_SetConfig+0x30>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b32:	d007      	beq.n	8001b44 <TIM_Base_SetConfig+0x30>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	4a26      	ldr	r2, [pc, #152]	; (8001bd0 <TIM_Base_SetConfig+0xbc>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d003      	beq.n	8001b44 <TIM_Base_SetConfig+0x30>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4a25      	ldr	r2, [pc, #148]	; (8001bd4 <TIM_Base_SetConfig+0xc0>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d108      	bne.n	8001b56 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	68fa      	ldr	r2, [r7, #12]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4a1c      	ldr	r2, [pc, #112]	; (8001bcc <TIM_Base_SetConfig+0xb8>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d00b      	beq.n	8001b76 <TIM_Base_SetConfig+0x62>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b64:	d007      	beq.n	8001b76 <TIM_Base_SetConfig+0x62>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4a19      	ldr	r2, [pc, #100]	; (8001bd0 <TIM_Base_SetConfig+0xbc>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d003      	beq.n	8001b76 <TIM_Base_SetConfig+0x62>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a18      	ldr	r2, [pc, #96]	; (8001bd4 <TIM_Base_SetConfig+0xc0>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d108      	bne.n	8001b88 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	68fa      	ldr	r2, [r7, #12]
 8001b9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	689a      	ldr	r2, [r3, #8]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	4a07      	ldr	r2, [pc, #28]	; (8001bcc <TIM_Base_SetConfig+0xb8>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d103      	bne.n	8001bbc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	691a      	ldr	r2, [r3, #16]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	615a      	str	r2, [r3, #20]
}
 8001bc2:	bf00      	nop
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr
 8001bcc:	40012c00 	.word	0x40012c00
 8001bd0:	40000400 	.word	0x40000400
 8001bd4:	40000800 	.word	0x40000800

08001bd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr

08001bea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001bea:	b480      	push	{r7}
 8001bec:	b083      	sub	sp, #12
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr

08001bfc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e03f      	b.n	8001c8e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d106      	bne.n	8001c28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7fe fd5a 	bl	80006dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2224      	movs	r2, #36	; 0x24
 8001c2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	68da      	ldr	r2, [r3, #12]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f000 f9a3 	bl	8001f8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	695a      	ldr	r2, [r3, #20]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	68da      	ldr	r2, [r3, #12]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2220      	movs	r2, #32
 8001c80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2220      	movs	r2, #32
 8001c88:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b08a      	sub	sp, #40	; 0x28
 8001c9a:	af02      	add	r7, sp, #8
 8001c9c:	60f8      	str	r0, [r7, #12]
 8001c9e:	60b9      	str	r1, [r7, #8]
 8001ca0:	603b      	str	r3, [r7, #0]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	2b20      	cmp	r3, #32
 8001cb4:	d17c      	bne.n	8001db0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d002      	beq.n	8001cc2 <HAL_UART_Transmit+0x2c>
 8001cbc:	88fb      	ldrh	r3, [r7, #6]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d101      	bne.n	8001cc6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e075      	b.n	8001db2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d101      	bne.n	8001cd4 <HAL_UART_Transmit+0x3e>
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	e06e      	b.n	8001db2 <HAL_UART_Transmit+0x11c>
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2221      	movs	r2, #33	; 0x21
 8001ce6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001cea:	f7fe fe59 	bl	80009a0 <HAL_GetTick>
 8001cee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	88fa      	ldrh	r2, [r7, #6]
 8001cf4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	88fa      	ldrh	r2, [r7, #6]
 8001cfa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d04:	d108      	bne.n	8001d18 <HAL_UART_Transmit+0x82>
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	691b      	ldr	r3, [r3, #16]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d104      	bne.n	8001d18 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	61bb      	str	r3, [r7, #24]
 8001d16:	e003      	b.n	8001d20 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2200      	movs	r2, #0
 8001d24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001d28:	e02a      	b.n	8001d80 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	9300      	str	r3, [sp, #0]
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	2200      	movs	r2, #0
 8001d32:	2180      	movs	r1, #128	; 0x80
 8001d34:	68f8      	ldr	r0, [r7, #12]
 8001d36:	f000 f8df 	bl	8001ef8 <UART_WaitOnFlagUntilTimeout>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001d40:	2303      	movs	r3, #3
 8001d42:	e036      	b.n	8001db2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d10b      	bne.n	8001d62 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	881b      	ldrh	r3, [r3, #0]
 8001d4e:	461a      	mov	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d58:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	3302      	adds	r3, #2
 8001d5e:	61bb      	str	r3, [r7, #24]
 8001d60:	e007      	b.n	8001d72 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	781a      	ldrb	r2, [r3, #0]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	3b01      	subs	r3, #1
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1cf      	bne.n	8001d2a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	2200      	movs	r2, #0
 8001d92:	2140      	movs	r1, #64	; 0x40
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f000 f8af 	bl	8001ef8 <UART_WaitOnFlagUntilTimeout>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e006      	b.n	8001db2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2220      	movs	r2, #32
 8001da8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001dac:	2300      	movs	r3, #0
 8001dae:	e000      	b.n	8001db2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001db0:	2302      	movs	r3, #2
  }
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3720      	adds	r7, #32
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b08a      	sub	sp, #40	; 0x28
 8001dbe:	af02      	add	r7, sp, #8
 8001dc0:	60f8      	str	r0, [r7, #12]
 8001dc2:	60b9      	str	r1, [r7, #8]
 8001dc4:	603b      	str	r3, [r7, #0]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	2b20      	cmp	r3, #32
 8001dd8:	f040 8089 	bne.w	8001eee <HAL_UART_Receive+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d002      	beq.n	8001de8 <HAL_UART_Receive+0x2e>
 8001de2:	88fb      	ldrh	r3, [r7, #6]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d101      	bne.n	8001dec <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e081      	b.n	8001ef0 <HAL_UART_Receive+0x136>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d101      	bne.n	8001dfa <HAL_UART_Receive+0x40>
 8001df6:	2302      	movs	r3, #2
 8001df8:	e07a      	b.n	8001ef0 <HAL_UART_Receive+0x136>
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2200      	movs	r2, #0
 8001e06:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2222      	movs	r2, #34	; 0x22
 8001e0c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001e10:	f7fe fdc6 	bl	80009a0 <HAL_GetTick>
 8001e14:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	88fa      	ldrh	r2, [r7, #6]
 8001e1a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	88fa      	ldrh	r2, [r7, #6]
 8001e20:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e2a:	d108      	bne.n	8001e3e <HAL_UART_Receive+0x84>
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	691b      	ldr	r3, [r3, #16]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d104      	bne.n	8001e3e <HAL_UART_Receive+0x84>
    {
      pdata8bits  = NULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	61bb      	str	r3, [r7, #24]
 8001e3c:	e003      	b.n	8001e46 <HAL_UART_Receive+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001e4e:	e043      	b.n	8001ed8 <HAL_UART_Receive+0x11e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	9300      	str	r3, [sp, #0]
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	2200      	movs	r2, #0
 8001e58:	2120      	movs	r1, #32
 8001e5a:	68f8      	ldr	r0, [r7, #12]
 8001e5c:	f000 f84c 	bl	8001ef8 <UART_WaitOnFlagUntilTimeout>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <HAL_UART_Receive+0xb0>
      {
        return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e042      	b.n	8001ef0 <HAL_UART_Receive+0x136>
      }
      if (pdata8bits == NULL)
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d10c      	bne.n	8001e8a <HAL_UART_Receive+0xd0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	3302      	adds	r3, #2
 8001e86:	61bb      	str	r3, [r7, #24]
 8001e88:	e01f      	b.n	8001eca <HAL_UART_Receive+0x110>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e92:	d007      	beq.n	8001ea4 <HAL_UART_Receive+0xea>
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d10a      	bne.n	8001eb2 <HAL_UART_Receive+0xf8>
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	691b      	ldr	r3, [r3, #16]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d106      	bne.n	8001eb2 <HAL_UART_Receive+0xf8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	b2da      	uxtb	r2, r3
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	701a      	strb	r2, [r3, #0]
 8001eb0:	e008      	b.n	8001ec4 <HAL_UART_Receive+0x10a>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ebe:	b2da      	uxtb	r2, r3
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1b6      	bne.n	8001e50 <HAL_UART_Receive+0x96>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2220      	movs	r2, #32
 8001ee6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8001eea:	2300      	movs	r3, #0
 8001eec:	e000      	b.n	8001ef0 <HAL_UART_Receive+0x136>
  }
  else
  {
    return HAL_BUSY;
 8001eee:	2302      	movs	r3, #2
  }
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3720      	adds	r7, #32
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	603b      	str	r3, [r7, #0]
 8001f04:	4613      	mov	r3, r2
 8001f06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f08:	e02c      	b.n	8001f64 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f10:	d028      	beq.n	8001f64 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d007      	beq.n	8001f28 <UART_WaitOnFlagUntilTimeout+0x30>
 8001f18:	f7fe fd42 	bl	80009a0 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d21d      	bcs.n	8001f64 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68da      	ldr	r2, [r3, #12]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001f36:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	695a      	ldr	r2, [r3, #20]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f022 0201 	bic.w	r2, r2, #1
 8001f46:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2220      	movs	r2, #32
 8001f4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2220      	movs	r2, #32
 8001f54:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e00f      	b.n	8001f84 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	68ba      	ldr	r2, [r7, #8]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	bf0c      	ite	eq
 8001f74:	2301      	moveq	r3, #1
 8001f76:	2300      	movne	r3, #0
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	79fb      	ldrb	r3, [r7, #7]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d0c3      	beq.n	8001f0a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001f82:	2300      	movs	r3, #0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3710      	adds	r7, #16
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	68da      	ldr	r2, [r3, #12]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	689a      	ldr	r2, [r3, #8]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	695b      	ldr	r3, [r3, #20]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001fc6:	f023 030c 	bic.w	r3, r3, #12
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	6812      	ldr	r2, [r2, #0]
 8001fce:	68b9      	ldr	r1, [r7, #8]
 8001fd0:	430b      	orrs	r3, r1
 8001fd2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	695b      	ldr	r3, [r3, #20]
 8001fda:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	699a      	ldr	r2, [r3, #24]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	430a      	orrs	r2, r1
 8001fe8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a2c      	ldr	r2, [pc, #176]	; (80020a0 <UART_SetConfig+0x114>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d103      	bne.n	8001ffc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001ff4:	f7ff fb56 	bl	80016a4 <HAL_RCC_GetPCLK2Freq>
 8001ff8:	60f8      	str	r0, [r7, #12]
 8001ffa:	e002      	b.n	8002002 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001ffc:	f7ff fb3e 	bl	800167c <HAL_RCC_GetPCLK1Freq>
 8002000:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002002:	68fa      	ldr	r2, [r7, #12]
 8002004:	4613      	mov	r3, r2
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	4413      	add	r3, r2
 800200a:	009a      	lsls	r2, r3, #2
 800200c:	441a      	add	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	fbb2 f3f3 	udiv	r3, r2, r3
 8002018:	4a22      	ldr	r2, [pc, #136]	; (80020a4 <UART_SetConfig+0x118>)
 800201a:	fba2 2303 	umull	r2, r3, r2, r3
 800201e:	095b      	lsrs	r3, r3, #5
 8002020:	0119      	lsls	r1, r3, #4
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	4613      	mov	r3, r2
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	4413      	add	r3, r2
 800202a:	009a      	lsls	r2, r3, #2
 800202c:	441a      	add	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	fbb2 f2f3 	udiv	r2, r2, r3
 8002038:	4b1a      	ldr	r3, [pc, #104]	; (80020a4 <UART_SetConfig+0x118>)
 800203a:	fba3 0302 	umull	r0, r3, r3, r2
 800203e:	095b      	lsrs	r3, r3, #5
 8002040:	2064      	movs	r0, #100	; 0x64
 8002042:	fb00 f303 	mul.w	r3, r0, r3
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	011b      	lsls	r3, r3, #4
 800204a:	3332      	adds	r3, #50	; 0x32
 800204c:	4a15      	ldr	r2, [pc, #84]	; (80020a4 <UART_SetConfig+0x118>)
 800204e:	fba2 2303 	umull	r2, r3, r2, r3
 8002052:	095b      	lsrs	r3, r3, #5
 8002054:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002058:	4419      	add	r1, r3
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	4613      	mov	r3, r2
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	4413      	add	r3, r2
 8002062:	009a      	lsls	r2, r3, #2
 8002064:	441a      	add	r2, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002070:	4b0c      	ldr	r3, [pc, #48]	; (80020a4 <UART_SetConfig+0x118>)
 8002072:	fba3 0302 	umull	r0, r3, r3, r2
 8002076:	095b      	lsrs	r3, r3, #5
 8002078:	2064      	movs	r0, #100	; 0x64
 800207a:	fb00 f303 	mul.w	r3, r0, r3
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	011b      	lsls	r3, r3, #4
 8002082:	3332      	adds	r3, #50	; 0x32
 8002084:	4a07      	ldr	r2, [pc, #28]	; (80020a4 <UART_SetConfig+0x118>)
 8002086:	fba2 2303 	umull	r2, r3, r2, r3
 800208a:	095b      	lsrs	r3, r3, #5
 800208c:	f003 020f 	and.w	r2, r3, #15
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	440a      	add	r2, r1
 8002096:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002098:	bf00      	nop
 800209a:	3710      	adds	r7, #16
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	40013800 	.word	0x40013800
 80020a4:	51eb851f 	.word	0x51eb851f

080020a8 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80020ae:	f3ef 8305 	mrs	r3, IPSR
 80020b2:	60bb      	str	r3, [r7, #8]
  return(result);
 80020b4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10f      	bne.n	80020da <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020ba:	f3ef 8310 	mrs	r3, PRIMASK
 80020be:	607b      	str	r3, [r7, #4]
  return(result);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d109      	bne.n	80020da <osKernelInitialize+0x32>
 80020c6:	4b10      	ldr	r3, [pc, #64]	; (8002108 <osKernelInitialize+0x60>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d109      	bne.n	80020e2 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80020ce:	f3ef 8311 	mrs	r3, BASEPRI
 80020d2:	603b      	str	r3, [r7, #0]
  return(result);
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80020da:	f06f 0305 	mvn.w	r3, #5
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	e00c      	b.n	80020fc <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80020e2:	4b09      	ldr	r3, [pc, #36]	; (8002108 <osKernelInitialize+0x60>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d105      	bne.n	80020f6 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80020ea:	4b07      	ldr	r3, [pc, #28]	; (8002108 <osKernelInitialize+0x60>)
 80020ec:	2201      	movs	r2, #1
 80020ee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80020f0:	2300      	movs	r3, #0
 80020f2:	60fb      	str	r3, [r7, #12]
 80020f4:	e002      	b.n	80020fc <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80020f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80020fa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80020fc:	68fb      	ldr	r3, [r7, #12]
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	bc80      	pop	{r7}
 8002106:	4770      	bx	lr
 8002108:	2000022c 	.word	0x2000022c

0800210c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002112:	f3ef 8305 	mrs	r3, IPSR
 8002116:	60bb      	str	r3, [r7, #8]
  return(result);
 8002118:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800211a:	2b00      	cmp	r3, #0
 800211c:	d10f      	bne.n	800213e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800211e:	f3ef 8310 	mrs	r3, PRIMASK
 8002122:	607b      	str	r3, [r7, #4]
  return(result);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d109      	bne.n	800213e <osKernelStart+0x32>
 800212a:	4b11      	ldr	r3, [pc, #68]	; (8002170 <osKernelStart+0x64>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2b02      	cmp	r3, #2
 8002130:	d109      	bne.n	8002146 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002132:	f3ef 8311 	mrs	r3, BASEPRI
 8002136:	603b      	str	r3, [r7, #0]
  return(result);
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <osKernelStart+0x3a>
    stat = osErrorISR;
 800213e:	f06f 0305 	mvn.w	r3, #5
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	e00e      	b.n	8002164 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8002146:	4b0a      	ldr	r3, [pc, #40]	; (8002170 <osKernelStart+0x64>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d107      	bne.n	800215e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800214e:	4b08      	ldr	r3, [pc, #32]	; (8002170 <osKernelStart+0x64>)
 8002150:	2202      	movs	r2, #2
 8002152:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8002154:	f001 f864 	bl	8003220 <vTaskStartScheduler>
      stat = osOK;
 8002158:	2300      	movs	r3, #0
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	e002      	b.n	8002164 <osKernelStart+0x58>
    } else {
      stat = osError;
 800215e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002162:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8002164:	68fb      	ldr	r3, [r7, #12]
}
 8002166:	4618      	mov	r0, r3
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	2000022c 	.word	0x2000022c

08002174 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002174:	b580      	push	{r7, lr}
 8002176:	b092      	sub	sp, #72	; 0x48
 8002178:	af04      	add	r7, sp, #16
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002180:	2300      	movs	r3, #0
 8002182:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002184:	f3ef 8305 	mrs	r3, IPSR
 8002188:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800218a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 800218c:	2b00      	cmp	r3, #0
 800218e:	f040 8094 	bne.w	80022ba <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002192:	f3ef 8310 	mrs	r3, PRIMASK
 8002196:	623b      	str	r3, [r7, #32]
  return(result);
 8002198:	6a3b      	ldr	r3, [r7, #32]
 800219a:	2b00      	cmp	r3, #0
 800219c:	f040 808d 	bne.w	80022ba <osThreadNew+0x146>
 80021a0:	4b48      	ldr	r3, [pc, #288]	; (80022c4 <osThreadNew+0x150>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d106      	bne.n	80021b6 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80021a8:	f3ef 8311 	mrs	r3, BASEPRI
 80021ac:	61fb      	str	r3, [r7, #28]
  return(result);
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	f040 8082 	bne.w	80022ba <osThreadNew+0x146>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d07e      	beq.n	80022ba <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80021bc:	2380      	movs	r3, #128	; 0x80
 80021be:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 80021c0:	2318      	movs	r3, #24
 80021c2:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 80021c4:	2300      	movs	r3, #0
 80021c6:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 80021c8:	f107 031b 	add.w	r3, r7, #27
 80021cc:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 80021ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021d2:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d045      	beq.n	8002266 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d002      	beq.n	80021e8 <osThreadNew+0x74>
        name = attr->name;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d002      	beq.n	80021f6 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80021f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d008      	beq.n	800220e <osThreadNew+0x9a>
 80021fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021fe:	2b38      	cmp	r3, #56	; 0x38
 8002200:	d805      	bhi.n	800220e <osThreadNew+0x9a>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <osThreadNew+0x9e>
        return (NULL);
 800220e:	2300      	movs	r3, #0
 8002210:	e054      	b.n	80022bc <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d003      	beq.n	8002222 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	089b      	lsrs	r3, r3, #2
 8002220:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00e      	beq.n	8002248 <osThreadNew+0xd4>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	2b5b      	cmp	r3, #91	; 0x5b
 8002230:	d90a      	bls.n	8002248 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002236:	2b00      	cmp	r3, #0
 8002238:	d006      	beq.n	8002248 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d002      	beq.n	8002248 <osThreadNew+0xd4>
        mem = 1;
 8002242:	2301      	movs	r3, #1
 8002244:	62bb      	str	r3, [r7, #40]	; 0x28
 8002246:	e010      	b.n	800226a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d10c      	bne.n	800226a <osThreadNew+0xf6>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d108      	bne.n	800226a <osThreadNew+0xf6>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d104      	bne.n	800226a <osThreadNew+0xf6>
          mem = 0;
 8002260:	2300      	movs	r3, #0
 8002262:	62bb      	str	r3, [r7, #40]	; 0x28
 8002264:	e001      	b.n	800226a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8002266:	2300      	movs	r3, #0
 8002268:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 800226a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800226c:	2b01      	cmp	r3, #1
 800226e:	d110      	bne.n	8002292 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002278:	9202      	str	r2, [sp, #8]
 800227a:	9301      	str	r3, [sp, #4]
 800227c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800227e:	9300      	str	r3, [sp, #0]
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002284:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002286:	68f8      	ldr	r0, [r7, #12]
 8002288:	f000 fe02 	bl	8002e90 <xTaskCreateStatic>
 800228c:	4603      	mov	r3, r0
 800228e:	617b      	str	r3, [r7, #20]
 8002290:	e013      	b.n	80022ba <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8002292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002294:	2b00      	cmp	r3, #0
 8002296:	d110      	bne.n	80022ba <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800229a:	b29a      	uxth	r2, r3
 800229c:	f107 0314 	add.w	r3, r7, #20
 80022a0:	9301      	str	r3, [sp, #4]
 80022a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f000 fe49 	bl	8002f42 <xTaskCreate>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d001      	beq.n	80022ba <osThreadNew+0x146>
          hTask = NULL;
 80022b6:	2300      	movs	r3, #0
 80022b8:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80022ba:	697b      	ldr	r3, [r7, #20]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3738      	adds	r7, #56	; 0x38
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	2000022c 	.word	0x2000022c

080022c8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80022d0:	f3ef 8305 	mrs	r3, IPSR
 80022d4:	613b      	str	r3, [r7, #16]
  return(result);
 80022d6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10f      	bne.n	80022fc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022dc:	f3ef 8310 	mrs	r3, PRIMASK
 80022e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d109      	bne.n	80022fc <osDelay+0x34>
 80022e8:	4b0d      	ldr	r3, [pc, #52]	; (8002320 <osDelay+0x58>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d109      	bne.n	8002304 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80022f0:	f3ef 8311 	mrs	r3, BASEPRI
 80022f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d003      	beq.n	8002304 <osDelay+0x3c>
    stat = osErrorISR;
 80022fc:	f06f 0305 	mvn.w	r3, #5
 8002300:	617b      	str	r3, [r7, #20]
 8002302:	e007      	b.n	8002314 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d002      	beq.n	8002314 <osDelay+0x4c>
      vTaskDelay(ticks);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 ff52 	bl	80031b8 <vTaskDelay>
    }
  }

  return (stat);
 8002314:	697b      	ldr	r3, [r7, #20]
}
 8002316:	4618      	mov	r0, r3
 8002318:	3718      	adds	r7, #24
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	2000022c 	.word	0x2000022c

08002324 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002324:	b480      	push	{r7}
 8002326:	b085      	sub	sp, #20
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4a06      	ldr	r2, [pc, #24]	; (800234c <vApplicationGetIdleTaskMemory+0x28>)
 8002334:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	4a05      	ldr	r2, [pc, #20]	; (8002350 <vApplicationGetIdleTaskMemory+0x2c>)
 800233a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2280      	movs	r2, #128	; 0x80
 8002340:	601a      	str	r2, [r3, #0]
}
 8002342:	bf00      	nop
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	bc80      	pop	{r7}
 800234a:	4770      	bx	lr
 800234c:	20000230 	.word	0x20000230
 8002350:	2000028c 	.word	0x2000028c

08002354 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	4a07      	ldr	r2, [pc, #28]	; (8002380 <vApplicationGetTimerTaskMemory+0x2c>)
 8002364:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	4a06      	ldr	r2, [pc, #24]	; (8002384 <vApplicationGetTimerTaskMemory+0x30>)
 800236a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002372:	601a      	str	r2, [r3, #0]
}
 8002374:	bf00      	nop
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	bc80      	pop	{r7}
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	2000048c 	.word	0x2000048c
 8002384:	200004e8 	.word	0x200004e8

08002388 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f103 0208 	add.w	r2, r3, #8
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80023a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f103 0208 	add.w	r2, r3, #8
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f103 0208 	add.w	r2, r3, #8
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr

080023c6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80023c6:	b480      	push	{r7}
 80023c8:	b083      	sub	sp, #12
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2200      	movs	r2, #0
 80023d2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	bc80      	pop	{r7}
 80023dc:	4770      	bx	lr

080023de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80023de:	b480      	push	{r7}
 80023e0:	b085      	sub	sp, #20
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
 80023e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	683a      	ldr	r2, [r7, #0]
 8002408:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	1c5a      	adds	r2, r3, #1
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	601a      	str	r2, [r3, #0]
}
 800241a:	bf00      	nop
 800241c:	3714      	adds	r7, #20
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr

08002424 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800243a:	d103      	bne.n	8002444 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	691b      	ldr	r3, [r3, #16]
 8002440:	60fb      	str	r3, [r7, #12]
 8002442:	e00c      	b.n	800245e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3308      	adds	r3, #8
 8002448:	60fb      	str	r3, [r7, #12]
 800244a:	e002      	b.n	8002452 <vListInsert+0x2e>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	68ba      	ldr	r2, [r7, #8]
 800245a:	429a      	cmp	r2, r3
 800245c:	d2f6      	bcs.n	800244c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	685a      	ldr	r2, [r3, #4]
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	68fa      	ldr	r2, [r7, #12]
 8002472:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	1c5a      	adds	r2, r3, #1
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	601a      	str	r2, [r3, #0]
}
 800248a:	bf00      	nop
 800248c:	3714      	adds	r7, #20
 800248e:	46bd      	mov	sp, r7
 8002490:	bc80      	pop	{r7}
 8002492:	4770      	bx	lr

08002494 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	691b      	ldr	r3, [r3, #16]
 80024a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6892      	ldr	r2, [r2, #8]
 80024aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	6852      	ldr	r2, [r2, #4]
 80024b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d103      	bne.n	80024c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689a      	ldr	r2, [r3, #8]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	1e5a      	subs	r2, r3, #1
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3714      	adds	r7, #20
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bc80      	pop	{r7}
 80024e4:	4770      	bx	lr
	...

080024e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d109      	bne.n	8002510 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80024fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002500:	f383 8811 	msr	BASEPRI, r3
 8002504:	f3bf 8f6f 	isb	sy
 8002508:	f3bf 8f4f 	dsb	sy
 800250c:	60bb      	str	r3, [r7, #8]
 800250e:	e7fe      	b.n	800250e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002510:	f001 ff9a 	bl	8004448 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800251c:	68f9      	ldr	r1, [r7, #12]
 800251e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002520:	fb01 f303 	mul.w	r3, r1, r3
 8002524:	441a      	add	r2, r3
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2200      	movs	r2, #0
 800252e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002540:	3b01      	subs	r3, #1
 8002542:	68f9      	ldr	r1, [r7, #12]
 8002544:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002546:	fb01 f303 	mul.w	r3, r1, r3
 800254a:	441a      	add	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	22ff      	movs	r2, #255	; 0xff
 8002554:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	22ff      	movs	r2, #255	; 0xff
 800255c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d114      	bne.n	8002590 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d01a      	beq.n	80025a4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	3310      	adds	r3, #16
 8002572:	4618      	mov	r0, r3
 8002574:	f001 f8d8 	bl	8003728 <xTaskRemoveFromEventList>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d012      	beq.n	80025a4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800257e:	4b0d      	ldr	r3, [pc, #52]	; (80025b4 <xQueueGenericReset+0xcc>)
 8002580:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002584:	601a      	str	r2, [r3, #0]
 8002586:	f3bf 8f4f 	dsb	sy
 800258a:	f3bf 8f6f 	isb	sy
 800258e:	e009      	b.n	80025a4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	3310      	adds	r3, #16
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff fef7 	bl	8002388 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	3324      	adds	r3, #36	; 0x24
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff fef2 	bl	8002388 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80025a4:	f001 ff7e 	bl	80044a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80025a8:	2301      	movs	r3, #1
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	e000ed04 	.word	0xe000ed04

080025b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b08e      	sub	sp, #56	; 0x38
 80025bc:	af02      	add	r7, sp, #8
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
 80025c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d109      	bne.n	80025e0 <xQueueGenericCreateStatic+0x28>
 80025cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025d0:	f383 8811 	msr	BASEPRI, r3
 80025d4:	f3bf 8f6f 	isb	sy
 80025d8:	f3bf 8f4f 	dsb	sy
 80025dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80025de:	e7fe      	b.n	80025de <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d109      	bne.n	80025fa <xQueueGenericCreateStatic+0x42>
 80025e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025ea:	f383 8811 	msr	BASEPRI, r3
 80025ee:	f3bf 8f6f 	isb	sy
 80025f2:	f3bf 8f4f 	dsb	sy
 80025f6:	627b      	str	r3, [r7, #36]	; 0x24
 80025f8:	e7fe      	b.n	80025f8 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d002      	beq.n	8002606 <xQueueGenericCreateStatic+0x4e>
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <xQueueGenericCreateStatic+0x52>
 8002606:	2301      	movs	r3, #1
 8002608:	e000      	b.n	800260c <xQueueGenericCreateStatic+0x54>
 800260a:	2300      	movs	r3, #0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d109      	bne.n	8002624 <xQueueGenericCreateStatic+0x6c>
 8002610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002614:	f383 8811 	msr	BASEPRI, r3
 8002618:	f3bf 8f6f 	isb	sy
 800261c:	f3bf 8f4f 	dsb	sy
 8002620:	623b      	str	r3, [r7, #32]
 8002622:	e7fe      	b.n	8002622 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d102      	bne.n	8002630 <xQueueGenericCreateStatic+0x78>
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d101      	bne.n	8002634 <xQueueGenericCreateStatic+0x7c>
 8002630:	2301      	movs	r3, #1
 8002632:	e000      	b.n	8002636 <xQueueGenericCreateStatic+0x7e>
 8002634:	2300      	movs	r3, #0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d109      	bne.n	800264e <xQueueGenericCreateStatic+0x96>
 800263a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800263e:	f383 8811 	msr	BASEPRI, r3
 8002642:	f3bf 8f6f 	isb	sy
 8002646:	f3bf 8f4f 	dsb	sy
 800264a:	61fb      	str	r3, [r7, #28]
 800264c:	e7fe      	b.n	800264c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800264e:	2350      	movs	r3, #80	; 0x50
 8002650:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	2b50      	cmp	r3, #80	; 0x50
 8002656:	d009      	beq.n	800266c <xQueueGenericCreateStatic+0xb4>
 8002658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800265c:	f383 8811 	msr	BASEPRI, r3
 8002660:	f3bf 8f6f 	isb	sy
 8002664:	f3bf 8f4f 	dsb	sy
 8002668:	61bb      	str	r3, [r7, #24]
 800266a:	e7fe      	b.n	800266a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00d      	beq.n	8002692 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002678:	2201      	movs	r2, #1
 800267a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800267e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	4613      	mov	r3, r2
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	68b9      	ldr	r1, [r7, #8]
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f000 f805 	bl	800269c <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002694:	4618      	mov	r0, r3
 8002696:	3730      	adds	r7, #48	; 0x30
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
 80026a8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d103      	bne.n	80026b8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	e002      	b.n	80026be <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	68fa      	ldr	r2, [r7, #12]
 80026c2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	68ba      	ldr	r2, [r7, #8]
 80026c8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80026ca:	2101      	movs	r1, #1
 80026cc:	69b8      	ldr	r0, [r7, #24]
 80026ce:	f7ff ff0b 	bl	80024e8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	78fa      	ldrb	r2, [r7, #3]
 80026d6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80026da:	bf00      	nop
 80026dc:	3710      	adds	r7, #16
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
	...

080026e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b08e      	sub	sp, #56	; 0x38
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
 80026f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80026f2:	2300      	movs	r3, #0
 80026f4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80026fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d109      	bne.n	8002714 <xQueueGenericSend+0x30>
 8002700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002704:	f383 8811 	msr	BASEPRI, r3
 8002708:	f3bf 8f6f 	isb	sy
 800270c:	f3bf 8f4f 	dsb	sy
 8002710:	62bb      	str	r3, [r7, #40]	; 0x28
 8002712:	e7fe      	b.n	8002712 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d103      	bne.n	8002722 <xQueueGenericSend+0x3e>
 800271a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800271c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271e:	2b00      	cmp	r3, #0
 8002720:	d101      	bne.n	8002726 <xQueueGenericSend+0x42>
 8002722:	2301      	movs	r3, #1
 8002724:	e000      	b.n	8002728 <xQueueGenericSend+0x44>
 8002726:	2300      	movs	r3, #0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d109      	bne.n	8002740 <xQueueGenericSend+0x5c>
 800272c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002730:	f383 8811 	msr	BASEPRI, r3
 8002734:	f3bf 8f6f 	isb	sy
 8002738:	f3bf 8f4f 	dsb	sy
 800273c:	627b      	str	r3, [r7, #36]	; 0x24
 800273e:	e7fe      	b.n	800273e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	2b02      	cmp	r3, #2
 8002744:	d103      	bne.n	800274e <xQueueGenericSend+0x6a>
 8002746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800274a:	2b01      	cmp	r3, #1
 800274c:	d101      	bne.n	8002752 <xQueueGenericSend+0x6e>
 800274e:	2301      	movs	r3, #1
 8002750:	e000      	b.n	8002754 <xQueueGenericSend+0x70>
 8002752:	2300      	movs	r3, #0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d109      	bne.n	800276c <xQueueGenericSend+0x88>
 8002758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800275c:	f383 8811 	msr	BASEPRI, r3
 8002760:	f3bf 8f6f 	isb	sy
 8002764:	f3bf 8f4f 	dsb	sy
 8002768:	623b      	str	r3, [r7, #32]
 800276a:	e7fe      	b.n	800276a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800276c:	f001 f996 	bl	8003a9c <xTaskGetSchedulerState>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d102      	bne.n	800277c <xQueueGenericSend+0x98>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d101      	bne.n	8002780 <xQueueGenericSend+0x9c>
 800277c:	2301      	movs	r3, #1
 800277e:	e000      	b.n	8002782 <xQueueGenericSend+0x9e>
 8002780:	2300      	movs	r3, #0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d109      	bne.n	800279a <xQueueGenericSend+0xb6>
 8002786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800278a:	f383 8811 	msr	BASEPRI, r3
 800278e:	f3bf 8f6f 	isb	sy
 8002792:	f3bf 8f4f 	dsb	sy
 8002796:	61fb      	str	r3, [r7, #28]
 8002798:	e7fe      	b.n	8002798 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800279a:	f001 fe55 	bl	8004448 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800279e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d302      	bcc.n	80027b0 <xQueueGenericSend+0xcc>
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d129      	bne.n	8002804 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	68b9      	ldr	r1, [r7, #8]
 80027b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80027b6:	f000 f9ff 	bl	8002bb8 <prvCopyDataToQueue>
 80027ba:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80027bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d010      	beq.n	80027e6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80027c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027c6:	3324      	adds	r3, #36	; 0x24
 80027c8:	4618      	mov	r0, r3
 80027ca:	f000 ffad 	bl	8003728 <xTaskRemoveFromEventList>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d013      	beq.n	80027fc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80027d4:	4b3f      	ldr	r3, [pc, #252]	; (80028d4 <xQueueGenericSend+0x1f0>)
 80027d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	f3bf 8f4f 	dsb	sy
 80027e0:	f3bf 8f6f 	isb	sy
 80027e4:	e00a      	b.n	80027fc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80027e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d007      	beq.n	80027fc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80027ec:	4b39      	ldr	r3, [pc, #228]	; (80028d4 <xQueueGenericSend+0x1f0>)
 80027ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027f2:	601a      	str	r2, [r3, #0]
 80027f4:	f3bf 8f4f 	dsb	sy
 80027f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80027fc:	f001 fe52 	bl	80044a4 <vPortExitCritical>
				return pdPASS;
 8002800:	2301      	movs	r3, #1
 8002802:	e063      	b.n	80028cc <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d103      	bne.n	8002812 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800280a:	f001 fe4b 	bl	80044a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800280e:	2300      	movs	r3, #0
 8002810:	e05c      	b.n	80028cc <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002814:	2b00      	cmp	r3, #0
 8002816:	d106      	bne.n	8002826 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002818:	f107 0314 	add.w	r3, r7, #20
 800281c:	4618      	mov	r0, r3
 800281e:	f000 ffe5 	bl	80037ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002822:	2301      	movs	r3, #1
 8002824:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002826:	f001 fe3d 	bl	80044a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800282a:	f000 fd5d 	bl	80032e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800282e:	f001 fe0b 	bl	8004448 <vPortEnterCritical>
 8002832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002834:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002838:	b25b      	sxtb	r3, r3
 800283a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800283e:	d103      	bne.n	8002848 <xQueueGenericSend+0x164>
 8002840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002842:	2200      	movs	r2, #0
 8002844:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800284a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800284e:	b25b      	sxtb	r3, r3
 8002850:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002854:	d103      	bne.n	800285e <xQueueGenericSend+0x17a>
 8002856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002858:	2200      	movs	r2, #0
 800285a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800285e:	f001 fe21 	bl	80044a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002862:	1d3a      	adds	r2, r7, #4
 8002864:	f107 0314 	add.w	r3, r7, #20
 8002868:	4611      	mov	r1, r2
 800286a:	4618      	mov	r0, r3
 800286c:	f000 ffd4 	bl	8003818 <xTaskCheckForTimeOut>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d124      	bne.n	80028c0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002876:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002878:	f000 fa96 	bl	8002da8 <prvIsQueueFull>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d018      	beq.n	80028b4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002884:	3310      	adds	r3, #16
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	4611      	mov	r1, r2
 800288a:	4618      	mov	r0, r3
 800288c:	f000 fefe 	bl	800368c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002890:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002892:	f000 fa21 	bl	8002cd8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002896:	f000 fd35 	bl	8003304 <xTaskResumeAll>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	f47f af7c 	bne.w	800279a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80028a2:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <xQueueGenericSend+0x1f0>)
 80028a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	f3bf 8f4f 	dsb	sy
 80028ae:	f3bf 8f6f 	isb	sy
 80028b2:	e772      	b.n	800279a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80028b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028b6:	f000 fa0f 	bl	8002cd8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80028ba:	f000 fd23 	bl	8003304 <xTaskResumeAll>
 80028be:	e76c      	b.n	800279a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80028c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028c2:	f000 fa09 	bl	8002cd8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80028c6:	f000 fd1d 	bl	8003304 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80028ca:	2300      	movs	r3, #0
		}
	}
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3738      	adds	r7, #56	; 0x38
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	e000ed04 	.word	0xe000ed04

080028d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b08e      	sub	sp, #56	; 0x38
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
 80028e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80028ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d109      	bne.n	8002904 <xQueueGenericSendFromISR+0x2c>
 80028f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f4:	f383 8811 	msr	BASEPRI, r3
 80028f8:	f3bf 8f6f 	isb	sy
 80028fc:	f3bf 8f4f 	dsb	sy
 8002900:	627b      	str	r3, [r7, #36]	; 0x24
 8002902:	e7fe      	b.n	8002902 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d103      	bne.n	8002912 <xQueueGenericSendFromISR+0x3a>
 800290a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800290c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290e:	2b00      	cmp	r3, #0
 8002910:	d101      	bne.n	8002916 <xQueueGenericSendFromISR+0x3e>
 8002912:	2301      	movs	r3, #1
 8002914:	e000      	b.n	8002918 <xQueueGenericSendFromISR+0x40>
 8002916:	2300      	movs	r3, #0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d109      	bne.n	8002930 <xQueueGenericSendFromISR+0x58>
 800291c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002920:	f383 8811 	msr	BASEPRI, r3
 8002924:	f3bf 8f6f 	isb	sy
 8002928:	f3bf 8f4f 	dsb	sy
 800292c:	623b      	str	r3, [r7, #32]
 800292e:	e7fe      	b.n	800292e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	2b02      	cmp	r3, #2
 8002934:	d103      	bne.n	800293e <xQueueGenericSendFromISR+0x66>
 8002936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800293a:	2b01      	cmp	r3, #1
 800293c:	d101      	bne.n	8002942 <xQueueGenericSendFromISR+0x6a>
 800293e:	2301      	movs	r3, #1
 8002940:	e000      	b.n	8002944 <xQueueGenericSendFromISR+0x6c>
 8002942:	2300      	movs	r3, #0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d109      	bne.n	800295c <xQueueGenericSendFromISR+0x84>
 8002948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800294c:	f383 8811 	msr	BASEPRI, r3
 8002950:	f3bf 8f6f 	isb	sy
 8002954:	f3bf 8f4f 	dsb	sy
 8002958:	61fb      	str	r3, [r7, #28]
 800295a:	e7fe      	b.n	800295a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800295c:	f001 fe2e 	bl	80045bc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002960:	f3ef 8211 	mrs	r2, BASEPRI
 8002964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002968:	f383 8811 	msr	BASEPRI, r3
 800296c:	f3bf 8f6f 	isb	sy
 8002970:	f3bf 8f4f 	dsb	sy
 8002974:	61ba      	str	r2, [r7, #24]
 8002976:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002978:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800297a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800297c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800297e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002984:	429a      	cmp	r2, r3
 8002986:	d302      	bcc.n	800298e <xQueueGenericSendFromISR+0xb6>
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	2b02      	cmp	r3, #2
 800298c:	d12c      	bne.n	80029e8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800298e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002990:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002994:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002998:	683a      	ldr	r2, [r7, #0]
 800299a:	68b9      	ldr	r1, [r7, #8]
 800299c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800299e:	f000 f90b 	bl	8002bb8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80029a2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80029a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029aa:	d112      	bne.n	80029d2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80029ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d016      	beq.n	80029e2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80029b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029b6:	3324      	adds	r3, #36	; 0x24
 80029b8:	4618      	mov	r0, r3
 80029ba:	f000 feb5 	bl	8003728 <xTaskRemoveFromEventList>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d00e      	beq.n	80029e2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00b      	beq.n	80029e2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	e007      	b.n	80029e2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80029d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80029d6:	3301      	adds	r3, #1
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	b25a      	sxtb	r2, r3
 80029dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80029e2:	2301      	movs	r3, #1
 80029e4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80029e6:	e001      	b.n	80029ec <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80029e8:	2300      	movs	r3, #0
 80029ea:	637b      	str	r3, [r7, #52]	; 0x34
 80029ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ee:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80029f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3738      	adds	r7, #56	; 0x38
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08c      	sub	sp, #48	; 0x30
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d109      	bne.n	8002a2e <xQueueReceive+0x2e>
	__asm volatile
 8002a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a1e:	f383 8811 	msr	BASEPRI, r3
 8002a22:	f3bf 8f6f 	isb	sy
 8002a26:	f3bf 8f4f 	dsb	sy
 8002a2a:	623b      	str	r3, [r7, #32]
 8002a2c:	e7fe      	b.n	8002a2c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d103      	bne.n	8002a3c <xQueueReceive+0x3c>
 8002a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d101      	bne.n	8002a40 <xQueueReceive+0x40>
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e000      	b.n	8002a42 <xQueueReceive+0x42>
 8002a40:	2300      	movs	r3, #0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d109      	bne.n	8002a5a <xQueueReceive+0x5a>
 8002a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a4a:	f383 8811 	msr	BASEPRI, r3
 8002a4e:	f3bf 8f6f 	isb	sy
 8002a52:	f3bf 8f4f 	dsb	sy
 8002a56:	61fb      	str	r3, [r7, #28]
 8002a58:	e7fe      	b.n	8002a58 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002a5a:	f001 f81f 	bl	8003a9c <xTaskGetSchedulerState>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d102      	bne.n	8002a6a <xQueueReceive+0x6a>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <xQueueReceive+0x6e>
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e000      	b.n	8002a70 <xQueueReceive+0x70>
 8002a6e:	2300      	movs	r3, #0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d109      	bne.n	8002a88 <xQueueReceive+0x88>
 8002a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a78:	f383 8811 	msr	BASEPRI, r3
 8002a7c:	f3bf 8f6f 	isb	sy
 8002a80:	f3bf 8f4f 	dsb	sy
 8002a84:	61bb      	str	r3, [r7, #24]
 8002a86:	e7fe      	b.n	8002a86 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002a88:	f001 fcde 	bl	8004448 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a90:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01f      	beq.n	8002ad8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002a98:	68b9      	ldr	r1, [r7, #8]
 8002a9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a9c:	f000 f8f6 	bl	8002c8c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa2:	1e5a      	subs	r2, r3, #1
 8002aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aa6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aaa:	691b      	ldr	r3, [r3, #16]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00f      	beq.n	8002ad0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ab2:	3310      	adds	r3, #16
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f000 fe37 	bl	8003728 <xTaskRemoveFromEventList>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d007      	beq.n	8002ad0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002ac0:	4b3c      	ldr	r3, [pc, #240]	; (8002bb4 <xQueueReceive+0x1b4>)
 8002ac2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	f3bf 8f4f 	dsb	sy
 8002acc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002ad0:	f001 fce8 	bl	80044a4 <vPortExitCritical>
				return pdPASS;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e069      	b.n	8002bac <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d103      	bne.n	8002ae6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002ade:	f001 fce1 	bl	80044a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	e062      	b.n	8002bac <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d106      	bne.n	8002afa <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002aec:	f107 0310 	add.w	r3, r7, #16
 8002af0:	4618      	mov	r0, r3
 8002af2:	f000 fe7b 	bl	80037ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002af6:	2301      	movs	r3, #1
 8002af8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002afa:	f001 fcd3 	bl	80044a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002afe:	f000 fbf3 	bl	80032e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002b02:	f001 fca1 	bl	8004448 <vPortEnterCritical>
 8002b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b0c:	b25b      	sxtb	r3, r3
 8002b0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b12:	d103      	bne.n	8002b1c <xQueueReceive+0x11c>
 8002b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b22:	b25b      	sxtb	r3, r3
 8002b24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b28:	d103      	bne.n	8002b32 <xQueueReceive+0x132>
 8002b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b32:	f001 fcb7 	bl	80044a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002b36:	1d3a      	adds	r2, r7, #4
 8002b38:	f107 0310 	add.w	r3, r7, #16
 8002b3c:	4611      	mov	r1, r2
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f000 fe6a 	bl	8003818 <xTaskCheckForTimeOut>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d123      	bne.n	8002b92 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b4c:	f000 f916 	bl	8002d7c <prvIsQueueEmpty>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d017      	beq.n	8002b86 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b58:	3324      	adds	r3, #36	; 0x24
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	4611      	mov	r1, r2
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f000 fd94 	bl	800368c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002b64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b66:	f000 f8b7 	bl	8002cd8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002b6a:	f000 fbcb 	bl	8003304 <xTaskResumeAll>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d189      	bne.n	8002a88 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8002b74:	4b0f      	ldr	r3, [pc, #60]	; (8002bb4 <xQueueReceive+0x1b4>)
 8002b76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	f3bf 8f4f 	dsb	sy
 8002b80:	f3bf 8f6f 	isb	sy
 8002b84:	e780      	b.n	8002a88 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002b86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b88:	f000 f8a6 	bl	8002cd8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002b8c:	f000 fbba 	bl	8003304 <xTaskResumeAll>
 8002b90:	e77a      	b.n	8002a88 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002b92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b94:	f000 f8a0 	bl	8002cd8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002b98:	f000 fbb4 	bl	8003304 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b9e:	f000 f8ed 	bl	8002d7c <prvIsQueueEmpty>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	f43f af6f 	beq.w	8002a88 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002baa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3730      	adds	r7, #48	; 0x30
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	e000ed04 	.word	0xe000ed04

08002bb8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b086      	sub	sp, #24
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	60b9      	str	r1, [r7, #8]
 8002bc2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bcc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d10d      	bne.n	8002bf2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d14d      	bne.n	8002c7a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f000 ff78 	bl	8003ad8 <xTaskPriorityDisinherit>
 8002be8:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2200      	movs	r2, #0
 8002bee:	605a      	str	r2, [r3, #4]
 8002bf0:	e043      	b.n	8002c7a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d119      	bne.n	8002c2c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6898      	ldr	r0, [r3, #8]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c00:	461a      	mov	r2, r3
 8002c02:	68b9      	ldr	r1, [r7, #8]
 8002c04:	f001 ff18 	bl	8004a38 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	689a      	ldr	r2, [r3, #8]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c10:	441a      	add	r2, r3
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	689a      	ldr	r2, [r3, #8]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d32b      	bcc.n	8002c7a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	609a      	str	r2, [r3, #8]
 8002c2a:	e026      	b.n	8002c7a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	68d8      	ldr	r0, [r3, #12]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c34:	461a      	mov	r2, r3
 8002c36:	68b9      	ldr	r1, [r7, #8]
 8002c38:	f001 fefe 	bl	8004a38 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	68da      	ldr	r2, [r3, #12]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c44:	425b      	negs	r3, r3
 8002c46:	441a      	add	r2, r3
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	68da      	ldr	r2, [r3, #12]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d207      	bcs.n	8002c68 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	685a      	ldr	r2, [r3, #4]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	425b      	negs	r3, r3
 8002c62:	441a      	add	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d105      	bne.n	8002c7a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d002      	beq.n	8002c7a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1c5a      	adds	r2, r3, #1
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002c82:	697b      	ldr	r3, [r7, #20]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d018      	beq.n	8002cd0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68da      	ldr	r2, [r3, #12]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca6:	441a      	add	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	68da      	ldr	r2, [r3, #12]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d303      	bcc.n	8002cc0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	68d9      	ldr	r1, [r3, #12]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc8:	461a      	mov	r2, r3
 8002cca:	6838      	ldr	r0, [r7, #0]
 8002ccc:	f001 feb4 	bl	8004a38 <memcpy>
	}
}
 8002cd0:	bf00      	nop
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002ce0:	f001 fbb2 	bl	8004448 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002cea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002cec:	e011      	b.n	8002d12 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d012      	beq.n	8002d1c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	3324      	adds	r3, #36	; 0x24
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f000 fd14 	bl	8003728 <xTaskRemoveFromEventList>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002d06:	f000 fde7 	bl	80038d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002d0a:	7bfb      	ldrb	r3, [r7, #15]
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002d12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	dce9      	bgt.n	8002cee <prvUnlockQueue+0x16>
 8002d1a:	e000      	b.n	8002d1e <prvUnlockQueue+0x46>
					break;
 8002d1c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	22ff      	movs	r2, #255	; 0xff
 8002d22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002d26:	f001 fbbd 	bl	80044a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002d2a:	f001 fb8d 	bl	8004448 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d34:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d36:	e011      	b.n	8002d5c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d012      	beq.n	8002d66 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	3310      	adds	r3, #16
 8002d44:	4618      	mov	r0, r3
 8002d46:	f000 fcef 	bl	8003728 <xTaskRemoveFromEventList>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002d50:	f000 fdc2 	bl	80038d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002d54:	7bbb      	ldrb	r3, [r7, #14]
 8002d56:	3b01      	subs	r3, #1
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	dce9      	bgt.n	8002d38 <prvUnlockQueue+0x60>
 8002d64:	e000      	b.n	8002d68 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002d66:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	22ff      	movs	r2, #255	; 0xff
 8002d6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002d70:	f001 fb98 	bl	80044a4 <vPortExitCritical>
}
 8002d74:	bf00      	nop
 8002d76:	3710      	adds	r7, #16
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002d84:	f001 fb60 	bl	8004448 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d102      	bne.n	8002d96 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002d90:	2301      	movs	r3, #1
 8002d92:	60fb      	str	r3, [r7, #12]
 8002d94:	e001      	b.n	8002d9a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002d96:	2300      	movs	r3, #0
 8002d98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002d9a:	f001 fb83 	bl	80044a4 <vPortExitCritical>

	return xReturn;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002db0:	f001 fb4a 	bl	8004448 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d102      	bne.n	8002dc6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	e001      	b.n	8002dca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002dca:	f001 fb6b 	bl	80044a4 <vPortExitCritical>

	return xReturn;
 8002dce:	68fb      	ldr	r3, [r7, #12]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002de2:	2300      	movs	r3, #0
 8002de4:	60fb      	str	r3, [r7, #12]
 8002de6:	e014      	b.n	8002e12 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002de8:	4a0e      	ldr	r2, [pc, #56]	; (8002e24 <vQueueAddToRegistry+0x4c>)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d10b      	bne.n	8002e0c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002df4:	490b      	ldr	r1, [pc, #44]	; (8002e24 <vQueueAddToRegistry+0x4c>)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	683a      	ldr	r2, [r7, #0]
 8002dfa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002dfe:	4a09      	ldr	r2, [pc, #36]	; (8002e24 <vQueueAddToRegistry+0x4c>)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	00db      	lsls	r3, r3, #3
 8002e04:	4413      	add	r3, r2
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002e0a:	e005      	b.n	8002e18 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2b07      	cmp	r3, #7
 8002e16:	d9e7      	bls.n	8002de8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002e18:	bf00      	nop
 8002e1a:	3714      	adds	r7, #20
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bc80      	pop	{r7}
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	20001c54 	.word	0x20001c54

08002e28 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002e38:	f001 fb06 	bl	8004448 <vPortEnterCritical>
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e42:	b25b      	sxtb	r3, r3
 8002e44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e48:	d103      	bne.n	8002e52 <vQueueWaitForMessageRestricted+0x2a>
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e58:	b25b      	sxtb	r3, r3
 8002e5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e5e:	d103      	bne.n	8002e68 <vQueueWaitForMessageRestricted+0x40>
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e68:	f001 fb1c 	bl	80044a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d106      	bne.n	8002e82 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	3324      	adds	r3, #36	; 0x24
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	68b9      	ldr	r1, [r7, #8]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f000 fc29 	bl	80036d4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002e82:	6978      	ldr	r0, [r7, #20]
 8002e84:	f7ff ff28 	bl	8002cd8 <prvUnlockQueue>
	}
 8002e88:	bf00      	nop
 8002e8a:	3718      	adds	r7, #24
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b08e      	sub	sp, #56	; 0x38
 8002e94:	af04      	add	r7, sp, #16
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
 8002e9c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d109      	bne.n	8002eb8 <xTaskCreateStatic+0x28>
 8002ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea8:	f383 8811 	msr	BASEPRI, r3
 8002eac:	f3bf 8f6f 	isb	sy
 8002eb0:	f3bf 8f4f 	dsb	sy
 8002eb4:	623b      	str	r3, [r7, #32]
 8002eb6:	e7fe      	b.n	8002eb6 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8002eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d109      	bne.n	8002ed2 <xTaskCreateStatic+0x42>
 8002ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ec2:	f383 8811 	msr	BASEPRI, r3
 8002ec6:	f3bf 8f6f 	isb	sy
 8002eca:	f3bf 8f4f 	dsb	sy
 8002ece:	61fb      	str	r3, [r7, #28]
 8002ed0:	e7fe      	b.n	8002ed0 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002ed2:	235c      	movs	r3, #92	; 0x5c
 8002ed4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	2b5c      	cmp	r3, #92	; 0x5c
 8002eda:	d009      	beq.n	8002ef0 <xTaskCreateStatic+0x60>
 8002edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ee0:	f383 8811 	msr	BASEPRI, r3
 8002ee4:	f3bf 8f6f 	isb	sy
 8002ee8:	f3bf 8f4f 	dsb	sy
 8002eec:	61bb      	str	r3, [r7, #24]
 8002eee:	e7fe      	b.n	8002eee <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d01e      	beq.n	8002f34 <xTaskCreateStatic+0xa4>
 8002ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d01b      	beq.n	8002f34 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002efe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f04:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f08:	2202      	movs	r2, #2
 8002f0a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002f0e:	2300      	movs	r3, #0
 8002f10:	9303      	str	r3, [sp, #12]
 8002f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f14:	9302      	str	r3, [sp, #8]
 8002f16:	f107 0314 	add.w	r3, r7, #20
 8002f1a:	9301      	str	r3, [sp, #4]
 8002f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	68b9      	ldr	r1, [r7, #8]
 8002f26:	68f8      	ldr	r0, [r7, #12]
 8002f28:	f000 f850 	bl	8002fcc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002f2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f2e:	f000 f8d3 	bl	80030d8 <prvAddNewTaskToReadyList>
 8002f32:	e001      	b.n	8002f38 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8002f34:	2300      	movs	r3, #0
 8002f36:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002f38:	697b      	ldr	r3, [r7, #20]
	}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3728      	adds	r7, #40	; 0x28
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b08c      	sub	sp, #48	; 0x30
 8002f46:	af04      	add	r7, sp, #16
 8002f48:	60f8      	str	r0, [r7, #12]
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	603b      	str	r3, [r7, #0]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f52:	88fb      	ldrh	r3, [r7, #6]
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	4618      	mov	r0, r3
 8002f58:	f001 fb6c 	bl	8004634 <pvPortMalloc>
 8002f5c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00e      	beq.n	8002f82 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002f64:	205c      	movs	r0, #92	; 0x5c
 8002f66:	f001 fb65 	bl	8004634 <pvPortMalloc>
 8002f6a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d003      	beq.n	8002f7a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	631a      	str	r2, [r3, #48]	; 0x30
 8002f78:	e005      	b.n	8002f86 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002f7a:	6978      	ldr	r0, [r7, #20]
 8002f7c:	f001 fc1c 	bl	80047b8 <vPortFree>
 8002f80:	e001      	b.n	8002f86 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002f82:	2300      	movs	r3, #0
 8002f84:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d017      	beq.n	8002fbc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002f94:	88fa      	ldrh	r2, [r7, #6]
 8002f96:	2300      	movs	r3, #0
 8002f98:	9303      	str	r3, [sp, #12]
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	9302      	str	r3, [sp, #8]
 8002f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fa0:	9301      	str	r3, [sp, #4]
 8002fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fa4:	9300      	str	r3, [sp, #0]
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	68b9      	ldr	r1, [r7, #8]
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f000 f80e 	bl	8002fcc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002fb0:	69f8      	ldr	r0, [r7, #28]
 8002fb2:	f000 f891 	bl	80030d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	61bb      	str	r3, [r7, #24]
 8002fba:	e002      	b.n	8002fc2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002fbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002fc0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002fc2:	69bb      	ldr	r3, [r7, #24]
	}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3720      	adds	r7, #32
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b088      	sub	sp, #32
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
 8002fd8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fdc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	21a5      	movs	r1, #165	; 0xa5
 8002fe6:	f001 fd32 	bl	8004a4e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002ff4:	3b01      	subs	r3, #1
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4413      	add	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	f023 0307 	bic.w	r3, r3, #7
 8003002:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	2b00      	cmp	r3, #0
 800300c:	d009      	beq.n	8003022 <prvInitialiseNewTask+0x56>
 800300e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003012:	f383 8811 	msr	BASEPRI, r3
 8003016:	f3bf 8f6f 	isb	sy
 800301a:	f3bf 8f4f 	dsb	sy
 800301e:	617b      	str	r3, [r7, #20]
 8003020:	e7fe      	b.n	8003020 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003022:	2300      	movs	r3, #0
 8003024:	61fb      	str	r3, [r7, #28]
 8003026:	e012      	b.n	800304e <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003028:	68ba      	ldr	r2, [r7, #8]
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	4413      	add	r3, r2
 800302e:	7819      	ldrb	r1, [r3, #0]
 8003030:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	4413      	add	r3, r2
 8003036:	3334      	adds	r3, #52	; 0x34
 8003038:	460a      	mov	r2, r1
 800303a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800303c:	68ba      	ldr	r2, [r7, #8]
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	4413      	add	r3, r2
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d006      	beq.n	8003056 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	3301      	adds	r3, #1
 800304c:	61fb      	str	r3, [r7, #28]
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	2b0f      	cmp	r3, #15
 8003052:	d9e9      	bls.n	8003028 <prvInitialiseNewTask+0x5c>
 8003054:	e000      	b.n	8003058 <prvInitialiseNewTask+0x8c>
		{
			break;
 8003056:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800305a:	2200      	movs	r2, #0
 800305c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003062:	2b37      	cmp	r3, #55	; 0x37
 8003064:	d901      	bls.n	800306a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003066:	2337      	movs	r3, #55	; 0x37
 8003068:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800306a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800306c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800306e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003072:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003074:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003078:	2200      	movs	r2, #0
 800307a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800307c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800307e:	3304      	adds	r3, #4
 8003080:	4618      	mov	r0, r3
 8003082:	f7ff f9a0 	bl	80023c6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003088:	3318      	adds	r3, #24
 800308a:	4618      	mov	r0, r3
 800308c:	f7ff f99b 	bl	80023c6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003092:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003094:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003098:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800309c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800309e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80030a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030a4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80030a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a8:	2200      	movs	r2, #0
 80030aa:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80030ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80030b4:	683a      	ldr	r2, [r7, #0]
 80030b6:	68f9      	ldr	r1, [r7, #12]
 80030b8:	69b8      	ldr	r0, [r7, #24]
 80030ba:	f001 f8d7 	bl	800426c <pxPortInitialiseStack>
 80030be:	4602      	mov	r2, r0
 80030c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030c2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80030c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d002      	beq.n	80030d0 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80030ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030ce:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80030d0:	bf00      	nop
 80030d2:	3720      	adds	r7, #32
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80030e0:	f001 f9b2 	bl	8004448 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80030e4:	4b2d      	ldr	r3, [pc, #180]	; (800319c <prvAddNewTaskToReadyList+0xc4>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	3301      	adds	r3, #1
 80030ea:	4a2c      	ldr	r2, [pc, #176]	; (800319c <prvAddNewTaskToReadyList+0xc4>)
 80030ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80030ee:	4b2c      	ldr	r3, [pc, #176]	; (80031a0 <prvAddNewTaskToReadyList+0xc8>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d109      	bne.n	800310a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80030f6:	4a2a      	ldr	r2, [pc, #168]	; (80031a0 <prvAddNewTaskToReadyList+0xc8>)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80030fc:	4b27      	ldr	r3, [pc, #156]	; (800319c <prvAddNewTaskToReadyList+0xc4>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d110      	bne.n	8003126 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003104:	f000 fc0c 	bl	8003920 <prvInitialiseTaskLists>
 8003108:	e00d      	b.n	8003126 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800310a:	4b26      	ldr	r3, [pc, #152]	; (80031a4 <prvAddNewTaskToReadyList+0xcc>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d109      	bne.n	8003126 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003112:	4b23      	ldr	r3, [pc, #140]	; (80031a0 <prvAddNewTaskToReadyList+0xc8>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311c:	429a      	cmp	r2, r3
 800311e:	d802      	bhi.n	8003126 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003120:	4a1f      	ldr	r2, [pc, #124]	; (80031a0 <prvAddNewTaskToReadyList+0xc8>)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003126:	4b20      	ldr	r3, [pc, #128]	; (80031a8 <prvAddNewTaskToReadyList+0xd0>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	3301      	adds	r3, #1
 800312c:	4a1e      	ldr	r2, [pc, #120]	; (80031a8 <prvAddNewTaskToReadyList+0xd0>)
 800312e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003130:	4b1d      	ldr	r3, [pc, #116]	; (80031a8 <prvAddNewTaskToReadyList+0xd0>)
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800313c:	4b1b      	ldr	r3, [pc, #108]	; (80031ac <prvAddNewTaskToReadyList+0xd4>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	429a      	cmp	r2, r3
 8003142:	d903      	bls.n	800314c <prvAddNewTaskToReadyList+0x74>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003148:	4a18      	ldr	r2, [pc, #96]	; (80031ac <prvAddNewTaskToReadyList+0xd4>)
 800314a:	6013      	str	r3, [r2, #0]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003150:	4613      	mov	r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	4413      	add	r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4a15      	ldr	r2, [pc, #84]	; (80031b0 <prvAddNewTaskToReadyList+0xd8>)
 800315a:	441a      	add	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	3304      	adds	r3, #4
 8003160:	4619      	mov	r1, r3
 8003162:	4610      	mov	r0, r2
 8003164:	f7ff f93b 	bl	80023de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003168:	f001 f99c 	bl	80044a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800316c:	4b0d      	ldr	r3, [pc, #52]	; (80031a4 <prvAddNewTaskToReadyList+0xcc>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00e      	beq.n	8003192 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003174:	4b0a      	ldr	r3, [pc, #40]	; (80031a0 <prvAddNewTaskToReadyList+0xc8>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317e:	429a      	cmp	r2, r3
 8003180:	d207      	bcs.n	8003192 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003182:	4b0c      	ldr	r3, [pc, #48]	; (80031b4 <prvAddNewTaskToReadyList+0xdc>)
 8003184:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003188:	601a      	str	r2, [r3, #0]
 800318a:	f3bf 8f4f 	dsb	sy
 800318e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003192:	bf00      	nop
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	20000dbc 	.word	0x20000dbc
 80031a0:	200008e8 	.word	0x200008e8
 80031a4:	20000dc8 	.word	0x20000dc8
 80031a8:	20000dd8 	.word	0x20000dd8
 80031ac:	20000dc4 	.word	0x20000dc4
 80031b0:	200008ec 	.word	0x200008ec
 80031b4:	e000ed04 	.word	0xe000ed04

080031b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d016      	beq.n	80031f8 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80031ca:	4b13      	ldr	r3, [pc, #76]	; (8003218 <vTaskDelay+0x60>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d009      	beq.n	80031e6 <vTaskDelay+0x2e>
 80031d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031d6:	f383 8811 	msr	BASEPRI, r3
 80031da:	f3bf 8f6f 	isb	sy
 80031de:	f3bf 8f4f 	dsb	sy
 80031e2:	60bb      	str	r3, [r7, #8]
 80031e4:	e7fe      	b.n	80031e4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80031e6:	f000 f87f 	bl	80032e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80031ea:	2100      	movs	r1, #0
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f000 fcdf 	bl	8003bb0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80031f2:	f000 f887 	bl	8003304 <xTaskResumeAll>
 80031f6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d107      	bne.n	800320e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80031fe:	4b07      	ldr	r3, [pc, #28]	; (800321c <vTaskDelay+0x64>)
 8003200:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003204:	601a      	str	r2, [r3, #0]
 8003206:	f3bf 8f4f 	dsb	sy
 800320a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800320e:	bf00      	nop
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	20000de4 	.word	0x20000de4
 800321c:	e000ed04 	.word	0xe000ed04

08003220 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b08a      	sub	sp, #40	; 0x28
 8003224:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003226:	2300      	movs	r3, #0
 8003228:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800322a:	2300      	movs	r3, #0
 800322c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800322e:	463a      	mov	r2, r7
 8003230:	1d39      	adds	r1, r7, #4
 8003232:	f107 0308 	add.w	r3, r7, #8
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff f874 	bl	8002324 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800323c:	6839      	ldr	r1, [r7, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	9202      	str	r2, [sp, #8]
 8003244:	9301      	str	r3, [sp, #4]
 8003246:	2300      	movs	r3, #0
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	2300      	movs	r3, #0
 800324c:	460a      	mov	r2, r1
 800324e:	4920      	ldr	r1, [pc, #128]	; (80032d0 <vTaskStartScheduler+0xb0>)
 8003250:	4820      	ldr	r0, [pc, #128]	; (80032d4 <vTaskStartScheduler+0xb4>)
 8003252:	f7ff fe1d 	bl	8002e90 <xTaskCreateStatic>
 8003256:	4602      	mov	r2, r0
 8003258:	4b1f      	ldr	r3, [pc, #124]	; (80032d8 <vTaskStartScheduler+0xb8>)
 800325a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800325c:	4b1e      	ldr	r3, [pc, #120]	; (80032d8 <vTaskStartScheduler+0xb8>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d002      	beq.n	800326a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003264:	2301      	movs	r3, #1
 8003266:	617b      	str	r3, [r7, #20]
 8003268:	e001      	b.n	800326e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800326a:	2300      	movs	r3, #0
 800326c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	2b01      	cmp	r3, #1
 8003272:	d102      	bne.n	800327a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003274:	f000 fcf0 	bl	8003c58 <xTimerCreateTimerTask>
 8003278:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d115      	bne.n	80032ac <vTaskStartScheduler+0x8c>
 8003280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003284:	f383 8811 	msr	BASEPRI, r3
 8003288:	f3bf 8f6f 	isb	sy
 800328c:	f3bf 8f4f 	dsb	sy
 8003290:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003292:	4b12      	ldr	r3, [pc, #72]	; (80032dc <vTaskStartScheduler+0xbc>)
 8003294:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003298:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800329a:	4b11      	ldr	r3, [pc, #68]	; (80032e0 <vTaskStartScheduler+0xc0>)
 800329c:	2201      	movs	r2, #1
 800329e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80032a0:	4b10      	ldr	r3, [pc, #64]	; (80032e4 <vTaskStartScheduler+0xc4>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80032a6:	f001 f85f 	bl	8004368 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80032aa:	e00d      	b.n	80032c8 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032b2:	d109      	bne.n	80032c8 <vTaskStartScheduler+0xa8>
 80032b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032b8:	f383 8811 	msr	BASEPRI, r3
 80032bc:	f3bf 8f6f 	isb	sy
 80032c0:	f3bf 8f4f 	dsb	sy
 80032c4:	60fb      	str	r3, [r7, #12]
 80032c6:	e7fe      	b.n	80032c6 <vTaskStartScheduler+0xa6>
}
 80032c8:	bf00      	nop
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	0800564c 	.word	0x0800564c
 80032d4:	080038f1 	.word	0x080038f1
 80032d8:	20000de0 	.word	0x20000de0
 80032dc:	20000ddc 	.word	0x20000ddc
 80032e0:	20000dc8 	.word	0x20000dc8
 80032e4:	20000dc0 	.word	0x20000dc0

080032e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80032ec:	4b04      	ldr	r3, [pc, #16]	; (8003300 <vTaskSuspendAll+0x18>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	3301      	adds	r3, #1
 80032f2:	4a03      	ldr	r2, [pc, #12]	; (8003300 <vTaskSuspendAll+0x18>)
 80032f4:	6013      	str	r3, [r2, #0]
}
 80032f6:	bf00      	nop
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bc80      	pop	{r7}
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	20000de4 	.word	0x20000de4

08003304 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800330a:	2300      	movs	r3, #0
 800330c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800330e:	2300      	movs	r3, #0
 8003310:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003312:	4b41      	ldr	r3, [pc, #260]	; (8003418 <xTaskResumeAll+0x114>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d109      	bne.n	800332e <xTaskResumeAll+0x2a>
 800331a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800331e:	f383 8811 	msr	BASEPRI, r3
 8003322:	f3bf 8f6f 	isb	sy
 8003326:	f3bf 8f4f 	dsb	sy
 800332a:	603b      	str	r3, [r7, #0]
 800332c:	e7fe      	b.n	800332c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800332e:	f001 f88b 	bl	8004448 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003332:	4b39      	ldr	r3, [pc, #228]	; (8003418 <xTaskResumeAll+0x114>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	3b01      	subs	r3, #1
 8003338:	4a37      	ldr	r2, [pc, #220]	; (8003418 <xTaskResumeAll+0x114>)
 800333a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800333c:	4b36      	ldr	r3, [pc, #216]	; (8003418 <xTaskResumeAll+0x114>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d162      	bne.n	800340a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003344:	4b35      	ldr	r3, [pc, #212]	; (800341c <xTaskResumeAll+0x118>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d05e      	beq.n	800340a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800334c:	e02f      	b.n	80033ae <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800334e:	4b34      	ldr	r3, [pc, #208]	; (8003420 <xTaskResumeAll+0x11c>)
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	3318      	adds	r3, #24
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff f89a 	bl	8002494 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	3304      	adds	r3, #4
 8003364:	4618      	mov	r0, r3
 8003366:	f7ff f895 	bl	8002494 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800336e:	4b2d      	ldr	r3, [pc, #180]	; (8003424 <xTaskResumeAll+0x120>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	429a      	cmp	r2, r3
 8003374:	d903      	bls.n	800337e <xTaskResumeAll+0x7a>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337a:	4a2a      	ldr	r2, [pc, #168]	; (8003424 <xTaskResumeAll+0x120>)
 800337c:	6013      	str	r3, [r2, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003382:	4613      	mov	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	4a27      	ldr	r2, [pc, #156]	; (8003428 <xTaskResumeAll+0x124>)
 800338c:	441a      	add	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	3304      	adds	r3, #4
 8003392:	4619      	mov	r1, r3
 8003394:	4610      	mov	r0, r2
 8003396:	f7ff f822 	bl	80023de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800339e:	4b23      	ldr	r3, [pc, #140]	; (800342c <xTaskResumeAll+0x128>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d302      	bcc.n	80033ae <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80033a8:	4b21      	ldr	r3, [pc, #132]	; (8003430 <xTaskResumeAll+0x12c>)
 80033aa:	2201      	movs	r2, #1
 80033ac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80033ae:	4b1c      	ldr	r3, [pc, #112]	; (8003420 <xTaskResumeAll+0x11c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1cb      	bne.n	800334e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80033bc:	f000 fb4a 	bl	8003a54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80033c0:	4b1c      	ldr	r3, [pc, #112]	; (8003434 <xTaskResumeAll+0x130>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d010      	beq.n	80033ee <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80033cc:	f000 f844 	bl	8003458 <xTaskIncrementTick>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d002      	beq.n	80033dc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80033d6:	4b16      	ldr	r3, [pc, #88]	; (8003430 <xTaskResumeAll+0x12c>)
 80033d8:	2201      	movs	r2, #1
 80033da:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	3b01      	subs	r3, #1
 80033e0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d1f1      	bne.n	80033cc <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80033e8:	4b12      	ldr	r3, [pc, #72]	; (8003434 <xTaskResumeAll+0x130>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80033ee:	4b10      	ldr	r3, [pc, #64]	; (8003430 <xTaskResumeAll+0x12c>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d009      	beq.n	800340a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80033f6:	2301      	movs	r3, #1
 80033f8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80033fa:	4b0f      	ldr	r3, [pc, #60]	; (8003438 <xTaskResumeAll+0x134>)
 80033fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003400:	601a      	str	r2, [r3, #0]
 8003402:	f3bf 8f4f 	dsb	sy
 8003406:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800340a:	f001 f84b 	bl	80044a4 <vPortExitCritical>

	return xAlreadyYielded;
 800340e:	68bb      	ldr	r3, [r7, #8]
}
 8003410:	4618      	mov	r0, r3
 8003412:	3710      	adds	r7, #16
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	20000de4 	.word	0x20000de4
 800341c:	20000dbc 	.word	0x20000dbc
 8003420:	20000d7c 	.word	0x20000d7c
 8003424:	20000dc4 	.word	0x20000dc4
 8003428:	200008ec 	.word	0x200008ec
 800342c:	200008e8 	.word	0x200008e8
 8003430:	20000dd0 	.word	0x20000dd0
 8003434:	20000dcc 	.word	0x20000dcc
 8003438:	e000ed04 	.word	0xe000ed04

0800343c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003442:	4b04      	ldr	r3, [pc, #16]	; (8003454 <xTaskGetTickCount+0x18>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003448:	687b      	ldr	r3, [r7, #4]
}
 800344a:	4618      	mov	r0, r3
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	bc80      	pop	{r7}
 8003452:	4770      	bx	lr
 8003454:	20000dc0 	.word	0x20000dc0

08003458 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800345e:	2300      	movs	r3, #0
 8003460:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003462:	4b51      	ldr	r3, [pc, #324]	; (80035a8 <xTaskIncrementTick+0x150>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	f040 808d 	bne.w	8003586 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800346c:	4b4f      	ldr	r3, [pc, #316]	; (80035ac <xTaskIncrementTick+0x154>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	3301      	adds	r3, #1
 8003472:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003474:	4a4d      	ldr	r2, [pc, #308]	; (80035ac <xTaskIncrementTick+0x154>)
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d11f      	bne.n	80034c0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003480:	4b4b      	ldr	r3, [pc, #300]	; (80035b0 <xTaskIncrementTick+0x158>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d009      	beq.n	800349e <xTaskIncrementTick+0x46>
 800348a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800348e:	f383 8811 	msr	BASEPRI, r3
 8003492:	f3bf 8f6f 	isb	sy
 8003496:	f3bf 8f4f 	dsb	sy
 800349a:	603b      	str	r3, [r7, #0]
 800349c:	e7fe      	b.n	800349c <xTaskIncrementTick+0x44>
 800349e:	4b44      	ldr	r3, [pc, #272]	; (80035b0 <xTaskIncrementTick+0x158>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	4b43      	ldr	r3, [pc, #268]	; (80035b4 <xTaskIncrementTick+0x15c>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a41      	ldr	r2, [pc, #260]	; (80035b0 <xTaskIncrementTick+0x158>)
 80034aa:	6013      	str	r3, [r2, #0]
 80034ac:	4a41      	ldr	r2, [pc, #260]	; (80035b4 <xTaskIncrementTick+0x15c>)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6013      	str	r3, [r2, #0]
 80034b2:	4b41      	ldr	r3, [pc, #260]	; (80035b8 <xTaskIncrementTick+0x160>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	3301      	adds	r3, #1
 80034b8:	4a3f      	ldr	r2, [pc, #252]	; (80035b8 <xTaskIncrementTick+0x160>)
 80034ba:	6013      	str	r3, [r2, #0]
 80034bc:	f000 faca 	bl	8003a54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80034c0:	4b3e      	ldr	r3, [pc, #248]	; (80035bc <xTaskIncrementTick+0x164>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	693a      	ldr	r2, [r7, #16]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d34e      	bcc.n	8003568 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034ca:	4b39      	ldr	r3, [pc, #228]	; (80035b0 <xTaskIncrementTick+0x158>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d101      	bne.n	80034d8 <xTaskIncrementTick+0x80>
 80034d4:	2301      	movs	r3, #1
 80034d6:	e000      	b.n	80034da <xTaskIncrementTick+0x82>
 80034d8:	2300      	movs	r3, #0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d004      	beq.n	80034e8 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034de:	4b37      	ldr	r3, [pc, #220]	; (80035bc <xTaskIncrementTick+0x164>)
 80034e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034e4:	601a      	str	r2, [r3, #0]
					break;
 80034e6:	e03f      	b.n	8003568 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80034e8:	4b31      	ldr	r3, [pc, #196]	; (80035b0 <xTaskIncrementTick+0x158>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d203      	bcs.n	8003508 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003500:	4a2e      	ldr	r2, [pc, #184]	; (80035bc <xTaskIncrementTick+0x164>)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6013      	str	r3, [r2, #0]
						break;
 8003506:	e02f      	b.n	8003568 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	3304      	adds	r3, #4
 800350c:	4618      	mov	r0, r3
 800350e:	f7fe ffc1 	bl	8002494 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003516:	2b00      	cmp	r3, #0
 8003518:	d004      	beq.n	8003524 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	3318      	adds	r3, #24
 800351e:	4618      	mov	r0, r3
 8003520:	f7fe ffb8 	bl	8002494 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003528:	4b25      	ldr	r3, [pc, #148]	; (80035c0 <xTaskIncrementTick+0x168>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	429a      	cmp	r2, r3
 800352e:	d903      	bls.n	8003538 <xTaskIncrementTick+0xe0>
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003534:	4a22      	ldr	r2, [pc, #136]	; (80035c0 <xTaskIncrementTick+0x168>)
 8003536:	6013      	str	r3, [r2, #0]
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800353c:	4613      	mov	r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	4413      	add	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4a1f      	ldr	r2, [pc, #124]	; (80035c4 <xTaskIncrementTick+0x16c>)
 8003546:	441a      	add	r2, r3
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	3304      	adds	r3, #4
 800354c:	4619      	mov	r1, r3
 800354e:	4610      	mov	r0, r2
 8003550:	f7fe ff45 	bl	80023de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003558:	4b1b      	ldr	r3, [pc, #108]	; (80035c8 <xTaskIncrementTick+0x170>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355e:	429a      	cmp	r2, r3
 8003560:	d3b3      	bcc.n	80034ca <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003562:	2301      	movs	r3, #1
 8003564:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003566:	e7b0      	b.n	80034ca <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003568:	4b17      	ldr	r3, [pc, #92]	; (80035c8 <xTaskIncrementTick+0x170>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800356e:	4915      	ldr	r1, [pc, #84]	; (80035c4 <xTaskIncrementTick+0x16c>)
 8003570:	4613      	mov	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	4413      	add	r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	440b      	add	r3, r1
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d907      	bls.n	8003590 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8003580:	2301      	movs	r3, #1
 8003582:	617b      	str	r3, [r7, #20]
 8003584:	e004      	b.n	8003590 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003586:	4b11      	ldr	r3, [pc, #68]	; (80035cc <xTaskIncrementTick+0x174>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	3301      	adds	r3, #1
 800358c:	4a0f      	ldr	r2, [pc, #60]	; (80035cc <xTaskIncrementTick+0x174>)
 800358e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003590:	4b0f      	ldr	r3, [pc, #60]	; (80035d0 <xTaskIncrementTick+0x178>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8003598:	2301      	movs	r3, #1
 800359a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800359c:	697b      	ldr	r3, [r7, #20]
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3718      	adds	r7, #24
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	20000de4 	.word	0x20000de4
 80035ac:	20000dc0 	.word	0x20000dc0
 80035b0:	20000d74 	.word	0x20000d74
 80035b4:	20000d78 	.word	0x20000d78
 80035b8:	20000dd4 	.word	0x20000dd4
 80035bc:	20000ddc 	.word	0x20000ddc
 80035c0:	20000dc4 	.word	0x20000dc4
 80035c4:	200008ec 	.word	0x200008ec
 80035c8:	200008e8 	.word	0x200008e8
 80035cc:	20000dcc 	.word	0x20000dcc
 80035d0:	20000dd0 	.word	0x20000dd0

080035d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80035da:	4b27      	ldr	r3, [pc, #156]	; (8003678 <vTaskSwitchContext+0xa4>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80035e2:	4b26      	ldr	r3, [pc, #152]	; (800367c <vTaskSwitchContext+0xa8>)
 80035e4:	2201      	movs	r2, #1
 80035e6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80035e8:	e040      	b.n	800366c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80035ea:	4b24      	ldr	r3, [pc, #144]	; (800367c <vTaskSwitchContext+0xa8>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80035f0:	4b23      	ldr	r3, [pc, #140]	; (8003680 <vTaskSwitchContext+0xac>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	60fb      	str	r3, [r7, #12]
 80035f6:	e00f      	b.n	8003618 <vTaskSwitchContext+0x44>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d109      	bne.n	8003612 <vTaskSwitchContext+0x3e>
 80035fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003602:	f383 8811 	msr	BASEPRI, r3
 8003606:	f3bf 8f6f 	isb	sy
 800360a:	f3bf 8f4f 	dsb	sy
 800360e:	607b      	str	r3, [r7, #4]
 8003610:	e7fe      	b.n	8003610 <vTaskSwitchContext+0x3c>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	3b01      	subs	r3, #1
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	491a      	ldr	r1, [pc, #104]	; (8003684 <vTaskSwitchContext+0xb0>)
 800361a:	68fa      	ldr	r2, [r7, #12]
 800361c:	4613      	mov	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	4413      	add	r3, r2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	440b      	add	r3, r1
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d0e5      	beq.n	80035f8 <vTaskSwitchContext+0x24>
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	4613      	mov	r3, r2
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	4413      	add	r3, r2
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	4a13      	ldr	r2, [pc, #76]	; (8003684 <vTaskSwitchContext+0xb0>)
 8003638:	4413      	add	r3, r2
 800363a:	60bb      	str	r3, [r7, #8]
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	685a      	ldr	r2, [r3, #4]
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	605a      	str	r2, [r3, #4]
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	685a      	ldr	r2, [r3, #4]
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	3308      	adds	r3, #8
 800364e:	429a      	cmp	r2, r3
 8003650:	d104      	bne.n	800365c <vTaskSwitchContext+0x88>
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	685a      	ldr	r2, [r3, #4]
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	605a      	str	r2, [r3, #4]
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	4a09      	ldr	r2, [pc, #36]	; (8003688 <vTaskSwitchContext+0xb4>)
 8003664:	6013      	str	r3, [r2, #0]
 8003666:	4a06      	ldr	r2, [pc, #24]	; (8003680 <vTaskSwitchContext+0xac>)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6013      	str	r3, [r2, #0]
}
 800366c:	bf00      	nop
 800366e:	3714      	adds	r7, #20
 8003670:	46bd      	mov	sp, r7
 8003672:	bc80      	pop	{r7}
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	20000de4 	.word	0x20000de4
 800367c:	20000dd0 	.word	0x20000dd0
 8003680:	20000dc4 	.word	0x20000dc4
 8003684:	200008ec 	.word	0x200008ec
 8003688:	200008e8 	.word	0x200008e8

0800368c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d109      	bne.n	80036b0 <vTaskPlaceOnEventList+0x24>
 800369c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036a0:	f383 8811 	msr	BASEPRI, r3
 80036a4:	f3bf 8f6f 	isb	sy
 80036a8:	f3bf 8f4f 	dsb	sy
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	e7fe      	b.n	80036ae <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80036b0:	4b07      	ldr	r3, [pc, #28]	; (80036d0 <vTaskPlaceOnEventList+0x44>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	3318      	adds	r3, #24
 80036b6:	4619      	mov	r1, r3
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f7fe feb3 	bl	8002424 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80036be:	2101      	movs	r1, #1
 80036c0:	6838      	ldr	r0, [r7, #0]
 80036c2:	f000 fa75 	bl	8003bb0 <prvAddCurrentTaskToDelayedList>
}
 80036c6:	bf00      	nop
 80036c8:	3710      	adds	r7, #16
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	200008e8 	.word	0x200008e8

080036d4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b086      	sub	sp, #24
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d109      	bne.n	80036fa <vTaskPlaceOnEventListRestricted+0x26>
 80036e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ea:	f383 8811 	msr	BASEPRI, r3
 80036ee:	f3bf 8f6f 	isb	sy
 80036f2:	f3bf 8f4f 	dsb	sy
 80036f6:	617b      	str	r3, [r7, #20]
 80036f8:	e7fe      	b.n	80036f8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80036fa:	4b0a      	ldr	r3, [pc, #40]	; (8003724 <vTaskPlaceOnEventListRestricted+0x50>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	3318      	adds	r3, #24
 8003700:	4619      	mov	r1, r3
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f7fe fe6b 	bl	80023de <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d002      	beq.n	8003714 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800370e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003712:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003714:	6879      	ldr	r1, [r7, #4]
 8003716:	68b8      	ldr	r0, [r7, #8]
 8003718:	f000 fa4a 	bl	8003bb0 <prvAddCurrentTaskToDelayedList>
	}
 800371c:	bf00      	nop
 800371e:	3718      	adds	r7, #24
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	200008e8 	.word	0x200008e8

08003728 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b086      	sub	sp, #24
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d109      	bne.n	8003752 <xTaskRemoveFromEventList+0x2a>
 800373e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003742:	f383 8811 	msr	BASEPRI, r3
 8003746:	f3bf 8f6f 	isb	sy
 800374a:	f3bf 8f4f 	dsb	sy
 800374e:	60fb      	str	r3, [r7, #12]
 8003750:	e7fe      	b.n	8003750 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	3318      	adds	r3, #24
 8003756:	4618      	mov	r0, r3
 8003758:	f7fe fe9c 	bl	8002494 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800375c:	4b1d      	ldr	r3, [pc, #116]	; (80037d4 <xTaskRemoveFromEventList+0xac>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d11d      	bne.n	80037a0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	3304      	adds	r3, #4
 8003768:	4618      	mov	r0, r3
 800376a:	f7fe fe93 	bl	8002494 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003772:	4b19      	ldr	r3, [pc, #100]	; (80037d8 <xTaskRemoveFromEventList+0xb0>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	429a      	cmp	r2, r3
 8003778:	d903      	bls.n	8003782 <xTaskRemoveFromEventList+0x5a>
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800377e:	4a16      	ldr	r2, [pc, #88]	; (80037d8 <xTaskRemoveFromEventList+0xb0>)
 8003780:	6013      	str	r3, [r2, #0]
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003786:	4613      	mov	r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	4413      	add	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4a13      	ldr	r2, [pc, #76]	; (80037dc <xTaskRemoveFromEventList+0xb4>)
 8003790:	441a      	add	r2, r3
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	3304      	adds	r3, #4
 8003796:	4619      	mov	r1, r3
 8003798:	4610      	mov	r0, r2
 800379a:	f7fe fe20 	bl	80023de <vListInsertEnd>
 800379e:	e005      	b.n	80037ac <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	3318      	adds	r3, #24
 80037a4:	4619      	mov	r1, r3
 80037a6:	480e      	ldr	r0, [pc, #56]	; (80037e0 <xTaskRemoveFromEventList+0xb8>)
 80037a8:	f7fe fe19 	bl	80023de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037b0:	4b0c      	ldr	r3, [pc, #48]	; (80037e4 <xTaskRemoveFromEventList+0xbc>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d905      	bls.n	80037c6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80037ba:	2301      	movs	r3, #1
 80037bc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80037be:	4b0a      	ldr	r3, [pc, #40]	; (80037e8 <xTaskRemoveFromEventList+0xc0>)
 80037c0:	2201      	movs	r2, #1
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	e001      	b.n	80037ca <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80037ca:	697b      	ldr	r3, [r7, #20]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3718      	adds	r7, #24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	20000de4 	.word	0x20000de4
 80037d8:	20000dc4 	.word	0x20000dc4
 80037dc:	200008ec 	.word	0x200008ec
 80037e0:	20000d7c 	.word	0x20000d7c
 80037e4:	200008e8 	.word	0x200008e8
 80037e8:	20000dd0 	.word	0x20000dd0

080037ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80037f4:	4b06      	ldr	r3, [pc, #24]	; (8003810 <vTaskInternalSetTimeOutState+0x24>)
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80037fc:	4b05      	ldr	r3, [pc, #20]	; (8003814 <vTaskInternalSetTimeOutState+0x28>)
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	605a      	str	r2, [r3, #4]
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	bc80      	pop	{r7}
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	20000dd4 	.word	0x20000dd4
 8003814:	20000dc0 	.word	0x20000dc0

08003818 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b088      	sub	sp, #32
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d109      	bne.n	800383c <xTaskCheckForTimeOut+0x24>
 8003828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800382c:	f383 8811 	msr	BASEPRI, r3
 8003830:	f3bf 8f6f 	isb	sy
 8003834:	f3bf 8f4f 	dsb	sy
 8003838:	613b      	str	r3, [r7, #16]
 800383a:	e7fe      	b.n	800383a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d109      	bne.n	8003856 <xTaskCheckForTimeOut+0x3e>
 8003842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003846:	f383 8811 	msr	BASEPRI, r3
 800384a:	f3bf 8f6f 	isb	sy
 800384e:	f3bf 8f4f 	dsb	sy
 8003852:	60fb      	str	r3, [r7, #12]
 8003854:	e7fe      	b.n	8003854 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8003856:	f000 fdf7 	bl	8004448 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800385a:	4b1d      	ldr	r3, [pc, #116]	; (80038d0 <xTaskCheckForTimeOut+0xb8>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003872:	d102      	bne.n	800387a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003874:	2300      	movs	r3, #0
 8003876:	61fb      	str	r3, [r7, #28]
 8003878:	e023      	b.n	80038c2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	4b15      	ldr	r3, [pc, #84]	; (80038d4 <xTaskCheckForTimeOut+0xbc>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	429a      	cmp	r2, r3
 8003884:	d007      	beq.n	8003896 <xTaskCheckForTimeOut+0x7e>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	69ba      	ldr	r2, [r7, #24]
 800388c:	429a      	cmp	r2, r3
 800388e:	d302      	bcc.n	8003896 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003890:	2301      	movs	r3, #1
 8003892:	61fb      	str	r3, [r7, #28]
 8003894:	e015      	b.n	80038c2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	697a      	ldr	r2, [r7, #20]
 800389c:	429a      	cmp	r2, r3
 800389e:	d20b      	bcs.n	80038b8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	1ad2      	subs	r2, r2, r3
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f7ff ff9d 	bl	80037ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80038b2:	2300      	movs	r3, #0
 80038b4:	61fb      	str	r3, [r7, #28]
 80038b6:	e004      	b.n	80038c2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	2200      	movs	r2, #0
 80038bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80038be:	2301      	movs	r3, #1
 80038c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80038c2:	f000 fdef 	bl	80044a4 <vPortExitCritical>

	return xReturn;
 80038c6:	69fb      	ldr	r3, [r7, #28]
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3720      	adds	r7, #32
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	20000dc0 	.word	0x20000dc0
 80038d4:	20000dd4 	.word	0x20000dd4

080038d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80038dc:	4b03      	ldr	r3, [pc, #12]	; (80038ec <vTaskMissedYield+0x14>)
 80038de:	2201      	movs	r2, #1
 80038e0:	601a      	str	r2, [r3, #0]
}
 80038e2:	bf00      	nop
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bc80      	pop	{r7}
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	20000dd0 	.word	0x20000dd0

080038f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80038f8:	f000 f852 	bl	80039a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80038fc:	4b06      	ldr	r3, [pc, #24]	; (8003918 <prvIdleTask+0x28>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d9f9      	bls.n	80038f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003904:	4b05      	ldr	r3, [pc, #20]	; (800391c <prvIdleTask+0x2c>)
 8003906:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800390a:	601a      	str	r2, [r3, #0]
 800390c:	f3bf 8f4f 	dsb	sy
 8003910:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003914:	e7f0      	b.n	80038f8 <prvIdleTask+0x8>
 8003916:	bf00      	nop
 8003918:	200008ec 	.word	0x200008ec
 800391c:	e000ed04 	.word	0xe000ed04

08003920 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003926:	2300      	movs	r3, #0
 8003928:	607b      	str	r3, [r7, #4]
 800392a:	e00c      	b.n	8003946 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	4613      	mov	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4413      	add	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4a12      	ldr	r2, [pc, #72]	; (8003980 <prvInitialiseTaskLists+0x60>)
 8003938:	4413      	add	r3, r2
 800393a:	4618      	mov	r0, r3
 800393c:	f7fe fd24 	bl	8002388 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3301      	adds	r3, #1
 8003944:	607b      	str	r3, [r7, #4]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b37      	cmp	r3, #55	; 0x37
 800394a:	d9ef      	bls.n	800392c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800394c:	480d      	ldr	r0, [pc, #52]	; (8003984 <prvInitialiseTaskLists+0x64>)
 800394e:	f7fe fd1b 	bl	8002388 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003952:	480d      	ldr	r0, [pc, #52]	; (8003988 <prvInitialiseTaskLists+0x68>)
 8003954:	f7fe fd18 	bl	8002388 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003958:	480c      	ldr	r0, [pc, #48]	; (800398c <prvInitialiseTaskLists+0x6c>)
 800395a:	f7fe fd15 	bl	8002388 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800395e:	480c      	ldr	r0, [pc, #48]	; (8003990 <prvInitialiseTaskLists+0x70>)
 8003960:	f7fe fd12 	bl	8002388 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003964:	480b      	ldr	r0, [pc, #44]	; (8003994 <prvInitialiseTaskLists+0x74>)
 8003966:	f7fe fd0f 	bl	8002388 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800396a:	4b0b      	ldr	r3, [pc, #44]	; (8003998 <prvInitialiseTaskLists+0x78>)
 800396c:	4a05      	ldr	r2, [pc, #20]	; (8003984 <prvInitialiseTaskLists+0x64>)
 800396e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003970:	4b0a      	ldr	r3, [pc, #40]	; (800399c <prvInitialiseTaskLists+0x7c>)
 8003972:	4a05      	ldr	r2, [pc, #20]	; (8003988 <prvInitialiseTaskLists+0x68>)
 8003974:	601a      	str	r2, [r3, #0]
}
 8003976:	bf00      	nop
 8003978:	3708      	adds	r7, #8
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	200008ec 	.word	0x200008ec
 8003984:	20000d4c 	.word	0x20000d4c
 8003988:	20000d60 	.word	0x20000d60
 800398c:	20000d7c 	.word	0x20000d7c
 8003990:	20000d90 	.word	0x20000d90
 8003994:	20000da8 	.word	0x20000da8
 8003998:	20000d74 	.word	0x20000d74
 800399c:	20000d78 	.word	0x20000d78

080039a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80039a6:	e019      	b.n	80039dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80039a8:	f000 fd4e 	bl	8004448 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80039ac:	4b0f      	ldr	r3, [pc, #60]	; (80039ec <prvCheckTasksWaitingTermination+0x4c>)
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	3304      	adds	r3, #4
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fe fd6b 	bl	8002494 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80039be:	4b0c      	ldr	r3, [pc, #48]	; (80039f0 <prvCheckTasksWaitingTermination+0x50>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	3b01      	subs	r3, #1
 80039c4:	4a0a      	ldr	r2, [pc, #40]	; (80039f0 <prvCheckTasksWaitingTermination+0x50>)
 80039c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80039c8:	4b0a      	ldr	r3, [pc, #40]	; (80039f4 <prvCheckTasksWaitingTermination+0x54>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	3b01      	subs	r3, #1
 80039ce:	4a09      	ldr	r2, [pc, #36]	; (80039f4 <prvCheckTasksWaitingTermination+0x54>)
 80039d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80039d2:	f000 fd67 	bl	80044a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f80e 	bl	80039f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80039dc:	4b05      	ldr	r3, [pc, #20]	; (80039f4 <prvCheckTasksWaitingTermination+0x54>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d1e1      	bne.n	80039a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80039e4:	bf00      	nop
 80039e6:	3708      	adds	r7, #8
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	20000d90 	.word	0x20000d90
 80039f0:	20000dbc 	.word	0x20000dbc
 80039f4:	20000da4 	.word	0x20000da4

080039f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d108      	bne.n	8003a1c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f000 fed2 	bl	80047b8 <vPortFree>
				vPortFree( pxTCB );
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f000 fecf 	bl	80047b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003a1a:	e017      	b.n	8003a4c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d103      	bne.n	8003a2e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 fec6 	bl	80047b8 <vPortFree>
	}
 8003a2c:	e00e      	b.n	8003a4c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d009      	beq.n	8003a4c <prvDeleteTCB+0x54>
 8003a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a3c:	f383 8811 	msr	BASEPRI, r3
 8003a40:	f3bf 8f6f 	isb	sy
 8003a44:	f3bf 8f4f 	dsb	sy
 8003a48:	60fb      	str	r3, [r7, #12]
 8003a4a:	e7fe      	b.n	8003a4a <prvDeleteTCB+0x52>
	}
 8003a4c:	bf00      	nop
 8003a4e:	3710      	adds	r7, #16
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a5a:	4b0e      	ldr	r3, [pc, #56]	; (8003a94 <prvResetNextTaskUnblockTime+0x40>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d101      	bne.n	8003a68 <prvResetNextTaskUnblockTime+0x14>
 8003a64:	2301      	movs	r3, #1
 8003a66:	e000      	b.n	8003a6a <prvResetNextTaskUnblockTime+0x16>
 8003a68:	2300      	movs	r3, #0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d004      	beq.n	8003a78 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003a6e:	4b0a      	ldr	r3, [pc, #40]	; (8003a98 <prvResetNextTaskUnblockTime+0x44>)
 8003a70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a74:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003a76:	e008      	b.n	8003a8a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003a78:	4b06      	ldr	r3, [pc, #24]	; (8003a94 <prvResetNextTaskUnblockTime+0x40>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	4a04      	ldr	r2, [pc, #16]	; (8003a98 <prvResetNextTaskUnblockTime+0x44>)
 8003a88:	6013      	str	r3, [r2, #0]
}
 8003a8a:	bf00      	nop
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bc80      	pop	{r7}
 8003a92:	4770      	bx	lr
 8003a94:	20000d74 	.word	0x20000d74
 8003a98:	20000ddc 	.word	0x20000ddc

08003a9c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b083      	sub	sp, #12
 8003aa0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003aa2:	4b0b      	ldr	r3, [pc, #44]	; (8003ad0 <xTaskGetSchedulerState+0x34>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d102      	bne.n	8003ab0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	607b      	str	r3, [r7, #4]
 8003aae:	e008      	b.n	8003ac2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ab0:	4b08      	ldr	r3, [pc, #32]	; (8003ad4 <xTaskGetSchedulerState+0x38>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d102      	bne.n	8003abe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003ab8:	2302      	movs	r3, #2
 8003aba:	607b      	str	r3, [r7, #4]
 8003abc:	e001      	b.n	8003ac2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003ac2:	687b      	ldr	r3, [r7, #4]
	}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bc80      	pop	{r7}
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	20000dc8 	.word	0x20000dc8
 8003ad4:	20000de4 	.word	0x20000de4

08003ad8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d054      	beq.n	8003b98 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003aee:	4b2d      	ldr	r3, [pc, #180]	; (8003ba4 <xTaskPriorityDisinherit+0xcc>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d009      	beq.n	8003b0c <xTaskPriorityDisinherit+0x34>
 8003af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003afc:	f383 8811 	msr	BASEPRI, r3
 8003b00:	f3bf 8f6f 	isb	sy
 8003b04:	f3bf 8f4f 	dsb	sy
 8003b08:	60fb      	str	r3, [r7, #12]
 8003b0a:	e7fe      	b.n	8003b0a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d109      	bne.n	8003b28 <xTaskPriorityDisinherit+0x50>
 8003b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b18:	f383 8811 	msr	BASEPRI, r3
 8003b1c:	f3bf 8f6f 	isb	sy
 8003b20:	f3bf 8f4f 	dsb	sy
 8003b24:	60bb      	str	r3, [r7, #8]
 8003b26:	e7fe      	b.n	8003b26 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b2c:	1e5a      	subs	r2, r3, #1
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d02c      	beq.n	8003b98 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d128      	bne.n	8003b98 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	3304      	adds	r3, #4
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7fe fca2 	bl	8002494 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b68:	4b0f      	ldr	r3, [pc, #60]	; (8003ba8 <xTaskPriorityDisinherit+0xd0>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d903      	bls.n	8003b78 <xTaskPriorityDisinherit+0xa0>
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b74:	4a0c      	ldr	r2, [pc, #48]	; (8003ba8 <xTaskPriorityDisinherit+0xd0>)
 8003b76:	6013      	str	r3, [r2, #0]
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	4413      	add	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4a09      	ldr	r2, [pc, #36]	; (8003bac <xTaskPriorityDisinherit+0xd4>)
 8003b86:	441a      	add	r2, r3
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	3304      	adds	r3, #4
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	4610      	mov	r0, r2
 8003b90:	f7fe fc25 	bl	80023de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003b94:	2301      	movs	r3, #1
 8003b96:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003b98:	697b      	ldr	r3, [r7, #20]
	}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3718      	adds	r7, #24
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	200008e8 	.word	0x200008e8
 8003ba8:	20000dc4 	.word	0x20000dc4
 8003bac:	200008ec 	.word	0x200008ec

08003bb0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003bba:	4b21      	ldr	r3, [pc, #132]	; (8003c40 <prvAddCurrentTaskToDelayedList+0x90>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003bc0:	4b20      	ldr	r3, [pc, #128]	; (8003c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	3304      	adds	r3, #4
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f7fe fc64 	bl	8002494 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003bd2:	d10a      	bne.n	8003bea <prvAddCurrentTaskToDelayedList+0x3a>
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d007      	beq.n	8003bea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003bda:	4b1a      	ldr	r3, [pc, #104]	; (8003c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	3304      	adds	r3, #4
 8003be0:	4619      	mov	r1, r3
 8003be2:	4819      	ldr	r0, [pc, #100]	; (8003c48 <prvAddCurrentTaskToDelayedList+0x98>)
 8003be4:	f7fe fbfb 	bl	80023de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003be8:	e026      	b.n	8003c38 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4413      	add	r3, r2
 8003bf0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003bf2:	4b14      	ldr	r3, [pc, #80]	; (8003c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003bfa:	68ba      	ldr	r2, [r7, #8]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d209      	bcs.n	8003c16 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c02:	4b12      	ldr	r3, [pc, #72]	; (8003c4c <prvAddCurrentTaskToDelayedList+0x9c>)
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	4b0f      	ldr	r3, [pc, #60]	; (8003c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	3304      	adds	r3, #4
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	4610      	mov	r0, r2
 8003c10:	f7fe fc08 	bl	8002424 <vListInsert>
}
 8003c14:	e010      	b.n	8003c38 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c16:	4b0e      	ldr	r3, [pc, #56]	; (8003c50 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	4b0a      	ldr	r3, [pc, #40]	; (8003c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	3304      	adds	r3, #4
 8003c20:	4619      	mov	r1, r3
 8003c22:	4610      	mov	r0, r2
 8003c24:	f7fe fbfe 	bl	8002424 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003c28:	4b0a      	ldr	r3, [pc, #40]	; (8003c54 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d202      	bcs.n	8003c38 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003c32:	4a08      	ldr	r2, [pc, #32]	; (8003c54 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	6013      	str	r3, [r2, #0]
}
 8003c38:	bf00      	nop
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	20000dc0 	.word	0x20000dc0
 8003c44:	200008e8 	.word	0x200008e8
 8003c48:	20000da8 	.word	0x20000da8
 8003c4c:	20000d78 	.word	0x20000d78
 8003c50:	20000d74 	.word	0x20000d74
 8003c54:	20000ddc 	.word	0x20000ddc

08003c58 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b08a      	sub	sp, #40	; 0x28
 8003c5c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003c62:	f000 fac3 	bl	80041ec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003c66:	4b1c      	ldr	r3, [pc, #112]	; (8003cd8 <xTimerCreateTimerTask+0x80>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d021      	beq.n	8003cb2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003c72:	2300      	movs	r3, #0
 8003c74:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003c76:	1d3a      	adds	r2, r7, #4
 8003c78:	f107 0108 	add.w	r1, r7, #8
 8003c7c:	f107 030c 	add.w	r3, r7, #12
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7fe fb67 	bl	8002354 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003c86:	6879      	ldr	r1, [r7, #4]
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	9202      	str	r2, [sp, #8]
 8003c8e:	9301      	str	r3, [sp, #4]
 8003c90:	2302      	movs	r3, #2
 8003c92:	9300      	str	r3, [sp, #0]
 8003c94:	2300      	movs	r3, #0
 8003c96:	460a      	mov	r2, r1
 8003c98:	4910      	ldr	r1, [pc, #64]	; (8003cdc <xTimerCreateTimerTask+0x84>)
 8003c9a:	4811      	ldr	r0, [pc, #68]	; (8003ce0 <xTimerCreateTimerTask+0x88>)
 8003c9c:	f7ff f8f8 	bl	8002e90 <xTaskCreateStatic>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	4b10      	ldr	r3, [pc, #64]	; (8003ce4 <xTimerCreateTimerTask+0x8c>)
 8003ca4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003ca6:	4b0f      	ldr	r3, [pc, #60]	; (8003ce4 <xTimerCreateTimerTask+0x8c>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d109      	bne.n	8003ccc <xTimerCreateTimerTask+0x74>
 8003cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cbc:	f383 8811 	msr	BASEPRI, r3
 8003cc0:	f3bf 8f6f 	isb	sy
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	613b      	str	r3, [r7, #16]
 8003cca:	e7fe      	b.n	8003cca <xTimerCreateTimerTask+0x72>
	return xReturn;
 8003ccc:	697b      	ldr	r3, [r7, #20]
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3718      	adds	r7, #24
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	20000e18 	.word	0x20000e18
 8003cdc:	08005654 	.word	0x08005654
 8003ce0:	08003e01 	.word	0x08003e01
 8003ce4:	20000e1c 	.word	0x20000e1c

08003ce8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b08a      	sub	sp, #40	; 0x28
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
 8003cf4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d109      	bne.n	8003d14 <xTimerGenericCommand+0x2c>
 8003d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d04:	f383 8811 	msr	BASEPRI, r3
 8003d08:	f3bf 8f6f 	isb	sy
 8003d0c:	f3bf 8f4f 	dsb	sy
 8003d10:	623b      	str	r3, [r7, #32]
 8003d12:	e7fe      	b.n	8003d12 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003d14:	4b19      	ldr	r3, [pc, #100]	; (8003d7c <xTimerGenericCommand+0x94>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d02a      	beq.n	8003d72 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	2b05      	cmp	r3, #5
 8003d2c:	dc18      	bgt.n	8003d60 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003d2e:	f7ff feb5 	bl	8003a9c <xTaskGetSchedulerState>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d109      	bne.n	8003d4c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003d38:	4b10      	ldr	r3, [pc, #64]	; (8003d7c <xTimerGenericCommand+0x94>)
 8003d3a:	6818      	ldr	r0, [r3, #0]
 8003d3c:	f107 0110 	add.w	r1, r7, #16
 8003d40:	2300      	movs	r3, #0
 8003d42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d44:	f7fe fcce 	bl	80026e4 <xQueueGenericSend>
 8003d48:	6278      	str	r0, [r7, #36]	; 0x24
 8003d4a:	e012      	b.n	8003d72 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003d4c:	4b0b      	ldr	r3, [pc, #44]	; (8003d7c <xTimerGenericCommand+0x94>)
 8003d4e:	6818      	ldr	r0, [r3, #0]
 8003d50:	f107 0110 	add.w	r1, r7, #16
 8003d54:	2300      	movs	r3, #0
 8003d56:	2200      	movs	r2, #0
 8003d58:	f7fe fcc4 	bl	80026e4 <xQueueGenericSend>
 8003d5c:	6278      	str	r0, [r7, #36]	; 0x24
 8003d5e:	e008      	b.n	8003d72 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003d60:	4b06      	ldr	r3, [pc, #24]	; (8003d7c <xTimerGenericCommand+0x94>)
 8003d62:	6818      	ldr	r0, [r3, #0]
 8003d64:	f107 0110 	add.w	r1, r7, #16
 8003d68:	2300      	movs	r3, #0
 8003d6a:	683a      	ldr	r2, [r7, #0]
 8003d6c:	f7fe fdb4 	bl	80028d8 <xQueueGenericSendFromISR>
 8003d70:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3728      	adds	r7, #40	; 0x28
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	20000e18 	.word	0x20000e18

08003d80 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b088      	sub	sp, #32
 8003d84:	af02      	add	r7, sp, #8
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d8a:	4b1c      	ldr	r3, [pc, #112]	; (8003dfc <prvProcessExpiredTimer+0x7c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	3304      	adds	r3, #4
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7fe fb7b 	bl	8002494 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	69db      	ldr	r3, [r3, #28]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d121      	bne.n	8003dea <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	699a      	ldr	r2, [r3, #24]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	18d1      	adds	r1, r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	6978      	ldr	r0, [r7, #20]
 8003db4:	f000 f8c8 	bl	8003f48 <prvInsertTimerInActiveList>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d015      	beq.n	8003dea <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	9300      	str	r3, [sp, #0]
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	6978      	ldr	r0, [r7, #20]
 8003dca:	f7ff ff8d 	bl	8003ce8 <xTimerGenericCommand>
 8003dce:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d109      	bne.n	8003dea <prvProcessExpiredTimer+0x6a>
 8003dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dda:	f383 8811 	msr	BASEPRI, r3
 8003dde:	f3bf 8f6f 	isb	sy
 8003de2:	f3bf 8f4f 	dsb	sy
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	e7fe      	b.n	8003de8 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dee:	6978      	ldr	r0, [r7, #20]
 8003df0:	4798      	blx	r3
}
 8003df2:	bf00      	nop
 8003df4:	3718      	adds	r7, #24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	20000e10 	.word	0x20000e10

08003e00 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003e08:	f107 0308 	add.w	r3, r7, #8
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f000 f857 	bl	8003ec0 <prvGetNextExpireTime>
 8003e12:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	4619      	mov	r1, r3
 8003e18:	68f8      	ldr	r0, [r7, #12]
 8003e1a:	f000 f803 	bl	8003e24 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003e1e:	f000 f8d5 	bl	8003fcc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003e22:	e7f1      	b.n	8003e08 <prvTimerTask+0x8>

08003e24 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003e2e:	f7ff fa5b 	bl	80032e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e32:	f107 0308 	add.w	r3, r7, #8
 8003e36:	4618      	mov	r0, r3
 8003e38:	f000 f866 	bl	8003f08 <prvSampleTimeNow>
 8003e3c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d130      	bne.n	8003ea6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d10a      	bne.n	8003e60 <prvProcessTimerOrBlockTask+0x3c>
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d806      	bhi.n	8003e60 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003e52:	f7ff fa57 	bl	8003304 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003e56:	68f9      	ldr	r1, [r7, #12]
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7ff ff91 	bl	8003d80 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003e5e:	e024      	b.n	8003eaa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d008      	beq.n	8003e78 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003e66:	4b13      	ldr	r3, [pc, #76]	; (8003eb4 <prvProcessTimerOrBlockTask+0x90>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	bf0c      	ite	eq
 8003e70:	2301      	moveq	r3, #1
 8003e72:	2300      	movne	r3, #0
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003e78:	4b0f      	ldr	r3, [pc, #60]	; (8003eb8 <prvProcessTimerOrBlockTask+0x94>)
 8003e7a:	6818      	ldr	r0, [r3, #0]
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	683a      	ldr	r2, [r7, #0]
 8003e84:	4619      	mov	r1, r3
 8003e86:	f7fe ffcf 	bl	8002e28 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003e8a:	f7ff fa3b 	bl	8003304 <xTaskResumeAll>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d10a      	bne.n	8003eaa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003e94:	4b09      	ldr	r3, [pc, #36]	; (8003ebc <prvProcessTimerOrBlockTask+0x98>)
 8003e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e9a:	601a      	str	r2, [r3, #0]
 8003e9c:	f3bf 8f4f 	dsb	sy
 8003ea0:	f3bf 8f6f 	isb	sy
}
 8003ea4:	e001      	b.n	8003eaa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003ea6:	f7ff fa2d 	bl	8003304 <xTaskResumeAll>
}
 8003eaa:	bf00      	nop
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	20000e14 	.word	0x20000e14
 8003eb8:	20000e18 	.word	0x20000e18
 8003ebc:	e000ed04 	.word	0xe000ed04

08003ec0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003ec8:	4b0e      	ldr	r3, [pc, #56]	; (8003f04 <prvGetNextExpireTime+0x44>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	bf0c      	ite	eq
 8003ed2:	2301      	moveq	r3, #1
 8003ed4:	2300      	movne	r3, #0
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	461a      	mov	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d105      	bne.n	8003ef2 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ee6:	4b07      	ldr	r3, [pc, #28]	; (8003f04 <prvGetNextExpireTime+0x44>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	60fb      	str	r3, [r7, #12]
 8003ef0:	e001      	b.n	8003ef6 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3714      	adds	r7, #20
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bc80      	pop	{r7}
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	20000e10 	.word	0x20000e10

08003f08 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003f10:	f7ff fa94 	bl	800343c <xTaskGetTickCount>
 8003f14:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003f16:	4b0b      	ldr	r3, [pc, #44]	; (8003f44 <prvSampleTimeNow+0x3c>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d205      	bcs.n	8003f2c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003f20:	f000 f904 	bl	800412c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	601a      	str	r2, [r3, #0]
 8003f2a:	e002      	b.n	8003f32 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003f32:	4a04      	ldr	r2, [pc, #16]	; (8003f44 <prvSampleTimeNow+0x3c>)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003f38:	68fb      	ldr	r3, [r7, #12]
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3710      	adds	r7, #16
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	20000e20 	.word	0x20000e20

08003f48 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b086      	sub	sp, #24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	607a      	str	r2, [r7, #4]
 8003f54:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003f56:	2300      	movs	r3, #0
 8003f58:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	68ba      	ldr	r2, [r7, #8]
 8003f5e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003f66:	68ba      	ldr	r2, [r7, #8]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d812      	bhi.n	8003f94 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	1ad2      	subs	r2, r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	699b      	ldr	r3, [r3, #24]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d302      	bcc.n	8003f82 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	617b      	str	r3, [r7, #20]
 8003f80:	e01b      	b.n	8003fba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003f82:	4b10      	ldr	r3, [pc, #64]	; (8003fc4 <prvInsertTimerInActiveList+0x7c>)
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	3304      	adds	r3, #4
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	4610      	mov	r0, r2
 8003f8e:	f7fe fa49 	bl	8002424 <vListInsert>
 8003f92:	e012      	b.n	8003fba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d206      	bcs.n	8003faa <prvInsertTimerInActiveList+0x62>
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d302      	bcc.n	8003faa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	617b      	str	r3, [r7, #20]
 8003fa8:	e007      	b.n	8003fba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003faa:	4b07      	ldr	r3, [pc, #28]	; (8003fc8 <prvInsertTimerInActiveList+0x80>)
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	3304      	adds	r3, #4
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	4610      	mov	r0, r2
 8003fb6:	f7fe fa35 	bl	8002424 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003fba:	697b      	ldr	r3, [r7, #20]
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3718      	adds	r7, #24
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	20000e14 	.word	0x20000e14
 8003fc8:	20000e10 	.word	0x20000e10

08003fcc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b08e      	sub	sp, #56	; 0x38
 8003fd0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003fd2:	e099      	b.n	8004108 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	da17      	bge.n	800400a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003fda:	1d3b      	adds	r3, r7, #4
 8003fdc:	3304      	adds	r3, #4
 8003fde:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d109      	bne.n	8003ffa <prvProcessReceivedCommands+0x2e>
 8003fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fea:	f383 8811 	msr	BASEPRI, r3
 8003fee:	f3bf 8f6f 	isb	sy
 8003ff2:	f3bf 8f4f 	dsb	sy
 8003ff6:	61fb      	str	r3, [r7, #28]
 8003ff8:	e7fe      	b.n	8003ff8 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004000:	6850      	ldr	r0, [r2, #4]
 8004002:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004004:	6892      	ldr	r2, [r2, #8]
 8004006:	4611      	mov	r1, r2
 8004008:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b00      	cmp	r3, #0
 800400e:	db7a      	blt.n	8004106 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004016:	695b      	ldr	r3, [r3, #20]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d004      	beq.n	8004026 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800401c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800401e:	3304      	adds	r3, #4
 8004020:	4618      	mov	r0, r3
 8004022:	f7fe fa37 	bl	8002494 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004026:	463b      	mov	r3, r7
 8004028:	4618      	mov	r0, r3
 800402a:	f7ff ff6d 	bl	8003f08 <prvSampleTimeNow>
 800402e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2b09      	cmp	r3, #9
 8004034:	d868      	bhi.n	8004108 <prvProcessReceivedCommands+0x13c>
 8004036:	a201      	add	r2, pc, #4	; (adr r2, 800403c <prvProcessReceivedCommands+0x70>)
 8004038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800403c:	08004065 	.word	0x08004065
 8004040:	08004065 	.word	0x08004065
 8004044:	08004065 	.word	0x08004065
 8004048:	08004109 	.word	0x08004109
 800404c:	080040bf 	.word	0x080040bf
 8004050:	080040f5 	.word	0x080040f5
 8004054:	08004065 	.word	0x08004065
 8004058:	08004065 	.word	0x08004065
 800405c:	08004109 	.word	0x08004109
 8004060:	080040bf 	.word	0x080040bf
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004064:	68ba      	ldr	r2, [r7, #8]
 8004066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	18d1      	adds	r1, r2, r3
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004070:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004072:	f7ff ff69 	bl	8003f48 <prvInsertTimerInActiveList>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d045      	beq.n	8004108 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800407c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004080:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004082:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004086:	69db      	ldr	r3, [r3, #28]
 8004088:	2b01      	cmp	r3, #1
 800408a:	d13d      	bne.n	8004108 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800408c:	68ba      	ldr	r2, [r7, #8]
 800408e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	441a      	add	r2, r3
 8004094:	2300      	movs	r3, #0
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	2300      	movs	r3, #0
 800409a:	2100      	movs	r1, #0
 800409c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800409e:	f7ff fe23 	bl	8003ce8 <xTimerGenericCommand>
 80040a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80040a4:	6a3b      	ldr	r3, [r7, #32]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d12e      	bne.n	8004108 <prvProcessReceivedCommands+0x13c>
 80040aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ae:	f383 8811 	msr	BASEPRI, r3
 80040b2:	f3bf 8f6f 	isb	sy
 80040b6:	f3bf 8f4f 	dsb	sy
 80040ba:	61bb      	str	r3, [r7, #24]
 80040bc:	e7fe      	b.n	80040bc <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80040be:	68ba      	ldr	r2, [r7, #8]
 80040c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040c2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80040c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d109      	bne.n	80040e0 <prvProcessReceivedCommands+0x114>
 80040cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040d0:	f383 8811 	msr	BASEPRI, r3
 80040d4:	f3bf 8f6f 	isb	sy
 80040d8:	f3bf 8f4f 	dsb	sy
 80040dc:	617b      	str	r3, [r7, #20]
 80040de:	e7fe      	b.n	80040de <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80040e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040e2:	699a      	ldr	r2, [r3, #24]
 80040e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e6:	18d1      	adds	r1, r2, r3
 80040e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040ee:	f7ff ff2b 	bl	8003f48 <prvInsertTimerInActiveList>
					break;
 80040f2:	e009      	b.n	8004108 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80040f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d104      	bne.n	8004108 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 80040fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004100:	f000 fb5a 	bl	80047b8 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004104:	e000      	b.n	8004108 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004106:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004108:	4b07      	ldr	r3, [pc, #28]	; (8004128 <prvProcessReceivedCommands+0x15c>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	1d39      	adds	r1, r7, #4
 800410e:	2200      	movs	r2, #0
 8004110:	4618      	mov	r0, r3
 8004112:	f7fe fc75 	bl	8002a00 <xQueueReceive>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	f47f af5b 	bne.w	8003fd4 <prvProcessReceivedCommands+0x8>
	}
}
 800411e:	bf00      	nop
 8004120:	3730      	adds	r7, #48	; 0x30
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	20000e18 	.word	0x20000e18

0800412c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b088      	sub	sp, #32
 8004130:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004132:	e044      	b.n	80041be <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004134:	4b2b      	ldr	r3, [pc, #172]	; (80041e4 <prvSwitchTimerLists+0xb8>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800413e:	4b29      	ldr	r3, [pc, #164]	; (80041e4 <prvSwitchTimerLists+0xb8>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	3304      	adds	r3, #4
 800414c:	4618      	mov	r0, r3
 800414e:	f7fe f9a1 	bl	8002494 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	69db      	ldr	r3, [r3, #28]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d12d      	bne.n	80041be <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	4413      	add	r3, r2
 800416a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800416c:	68ba      	ldr	r2, [r7, #8]
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	429a      	cmp	r2, r3
 8004172:	d90e      	bls.n	8004192 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	68ba      	ldr	r2, [r7, #8]
 8004178:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	68fa      	ldr	r2, [r7, #12]
 800417e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004180:	4b18      	ldr	r3, [pc, #96]	; (80041e4 <prvSwitchTimerLists+0xb8>)
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	3304      	adds	r3, #4
 8004188:	4619      	mov	r1, r3
 800418a:	4610      	mov	r0, r2
 800418c:	f7fe f94a 	bl	8002424 <vListInsert>
 8004190:	e015      	b.n	80041be <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004192:	2300      	movs	r3, #0
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	2300      	movs	r3, #0
 8004198:	693a      	ldr	r2, [r7, #16]
 800419a:	2100      	movs	r1, #0
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f7ff fda3 	bl	8003ce8 <xTimerGenericCommand>
 80041a2:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d109      	bne.n	80041be <prvSwitchTimerLists+0x92>
 80041aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ae:	f383 8811 	msr	BASEPRI, r3
 80041b2:	f3bf 8f6f 	isb	sy
 80041b6:	f3bf 8f4f 	dsb	sy
 80041ba:	603b      	str	r3, [r7, #0]
 80041bc:	e7fe      	b.n	80041bc <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80041be:	4b09      	ldr	r3, [pc, #36]	; (80041e4 <prvSwitchTimerLists+0xb8>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d1b5      	bne.n	8004134 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80041c8:	4b06      	ldr	r3, [pc, #24]	; (80041e4 <prvSwitchTimerLists+0xb8>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80041ce:	4b06      	ldr	r3, [pc, #24]	; (80041e8 <prvSwitchTimerLists+0xbc>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a04      	ldr	r2, [pc, #16]	; (80041e4 <prvSwitchTimerLists+0xb8>)
 80041d4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80041d6:	4a04      	ldr	r2, [pc, #16]	; (80041e8 <prvSwitchTimerLists+0xbc>)
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	6013      	str	r3, [r2, #0]
}
 80041dc:	bf00      	nop
 80041de:	3718      	adds	r7, #24
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	20000e10 	.word	0x20000e10
 80041e8:	20000e14 	.word	0x20000e14

080041ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80041f2:	f000 f929 	bl	8004448 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80041f6:	4b15      	ldr	r3, [pc, #84]	; (800424c <prvCheckForValidListAndQueue+0x60>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d120      	bne.n	8004240 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80041fe:	4814      	ldr	r0, [pc, #80]	; (8004250 <prvCheckForValidListAndQueue+0x64>)
 8004200:	f7fe f8c2 	bl	8002388 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004204:	4813      	ldr	r0, [pc, #76]	; (8004254 <prvCheckForValidListAndQueue+0x68>)
 8004206:	f7fe f8bf 	bl	8002388 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800420a:	4b13      	ldr	r3, [pc, #76]	; (8004258 <prvCheckForValidListAndQueue+0x6c>)
 800420c:	4a10      	ldr	r2, [pc, #64]	; (8004250 <prvCheckForValidListAndQueue+0x64>)
 800420e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004210:	4b12      	ldr	r3, [pc, #72]	; (800425c <prvCheckForValidListAndQueue+0x70>)
 8004212:	4a10      	ldr	r2, [pc, #64]	; (8004254 <prvCheckForValidListAndQueue+0x68>)
 8004214:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004216:	2300      	movs	r3, #0
 8004218:	9300      	str	r3, [sp, #0]
 800421a:	4b11      	ldr	r3, [pc, #68]	; (8004260 <prvCheckForValidListAndQueue+0x74>)
 800421c:	4a11      	ldr	r2, [pc, #68]	; (8004264 <prvCheckForValidListAndQueue+0x78>)
 800421e:	2110      	movs	r1, #16
 8004220:	200a      	movs	r0, #10
 8004222:	f7fe f9c9 	bl	80025b8 <xQueueGenericCreateStatic>
 8004226:	4602      	mov	r2, r0
 8004228:	4b08      	ldr	r3, [pc, #32]	; (800424c <prvCheckForValidListAndQueue+0x60>)
 800422a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800422c:	4b07      	ldr	r3, [pc, #28]	; (800424c <prvCheckForValidListAndQueue+0x60>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d005      	beq.n	8004240 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004234:	4b05      	ldr	r3, [pc, #20]	; (800424c <prvCheckForValidListAndQueue+0x60>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	490b      	ldr	r1, [pc, #44]	; (8004268 <prvCheckForValidListAndQueue+0x7c>)
 800423a:	4618      	mov	r0, r3
 800423c:	f7fe fdcc 	bl	8002dd8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004240:	f000 f930 	bl	80044a4 <vPortExitCritical>
}
 8004244:	bf00      	nop
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	20000e18 	.word	0x20000e18
 8004250:	20000de8 	.word	0x20000de8
 8004254:	20000dfc 	.word	0x20000dfc
 8004258:	20000e10 	.word	0x20000e10
 800425c:	20000e14 	.word	0x20000e14
 8004260:	20000ec4 	.word	0x20000ec4
 8004264:	20000e24 	.word	0x20000e24
 8004268:	0800565c 	.word	0x0800565c

0800426c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	3b04      	subs	r3, #4
 800427c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004284:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	3b04      	subs	r3, #4
 800428a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	f023 0201 	bic.w	r2, r3, #1
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	3b04      	subs	r3, #4
 800429a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800429c:	4a08      	ldr	r2, [pc, #32]	; (80042c0 <pxPortInitialiseStack+0x54>)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	3b14      	subs	r3, #20
 80042a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	3b20      	subs	r3, #32
 80042b2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80042b4:	68fb      	ldr	r3, [r7, #12]
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3714      	adds	r7, #20
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bc80      	pop	{r7}
 80042be:	4770      	bx	lr
 80042c0:	080042c5 	.word	0x080042c5

080042c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80042c4:	b480      	push	{r7}
 80042c6:	b085      	sub	sp, #20
 80042c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80042ca:	2300      	movs	r3, #0
 80042cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80042ce:	4b10      	ldr	r3, [pc, #64]	; (8004310 <prvTaskExitError+0x4c>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042d6:	d009      	beq.n	80042ec <prvTaskExitError+0x28>
 80042d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042dc:	f383 8811 	msr	BASEPRI, r3
 80042e0:	f3bf 8f6f 	isb	sy
 80042e4:	f3bf 8f4f 	dsb	sy
 80042e8:	60fb      	str	r3, [r7, #12]
 80042ea:	e7fe      	b.n	80042ea <prvTaskExitError+0x26>
 80042ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042f0:	f383 8811 	msr	BASEPRI, r3
 80042f4:	f3bf 8f6f 	isb	sy
 80042f8:	f3bf 8f4f 	dsb	sy
 80042fc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80042fe:	bf00      	nop
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d0fc      	beq.n	8004300 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004306:	bf00      	nop
 8004308:	3714      	adds	r7, #20
 800430a:	46bd      	mov	sp, r7
 800430c:	bc80      	pop	{r7}
 800430e:	4770      	bx	lr
 8004310:	20000034 	.word	0x20000034
	...

08004320 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004320:	4b07      	ldr	r3, [pc, #28]	; (8004340 <pxCurrentTCBConst2>)
 8004322:	6819      	ldr	r1, [r3, #0]
 8004324:	6808      	ldr	r0, [r1, #0]
 8004326:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800432a:	f380 8809 	msr	PSP, r0
 800432e:	f3bf 8f6f 	isb	sy
 8004332:	f04f 0000 	mov.w	r0, #0
 8004336:	f380 8811 	msr	BASEPRI, r0
 800433a:	f04e 0e0d 	orr.w	lr, lr, #13
 800433e:	4770      	bx	lr

08004340 <pxCurrentTCBConst2>:
 8004340:	200008e8 	.word	0x200008e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004344:	bf00      	nop
 8004346:	bf00      	nop

08004348 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004348:	4806      	ldr	r0, [pc, #24]	; (8004364 <prvPortStartFirstTask+0x1c>)
 800434a:	6800      	ldr	r0, [r0, #0]
 800434c:	6800      	ldr	r0, [r0, #0]
 800434e:	f380 8808 	msr	MSP, r0
 8004352:	b662      	cpsie	i
 8004354:	b661      	cpsie	f
 8004356:	f3bf 8f4f 	dsb	sy
 800435a:	f3bf 8f6f 	isb	sy
 800435e:	df00      	svc	0
 8004360:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004362:	bf00      	nop
 8004364:	e000ed08 	.word	0xe000ed08

08004368 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800436e:	4b31      	ldr	r3, [pc, #196]	; (8004434 <xPortStartScheduler+0xcc>)
 8004370:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	781b      	ldrb	r3, [r3, #0]
 8004376:	b2db      	uxtb	r3, r3
 8004378:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	22ff      	movs	r2, #255	; 0xff
 800437e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	b2db      	uxtb	r3, r3
 8004386:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004388:	78fb      	ldrb	r3, [r7, #3]
 800438a:	b2db      	uxtb	r3, r3
 800438c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004390:	b2da      	uxtb	r2, r3
 8004392:	4b29      	ldr	r3, [pc, #164]	; (8004438 <xPortStartScheduler+0xd0>)
 8004394:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004396:	4b29      	ldr	r3, [pc, #164]	; (800443c <xPortStartScheduler+0xd4>)
 8004398:	2207      	movs	r2, #7
 800439a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800439c:	e009      	b.n	80043b2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800439e:	4b27      	ldr	r3, [pc, #156]	; (800443c <xPortStartScheduler+0xd4>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	3b01      	subs	r3, #1
 80043a4:	4a25      	ldr	r2, [pc, #148]	; (800443c <xPortStartScheduler+0xd4>)
 80043a6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80043a8:	78fb      	ldrb	r3, [r7, #3]
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	005b      	lsls	r3, r3, #1
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80043b2:	78fb      	ldrb	r3, [r7, #3]
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ba:	2b80      	cmp	r3, #128	; 0x80
 80043bc:	d0ef      	beq.n	800439e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80043be:	4b1f      	ldr	r3, [pc, #124]	; (800443c <xPortStartScheduler+0xd4>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f1c3 0307 	rsb	r3, r3, #7
 80043c6:	2b04      	cmp	r3, #4
 80043c8:	d009      	beq.n	80043de <xPortStartScheduler+0x76>
 80043ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ce:	f383 8811 	msr	BASEPRI, r3
 80043d2:	f3bf 8f6f 	isb	sy
 80043d6:	f3bf 8f4f 	dsb	sy
 80043da:	60bb      	str	r3, [r7, #8]
 80043dc:	e7fe      	b.n	80043dc <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80043de:	4b17      	ldr	r3, [pc, #92]	; (800443c <xPortStartScheduler+0xd4>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	021b      	lsls	r3, r3, #8
 80043e4:	4a15      	ldr	r2, [pc, #84]	; (800443c <xPortStartScheduler+0xd4>)
 80043e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80043e8:	4b14      	ldr	r3, [pc, #80]	; (800443c <xPortStartScheduler+0xd4>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80043f0:	4a12      	ldr	r2, [pc, #72]	; (800443c <xPortStartScheduler+0xd4>)
 80043f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	b2da      	uxtb	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80043fc:	4b10      	ldr	r3, [pc, #64]	; (8004440 <xPortStartScheduler+0xd8>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a0f      	ldr	r2, [pc, #60]	; (8004440 <xPortStartScheduler+0xd8>)
 8004402:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004406:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004408:	4b0d      	ldr	r3, [pc, #52]	; (8004440 <xPortStartScheduler+0xd8>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a0c      	ldr	r2, [pc, #48]	; (8004440 <xPortStartScheduler+0xd8>)
 800440e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004412:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004414:	f000 f8b0 	bl	8004578 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004418:	4b0a      	ldr	r3, [pc, #40]	; (8004444 <xPortStartScheduler+0xdc>)
 800441a:	2200      	movs	r2, #0
 800441c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800441e:	f7ff ff93 	bl	8004348 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004422:	f7ff f8d7 	bl	80035d4 <vTaskSwitchContext>
	prvTaskExitError();
 8004426:	f7ff ff4d 	bl	80042c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	3710      	adds	r7, #16
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	e000e400 	.word	0xe000e400
 8004438:	20000f14 	.word	0x20000f14
 800443c:	20000f18 	.word	0x20000f18
 8004440:	e000ed20 	.word	0xe000ed20
 8004444:	20000034 	.word	0x20000034

08004448 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004452:	f383 8811 	msr	BASEPRI, r3
 8004456:	f3bf 8f6f 	isb	sy
 800445a:	f3bf 8f4f 	dsb	sy
 800445e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004460:	4b0e      	ldr	r3, [pc, #56]	; (800449c <vPortEnterCritical+0x54>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	3301      	adds	r3, #1
 8004466:	4a0d      	ldr	r2, [pc, #52]	; (800449c <vPortEnterCritical+0x54>)
 8004468:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800446a:	4b0c      	ldr	r3, [pc, #48]	; (800449c <vPortEnterCritical+0x54>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d10e      	bne.n	8004490 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004472:	4b0b      	ldr	r3, [pc, #44]	; (80044a0 <vPortEnterCritical+0x58>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	b2db      	uxtb	r3, r3
 8004478:	2b00      	cmp	r3, #0
 800447a:	d009      	beq.n	8004490 <vPortEnterCritical+0x48>
 800447c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004480:	f383 8811 	msr	BASEPRI, r3
 8004484:	f3bf 8f6f 	isb	sy
 8004488:	f3bf 8f4f 	dsb	sy
 800448c:	603b      	str	r3, [r7, #0]
 800448e:	e7fe      	b.n	800448e <vPortEnterCritical+0x46>
	}
}
 8004490:	bf00      	nop
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	bc80      	pop	{r7}
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop
 800449c:	20000034 	.word	0x20000034
 80044a0:	e000ed04 	.word	0xe000ed04

080044a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80044aa:	4b10      	ldr	r3, [pc, #64]	; (80044ec <vPortExitCritical+0x48>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d109      	bne.n	80044c6 <vPortExitCritical+0x22>
 80044b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b6:	f383 8811 	msr	BASEPRI, r3
 80044ba:	f3bf 8f6f 	isb	sy
 80044be:	f3bf 8f4f 	dsb	sy
 80044c2:	607b      	str	r3, [r7, #4]
 80044c4:	e7fe      	b.n	80044c4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80044c6:	4b09      	ldr	r3, [pc, #36]	; (80044ec <vPortExitCritical+0x48>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3b01      	subs	r3, #1
 80044cc:	4a07      	ldr	r2, [pc, #28]	; (80044ec <vPortExitCritical+0x48>)
 80044ce:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80044d0:	4b06      	ldr	r3, [pc, #24]	; (80044ec <vPortExitCritical+0x48>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d104      	bne.n	80044e2 <vPortExitCritical+0x3e>
 80044d8:	2300      	movs	r3, #0
 80044da:	603b      	str	r3, [r7, #0]
	__asm volatile
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80044e2:	bf00      	nop
 80044e4:	370c      	adds	r7, #12
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bc80      	pop	{r7}
 80044ea:	4770      	bx	lr
 80044ec:	20000034 	.word	0x20000034

080044f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80044f0:	f3ef 8009 	mrs	r0, PSP
 80044f4:	f3bf 8f6f 	isb	sy
 80044f8:	4b0d      	ldr	r3, [pc, #52]	; (8004530 <pxCurrentTCBConst>)
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004500:	6010      	str	r0, [r2, #0]
 8004502:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004506:	f04f 0050 	mov.w	r0, #80	; 0x50
 800450a:	f380 8811 	msr	BASEPRI, r0
 800450e:	f7ff f861 	bl	80035d4 <vTaskSwitchContext>
 8004512:	f04f 0000 	mov.w	r0, #0
 8004516:	f380 8811 	msr	BASEPRI, r0
 800451a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800451e:	6819      	ldr	r1, [r3, #0]
 8004520:	6808      	ldr	r0, [r1, #0]
 8004522:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004526:	f380 8809 	msr	PSP, r0
 800452a:	f3bf 8f6f 	isb	sy
 800452e:	4770      	bx	lr

08004530 <pxCurrentTCBConst>:
 8004530:	200008e8 	.word	0x200008e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004534:	bf00      	nop
 8004536:	bf00      	nop

08004538 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
	__asm volatile
 800453e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004542:	f383 8811 	msr	BASEPRI, r3
 8004546:	f3bf 8f6f 	isb	sy
 800454a:	f3bf 8f4f 	dsb	sy
 800454e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004550:	f7fe ff82 	bl	8003458 <xTaskIncrementTick>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800455a:	4b06      	ldr	r3, [pc, #24]	; (8004574 <SysTick_Handler+0x3c>)
 800455c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	2300      	movs	r3, #0
 8004564:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800456c:	bf00      	nop
 800456e:	3708      	adds	r7, #8
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	e000ed04 	.word	0xe000ed04

08004578 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800457c:	4b0a      	ldr	r3, [pc, #40]	; (80045a8 <vPortSetupTimerInterrupt+0x30>)
 800457e:	2200      	movs	r2, #0
 8004580:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004582:	4b0a      	ldr	r3, [pc, #40]	; (80045ac <vPortSetupTimerInterrupt+0x34>)
 8004584:	2200      	movs	r2, #0
 8004586:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004588:	4b09      	ldr	r3, [pc, #36]	; (80045b0 <vPortSetupTimerInterrupt+0x38>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a09      	ldr	r2, [pc, #36]	; (80045b4 <vPortSetupTimerInterrupt+0x3c>)
 800458e:	fba2 2303 	umull	r2, r3, r2, r3
 8004592:	099b      	lsrs	r3, r3, #6
 8004594:	4a08      	ldr	r2, [pc, #32]	; (80045b8 <vPortSetupTimerInterrupt+0x40>)
 8004596:	3b01      	subs	r3, #1
 8004598:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800459a:	4b03      	ldr	r3, [pc, #12]	; (80045a8 <vPortSetupTimerInterrupt+0x30>)
 800459c:	2207      	movs	r2, #7
 800459e:	601a      	str	r2, [r3, #0]
}
 80045a0:	bf00      	nop
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bc80      	pop	{r7}
 80045a6:	4770      	bx	lr
 80045a8:	e000e010 	.word	0xe000e010
 80045ac:	e000e018 	.word	0xe000e018
 80045b0:	20000028 	.word	0x20000028
 80045b4:	10624dd3 	.word	0x10624dd3
 80045b8:	e000e014 	.word	0xe000e014

080045bc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80045bc:	b480      	push	{r7}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80045c2:	f3ef 8305 	mrs	r3, IPSR
 80045c6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2b0f      	cmp	r3, #15
 80045cc:	d913      	bls.n	80045f6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80045ce:	4a15      	ldr	r2, [pc, #84]	; (8004624 <vPortValidateInterruptPriority+0x68>)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	4413      	add	r3, r2
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80045d8:	4b13      	ldr	r3, [pc, #76]	; (8004628 <vPortValidateInterruptPriority+0x6c>)
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	7afa      	ldrb	r2, [r7, #11]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d209      	bcs.n	80045f6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80045e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045e6:	f383 8811 	msr	BASEPRI, r3
 80045ea:	f3bf 8f6f 	isb	sy
 80045ee:	f3bf 8f4f 	dsb	sy
 80045f2:	607b      	str	r3, [r7, #4]
 80045f4:	e7fe      	b.n	80045f4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80045f6:	4b0d      	ldr	r3, [pc, #52]	; (800462c <vPortValidateInterruptPriority+0x70>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80045fe:	4b0c      	ldr	r3, [pc, #48]	; (8004630 <vPortValidateInterruptPriority+0x74>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	429a      	cmp	r2, r3
 8004604:	d909      	bls.n	800461a <vPortValidateInterruptPriority+0x5e>
 8004606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800460a:	f383 8811 	msr	BASEPRI, r3
 800460e:	f3bf 8f6f 	isb	sy
 8004612:	f3bf 8f4f 	dsb	sy
 8004616:	603b      	str	r3, [r7, #0]
 8004618:	e7fe      	b.n	8004618 <vPortValidateInterruptPriority+0x5c>
	}
 800461a:	bf00      	nop
 800461c:	3714      	adds	r7, #20
 800461e:	46bd      	mov	sp, r7
 8004620:	bc80      	pop	{r7}
 8004622:	4770      	bx	lr
 8004624:	e000e3f0 	.word	0xe000e3f0
 8004628:	20000f14 	.word	0x20000f14
 800462c:	e000ed0c 	.word	0xe000ed0c
 8004630:	20000f18 	.word	0x20000f18

08004634 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b08a      	sub	sp, #40	; 0x28
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800463c:	2300      	movs	r3, #0
 800463e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004640:	f7fe fe52 	bl	80032e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004644:	4b57      	ldr	r3, [pc, #348]	; (80047a4 <pvPortMalloc+0x170>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d101      	bne.n	8004650 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800464c:	f000 f90c 	bl	8004868 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004650:	4b55      	ldr	r3, [pc, #340]	; (80047a8 <pvPortMalloc+0x174>)
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4013      	ands	r3, r2
 8004658:	2b00      	cmp	r3, #0
 800465a:	f040 808c 	bne.w	8004776 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d01c      	beq.n	800469e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004664:	2208      	movs	r2, #8
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4413      	add	r3, r2
 800466a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f003 0307 	and.w	r3, r3, #7
 8004672:	2b00      	cmp	r3, #0
 8004674:	d013      	beq.n	800469e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f023 0307 	bic.w	r3, r3, #7
 800467c:	3308      	adds	r3, #8
 800467e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f003 0307 	and.w	r3, r3, #7
 8004686:	2b00      	cmp	r3, #0
 8004688:	d009      	beq.n	800469e <pvPortMalloc+0x6a>
 800468a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800468e:	f383 8811 	msr	BASEPRI, r3
 8004692:	f3bf 8f6f 	isb	sy
 8004696:	f3bf 8f4f 	dsb	sy
 800469a:	617b      	str	r3, [r7, #20]
 800469c:	e7fe      	b.n	800469c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d068      	beq.n	8004776 <pvPortMalloc+0x142>
 80046a4:	4b41      	ldr	r3, [pc, #260]	; (80047ac <pvPortMalloc+0x178>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d863      	bhi.n	8004776 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80046ae:	4b40      	ldr	r3, [pc, #256]	; (80047b0 <pvPortMalloc+0x17c>)
 80046b0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80046b2:	4b3f      	ldr	r3, [pc, #252]	; (80047b0 <pvPortMalloc+0x17c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80046b8:	e004      	b.n	80046c4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80046ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046bc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80046be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80046c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d903      	bls.n	80046d6 <pvPortMalloc+0xa2>
 80046ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1f1      	bne.n	80046ba <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80046d6:	4b33      	ldr	r3, [pc, #204]	; (80047a4 <pvPortMalloc+0x170>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046dc:	429a      	cmp	r2, r3
 80046de:	d04a      	beq.n	8004776 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80046e0:	6a3b      	ldr	r3, [r7, #32]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2208      	movs	r2, #8
 80046e6:	4413      	add	r3, r2
 80046e8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80046ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	6a3b      	ldr	r3, [r7, #32]
 80046f0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80046f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f4:	685a      	ldr	r2, [r3, #4]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	1ad2      	subs	r2, r2, r3
 80046fa:	2308      	movs	r3, #8
 80046fc:	005b      	lsls	r3, r3, #1
 80046fe:	429a      	cmp	r2, r3
 8004700:	d91e      	bls.n	8004740 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004702:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4413      	add	r3, r2
 8004708:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	f003 0307 	and.w	r3, r3, #7
 8004710:	2b00      	cmp	r3, #0
 8004712:	d009      	beq.n	8004728 <pvPortMalloc+0xf4>
 8004714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004718:	f383 8811 	msr	BASEPRI, r3
 800471c:	f3bf 8f6f 	isb	sy
 8004720:	f3bf 8f4f 	dsb	sy
 8004724:	613b      	str	r3, [r7, #16]
 8004726:	e7fe      	b.n	8004726 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	1ad2      	subs	r2, r2, r3
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800473a:	69b8      	ldr	r0, [r7, #24]
 800473c:	f000 f8f6 	bl	800492c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004740:	4b1a      	ldr	r3, [pc, #104]	; (80047ac <pvPortMalloc+0x178>)
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	4a18      	ldr	r2, [pc, #96]	; (80047ac <pvPortMalloc+0x178>)
 800474c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800474e:	4b17      	ldr	r3, [pc, #92]	; (80047ac <pvPortMalloc+0x178>)
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	4b18      	ldr	r3, [pc, #96]	; (80047b4 <pvPortMalloc+0x180>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	429a      	cmp	r2, r3
 8004758:	d203      	bcs.n	8004762 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800475a:	4b14      	ldr	r3, [pc, #80]	; (80047ac <pvPortMalloc+0x178>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a15      	ldr	r2, [pc, #84]	; (80047b4 <pvPortMalloc+0x180>)
 8004760:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004764:	685a      	ldr	r2, [r3, #4]
 8004766:	4b10      	ldr	r3, [pc, #64]	; (80047a8 <pvPortMalloc+0x174>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	431a      	orrs	r2, r3
 800476c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004772:	2200      	movs	r2, #0
 8004774:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004776:	f7fe fdc5 	bl	8003304 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	f003 0307 	and.w	r3, r3, #7
 8004780:	2b00      	cmp	r3, #0
 8004782:	d009      	beq.n	8004798 <pvPortMalloc+0x164>
 8004784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004788:	f383 8811 	msr	BASEPRI, r3
 800478c:	f3bf 8f6f 	isb	sy
 8004790:	f3bf 8f4f 	dsb	sy
 8004794:	60fb      	str	r3, [r7, #12]
 8004796:	e7fe      	b.n	8004796 <pvPortMalloc+0x162>
	return pvReturn;
 8004798:	69fb      	ldr	r3, [r7, #28]
}
 800479a:	4618      	mov	r0, r3
 800479c:	3728      	adds	r7, #40	; 0x28
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	20001b24 	.word	0x20001b24
 80047a8:	20001b30 	.word	0x20001b30
 80047ac:	20001b28 	.word	0x20001b28
 80047b0:	20001b1c 	.word	0x20001b1c
 80047b4:	20001b2c 	.word	0x20001b2c

080047b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b086      	sub	sp, #24
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d046      	beq.n	8004858 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80047ca:	2308      	movs	r3, #8
 80047cc:	425b      	negs	r3, r3
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	4413      	add	r3, r2
 80047d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	4b20      	ldr	r3, [pc, #128]	; (8004860 <vPortFree+0xa8>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4013      	ands	r3, r2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d109      	bne.n	80047fa <vPortFree+0x42>
 80047e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ea:	f383 8811 	msr	BASEPRI, r3
 80047ee:	f3bf 8f6f 	isb	sy
 80047f2:	f3bf 8f4f 	dsb	sy
 80047f6:	60fb      	str	r3, [r7, #12]
 80047f8:	e7fe      	b.n	80047f8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d009      	beq.n	8004816 <vPortFree+0x5e>
 8004802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004806:	f383 8811 	msr	BASEPRI, r3
 800480a:	f3bf 8f6f 	isb	sy
 800480e:	f3bf 8f4f 	dsb	sy
 8004812:	60bb      	str	r3, [r7, #8]
 8004814:	e7fe      	b.n	8004814 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	685a      	ldr	r2, [r3, #4]
 800481a:	4b11      	ldr	r3, [pc, #68]	; (8004860 <vPortFree+0xa8>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4013      	ands	r3, r2
 8004820:	2b00      	cmp	r3, #0
 8004822:	d019      	beq.n	8004858 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d115      	bne.n	8004858 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	685a      	ldr	r2, [r3, #4]
 8004830:	4b0b      	ldr	r3, [pc, #44]	; (8004860 <vPortFree+0xa8>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	43db      	mvns	r3, r3
 8004836:	401a      	ands	r2, r3
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800483c:	f7fe fd54 	bl	80032e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	685a      	ldr	r2, [r3, #4]
 8004844:	4b07      	ldr	r3, [pc, #28]	; (8004864 <vPortFree+0xac>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4413      	add	r3, r2
 800484a:	4a06      	ldr	r2, [pc, #24]	; (8004864 <vPortFree+0xac>)
 800484c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800484e:	6938      	ldr	r0, [r7, #16]
 8004850:	f000 f86c 	bl	800492c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004854:	f7fe fd56 	bl	8003304 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004858:	bf00      	nop
 800485a:	3718      	adds	r7, #24
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	20001b30 	.word	0x20001b30
 8004864:	20001b28 	.word	0x20001b28

08004868 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004868:	b480      	push	{r7}
 800486a:	b085      	sub	sp, #20
 800486c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800486e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004872:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004874:	4b27      	ldr	r3, [pc, #156]	; (8004914 <prvHeapInit+0xac>)
 8004876:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f003 0307 	and.w	r3, r3, #7
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00c      	beq.n	800489c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	3307      	adds	r3, #7
 8004886:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f023 0307 	bic.w	r3, r3, #7
 800488e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	4a1f      	ldr	r2, [pc, #124]	; (8004914 <prvHeapInit+0xac>)
 8004898:	4413      	add	r3, r2
 800489a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80048a0:	4a1d      	ldr	r2, [pc, #116]	; (8004918 <prvHeapInit+0xb0>)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80048a6:	4b1c      	ldr	r3, [pc, #112]	; (8004918 <prvHeapInit+0xb0>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	4413      	add	r3, r2
 80048b2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80048b4:	2208      	movs	r2, #8
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	1a9b      	subs	r3, r3, r2
 80048ba:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f023 0307 	bic.w	r3, r3, #7
 80048c2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	4a15      	ldr	r2, [pc, #84]	; (800491c <prvHeapInit+0xb4>)
 80048c8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80048ca:	4b14      	ldr	r3, [pc, #80]	; (800491c <prvHeapInit+0xb4>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2200      	movs	r2, #0
 80048d0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80048d2:	4b12      	ldr	r3, [pc, #72]	; (800491c <prvHeapInit+0xb4>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2200      	movs	r2, #0
 80048d8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	68fa      	ldr	r2, [r7, #12]
 80048e2:	1ad2      	subs	r2, r2, r3
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80048e8:	4b0c      	ldr	r3, [pc, #48]	; (800491c <prvHeapInit+0xb4>)
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	4a0a      	ldr	r2, [pc, #40]	; (8004920 <prvHeapInit+0xb8>)
 80048f6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	4a09      	ldr	r2, [pc, #36]	; (8004924 <prvHeapInit+0xbc>)
 80048fe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004900:	4b09      	ldr	r3, [pc, #36]	; (8004928 <prvHeapInit+0xc0>)
 8004902:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004906:	601a      	str	r2, [r3, #0]
}
 8004908:	bf00      	nop
 800490a:	3714      	adds	r7, #20
 800490c:	46bd      	mov	sp, r7
 800490e:	bc80      	pop	{r7}
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	20000f1c 	.word	0x20000f1c
 8004918:	20001b1c 	.word	0x20001b1c
 800491c:	20001b24 	.word	0x20001b24
 8004920:	20001b2c 	.word	0x20001b2c
 8004924:	20001b28 	.word	0x20001b28
 8004928:	20001b30 	.word	0x20001b30

0800492c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800492c:	b480      	push	{r7}
 800492e:	b085      	sub	sp, #20
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004934:	4b27      	ldr	r3, [pc, #156]	; (80049d4 <prvInsertBlockIntoFreeList+0xa8>)
 8004936:	60fb      	str	r3, [r7, #12]
 8004938:	e002      	b.n	8004940 <prvInsertBlockIntoFreeList+0x14>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	429a      	cmp	r2, r3
 8004948:	d8f7      	bhi.n	800493a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	68ba      	ldr	r2, [r7, #8]
 8004954:	4413      	add	r3, r2
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	429a      	cmp	r2, r3
 800495a:	d108      	bne.n	800496e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	685a      	ldr	r2, [r3, #4]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	441a      	add	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	441a      	add	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	429a      	cmp	r2, r3
 8004980:	d118      	bne.n	80049b4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	4b14      	ldr	r3, [pc, #80]	; (80049d8 <prvInsertBlockIntoFreeList+0xac>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	429a      	cmp	r2, r3
 800498c:	d00d      	beq.n	80049aa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685a      	ldr	r2, [r3, #4]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	441a      	add	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	601a      	str	r2, [r3, #0]
 80049a8:	e008      	b.n	80049bc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80049aa:	4b0b      	ldr	r3, [pc, #44]	; (80049d8 <prvInsertBlockIntoFreeList+0xac>)
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	601a      	str	r2, [r3, #0]
 80049b2:	e003      	b.n	80049bc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d002      	beq.n	80049ca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80049ca:	bf00      	nop
 80049cc:	3714      	adds	r7, #20
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc80      	pop	{r7}
 80049d2:	4770      	bx	lr
 80049d4:	20001b1c 	.word	0x20001b1c
 80049d8:	20001b24 	.word	0x20001b24

080049dc <atoi>:
 80049dc:	220a      	movs	r2, #10
 80049de:	2100      	movs	r1, #0
 80049e0:	f000 b92e 	b.w	8004c40 <strtol>

080049e4 <__errno>:
 80049e4:	4b01      	ldr	r3, [pc, #4]	; (80049ec <__errno+0x8>)
 80049e6:	6818      	ldr	r0, [r3, #0]
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	20000038 	.word	0x20000038

080049f0 <__libc_init_array>:
 80049f0:	b570      	push	{r4, r5, r6, lr}
 80049f2:	2500      	movs	r5, #0
 80049f4:	4e0c      	ldr	r6, [pc, #48]	; (8004a28 <__libc_init_array+0x38>)
 80049f6:	4c0d      	ldr	r4, [pc, #52]	; (8004a2c <__libc_init_array+0x3c>)
 80049f8:	1ba4      	subs	r4, r4, r6
 80049fa:	10a4      	asrs	r4, r4, #2
 80049fc:	42a5      	cmp	r5, r4
 80049fe:	d109      	bne.n	8004a14 <__libc_init_array+0x24>
 8004a00:	f000 fd46 	bl	8005490 <_init>
 8004a04:	2500      	movs	r5, #0
 8004a06:	4e0a      	ldr	r6, [pc, #40]	; (8004a30 <__libc_init_array+0x40>)
 8004a08:	4c0a      	ldr	r4, [pc, #40]	; (8004a34 <__libc_init_array+0x44>)
 8004a0a:	1ba4      	subs	r4, r4, r6
 8004a0c:	10a4      	asrs	r4, r4, #2
 8004a0e:	42a5      	cmp	r5, r4
 8004a10:	d105      	bne.n	8004a1e <__libc_init_array+0x2e>
 8004a12:	bd70      	pop	{r4, r5, r6, pc}
 8004a14:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a18:	4798      	blx	r3
 8004a1a:	3501      	adds	r5, #1
 8004a1c:	e7ee      	b.n	80049fc <__libc_init_array+0xc>
 8004a1e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a22:	4798      	blx	r3
 8004a24:	3501      	adds	r5, #1
 8004a26:	e7f2      	b.n	8004a0e <__libc_init_array+0x1e>
 8004a28:	08005828 	.word	0x08005828
 8004a2c:	08005828 	.word	0x08005828
 8004a30:	08005828 	.word	0x08005828
 8004a34:	0800582c 	.word	0x0800582c

08004a38 <memcpy>:
 8004a38:	b510      	push	{r4, lr}
 8004a3a:	1e43      	subs	r3, r0, #1
 8004a3c:	440a      	add	r2, r1
 8004a3e:	4291      	cmp	r1, r2
 8004a40:	d100      	bne.n	8004a44 <memcpy+0xc>
 8004a42:	bd10      	pop	{r4, pc}
 8004a44:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a48:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a4c:	e7f7      	b.n	8004a3e <memcpy+0x6>

08004a4e <memset>:
 8004a4e:	4603      	mov	r3, r0
 8004a50:	4402      	add	r2, r0
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d100      	bne.n	8004a58 <memset+0xa>
 8004a56:	4770      	bx	lr
 8004a58:	f803 1b01 	strb.w	r1, [r3], #1
 8004a5c:	e7f9      	b.n	8004a52 <memset+0x4>
	...

08004a60 <siprintf>:
 8004a60:	b40e      	push	{r1, r2, r3}
 8004a62:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a66:	b500      	push	{lr}
 8004a68:	b09c      	sub	sp, #112	; 0x70
 8004a6a:	ab1d      	add	r3, sp, #116	; 0x74
 8004a6c:	9002      	str	r0, [sp, #8]
 8004a6e:	9006      	str	r0, [sp, #24]
 8004a70:	9107      	str	r1, [sp, #28]
 8004a72:	9104      	str	r1, [sp, #16]
 8004a74:	4808      	ldr	r0, [pc, #32]	; (8004a98 <siprintf+0x38>)
 8004a76:	4909      	ldr	r1, [pc, #36]	; (8004a9c <siprintf+0x3c>)
 8004a78:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a7c:	9105      	str	r1, [sp, #20]
 8004a7e:	6800      	ldr	r0, [r0, #0]
 8004a80:	a902      	add	r1, sp, #8
 8004a82:	9301      	str	r3, [sp, #4]
 8004a84:	f000 fa10 	bl	8004ea8 <_svfiprintf_r>
 8004a88:	2200      	movs	r2, #0
 8004a8a:	9b02      	ldr	r3, [sp, #8]
 8004a8c:	701a      	strb	r2, [r3, #0]
 8004a8e:	b01c      	add	sp, #112	; 0x70
 8004a90:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a94:	b003      	add	sp, #12
 8004a96:	4770      	bx	lr
 8004a98:	20000038 	.word	0x20000038
 8004a9c:	ffff0208 	.word	0xffff0208

08004aa0 <strtok>:
 8004aa0:	4b13      	ldr	r3, [pc, #76]	; (8004af0 <strtok+0x50>)
 8004aa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aa6:	681d      	ldr	r5, [r3, #0]
 8004aa8:	4606      	mov	r6, r0
 8004aaa:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8004aac:	460f      	mov	r7, r1
 8004aae:	b9b4      	cbnz	r4, 8004ade <strtok+0x3e>
 8004ab0:	2050      	movs	r0, #80	; 0x50
 8004ab2:	f000 f8df 	bl	8004c74 <malloc>
 8004ab6:	65a8      	str	r0, [r5, #88]	; 0x58
 8004ab8:	e9c0 4400 	strd	r4, r4, [r0]
 8004abc:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004ac0:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004ac4:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8004ac8:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004acc:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8004ad0:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8004ad4:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8004ad8:	6184      	str	r4, [r0, #24]
 8004ada:	7704      	strb	r4, [r0, #28]
 8004adc:	6244      	str	r4, [r0, #36]	; 0x24
 8004ade:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8004ae0:	4639      	mov	r1, r7
 8004ae2:	4630      	mov	r0, r6
 8004ae4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ae8:	2301      	movs	r3, #1
 8004aea:	f000 b803 	b.w	8004af4 <__strtok_r>
 8004aee:	bf00      	nop
 8004af0:	20000038 	.word	0x20000038

08004af4 <__strtok_r>:
 8004af4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004af6:	b918      	cbnz	r0, 8004b00 <__strtok_r+0xc>
 8004af8:	6810      	ldr	r0, [r2, #0]
 8004afa:	b908      	cbnz	r0, 8004b00 <__strtok_r+0xc>
 8004afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004afe:	4620      	mov	r0, r4
 8004b00:	4604      	mov	r4, r0
 8004b02:	460f      	mov	r7, r1
 8004b04:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004b08:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004b0c:	b91e      	cbnz	r6, 8004b16 <__strtok_r+0x22>
 8004b0e:	b96d      	cbnz	r5, 8004b2c <__strtok_r+0x38>
 8004b10:	6015      	str	r5, [r2, #0]
 8004b12:	4628      	mov	r0, r5
 8004b14:	e7f2      	b.n	8004afc <__strtok_r+0x8>
 8004b16:	42b5      	cmp	r5, r6
 8004b18:	d1f6      	bne.n	8004b08 <__strtok_r+0x14>
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1ef      	bne.n	8004afe <__strtok_r+0xa>
 8004b1e:	6014      	str	r4, [r2, #0]
 8004b20:	7003      	strb	r3, [r0, #0]
 8004b22:	e7eb      	b.n	8004afc <__strtok_r+0x8>
 8004b24:	462b      	mov	r3, r5
 8004b26:	e00d      	b.n	8004b44 <__strtok_r+0x50>
 8004b28:	b926      	cbnz	r6, 8004b34 <__strtok_r+0x40>
 8004b2a:	461c      	mov	r4, r3
 8004b2c:	4623      	mov	r3, r4
 8004b2e:	460f      	mov	r7, r1
 8004b30:	f813 5b01 	ldrb.w	r5, [r3], #1
 8004b34:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004b38:	42b5      	cmp	r5, r6
 8004b3a:	d1f5      	bne.n	8004b28 <__strtok_r+0x34>
 8004b3c:	2d00      	cmp	r5, #0
 8004b3e:	d0f1      	beq.n	8004b24 <__strtok_r+0x30>
 8004b40:	2100      	movs	r1, #0
 8004b42:	7021      	strb	r1, [r4, #0]
 8004b44:	6013      	str	r3, [r2, #0]
 8004b46:	e7d9      	b.n	8004afc <__strtok_r+0x8>

08004b48 <_strtol_l.isra.0>:
 8004b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b4c:	4680      	mov	r8, r0
 8004b4e:	4689      	mov	r9, r1
 8004b50:	4692      	mov	sl, r2
 8004b52:	461e      	mov	r6, r3
 8004b54:	460f      	mov	r7, r1
 8004b56:	463d      	mov	r5, r7
 8004b58:	9808      	ldr	r0, [sp, #32]
 8004b5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004b5e:	f000 f885 	bl	8004c6c <__locale_ctype_ptr_l>
 8004b62:	4420      	add	r0, r4
 8004b64:	7843      	ldrb	r3, [r0, #1]
 8004b66:	f013 0308 	ands.w	r3, r3, #8
 8004b6a:	d132      	bne.n	8004bd2 <_strtol_l.isra.0+0x8a>
 8004b6c:	2c2d      	cmp	r4, #45	; 0x2d
 8004b6e:	d132      	bne.n	8004bd6 <_strtol_l.isra.0+0x8e>
 8004b70:	2201      	movs	r2, #1
 8004b72:	787c      	ldrb	r4, [r7, #1]
 8004b74:	1cbd      	adds	r5, r7, #2
 8004b76:	2e00      	cmp	r6, #0
 8004b78:	d05d      	beq.n	8004c36 <_strtol_l.isra.0+0xee>
 8004b7a:	2e10      	cmp	r6, #16
 8004b7c:	d109      	bne.n	8004b92 <_strtol_l.isra.0+0x4a>
 8004b7e:	2c30      	cmp	r4, #48	; 0x30
 8004b80:	d107      	bne.n	8004b92 <_strtol_l.isra.0+0x4a>
 8004b82:	782b      	ldrb	r3, [r5, #0]
 8004b84:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004b88:	2b58      	cmp	r3, #88	; 0x58
 8004b8a:	d14f      	bne.n	8004c2c <_strtol_l.isra.0+0xe4>
 8004b8c:	2610      	movs	r6, #16
 8004b8e:	786c      	ldrb	r4, [r5, #1]
 8004b90:	3502      	adds	r5, #2
 8004b92:	2a00      	cmp	r2, #0
 8004b94:	bf14      	ite	ne
 8004b96:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8004b9a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8004b9e:	2700      	movs	r7, #0
 8004ba0:	fbb1 fcf6 	udiv	ip, r1, r6
 8004ba4:	4638      	mov	r0, r7
 8004ba6:	fb06 1e1c 	mls	lr, r6, ip, r1
 8004baa:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8004bae:	2b09      	cmp	r3, #9
 8004bb0:	d817      	bhi.n	8004be2 <_strtol_l.isra.0+0x9a>
 8004bb2:	461c      	mov	r4, r3
 8004bb4:	42a6      	cmp	r6, r4
 8004bb6:	dd23      	ble.n	8004c00 <_strtol_l.isra.0+0xb8>
 8004bb8:	1c7b      	adds	r3, r7, #1
 8004bba:	d007      	beq.n	8004bcc <_strtol_l.isra.0+0x84>
 8004bbc:	4584      	cmp	ip, r0
 8004bbe:	d31c      	bcc.n	8004bfa <_strtol_l.isra.0+0xb2>
 8004bc0:	d101      	bne.n	8004bc6 <_strtol_l.isra.0+0x7e>
 8004bc2:	45a6      	cmp	lr, r4
 8004bc4:	db19      	blt.n	8004bfa <_strtol_l.isra.0+0xb2>
 8004bc6:	2701      	movs	r7, #1
 8004bc8:	fb00 4006 	mla	r0, r0, r6, r4
 8004bcc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004bd0:	e7eb      	b.n	8004baa <_strtol_l.isra.0+0x62>
 8004bd2:	462f      	mov	r7, r5
 8004bd4:	e7bf      	b.n	8004b56 <_strtol_l.isra.0+0xe>
 8004bd6:	2c2b      	cmp	r4, #43	; 0x2b
 8004bd8:	bf04      	itt	eq
 8004bda:	1cbd      	addeq	r5, r7, #2
 8004bdc:	787c      	ldrbeq	r4, [r7, #1]
 8004bde:	461a      	mov	r2, r3
 8004be0:	e7c9      	b.n	8004b76 <_strtol_l.isra.0+0x2e>
 8004be2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8004be6:	2b19      	cmp	r3, #25
 8004be8:	d801      	bhi.n	8004bee <_strtol_l.isra.0+0xa6>
 8004bea:	3c37      	subs	r4, #55	; 0x37
 8004bec:	e7e2      	b.n	8004bb4 <_strtol_l.isra.0+0x6c>
 8004bee:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8004bf2:	2b19      	cmp	r3, #25
 8004bf4:	d804      	bhi.n	8004c00 <_strtol_l.isra.0+0xb8>
 8004bf6:	3c57      	subs	r4, #87	; 0x57
 8004bf8:	e7dc      	b.n	8004bb4 <_strtol_l.isra.0+0x6c>
 8004bfa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004bfe:	e7e5      	b.n	8004bcc <_strtol_l.isra.0+0x84>
 8004c00:	1c7b      	adds	r3, r7, #1
 8004c02:	d108      	bne.n	8004c16 <_strtol_l.isra.0+0xce>
 8004c04:	2322      	movs	r3, #34	; 0x22
 8004c06:	4608      	mov	r0, r1
 8004c08:	f8c8 3000 	str.w	r3, [r8]
 8004c0c:	f1ba 0f00 	cmp.w	sl, #0
 8004c10:	d107      	bne.n	8004c22 <_strtol_l.isra.0+0xda>
 8004c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c16:	b102      	cbz	r2, 8004c1a <_strtol_l.isra.0+0xd2>
 8004c18:	4240      	negs	r0, r0
 8004c1a:	f1ba 0f00 	cmp.w	sl, #0
 8004c1e:	d0f8      	beq.n	8004c12 <_strtol_l.isra.0+0xca>
 8004c20:	b10f      	cbz	r7, 8004c26 <_strtol_l.isra.0+0xde>
 8004c22:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8004c26:	f8ca 9000 	str.w	r9, [sl]
 8004c2a:	e7f2      	b.n	8004c12 <_strtol_l.isra.0+0xca>
 8004c2c:	2430      	movs	r4, #48	; 0x30
 8004c2e:	2e00      	cmp	r6, #0
 8004c30:	d1af      	bne.n	8004b92 <_strtol_l.isra.0+0x4a>
 8004c32:	2608      	movs	r6, #8
 8004c34:	e7ad      	b.n	8004b92 <_strtol_l.isra.0+0x4a>
 8004c36:	2c30      	cmp	r4, #48	; 0x30
 8004c38:	d0a3      	beq.n	8004b82 <_strtol_l.isra.0+0x3a>
 8004c3a:	260a      	movs	r6, #10
 8004c3c:	e7a9      	b.n	8004b92 <_strtol_l.isra.0+0x4a>
	...

08004c40 <strtol>:
 8004c40:	4b08      	ldr	r3, [pc, #32]	; (8004c64 <strtol+0x24>)
 8004c42:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004c44:	681c      	ldr	r4, [r3, #0]
 8004c46:	4d08      	ldr	r5, [pc, #32]	; (8004c68 <strtol+0x28>)
 8004c48:	6a23      	ldr	r3, [r4, #32]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	bf08      	it	eq
 8004c4e:	462b      	moveq	r3, r5
 8004c50:	9300      	str	r3, [sp, #0]
 8004c52:	4613      	mov	r3, r2
 8004c54:	460a      	mov	r2, r1
 8004c56:	4601      	mov	r1, r0
 8004c58:	4620      	mov	r0, r4
 8004c5a:	f7ff ff75 	bl	8004b48 <_strtol_l.isra.0>
 8004c5e:	b003      	add	sp, #12
 8004c60:	bd30      	pop	{r4, r5, pc}
 8004c62:	bf00      	nop
 8004c64:	20000038 	.word	0x20000038
 8004c68:	2000009c 	.word	0x2000009c

08004c6c <__locale_ctype_ptr_l>:
 8004c6c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8004c70:	4770      	bx	lr
	...

08004c74 <malloc>:
 8004c74:	4b02      	ldr	r3, [pc, #8]	; (8004c80 <malloc+0xc>)
 8004c76:	4601      	mov	r1, r0
 8004c78:	6818      	ldr	r0, [r3, #0]
 8004c7a:	f000 b861 	b.w	8004d40 <_malloc_r>
 8004c7e:	bf00      	nop
 8004c80:	20000038 	.word	0x20000038

08004c84 <__ascii_mbtowc>:
 8004c84:	b082      	sub	sp, #8
 8004c86:	b901      	cbnz	r1, 8004c8a <__ascii_mbtowc+0x6>
 8004c88:	a901      	add	r1, sp, #4
 8004c8a:	b142      	cbz	r2, 8004c9e <__ascii_mbtowc+0x1a>
 8004c8c:	b14b      	cbz	r3, 8004ca2 <__ascii_mbtowc+0x1e>
 8004c8e:	7813      	ldrb	r3, [r2, #0]
 8004c90:	600b      	str	r3, [r1, #0]
 8004c92:	7812      	ldrb	r2, [r2, #0]
 8004c94:	1c10      	adds	r0, r2, #0
 8004c96:	bf18      	it	ne
 8004c98:	2001      	movne	r0, #1
 8004c9a:	b002      	add	sp, #8
 8004c9c:	4770      	bx	lr
 8004c9e:	4610      	mov	r0, r2
 8004ca0:	e7fb      	b.n	8004c9a <__ascii_mbtowc+0x16>
 8004ca2:	f06f 0001 	mvn.w	r0, #1
 8004ca6:	e7f8      	b.n	8004c9a <__ascii_mbtowc+0x16>

08004ca8 <_free_r>:
 8004ca8:	b538      	push	{r3, r4, r5, lr}
 8004caa:	4605      	mov	r5, r0
 8004cac:	2900      	cmp	r1, #0
 8004cae:	d043      	beq.n	8004d38 <_free_r+0x90>
 8004cb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cb4:	1f0c      	subs	r4, r1, #4
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	bfb8      	it	lt
 8004cba:	18e4      	addlt	r4, r4, r3
 8004cbc:	f000 fbb8 	bl	8005430 <__malloc_lock>
 8004cc0:	4a1e      	ldr	r2, [pc, #120]	; (8004d3c <_free_r+0x94>)
 8004cc2:	6813      	ldr	r3, [r2, #0]
 8004cc4:	4610      	mov	r0, r2
 8004cc6:	b933      	cbnz	r3, 8004cd6 <_free_r+0x2e>
 8004cc8:	6063      	str	r3, [r4, #4]
 8004cca:	6014      	str	r4, [r2, #0]
 8004ccc:	4628      	mov	r0, r5
 8004cce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004cd2:	f000 bbae 	b.w	8005432 <__malloc_unlock>
 8004cd6:	42a3      	cmp	r3, r4
 8004cd8:	d90b      	bls.n	8004cf2 <_free_r+0x4a>
 8004cda:	6821      	ldr	r1, [r4, #0]
 8004cdc:	1862      	adds	r2, r4, r1
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	bf01      	itttt	eq
 8004ce2:	681a      	ldreq	r2, [r3, #0]
 8004ce4:	685b      	ldreq	r3, [r3, #4]
 8004ce6:	1852      	addeq	r2, r2, r1
 8004ce8:	6022      	streq	r2, [r4, #0]
 8004cea:	6063      	str	r3, [r4, #4]
 8004cec:	6004      	str	r4, [r0, #0]
 8004cee:	e7ed      	b.n	8004ccc <_free_r+0x24>
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	b10a      	cbz	r2, 8004cfa <_free_r+0x52>
 8004cf6:	42a2      	cmp	r2, r4
 8004cf8:	d9fa      	bls.n	8004cf0 <_free_r+0x48>
 8004cfa:	6819      	ldr	r1, [r3, #0]
 8004cfc:	1858      	adds	r0, r3, r1
 8004cfe:	42a0      	cmp	r0, r4
 8004d00:	d10b      	bne.n	8004d1a <_free_r+0x72>
 8004d02:	6820      	ldr	r0, [r4, #0]
 8004d04:	4401      	add	r1, r0
 8004d06:	1858      	adds	r0, r3, r1
 8004d08:	4282      	cmp	r2, r0
 8004d0a:	6019      	str	r1, [r3, #0]
 8004d0c:	d1de      	bne.n	8004ccc <_free_r+0x24>
 8004d0e:	6810      	ldr	r0, [r2, #0]
 8004d10:	6852      	ldr	r2, [r2, #4]
 8004d12:	4401      	add	r1, r0
 8004d14:	6019      	str	r1, [r3, #0]
 8004d16:	605a      	str	r2, [r3, #4]
 8004d18:	e7d8      	b.n	8004ccc <_free_r+0x24>
 8004d1a:	d902      	bls.n	8004d22 <_free_r+0x7a>
 8004d1c:	230c      	movs	r3, #12
 8004d1e:	602b      	str	r3, [r5, #0]
 8004d20:	e7d4      	b.n	8004ccc <_free_r+0x24>
 8004d22:	6820      	ldr	r0, [r4, #0]
 8004d24:	1821      	adds	r1, r4, r0
 8004d26:	428a      	cmp	r2, r1
 8004d28:	bf01      	itttt	eq
 8004d2a:	6811      	ldreq	r1, [r2, #0]
 8004d2c:	6852      	ldreq	r2, [r2, #4]
 8004d2e:	1809      	addeq	r1, r1, r0
 8004d30:	6021      	streq	r1, [r4, #0]
 8004d32:	6062      	str	r2, [r4, #4]
 8004d34:	605c      	str	r4, [r3, #4]
 8004d36:	e7c9      	b.n	8004ccc <_free_r+0x24>
 8004d38:	bd38      	pop	{r3, r4, r5, pc}
 8004d3a:	bf00      	nop
 8004d3c:	20001b34 	.word	0x20001b34

08004d40 <_malloc_r>:
 8004d40:	b570      	push	{r4, r5, r6, lr}
 8004d42:	1ccd      	adds	r5, r1, #3
 8004d44:	f025 0503 	bic.w	r5, r5, #3
 8004d48:	3508      	adds	r5, #8
 8004d4a:	2d0c      	cmp	r5, #12
 8004d4c:	bf38      	it	cc
 8004d4e:	250c      	movcc	r5, #12
 8004d50:	2d00      	cmp	r5, #0
 8004d52:	4606      	mov	r6, r0
 8004d54:	db01      	blt.n	8004d5a <_malloc_r+0x1a>
 8004d56:	42a9      	cmp	r1, r5
 8004d58:	d903      	bls.n	8004d62 <_malloc_r+0x22>
 8004d5a:	230c      	movs	r3, #12
 8004d5c:	6033      	str	r3, [r6, #0]
 8004d5e:	2000      	movs	r0, #0
 8004d60:	bd70      	pop	{r4, r5, r6, pc}
 8004d62:	f000 fb65 	bl	8005430 <__malloc_lock>
 8004d66:	4a21      	ldr	r2, [pc, #132]	; (8004dec <_malloc_r+0xac>)
 8004d68:	6814      	ldr	r4, [r2, #0]
 8004d6a:	4621      	mov	r1, r4
 8004d6c:	b991      	cbnz	r1, 8004d94 <_malloc_r+0x54>
 8004d6e:	4c20      	ldr	r4, [pc, #128]	; (8004df0 <_malloc_r+0xb0>)
 8004d70:	6823      	ldr	r3, [r4, #0]
 8004d72:	b91b      	cbnz	r3, 8004d7c <_malloc_r+0x3c>
 8004d74:	4630      	mov	r0, r6
 8004d76:	f000 fb17 	bl	80053a8 <_sbrk_r>
 8004d7a:	6020      	str	r0, [r4, #0]
 8004d7c:	4629      	mov	r1, r5
 8004d7e:	4630      	mov	r0, r6
 8004d80:	f000 fb12 	bl	80053a8 <_sbrk_r>
 8004d84:	1c43      	adds	r3, r0, #1
 8004d86:	d124      	bne.n	8004dd2 <_malloc_r+0x92>
 8004d88:	230c      	movs	r3, #12
 8004d8a:	4630      	mov	r0, r6
 8004d8c:	6033      	str	r3, [r6, #0]
 8004d8e:	f000 fb50 	bl	8005432 <__malloc_unlock>
 8004d92:	e7e4      	b.n	8004d5e <_malloc_r+0x1e>
 8004d94:	680b      	ldr	r3, [r1, #0]
 8004d96:	1b5b      	subs	r3, r3, r5
 8004d98:	d418      	bmi.n	8004dcc <_malloc_r+0x8c>
 8004d9a:	2b0b      	cmp	r3, #11
 8004d9c:	d90f      	bls.n	8004dbe <_malloc_r+0x7e>
 8004d9e:	600b      	str	r3, [r1, #0]
 8004da0:	18cc      	adds	r4, r1, r3
 8004da2:	50cd      	str	r5, [r1, r3]
 8004da4:	4630      	mov	r0, r6
 8004da6:	f000 fb44 	bl	8005432 <__malloc_unlock>
 8004daa:	f104 000b 	add.w	r0, r4, #11
 8004dae:	1d23      	adds	r3, r4, #4
 8004db0:	f020 0007 	bic.w	r0, r0, #7
 8004db4:	1ac3      	subs	r3, r0, r3
 8004db6:	d0d3      	beq.n	8004d60 <_malloc_r+0x20>
 8004db8:	425a      	negs	r2, r3
 8004dba:	50e2      	str	r2, [r4, r3]
 8004dbc:	e7d0      	b.n	8004d60 <_malloc_r+0x20>
 8004dbe:	684b      	ldr	r3, [r1, #4]
 8004dc0:	428c      	cmp	r4, r1
 8004dc2:	bf16      	itet	ne
 8004dc4:	6063      	strne	r3, [r4, #4]
 8004dc6:	6013      	streq	r3, [r2, #0]
 8004dc8:	460c      	movne	r4, r1
 8004dca:	e7eb      	b.n	8004da4 <_malloc_r+0x64>
 8004dcc:	460c      	mov	r4, r1
 8004dce:	6849      	ldr	r1, [r1, #4]
 8004dd0:	e7cc      	b.n	8004d6c <_malloc_r+0x2c>
 8004dd2:	1cc4      	adds	r4, r0, #3
 8004dd4:	f024 0403 	bic.w	r4, r4, #3
 8004dd8:	42a0      	cmp	r0, r4
 8004dda:	d005      	beq.n	8004de8 <_malloc_r+0xa8>
 8004ddc:	1a21      	subs	r1, r4, r0
 8004dde:	4630      	mov	r0, r6
 8004de0:	f000 fae2 	bl	80053a8 <_sbrk_r>
 8004de4:	3001      	adds	r0, #1
 8004de6:	d0cf      	beq.n	8004d88 <_malloc_r+0x48>
 8004de8:	6025      	str	r5, [r4, #0]
 8004dea:	e7db      	b.n	8004da4 <_malloc_r+0x64>
 8004dec:	20001b34 	.word	0x20001b34
 8004df0:	20001b38 	.word	0x20001b38

08004df4 <__ssputs_r>:
 8004df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004df8:	688e      	ldr	r6, [r1, #8]
 8004dfa:	4682      	mov	sl, r0
 8004dfc:	429e      	cmp	r6, r3
 8004dfe:	460c      	mov	r4, r1
 8004e00:	4690      	mov	r8, r2
 8004e02:	4699      	mov	r9, r3
 8004e04:	d837      	bhi.n	8004e76 <__ssputs_r+0x82>
 8004e06:	898a      	ldrh	r2, [r1, #12]
 8004e08:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004e0c:	d031      	beq.n	8004e72 <__ssputs_r+0x7e>
 8004e0e:	2302      	movs	r3, #2
 8004e10:	6825      	ldr	r5, [r4, #0]
 8004e12:	6909      	ldr	r1, [r1, #16]
 8004e14:	1a6f      	subs	r7, r5, r1
 8004e16:	6965      	ldr	r5, [r4, #20]
 8004e18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e1c:	fb95 f5f3 	sdiv	r5, r5, r3
 8004e20:	f109 0301 	add.w	r3, r9, #1
 8004e24:	443b      	add	r3, r7
 8004e26:	429d      	cmp	r5, r3
 8004e28:	bf38      	it	cc
 8004e2a:	461d      	movcc	r5, r3
 8004e2c:	0553      	lsls	r3, r2, #21
 8004e2e:	d530      	bpl.n	8004e92 <__ssputs_r+0x9e>
 8004e30:	4629      	mov	r1, r5
 8004e32:	f7ff ff85 	bl	8004d40 <_malloc_r>
 8004e36:	4606      	mov	r6, r0
 8004e38:	b950      	cbnz	r0, 8004e50 <__ssputs_r+0x5c>
 8004e3a:	230c      	movs	r3, #12
 8004e3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e40:	f8ca 3000 	str.w	r3, [sl]
 8004e44:	89a3      	ldrh	r3, [r4, #12]
 8004e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e4a:	81a3      	strh	r3, [r4, #12]
 8004e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e50:	463a      	mov	r2, r7
 8004e52:	6921      	ldr	r1, [r4, #16]
 8004e54:	f7ff fdf0 	bl	8004a38 <memcpy>
 8004e58:	89a3      	ldrh	r3, [r4, #12]
 8004e5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004e5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e62:	81a3      	strh	r3, [r4, #12]
 8004e64:	6126      	str	r6, [r4, #16]
 8004e66:	443e      	add	r6, r7
 8004e68:	6026      	str	r6, [r4, #0]
 8004e6a:	464e      	mov	r6, r9
 8004e6c:	6165      	str	r5, [r4, #20]
 8004e6e:	1bed      	subs	r5, r5, r7
 8004e70:	60a5      	str	r5, [r4, #8]
 8004e72:	454e      	cmp	r6, r9
 8004e74:	d900      	bls.n	8004e78 <__ssputs_r+0x84>
 8004e76:	464e      	mov	r6, r9
 8004e78:	4632      	mov	r2, r6
 8004e7a:	4641      	mov	r1, r8
 8004e7c:	6820      	ldr	r0, [r4, #0]
 8004e7e:	f000 fabe 	bl	80053fe <memmove>
 8004e82:	68a3      	ldr	r3, [r4, #8]
 8004e84:	2000      	movs	r0, #0
 8004e86:	1b9b      	subs	r3, r3, r6
 8004e88:	60a3      	str	r3, [r4, #8]
 8004e8a:	6823      	ldr	r3, [r4, #0]
 8004e8c:	441e      	add	r6, r3
 8004e8e:	6026      	str	r6, [r4, #0]
 8004e90:	e7dc      	b.n	8004e4c <__ssputs_r+0x58>
 8004e92:	462a      	mov	r2, r5
 8004e94:	f000 face 	bl	8005434 <_realloc_r>
 8004e98:	4606      	mov	r6, r0
 8004e9a:	2800      	cmp	r0, #0
 8004e9c:	d1e2      	bne.n	8004e64 <__ssputs_r+0x70>
 8004e9e:	6921      	ldr	r1, [r4, #16]
 8004ea0:	4650      	mov	r0, sl
 8004ea2:	f7ff ff01 	bl	8004ca8 <_free_r>
 8004ea6:	e7c8      	b.n	8004e3a <__ssputs_r+0x46>

08004ea8 <_svfiprintf_r>:
 8004ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eac:	461d      	mov	r5, r3
 8004eae:	898b      	ldrh	r3, [r1, #12]
 8004eb0:	b09d      	sub	sp, #116	; 0x74
 8004eb2:	061f      	lsls	r7, r3, #24
 8004eb4:	4680      	mov	r8, r0
 8004eb6:	460c      	mov	r4, r1
 8004eb8:	4616      	mov	r6, r2
 8004eba:	d50f      	bpl.n	8004edc <_svfiprintf_r+0x34>
 8004ebc:	690b      	ldr	r3, [r1, #16]
 8004ebe:	b96b      	cbnz	r3, 8004edc <_svfiprintf_r+0x34>
 8004ec0:	2140      	movs	r1, #64	; 0x40
 8004ec2:	f7ff ff3d 	bl	8004d40 <_malloc_r>
 8004ec6:	6020      	str	r0, [r4, #0]
 8004ec8:	6120      	str	r0, [r4, #16]
 8004eca:	b928      	cbnz	r0, 8004ed8 <_svfiprintf_r+0x30>
 8004ecc:	230c      	movs	r3, #12
 8004ece:	f8c8 3000 	str.w	r3, [r8]
 8004ed2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ed6:	e0c8      	b.n	800506a <_svfiprintf_r+0x1c2>
 8004ed8:	2340      	movs	r3, #64	; 0x40
 8004eda:	6163      	str	r3, [r4, #20]
 8004edc:	2300      	movs	r3, #0
 8004ede:	9309      	str	r3, [sp, #36]	; 0x24
 8004ee0:	2320      	movs	r3, #32
 8004ee2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004ee6:	2330      	movs	r3, #48	; 0x30
 8004ee8:	f04f 0b01 	mov.w	fp, #1
 8004eec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ef0:	9503      	str	r5, [sp, #12]
 8004ef2:	4637      	mov	r7, r6
 8004ef4:	463d      	mov	r5, r7
 8004ef6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004efa:	b10b      	cbz	r3, 8004f00 <_svfiprintf_r+0x58>
 8004efc:	2b25      	cmp	r3, #37	; 0x25
 8004efe:	d13e      	bne.n	8004f7e <_svfiprintf_r+0xd6>
 8004f00:	ebb7 0a06 	subs.w	sl, r7, r6
 8004f04:	d00b      	beq.n	8004f1e <_svfiprintf_r+0x76>
 8004f06:	4653      	mov	r3, sl
 8004f08:	4632      	mov	r2, r6
 8004f0a:	4621      	mov	r1, r4
 8004f0c:	4640      	mov	r0, r8
 8004f0e:	f7ff ff71 	bl	8004df4 <__ssputs_r>
 8004f12:	3001      	adds	r0, #1
 8004f14:	f000 80a4 	beq.w	8005060 <_svfiprintf_r+0x1b8>
 8004f18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f1a:	4453      	add	r3, sl
 8004f1c:	9309      	str	r3, [sp, #36]	; 0x24
 8004f1e:	783b      	ldrb	r3, [r7, #0]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	f000 809d 	beq.w	8005060 <_svfiprintf_r+0x1b8>
 8004f26:	2300      	movs	r3, #0
 8004f28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f30:	9304      	str	r3, [sp, #16]
 8004f32:	9307      	str	r3, [sp, #28]
 8004f34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004f38:	931a      	str	r3, [sp, #104]	; 0x68
 8004f3a:	462f      	mov	r7, r5
 8004f3c:	2205      	movs	r2, #5
 8004f3e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004f42:	4850      	ldr	r0, [pc, #320]	; (8005084 <_svfiprintf_r+0x1dc>)
 8004f44:	f000 fa4d 	bl	80053e2 <memchr>
 8004f48:	9b04      	ldr	r3, [sp, #16]
 8004f4a:	b9d0      	cbnz	r0, 8004f82 <_svfiprintf_r+0xda>
 8004f4c:	06d9      	lsls	r1, r3, #27
 8004f4e:	bf44      	itt	mi
 8004f50:	2220      	movmi	r2, #32
 8004f52:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004f56:	071a      	lsls	r2, r3, #28
 8004f58:	bf44      	itt	mi
 8004f5a:	222b      	movmi	r2, #43	; 0x2b
 8004f5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004f60:	782a      	ldrb	r2, [r5, #0]
 8004f62:	2a2a      	cmp	r2, #42	; 0x2a
 8004f64:	d015      	beq.n	8004f92 <_svfiprintf_r+0xea>
 8004f66:	462f      	mov	r7, r5
 8004f68:	2000      	movs	r0, #0
 8004f6a:	250a      	movs	r5, #10
 8004f6c:	9a07      	ldr	r2, [sp, #28]
 8004f6e:	4639      	mov	r1, r7
 8004f70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f74:	3b30      	subs	r3, #48	; 0x30
 8004f76:	2b09      	cmp	r3, #9
 8004f78:	d94d      	bls.n	8005016 <_svfiprintf_r+0x16e>
 8004f7a:	b1b8      	cbz	r0, 8004fac <_svfiprintf_r+0x104>
 8004f7c:	e00f      	b.n	8004f9e <_svfiprintf_r+0xf6>
 8004f7e:	462f      	mov	r7, r5
 8004f80:	e7b8      	b.n	8004ef4 <_svfiprintf_r+0x4c>
 8004f82:	4a40      	ldr	r2, [pc, #256]	; (8005084 <_svfiprintf_r+0x1dc>)
 8004f84:	463d      	mov	r5, r7
 8004f86:	1a80      	subs	r0, r0, r2
 8004f88:	fa0b f000 	lsl.w	r0, fp, r0
 8004f8c:	4318      	orrs	r0, r3
 8004f8e:	9004      	str	r0, [sp, #16]
 8004f90:	e7d3      	b.n	8004f3a <_svfiprintf_r+0x92>
 8004f92:	9a03      	ldr	r2, [sp, #12]
 8004f94:	1d11      	adds	r1, r2, #4
 8004f96:	6812      	ldr	r2, [r2, #0]
 8004f98:	9103      	str	r1, [sp, #12]
 8004f9a:	2a00      	cmp	r2, #0
 8004f9c:	db01      	blt.n	8004fa2 <_svfiprintf_r+0xfa>
 8004f9e:	9207      	str	r2, [sp, #28]
 8004fa0:	e004      	b.n	8004fac <_svfiprintf_r+0x104>
 8004fa2:	4252      	negs	r2, r2
 8004fa4:	f043 0302 	orr.w	r3, r3, #2
 8004fa8:	9207      	str	r2, [sp, #28]
 8004faa:	9304      	str	r3, [sp, #16]
 8004fac:	783b      	ldrb	r3, [r7, #0]
 8004fae:	2b2e      	cmp	r3, #46	; 0x2e
 8004fb0:	d10c      	bne.n	8004fcc <_svfiprintf_r+0x124>
 8004fb2:	787b      	ldrb	r3, [r7, #1]
 8004fb4:	2b2a      	cmp	r3, #42	; 0x2a
 8004fb6:	d133      	bne.n	8005020 <_svfiprintf_r+0x178>
 8004fb8:	9b03      	ldr	r3, [sp, #12]
 8004fba:	3702      	adds	r7, #2
 8004fbc:	1d1a      	adds	r2, r3, #4
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	9203      	str	r2, [sp, #12]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	bfb8      	it	lt
 8004fc6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004fca:	9305      	str	r3, [sp, #20]
 8004fcc:	4d2e      	ldr	r5, [pc, #184]	; (8005088 <_svfiprintf_r+0x1e0>)
 8004fce:	2203      	movs	r2, #3
 8004fd0:	7839      	ldrb	r1, [r7, #0]
 8004fd2:	4628      	mov	r0, r5
 8004fd4:	f000 fa05 	bl	80053e2 <memchr>
 8004fd8:	b138      	cbz	r0, 8004fea <_svfiprintf_r+0x142>
 8004fda:	2340      	movs	r3, #64	; 0x40
 8004fdc:	1b40      	subs	r0, r0, r5
 8004fde:	fa03 f000 	lsl.w	r0, r3, r0
 8004fe2:	9b04      	ldr	r3, [sp, #16]
 8004fe4:	3701      	adds	r7, #1
 8004fe6:	4303      	orrs	r3, r0
 8004fe8:	9304      	str	r3, [sp, #16]
 8004fea:	7839      	ldrb	r1, [r7, #0]
 8004fec:	2206      	movs	r2, #6
 8004fee:	4827      	ldr	r0, [pc, #156]	; (800508c <_svfiprintf_r+0x1e4>)
 8004ff0:	1c7e      	adds	r6, r7, #1
 8004ff2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ff6:	f000 f9f4 	bl	80053e2 <memchr>
 8004ffa:	2800      	cmp	r0, #0
 8004ffc:	d038      	beq.n	8005070 <_svfiprintf_r+0x1c8>
 8004ffe:	4b24      	ldr	r3, [pc, #144]	; (8005090 <_svfiprintf_r+0x1e8>)
 8005000:	bb13      	cbnz	r3, 8005048 <_svfiprintf_r+0x1a0>
 8005002:	9b03      	ldr	r3, [sp, #12]
 8005004:	3307      	adds	r3, #7
 8005006:	f023 0307 	bic.w	r3, r3, #7
 800500a:	3308      	adds	r3, #8
 800500c:	9303      	str	r3, [sp, #12]
 800500e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005010:	444b      	add	r3, r9
 8005012:	9309      	str	r3, [sp, #36]	; 0x24
 8005014:	e76d      	b.n	8004ef2 <_svfiprintf_r+0x4a>
 8005016:	fb05 3202 	mla	r2, r5, r2, r3
 800501a:	2001      	movs	r0, #1
 800501c:	460f      	mov	r7, r1
 800501e:	e7a6      	b.n	8004f6e <_svfiprintf_r+0xc6>
 8005020:	2300      	movs	r3, #0
 8005022:	250a      	movs	r5, #10
 8005024:	4619      	mov	r1, r3
 8005026:	3701      	adds	r7, #1
 8005028:	9305      	str	r3, [sp, #20]
 800502a:	4638      	mov	r0, r7
 800502c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005030:	3a30      	subs	r2, #48	; 0x30
 8005032:	2a09      	cmp	r2, #9
 8005034:	d903      	bls.n	800503e <_svfiprintf_r+0x196>
 8005036:	2b00      	cmp	r3, #0
 8005038:	d0c8      	beq.n	8004fcc <_svfiprintf_r+0x124>
 800503a:	9105      	str	r1, [sp, #20]
 800503c:	e7c6      	b.n	8004fcc <_svfiprintf_r+0x124>
 800503e:	fb05 2101 	mla	r1, r5, r1, r2
 8005042:	2301      	movs	r3, #1
 8005044:	4607      	mov	r7, r0
 8005046:	e7f0      	b.n	800502a <_svfiprintf_r+0x182>
 8005048:	ab03      	add	r3, sp, #12
 800504a:	9300      	str	r3, [sp, #0]
 800504c:	4622      	mov	r2, r4
 800504e:	4b11      	ldr	r3, [pc, #68]	; (8005094 <_svfiprintf_r+0x1ec>)
 8005050:	a904      	add	r1, sp, #16
 8005052:	4640      	mov	r0, r8
 8005054:	f3af 8000 	nop.w
 8005058:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800505c:	4681      	mov	r9, r0
 800505e:	d1d6      	bne.n	800500e <_svfiprintf_r+0x166>
 8005060:	89a3      	ldrh	r3, [r4, #12]
 8005062:	065b      	lsls	r3, r3, #25
 8005064:	f53f af35 	bmi.w	8004ed2 <_svfiprintf_r+0x2a>
 8005068:	9809      	ldr	r0, [sp, #36]	; 0x24
 800506a:	b01d      	add	sp, #116	; 0x74
 800506c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005070:	ab03      	add	r3, sp, #12
 8005072:	9300      	str	r3, [sp, #0]
 8005074:	4622      	mov	r2, r4
 8005076:	4b07      	ldr	r3, [pc, #28]	; (8005094 <_svfiprintf_r+0x1ec>)
 8005078:	a904      	add	r1, sp, #16
 800507a:	4640      	mov	r0, r8
 800507c:	f000 f882 	bl	8005184 <_printf_i>
 8005080:	e7ea      	b.n	8005058 <_svfiprintf_r+0x1b0>
 8005082:	bf00      	nop
 8005084:	080056f2 	.word	0x080056f2
 8005088:	080056f8 	.word	0x080056f8
 800508c:	080056fc 	.word	0x080056fc
 8005090:	00000000 	.word	0x00000000
 8005094:	08004df5 	.word	0x08004df5

08005098 <_printf_common>:
 8005098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800509c:	4691      	mov	r9, r2
 800509e:	461f      	mov	r7, r3
 80050a0:	688a      	ldr	r2, [r1, #8]
 80050a2:	690b      	ldr	r3, [r1, #16]
 80050a4:	4606      	mov	r6, r0
 80050a6:	4293      	cmp	r3, r2
 80050a8:	bfb8      	it	lt
 80050aa:	4613      	movlt	r3, r2
 80050ac:	f8c9 3000 	str.w	r3, [r9]
 80050b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050b4:	460c      	mov	r4, r1
 80050b6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80050ba:	b112      	cbz	r2, 80050c2 <_printf_common+0x2a>
 80050bc:	3301      	adds	r3, #1
 80050be:	f8c9 3000 	str.w	r3, [r9]
 80050c2:	6823      	ldr	r3, [r4, #0]
 80050c4:	0699      	lsls	r1, r3, #26
 80050c6:	bf42      	ittt	mi
 80050c8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80050cc:	3302      	addmi	r3, #2
 80050ce:	f8c9 3000 	strmi.w	r3, [r9]
 80050d2:	6825      	ldr	r5, [r4, #0]
 80050d4:	f015 0506 	ands.w	r5, r5, #6
 80050d8:	d107      	bne.n	80050ea <_printf_common+0x52>
 80050da:	f104 0a19 	add.w	sl, r4, #25
 80050de:	68e3      	ldr	r3, [r4, #12]
 80050e0:	f8d9 2000 	ldr.w	r2, [r9]
 80050e4:	1a9b      	subs	r3, r3, r2
 80050e6:	42ab      	cmp	r3, r5
 80050e8:	dc29      	bgt.n	800513e <_printf_common+0xa6>
 80050ea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80050ee:	6822      	ldr	r2, [r4, #0]
 80050f0:	3300      	adds	r3, #0
 80050f2:	bf18      	it	ne
 80050f4:	2301      	movne	r3, #1
 80050f6:	0692      	lsls	r2, r2, #26
 80050f8:	d42e      	bmi.n	8005158 <_printf_common+0xc0>
 80050fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80050fe:	4639      	mov	r1, r7
 8005100:	4630      	mov	r0, r6
 8005102:	47c0      	blx	r8
 8005104:	3001      	adds	r0, #1
 8005106:	d021      	beq.n	800514c <_printf_common+0xb4>
 8005108:	6823      	ldr	r3, [r4, #0]
 800510a:	68e5      	ldr	r5, [r4, #12]
 800510c:	f003 0306 	and.w	r3, r3, #6
 8005110:	2b04      	cmp	r3, #4
 8005112:	bf18      	it	ne
 8005114:	2500      	movne	r5, #0
 8005116:	f8d9 2000 	ldr.w	r2, [r9]
 800511a:	f04f 0900 	mov.w	r9, #0
 800511e:	bf08      	it	eq
 8005120:	1aad      	subeq	r5, r5, r2
 8005122:	68a3      	ldr	r3, [r4, #8]
 8005124:	6922      	ldr	r2, [r4, #16]
 8005126:	bf08      	it	eq
 8005128:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800512c:	4293      	cmp	r3, r2
 800512e:	bfc4      	itt	gt
 8005130:	1a9b      	subgt	r3, r3, r2
 8005132:	18ed      	addgt	r5, r5, r3
 8005134:	341a      	adds	r4, #26
 8005136:	454d      	cmp	r5, r9
 8005138:	d11a      	bne.n	8005170 <_printf_common+0xd8>
 800513a:	2000      	movs	r0, #0
 800513c:	e008      	b.n	8005150 <_printf_common+0xb8>
 800513e:	2301      	movs	r3, #1
 8005140:	4652      	mov	r2, sl
 8005142:	4639      	mov	r1, r7
 8005144:	4630      	mov	r0, r6
 8005146:	47c0      	blx	r8
 8005148:	3001      	adds	r0, #1
 800514a:	d103      	bne.n	8005154 <_printf_common+0xbc>
 800514c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005154:	3501      	adds	r5, #1
 8005156:	e7c2      	b.n	80050de <_printf_common+0x46>
 8005158:	2030      	movs	r0, #48	; 0x30
 800515a:	18e1      	adds	r1, r4, r3
 800515c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005160:	1c5a      	adds	r2, r3, #1
 8005162:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005166:	4422      	add	r2, r4
 8005168:	3302      	adds	r3, #2
 800516a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800516e:	e7c4      	b.n	80050fa <_printf_common+0x62>
 8005170:	2301      	movs	r3, #1
 8005172:	4622      	mov	r2, r4
 8005174:	4639      	mov	r1, r7
 8005176:	4630      	mov	r0, r6
 8005178:	47c0      	blx	r8
 800517a:	3001      	adds	r0, #1
 800517c:	d0e6      	beq.n	800514c <_printf_common+0xb4>
 800517e:	f109 0901 	add.w	r9, r9, #1
 8005182:	e7d8      	b.n	8005136 <_printf_common+0x9e>

08005184 <_printf_i>:
 8005184:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005188:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800518c:	460c      	mov	r4, r1
 800518e:	7e09      	ldrb	r1, [r1, #24]
 8005190:	b085      	sub	sp, #20
 8005192:	296e      	cmp	r1, #110	; 0x6e
 8005194:	4617      	mov	r7, r2
 8005196:	4606      	mov	r6, r0
 8005198:	4698      	mov	r8, r3
 800519a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800519c:	f000 80b3 	beq.w	8005306 <_printf_i+0x182>
 80051a0:	d822      	bhi.n	80051e8 <_printf_i+0x64>
 80051a2:	2963      	cmp	r1, #99	; 0x63
 80051a4:	d036      	beq.n	8005214 <_printf_i+0x90>
 80051a6:	d80a      	bhi.n	80051be <_printf_i+0x3a>
 80051a8:	2900      	cmp	r1, #0
 80051aa:	f000 80b9 	beq.w	8005320 <_printf_i+0x19c>
 80051ae:	2958      	cmp	r1, #88	; 0x58
 80051b0:	f000 8083 	beq.w	80052ba <_printf_i+0x136>
 80051b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051b8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80051bc:	e032      	b.n	8005224 <_printf_i+0xa0>
 80051be:	2964      	cmp	r1, #100	; 0x64
 80051c0:	d001      	beq.n	80051c6 <_printf_i+0x42>
 80051c2:	2969      	cmp	r1, #105	; 0x69
 80051c4:	d1f6      	bne.n	80051b4 <_printf_i+0x30>
 80051c6:	6820      	ldr	r0, [r4, #0]
 80051c8:	6813      	ldr	r3, [r2, #0]
 80051ca:	0605      	lsls	r5, r0, #24
 80051cc:	f103 0104 	add.w	r1, r3, #4
 80051d0:	d52a      	bpl.n	8005228 <_printf_i+0xa4>
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	6011      	str	r1, [r2, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	da03      	bge.n	80051e2 <_printf_i+0x5e>
 80051da:	222d      	movs	r2, #45	; 0x2d
 80051dc:	425b      	negs	r3, r3
 80051de:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80051e2:	486f      	ldr	r0, [pc, #444]	; (80053a0 <_printf_i+0x21c>)
 80051e4:	220a      	movs	r2, #10
 80051e6:	e039      	b.n	800525c <_printf_i+0xd8>
 80051e8:	2973      	cmp	r1, #115	; 0x73
 80051ea:	f000 809d 	beq.w	8005328 <_printf_i+0x1a4>
 80051ee:	d808      	bhi.n	8005202 <_printf_i+0x7e>
 80051f0:	296f      	cmp	r1, #111	; 0x6f
 80051f2:	d020      	beq.n	8005236 <_printf_i+0xb2>
 80051f4:	2970      	cmp	r1, #112	; 0x70
 80051f6:	d1dd      	bne.n	80051b4 <_printf_i+0x30>
 80051f8:	6823      	ldr	r3, [r4, #0]
 80051fa:	f043 0320 	orr.w	r3, r3, #32
 80051fe:	6023      	str	r3, [r4, #0]
 8005200:	e003      	b.n	800520a <_printf_i+0x86>
 8005202:	2975      	cmp	r1, #117	; 0x75
 8005204:	d017      	beq.n	8005236 <_printf_i+0xb2>
 8005206:	2978      	cmp	r1, #120	; 0x78
 8005208:	d1d4      	bne.n	80051b4 <_printf_i+0x30>
 800520a:	2378      	movs	r3, #120	; 0x78
 800520c:	4865      	ldr	r0, [pc, #404]	; (80053a4 <_printf_i+0x220>)
 800520e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005212:	e055      	b.n	80052c0 <_printf_i+0x13c>
 8005214:	6813      	ldr	r3, [r2, #0]
 8005216:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800521a:	1d19      	adds	r1, r3, #4
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6011      	str	r1, [r2, #0]
 8005220:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005224:	2301      	movs	r3, #1
 8005226:	e08c      	b.n	8005342 <_printf_i+0x1be>
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800522e:	6011      	str	r1, [r2, #0]
 8005230:	bf18      	it	ne
 8005232:	b21b      	sxthne	r3, r3
 8005234:	e7cf      	b.n	80051d6 <_printf_i+0x52>
 8005236:	6813      	ldr	r3, [r2, #0]
 8005238:	6825      	ldr	r5, [r4, #0]
 800523a:	1d18      	adds	r0, r3, #4
 800523c:	6010      	str	r0, [r2, #0]
 800523e:	0628      	lsls	r0, r5, #24
 8005240:	d501      	bpl.n	8005246 <_printf_i+0xc2>
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	e002      	b.n	800524c <_printf_i+0xc8>
 8005246:	0668      	lsls	r0, r5, #25
 8005248:	d5fb      	bpl.n	8005242 <_printf_i+0xbe>
 800524a:	881b      	ldrh	r3, [r3, #0]
 800524c:	296f      	cmp	r1, #111	; 0x6f
 800524e:	bf14      	ite	ne
 8005250:	220a      	movne	r2, #10
 8005252:	2208      	moveq	r2, #8
 8005254:	4852      	ldr	r0, [pc, #328]	; (80053a0 <_printf_i+0x21c>)
 8005256:	2100      	movs	r1, #0
 8005258:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800525c:	6865      	ldr	r5, [r4, #4]
 800525e:	2d00      	cmp	r5, #0
 8005260:	60a5      	str	r5, [r4, #8]
 8005262:	f2c0 8095 	blt.w	8005390 <_printf_i+0x20c>
 8005266:	6821      	ldr	r1, [r4, #0]
 8005268:	f021 0104 	bic.w	r1, r1, #4
 800526c:	6021      	str	r1, [r4, #0]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d13d      	bne.n	80052ee <_printf_i+0x16a>
 8005272:	2d00      	cmp	r5, #0
 8005274:	f040 808e 	bne.w	8005394 <_printf_i+0x210>
 8005278:	4665      	mov	r5, ip
 800527a:	2a08      	cmp	r2, #8
 800527c:	d10b      	bne.n	8005296 <_printf_i+0x112>
 800527e:	6823      	ldr	r3, [r4, #0]
 8005280:	07db      	lsls	r3, r3, #31
 8005282:	d508      	bpl.n	8005296 <_printf_i+0x112>
 8005284:	6923      	ldr	r3, [r4, #16]
 8005286:	6862      	ldr	r2, [r4, #4]
 8005288:	429a      	cmp	r2, r3
 800528a:	bfde      	ittt	le
 800528c:	2330      	movle	r3, #48	; 0x30
 800528e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005292:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005296:	ebac 0305 	sub.w	r3, ip, r5
 800529a:	6123      	str	r3, [r4, #16]
 800529c:	f8cd 8000 	str.w	r8, [sp]
 80052a0:	463b      	mov	r3, r7
 80052a2:	aa03      	add	r2, sp, #12
 80052a4:	4621      	mov	r1, r4
 80052a6:	4630      	mov	r0, r6
 80052a8:	f7ff fef6 	bl	8005098 <_printf_common>
 80052ac:	3001      	adds	r0, #1
 80052ae:	d14d      	bne.n	800534c <_printf_i+0x1c8>
 80052b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80052b4:	b005      	add	sp, #20
 80052b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80052ba:	4839      	ldr	r0, [pc, #228]	; (80053a0 <_printf_i+0x21c>)
 80052bc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80052c0:	6813      	ldr	r3, [r2, #0]
 80052c2:	6821      	ldr	r1, [r4, #0]
 80052c4:	1d1d      	adds	r5, r3, #4
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	6015      	str	r5, [r2, #0]
 80052ca:	060a      	lsls	r2, r1, #24
 80052cc:	d50b      	bpl.n	80052e6 <_printf_i+0x162>
 80052ce:	07ca      	lsls	r2, r1, #31
 80052d0:	bf44      	itt	mi
 80052d2:	f041 0120 	orrmi.w	r1, r1, #32
 80052d6:	6021      	strmi	r1, [r4, #0]
 80052d8:	b91b      	cbnz	r3, 80052e2 <_printf_i+0x15e>
 80052da:	6822      	ldr	r2, [r4, #0]
 80052dc:	f022 0220 	bic.w	r2, r2, #32
 80052e0:	6022      	str	r2, [r4, #0]
 80052e2:	2210      	movs	r2, #16
 80052e4:	e7b7      	b.n	8005256 <_printf_i+0xd2>
 80052e6:	064d      	lsls	r5, r1, #25
 80052e8:	bf48      	it	mi
 80052ea:	b29b      	uxthmi	r3, r3
 80052ec:	e7ef      	b.n	80052ce <_printf_i+0x14a>
 80052ee:	4665      	mov	r5, ip
 80052f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80052f4:	fb02 3311 	mls	r3, r2, r1, r3
 80052f8:	5cc3      	ldrb	r3, [r0, r3]
 80052fa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80052fe:	460b      	mov	r3, r1
 8005300:	2900      	cmp	r1, #0
 8005302:	d1f5      	bne.n	80052f0 <_printf_i+0x16c>
 8005304:	e7b9      	b.n	800527a <_printf_i+0xf6>
 8005306:	6813      	ldr	r3, [r2, #0]
 8005308:	6825      	ldr	r5, [r4, #0]
 800530a:	1d18      	adds	r0, r3, #4
 800530c:	6961      	ldr	r1, [r4, #20]
 800530e:	6010      	str	r0, [r2, #0]
 8005310:	0628      	lsls	r0, r5, #24
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	d501      	bpl.n	800531a <_printf_i+0x196>
 8005316:	6019      	str	r1, [r3, #0]
 8005318:	e002      	b.n	8005320 <_printf_i+0x19c>
 800531a:	066a      	lsls	r2, r5, #25
 800531c:	d5fb      	bpl.n	8005316 <_printf_i+0x192>
 800531e:	8019      	strh	r1, [r3, #0]
 8005320:	2300      	movs	r3, #0
 8005322:	4665      	mov	r5, ip
 8005324:	6123      	str	r3, [r4, #16]
 8005326:	e7b9      	b.n	800529c <_printf_i+0x118>
 8005328:	6813      	ldr	r3, [r2, #0]
 800532a:	1d19      	adds	r1, r3, #4
 800532c:	6011      	str	r1, [r2, #0]
 800532e:	681d      	ldr	r5, [r3, #0]
 8005330:	6862      	ldr	r2, [r4, #4]
 8005332:	2100      	movs	r1, #0
 8005334:	4628      	mov	r0, r5
 8005336:	f000 f854 	bl	80053e2 <memchr>
 800533a:	b108      	cbz	r0, 8005340 <_printf_i+0x1bc>
 800533c:	1b40      	subs	r0, r0, r5
 800533e:	6060      	str	r0, [r4, #4]
 8005340:	6863      	ldr	r3, [r4, #4]
 8005342:	6123      	str	r3, [r4, #16]
 8005344:	2300      	movs	r3, #0
 8005346:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800534a:	e7a7      	b.n	800529c <_printf_i+0x118>
 800534c:	6923      	ldr	r3, [r4, #16]
 800534e:	462a      	mov	r2, r5
 8005350:	4639      	mov	r1, r7
 8005352:	4630      	mov	r0, r6
 8005354:	47c0      	blx	r8
 8005356:	3001      	adds	r0, #1
 8005358:	d0aa      	beq.n	80052b0 <_printf_i+0x12c>
 800535a:	6823      	ldr	r3, [r4, #0]
 800535c:	079b      	lsls	r3, r3, #30
 800535e:	d413      	bmi.n	8005388 <_printf_i+0x204>
 8005360:	68e0      	ldr	r0, [r4, #12]
 8005362:	9b03      	ldr	r3, [sp, #12]
 8005364:	4298      	cmp	r0, r3
 8005366:	bfb8      	it	lt
 8005368:	4618      	movlt	r0, r3
 800536a:	e7a3      	b.n	80052b4 <_printf_i+0x130>
 800536c:	2301      	movs	r3, #1
 800536e:	464a      	mov	r2, r9
 8005370:	4639      	mov	r1, r7
 8005372:	4630      	mov	r0, r6
 8005374:	47c0      	blx	r8
 8005376:	3001      	adds	r0, #1
 8005378:	d09a      	beq.n	80052b0 <_printf_i+0x12c>
 800537a:	3501      	adds	r5, #1
 800537c:	68e3      	ldr	r3, [r4, #12]
 800537e:	9a03      	ldr	r2, [sp, #12]
 8005380:	1a9b      	subs	r3, r3, r2
 8005382:	42ab      	cmp	r3, r5
 8005384:	dcf2      	bgt.n	800536c <_printf_i+0x1e8>
 8005386:	e7eb      	b.n	8005360 <_printf_i+0x1dc>
 8005388:	2500      	movs	r5, #0
 800538a:	f104 0919 	add.w	r9, r4, #25
 800538e:	e7f5      	b.n	800537c <_printf_i+0x1f8>
 8005390:	2b00      	cmp	r3, #0
 8005392:	d1ac      	bne.n	80052ee <_printf_i+0x16a>
 8005394:	7803      	ldrb	r3, [r0, #0]
 8005396:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800539a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800539e:	e76c      	b.n	800527a <_printf_i+0xf6>
 80053a0:	08005703 	.word	0x08005703
 80053a4:	08005714 	.word	0x08005714

080053a8 <_sbrk_r>:
 80053a8:	b538      	push	{r3, r4, r5, lr}
 80053aa:	2300      	movs	r3, #0
 80053ac:	4c05      	ldr	r4, [pc, #20]	; (80053c4 <_sbrk_r+0x1c>)
 80053ae:	4605      	mov	r5, r0
 80053b0:	4608      	mov	r0, r1
 80053b2:	6023      	str	r3, [r4, #0]
 80053b4:	f7fb fa6a 	bl	800088c <_sbrk>
 80053b8:	1c43      	adds	r3, r0, #1
 80053ba:	d102      	bne.n	80053c2 <_sbrk_r+0x1a>
 80053bc:	6823      	ldr	r3, [r4, #0]
 80053be:	b103      	cbz	r3, 80053c2 <_sbrk_r+0x1a>
 80053c0:	602b      	str	r3, [r5, #0]
 80053c2:	bd38      	pop	{r3, r4, r5, pc}
 80053c4:	20001c94 	.word	0x20001c94

080053c8 <__ascii_wctomb>:
 80053c8:	b149      	cbz	r1, 80053de <__ascii_wctomb+0x16>
 80053ca:	2aff      	cmp	r2, #255	; 0xff
 80053cc:	bf8b      	itete	hi
 80053ce:	238a      	movhi	r3, #138	; 0x8a
 80053d0:	700a      	strbls	r2, [r1, #0]
 80053d2:	6003      	strhi	r3, [r0, #0]
 80053d4:	2001      	movls	r0, #1
 80053d6:	bf88      	it	hi
 80053d8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80053dc:	4770      	bx	lr
 80053de:	4608      	mov	r0, r1
 80053e0:	4770      	bx	lr

080053e2 <memchr>:
 80053e2:	b510      	push	{r4, lr}
 80053e4:	b2c9      	uxtb	r1, r1
 80053e6:	4402      	add	r2, r0
 80053e8:	4290      	cmp	r0, r2
 80053ea:	4603      	mov	r3, r0
 80053ec:	d101      	bne.n	80053f2 <memchr+0x10>
 80053ee:	2300      	movs	r3, #0
 80053f0:	e003      	b.n	80053fa <memchr+0x18>
 80053f2:	781c      	ldrb	r4, [r3, #0]
 80053f4:	3001      	adds	r0, #1
 80053f6:	428c      	cmp	r4, r1
 80053f8:	d1f6      	bne.n	80053e8 <memchr+0x6>
 80053fa:	4618      	mov	r0, r3
 80053fc:	bd10      	pop	{r4, pc}

080053fe <memmove>:
 80053fe:	4288      	cmp	r0, r1
 8005400:	b510      	push	{r4, lr}
 8005402:	eb01 0302 	add.w	r3, r1, r2
 8005406:	d807      	bhi.n	8005418 <memmove+0x1a>
 8005408:	1e42      	subs	r2, r0, #1
 800540a:	4299      	cmp	r1, r3
 800540c:	d00a      	beq.n	8005424 <memmove+0x26>
 800540e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005412:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005416:	e7f8      	b.n	800540a <memmove+0xc>
 8005418:	4283      	cmp	r3, r0
 800541a:	d9f5      	bls.n	8005408 <memmove+0xa>
 800541c:	1881      	adds	r1, r0, r2
 800541e:	1ad2      	subs	r2, r2, r3
 8005420:	42d3      	cmn	r3, r2
 8005422:	d100      	bne.n	8005426 <memmove+0x28>
 8005424:	bd10      	pop	{r4, pc}
 8005426:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800542a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800542e:	e7f7      	b.n	8005420 <memmove+0x22>

08005430 <__malloc_lock>:
 8005430:	4770      	bx	lr

08005432 <__malloc_unlock>:
 8005432:	4770      	bx	lr

08005434 <_realloc_r>:
 8005434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005436:	4607      	mov	r7, r0
 8005438:	4614      	mov	r4, r2
 800543a:	460e      	mov	r6, r1
 800543c:	b921      	cbnz	r1, 8005448 <_realloc_r+0x14>
 800543e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005442:	4611      	mov	r1, r2
 8005444:	f7ff bc7c 	b.w	8004d40 <_malloc_r>
 8005448:	b922      	cbnz	r2, 8005454 <_realloc_r+0x20>
 800544a:	f7ff fc2d 	bl	8004ca8 <_free_r>
 800544e:	4625      	mov	r5, r4
 8005450:	4628      	mov	r0, r5
 8005452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005454:	f000 f814 	bl	8005480 <_malloc_usable_size_r>
 8005458:	42a0      	cmp	r0, r4
 800545a:	d20f      	bcs.n	800547c <_realloc_r+0x48>
 800545c:	4621      	mov	r1, r4
 800545e:	4638      	mov	r0, r7
 8005460:	f7ff fc6e 	bl	8004d40 <_malloc_r>
 8005464:	4605      	mov	r5, r0
 8005466:	2800      	cmp	r0, #0
 8005468:	d0f2      	beq.n	8005450 <_realloc_r+0x1c>
 800546a:	4631      	mov	r1, r6
 800546c:	4622      	mov	r2, r4
 800546e:	f7ff fae3 	bl	8004a38 <memcpy>
 8005472:	4631      	mov	r1, r6
 8005474:	4638      	mov	r0, r7
 8005476:	f7ff fc17 	bl	8004ca8 <_free_r>
 800547a:	e7e9      	b.n	8005450 <_realloc_r+0x1c>
 800547c:	4635      	mov	r5, r6
 800547e:	e7e7      	b.n	8005450 <_realloc_r+0x1c>

08005480 <_malloc_usable_size_r>:
 8005480:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005484:	1f18      	subs	r0, r3, #4
 8005486:	2b00      	cmp	r3, #0
 8005488:	bfbc      	itt	lt
 800548a:	580b      	ldrlt	r3, [r1, r0]
 800548c:	18c0      	addlt	r0, r0, r3
 800548e:	4770      	bx	lr

08005490 <_init>:
 8005490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005492:	bf00      	nop
 8005494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005496:	bc08      	pop	{r3}
 8005498:	469e      	mov	lr, r3
 800549a:	4770      	bx	lr

0800549c <_fini>:
 800549c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800549e:	bf00      	nop
 80054a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054a2:	bc08      	pop	{r3}
 80054a4:	469e      	mov	lr, r3
 80054a6:	4770      	bx	lr
