<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-OVV5D9K5

# Tue Nov 26 17:07:12 2019

#Implementation: lcdram00


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : lcdram00
Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : lcdram00
Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
@N:"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\toplcdram00.vhd":9:7:9:17|Top entity is set to toplcdram00.
File C:\lscc\diamond\3.11_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\osc00.vhd changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\packageosc00.vhd changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\toposc00.vhd changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\packagelcdram00.vhd changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\toplcdram00.vhd changed - recompiling
@N: CD895 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":90:16:90:20|Setting attribute syn_ramstyle to "no_rw_check" on shared variable c_key
VHDL syntax check successful!
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd changed - recompiling
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\toplcdram00.vhd":9:7:9:17|Synthesizing work.toplcdram00.toplcdram0.
@W: CD326 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\toplcdram00.vhd":33:1:33:2|Port led2 of entity work.lcdram00 is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":8:7:8:14|Synthesizing work.lcdram00.lcdram0.
@N: CD231 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":60:16:60:17|Using onehot encoding for type state_type. For example, enumeration s0 is mapped to "10000000000000000000000000000".
@W: CG296 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":92:0:92:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:3:94:5|Referenced variable clr is not in sensitivity list.
Post processing for work.lcdram00.lcdram0
Running optimization stage 1 on lcdram00 .......
@W: CL240 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":16:1:16:4|Signal LED2 is floating; a simulation mismatch is possible.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_31[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_30[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_29[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_28[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_27[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_26[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_25[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_24[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_23[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_22[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_21[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_20[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_19[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_18[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_17[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_16[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_15[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_14[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_13[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_12[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_11[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_10[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_9[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_8[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_7[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_6[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_5[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_4[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_0[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal ram_32[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal LCD_DATA[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal LCD_RS. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal LCD_ENABLE. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal del. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Feedback mux created for signal c_key[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Register bit c_key(7) is always 0.
@N: CL189 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Register bit del is always 0.
@W: CL260 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Pruning register bit 7 of c_key(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\toposc00.vhd":9:7:9:14|Synthesizing work.toposc00.toposc0.
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\div00.vhd":10:7:10:11|Synthesizing work.div00.div0.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\osc00.vhd":8:7:8:11|Synthesizing work.osc00.osc0.
@W: CD276 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Running optimization stage 1 on OSCH .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.toposc00.toposc0
Running optimization stage 1 on toposc00 .......
Post processing for work.toplcdram00.toplcdram0
Running optimization stage 1 on toplcdram00 .......
Running optimization stage 2 on OSCH .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on toposc00 .......
Running optimization stage 2 on lcdram00 .......
@N: CL201 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Trying to extract state machine for register COLS.
Extracted state machine for register COLS
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@N: CL201 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 18 reachable states with original encodings of:
   00000000000000000000000000001
   00000000000000000000000000010
   00000000000000000000000000100
   00000000000000000000000001000
   00000000000000000000000010000
   00000000000000000000000100000
   00000000000000000000001000000
   00000000000000000000010000000
   00000000000000000000100000000
   00000000000000000001000000000
   00000000000000000010000000000
   00000000000000000100000000000
   00000000000000001000000000000
   00000000000000010000000000000
   00000000000000100000000000000
   00000000000001000000000000000
   00000000000010000000000000000
   10000000000000000000000000000
Running optimization stage 2 on toplcdram00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 86MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:07:15 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : lcdram00
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:07:16 2019

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\synwork\lcdram00_lcdram00_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:07:16 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Database state : C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\synwork\|lcdram00
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\synwork\lcdram00_lcdram00_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 17:07:17 2019

###########################################################]
Premap Report

# Tue Nov 26 17:07:18 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : lcdram00
Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\lcdram00_lcdram00_scck.rpt 
Printing clock  summary report in "C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\lcdram00_lcdram00_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@N: MF284 |Setting synthesis effort to medium for the design
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
Encoding state machine current_state[0:17] (in view: work.lcdram00(lcdram0))
original code -> new code
   00000000000000000000000000001 -> 000000000000000001
   00000000000000000000000000010 -> 000000000000000010
   00000000000000000000000000100 -> 000000000000000100
   00000000000000000000000001000 -> 000000000000001000
   00000000000000000000000010000 -> 000000000000010000
   00000000000000000000000100000 -> 000000000000100000
   00000000000000000000001000000 -> 000000000001000000
   00000000000000000000010000000 -> 000000000010000000
   00000000000000000000100000000 -> 000000000100000000
   00000000000000000001000000000 -> 000000001000000000
   00000000000000000010000000000 -> 000000010000000000
   00000000000000000100000000000 -> 000000100000000000
   00000000000000001000000000000 -> 000001000000000000
   00000000000000010000000000000 -> 000010000000000000
   00000000000000100000000000000 -> 000100000000000000
   00000000000001000000000000000 -> 001000000000000000
   00000000000010000000000000000 -> 010000000000000000
   10000000000000000000000000000 -> 100000000000000000
Encoding state machine COLS_1[0:3] (in view: work.lcdram00(lcdram0))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|There are no possible illegal states for state machine COLS_1[0:3] (in view: work.lcdram00(lcdram0)); safe FSM implementation is not required.
syn_allowed_resources : blockrams=26  set on top level netlist toplcdram00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)



Clock Summary
******************

          Start                            Requested     Requested     Clock                                           Clock                   Clock
Level     Clock                            Frequency     Period        Type                                            Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     22   
1 .         div00|outdiv_derived_clock     2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     334  
====================================================================================================================================================



Clock Load Summary
***********************

                                 Clock     Source                         Clock Pin            Non-clock Pin     Non-clock Pin               
Clock                            Load      Pin                            Seq Example          Seq Example       Comb Example                
---------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     22        U0.OS00.OSCInst0.OSC(OSCH)     U0.OS01.outdiv.C     -                 U0.OS01.un1_clkdiv.I[0](inv)
div00|outdiv_derived_clock       334       U0.OS01.outdiv.Q[0](dffe)      U1.LCD_RS.C          -                 -                           
=============================================================================================================================================

@W: MT529 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\lcdram00\lcdram00\source\div00.vhd":22:2:22:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including U0.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 356 clock pin(s) of sequential element(s)
0 instances converted, 356 sequential instances remain driven by gated/generated clocks

================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element          Drive Element Type     Unconverted Fanout     Sample Instance        Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       U0.OS01.outdiv.Q[0]      dffe                   334                    U1.COLS_1[1]           Derived clock on input (not legal for GCC)
@KP:ckid0_2       U0.OS00.OSCInst0.OSC     OSCH                   22                     U0.OS01.sdiv[20:0]     Black box on clock path                   
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 17:07:20 2019

###########################################################]
Map & Optimize Report

# Tue Nov 26 17:07:21 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : lcdram00
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Available hyper_sources - for debug and ip models
	None Found

@N: FX493 |Applying initial value "10100000" on instance U1.ram_31[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_30[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_29[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_28[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_27[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_26[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_25[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_24[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_23[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_22[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_21[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_20[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_19[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_18[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_17[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_16[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_15[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_14[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_13[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_12[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_11[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_10[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_9[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_8[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_7[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_6[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_5[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_4[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_3[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_2[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_1[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_0[7:0].
@N: FX493 |Applying initial value "10100000" on instance U1.ram_32[7:0].
@N: FX493 |Applying initial value "0000000" on instance U1.c_key[6:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: MO231 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\lcdram00\lcdram00\source\lcdram00.vhd":94:0:94:1|Found counter in view:work.lcdram00(lcdram0) instance addr[31:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 154MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 154MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 154MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 154MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 154MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 178MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   472.00ns		 356 /       356

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 178MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 176MB peak: 178MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 178MB)

Writing Analyst data base C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\synwork\lcdram00_lcdram00_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 173MB peak: 178MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcdram00\lcdram00\lcdram00_lcdram00.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 180MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 177MB peak: 180MB)

@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net U0.OS00.soscout0.
@N: MT615 |Found clock div00|outdiv_derived_clock with period 480.77ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 26 17:07:24 2019
#


Top view:               toplcdram00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 470.998

                                 Requested     Estimated     Requested     Estimated                 Clock                                           Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                            Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|outdiv_derived_clock       2.1 MHz       145.5 MHz     480.769       6.874         947.791     derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0
osc00|osc_int_inferred_clock     2.1 MHz       102.3 MHz     480.769       9.771         470.998     inferred                                        Inferred_clkgroup_0
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  No paths    -        |  480.769     470.998  |  No paths    -      |  No paths    -    
div00|outdiv_derived_clock    div00|outdiv_derived_clock    |  480.769     947.791  |  No paths    -        |  No paths    -      |  No paths    -    
======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: div00|outdiv_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                        Arrival            
Instance        Reference                      Type        Pin     Net          Time        Slack  
                Clock                                                                              
---------------------------------------------------------------------------------------------------
U1.c_key[5]     div00|outdiv_derived_clock     FD1P3AX     Q       c_key[5]     1.204       947.791
U1.c_key[4]     div00|outdiv_derived_clock     FD1P3AX     Q       c_key[4]     1.188       947.807
U1.c_key[0]     div00|outdiv_derived_clock     FD1P3AX     Q       c_key[0]     1.180       947.815
U1.c_key[2]     div00|outdiv_derived_clock     FD1P3AX     Q       c_key[2]     1.180       947.815
U1.addr[6]      div00|outdiv_derived_clock     FD1P3DX     Q       addr[6]      1.044       948.359
U1.addr[7]      div00|outdiv_derived_clock     FD1P3DX     Q       addr[7]      1.044       948.359
U1.addr[8]      div00|outdiv_derived_clock     FD1P3DX     Q       addr[8]      1.044       948.359
U1.addr[9]      div00|outdiv_derived_clock     FD1P3DX     Q       addr[9]      1.044       948.359
U1.addr[14]     div00|outdiv_derived_clock     FD1P3DX     Q       addr[14]     1.044       948.359
U1.addr[15]     div00|outdiv_derived_clock     FD1P3DX     Q       addr[15]     1.044       948.359
===================================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                          Required            
Instance        Reference                      Type        Pin     Net            Time         Slack  
                Clock                                                                                 
------------------------------------------------------------------------------------------------------
U1.addr[31]     div00|outdiv_derived_clock     FD1P3DX     D       addr_s[31]     961.433      947.791
U1.addr[29]     div00|outdiv_derived_clock     FD1P3DX     D       addr_s[29]     961.433      947.934
U1.addr[30]     div00|outdiv_derived_clock     FD1P3DX     D       addr_s[30]     961.433      947.934
U1.addr[27]     div00|outdiv_derived_clock     FD1P3DX     D       addr_s[27]     961.433      948.077
U1.addr[28]     div00|outdiv_derived_clock     FD1P3DX     D       addr_s[28]     961.433      948.077
U1.addr[25]     div00|outdiv_derived_clock     FD1P3DX     D       addr_s[25]     961.433      948.220
U1.addr[26]     div00|outdiv_derived_clock     FD1P3DX     D       addr_s[26]     961.433      948.220
U1.addr[23]     div00|outdiv_derived_clock     FD1P3DX     D       addr_s[23]     961.433      948.362
U1.addr[24]     div00|outdiv_derived_clock     FD1P3DX     D       addr_s[24]     961.433      948.362
U1.addr[21]     div00|outdiv_derived_clock     FD1P3DX     D       addr_s[21]     961.433      948.505
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         961.433

    - Propagation time:                      13.642
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 947.791

    Number of logic level(s):                23
    Starting point:                          U1.c_key[5] / Q
    Ending point:                            U1.addr[31] / D
    The start point is clocked by            div00|outdiv_derived_clock [rising] on pin CK
    The end   point is clocked by            div00|outdiv_derived_clock [rising] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:div00|outdiv_derived_clock to c:div00|outdiv_derived_clock)

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U1.c_key[5]                                FD1P3AX      Q        Out     1.204     1.204       -         
c_key[5]                                   Net          -        -       -         -           7         
U1.COLS_1_192_0_a2_1                       ORCALUT4     C        In      0.000     1.204       -         
U1.COLS_1_192_0_a2_1                       ORCALUT4     Z        Out     1.193     2.397       -         
N_397                                      Net          -        -       -         -           4         
U1.COLS_1_192_0_a2                         ORCALUT4     A        In      0.000     2.397       -         
U1.COLS_1_192_0_a2                         ORCALUT4     Z        Out     1.249     3.645       -         
c_key_1                                    Net          -        -       -         -           7         
U1.current_state_ns_i_o2_2[14]             ORCALUT4     C        In      0.000     3.645       -         
U1.current_state_ns_i_o2_2[14]             ORCALUT4     Z        Out     1.017     4.662       -         
N_275                                      Net          -        -       -         -           1         
U1.current_state_ns_i_o2_1[14]             ORCALUT4     B        In      0.000     4.662       -         
U1.current_state_ns_i_o2_1[14]             ORCALUT4     Z        Out     1.225     5.887       -         
current_state_ns_i_o2_1[14]                Net          -        -       -         -           5         
U1.current_state_ns_i_o2_1_RNICQBR[14]     ORCALUT4     A        In      0.000     5.887       -         
U1.current_state_ns_i_o2_1_RNICQBR[14]     ORCALUT4     Z        Out     1.153     7.040       -         
N_256                                      Net          -        -       -         -           3         
U1.current_state_RNIA07J2[6]               ORCALUT4     A        In      0.000     7.040       -         
U1.current_state_RNIA07J2[6]               ORCALUT4     Z        Out     1.366     8.406       -         
addr                                       Net          -        -       -         -           33        
U1.addr_cry_0[0]                           CCU2D        A1       In      0.000     8.406       -         
U1.addr_cry_0[0]                           CCU2D        COUT     Out     1.544     9.951       -         
addr_cry[0]                                Net          -        -       -         -           1         
U1.addr_cry_0[1]                           CCU2D        CIN      In      0.000     9.951       -         
U1.addr_cry_0[1]                           CCU2D        COUT     Out     0.143     10.094      -         
addr_cry[2]                                Net          -        -       -         -           1         
U1.addr_cry_0[3]                           CCU2D        CIN      In      0.000     10.094      -         
U1.addr_cry_0[3]                           CCU2D        COUT     Out     0.143     10.236      -         
addr_cry[4]                                Net          -        -       -         -           1         
U1.addr_cry_0[5]                           CCU2D        CIN      In      0.000     10.236      -         
U1.addr_cry_0[5]                           CCU2D        COUT     Out     0.143     10.379      -         
addr_cry[6]                                Net          -        -       -         -           1         
U1.addr_cry_0[7]                           CCU2D        CIN      In      0.000     10.379      -         
U1.addr_cry_0[7]                           CCU2D        COUT     Out     0.143     10.522      -         
addr_cry[8]                                Net          -        -       -         -           1         
U1.addr_cry_0[9]                           CCU2D        CIN      In      0.000     10.522      -         
U1.addr_cry_0[9]                           CCU2D        COUT     Out     0.143     10.665      -         
addr_cry[10]                               Net          -        -       -         -           1         
U1.addr_cry_0[11]                          CCU2D        CIN      In      0.000     10.665      -         
U1.addr_cry_0[11]                          CCU2D        COUT     Out     0.143     10.807      -         
addr_cry[12]                               Net          -        -       -         -           1         
U1.addr_cry_0[13]                          CCU2D        CIN      In      0.000     10.807      -         
U1.addr_cry_0[13]                          CCU2D        COUT     Out     0.143     10.950      -         
addr_cry[14]                               Net          -        -       -         -           1         
U1.addr_cry_0[15]                          CCU2D        CIN      In      0.000     10.950      -         
U1.addr_cry_0[15]                          CCU2D        COUT     Out     0.143     11.093      -         
addr_cry[16]                               Net          -        -       -         -           1         
U1.addr_cry_0[17]                          CCU2D        CIN      In      0.000     11.093      -         
U1.addr_cry_0[17]                          CCU2D        COUT     Out     0.143     11.236      -         
addr_cry[18]                               Net          -        -       -         -           1         
U1.addr_cry_0[19]                          CCU2D        CIN      In      0.000     11.236      -         
U1.addr_cry_0[19]                          CCU2D        COUT     Out     0.143     11.379      -         
addr_cry[20]                               Net          -        -       -         -           1         
U1.addr_cry_0[21]                          CCU2D        CIN      In      0.000     11.379      -         
U1.addr_cry_0[21]                          CCU2D        COUT     Out     0.143     11.521      -         
addr_cry[22]                               Net          -        -       -         -           1         
U1.addr_cry_0[23]                          CCU2D        CIN      In      0.000     11.521      -         
U1.addr_cry_0[23]                          CCU2D        COUT     Out     0.143     11.664      -         
addr_cry[24]                               Net          -        -       -         -           1         
U1.addr_cry_0[25]                          CCU2D        CIN      In      0.000     11.664      -         
U1.addr_cry_0[25]                          CCU2D        COUT     Out     0.143     11.807      -         
addr_cry[26]                               Net          -        -       -         -           1         
U1.addr_cry_0[27]                          CCU2D        CIN      In      0.000     11.807      -         
U1.addr_cry_0[27]                          CCU2D        COUT     Out     0.143     11.950      -         
addr_cry[28]                               Net          -        -       -         -           1         
U1.addr_cry_0[29]                          CCU2D        CIN      In      0.000     11.950      -         
U1.addr_cry_0[29]                          CCU2D        COUT     Out     0.143     12.093      -         
addr_cry[30]                               Net          -        -       -         -           1         
U1.addr_s_0[31]                            CCU2D        CIN      In      0.000     12.093      -         
U1.addr_s_0[31]                            CCU2D        S0       Out     1.549     13.642      -         
addr_s[31]                                 Net          -        -       -         -           1         
U1.addr[31]                                FD1P3DX      D        In      0.000     13.642      -         
=========================================================================================================




====================================
Detailed Report for Clock: osc00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                          Arrival            
Instance             Reference                        Type        Pin     Net          Time        Slack  
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
U0.OS01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[20]     1.148       470.998
U0.OS01.sdiv[0]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]      1.044       471.030
U0.OS01.sdiv[1]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]      1.044       471.030
U0.OS01.sdiv[2]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]      1.044       471.030
U0.OS01.sdiv[3]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]      1.044       471.030
U0.OS01.sdiv[4]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]      1.044       471.030
U0.OS01.sdiv[5]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]      1.044       471.030
U0.OS01.sdiv[6]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]      1.044       471.030
U0.OS01.sdiv[8]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]      1.044       471.030
U0.OS01.sdiv[9]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]      1.044       471.030
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required            
Instance             Reference                        Type        Pin     Net                Time         Slack  
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
U0.OS01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1[20]     480.664      470.998
U0.OS01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1[21]     480.664      470.998
U0.OS01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1[18]     480.664      471.141
U0.OS01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1[19]     480.664      471.141
U0.OS01.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1[16]     480.664      471.284
U0.OS01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1[17]     480.664      471.284
U0.OS01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1[14]     480.664      471.426
U0.OS01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1[15]     480.664      471.426
U0.OS01.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1[12]     480.664      471.569
U0.OS01.sdiv[12]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv_1[13]     480.664      471.569
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      9.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     470.998

    Number of logic level(s):                15
    Starting point:                          U0.OS01.sdiv[20] / Q
    Ending point:                            U0.OS01.sdiv[20] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [falling] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U0.OS01.sdiv[20]                     FD1S3IX      Q        Out     1.148     1.148       -         
sdiv[20]                             Net          -        -       -         -           4         
U0.OS01.sdiv_RNII2C21[19]            ORCALUT4     B        In      0.000     1.148       -         
U0.OS01.sdiv_RNII2C21[19]            ORCALUT4     Z        Out     1.089     2.237       -         
N_91                                 Net          -        -       -         -           2         
U0.OS01.un1_sdiv_1_cry_0_0_RNO_2     ORCALUT4     A        In      0.000     2.237       -         
U0.OS01.un1_sdiv_1_cry_0_0_RNO_2     ORCALUT4     Z        Out     1.017     3.253       -         
un1_outdiv37_i_i_2                   Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_0_0_RNO_0     ORCALUT4     C        In      0.000     3.253       -         
U0.OS01.un1_sdiv_1_cry_0_0_RNO_0     ORCALUT4     Z        Out     1.017     4.270       -         
un1_outdiv37_i_i_4                   Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_0_0_RNO       ORCALUT4     B        In      0.000     4.270       -         
U0.OS01.un1_sdiv_1_cry_0_0_RNO       ORCALUT4     Z        Out     1.017     5.287       -         
N_10_i                               Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_0_0           CCU2D        B0       In      0.000     5.287       -         
U0.OS01.un1_sdiv_1_cry_0_0           CCU2D        COUT     Out     1.544     6.832       -         
un1_sdiv_1_cry_0                     Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_1_0           CCU2D        CIN      In      0.000     6.832       -         
U0.OS01.un1_sdiv_1_cry_1_0           CCU2D        COUT     Out     0.143     6.974       -         
un1_sdiv_1_cry_2                     Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_3_0           CCU2D        CIN      In      0.000     6.974       -         
U0.OS01.un1_sdiv_1_cry_3_0           CCU2D        COUT     Out     0.143     7.117       -         
un1_sdiv_1_cry_4                     Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_5_0           CCU2D        CIN      In      0.000     7.117       -         
U0.OS01.un1_sdiv_1_cry_5_0           CCU2D        COUT     Out     0.143     7.260       -         
un1_sdiv_1_cry_6                     Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_7_0           CCU2D        CIN      In      0.000     7.260       -         
U0.OS01.un1_sdiv_1_cry_7_0           CCU2D        COUT     Out     0.143     7.403       -         
un1_sdiv_1_cry_8                     Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_9_0           CCU2D        CIN      In      0.000     7.403       -         
U0.OS01.un1_sdiv_1_cry_9_0           CCU2D        COUT     Out     0.143     7.545       -         
un1_sdiv_1_cry_10                    Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_11_0          CCU2D        CIN      In      0.000     7.545       -         
U0.OS01.un1_sdiv_1_cry_11_0          CCU2D        COUT     Out     0.143     7.688       -         
un1_sdiv_1_cry_12                    Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_13_0          CCU2D        CIN      In      0.000     7.688       -         
U0.OS01.un1_sdiv_1_cry_13_0          CCU2D        COUT     Out     0.143     7.831       -         
un1_sdiv_1_cry_14                    Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_15_0          CCU2D        CIN      In      0.000     7.831       -         
U0.OS01.un1_sdiv_1_cry_15_0          CCU2D        COUT     Out     0.143     7.974       -         
un1_sdiv_1_cry_16                    Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_17_0          CCU2D        CIN      In      0.000     7.974       -         
U0.OS01.un1_sdiv_1_cry_17_0          CCU2D        COUT     Out     0.143     8.117       -         
un1_sdiv_1_cry_18                    Net          -        -       -         -           1         
U0.OS01.un1_sdiv_1_cry_19_0          CCU2D        CIN      In      0.000     8.117       -         
U0.OS01.un1_sdiv_1_cry_19_0          CCU2D        S1       Out     1.549     9.666       -         
un1_sdiv_1[21]                       Net          -        -       -         -           1         
U0.OS01.sdiv[20]                     FD1S3IX      D        In      0.000     9.666       -         
===================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 178MB peak: 180MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 178MB peak: 180MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 356 of 6864 (5%)
PIC Latch:       0
I/O cells:       35


Details:
CCU2D:          28
FD1P3AX:        213
FD1P3AY:        65
FD1P3BX:        2
FD1P3DX:        32
FD1S3AX:        1
FD1S3AY:        1
FD1S3BX:        1
FD1S3DX:        17
FD1S3IX:        21
GSR:            1
IB:             10
INV:            2
L6MUX21:        50
OB:             25
OFS1P3DX:       3
ORCALUT4:       350
OSCH:           1
PFUMX:          66
PUR:            1
VHI:            3
VLO:            4
false:          1
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 34MB peak: 180MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Nov 26 17:07:24 2019

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
