{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 21:20:32 2010 " "Info: Processing started: Tue May 18 21:20:32 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8250 -c 8250 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8250 -c 8250 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl_8250_download:inst\|data_bus\[6\] " "Warning: Node \"ctrl_8250_download:inst\|data_bus\[6\]\" is a latch" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl_8250_download:inst\|data_bus\[7\] " "Warning: Node \"ctrl_8250_download:inst\|data_bus\[7\]\" is a latch" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl_8250_download:inst\|data_bus\[5\] " "Warning: Node \"ctrl_8250_download:inst\|data_bus\[5\]\" is a latch" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl_8250_download:inst\|data_bus\[1\]~latch " "Warning: Node \"ctrl_8250_download:inst\|data_bus\[1\]~latch\" is a latch" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl_8250_download:inst\|data_bus\[0\]~latch " "Warning: Node \"ctrl_8250_download:inst\|data_bus\[0\]~latch\" is a latch" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl_8250_download:inst\|data_bus\[3\]~latch " "Warning: Node \"ctrl_8250_download:inst\|data_bus\[3\]~latch\" is a latch" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl_8250_download:inst\|data_bus\[4\] " "Warning: Node \"ctrl_8250_download:inst\|data_bus\[4\]\" is a latch" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl_8250_download:inst\|data_bus\[2\]~latch " "Warning: Node \"ctrl_8250_download:inst\|data_bus\[2\]~latch\" is a latch" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk0 " "Info: Assuming node \"clk0\" is an undefined clock" {  } { { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 32 -264 -96 48 "clk0" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 256 152 320 272 "a0" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "dis " "Info: Assuming node \"dis\" is an undefined clock" {  } { { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 272 152 320 288 "dis" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "wr " "Info: Assuming node \"wr\" is an undefined clock" {  } { { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 224 152 320 240 "wr" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "wr" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "rd " "Info: Assuming node \"rd\" is an undefined clock" {  } { { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 240 152 320 256 "rd" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "rd" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "rs_232_in:inst1\|data_finish " "Info: Detected ripple clock \"rs_232_in:inst1\|data_finish\" as buffer" {  } { { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 11 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "rs_232_in:inst1\|data_finish" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ctrl_8250_download:inst\|load " "Info: Detected gated clock \"ctrl_8250_download:inst\|load\" as buffer" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 24 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_8250_download:inst\|load" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:inst4\|clkout9600 " "Info: Detected ripple clock \"clkdiv:inst4\|clkout9600\" as buffer" {  } { { "clkdiv.v" "" { Text "F:/interface/8250/clkdiv.v" 5 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:inst4\|clkout9600" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:inst4\|clkout9600_16 " "Info: Detected ripple clock \"clkdiv:inst4\|clkout9600_16\" as buffer" {  } { { "clkdiv.v" "" { Text "F:/interface/8250/clkdiv.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:inst4\|clkout9600_16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk0 register ctrl_8250_download:inst\|data_bus\[4\] register reg8:inst6\|out\[0\] 171.12 MHz 5.844 ns Internal " "Info: Clock \"clk0\" has Internal fmax of 171.12 MHz between source register \"ctrl_8250_download:inst\|data_bus\[4\]\" and destination register \"reg8:inst6\|out\[0\]\" (period= 5.844 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.037 ns + Longest register register " "Info: + Longest register to register delay is 3.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ctrl_8250_download:inst\|data_bus\[4\] 1 REG LCCOMB_X41_Y18_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X41_Y18_N6; Fanout = 1; REG Node = 'ctrl_8250_download:inst\|data_bus\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_8250_download:inst|data_bus[4] } "NODE_NAME" } } { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 0.411 ns reg8:inst6\|out\[0\]~356 2 COMB LCCOMB_X41_Y18_N16 1 " "Info: 2: + IC(0.261 ns) + CELL(0.150 ns) = 0.411 ns; Loc. = LCCOMB_X41_Y18_N16; Fanout = 1; COMB Node = 'reg8:inst6\|out\[0\]~356'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { ctrl_8250_download:inst|data_bus[4] reg8:inst6|out[0]~356 } "NODE_NAME" } } { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.245 ns) 0.927 ns reg8:inst6\|out\[0\]~357 3 COMB LCCOMB_X41_Y18_N28 1 " "Info: 3: + IC(0.271 ns) + CELL(0.245 ns) = 0.927 ns; Loc. = LCCOMB_X41_Y18_N28; Fanout = 1; COMB Node = 'reg8:inst6\|out\[0\]~357'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { reg8:inst6|out[0]~356 reg8:inst6|out[0]~357 } "NODE_NAME" } } { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.149 ns) 1.332 ns reg8:inst6\|out\[0\]~358 4 COMB LCCOMB_X41_Y18_N0 1 " "Info: 4: + IC(0.256 ns) + CELL(0.149 ns) = 1.332 ns; Loc. = LCCOMB_X41_Y18_N0; Fanout = 1; COMB Node = 'reg8:inst6\|out\[0\]~358'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { reg8:inst6|out[0]~357 reg8:inst6|out[0]~358 } "NODE_NAME" } } { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 1.728 ns reg8:inst6\|out\[0\]~359 5 COMB LCCOMB_X41_Y18_N18 1 " "Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 1.728 ns; Loc. = LCCOMB_X41_Y18_N18; Fanout = 1; COMB Node = 'reg8:inst6\|out\[0\]~359'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { reg8:inst6|out[0]~358 reg8:inst6|out[0]~359 } "NODE_NAME" } } { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 2.137 ns reg8:inst6\|out\[0\]~362 6 COMB LCCOMB_X41_Y18_N4 8 " "Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 2.137 ns; Loc. = LCCOMB_X41_Y18_N4; Fanout = 8; COMB Node = 'reg8:inst6\|out\[0\]~362'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { reg8:inst6|out[0]~359 reg8:inst6|out[0]~362 } "NODE_NAME" } } { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.660 ns) 3.037 ns reg8:inst6\|out\[0\] 7 REG LCFF_X41_Y18_N21 7 " "Info: 7: + IC(0.240 ns) + CELL(0.660 ns) = 3.037 ns; Loc. = LCFF_X41_Y18_N21; Fanout = 7; REG Node = 'reg8:inst6\|out\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { reg8:inst6|out[0]~362 reg8:inst6|out[0] } "NODE_NAME" } } { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 49.52 % ) " "Info: Total cell delay = 1.504 ns ( 49.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 50.48 % ) " "Info: Total interconnect delay = 1.533 ns ( 50.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ctrl_8250_download:inst|data_bus[4] reg8:inst6|out[0]~356 reg8:inst6|out[0]~357 reg8:inst6|out[0]~358 reg8:inst6|out[0]~359 reg8:inst6|out[0]~362 reg8:inst6|out[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ctrl_8250_download:inst|data_bus[4] {} reg8:inst6|out[0]~356 {} reg8:inst6|out[0]~357 {} reg8:inst6|out[0]~358 {} reg8:inst6|out[0]~359 {} reg8:inst6|out[0]~362 {} reg8:inst6|out[0] {} } { 0.000ns 0.261ns 0.271ns 0.256ns 0.246ns 0.259ns 0.240ns } { 0.000ns 0.150ns 0.245ns 0.149ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.079 ns - Smallest " "Info: - Smallest clock skew is 0.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk0 destination 8.435 ns + Shortest register " "Info: + Shortest clock path from clock \"clk0\" to destination register is 8.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk0 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'clk0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk0 } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 32 -264 -96 48 "clk0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.787 ns) 3.348 ns clkdiv:inst4\|clkout9600_16 2 REG LCFF_X38_Y17_N25 3 " "Info: 2: + IC(1.582 ns) + CELL(0.787 ns) = 3.348 ns; Loc. = LCFF_X38_Y17_N25; Fanout = 3; REG Node = 'clkdiv:inst4\|clkout9600_16'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk0 clkdiv:inst4|clkout9600_16 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/8250/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.787 ns) 5.184 ns rs_232_in:inst1\|data_finish 3 REG LCFF_X42_Y21_N29 5 " "Info: 3: + IC(1.049 ns) + CELL(0.787 ns) = 5.184 ns; Loc. = LCFF_X42_Y21_N29; Fanout = 5; REG Node = 'rs_232_in:inst1\|data_finish'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish } "NODE_NAME" } } { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.000 ns) 6.843 ns rs_232_in:inst1\|data_finish~clkctrl 4 COMB CLKCTRL_G5 20 " "Info: 4: + IC(1.659 ns) + CELL(0.000 ns) = 6.843 ns; Loc. = CLKCTRL_G5; Fanout = 20; COMB Node = 'rs_232_in:inst1\|data_finish~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl } "NODE_NAME" } } { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.537 ns) 8.435 ns reg8:inst6\|out\[0\] 5 REG LCFF_X41_Y18_N21 7 " "Info: 5: + IC(1.055 ns) + CELL(0.537 ns) = 8.435 ns; Loc. = LCFF_X41_Y18_N21; Fanout = 7; REG Node = 'reg8:inst6\|out\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { rs_232_in:inst1|data_finish~clkctrl reg8:inst6|out[0] } "NODE_NAME" } } { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 36.63 % ) " "Info: Total cell delay = 3.090 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.345 ns ( 63.37 % ) " "Info: Total interconnect delay = 5.345 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl reg8:inst6|out[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.435 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} reg8:inst6|out[0] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.055ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk0 source 8.356 ns - Longest register " "Info: - Longest clock path from clock \"clk0\" to source register is 8.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk0 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'clk0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk0 } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 32 -264 -96 48 "clk0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.787 ns) 3.348 ns clkdiv:inst4\|clkout9600_16 2 REG LCFF_X38_Y17_N25 3 " "Info: 2: + IC(1.582 ns) + CELL(0.787 ns) = 3.348 ns; Loc. = LCFF_X38_Y17_N25; Fanout = 3; REG Node = 'clkdiv:inst4\|clkout9600_16'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk0 clkdiv:inst4|clkout9600_16 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/8250/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.787 ns) 5.184 ns rs_232_in:inst1\|data_finish 3 REG LCFF_X42_Y21_N29 5 " "Info: 3: + IC(1.049 ns) + CELL(0.787 ns) = 5.184 ns; Loc. = LCFF_X42_Y21_N29; Fanout = 5; REG Node = 'rs_232_in:inst1\|data_finish'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish } "NODE_NAME" } } { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.000 ns) 6.843 ns rs_232_in:inst1\|data_finish~clkctrl 4 COMB CLKCTRL_G5 20 " "Info: 4: + IC(1.659 ns) + CELL(0.000 ns) = 6.843 ns; Loc. = CLKCTRL_G5; Fanout = 20; COMB Node = 'rs_232_in:inst1\|data_finish~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl } "NODE_NAME" } } { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.150 ns) 8.356 ns ctrl_8250_download:inst\|data_bus\[4\] 5 REG LCCOMB_X41_Y18_N6 1 " "Info: 5: + IC(1.363 ns) + CELL(0.150 ns) = 8.356 ns; Loc. = LCCOMB_X41_Y18_N6; Fanout = 1; REG Node = 'ctrl_8250_download:inst\|data_bus\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { rs_232_in:inst1|data_finish~clkctrl ctrl_8250_download:inst|data_bus[4] } "NODE_NAME" } } { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.703 ns ( 32.35 % ) " "Info: Total cell delay = 2.703 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.653 ns ( 67.65 % ) " "Info: Total interconnect delay = 5.653 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.356 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl ctrl_8250_download:inst|data_bus[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.356 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} ctrl_8250_download:inst|data_bus[4] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.363ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl reg8:inst6|out[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.435 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} reg8:inst6|out[0] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.055ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.356 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl ctrl_8250_download:inst|data_bus[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.356 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} ctrl_8250_download:inst|data_bus[4] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.363ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } } { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ctrl_8250_download:inst|data_bus[4] reg8:inst6|out[0]~356 reg8:inst6|out[0]~357 reg8:inst6|out[0]~358 reg8:inst6|out[0]~359 reg8:inst6|out[0]~362 reg8:inst6|out[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ctrl_8250_download:inst|data_bus[4] {} reg8:inst6|out[0]~356 {} reg8:inst6|out[0]~357 {} reg8:inst6|out[0]~358 {} reg8:inst6|out[0]~359 {} reg8:inst6|out[0]~362 {} reg8:inst6|out[0] {} } { 0.000ns 0.261ns 0.271ns 0.256ns 0.246ns 0.259ns 0.240ns } { 0.000ns 0.150ns 0.245ns 0.149ns 0.150ns 0.150ns 0.660ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl reg8:inst6|out[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.435 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} reg8:inst6|out[0] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.055ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.356 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl ctrl_8250_download:inst|data_bus[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.356 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} ctrl_8250_download:inst|data_bus[4] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.363ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a0 " "Info: No valid register-to-register data paths exist for clock \"a0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "dis " "Info: No valid register-to-register data paths exist for clock \"dis\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "wr " "Info: No valid register-to-register data paths exist for clock \"wr\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "rd " "Info: No valid register-to-register data paths exist for clock \"rd\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk0 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clk0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "rs_232_in:inst1\|in_data\[7\] ctrl_8250_download:inst\|data_bus\[7\] clk0 1.228 ns " "Info: Found hold time violation between source  pin or register \"rs_232_in:inst1\|in_data\[7\]\" and destination pin or register \"ctrl_8250_download:inst\|data_bus\[7\]\" for clock \"clk0\" (Hold time is 1.228 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.801 ns + Largest " "Info: + Largest clock skew is 1.801 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk0 destination 8.387 ns + Longest register " "Info: + Longest clock path from clock \"clk0\" to destination register is 8.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk0 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'clk0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk0 } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 32 -264 -96 48 "clk0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.787 ns) 3.348 ns clkdiv:inst4\|clkout9600_16 2 REG LCFF_X38_Y17_N25 3 " "Info: 2: + IC(1.582 ns) + CELL(0.787 ns) = 3.348 ns; Loc. = LCFF_X38_Y17_N25; Fanout = 3; REG Node = 'clkdiv:inst4\|clkout9600_16'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk0 clkdiv:inst4|clkout9600_16 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/8250/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.787 ns) 5.184 ns rs_232_in:inst1\|data_finish 3 REG LCFF_X42_Y21_N29 5 " "Info: 3: + IC(1.049 ns) + CELL(0.787 ns) = 5.184 ns; Loc. = LCFF_X42_Y21_N29; Fanout = 5; REG Node = 'rs_232_in:inst1\|data_finish'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish } "NODE_NAME" } } { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.000 ns) 6.843 ns rs_232_in:inst1\|data_finish~clkctrl 4 COMB CLKCTRL_G5 20 " "Info: 4: + IC(1.659 ns) + CELL(0.000 ns) = 6.843 ns; Loc. = CLKCTRL_G5; Fanout = 20; COMB Node = 'rs_232_in:inst1\|data_finish~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl } "NODE_NAME" } } { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.150 ns) 8.387 ns ctrl_8250_download:inst\|data_bus\[7\] 5 REG LCCOMB_X42_Y18_N4 1 " "Info: 5: + IC(1.394 ns) + CELL(0.150 ns) = 8.387 ns; Loc. = LCCOMB_X42_Y18_N4; Fanout = 1; REG Node = 'ctrl_8250_download:inst\|data_bus\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { rs_232_in:inst1|data_finish~clkctrl ctrl_8250_download:inst|data_bus[7] } "NODE_NAME" } } { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.703 ns ( 32.23 % ) " "Info: Total cell delay = 2.703 ns ( 32.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.684 ns ( 67.77 % ) " "Info: Total interconnect delay = 5.684 ns ( 67.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl ctrl_8250_download:inst|data_bus[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} ctrl_8250_download:inst|data_bus[7] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.394ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk0 source 6.586 ns - Shortest register " "Info: - Shortest clock path from clock \"clk0\" to source register is 6.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk0 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'clk0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk0 } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 32 -264 -96 48 "clk0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.787 ns) 3.348 ns clkdiv:inst4\|clkout9600_16 2 REG LCFF_X38_Y17_N25 3 " "Info: 2: + IC(1.582 ns) + CELL(0.787 ns) = 3.348 ns; Loc. = LCFF_X38_Y17_N25; Fanout = 3; REG Node = 'clkdiv:inst4\|clkout9600_16'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk0 clkdiv:inst4|clkout9600_16 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/8250/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.000 ns) 5.014 ns clkdiv:inst4\|clkout9600_16~clkctrl 3 COMB CLKCTRL_G6 17 " "Info: 3: + IC(1.666 ns) + CELL(0.000 ns) = 5.014 ns; Loc. = CLKCTRL_G6; Fanout = 17; COMB Node = 'clkdiv:inst4\|clkout9600_16~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { clkdiv:inst4|clkout9600_16 clkdiv:inst4|clkout9600_16~clkctrl } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/8250/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 6.586 ns rs_232_in:inst1\|in_data\[7\] 4 REG LCFF_X42_Y18_N5 2 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 6.586 ns; Loc. = LCFF_X42_Y18_N5; Fanout = 2; REG Node = 'rs_232_in:inst1\|in_data\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clkdiv:inst4|clkout9600_16~clkctrl rs_232_in:inst1|in_data[7] } "NODE_NAME" } } { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 34.97 % ) " "Info: Total cell delay = 2.303 ns ( 34.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.283 ns ( 65.03 % ) " "Info: Total interconnect delay = 4.283 ns ( 65.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.586 ns" { clk0 clkdiv:inst4|clkout9600_16 clkdiv:inst4|clkout9600_16~clkctrl rs_232_in:inst1|in_data[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.586 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} clkdiv:inst4|clkout9600_16~clkctrl {} rs_232_in:inst1|in_data[7] {} } { 0.000ns 0.000ns 1.582ns 1.666ns 1.035ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl ctrl_8250_download:inst|data_bus[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} ctrl_8250_download:inst|data_bus[7] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.394ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.586 ns" { clk0 clkdiv:inst4|clkout9600_16 clkdiv:inst4|clkout9600_16~clkctrl rs_232_in:inst1|in_data[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.586 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} clkdiv:inst4|clkout9600_16~clkctrl {} rs_232_in:inst1|in_data[7] {} } { 0.000ns 0.000ns 1.582ns 1.666ns 1.035ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.323 ns - Shortest register register " "Info: - Shortest register to register delay is 0.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs_232_in:inst1\|in_data\[7\] 1 REG LCFF_X42_Y18_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y18_N5; Fanout = 2; REG Node = 'rs_232_in:inst1\|in_data\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs_232_in:inst1|in_data[7] } "NODE_NAME" } } { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ctrl_8250_download:inst\|data_bus\[7\] 2 REG LCCOMB_X42_Y18_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y18_N4; Fanout = 1; REG Node = 'ctrl_8250_download:inst\|data_bus\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { rs_232_in:inst1|in_data[7] ctrl_8250_download:inst|data_bus[7] } "NODE_NAME" } } { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.323 ns ( 100.00 % ) " "Info: Total cell delay = 0.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { rs_232_in:inst1|in_data[7] ctrl_8250_download:inst|data_bus[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { rs_232_in:inst1|in_data[7] {} ctrl_8250_download:inst|data_bus[7] {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 18 -1 0 } } { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl ctrl_8250_download:inst|data_bus[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} ctrl_8250_download:inst|data_bus[7] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.394ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.586 ns" { clk0 clkdiv:inst4|clkout9600_16 clkdiv:inst4|clkout9600_16~clkctrl rs_232_in:inst1|in_data[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.586 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} clkdiv:inst4|clkout9600_16~clkctrl {} rs_232_in:inst1|in_data[7] {} } { 0.000ns 0.000ns 1.582ns 1.666ns 1.035ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { rs_232_in:inst1|in_data[7] ctrl_8250_download:inst|data_bus[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { rs_232_in:inst1|in_data[7] {} ctrl_8250_download:inst|data_bus[7] {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "ctrl_8250_download:inst\|data_bus\[0\]~_emulated dod rd 3.708 ns register " "Info: tsu for register \"ctrl_8250_download:inst\|data_bus\[0\]~_emulated\" (data pin = \"dod\", clock pin = \"rd\") is 3.708 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.423 ns + Longest pin register " "Info: + Longest pin to register delay is 6.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns dod 1 PIN PIN_A17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A17; Fanout = 1; PIN Node = 'dod'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dod } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 336 152 320 352 "dod" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.339 ns) + CELL(0.150 ns) 6.339 ns ctrl_8250_download:inst\|data_bus\[0\]~data_lut 2 COMB LCCOMB_X42_Y18_N30 1 " "Info: 2: + IC(5.339 ns) + CELL(0.150 ns) = 6.339 ns; Loc. = LCCOMB_X42_Y18_N30; Fanout = 1; COMB Node = 'ctrl_8250_download:inst\|data_bus\[0\]~data_lut'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { dod ctrl_8250_download:inst|data_bus[0]~data_lut } "NODE_NAME" } } { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.423 ns ctrl_8250_download:inst\|data_bus\[0\]~_emulated 3 REG LCFF_X42_Y18_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.423 ns; Loc. = LCFF_X42_Y18_N31; Fanout = 1; REG Node = 'ctrl_8250_download:inst\|data_bus\[0\]~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ctrl_8250_download:inst|data_bus[0]~data_lut ctrl_8250_download:inst|data_bus[0]~_emulated } "NODE_NAME" } } { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 16.88 % ) " "Info: Total cell delay = 1.084 ns ( 16.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.339 ns ( 83.12 % ) " "Info: Total interconnect delay = 5.339 ns ( 83.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.423 ns" { dod ctrl_8250_download:inst|data_bus[0]~data_lut ctrl_8250_download:inst|data_bus[0]~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.423 ns" { dod {} dod~combout {} ctrl_8250_download:inst|data_bus[0]~data_lut {} ctrl_8250_download:inst|data_bus[0]~_emulated {} } { 0.000ns 0.000ns 5.339ns 0.000ns } { 0.000ns 0.850ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd destination 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"rd\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rd 1 CLK PIN_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 2; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 240 152 320 256 "rd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns rd~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'rd~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { rd rd~clkctrl } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 240 152 320 256 "rd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.679 ns ctrl_8250_download:inst\|data_bus\[0\]~_emulated 3 REG LCFF_X42_Y18_N31 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X42_Y18_N31; Fanout = 1; REG Node = 'ctrl_8250_download:inst\|data_bus\[0\]~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { rd~clkctrl ctrl_8250_download:inst|data_bus[0]~_emulated } "NODE_NAME" } } { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { rd rd~clkctrl ctrl_8250_download:inst|data_bus[0]~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { rd {} rd~combout {} rd~clkctrl {} ctrl_8250_download:inst|data_bus[0]~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.423 ns" { dod ctrl_8250_download:inst|data_bus[0]~data_lut ctrl_8250_download:inst|data_bus[0]~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.423 ns" { dod {} dod~combout {} ctrl_8250_download:inst|data_bus[0]~data_lut {} ctrl_8250_download:inst|data_bus[0]~_emulated {} } { 0.000ns 0.000ns 5.339ns 0.000ns } { 0.000ns 0.850ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { rd rd~clkctrl ctrl_8250_download:inst|data_bus[0]~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { rd {} rd~combout {} rd~clkctrl {} ctrl_8250_download:inst|data_bus[0]~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk0 hex1\[3\] reg8:inst6\|out\[5\] 16.041 ns register " "Info: tco from clock \"clk0\" to destination pin \"hex1\[3\]\" through register \"reg8:inst6\|out\[5\]\" is 16.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk0 source 8.435 ns + Longest register " "Info: + Longest clock path from clock \"clk0\" to source register is 8.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk0 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'clk0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk0 } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 32 -264 -96 48 "clk0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.787 ns) 3.348 ns clkdiv:inst4\|clkout9600_16 2 REG LCFF_X38_Y17_N25 3 " "Info: 2: + IC(1.582 ns) + CELL(0.787 ns) = 3.348 ns; Loc. = LCFF_X38_Y17_N25; Fanout = 3; REG Node = 'clkdiv:inst4\|clkout9600_16'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk0 clkdiv:inst4|clkout9600_16 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/8250/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.787 ns) 5.184 ns rs_232_in:inst1\|data_finish 3 REG LCFF_X42_Y21_N29 5 " "Info: 3: + IC(1.049 ns) + CELL(0.787 ns) = 5.184 ns; Loc. = LCFF_X42_Y21_N29; Fanout = 5; REG Node = 'rs_232_in:inst1\|data_finish'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish } "NODE_NAME" } } { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.000 ns) 6.843 ns rs_232_in:inst1\|data_finish~clkctrl 4 COMB CLKCTRL_G5 20 " "Info: 4: + IC(1.659 ns) + CELL(0.000 ns) = 6.843 ns; Loc. = CLKCTRL_G5; Fanout = 20; COMB Node = 'rs_232_in:inst1\|data_finish~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl } "NODE_NAME" } } { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.537 ns) 8.435 ns reg8:inst6\|out\[5\] 5 REG LCFF_X41_Y18_N25 7 " "Info: 5: + IC(1.055 ns) + CELL(0.537 ns) = 8.435 ns; Loc. = LCFF_X41_Y18_N25; Fanout = 7; REG Node = 'reg8:inst6\|out\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { rs_232_in:inst1|data_finish~clkctrl reg8:inst6|out[5] } "NODE_NAME" } } { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 36.63 % ) " "Info: Total cell delay = 3.090 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.345 ns ( 63.37 % ) " "Info: Total interconnect delay = 5.345 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl reg8:inst6|out[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.435 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} reg8:inst6|out[5] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.055ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.356 ns + Longest register pin " "Info: + Longest register to pin delay is 7.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8:inst6\|out\[5\] 1 REG LCFF_X41_Y18_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y18_N25; Fanout = 7; REG Node = 'reg8:inst6\|out\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8:inst6|out[5] } "NODE_NAME" } } { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.436 ns) 1.408 ns segout:inst5\|WideOr3~17 2 COMB LCCOMB_X45_Y18_N2 1 " "Info: 2: + IC(0.972 ns) + CELL(0.436 ns) = 1.408 ns; Loc. = LCCOMB_X45_Y18_N2; Fanout = 1; COMB Node = 'segout:inst5\|WideOr3~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { reg8:inst6|out[5] segout:inst5|WideOr3~17 } "NODE_NAME" } } { "segout.v" "" { Text "F:/interface/8250/segout.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.326 ns) + CELL(2.622 ns) 7.356 ns hex1\[3\] 3 PIN PIN_Y22 0 " "Info: 3: + IC(3.326 ns) + CELL(2.622 ns) = 7.356 ns; Loc. = PIN_Y22; Fanout = 0; PIN Node = 'hex1\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.948 ns" { segout:inst5|WideOr3~17 hex1[3] } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 600 688 864 616 "hex1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.058 ns ( 41.57 % ) " "Info: Total cell delay = 3.058 ns ( 41.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.298 ns ( 58.43 % ) " "Info: Total interconnect delay = 4.298 ns ( 58.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.356 ns" { reg8:inst6|out[5] segout:inst5|WideOr3~17 hex1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.356 ns" { reg8:inst6|out[5] {} segout:inst5|WideOr3~17 {} hex1[3] {} } { 0.000ns 0.972ns 3.326ns } { 0.000ns 0.436ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl reg8:inst6|out[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.435 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} reg8:inst6|out[5] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.055ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.356 ns" { reg8:inst6|out[5] segout:inst5|WideOr3~17 hex1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.356 ns" { reg8:inst6|out[5] {} segout:inst5|WideOr3~17 {} hex1[3] {} } { 0.000ns 0.972ns 3.326ns } { 0.000ns 0.436ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "dos data_en 10.863 ns Longest " "Info: Longest tpd from source pin \"dos\" to destination pin \"data_en\" is 10.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns dos 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'dos'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dos } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 288 80 248 304 "dos" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.978 ns) + CELL(0.275 ns) 7.095 ns ctrl_8250_download:inst\|data_en 2 COMB LCCOMB_X42_Y18_N20 9 " "Info: 2: + IC(5.978 ns) + CELL(0.275 ns) = 7.095 ns; Loc. = LCCOMB_X42_Y18_N20; Fanout = 9; COMB Node = 'ctrl_8250_download:inst\|data_en'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { dos ctrl_8250_download:inst|data_en } "NODE_NAME" } } { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(2.632 ns) 10.863 ns data_en 3 PIN PIN_P24 0 " "Info: 3: + IC(1.136 ns) + CELL(2.632 ns) = 10.863 ns; Loc. = PIN_P24; Fanout = 0; PIN Node = 'data_en'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { ctrl_8250_download:inst|data_en data_en } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 288 544 720 304 "data_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.749 ns ( 34.51 % ) " "Info: Total cell delay = 3.749 ns ( 34.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.114 ns ( 65.49 % ) " "Info: Total interconnect delay = 7.114 ns ( 65.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.863 ns" { dos ctrl_8250_download:inst|data_en data_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.863 ns" { dos {} dos~combout {} ctrl_8250_download:inst|data_en {} data_en {} } { 0.000ns 0.000ns 5.978ns 1.136ns } { 0.000ns 0.842ns 0.275ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "reg8:inst6\|out\[2\] DATAIN\[2\] clk0 6.016 ns register " "Info: th for register \"reg8:inst6\|out\[2\]\" (data pin = \"DATAIN\[2\]\", clock pin = \"clk0\") is 6.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk0 destination 8.435 ns + Longest register " "Info: + Longest clock path from clock \"clk0\" to destination register is 8.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk0 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'clk0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk0 } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 32 -264 -96 48 "clk0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.787 ns) 3.348 ns clkdiv:inst4\|clkout9600_16 2 REG LCFF_X38_Y17_N25 3 " "Info: 2: + IC(1.582 ns) + CELL(0.787 ns) = 3.348 ns; Loc. = LCFF_X38_Y17_N25; Fanout = 3; REG Node = 'clkdiv:inst4\|clkout9600_16'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk0 clkdiv:inst4|clkout9600_16 } "NODE_NAME" } } { "clkdiv.v" "" { Text "F:/interface/8250/clkdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.787 ns) 5.184 ns rs_232_in:inst1\|data_finish 3 REG LCFF_X42_Y21_N29 5 " "Info: 3: + IC(1.049 ns) + CELL(0.787 ns) = 5.184 ns; Loc. = LCFF_X42_Y21_N29; Fanout = 5; REG Node = 'rs_232_in:inst1\|data_finish'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish } "NODE_NAME" } } { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.000 ns) 6.843 ns rs_232_in:inst1\|data_finish~clkctrl 4 COMB CLKCTRL_G5 20 " "Info: 4: + IC(1.659 ns) + CELL(0.000 ns) = 6.843 ns; Loc. = CLKCTRL_G5; Fanout = 20; COMB Node = 'rs_232_in:inst1\|data_finish~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl } "NODE_NAME" } } { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.537 ns) 8.435 ns reg8:inst6\|out\[2\] 5 REG LCFF_X41_Y18_N11 7 " "Info: 5: + IC(1.055 ns) + CELL(0.537 ns) = 8.435 ns; Loc. = LCFF_X41_Y18_N11; Fanout = 7; REG Node = 'reg8:inst6\|out\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { rs_232_in:inst1|data_finish~clkctrl reg8:inst6|out[2] } "NODE_NAME" } } { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 36.63 % ) " "Info: Total cell delay = 3.090 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.345 ns ( 63.37 % ) " "Info: Total interconnect delay = 5.345 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl reg8:inst6|out[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.435 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} reg8:inst6|out[2] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.055ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.685 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DATAIN\[2\] 1 PIN PIN_P25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 3; PIN Node = 'DATAIN\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATAIN[2] } "NODE_NAME" } } { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 400 -32 136 416 "DATAIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.366 ns) 2.685 ns reg8:inst6\|out\[2\] 2 REG LCFF_X41_Y18_N11 7 " "Info: 2: + IC(1.320 ns) + CELL(0.366 ns) = 2.685 ns; Loc. = LCFF_X41_Y18_N11; Fanout = 7; REG Node = 'reg8:inst6\|out\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { DATAIN[2] reg8:inst6|out[2] } "NODE_NAME" } } { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 50.84 % ) " "Info: Total cell delay = 1.365 ns ( 50.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.320 ns ( 49.16 % ) " "Info: Total interconnect delay = 1.320 ns ( 49.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { DATAIN[2] reg8:inst6|out[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { DATAIN[2] {} DATAIN[2]~combout {} reg8:inst6|out[2] {} } { 0.000ns 0.000ns 1.320ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { clk0 clkdiv:inst4|clkout9600_16 rs_232_in:inst1|data_finish rs_232_in:inst1|data_finish~clkctrl reg8:inst6|out[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.435 ns" { clk0 {} clk0~combout {} clkdiv:inst4|clkout9600_16 {} rs_232_in:inst1|data_finish {} rs_232_in:inst1|data_finish~clkctrl {} reg8:inst6|out[2] {} } { 0.000ns 0.000ns 1.582ns 1.049ns 1.659ns 1.055ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { DATAIN[2] reg8:inst6|out[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { DATAIN[2] {} DATAIN[2]~combout {} reg8:inst6|out[2] {} } { 0.000ns 0.000ns 1.320ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 21:20:34 2010 " "Info: Processing ended: Tue May 18 21:20:34 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
