// Seed: 1993389830
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input wire id_3,
    input tri id_4,
    output supply1 id_5,
    output wire id_6,
    output wire id_7,
    input wor id_8,
    input tri1 id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri1 id_12,
    input tri id_13
    , id_15
);
  assign id_6 = id_1;
  wire id_16;
  ;
  logic id_17;
  assign module_1.id_18 = 0;
  assign id_2 = id_1 | 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd29
) (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    output wire id_4,
    input wire id_5,
    input wire _id_6,
    output wor id_7,
    input supply1 id_8,
    output wand id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    input supply1 id_13,
    output tri1 id_14,
    input wor id_15,
    input wire id_16,
    output tri0 id_17,
    input supply0 id_18
);
  wire [1 : id_6] id_20;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_7,
      id_3,
      id_1,
      id_7,
      id_17,
      id_9,
      id_2,
      id_2,
      id_18,
      id_15,
      id_13,
      id_5
  );
endmodule
