# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1160.62.1.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-11-27 13:21:03 IST
# hostname  : vlsi-ria85.vlsidomain
# pid       : 25895
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:35592' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAynicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyNNi0ANCfSA7HS6aypDMUMJQDBQ1ZIhnyGQwAvLjGcyAqnmAepMYEoGyyQwZQL4Ymgo9sEwO2C4A4zUV3Q==' '-proj' '/users/rompel/jasper_executions/liveness/jgprojects/1_i2c_6/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/1_i2c_6/.tmp/.initCmds.tcl' '1_i2c_6.tcl' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/1_i2c_6/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/liveness/jgprojects/1_i2c_6/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../1_i2c_6.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../1_i2c_6.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../1_i2c_6.sv(43): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../1_i2c_6.sv(1): compiling module 'i2cStrech'
[WARN (VERI-1209)] ../1_i2c_6.sv(15): expression size 32 truncated to fit in target size 13
[INFO (VERI-8005)] ../1_i2c_6.sv(6): Unintentional sequential element inferred for stretch read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_6.sv(4): Unintentional sequential element inferred for cnt read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_6.sv(5): Unintentional sequential element inferred for scl_clk read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_6.sv(1): Unintentional sequential element inferred for data_clk read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_6.sv(1): Unintentional sequential element inferred for switch_range read before write using blocking assignment
INFO (ISW003): Top module name is "i2cStrech".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
i2cStrech
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 17 of 17 design flops, 0 of 0 design latches, 4 of 4 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Starting reduce
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "i2cStrech.p1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.06 s]
0.0.N: Proof Simplification Iteration 3	[0.06 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.06 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 25966@vlsi-ria85(local) jg_25895_vlsi-ria85_1
0.0.N: Proofgrid shell started at 25965@vlsi-ria85(local) jg_25895_vlsi-ria85_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Oh: Proofgrid shell started at 26021@vlsi-ria85(local) jg_25895_vlsi-ria85_1
0.0.B: Proofgrid shell started at 26023@vlsi-ria85(local) jg_25895_vlsi-ria85_1
0.0.AM: Proofgrid shell started at 26024@vlsi-ria85(local) jg_25895_vlsi-ria85_1
0.0.Ht: Proofgrid shell started at 26018@vlsi-ria85(local) jg_25895_vlsi-ria85_1
0.0.Bm: Proofgrid shell started at 26019@vlsi-ria85(local) jg_25895_vlsi-ria85_1
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.Oh: Reached length limit (2147483647) [0.01 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Oh: Exited with Success (@ 0.04 s)
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Ignoring liveness properties
0.0.Bm: Last scan. Per property time limit: 0s
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.00 s]
0.0.Bm: Trace Attempt  4	[0.00 s]
0.0.Bm: Trace Attempt  5	[0.00 s]
0.0.L: Proofgrid shell started at 26022@vlsi-ria85(local) jg_25895_vlsi-ria85_1
0.0.Mpcustom4: Proofgrid shell started at 26020@vlsi-ria85(local) jg_25895_vlsi-ria85_1
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Ignoring liveness properties
0.0.L: All properties either determined or skipped. [0.01 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Ignoring liveness properties
0.0.Mpcustom4: All properties either determined or skipped. [0.00 s]
0.0.L: Exited with Success (@ 0.07 s)
0.0.L: Completed, Restart ignored.
0.0.Mpcustom4: Exited with Success (@ 0.07 s)
0.0.Mpcustom4: Completed, Restart ignored.
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.AM: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  4	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  1	[0.14 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.AM: Trace Attempt  4	[0.15 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.N: Trace Attempt  1	[0.52 s]
0.0.N: Trace Attempt  2	[0.52 s]
0.0.N: Trace Attempt  3	[0.52 s]
0.0.N: Trace Attempt  4	[0.52 s]
0.0.N: Trace Attempt  5	[0.52 s]
0.0.AM: Trace Attempt  1	[0.50 s]
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.50 s]
0.0.AM: Trace Attempt  4	[0.50 s]
0.0.AM: Trace Attempt  5	[0.50 s]
0.0.AM: Trace Attempt  1	[1.90 s]
0.0.AM: Trace Attempt  2	[1.90 s]
0.0.AM: Trace Attempt  3	[1.90 s]
0.0.AM: Trace Attempt  4	[1.90 s]
0.0.AM: Trace Attempt  5	[1.90 s]
0.0.N: Trace Attempt  1	[2.43 s]
0.0.N: Trace Attempt  2	[2.43 s]
0.0.N: Trace Attempt  3	[2.43 s]
0.0.N: Trace Attempt  4	[2.43 s]
0.0.N: Trace Attempt  5	[2.43 s]
0.0.Hp: Trace Attempt 497	[4.00 s]
0.0.B: Trace Attempt 1709	[4.00 s]
0.0.Ht: Trace Attempt 1840	[4.00 s]
0.0.Bm: Trace Attempt 1740	[4.00 s]
0.0.AM: Trace Attempt 206	[5.93 s]
0.0.N: Trace Attempt 178	[6.45 s]
0.0.Hp: Trace Attempt 700	[8.02 s]
0.0.B: Trace Attempt 2347	[8.01 s]
0.0.Ht: Trace Attempt 2518	[8.01 s]
0.0.Bm: Trace Attempt 2398	[8.01 s]
0.0.AM: Trace Attempt  1	[8.58 s]
0.0.AM: Trace Attempt  2	[8.58 s]
0.0.AM: Trace Attempt  3	[8.58 s]
0.0.AM: Trace Attempt  4	[8.58 s]
0.0.AM: Trace Attempt  5	[8.58 s]
0.0.N: Trace Attempt  1	[9.23 s]
0.0.N: Trace Attempt  2	[9.23 s]
0.0.N: Trace Attempt  3	[9.23 s]
0.0.N: Trace Attempt  4	[9.23 s]
0.0.N: Trace Attempt  5	[9.23 s]
0.0.Hp: Trace Attempt 855	[12.04 s]
0.0.B: Trace Attempt 2854	[12.01 s]
0.0.Bm: Trace Attempt 2903	[12.01 s]
0.0.Ht: Trace Attempt 3040	[12.01 s]
0.0.AM: Trace Attempt 206	[12.59 s]
0.0.N: Trace Attempt 174	[13.25 s]
0.0.Hp: Trace Attempt 985	[16.05 s]
0.0.B: Trace Attempt 3273	[16.01 s]
0.0.Ht: Trace Attempt 3471	[16.02 s]
0.0.Bm: Trace Attempt 3320	[16.02 s]
0.0.N: Trace Attempt  1	[16.32 s]
0.0.N: Trace Attempt  2	[16.32 s]
0.0.N: Trace Attempt  3	[16.32 s]
0.0.N: Trace Attempt  4	[16.32 s]
0.0.N: Trace Attempt  5	[16.32 s]
0.0.AM: Trace Attempt 259	[16.70 s]
0.0.B: Trace Attempt 3646	[20.01 s]
0.0.Ht: Trace Attempt 3855	[20.02 s]
0.0.Hp: Trace Attempt 1101	[20.07 s]
0.0.Bm: Trace Attempt 3694	[20.02 s]
0.0.N: Trace Attempt 173	[20.37 s]
0.0.AM: Trace Attempt 315	[20.74 s]
0.0.N: Trace Attempt  1	[23.49 s]
0.0.N: Trace Attempt  2	[23.49 s]
0.0.N: Trace Attempt  3	[23.49 s]
0.0.N: Trace Attempt  4	[23.50 s]
0.0.N: Trace Attempt  5	[23.50 s]
0.0.B: Trace Attempt 3978	[24.02 s]
0.0.Bm: Trace Attempt 4011	[24.04 s]
0.0.Ht: Trace Attempt 4090	[24.05 s]
0.0.Hp: Trace Attempt 1206	[24.09 s]
0.0.AM: Trace Attempt 358	[24.87 s]
0.0.N: Trace Attempt 173	[27.52 s]
0.0.B: Trace Attempt 4182	[28.02 s]
0.0.Bm: Trace Attempt 4214	[28.05 s]
0.0.Ht: Trace Attempt 4238	[28.06 s]
0.0.Hp: Trace Attempt 1303	[28.11 s]
0.0.AM: Trace Attempt 400	[28.95 s]
0.0.N: Trace Attempt  1	[30.60 s]
0.0.N: Trace Attempt  2	[30.60 s]
0.0.N: Trace Attempt  3	[30.60 s]
0.0.N: Trace Attempt  4	[30.60 s]
0.0.N: Trace Attempt  5	[30.60 s]
0.0.B: Trace Attempt 4356	[32.03 s]
0.0.Ht: Trace Attempt 4375	[32.06 s]
0.0.Bm: Trace Attempt 4388	[32.07 s]
0.0.Hp: Trace Attempt 1391	[32.14 s]
0.0.AM: Trace Attempt 436	[33.03 s]
0.0.N: Trace Attempt 173	[34.70 s]
0.0.B: Trace Attempt 4572	[36.05 s]
0.0.Ht: Trace Attempt 4502	[36.07 s]
0.0.Bm: Trace Attempt 4625	[36.08 s]
0.0.Hp: Trace Attempt 1472	[36.16 s]
0.0.AM: Trace Attempt 467	[37.14 s]
0.0.N: Trace Attempt  1	[37.99 s]
0.0.N: Trace Attempt  2	[37.99 s]
0.0.N: Trace Attempt  3	[37.99 s]
0.0.N: Trace Attempt  4	[38.00 s]
0.0.N: Trace Attempt  5	[38.00 s]
0.0.B: Trace Attempt 4728	[40.06 s]
0.0.Ht: Trace Attempt 4616	[40.10 s]
0.0.Bm: Trace Attempt 4760	[40.10 s]
0.0.Hp: Trace Attempt 1544	[40.18 s]
0.0.AM: Trace Attempt 443	[41.16 s]
0.0.N: Trace Attempt 172	[42.01 s]
0.0.B: Trace Attempt 4857	[44.08 s]
0.0.Bm: Trace Attempt 4889	[44.11 s]
0.0.Ht: Trace Attempt 4743	[44.12 s]
0.0.Hp: Trace Attempt 1614	[44.23 s]
0.0.N: Trace Attempt  1	[45.28 s]
0.0.N: Trace Attempt  2	[45.28 s]
0.0.N: Trace Attempt  3	[45.28 s]
0.0.N: Trace Attempt  4	[45.28 s]
0.0.N: Trace Attempt  5	[45.28 s]
0.0.AM: Trace Attempt 512	[46.61 s]
0.0.AM: Trace Attempt  1	[46.86 s]
0.0.AM: Trace Attempt  2	[46.86 s]
0.0.AM: Trace Attempt  3	[46.86 s]
0.0.AM: Trace Attempt  4	[46.87 s]
0.0.AM: Trace Attempt  5	[46.87 s]
0.0.B: Trace Attempt 5024	[48.09 s]
0.0.Ht: Trace Attempt 4884	[48.13 s]
0.0.Bm: Trace Attempt 5072	[48.14 s]
0.0.Hp: Trace Attempt 1683	[48.25 s]
0.0.N: Trace Attempt 173	[49.32 s]
0.0.AM: Trace Attempt 168	[50.87 s]
0.0.B: Trace Attempt 5189	[52.11 s]
0.0.Ht: Trace Attempt 5025	[52.14 s]
0.0.Bm: Trace Attempt 5214	[52.16 s]
0.0.Hp: Trace Attempt 1752	[52.29 s]
0.0.N: Trace Attempt  1	[52.56 s]
0.0.N: Trace Attempt  2	[52.57 s]
0.0.N: Trace Attempt  3	[52.57 s]
0.0.N: Trace Attempt  4	[52.57 s]
0.0.N: Trace Attempt  5	[52.57 s]
0.0.AM: Trace Attempt 233	[54.89 s]
0.0.B: Trace Attempt 5314	[56.14 s]
0.0.Bm: Trace Attempt 5335	[56.17 s]
0.0.Hp: Trace Attempt 1817	[56.30 s]
0.0.N: Trace Attempt 169	[56.60 s]
0.0.AM: Trace Attempt 291	[58.91 s]
0.0.Ht: Trace Attempt 5084	[59.58 s]
0.0.N: Trace Attempt  1	[60.20 s]
0.0.N: Trace Attempt  2	[60.20 s]
0.0.N: Trace Attempt  3	[60.20 s]
0.0.N: Trace Attempt  4	[60.20 s]
0.0.N: Trace Attempt  5	[60.20 s]
0.0.B: Trace Attempt 5454	[60.17 s]
0.0.Bm: Trace Attempt 5474	[60.17 s]
0.0.Hp: Trace Attempt 1883	[60.31 s]
0.0.AM: Trace Attempt 356	[62.92 s]
0.0.Ht: Trace Attempt 5585	[63.58 s]
0.0.B: Trace Attempt 5596	[64.17 s]
0.0.Bm: Trace Attempt 5626	[64.19 s]
0.0.Hp: Trace Attempt 1945	[64.32 s]
0.0.N: Trace Attempt 173	[64.33 s]
0.0.AM: Trace Attempt 425	[66.92 s]
0.0.N: Trace Attempt  1	[67.50 s]
0.0.N: Trace Attempt  2	[67.51 s]
0.0.N: Trace Attempt  3	[67.51 s]
0.0.N: Trace Attempt  4	[67.51 s]
0.0.N: Trace Attempt  5	[67.51 s]
0.0.Ht: Trace Attempt 5916	[67.59 s]
0.0.B: Trace Attempt 5773	[68.18 s]
0.0.Bm: Trace Attempt 5819	[68.20 s]
0.0.Hp: Trace Attempt 2004	[68.35 s]
0.0.AM: Trace Attempt 451	[71.12 s]
0.0.N: Trace Attempt 173	[71.60 s]
0.0.Ht: Trace Attempt 6188	[71.61 s]
0.0.B: Trace Attempt 5979	[72.19 s]
0.0.Bm: Trace Attempt 6024	[72.22 s]
0.0.Hp: Trace Attempt 2062	[72.37 s]
0.0.N: Trace Attempt  1	[74.80 s]
0.0.N: Trace Attempt  2	[74.80 s]
0.0.N: Trace Attempt  3	[74.80 s]
0.0.N: Trace Attempt  4	[74.80 s]
0.0.N: Trace Attempt  5	[74.80 s]
0.0.AM: Trace Attempt 482	[75.13 s]
0.0.Ht: Trace Attempt 6430	[75.62 s]
0.0.B: Trace Attempt 6168	[76.21 s]
0.0.Bm: Trace Attempt 6192	[76.22 s]
0.0.Hp: Trace Attempt 2118	[76.44 s]
0.0.N: Trace Attempt 173	[78.84 s]
0.0.AM: Trace Attempt 526	[79.23 s]
0.0.Ht: Trace Attempt 6499	[79.64 s]
0.0.B: Trace Attempt 6279	[80.22 s]
0.0.Bm: Trace Attempt 6304	[80.24 s]
0.0.Hp: Trace Attempt 2174	[80.50 s]
0.0.N: Trace Attempt  1	[81.92 s]
0.0.N: Trace Attempt  2	[81.92 s]
0.0.N: Trace Attempt  3	[81.92 s]
0.0.N: Trace Attempt  4	[81.92 s]
0.0.N: Trace Attempt  5	[81.92 s]
0.0.AM: Trace Attempt 562	[83.36 s]
0.0.Ht: Trace Attempt 6660	[83.66 s]
0.0.B: Trace Attempt 6382	[84.23 s]
0.0.Bm: Trace Attempt 6415	[84.27 s]
0.0.Hp: Trace Attempt 2225	[84.51 s]
0.0.N: Trace Attempt 173	[86.01 s]
0.0.AM: Trace Attempt 594	[87.40 s]
0.0.Ht: Trace Attempt 6818	[87.67 s]
0.0.B: Trace Attempt 6504	[88.25 s]
0.0.Bm: Trace Attempt 6538	[88.29 s]
0.0.Hp: Trace Attempt 2276	[88.51 s]
0.0.N: Trace Attempt  1	[89.10 s]
0.0.N: Trace Attempt  2	[89.10 s]
0.0.N: Trace Attempt  3	[89.10 s]
0.0.N: Trace Attempt  4	[89.10 s]
0.0.N: Trace Attempt  5	[89.10 s]
0.0.AM: Trace Attempt 624	[91.40 s]
0.0.Ht: Trace Attempt 6963	[91.69 s]
0.0.B: Trace Attempt 6618	[92.28 s]
0.0.Bm: Trace Attempt 6659	[92.31 s]
0.0.Hp: Trace Attempt 2325	[92.51 s]
0.0.N: Trace Attempt 173	[93.18 s]
0.0.AM: Trace Attempt 649	[95.59 s]
0.0.Ht: Trace Attempt 7100	[95.72 s]
0.0.B: Trace Attempt 6730	[96.33 s]
0.0.Bm: Trace Attempt 6752	[96.32 s]
0.0.N: Trace Attempt  1	[96.49 s]
0.0.N: Trace Attempt  2	[96.49 s]
0.0.N: Trace Attempt  3	[96.49 s]
0.0.N: Trace Attempt  4	[96.49 s]
0.0.N: Trace Attempt  5	[96.49 s]
0.0.Hp: Trace Attempt 2371	[96.58 s]
0.0.AM: Trace Attempt 672	[99.61 s]
0.0.Ht: Trace Attempt 7224	[99.74 s]
0.0.B: Trace Attempt 6830	[100.33 s]
0.0.Bm: Trace Attempt 6856	[100.33 s]
0.0.Hp: Trace Attempt 2416	[100.58 s]
0.0.N: Trace Attempt 173	[100.61 s]
0.0.AM: Trace Attempt 701	[103.69 s]
0.0.Ht: Trace Attempt 7345	[103.77 s]
0.0.N: Trace Attempt  1	[104.12 s]
0.0.N: Trace Attempt  2	[104.12 s]
0.0.N: Trace Attempt  3	[104.12 s]
0.0.N: Trace Attempt  4	[104.12 s]
0.0.N: Trace Attempt  5	[104.12 s]
0.0.Bm: Trace Attempt 6960	[104.34 s]
0.0.B: Trace Attempt 6935	[104.36 s]
0.0.Hp: Trace Attempt 2461	[104.61 s]
0.0.Ht: Trace Attempt 7459	[107.78 s]
0.0.AM: Trace Attempt 731	[107.99 s]
0.0.N: Trace Attempt 174	[108.15 s]
0.0.Bm: Trace Attempt 7061	[108.35 s]
0.0.B: Trace Attempt 7041	[108.39 s]
0.0.Hp: Trace Attempt 2507	[108.63 s]
0.0.N: Trace Attempt  1	[111.24 s]
0.0.N: Trace Attempt  2	[111.24 s]
0.0.N: Trace Attempt  3	[111.24 s]
0.0.N: Trace Attempt  4	[111.25 s]
0.0.N: Trace Attempt  5	[111.25 s]
0.0.Ht: Trace Attempt 7630	[111.79 s]
0.0.AM: Trace Attempt 757	[112.03 s]
0.0.B: Trace Attempt 7138	[112.39 s]
0.0.Bm: Trace Attempt 7171	[112.39 s]
0.0.Hp: Trace Attempt 2552	[112.66 s]
0.0.N: Trace Attempt 174	[115.28 s]
0.0.Ht: Trace Attempt 7789	[115.81 s]
0.0.AM: Trace Attempt 784	[116.19 s]
0.0.B: Trace Attempt 7249	[116.41 s]
0.0.Bm: Trace Attempt 7274	[116.41 s]
0.0.Hp: Trace Attempt 2597	[116.74 s]
0.0.N: Trace Attempt  1	[118.42 s]
0.0.N: Trace Attempt  2	[118.42 s]
0.0.N: Trace Attempt  3	[118.42 s]
0.0.N: Trace Attempt  4	[118.42 s]
0.0.N: Trace Attempt  5	[118.43 s]
0.0.Ht: Trace Attempt 7931	[119.81 s]
0.0.AM: Trace Attempt 809	[120.32 s]
0.0.Bm: Trace Attempt 7375	[120.42 s]
0.0.B: Trace Attempt 7351	[120.43 s]
0.0.Hp: Trace Attempt 2640	[120.77 s]
0.0.N: Trace Attempt 173	[122.44 s]
0.0.Bm: Trace Attempt 7477	[124.42 s]
0.0.AM: Trace Attempt 834	[124.43 s]
0.0.B: Trace Attempt 7452	[124.48 s]
0.0.Hp: Trace Attempt 2682	[124.78 s]
0.0.N: Trace Attempt  1	[126.00 s]
0.0.N: Trace Attempt  2	[126.00 s]
0.0.N: Trace Attempt  3	[126.00 s]
0.0.N: Trace Attempt  4	[126.01 s]
0.0.N: Trace Attempt  5	[126.01 s]
0.0.Bm: Trace Attempt 7569	[128.43 s]
0.0.Ht: Trace Attempt 8002	[128.44 s]
0.0.B: Trace Attempt 7548	[128.51 s]
0.0.AM: Trace Attempt 856	[128.53 s]
0.0.Hp: Trace Attempt 2724	[128.86 s]
0.0.N: Trace Attempt 168	[130.02 s]
0.0.Bm: Trace Attempt 7667	[132.43 s]
0.0.B: Trace Attempt 7641	[132.51 s]
0.0.AM: Trace Attempt 873	[132.61 s]
0.0.Hp: Trace Attempt 2766	[132.87 s]
0.0.N: Trace Attempt 216	[134.05 s]
0.0.Bm: Trace Attempt 7792	[136.44 s]
0.0.B: Trace Attempt 7762	[136.52 s]
0.0.AM: Trace Attempt 882	[136.64 s]
0.0.Hp: Trace Attempt 2809	[136.96 s]
0.0.Ht: Trace Attempt 8014	[136.93 s]
0.0.N: Trace Attempt 237	[138.14 s]
0.0.Bm: Trace Attempt 7906	[140.45 s]
0.0.B: Trace Attempt 7880	[140.56 s]
0.0.Ht: Trace Attempt 8050	[140.93 s]
0.0.Hp: Trace Attempt 2849	[140.99 s]
0.0.AM: Trace Attempt 891	[141.02 s]
0.0.N: Trace Attempt 283	[142.25 s]
0.0.Bm: Trace Attempt 8003	[144.53 s]
0.0.B: Trace Attempt 7994	[144.57 s]
0.0.Ht: Trace Attempt 8094	[144.94 s]
0.0.Hp: Trace Attempt 2887	[145.08 s]
0.0.AM: Trace Attempt 515	[146.16 s]
0.0.N: Trace Attempt 321	[146.39 s]
0.0.B: Trace Attempt 8014	[148.61 s]
0.0.Bm: Trace Attempt 8017	[148.72 s]
0.0.Ht: Trace Attempt 8113	[148.98 s]
0.0.Hp: Trace Attempt 2926	[149.16 s]
0.0.AM: Trace Attempt 590	[150.18 s]
0.0.N: Trace Attempt 353	[150.40 s]
0.0.B: Trace Attempt 8026	[152.76 s]
0.0.Bm: Trace Attempt 8032	[153.08 s]
0.0.Hp: Trace Attempt 2965	[153.25 s]
0.0.AM: Trace Attempt 718	[154.19 s]
0.0.N: Trace Attempt 388	[154.41 s]
0.0.Ht: Trace Attempt 8148	[154.82 s]
0.0.B: Trace Attempt 8041	[156.85 s]
0.0.Bm: Trace Attempt 8047	[157.20 s]
0.0.Hp: Trace Attempt 3002	[157.25 s]
0.0.N: Trace Attempt 421	[158.41 s]
0.0.Ht: Trace Attempt 8178	[158.93 s]
0.0.B: Trace Attempt 8056	[160.93 s]
0.0.Hp: Trace Attempt 3041	[161.33 s]
0.0.Bm: Trace Attempt 8061	[161.46 s]
0.0.N: Trace Attempt 457	[162.46 s]
0.0.Ht: Trace Attempt 8184	[163.91 s]
0.0.AM: Trace Attempt 803	[163.91 s]
0.0.B: Trace Attempt 8068	[165.22 s]
0.0.Hp: Trace Attempt 3079	[165.35 s]
0.0.Bm: Trace Attempt 8072	[165.67 s]
0.0.AM: Trace Attempt 869	[167.92 s]
0.0.N: Trace Attempt 467	[168.73 s]
0.0.N: Trace Attempt  1	[168.75 s]
0.0.N: Trace Attempt  2	[168.75 s]
0.0.N: Trace Attempt  3	[168.75 s]
0.0.N: Trace Attempt  4	[168.75 s]
0.0.N: Trace Attempt  5	[168.75 s]
0.0.Ht: Trace Attempt 8196	[169.22 s]
0.0.Hp: Trace Attempt 3115	[169.39 s]
0.0.B: Trace Attempt 8080	[169.43 s]
0.0.Bm: Trace Attempt 8085	[169.74 s]
0.0.AM: Trace Attempt 989	[171.94 s]
0.0.N: Trace Attempt 169	[172.81 s]
0.0.Ht: Trace Attempt 8211	[173.28 s]
0.0.Hp: Trace Attempt 3156	[173.49 s]
0.0.B: Trace Attempt 8096	[173.62 s]
0.0.Bm: Trace Attempt 8100	[174.07 s]
0.0.AM: Trace Attempt  1	[174.23 s]
0.0.AM: Trace Attempt  2	[174.23 s]
0.0.AM: Trace Attempt  3	[174.23 s]
0.0.AM: Trace Attempt  4	[174.23 s]
0.0.AM: Trace Attempt  5	[174.23 s]
0.0.N: Trace Attempt 216	[176.86 s]
0.0.Ht: Trace Attempt 8227	[177.30 s]
0.0.Hp: Trace Attempt 3197	[177.57 s]
0.0.B: Trace Attempt 8109	[177.77 s]
0.0.Bm: Trace Attempt 8114	[178.16 s]
0.0.AM: Trace Attempt 168	[178.27 s]
0.0.N: Trace Attempt 238	[180.89 s]
0.0.N: Stopped processing property "i2cStrech.p1"	[180.97 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.AM: Trace Attempt 214	[180.89 s]
0.0.AM: Stopped processing property "i2cStrech.p1"	[180.94 s].
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.Ncustom1: Trace Attempt 466	[0.04 s]
0.0.AMcustom3: Trace Attempt  1	[0.04 s]
0.0.AMcustom3: Trace Attempt  2	[0.04 s]
0.0.AMcustom3: Trace Attempt  3	[0.04 s]
0.0.AMcustom3: Trace Attempt  4	[0.04 s]
0.0.AMcustom3: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt 8120	[180.68 s]
0.0.B: Stopped processing property "i2cStrech.p1"	[181.01 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Tri: Proofgrid shell started at 27283@vlsi-ria85(local) jg_25895_vlsi-ria85_1
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Trace Attempt  1	[0.01 s]
0.0.Bcustom2: Trace Attempt  2	[0.01 s]
0.0.Bcustom2: Trace Attempt  3	[0.01 s]
0.0.Bcustom2: Trace Attempt  4	[0.01 s]
0.0.Bcustom2: Trace Attempt  5	[0.01 s]
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.02 s]
0.0.Bcustom2: Trace Attempt  2	[0.02 s]
0.0.Bcustom2: Trace Attempt  3	[0.02 s]
0.0.Bcustom2: Trace Attempt  4	[0.02 s]
0.0.Bcustom2: Trace Attempt  5	[0.02 s]
0.0.Bcustom2: Trace Attempt  1	[0.04 s]
0.0.Bcustom2: Trace Attempt  2	[0.04 s]
0.0.Bcustom2: Trace Attempt  3	[0.04 s]
0.0.Bcustom2: Trace Attempt  4	[0.04 s]
0.0.Bcustom2: Trace Attempt  5	[0.04 s]
0.0.D: Proofgrid shell started at 27287@vlsi-ria85(local) jg_25895_vlsi-ria85_1
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Last scan. Per property time limit: 0s
0.0.D: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.D: Trace Attempt  3	[0.00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.AMcustom3: Trace Attempt  1	[0.16 s]
0.0.AMcustom3: Trace Attempt  2	[0.16 s]
0.0.AMcustom3: Trace Attempt  3	[0.16 s]
0.0.AMcustom3: Trace Attempt  4	[0.17 s]
0.0.AMcustom3: Trace Attempt  5	[0.17 s]
0.0.Bcustom2: Trace Attempt  1	[0.12 s]
0.0.Bcustom2: Trace Attempt  2	[0.12 s]
0.0.Bcustom2: Trace Attempt  3	[0.12 s]
0.0.Bcustom2: Trace Attempt  4	[0.12 s]
0.0.Bcustom2: Trace Attempt  5	[0.12 s]
0.0.Tri:    0.10" ---- Launching abstraction thread ----
0.0.Tri:    0.14" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.16" ---- Launching liveness simplification thread ----
0.0.Ht: Trace Attempt 8247	[181.31 s]
0.0.AMcustom3: Trace Attempt  1	[0.57 s]
0.0.AMcustom3: Trace Attempt  2	[0.57 s]
0.0.AMcustom3: Trace Attempt  3	[0.57 s]
0.0.AMcustom3: Trace Attempt  4	[0.57 s]
0.0.AMcustom3: Trace Attempt  5	[0.57 s]
0.0.Hp: Trace Attempt 3239	[181.66 s]
0.0.Bcustom2: Trace Attempt  1	[0.77 s]
0.0.Bcustom2: Trace Attempt  2	[0.77 s]
0.0.Bcustom2: Trace Attempt  3	[0.77 s]
0.0.Bcustom2: Trace Attempt  4	[0.77 s]
0.0.Bcustom2: Trace Attempt  5	[0.77 s]
0.0.D: Trace Attempt 63	[0.90 s]
0.0.D: Stopped processing property "i2cStrech.p1"	[0.91 s].
0.0.D: Morphing to M
0.0.D: All properties determined. [0.00 s]
0.0.D: Exited with Success (@ 0.00 s)
0.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.M: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.M: Trace Attempt  1	[0.00 s]
0.0.M: Trace Attempt  2	[0.00 s]
0.0.M: Trace Attempt  3	[0.00 s]
0.0.M: Trace Attempt  4	[0.00 s]
0.0.M: Trace Attempt  5	[0.01 s]
0.0.Tri:    0.97" Simplification phase 1 complete
0.0.Ncustom1: Requesting engine job to terminate
0.0.Bcustom2: Requesting engine job to terminate
0.0.AMcustom3: Requesting engine job to terminate
0.0.Tri: Requesting engine job to terminate
0.0.M: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.15 s]
0.0.Tri: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Tri: The property "i2cStrech.p1" was proven in 1.08 s.
0.0.M: Trace Attempt 31	[0.12 s]
0.0.M: Stopped processing property "i2cStrech.p1"	[0.11 s].
0.0.M: All properties determined. [0.13 s]
0.0.M: Exited with Success (@ 182.15 s)
0: ProofGrid usable level: 0
0.0.Hp: Trace Attempt 3243	[182.11 s]
0.0.Hp: All properties determined. [182.15 s]
0.0.AMcustom3: Trace Attempt 65	[1.16 s]
0.0.AMcustom3: Stopped processing property "i2cStrech.p1"	[1.17 s].
0.0.AMcustom3: All properties determined. [1.17 s]
0.0.AMcustom3: Exited with Success (@ 182.16 s)
0.0.Ncustom1: Stopped processing property "i2cStrech.p1"	[1.18 s].
0.0.Ncustom1: All properties determined. [1.19 s]
0.0.Ncustom1: Exited with Success (@ 182.16 s)
0.0.AMcustom5: Proofgrid shell started at 27377@vlsi-ria85(local) jg_25895_vlsi-ria85_1
0.0.AMcustom5: Requesting engine job to terminate
0.0.AMcustom5: Preventing job from starting because proof is shutting down.
0.0.AMcustom5: Requesting engine job to terminate
0.0.AMcustom5: Interrupted. [0.00 s]
0.0.AMcustom5: Exited with Success (@ 182.18 s)
0.0.Bm: Trace Attempt 8128	[181.90 s]
0.0.Bm: All properties determined. [182.19 s]
0.0.Bm: Exited with Success (@ 182.24 s)
0.0.Ht: Trace Attempt 8251	[182.10 s]
0.0.Ht: All properties determined. [182.27 s]
0.0.Ht: Exited with Success (@ 182.34 s)
0.0.Tri: Stopped processing property "i2cStrech.p1"	[1.28 s].
0.0.Tri: All properties determined. [1.28 s]
0.0.Tri: Exited with Success (@ 182.35 s)
0.0.Hp: Exited with Success (@ 182.37 s)
0.0.Bcustom2: Trace Attempt  1	[2.44 s]
0.0.Bcustom2: Stopped processing property "i2cStrech.p1"	[2.44 s].
0.0.Bcustom2: All properties determined. [2.44 s]
0.0.Bcustom2: Exited with Success (@ 183.50 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.93 %)
--------------------------------------------------------------
     engines started                               :    16
     engine jobs started                           :    12

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.03      182.15        0.00       99.98 %
     Ht        0.04      182.10        0.00       99.98 %
     Bm        0.04      182.10        0.00       99.98 %
    Mpcustom4        0.06        0.00        0.00        5.76 %
     Oh        0.03        0.00        0.00        2.73 %
      L        0.05        0.00        0.00        1.34 %
    Ncustom1        0.03      182.11        0.00       99.98 %
    Bcustom2        0.04      182.01        0.00       99.98 %
    AMcustom3        0.04      182.08        0.00       99.98 %
    Tri        0.09        1.09        0.00       92.04 %
      M        0.13        1.04        0.00       88.83 %
    AMcustom5        0.17        0.00        0.00        0.00 %
    all        0.06       91.22        0.00       99.93 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.76     1094.69        0.00

    Data read    : 7.17 MiB
    Data written : 4.26 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 2.112 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
