\hypertarget{struct__hw__aips}{}\section{\+\_\+hw\+\_\+aips Struct Reference}
\label{struct__hw__aips}\index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}


All A\+I\+PS module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+aips.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__mpra}{hw\+\_\+aips\+\_\+mpra\+\_\+t} \hyperlink{struct__hw__aips_a01d3ea1329e98e8e25706d64806f85cf}{M\+P\+RA}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved0} \mbox{[}28\mbox{]}\hypertarget{struct__hw__aips_a4da167620cfe9a1ded4c89071f28ad3f}{}\label{struct__hw__aips_a4da167620cfe9a1ded4c89071f28ad3f}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacra}{hw\+\_\+aips\+\_\+pacra\+\_\+t} \hyperlink{struct__hw__aips_aeafe50f6e63f905450ede1b2da2a3ad5}{P\+A\+C\+RA}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacrb}{hw\+\_\+aips\+\_\+pacrb\+\_\+t} \hyperlink{struct__hw__aips_ab8445998a229b89bbda4b6edcf406bc1}{P\+A\+C\+RB}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacrc}{hw\+\_\+aips\+\_\+pacrc\+\_\+t} \hyperlink{struct__hw__aips_a160ef913a3002da852e368f5d54d52d0}{P\+A\+C\+RC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacrd}{hw\+\_\+aips\+\_\+pacrd\+\_\+t} \hyperlink{struct__hw__aips_abcaf27dba00b199b3bd2007042c16910}{P\+A\+C\+RD}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved1} \mbox{[}16\mbox{]}\hypertarget{struct__hw__aips_ae35b99ebaef6bd4c0b6af8d9cdd43ef2}{}\label{struct__hw__aips_ae35b99ebaef6bd4c0b6af8d9cdd43ef2}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacre}{hw\+\_\+aips\+\_\+pacre\+\_\+t} \hyperlink{struct__hw__aips_ad9c0496d1401e83dfadd92aeee814147}{P\+A\+C\+RE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacrf}{hw\+\_\+aips\+\_\+pacrf\+\_\+t} \hyperlink{struct__hw__aips_a26716b32f083d1abe3809e7a548fdb55}{P\+A\+C\+RF}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacrg}{hw\+\_\+aips\+\_\+pacrg\+\_\+t} \hyperlink{struct__hw__aips_ab729b12f7b190d786d6e253d6782682b}{P\+A\+C\+RG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacrh}{hw\+\_\+aips\+\_\+pacrh\+\_\+t} \hyperlink{struct__hw__aips_a177db7d97603009a74d7e852d01543df}{P\+A\+C\+RH}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacri}{hw\+\_\+aips\+\_\+pacri\+\_\+t} \hyperlink{struct__hw__aips_a4b8eb1a40e16fa6733be0f20ba4999b2}{P\+A\+C\+RI}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacrj}{hw\+\_\+aips\+\_\+pacrj\+\_\+t} \hyperlink{struct__hw__aips_afad9b701f382ce9e45332f88f2743c51}{P\+A\+C\+RJ}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacrk}{hw\+\_\+aips\+\_\+pacrk\+\_\+t} \hyperlink{struct__hw__aips_ac944d54a564139d2117819ef6e2077b0}{P\+A\+C\+RK}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacrl}{hw\+\_\+aips\+\_\+pacrl\+\_\+t} \hyperlink{struct__hw__aips_a4fcef9ce1d48239e31605340abfb6e5c}{P\+A\+C\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacrm}{hw\+\_\+aips\+\_\+pacrm\+\_\+t} \hyperlink{struct__hw__aips_aa801e08962161646524a6b0c76b337eb}{P\+A\+C\+RM}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacrn}{hw\+\_\+aips\+\_\+pacrn\+\_\+t} \hyperlink{struct__hw__aips_a78a2d58a08d46d8ca1243228bc1d9167}{P\+A\+C\+RN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacro}{hw\+\_\+aips\+\_\+pacro\+\_\+t} \hyperlink{struct__hw__aips_a0d26b9dd4c8d965d38a908720cc30631}{P\+A\+C\+RO}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacrp}{hw\+\_\+aips\+\_\+pacrp\+\_\+t} \hyperlink{struct__hw__aips_a04e3d2f12f78b6bad6cc1dbb8c24c704}{P\+A\+C\+RP}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved2} \mbox{[}16\mbox{]}\hypertarget{struct__hw__aips_abe4fbc96c443539d143fbbd6bf7f08f4}{}\label{struct__hw__aips_abe4fbc96c443539d143fbbd6bf7f08f4}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__aips__pacru}{hw\+\_\+aips\+\_\+pacru\+\_\+t} \hyperlink{struct__hw__aips_ac220c75d60f70e9fd86cf43ef7006cec}{P\+A\+C\+RU}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All A\+I\+PS module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!M\+P\+RA@{M\+P\+RA}}
\index{M\+P\+RA@{M\+P\+RA}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{M\+P\+RA}{MPRA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+mpra\+\_\+t} \+\_\+hw\+\_\+aips\+::\+M\+P\+RA}\hypertarget{struct__hw__aips_a01d3ea1329e98e8e25706d64806f85cf}{}\label{struct__hw__aips_a01d3ea1329e98e8e25706d64806f85cf}
\mbox{[}0x0\mbox{]} Master Privilege Register A \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RA@{P\+A\+C\+RA}}
\index{P\+A\+C\+RA@{P\+A\+C\+RA}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RA}{PACRA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacra\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RA}\hypertarget{struct__hw__aips_aeafe50f6e63f905450ede1b2da2a3ad5}{}\label{struct__hw__aips_aeafe50f6e63f905450ede1b2da2a3ad5}
\mbox{[}0x20\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RB@{P\+A\+C\+RB}}
\index{P\+A\+C\+RB@{P\+A\+C\+RB}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RB}{PACRB}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacrb\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RB}\hypertarget{struct__hw__aips_ab8445998a229b89bbda4b6edcf406bc1}{}\label{struct__hw__aips_ab8445998a229b89bbda4b6edcf406bc1}
\mbox{[}0x24\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RC@{P\+A\+C\+RC}}
\index{P\+A\+C\+RC@{P\+A\+C\+RC}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RC}{PACRC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacrc\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RC}\hypertarget{struct__hw__aips_a160ef913a3002da852e368f5d54d52d0}{}\label{struct__hw__aips_a160ef913a3002da852e368f5d54d52d0}
\mbox{[}0x28\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RD@{P\+A\+C\+RD}}
\index{P\+A\+C\+RD@{P\+A\+C\+RD}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RD}{PACRD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacrd\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RD}\hypertarget{struct__hw__aips_abcaf27dba00b199b3bd2007042c16910}{}\label{struct__hw__aips_abcaf27dba00b199b3bd2007042c16910}
\mbox{[}0x2C\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RE@{P\+A\+C\+RE}}
\index{P\+A\+C\+RE@{P\+A\+C\+RE}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RE}{PACRE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacre\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RE}\hypertarget{struct__hw__aips_ad9c0496d1401e83dfadd92aeee814147}{}\label{struct__hw__aips_ad9c0496d1401e83dfadd92aeee814147}
\mbox{[}0x40\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RF@{P\+A\+C\+RF}}
\index{P\+A\+C\+RF@{P\+A\+C\+RF}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RF}{PACRF}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacrf\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RF}\hypertarget{struct__hw__aips_a26716b32f083d1abe3809e7a548fdb55}{}\label{struct__hw__aips_a26716b32f083d1abe3809e7a548fdb55}
\mbox{[}0x44\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RG@{P\+A\+C\+RG}}
\index{P\+A\+C\+RG@{P\+A\+C\+RG}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RG}{PACRG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacrg\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RG}\hypertarget{struct__hw__aips_ab729b12f7b190d786d6e253d6782682b}{}\label{struct__hw__aips_ab729b12f7b190d786d6e253d6782682b}
\mbox{[}0x48\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RH@{P\+A\+C\+RH}}
\index{P\+A\+C\+RH@{P\+A\+C\+RH}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RH}{PACRH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacrh\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RH}\hypertarget{struct__hw__aips_a177db7d97603009a74d7e852d01543df}{}\label{struct__hw__aips_a177db7d97603009a74d7e852d01543df}
\mbox{[}0x4C\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RI@{P\+A\+C\+RI}}
\index{P\+A\+C\+RI@{P\+A\+C\+RI}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RI}{PACRI}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacri\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RI}\hypertarget{struct__hw__aips_a4b8eb1a40e16fa6733be0f20ba4999b2}{}\label{struct__hw__aips_a4b8eb1a40e16fa6733be0f20ba4999b2}
\mbox{[}0x50\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RJ@{P\+A\+C\+RJ}}
\index{P\+A\+C\+RJ@{P\+A\+C\+RJ}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RJ}{PACRJ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacrj\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RJ}\hypertarget{struct__hw__aips_afad9b701f382ce9e45332f88f2743c51}{}\label{struct__hw__aips_afad9b701f382ce9e45332f88f2743c51}
\mbox{[}0x54\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RK@{P\+A\+C\+RK}}
\index{P\+A\+C\+RK@{P\+A\+C\+RK}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RK}{PACRK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacrk\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RK}\hypertarget{struct__hw__aips_ac944d54a564139d2117819ef6e2077b0}{}\label{struct__hw__aips_ac944d54a564139d2117819ef6e2077b0}
\mbox{[}0x58\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RL@{P\+A\+C\+RL}}
\index{P\+A\+C\+RL@{P\+A\+C\+RL}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RL}{PACRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacrl\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RL}\hypertarget{struct__hw__aips_a4fcef9ce1d48239e31605340abfb6e5c}{}\label{struct__hw__aips_a4fcef9ce1d48239e31605340abfb6e5c}
\mbox{[}0x5C\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RM@{P\+A\+C\+RM}}
\index{P\+A\+C\+RM@{P\+A\+C\+RM}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RM}{PACRM}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacrm\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RM}\hypertarget{struct__hw__aips_aa801e08962161646524a6b0c76b337eb}{}\label{struct__hw__aips_aa801e08962161646524a6b0c76b337eb}
\mbox{[}0x60\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RN@{P\+A\+C\+RN}}
\index{P\+A\+C\+RN@{P\+A\+C\+RN}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RN}{PACRN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacrn\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RN}\hypertarget{struct__hw__aips_a78a2d58a08d46d8ca1243228bc1d9167}{}\label{struct__hw__aips_a78a2d58a08d46d8ca1243228bc1d9167}
\mbox{[}0x64\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RO@{P\+A\+C\+RO}}
\index{P\+A\+C\+RO@{P\+A\+C\+RO}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RO}{PACRO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacro\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RO}\hypertarget{struct__hw__aips_a0d26b9dd4c8d965d38a908720cc30631}{}\label{struct__hw__aips_a0d26b9dd4c8d965d38a908720cc30631}
\mbox{[}0x68\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RP@{P\+A\+C\+RP}}
\index{P\+A\+C\+RP@{P\+A\+C\+RP}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RP}{PACRP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacrp\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RP}\hypertarget{struct__hw__aips_a04e3d2f12f78b6bad6cc1dbb8c24c704}{}\label{struct__hw__aips_a04e3d2f12f78b6bad6cc1dbb8c24c704}
\mbox{[}0x6C\mbox{]} Peripheral Access Control Register \index{\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}!P\+A\+C\+RU@{P\+A\+C\+RU}}
\index{P\+A\+C\+RU@{P\+A\+C\+RU}!\+\_\+hw\+\_\+aips@{\+\_\+hw\+\_\+aips}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RU}{PACRU}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+aips\+\_\+pacru\+\_\+t} \+\_\+hw\+\_\+aips\+::\+P\+A\+C\+RU}\hypertarget{struct__hw__aips_ac220c75d60f70e9fd86cf43ef7006cec}{}\label{struct__hw__aips_ac220c75d60f70e9fd86cf43ef7006cec}
\mbox{[}0x80\mbox{]} Peripheral Access Control Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+aips.\+h\end{DoxyCompactItemize}
