// Seed: 1613161334
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12[1 : 1],
    id_13
);
  input wire id_13;
  output logic [7:0] id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_14 = -1'b0;
endmodule
module module_1 #(
    parameter id_8 = 32'd12,
    parameter id_9 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4[id_8 : id_9],
    id_5#(
        .id_6 (id_7),
        ._id_8(1 > 1),
        ._id_9(id_10),
        .id_11(1),
        .id_12(1)
    ),
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_10;
  output wire _id_9;
  inout wire _id_8;
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_13,
      id_2,
      id_5,
      id_16,
      id_13,
      id_14,
      id_6,
      id_14,
      id_13,
      id_16,
      id_15,
      id_4,
      id_15
  );
  output wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_18, id_19;
endmodule
