# compile vhdl design source files
vhdl xil_defaultlib  "../../../Piano_Project.srcs/sources_1/new/JK_Flip_Flop_clear.vhd"
vhdl xil_defaultlib  "../../../Piano_Project.srcs/sources_1/new/Octave_State.vhd"

# Do not sort compile order
nosort
