vendor_name = ModelSim
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/seven_segment_display/seven_segment_display.vhd
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/uSequencer/uSequencer.vhd
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_ram/test_ram.vhd
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_ram/test_rom_file.mif
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_ram/test_ram_file.mif
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_ram/db/test_ram.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_ram/db/cntr_cai.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_ram/db/mux_p7e.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_ram/db/altsyncram_lt01.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_ram/db/altsyncram_fea1.tdf
design_name = test_ram
instance = comp, \useqEnOut~output\, useqEnOut~output, test_ram, 1
instance = comp, \marSegHi[6]~output\, marSegHi[6]~output, test_ram, 1
instance = comp, \marSegHi[5]~output\, marSegHi[5]~output, test_ram, 1
instance = comp, \marSegHi[4]~output\, marSegHi[4]~output, test_ram, 1
instance = comp, \marSegHi[3]~output\, marSegHi[3]~output, test_ram, 1
instance = comp, \marSegHi[2]~output\, marSegHi[2]~output, test_ram, 1
instance = comp, \marSegHi[1]~output\, marSegHi[1]~output, test_ram, 1
instance = comp, \marSegHi[0]~output\, marSegHi[0]~output, test_ram, 1
instance = comp, \marSegLo[6]~output\, marSegLo[6]~output, test_ram, 1
instance = comp, \marSegLo[5]~output\, marSegLo[5]~output, test_ram, 1
instance = comp, \marSegLo[4]~output\, marSegLo[4]~output, test_ram, 1
instance = comp, \marSegLo[3]~output\, marSegLo[3]~output, test_ram, 1
instance = comp, \marSegLo[2]~output\, marSegLo[2]~output, test_ram, 1
instance = comp, \marSegLo[1]~output\, marSegLo[1]~output, test_ram, 1
instance = comp, \marSegLo[0]~output\, marSegLo[0]~output, test_ram, 1
instance = comp, \mdrSegHi[6]~output\, mdrSegHi[6]~output, test_ram, 1
instance = comp, \mdrSegHi[5]~output\, mdrSegHi[5]~output, test_ram, 1
instance = comp, \mdrSegHi[4]~output\, mdrSegHi[4]~output, test_ram, 1
instance = comp, \mdrSegHi[3]~output\, mdrSegHi[3]~output, test_ram, 1
instance = comp, \mdrSegHi[2]~output\, mdrSegHi[2]~output, test_ram, 1
instance = comp, \mdrSegHi[1]~output\, mdrSegHi[1]~output, test_ram, 1
instance = comp, \mdrSegHi[0]~output\, mdrSegHi[0]~output, test_ram, 1
instance = comp, \mdrSegLo[6]~output\, mdrSegLo[6]~output, test_ram, 1
instance = comp, \mdrSegLo[5]~output\, mdrSegLo[5]~output, test_ram, 1
instance = comp, \mdrSegLo[4]~output\, mdrSegLo[4]~output, test_ram, 1
instance = comp, \mdrSegLo[3]~output\, mdrSegLo[3]~output, test_ram, 1
instance = comp, \mdrSegLo[2]~output\, mdrSegLo[2]~output, test_ram, 1
instance = comp, \mdrSegLo[1]~output\, mdrSegLo[1]~output, test_ram, 1
instance = comp, \mdrSegLo[0]~output\, mdrSegLo[0]~output, test_ram, 1
instance = comp, \nextAddrHi[6]~output\, nextAddrHi[6]~output, test_ram, 1
instance = comp, \nextAddrHi[5]~output\, nextAddrHi[5]~output, test_ram, 1
instance = comp, \nextAddrHi[4]~output\, nextAddrHi[4]~output, test_ram, 1
instance = comp, \nextAddrHi[3]~output\, nextAddrHi[3]~output, test_ram, 1
instance = comp, \nextAddrHi[2]~output\, nextAddrHi[2]~output, test_ram, 1
instance = comp, \nextAddrHi[1]~output\, nextAddrHi[1]~output, test_ram, 1
instance = comp, \nextAddrHi[0]~output\, nextAddrHi[0]~output, test_ram, 1
instance = comp, \nextAddrLo[6]~output\, nextAddrLo[6]~output, test_ram, 1
instance = comp, \nextAddrLo[5]~output\, nextAddrLo[5]~output, test_ram, 1
instance = comp, \nextAddrLo[4]~output\, nextAddrLo[4]~output, test_ram, 1
instance = comp, \nextAddrLo[3]~output\, nextAddrLo[3]~output, test_ram, 1
instance = comp, \nextAddrLo[2]~output\, nextAddrLo[2]~output, test_ram, 1
instance = comp, \nextAddrLo[1]~output\, nextAddrLo[1]~output, test_ram, 1
instance = comp, \nextAddrLo[0]~output\, nextAddrLo[0]~output, test_ram, 1
instance = comp, \ctrlSignals[7]~output\, ctrlSignals[7]~output, test_ram, 1
instance = comp, \ctrlSignals[6]~output\, ctrlSignals[6]~output, test_ram, 1
instance = comp, \ctrlSignals[5]~output\, ctrlSignals[5]~output, test_ram, 1
instance = comp, \ctrlSignals[4]~output\, ctrlSignals[4]~output, test_ram, 1
instance = comp, \ctrlSignals[3]~output\, ctrlSignals[3]~output, test_ram, 1
instance = comp, \ctrlSignals[2]~output\, ctrlSignals[2]~output, test_ram, 1
instance = comp, \ctrlSignals[1]~output\, ctrlSignals[1]~output, test_ram, 1
instance = comp, \ctrlSignals[0]~output\, ctrlSignals[0]~output, test_ram, 1
instance = comp, \button~input\, button~input, test_ram, 1
instance = comp, \delay|auto_generated|counter_comb_bita0\, delay|auto_generated|counter_comb_bita0, test_ram, 1
instance = comp, \delay|auto_generated|counter_reg_bit[0]\, delay|auto_generated|counter_reg_bit[0], test_ram, 1
instance = comp, \delay|auto_generated|counter_comb_bita1\, delay|auto_generated|counter_comb_bita1, test_ram, 1
instance = comp, \delay|auto_generated|counter_reg_bit[1]\, delay|auto_generated|counter_reg_bit[1], test_ram, 1
instance = comp, \delay|auto_generated|counter_comb_bita1~0\, delay|auto_generated|counter_comb_bita1~0, test_ram, 1
instance = comp, \marData[7]~input\, marData[7]~input, test_ram, 1
instance = comp, \marReg|dffs[7]~feeder\, marReg|dffs[7]~feeder, test_ram, 1
instance = comp, \microSequencer|uROM|srom|rom_block|auto_generated|ram_block1a0\, microSequencer|uROM|srom|rom_block|auto_generated|ram_block1a0, test_ram, 1
instance = comp, \microSequencer|uPC_mux|auto_generated|result_node[7]~7\, microSequencer|uPC_mux|auto_generated|result_node[7]~7, test_ram, 1
instance = comp, \clear~input\, clear~input, test_ram, 1
instance = comp, \microSequencer|uPC|dffs[7]\, microSequencer|uPC|dffs[7], test_ram, 1
instance = comp, \microSequencer|uPC_mux|auto_generated|result_node[6]~6\, microSequencer|uPC_mux|auto_generated|result_node[6]~6, test_ram, 1
instance = comp, \microSequencer|uPC|dffs[6]\, microSequencer|uPC|dffs[6], test_ram, 1
instance = comp, \microSequencer|uPC_mux|auto_generated|result_node[5]~5\, microSequencer|uPC_mux|auto_generated|result_node[5]~5, test_ram, 1
instance = comp, \microSequencer|uPC|dffs[5]\, microSequencer|uPC|dffs[5], test_ram, 1
instance = comp, \microSequencer|uPC_mux|auto_generated|result_node[4]~4\, microSequencer|uPC_mux|auto_generated|result_node[4]~4, test_ram, 1
instance = comp, \microSequencer|uPC|dffs[4]\, microSequencer|uPC|dffs[4], test_ram, 1
instance = comp, \microSequencer|uPC_mux|auto_generated|result_node[3]~3\, microSequencer|uPC_mux|auto_generated|result_node[3]~3, test_ram, 1
instance = comp, \microSequencer|uPC|dffs[3]\, microSequencer|uPC|dffs[3], test_ram, 1
instance = comp, \microSequencer|uPC_mux|auto_generated|result_node[2]~2\, microSequencer|uPC_mux|auto_generated|result_node[2]~2, test_ram, 1
instance = comp, \microSequencer|uPC|dffs[2]\, microSequencer|uPC|dffs[2], test_ram, 1
instance = comp, \microSequencer|uPC_mux|auto_generated|result_node[1]~1\, microSequencer|uPC_mux|auto_generated|result_node[1]~1, test_ram, 1
instance = comp, \microSequencer|uPC|dffs[1]\, microSequencer|uPC|dffs[1], test_ram, 1
instance = comp, \microSequencer|uPC_mux|auto_generated|result_node[0]~0\, microSequencer|uPC_mux|auto_generated|result_node[0]~0, test_ram, 1
instance = comp, \microSequencer|uPC|dffs[0]\, microSequencer|uPC|dffs[0], test_ram, 1
instance = comp, \ctrlSignals~7\, ctrlSignals~7, test_ram, 1
instance = comp, \marReg|dffs[7]\, marReg|dffs[7], test_ram, 1
instance = comp, \marData[4]~input\, marData[4]~input, test_ram, 1
instance = comp, \marReg|dffs[4]\, marReg|dffs[4], test_ram, 1
instance = comp, \marData[5]~input\, marData[5]~input, test_ram, 1
instance = comp, \marReg|dffs[5]~feeder\, marReg|dffs[5]~feeder, test_ram, 1
instance = comp, \marReg|dffs[5]\, marReg|dffs[5], test_ram, 1
instance = comp, \marData[6]~input\, marData[6]~input, test_ram, 1
instance = comp, \marReg|dffs[6]\, marReg|dffs[6], test_ram, 1
instance = comp, \marA|Mux6~0\, marA|Mux6~0, test_ram, 1
instance = comp, \marA|Mux5~0\, marA|Mux5~0, test_ram, 1
instance = comp, \marA|Mux4~0\, marA|Mux4~0, test_ram, 1
instance = comp, \marA|Mux3~0\, marA|Mux3~0, test_ram, 1
instance = comp, \marA|Mux2~0\, marA|Mux2~0, test_ram, 1
instance = comp, \marA|Mux1~0\, marA|Mux1~0, test_ram, 1
instance = comp, \marA|Mux0~0\, marA|Mux0~0, test_ram, 1
instance = comp, \marData[2]~input\, marData[2]~input, test_ram, 1
instance = comp, \marReg|dffs[2]\, marReg|dffs[2], test_ram, 1
instance = comp, \marData[1]~input\, marData[1]~input, test_ram, 1
instance = comp, \marReg|dffs[1]~feeder\, marReg|dffs[1]~feeder, test_ram, 1
instance = comp, \marReg|dffs[1]\, marReg|dffs[1], test_ram, 1
instance = comp, \marData[0]~input\, marData[0]~input, test_ram, 1
instance = comp, \marReg|dffs[0]\, marReg|dffs[0], test_ram, 1
instance = comp, \marData[3]~input\, marData[3]~input, test_ram, 1
instance = comp, \marReg|dffs[3]\, marReg|dffs[3], test_ram, 1
instance = comp, \marB|Mux6~0\, marB|Mux6~0, test_ram, 1
instance = comp, \marB|Mux5~0\, marB|Mux5~0, test_ram, 1
instance = comp, \marB|Mux4~0\, marB|Mux4~0, test_ram, 1
instance = comp, \marB|Mux3~0\, marB|Mux3~0, test_ram, 1
instance = comp, \marB|Mux2~0\, marB|Mux2~0, test_ram, 1
instance = comp, \marB|Mux1~0\, marB|Mux1~0, test_ram, 1
instance = comp, \marB|Mux0~0\, marB|Mux0~0, test_ram, 1
instance = comp, \ctrlSignals~5\, ctrlSignals~5, test_ram, 1
instance = comp, \ram|sram|ram_block|auto_generated|ram_block1a0\, ram|sram|ram_block|auto_generated|ram_block1a0, test_ram, 1
instance = comp, \ctrlSignals~6\, ctrlSignals~6, test_ram, 1
instance = comp, \mdrReg|dffs[7]\, mdrReg|dffs[7], test_ram, 1
instance = comp, \mdrReg|dffs[6]~feeder\, mdrReg|dffs[6]~feeder, test_ram, 1
instance = comp, \mdrReg|dffs[6]\, mdrReg|dffs[6], test_ram, 1
instance = comp, \mdrReg|dffs[5]\, mdrReg|dffs[5], test_ram, 1
instance = comp, \mdrReg|dffs[3]~feeder\, mdrReg|dffs[3]~feeder, test_ram, 1
instance = comp, \mdrReg|dffs[3]\, mdrReg|dffs[3], test_ram, 1
instance = comp, \mdrReg|dffs[2]~feeder\, mdrReg|dffs[2]~feeder, test_ram, 1
instance = comp, \mdrReg|dffs[2]\, mdrReg|dffs[2], test_ram, 1
instance = comp, \mdrReg|dffs[1]~feeder\, mdrReg|dffs[1]~feeder, test_ram, 1
instance = comp, \mdrReg|dffs[1]\, mdrReg|dffs[1], test_ram, 1
instance = comp, \mdrReg|dffs[0]~feeder\, mdrReg|dffs[0]~feeder, test_ram, 1
instance = comp, \mdrReg|dffs[0]\, mdrReg|dffs[0], test_ram, 1
instance = comp, \mdrReg|dffs[4]\, mdrReg|dffs[4], test_ram, 1
instance = comp, \mdrA|Mux6~0\, mdrA|Mux6~0, test_ram, 1
instance = comp, \mdrA|Mux5~0\, mdrA|Mux5~0, test_ram, 1
instance = comp, \mdrA|Mux4~0\, mdrA|Mux4~0, test_ram, 1
instance = comp, \mdrA|Mux3~0\, mdrA|Mux3~0, test_ram, 1
instance = comp, \mdrA|Mux2~0\, mdrA|Mux2~0, test_ram, 1
instance = comp, \mdrA|Mux1~0\, mdrA|Mux1~0, test_ram, 1
instance = comp, \mdrA|Mux0~0\, mdrA|Mux0~0, test_ram, 1
instance = comp, \mdrB|Mux6~0\, mdrB|Mux6~0, test_ram, 1
instance = comp, \mdrB|Mux5~0\, mdrB|Mux5~0, test_ram, 1
instance = comp, \mdrB|Mux4~0\, mdrB|Mux4~0, test_ram, 1
instance = comp, \mdrB|Mux3~0\, mdrB|Mux3~0, test_ram, 1
instance = comp, \mdrB|Mux2~0\, mdrB|Mux2~0, test_ram, 1
instance = comp, \mdrB|Mux1~0\, mdrB|Mux1~0, test_ram, 1
instance = comp, \mdrB|Mux0~0\, mdrB|Mux0~0, test_ram, 1
instance = comp, \nextAddressA|Mux6~0\, nextAddressA|Mux6~0, test_ram, 1
instance = comp, \nextAddressA|Mux5~0\, nextAddressA|Mux5~0, test_ram, 1
instance = comp, \nextAddressA|Mux4~0\, nextAddressA|Mux4~0, test_ram, 1
instance = comp, \nextAddressA|Mux3~0\, nextAddressA|Mux3~0, test_ram, 1
instance = comp, \nextAddressA|Mux2~0\, nextAddressA|Mux2~0, test_ram, 1
instance = comp, \nextAddressA|Mux1~0\, nextAddressA|Mux1~0, test_ram, 1
instance = comp, \nextAddressA|Mux0~0\, nextAddressA|Mux0~0, test_ram, 1
instance = comp, \nextAddressB|Mux6~0\, nextAddressB|Mux6~0, test_ram, 1
instance = comp, \nextAddressB|Mux5~0\, nextAddressB|Mux5~0, test_ram, 1
instance = comp, \nextAddressB|Mux4~0\, nextAddressB|Mux4~0, test_ram, 1
instance = comp, \nextAddressB|Mux3~0\, nextAddressB|Mux3~0, test_ram, 1
instance = comp, \nextAddressB|Mux2~0\, nextAddressB|Mux2~0, test_ram, 1
instance = comp, \nextAddressB|Mux1~0\, nextAddressB|Mux1~0, test_ram, 1
instance = comp, \nextAddressB|Mux0~0\, nextAddressB|Mux0~0, test_ram, 1
instance = comp, \ctrlSignals~0\, ctrlSignals~0, test_ram, 1
instance = comp, \ctrlSignals~1\, ctrlSignals~1, test_ram, 1
instance = comp, \ctrlSignals~2\, ctrlSignals~2, test_ram, 1
instance = comp, \ctrlSignals~3\, ctrlSignals~3, test_ram, 1
instance = comp, \ctrlSignals~4\, ctrlSignals~4, test_ram, 1
