

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Tue Jun 29 10:38:55 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.813 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25| 0.125 us | 0.125 us |   25|   25|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       24|       24|         4|          -|          -|     6|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_last_V, float* %out_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read)"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.60ns)   --->   "br label %0"   --->   Operation 8 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j3_0_i = phi i3 [ 0, %entry ], [ %j, %._crit_edge.i_ifconv ]"   --->   Operation 9 'phi' 'j3_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.49ns)   --->   "%icmp_ln34 = icmp eq i3 %j3_0_i, -2" [firmware/myproject_axi.cpp:34]   --->   Operation 10 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.57ns)   --->   "%j = add i3 %j3_0_i, 1" [firmware/myproject_axi.cpp:34]   --->   Operation 12 'add' 'j' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %Loop_2_proc.exit, label %._crit_edge.i_ifconv" [firmware/myproject_axi.cpp:34]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.49ns)   --->   "%icmp_ln35 = icmp eq i3 %j3_0_i, -3" [firmware/myproject_axi.cpp:35]   --->   Operation 14 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.12ns)   --->   "%last = and i1 %icmp_ln35, %p_read_1" [firmware/myproject_axi.cpp:35]   --->   Operation 15 'and' 'last' <Predicate = (!icmp_ln34)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V_0_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_0)" [firmware/myproject_axi.cpp:36]   --->   Operation 16 'read' 'tmp_data_V_0_read' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_data_V_1_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_1)" [firmware/myproject_axi.cpp:36]   --->   Operation 17 'read' 'tmp_data_V_1_read' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_2_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_2)" [firmware/myproject_axi.cpp:36]   --->   Operation 18 'read' 'tmp_data_V_2_read' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_3_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_3)" [firmware/myproject_axi.cpp:36]   --->   Operation 19 'read' 'tmp_data_V_3_read' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V_4_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_4)" [firmware/myproject_axi.cpp:36]   --->   Operation 20 'read' 'tmp_data_V_4_read' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V_5_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_5)" [firmware/myproject_axi.cpp:36]   --->   Operation 21 'read' 'tmp_data_V_5_read' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.61ns)   --->   "%tmp_V_3 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %tmp_data_V_0_read, i16 %tmp_data_V_1_read, i16 %tmp_data_V_2_read, i16 %tmp_data_V_3_read, i16 %tmp_data_V_4_read, i16 %tmp_data_V_5_read, i3 %j3_0_i)" [firmware/myproject_axi.cpp:36]   --->   Operation 22 'mux' 'tmp_V_3' <Predicate = (!icmp_ln34)> <Delay = 0.61> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_3, i32 15)" [firmware/myproject_axi.cpp:36]   --->   Operation 23 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%tmp_V = sub i16 0, %tmp_V_3" [firmware/myproject_axi.cpp:36]   --->   Operation 24 'sub' 'tmp_V' <Predicate = (!icmp_ln34)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 25 'ret' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.81>
ST_3 : Operation 26 [1/1] (0.67ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_3, 0" [firmware/myproject_axi.cpp:36]   --->   Operation 26 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.24ns)   --->   "%tmp_V_4 = select i1 %p_Result_6, i16 %tmp_V, i16 %tmp_V_3" [firmware/myproject_axi.cpp:36]   --->   Operation 27 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_4, i32 15, i32 0) nounwind" [firmware/myproject_axi.cpp:36]   --->   Operation 28 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [firmware/myproject_axi.cpp:36]   --->   Operation 29 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.84ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_7, i1 true) nounwind" [firmware/myproject_axi.cpp:36]   --->   Operation 30 'cttz' 'l' <Predicate = true> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.88ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [firmware/myproject_axi.cpp:36]   --->   Operation 31 'sub' 'sub_ln944' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [firmware/myproject_axi.cpp:36]   --->   Operation 32 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.88ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [firmware/myproject_axi.cpp:36]   --->   Operation 33 'add' 'lsb_index' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/myproject_axi.cpp:36]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.84ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp, 0" [firmware/myproject_axi.cpp:36]   --->   Operation 35 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [firmware/myproject_axi.cpp:36]   --->   Operation 36 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [firmware/myproject_axi.cpp:36]   --->   Operation 37 'sub' 'sub_ln947' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [firmware/myproject_axi.cpp:36]   --->   Operation 38 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [firmware/myproject_axi.cpp:36]   --->   Operation 39 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_4 = and i16 %tmp_V_4, %lshr_ln947" [firmware/myproject_axi.cpp:36]   --->   Operation 40 'and' 'p_Result_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i16 %p_Result_4, 0" [firmware/myproject_axi.cpp:36]   --->   Operation 41 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [firmware/myproject_axi.cpp:36]   --->   Operation 42 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/myproject_axi.cpp:36]   --->   Operation 43 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln949 = xor i1 %tmp_4, true" [firmware/myproject_axi.cpp:36]   --->   Operation 44 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.78ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [firmware/myproject_axi.cpp:36]   --->   Operation 45 'add' 'add_ln949' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_4, i16 %add_ln949)" [firmware/myproject_axi.cpp:36]   --->   Operation 46 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln949 = and i1 %p_Result_3, %xor_ln949" [firmware/myproject_axi.cpp:36]   --->   Operation 47 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln949 = or i1 %and_ln949, %a" [firmware/myproject_axi.cpp:36]   --->   Operation 48 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [firmware/myproject_axi.cpp:36]   --->   Operation 49 'bitconcatenate' 'or_ln_i' <Predicate = true> <Delay = 0.12>
ST_3 : Operation 50 [1/1] (0.85ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [firmware/myproject_axi.cpp:36]   --->   Operation 50 'icmp' 'icmp_ln958' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [firmware/myproject_axi.cpp:36]   --->   Operation 51 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.39>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i16 %tmp_V_4 to i64" [firmware/myproject_axi.cpp:36]   --->   Operation 52 'zext' 'm' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln957_1 = zext i16 %tmp_V_4 to i32" [firmware/myproject_axi.cpp:36]   --->   Operation 53 'zext' 'zext_ln957_1' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.88ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [firmware/myproject_axi.cpp:36]   --->   Operation 54 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:36]   --->   Operation 55 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [firmware/myproject_axi.cpp:36]   --->   Operation 56 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.88ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [firmware/myproject_axi.cpp:36]   --->   Operation 57 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [firmware/myproject_axi.cpp:36]   --->   Operation 58 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:36]   --->   Operation 59 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [firmware/myproject_axi.cpp:36]   --->   Operation 60 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln_i to i64" [firmware/myproject_axi.cpp:36]   --->   Operation 61 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [firmware/myproject_axi.cpp:36]   --->   Operation 62 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/myproject_axi.cpp:36]   --->   Operation 63 'partselect' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [firmware/myproject_axi.cpp:36]   --->   Operation 64 'zext' 'm_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [firmware/myproject_axi.cpp:36]   --->   Operation 65 'bitselect' 'tmp_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.30ns)   --->   "%select_ln964 = select i1 %tmp_5, i8 127, i8 126" [firmware/myproject_axi.cpp:36]   --->   Operation 66 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [firmware/myproject_axi.cpp:36]   --->   Operation 67 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [firmware/myproject_axi.cpp:36]   --->   Operation 68 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1380_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_6, i8 %add_ln964)" [firmware/myproject_axi.cpp:36]   --->   Operation 69 'bitconcatenate' 'tmp_1380_i' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_1380_i, i32 23, i32 31)" [firmware/myproject_axi.cpp:36]   --->   Operation 70 'partset' 'p_Result_8' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_8 to i32" [firmware/myproject_axi.cpp:36]   --->   Operation 71 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [firmware/myproject_axi.cpp:36]   --->   Operation 72 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.22ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [firmware/myproject_axi.cpp:36]   --->   Operation 73 'select' 'select_ln935' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:36]   --->   Operation 74 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:36]   --->   Operation 75 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:34]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
p_read_1          (read             ) [ 001111]
br_ln0            (br               ) [ 011111]
j3_0_i            (phi              ) [ 001000]
icmp_ln34         (icmp             ) [ 001111]
empty             (speclooptripcount) [ 000000]
j                 (add              ) [ 011111]
br_ln34           (br               ) [ 000000]
icmp_ln35         (icmp             ) [ 000000]
last              (and              ) [ 000111]
tmp_data_V_0_read (read             ) [ 000000]
tmp_data_V_1_read (read             ) [ 000000]
tmp_data_V_2_read (read             ) [ 000000]
tmp_data_V_3_read (read             ) [ 000000]
tmp_data_V_4_read (read             ) [ 000000]
tmp_data_V_5_read (read             ) [ 000000]
tmp_V_3           (mux              ) [ 000100]
p_Result_6        (bitselect        ) [ 000110]
tmp_V             (sub              ) [ 000100]
ret_ln0           (ret              ) [ 000000]
icmp_ln935        (icmp             ) [ 000010]
tmp_V_4           (select           ) [ 000010]
p_Result_s        (partselect       ) [ 000000]
p_Result_7        (bitconcatenate   ) [ 000000]
l                 (cttz             ) [ 000000]
sub_ln944         (sub              ) [ 000010]
trunc_ln944       (trunc            ) [ 000000]
lsb_index         (add              ) [ 000000]
tmp               (partselect       ) [ 000000]
icmp_ln947        (icmp             ) [ 000000]
trunc_ln947       (trunc            ) [ 000000]
sub_ln947         (sub              ) [ 000000]
zext_ln947        (zext             ) [ 000000]
lshr_ln947        (lshr             ) [ 000000]
p_Result_4        (and              ) [ 000000]
icmp_ln947_1      (icmp             ) [ 000000]
a                 (and              ) [ 000000]
tmp_4             (bitselect        ) [ 000000]
xor_ln949         (xor              ) [ 000000]
add_ln949         (add              ) [ 000000]
p_Result_3        (bitselect        ) [ 000000]
and_ln949         (and              ) [ 000000]
or_ln949          (or               ) [ 000000]
or_ln_i           (bitconcatenate   ) [ 000010]
icmp_ln958        (icmp             ) [ 000010]
trunc_ln943       (trunc            ) [ 000010]
m                 (zext             ) [ 000000]
zext_ln957_1      (zext             ) [ 000000]
add_ln958         (add              ) [ 000000]
lshr_ln958        (lshr             ) [ 000000]
zext_ln958        (zext             ) [ 000000]
sub_ln958         (sub              ) [ 000000]
zext_ln958_1      (zext             ) [ 000000]
shl_ln958         (shl              ) [ 000000]
m_1               (select           ) [ 000000]
zext_ln961        (zext             ) [ 000000]
m_2               (add              ) [ 000000]
m_5               (partselect       ) [ 000000]
m_6               (zext             ) [ 000000]
tmp_5             (bitselect        ) [ 000000]
select_ln964      (select           ) [ 000000]
sub_ln964         (sub              ) [ 000000]
add_ln964         (add              ) [ 000000]
tmp_1380_i        (bitconcatenate   ) [ 000000]
p_Result_8        (partset          ) [ 000000]
trunc_ln738       (trunc            ) [ 000000]
bitcast_ln739     (bitcast          ) [ 000000]
select_ln935      (select           ) [ 000001]
write_ln23        (write            ) [ 000000]
br_ln34           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_data_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_data_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_data_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_data_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_data_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_data_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.6i16.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_data_V_0_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_0_read/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_data_V_1_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_1_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_data_V_2_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_2_read/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_data_V_3_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_3_read/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_data_V_4_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_4_read/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_data_V_5_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_5_read/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="1" slack="2"/>
<pin id="157" dir="0" index="4" bw="32" slack="0"/>
<pin id="158" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="j3_0_i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="1"/>
<pin id="164" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j3_0_i (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="j3_0_i_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0_i/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln34_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="2" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="j_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln35_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="3" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="last_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="1"/>
<pin id="194" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="last/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_V_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="0" index="3" bw="16" slack="0"/>
<pin id="201" dir="0" index="4" bw="16" slack="0"/>
<pin id="202" dir="0" index="5" bw="16" slack="0"/>
<pin id="203" dir="0" index="6" bw="16" slack="0"/>
<pin id="204" dir="0" index="7" bw="3" slack="0"/>
<pin id="205" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Result_6_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln935_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="1"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_V_4_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="16" slack="1"/>
<pin id="236" dir="0" index="2" bw="16" slack="1"/>
<pin id="237" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_Result_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Result_7_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="16" slack="0"/>
<pin id="252" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="l_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sub_ln944_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln944_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="lsb_index_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="31" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="0" index="3" bw="6" slack="0"/>
<pin id="285" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln947_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln947_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sub_ln947_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln947_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="lshr_ln947_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_Result_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_4/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln947_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="a_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="xor_ln949_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln949_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Result_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="0" index="2" bw="16" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln949_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="or_ln949_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="or_ln_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln958_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln943_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="m_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln957_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_1/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln958_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="1"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="lshr_ln958_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln958_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sub_ln958_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="1"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln958_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="shl_ln958_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="m_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="64" slack="0"/>
<pin id="432" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln961_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="m_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="0"/>
<pin id="441" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="m_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="63" slack="0"/>
<pin id="446" dir="0" index="1" bw="64" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="0" index="3" bw="7" slack="0"/>
<pin id="449" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="m_6_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="63" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="64" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln964_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="0" index="2" bw="8" slack="0"/>
<pin id="470" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sub_ln964_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="1"/>
<pin id="477" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln964_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="0"/>
<pin id="482" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_1380_i_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="2"/>
<pin id="488" dir="0" index="2" bw="8" slack="0"/>
<pin id="489" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1380_i/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_Result_8_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="63" slack="0"/>
<pin id="495" dir="0" index="2" bw="9" slack="0"/>
<pin id="496" dir="0" index="3" bw="6" slack="0"/>
<pin id="497" dir="0" index="4" bw="6" slack="0"/>
<pin id="498" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln738_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="bitcast_ln739_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln935_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="32" slack="0"/>
<pin id="516" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/4 "/>
</bind>
</comp>

<comp id="520" class="1005" name="p_read_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="j_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="533" class="1005" name="last_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="2"/>
<pin id="535" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_V_3_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="1"/>
<pin id="540" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="544" class="1005" name="p_Result_6_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_V_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="1"/>
<pin id="552" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_ln935_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_V_4_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="1"/>
<pin id="562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="566" class="1005" name="sub_ln944_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="572" class="1005" name="or_ln_i_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln_i "/>
</bind>
</comp>

<comp id="577" class="1005" name="icmp_ln958_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="582" class="1005" name="trunc_ln943_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="1"/>
<pin id="584" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="587" class="1005" name="select_ln935_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="159"><net_src comp="108" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="166" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="166" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="166" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="116" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="122" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="128" pin="2"/><net_sink comp="196" pin=3"/></net>

<net id="210"><net_src comp="134" pin="2"/><net_sink comp="196" pin=4"/></net>

<net id="211"><net_src comp="140" pin="2"/><net_sink comp="196" pin=5"/></net>

<net id="212"><net_src comp="146" pin="2"/><net_sink comp="196" pin=6"/></net>

<net id="213"><net_src comp="166" pin="4"/><net_sink comp="196" pin=7"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="196" pin="8"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="196" pin="8"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="238" pin="4"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="248" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="256" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="264" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="68" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="294"><net_src comp="280" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="72" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="264" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="74" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="58" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="233" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="290" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="274" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="78" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="270" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="80" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="233" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="348" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="354" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="342" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="328" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="82" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="72" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="368" pin="2"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="274" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="26" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="256" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="402"><net_src comp="84" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="395" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="86" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="392" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="409" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="422" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="428" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="88" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="22" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="90" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="457"><net_src comp="444" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="92" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="438" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="86" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="94" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="96" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="98" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="466" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="100" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="479" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="499"><net_src comp="102" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="454" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="485" pin="3"/><net_sink comp="492" pin=2"/></net>

<net id="502"><net_src comp="104" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="503"><net_src comp="70" pin="0"/><net_sink comp="492" pin=4"/></net>

<net id="507"><net_src comp="492" pin="5"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="106" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="519"><net_src comp="512" pin="3"/><net_sink comp="152" pin=4"/></net>

<net id="523"><net_src comp="110" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="531"><net_src comp="179" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="536"><net_src comp="191" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="541"><net_src comp="196" pin="8"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="547"><net_src comp="214" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="553"><net_src comp="222" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="558"><net_src comp="228" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="563"><net_src comp="233" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="569"><net_src comp="264" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="575"><net_src comp="374" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="580"><net_src comp="382" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="585"><net_src comp="388" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="590"><net_src comp="512" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="152" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {5 }
	Port: out_last_V | {5 }
 - Input state : 
	Port: Loop_2_proc : p_read | {1 }
	Port: Loop_2_proc : tmp_data_V_0 | {2 }
	Port: Loop_2_proc : tmp_data_V_1 | {2 }
	Port: Loop_2_proc : tmp_data_V_2 | {2 }
	Port: Loop_2_proc : tmp_data_V_3 | {2 }
	Port: Loop_2_proc : tmp_data_V_4 | {2 }
	Port: Loop_2_proc : tmp_data_V_5 | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln34 : 1
		j : 1
		br_ln34 : 2
		icmp_ln35 : 1
		last : 2
		p_Result_6 : 1
		tmp_V : 1
	State 3
		p_Result_s : 1
		p_Result_7 : 2
		l : 3
		sub_ln944 : 4
		trunc_ln944 : 5
		lsb_index : 5
		tmp : 6
		icmp_ln947 : 7
		trunc_ln947 : 5
		sub_ln947 : 6
		zext_ln947 : 7
		lshr_ln947 : 8
		p_Result_4 : 9
		icmp_ln947_1 : 9
		a : 10
		tmp_4 : 6
		xor_ln949 : 7
		add_ln949 : 6
		p_Result_3 : 7
		and_ln949 : 7
		or_ln949 : 10
		or_ln_i : 10
		icmp_ln958 : 6
		trunc_ln943 : 4
	State 4
		lshr_ln958 : 1
		zext_ln958 : 2
		zext_ln958_1 : 1
		shl_ln958 : 2
		m_1 : 3
		m_2 : 4
		m_5 : 5
		m_6 : 6
		tmp_5 : 5
		select_ln964 : 6
		add_ln964 : 7
		tmp_1380_i : 8
		p_Result_8 : 9
		trunc_ln738 : 10
		bitcast_ln739 : 11
		select_ln935 : 12
		write_ln23 : 13
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |            j_fu_179           |    0    |    11   |
|          |        lsb_index_fu_274       |    0    |    39   |
|    add   |        add_ln949_fu_348       |    0    |    23   |
|          |        add_ln958_fu_398       |    0    |    39   |
|          |           m_2_fu_438          |    0    |    71   |
|          |        add_ln964_fu_479       |    0    |    19   |
|----------|-------------------------------|---------|---------|
|          |          tmp_V_fu_222         |    0    |    23   |
|          |        sub_ln944_fu_264       |    0    |    39   |
|    sub   |        sub_ln947_fu_300       |    0    |    15   |
|          |        sub_ln958_fu_413       |    0    |    39   |
|          |        sub_ln964_fu_474       |    0    |    19   |
|----------|-------------------------------|---------|---------|
|          |         tmp_V_4_fu_233        |    0    |    16   |
|  select  |           m_1_fu_428          |    0    |    63   |
|          |      select_ln964_fu_466      |    0    |    8    |
|          |      select_ln935_fu_512      |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   lshr   |       lshr_ln947_fu_310       |    0    |    11   |
|          |       lshr_ln958_fu_403       |    0    |    92   |
|----------|-------------------------------|---------|---------|
|    shl   |        shl_ln958_fu_422       |    0    |    92   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln34_fu_173       |    0    |    9    |
|          |        icmp_ln35_fu_185       |    0    |    9    |
|   icmp   |       icmp_ln935_fu_228       |    0    |    13   |
|          |       icmp_ln947_fu_290       |    0    |    20   |
|          |      icmp_ln947_1_fu_322      |    0    |    13   |
|          |       icmp_ln958_fu_382       |    0    |    20   |
|----------|-------------------------------|---------|---------|
|   cttz   |            l_fu_256           |    40   |    36   |
|----------|-------------------------------|---------|---------|
|    mux   |         tmp_V_3_fu_196        |    0    |    33   |
|----------|-------------------------------|---------|---------|
|          |          last_fu_191          |    0    |    2    |
|    and   |       p_Result_4_fu_316       |    0    |    16   |
|          |            a_fu_328           |    0    |    2    |
|          |        and_ln949_fu_362       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln949_fu_342       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    or    |        or_ln949_fu_368        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |      p_read_1_read_fu_110     |    0    |    0    |
|          | tmp_data_V_0_read_read_fu_116 |    0    |    0    |
|          | tmp_data_V_1_read_read_fu_122 |    0    |    0    |
|   read   | tmp_data_V_2_read_read_fu_128 |    0    |    0    |
|          | tmp_data_V_3_read_read_fu_134 |    0    |    0    |
|          | tmp_data_V_4_read_read_fu_140 |    0    |    0    |
|          | tmp_data_V_5_read_read_fu_146 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_152       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_6_fu_214       |    0    |    0    |
| bitselect|          tmp_4_fu_334         |    0    |    0    |
|          |       p_Result_3_fu_354       |    0    |    0    |
|          |          tmp_5_fu_458         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_s_fu_238       |    0    |    0    |
|partselect|           tmp_fu_280          |    0    |    0    |
|          |           m_5_fu_444          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_7_fu_248       |    0    |    0    |
|bitconcatenate|         or_ln_i_fu_374        |    0    |    0    |
|          |       tmp_1380_i_fu_485       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln944_fu_270      |    0    |    0    |
|   trunc  |       trunc_ln947_fu_296      |    0    |    0    |
|          |       trunc_ln943_fu_388      |    0    |    0    |
|          |       trunc_ln738_fu_504      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln947_fu_306       |    0    |    0    |
|          |            m_fu_392           |    0    |    0    |
|          |      zext_ln957_1_fu_395      |    0    |    0    |
|   zext   |       zext_ln958_fu_409       |    0    |    0    |
|          |      zext_ln958_1_fu_418      |    0    |    0    |
|          |       zext_ln961_fu_435       |    0    |    0    |
|          |           m_6_fu_454          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  partset |       p_Result_8_fu_492       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    40   |   830   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| icmp_ln935_reg_555 |    1   |
| icmp_ln958_reg_577 |    1   |
|   j3_0_i_reg_162   |    3   |
|      j_reg_528     |    3   |
|    last_reg_533    |    1   |
|   or_ln_i_reg_572  |   32   |
| p_Result_6_reg_544 |    1   |
|  p_read_1_reg_520  |    1   |
|select_ln935_reg_587|   32   |
|  sub_ln944_reg_566 |   32   |
|   tmp_V_3_reg_538  |   16   |
|   tmp_V_4_reg_560  |   16   |
|    tmp_V_reg_550   |   16   |
| trunc_ln943_reg_582|    8   |
+--------------------+--------+
|        Total       |   163  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_152 |  p4  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |   830  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   163  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   203  |   839  |
+-----------+--------+--------+--------+
