# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RISC-V Processor 2.gen/sources_1/ip/ila_reg_file/sim/ila_reg_file.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/pkg_cpu.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/barrel_shifter_2.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/arithmetic_logic_unit.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/register_file.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/priority_encoder.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/reservation_station.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/pkg_fu.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/integer_branch_fu.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/execution_unit.vhd" \
"../../../../RISC-V Processor 2.srcs/sim_1/new/stage_execute_tb.vhd" \

# Do not sort compile order
nosort
