mem_init(pri_mem, 0x8000b000, 0x17238c0, ALL_ZERO);
mem_load(pri_mem, 0x8000b000, "sdp_23x13x42_bs_int8_mem_0.dat");
mem_init(pri_mem, 0x90006060, 0x17238c0, ALL_ZERO);
mem_load(pri_mem, 0x90006060, "sdp_23x13x42_bs_int8_mem_0_bs.dat");
mem_init(pri_mem, 0xa0000000, 0x11400, ALL_ZERO);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_LE_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x4cf9);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x62);
reg_write(NVDLA_SDP.D_STATUS_0, 0x0);
reg_write(NVDLA_SDP.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x1c0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x13);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_HYBRID_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0x992ba23f);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x29);
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x5f15);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x47);
reg_write(NVDLA_SDP.D_PERF_LUT_LO_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x1);
reg_write(NVDLA_SDP.D_PERF_LUT_OFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x2e00);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x380);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0xc);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x8);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x1100);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x29);
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x8d68);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x3f469a26);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
reg_write(NVDLA_SDP.D_PERF_OUT_SATURATION_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0xde8d6e0);
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x2d);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x8d5f);
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0xa1a);
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0xb64);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x16);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1201);
reg_write(NVDLA_SDP.D_PERF_LUT_UFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x3c01);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x51);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0xdcea);
reg_write(NVDLA_SDP.D_PERF_WDMA_WRITE_STALL_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0xa0000000);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x3b01);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_HIGH_0, 0xc0);
reg_write(NVDLA_SDP_RDMA.D_BN_LINE_STRIDE_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_BATCH_STRIDE_0, 0xb0eca440);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_LOW_0, 0x91caa480);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x27c0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x16);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x90006060);
reg_write(NVDLA_SDP_RDMA.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_PERF_ENABLE_0, 0x3);
reg_write(NVDLA_SDP_RDMA.D_PERF_MRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x3db420);
reg_write(NVDLA_SDP_RDMA.D_EW_BATCH_STRIDE_0, 0x4f490b20);
reg_write(NVDLA_SDP_RDMA.D_PERF_BRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x29);
reg_write(NVDLA_SDP_RDMA.D_PERF_NRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_PERF_ERDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_BN_SURFACE_STRIDE_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_BS_BATCH_STRIDE_0, 0x30894ca0);
reg_write(NVDLA_SDP_RDMA.D_SRC_LINE_STRIDE_0, 0x3a0);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x23);
reg_write(NVDLA_SDP_RDMA.D_EW_LINE_STRIDE_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_EW_SURFACE_STRIDE_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0xc);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_LOW_0, 0x4ccc1a0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x300);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x30);
reg_write(NVDLA_SDP_RDMA.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x8000b000);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x23);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_HIGH_0, 0xc3);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
intr_notify(SDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0xa0000000, 0x11400, 0x7a0b0d3);
