# SETTINGS ./simusched ej7/lote7.tsk 3 1 2 SchedRR 25 25 10
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 2  0 0
CPU 2  1 1
CPU 2 -1 2
LOAD 3  2
CPU 3  0 0
CPU 3  1 1
# CONTEXT CPU 2 3
BLOCK 4  0
CPU 4  0 0
CPU 4  1 1
CPU 4  2 2
LOAD 5  3
BLOCK 5  0
UNBLOCK 5  0
# CONTEXT CPU 0 5
CPU 5  1 1
CPU 5  2 2
CPU 6  3 0
CPU 6  1 1
CPU 6  2 2
LOAD 7  4
CPU 7  3 0
CPU 7  1 1
CPU 7  2 2
BLOCK 8  3
# CONTEXT CPU 0 8
CPU 8  1 1
CPU 8  2 2
UNBLOCK 9  3
CPU 9  0 0
CPU 9  1 1
CPU 9  2 2
LOAD 10  5
CPU 10  0 0
CPU 10  1 1
CPU 10  2 2
CPU 11  0 0
CPU 11  1 1
CPU 11  2 2
BLOCK 12  1
CPU 12  0 0
# CONTEXT CPU 1 12
CPU 12  2 2
UNBLOCK 13  1
CPU 13  0 0
CPU 13  4 1
CPU 13  2 2
CPU 14  0 0
CPU 14  4 1
# CONTEXT CPU 2 14
BLOCK 15  0
# CONTEXT CPU 0 15
CPU 15  4 1
# CONTEXT CPU 2 15
UNBLOCK 16  0
CPU 16  5 0
CPU 16  4 1
# CONTEXT CPU 2 16
CPU 17  5 0
CPU 17  4 1
CPU 17  3 2
BLOCK 18  4
BLOCK 18  3
CPU 18  5 0
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
BLOCK 19  5
UNBLOCK 19  3
UNBLOCK 19  4
# CONTEXT CPU 0 19
CPU 19  1 1
CPU 19  2 2
BLOCK 20  1
UNBLOCK 20  5
CPU 20  0 0
# CONTEXT CPU 1 20
CPU 20  2 2
UNBLOCK 21  1
CPU 21  0 0
CPU 21  4 1
CPU 21  2 2
BLOCK 22  4
CPU 22  0 0
# CONTEXT CPU 1 22
CPU 22  2 2
BLOCK 23  0
UNBLOCK 23  4
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
CPU 23  2 2
UNBLOCK 24  0
CPU 24  5 0
# CONTEXT CPU 1 24
CPU 24  2 2
CPU 25  5 0
CPU 25  3 1
CPU 25  2 2
BLOCK 26  5
# CONTEXT CPU 0 26
CPU 26  3 1
CPU 26  2 2
UNBLOCK 27  5
# CONTEXT CPU 0 27
CPU 27  3 1
CPU 27  2 2
# CONTEXT CPU 0 28
CPU 28  3 1
CPU 28  2 2
CPU 29  1 0
CPU 29  3 1
# CONTEXT CPU 2 29
CPU 30  1 0
CPU 30  3 1
# CONTEXT CPU 2 30
CPU 31  1 0
CPU 31  3 1
# CONTEXT CPU 2 31
BLOCK 32  3
CPU 32  1 0
# CONTEXT CPU 1 32
CPU 32  4 2
BLOCK 33  1
UNBLOCK 33  3
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
CPU 33  4 2
BLOCK 34  4
UNBLOCK 34  1
CPU 34  5 0
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
UNBLOCK 35  4
CPU 35  5 0
CPU 35  0 1
CPU 35  2 2
BLOCK 36  5
# CONTEXT CPU 0 36
CPU 36  0 1
CPU 36  2 2
UNBLOCK 37  5
# CONTEXT CPU 0 37
CPU 37  0 1
CPU 37  2 2
# CONTEXT CPU 0 38
CPU 38  0 1
CPU 38  2 2
CPU 39  3 0
CPU 39  0 1
CPU 39  2 2
CPU 40  3 0
CPU 40  0 1
CPU 40  2 2
BLOCK 41  3
EXIT 41  2 2
# CONTEXT CPU 0 41
CPU 41  0 1
# CONTEXT CPU 2 41
UNBLOCK 42  3
CPU 42  1 0
CPU 42  0 1
CPU 42  4 2
CPU 43  1 0
CPU 43  0 1
CPU 43  4 2
BLOCK 44  1
# CONTEXT CPU 0 44
CPU 44  0 1
CPU 44  4 2
UNBLOCK 45  1
CPU 45  5 0
CPU 45  0 1
CPU 45  4 2
CPU 46  5 0
CPU 46  0 1
CPU 46  4 2
BLOCK 47  5
BLOCK 47  4
# CONTEXT CPU 0 47
CPU 47  0 1
# CONTEXT CPU 2 47
UNBLOCK 48  4
UNBLOCK 48  5
CPU 48  3 0
CPU 48  0 1
# CONTEXT CPU 2 48
BLOCK 49  3
EXIT 49  0 1
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
UNBLOCK 50  3
CPU 50  5 0
# CONTEXT CPU 1 50
CPU 50  1 2
BLOCK 51  1
CPU 51  5 0
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
BLOCK 52  5
UNBLOCK 52  1
# CONTEXT CPU 0 52
CPU 52  4 1
# CONTEXT CPU 2 52
UNBLOCK 53  5
# CONTEXT CPU 0 53
CPU 53  4 1
# CONTEXT CPU 2 53
# CONTEXT CPU 0 54
CPU 54  4 1
CPU 54  3 2
BLOCK 55  3
CPU 55  1 0
CPU 55  4 1
# CONTEXT CPU 2 55
UNBLOCK 56  3
CPU 56  1 0
CPU 56  4 1
# CONTEXT CPU 2 56
CPU 57  1 0
CPU 57  4 1
# CONTEXT CPU 2 57
BLOCK 58  1
# CONTEXT CPU 0 58
CPU 58  4 1
CPU 58  5 2
UNBLOCK 59  1
# CONTEXT CPU 0 59
CPU 59  4 1
CPU 59  5 2
# CONTEXT CPU 0 60
CPU 60  4 1
CPU 60  5 2
CPU 61  3 0
CPU 61  4 1
CPU 61  5 2
CPU 62  3 0
CPU 62  4 1
CPU 62  5 2
BLOCK 63  3
BLOCK 63  4
# CONTEXT CPU 0 63
# CONTEXT CPU 1 63
CPU 63  5 2
UNBLOCK 64  3
UNBLOCK 64  4
CPU 64  1 0
# CONTEXT CPU 1 64
CPU 64  5 2
BLOCK 65  5
CPU 65  1 0
# CONTEXT CPU 1 65
# CONTEXT CPU 2 65
UNBLOCK 66  5
CPU 66  1 0
CPU 66  3 1
# CONTEXT CPU 2 66
BLOCK 67  1
BLOCK 67  3
# CONTEXT CPU 0 67
# CONTEXT CPU 1 67
# CONTEXT CPU 2 67
UNBLOCK 68  1
# CONTEXT CPU 0 68
# CONTEXT CPU 1 68
CPU 68  4 2
# CONTEXT CPU 0 69
# CONTEXT CPU 1 69
CPU 69  4 2
EXIT 70  4 2
CPU 70  5 0
CPU 70  1 1
# CONTEXT CPU 2 70
BLOCK 71  5
BLOCK 71  1
CPU 71  5 0
CPU 71  1 1
# CONTEXT CPU 2 71
BLOCK 72  5
EXIT 72  1 1
UNBLOCK 72  5
CPU 72  5 0
CPU 72 -1 1
# CONTEXT CPU 2 72
BLOCK 73  5
CPU 73  5 0
CPU 73 -1 1
CPU 73  3 2
BLOCK 74  5
UNBLOCK 74  5
CPU 74  5 0
CPU 74 -1 1
CPU 74  3 2
BLOCK 75  3
CPU 75  5 0
CPU 75 -1 1
CPU 75  3 2
BLOCK 76  3
UNBLOCK 76  3
CPU 76  5 0
CPU 76 -1 1
CPU 76  3 2
BLOCK 77  5
BLOCK 77  3
CPU 77  5 0
CPU 77 -1 1
CPU 77  3 2
BLOCK 78  5
BLOCK 78  3
UNBLOCK 78  3
UNBLOCK 78  5
CPU 78  5 0
CPU 78 -1 1
CPU 78  3 2
CPU 79  5 0
CPU 79 -1 1
CPU 79  3 2
CPU 80  5 0
CPU 80 -1 1
CPU 80  3 2
EXIT 81  5 0
CPU 81 -1 0
CPU 81 -1 1
CPU 81  3 2
BLOCK 82  3
CPU 82 -1 0
CPU 82 -1 1
CPU 82  3 2
BLOCK 83  3
UNBLOCK 83  3
CPU 83 -1 0
CPU 83 -1 1
CPU 83  3 2
CPU 84 -1 0
CPU 84 -1 1
CPU 84  3 2
CPU 85 -1 0
CPU 85 -1 1
CPU 85  3 2
EXIT 86  3 2
CPU 86 -1 0
CPU 86 -1 1
CPU 86 -1 2
