`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_24(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b000000101000011110000001000100010100000011011110101111111101111100011111111001101011111111111010110010111111100101100001111111010000011111111110010000000;
		2'd1: data <= 153'b000000000101101110000000101110001100000000001110010000000010001001010000000011011111011111100111110010000000000010001001111111111100000011111111110010010;
		2'd2: data <= 153'b111111010101011001111111000101010011111101000111101000000000111111100000000111110001011111111111010111000000010011001000000001000000111100000001110110011;
		2'd3: data <= 153'b111111100100011101111110111001000011111110110111110111111111110011101111111101111000111111111101011000000000000010010010000001001100000000000011010101111;
		endcase
		end
	end
	assign dout = data;
endmodule
