package esp_adc

import (
	"github.com/goplus/lib/c"
	_ "unsafe"
)

const X_NEWLIB_VERSION_H__ = 1
const X_NEWLIB_VERSION = "4.3.0"
const X__NEWLIB__ = 4
const X__NEWLIB_MINOR__ = 3
const X__NEWLIB_PATCHLEVEL__ = 0
const X_DEFAULT_SOURCE = 1
const X_POSIX_SOURCE = 1
const X_ATFILE_SOURCE = 1
const X__ATFILE_VISIBLE = 1
const X__BSD_VISIBLE = 1
const X__GNU_VISIBLE = 0
const X__ISO_C_VISIBLE = 2011
const X__LARGEFILE_VISIBLE = 0
const X__MISC_VISIBLE = 1
const X__POSIX_VISIBLE = 200809
const X__SVID_VISIBLE = 1
const X__XSI_VISIBLE = 0
const X__SSP_FORTIFY_LEVEL = 0
const X_POSIX_THREADS = 1
const X_POSIX_TIMEOUTS = 1
const X_POSIX_TIMERS = 1
const X_UNIX98_THREAD_MUTEX_ATTRIBUTES = 1
const X__have_longlong64 = 1
const X__have_long32 = 1
const X___int8_t_defined = 1
const X___int16_t_defined = 1
const X___int32_t_defined = 1
const X___int64_t_defined = 1
const X___int_least8_t_defined = 1
const X___int_least16_t_defined = 1
const X___int_least32_t_defined = 1
const X___int_least64_t_defined = 1
const X__GNUCLIKE_ASM = 3
const X__GNUCLIKE___TYPEOF = 1
const X__GNUCLIKE___SECTION = 1
const X__GNUCLIKE_CTOR_SECTION_HANDLING = 1
const X__GNUCLIKE_BUILTIN_CONSTANT_P = 1
const X__GNUCLIKE_BUILTIN_VARARGS = 1
const X__GNUCLIKE_BUILTIN_STDARG = 1
const X__GNUCLIKE_BUILTIN_VAALIST = 1
const X__GNUC_VA_LIST_COMPATIBILITY = 1
const X__GNUCLIKE_BUILTIN_NEXT_ARG = 1
const X__GNUCLIKE_BUILTIN_MEMCPY = 1
const X__CC_SUPPORTS_INLINE = 1
const X__CC_SUPPORTS___INLINE = 1
const X__CC_SUPPORTS___INLINE__ = 1
const X__CC_SUPPORTS___FUNC__ = 1
const X__CC_SUPPORTS_WARNING = 1
const X__CC_SUPPORTS_VARADIC_XXX = 1
const X__CC_SUPPORTS_DYNAMIC_ARRAY_INIT = 1
const X__INT8 = "hh"
const X__INT16 = "h"
const X__INT64 = "ll"
const X__FAST8 = "hh"
const X__FAST16 = "h"
const X__FAST64 = "ll"
const X__LEAST8 = "hh"
const X__LEAST16 = "h"
const X__LEAST64 = "ll"
const X__int8_t_defined = 1
const X__int16_t_defined = 1
const X__int32_t_defined = 1
const X__int64_t_defined = 1
const X__int_least8_t_defined = 1
const X__int_least16_t_defined = 1
const X__int_least32_t_defined = 1
const X__int_least64_t_defined = 1
const X__int_fast8_t_defined = 1
const X__int_fast16_t_defined = 1
const X__int_fast32_t_defined = 1
const X__int_fast64_t_defined = 1
const X__bool_true_false_are_defined = 1
const True = 1
const False = 0
const X__NEWLIB_H__ = 1
const X_ATEXIT_DYNAMIC_ALLOC = 1
const X_FSEEK_OPTIMIZATION = 1
const X_FVWRITE_IN_STREAMIO = 1
const X_HAVE_INITFINI_ARRAY = 1
const X_HAVE_LONG_DOUBLE = 1
const X_ICONV_ENABLED = 1
const X_MB_LEN_MAX = 1
const X_NANO_MALLOC = 1
const X_REENT_CHECK_VERIFY = 1
const X_RETARGETABLE_LOCKING = 1
const X_UNBUF_STREAM_OPT = 1
const X_WANT_IO_C99_FORMATS = 1
const X_WANT_IO_LONG_LONG = 1
const X_WANT_IO_POS_ARGS = 1
const X_WANT_REENT_BACKWARD_BINARY_COMPAT = 1
const X_WANT_REENT_SMALL = 1
const X_WANT_USE_GDTOA = 1
const X__OBSOLETE_MATH_DEFAULT = 1
const X__BUFSIZ__ = 128
const X__RAND_MAX = 0x7fffffff
const X_NULL = 0
const CONFIG_SOC_ADC_SUPPORTED = 1
const CONFIG_SOC_DEDICATED_GPIO_SUPPORTED = 1
const CONFIG_SOC_UART_SUPPORTED = 1
const CONFIG_SOC_GDMA_SUPPORTED = 1
const CONFIG_SOC_AHB_GDMA_SUPPORTED = 1
const CONFIG_SOC_GPTIMER_SUPPORTED = 1
const CONFIG_SOC_TWAI_SUPPORTED = 1
const CONFIG_SOC_BT_SUPPORTED = 1
const CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED = 1
const CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED = 1
const CONFIG_SOC_TEMP_SENSOR_SUPPORTED = 1
const CONFIG_SOC_XT_WDT_SUPPORTED = 1
const CONFIG_SOC_PHY_SUPPORTED = 1
const CONFIG_SOC_WIFI_SUPPORTED = 1
const CONFIG_SOC_SUPPORTS_SECURE_DL_MODE = 1
const CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD = 1
const CONFIG_SOC_EFUSE_HAS_EFUSE_RST_BUG = 1
const CONFIG_SOC_EFUSE_SUPPORTED = 1
const CONFIG_SOC_RTC_FAST_MEM_SUPPORTED = 1
const CONFIG_SOC_RTC_MEM_SUPPORTED = 1
const CONFIG_SOC_I2S_SUPPORTED = 1
const CONFIG_SOC_RMT_SUPPORTED = 1
const CONFIG_SOC_SDM_SUPPORTED = 1
const CONFIG_SOC_GPSPI_SUPPORTED = 1
const CONFIG_SOC_LEDC_SUPPORTED = 1
const CONFIG_SOC_I2C_SUPPORTED = 1
const CONFIG_SOC_SYSTIMER_SUPPORTED = 1
const CONFIG_SOC_SUPPORT_COEXISTENCE = 1
const CONFIG_SOC_AES_SUPPORTED = 1
const CONFIG_SOC_MPI_SUPPORTED = 1
const CONFIG_SOC_SHA_SUPPORTED = 1
const CONFIG_SOC_HMAC_SUPPORTED = 1
const CONFIG_SOC_DIG_SIGN_SUPPORTED = 1
const CONFIG_SOC_FLASH_ENC_SUPPORTED = 1
const CONFIG_SOC_SECURE_BOOT_SUPPORTED = 1
const CONFIG_SOC_MEMPROT_SUPPORTED = 1
const CONFIG_SOC_BOD_SUPPORTED = 1
const CONFIG_SOC_CLK_TREE_SUPPORTED = 1
const CONFIG_SOC_ASSIST_DEBUG_SUPPORTED = 1
const CONFIG_SOC_WDT_SUPPORTED = 1
const CONFIG_SOC_SPI_FLASH_SUPPORTED = 1
const CONFIG_SOC_RNG_SUPPORTED = 1
const CONFIG_SOC_LIGHT_SLEEP_SUPPORTED = 1
const CONFIG_SOC_DEEP_SLEEP_SUPPORTED = 1
const CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT = 1
const CONFIG_SOC_PM_SUPPORTED = 1
const CONFIG_SOC_XTAL_SUPPORT_40M = 1
const CONFIG_SOC_AES_SUPPORT_DMA = 1
const CONFIG_SOC_AES_GDMA = 1
const CONFIG_SOC_AES_SUPPORT_AES_128 = 1
const CONFIG_SOC_AES_SUPPORT_AES_256 = 1
const CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED = 1
const CONFIG_SOC_ADC_ARBITER_SUPPORTED = 1
const CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED = 1
const CONFIG_SOC_ADC_MONITOR_SUPPORTED = 1
const CONFIG_SOC_ADC_DMA_SUPPORTED = 1
const CONFIG_SOC_ADC_PERIPH_NUM = 2
const CONFIG_SOC_ADC_MAX_CHANNEL_NUM = 5
const CONFIG_SOC_ADC_ATTEN_NUM = 4
const CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM = 1
const CONFIG_SOC_ADC_PATT_LEN_MAX = 8
const CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH = 12
const CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH = 12
const CONFIG_SOC_ADC_DIGI_RESULT_BYTES = 4
const CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV = 4
const CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM = 2
const CONFIG_SOC_ADC_DIGI_MONITOR_NUM = 2
const CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH = 83333
const CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW = 611
const CONFIG_SOC_ADC_RTC_MIN_BITWIDTH = 12
const CONFIG_SOC_ADC_RTC_MAX_BITWIDTH = 12
const CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED = 1
const CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED = 1
const CONFIG_SOC_ADC_SHARED_POWER = 1
const CONFIG_SOC_APB_BACKUP_DMA = 1
const CONFIG_SOC_BROWNOUT_RESET_SUPPORTED = 1
const CONFIG_SOC_SHARED_IDCACHE_SUPPORTED = 1
const CONFIG_SOC_CACHE_MEMORY_IBANK_SIZE = 0x4000
const CONFIG_SOC_CPU_CORES_NUM = 1
const CONFIG_SOC_CPU_INTR_NUM = 32
const CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC = 1
const CONFIG_SOC_CPU_HAS_CSR_PC = 1
const CONFIG_SOC_CPU_BREAKPOINTS_NUM = 8
const CONFIG_SOC_CPU_WATCHPOINTS_NUM = 8
const CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE = 0x80000000
const CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN = 3072
const CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH = 16
const CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US = 1100
const CONFIG_SOC_AHB_GDMA_VERSION = 1
const CONFIG_SOC_GDMA_NUM_GROUPS_MAX = 1
const CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX = 3
const CONFIG_SOC_GPIO_PORT = 1
const CONFIG_SOC_GPIO_PIN_COUNT = 22
const CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER = 1
const CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB = 1
const CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD = 1
const CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP = 1
const CONFIG_SOC_GPIO_IN_RANGE_MAX = 21
const CONFIG_SOC_GPIO_OUT_RANGE_MAX = 21
const CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK = 0
const CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT = 6
const CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK = 0x00000000003FFFC0
const CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX = 1
const CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM = 3
const CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP = 1
const CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM = 8
const CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM = 8
const CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE = 1
const CONFIG_SOC_I2C_NUM = 1
const CONFIG_SOC_HP_I2C_NUM = 1
const CONFIG_SOC_I2C_FIFO_LEN = 32
const CONFIG_SOC_I2C_CMD_REG_NUM = 8
const CONFIG_SOC_I2C_SUPPORT_SLAVE = 1
const CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS = 1
const CONFIG_SOC_I2C_SUPPORT_XTAL = 1
const CONFIG_SOC_I2C_SUPPORT_RTC = 1
const CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR = 1
const CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST = 1
const CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE = 1
const CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS = 1
const CONFIG_SOC_I2S_NUM = 1
const CONFIG_SOC_I2S_HW_VERSION_2 = 1
const CONFIG_SOC_I2S_SUPPORTS_XTAL = 1
const CONFIG_SOC_I2S_SUPPORTS_PLL_F160M = 1
const CONFIG_SOC_I2S_SUPPORTS_PCM = 1
const CONFIG_SOC_I2S_SUPPORTS_PDM = 1
const CONFIG_SOC_I2S_SUPPORTS_PDM_TX = 1
const CONFIG_SOC_I2S_PDM_MAX_TX_LINES = 2
const CONFIG_SOC_I2S_SUPPORTS_TDM = 1
const CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK = 1
const CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK = 1
const CONFIG_SOC_LEDC_TIMER_NUM = 4
const CONFIG_SOC_LEDC_CHANNEL_NUM = 6
const CONFIG_SOC_LEDC_TIMER_BIT_WIDTH = 14
const CONFIG_SOC_LEDC_SUPPORT_FADE_STOP = 1
const CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM = 1
const CONFIG_SOC_MMU_PERIPH_NUM = 1
const CONFIG_SOC_MPU_MIN_REGION_SIZE = 0x20000000
const CONFIG_SOC_MPU_REGIONS_MAX_NUM = 8
const CONFIG_SOC_RMT_GROUPS = 1
const CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP = 2
const CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP = 2
const CONFIG_SOC_RMT_CHANNELS_PER_GROUP = 4
const CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL = 48
const CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG = 1
const CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION = 1
const CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP = 1
const CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT = 1
const CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO = 1
const CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY = 1
const CONFIG_SOC_RMT_SUPPORT_XTAL = 1
const CONFIG_SOC_RMT_SUPPORT_APB = 1
const CONFIG_SOC_RMT_SUPPORT_RC_FAST = 1
const CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH = 128
const CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM = 108
const CONFIG_SOC_SLEEP_SYSTIMER_STALL_WORKAROUND = 1
const CONFIG_SOC_SLEEP_TGWDT_STOP_WORKAROUND = 1
const CONFIG_SOC_RTCIO_PIN_COUNT = 0
const CONFIG_SOC_MPI_MEM_BLOCKS_NUM = 4
const CONFIG_SOC_MPI_OPERATIONS_NUM = 3
const CONFIG_SOC_RSA_MAX_BIT_LEN = 3072
const CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE = 3968
const CONFIG_SOC_SHA_SUPPORT_DMA = 1
const CONFIG_SOC_SHA_SUPPORT_RESUME = 1
const CONFIG_SOC_SHA_GDMA = 1
const CONFIG_SOC_SHA_SUPPORT_SHA1 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA224 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA256 = 1
const CONFIG_SOC_SDM_GROUPS = 1
const CONFIG_SOC_SDM_CHANNELS_PER_GROUP = 4
const CONFIG_SOC_SDM_CLK_SUPPORT_APB = 1
const CONFIG_SOC_SPI_PERIPH_NUM = 2
const CONFIG_SOC_SPI_MAX_CS_NUM = 6
const CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE = 64
const CONFIG_SOC_SPI_SUPPORT_DDRCLK = 1
const CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS = 1
const CONFIG_SOC_SPI_SUPPORT_CD_SIG = 1
const CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS = 1
const CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 = 1
const CONFIG_SOC_SPI_SUPPORT_CLK_APB = 1
const CONFIG_SOC_SPI_SUPPORT_CLK_XTAL = 1
const CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT = 1
const CONFIG_SOC_SPI_SCT_SUPPORTED = 1
const CONFIG_SOC_SPI_SCT_REG_NUM = 14
const CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX = 1
const CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX = 0x3FFFA
const CONFIG_SOC_MEMSPI_IS_INDEPENDENT = 1
const CONFIG_SOC_SPI_MAX_PRE_DIVIDER = 16
const CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_WRAP = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED = 1
const CONFIG_SOC_SYSTIMER_COUNTER_NUM = 2
const CONFIG_SOC_SYSTIMER_ALARM_NUM = 3
const CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO = 32
const CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI = 20
const CONFIG_SOC_SYSTIMER_FIXED_DIVIDER = 1
const CONFIG_SOC_SYSTIMER_INT_LEVEL = 1
const CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE = 1
const CONFIG_SOC_TIMER_GROUPS = 2
const CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP = 1
const CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH = 54
const CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL = 1
const CONFIG_SOC_TIMER_GROUP_SUPPORT_APB = 1
const CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS = 2
const CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO = 32
const CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI = 16
const CONFIG_SOC_MWDT_SUPPORT_XTAL = 1
const CONFIG_SOC_TWAI_CONTROLLER_NUM = 1
const CONFIG_SOC_TWAI_CLK_SUPPORT_APB = 1
const CONFIG_SOC_TWAI_BRP_MIN = 2
const CONFIG_SOC_TWAI_BRP_MAX = 16384
const CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS = 1
const CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE = 1
const CONFIG_SOC_EFUSE_DIS_PAD_JTAG = 1
const CONFIG_SOC_EFUSE_DIS_USB_JTAG = 1
const CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT = 1
const CONFIG_SOC_EFUSE_SOFT_DIS_JTAG = 1
const CONFIG_SOC_EFUSE_DIS_ICACHE = 1
const CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK = 1
const CONFIG_SOC_SECURE_BOOT_V2_RSA = 1
const CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS = 3
const CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS = 1
const CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY = 1
const CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX = 32
const CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES = 1
const CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 = 1
const CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE = 16
const CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE = 512
const CONFIG_SOC_UART_NUM = 2
const CONFIG_SOC_UART_HP_NUM = 2
const CONFIG_SOC_UART_FIFO_LEN = 128
const CONFIG_SOC_UART_BITRATE_MAX = 5000000
const CONFIG_SOC_UART_SUPPORT_APB_CLK = 1
const CONFIG_SOC_UART_SUPPORT_RTC_CLK = 1
const CONFIG_SOC_UART_SUPPORT_XTAL_CLK = 1
const CONFIG_SOC_UART_SUPPORT_WAKEUP_INT = 1
const CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND = 1
const CONFIG_SOC_COEX_HW_PTI = 1
const CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE = 21
const CONFIG_SOC_MAC_BB_PD_MEM_SIZE = 192
const CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH = 12
const CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_BT_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_CPU_PD = 1
const CONFIG_SOC_PM_SUPPORT_WIFI_PD = 1
const CONFIG_SOC_PM_SUPPORT_BT_PD = 1
const CONFIG_SOC_PM_SUPPORT_RC_FAST_PD = 1
const CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD = 1
const CONFIG_SOC_PM_SUPPORT_MAC_BB_PD = 1
const CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL = 1
const CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA = 1
const CONFIG_SOC_PM_MODEM_PD_BY_SW = 1
const CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED = 1
const CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 = 1
const CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION = 1
const CONFIG_SOC_CLK_XTAL32K_SUPPORTED = 1
const CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC = 1
const CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL = 1
const CONFIG_SOC_WIFI_HW_TSF = 1
const CONFIG_SOC_WIFI_FTM_SUPPORT = 1
const CONFIG_SOC_WIFI_GCMP_SUPPORT = 1
const CONFIG_SOC_WIFI_WAPI_SUPPORT = 1
const CONFIG_SOC_WIFI_CSI_SUPPORT = 1
const CONFIG_SOC_WIFI_MESH_SUPPORT = 1
const CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW = 1
const CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND = 1
const CONFIG_SOC_BLE_SUPPORTED = 1
const CONFIG_SOC_BLE_MESH_SUPPORTED = 1
const CONFIG_SOC_BLE_50_SUPPORTED = 1
const CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED = 1
const CONFIG_SOC_BLUFI_SUPPORTED = 1
const CONFIG_SOC_PHY_COMBO_MODULE = 1
const CONFIG_IDF_CMAKE = 1
const CONFIG_IDF_TOOLCHAIN = "gcc"
const CONFIG_IDF_TOOLCHAIN_GCC = 1
const CONFIG_IDF_TARGET_ARCH_RISCV = 1
const CONFIG_IDF_TARGET_ARCH = "riscv"
const CONFIG_IDF_TARGET = "esp32c3"
const CONFIG_IDF_INIT_VERSION = "5.4.2"
const CONFIG_IDF_TARGET_ESP32C3 = 1
const CONFIG_IDF_FIRMWARE_CHIP_ID = 0x0005
const CONFIG_APP_BUILD_TYPE_APP_2NDBOOT = 1
const CONFIG_APP_BUILD_GENERATE_BINARIES = 1
const CONFIG_APP_BUILD_BOOTLOADER = 1
const CONFIG_APP_BUILD_USE_FLASH_SECTIONS = 1
const CONFIG_BOOTLOADER_COMPILE_TIME_DATE = 1
const CONFIG_BOOTLOADER_PROJECT_VER = 1
const CONFIG_BOOTLOADER_OFFSET_IN_FLASH = 0x0
const CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE = 1
const CONFIG_BOOTLOADER_LOG_LEVEL_INFO = 1
const CONFIG_BOOTLOADER_LOG_LEVEL = 3
const CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS = 1
const CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT = 1
const CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE = 1
const CONFIG_BOOTLOADER_WDT_ENABLE = 1
const CONFIG_BOOTLOADER_WDT_TIME_MS = 9000
const CONFIG_BOOTLOADER_RESERVE_RTC_SIZE = 0x0
const CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED = 1
const CONFIG_SECURE_BOOT_V2_PREFERRED = 1
const CONFIG_SECURE_ROM_DL_MODE_ENABLED = 1
const CONFIG_APP_COMPILE_TIME_DATE = 1
const CONFIG_APP_RETRIEVE_LEN_ELF_SHA = 9
const CONFIG_ESP_ROM_HAS_CRC_LE = 1
const CONFIG_ESP_ROM_HAS_CRC_BE = 1
const CONFIG_ESP_ROM_HAS_MZ_CRC32 = 1
const CONFIG_ESP_ROM_HAS_JPEG_DECODE = 1
const CONFIG_ESP_ROM_UART_CLK_IS_XTAL = 1
const CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM = 3
const CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING = 1
const CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG = 1
const CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV = 1
const CONFIG_ESP_ROM_GET_CLK_FREQ = 1
const CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND = 1
const CONFIG_ESP_ROM_HAS_LAYOUT_TABLE = 1
const CONFIG_ESP_ROM_HAS_SPI_FLASH = 1
const CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG = 1
const CONFIG_ESP_ROM_HAS_NEWLIB = 1
const CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT = 1
const CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME = 1
const CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE = 1
const CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT = 1
const CONFIG_ESP_ROM_HAS_SW_FLOAT = 1
const CONFIG_ESP_ROM_HAS_VERSION = 1
const CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB = 1
const CONFIG_BOOT_ROM_LOG_ALWAYS_ON = 1
const CONFIG_ESPTOOLPY_FLASHMODE_DIO = 1
const CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR = 1
const CONFIG_ESPTOOLPY_FLASHMODE = "dio"
const CONFIG_ESPTOOLPY_FLASHFREQ_80M = 1
const CONFIG_ESPTOOLPY_FLASHFREQ = "80m"
const CONFIG_ESPTOOLPY_FLASHSIZE_2MB = 1
const CONFIG_ESPTOOLPY_FLASHSIZE = "2MB"
const CONFIG_ESPTOOLPY_BEFORE_RESET = 1
const CONFIG_ESPTOOLPY_BEFORE = "default_reset"
const CONFIG_ESPTOOLPY_AFTER_RESET = 1
const CONFIG_ESPTOOLPY_AFTER = "hard_reset"
const CONFIG_ESPTOOLPY_MONITOR_BAUD = 115200
const CONFIG_PARTITION_TABLE_SINGLE_APP = 1
const CONFIG_PARTITION_TABLE_CUSTOM_FILENAME = "partitions.csv"
const CONFIG_PARTITION_TABLE_FILENAME = "partitions_singleapp.csv"
const CONFIG_PARTITION_TABLE_OFFSET = 0x8000
const CONFIG_PARTITION_TABLE_MD5 = 1
const CONFIG_COMPILER_OPTIMIZATION_DEBUG = 1
const CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE = 1
const CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE = 1
const CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB = 1
const CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL = 2
const CONFIG_COMPILER_HIDE_PATHS_MACROS = 1
const CONFIG_COMPILER_STACK_CHECK_MODE_NONE = 1
const CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS = 1
const CONFIG_COMPILER_RT_LIB_GCCLIB = 1
const CONFIG_COMPILER_RT_LIB_NAME = "gcc"
const CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING = 1
const CONFIG_APPTRACE_DEST_NONE = 1
const CONFIG_APPTRACE_DEST_UART_NONE = 1
const CONFIG_APPTRACE_UART_TASK_PRIO = 1
const CONFIG_APPTRACE_LOCK_ENABLE = 1
const CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM = 1
const CONFIG_EFUSE_MAX_BLK_LEN = 256
const CONFIG_ESP_TLS_USING_MBEDTLS = 1
const CONFIG_ESP_TLS_USE_DS_PERIPHERAL = 1
const CONFIG_ESP_COEX_ENABLED = 1
const CONFIG_ESP_ERR_TO_NAME_LOOKUP = 1
const CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM = 1
const CONFIG_GPTIMER_OBJ_CACHE_SAFE = 1
const CONFIG_SPI_MASTER_ISR_IN_IRAM = 1
const CONFIG_SPI_SLAVE_ISR_IN_IRAM = 1
const CONFIG_USJ_ENABLE_USB_SERIAL_JTAG = 1
const CONFIG_ETH_ENABLED = 1
const CONFIG_ETH_USE_SPI_ETHERNET = 1
const CONFIG_ESP_EVENT_POST_FROM_ISR = 1
const CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR = 1
const CONFIG_ESP_GDBSTUB_ENABLED = 1
const CONFIG_ESP_GDBSTUB_SUPPORT_TASKS = 1
const CONFIG_ESP_GDBSTUB_MAX_TASKS = 32
const CONFIG_ESPHID_TASK_SIZE_BT = 2048
const CONFIG_ESPHID_TASK_SIZE_BLE = 4096
const CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS = 1
const CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT = 2000
const CONFIG_HTTPD_MAX_REQ_HDR_LEN = 512
const CONFIG_HTTPD_MAX_URI_LEN = 512
const CONFIG_HTTPD_ERR_RESP_NO_DELAY = 1
const CONFIG_HTTPD_PURGE_BUF_LEN = 32
const CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP32C3_REV_MIN_3 = 1
const CONFIG_ESP32C3_REV_MIN_FULL = 3
const CONFIG_ESP_REV_MIN_FULL = 3
const CONFIG_ESP32C3_REV_MAX_FULL = 199
const CONFIG_ESP_REV_MAX_FULL = 199
const CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL = 0
const CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL = 199
const CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_BT = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH = 1
const CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR = 1
const CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES = 4
const CONFIG_ESP32C3_UNIVERSAL_MAC_ADDRESSES_FOUR = 1
const CONFIG_ESP32C3_UNIVERSAL_MAC_ADDRESSES = 4
const CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND = 1
const CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND = 1
const CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY = 0
const CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS = 1
const CONFIG_RTC_CLK_SRC_INT_RC = 1
const CONFIG_RTC_CLK_CAL_CYCLES = 1024
const CONFIG_GDMA_CTRL_FUNC_IN_IRAM = 1
const CONFIG_GDMA_ISR_HANDLER_IN_IRAM = 1
const CONFIG_GDMA_OBJ_DRAM_SAFE = 1
const CONFIG_XTAL_FREQ_40 = 1
const CONFIG_XTAL_FREQ = 40
const CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM = 1
const CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL = 120
const CONFIG_ESP_NETIF_TCPIP_LWIP = 1
const CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API = 1
const CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC = 1
const CONFIG_ESP_PHY_ENABLED = 1
const CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE = 1
const CONFIG_ESP_PHY_MAX_WIFI_TX_POWER = 20
const CONFIG_ESP_PHY_MAX_TX_POWER = 20
const CONFIG_ESP_PHY_ENABLE_USB = 1
const CONFIG_ESP_PHY_RF_CAL_PARTIAL = 1
const CONFIG_ESP_PHY_CALIBRATION_MODE = 0
const CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP = 1
const CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 = 1
const CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ = 160
const CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT = 1
const CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS = 0
const CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE = 1
const CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK = 1
const CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP = 1
const CONFIG_ESP_SYSTEM_MEMPROT_FEATURE = 1
const CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK = 1
const CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE = 32
const CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE = 2304
const CONFIG_ESP_MAIN_TASK_STACK_SIZE = 3584
const CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 = 1
const CONFIG_ESP_MAIN_TASK_AFFINITY = 0x0
const CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE = 2048
const CONFIG_ESP_CONSOLE_UART_DEFAULT = 1
const CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG = 1
const CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED = 1
const CONFIG_ESP_CONSOLE_UART = 1
const CONFIG_ESP_CONSOLE_UART_NUM = 0
const CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM = 0
const CONFIG_ESP_CONSOLE_UART_BAUDRATE = 115200
const CONFIG_ESP_INT_WDT = 1
const CONFIG_ESP_INT_WDT_TIMEOUT_MS = 300
const CONFIG_ESP_TASK_WDT_EN = 1
const CONFIG_ESP_TASK_WDT_INIT = 1
const CONFIG_ESP_TASK_WDT_TIMEOUT_S = 5
const CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 = 1
const CONFIG_ESP_DEBUG_OCDAWARE = 1
const CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 = 1
const CONFIG_ESP_BROWNOUT_DET = 1
const CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 = 1
const CONFIG_ESP_BROWNOUT_DET_LVL = 7
const CONFIG_ESP_SYSTEM_BROWNOUT_INTR = 1
const CONFIG_ESP_SYSTEM_HW_STACK_GUARD = 1
const CONFIG_ESP_SYSTEM_HW_PC_RECORD = 1
const CONFIG_ESP_IPC_TASK_STACK_SIZE = 1024
const CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER = 1
const CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER = 1
const CONFIG_ESP_TIMER_TASK_STACK_SIZE = 3584
const CONFIG_ESP_TIMER_INTERRUPT_LEVEL = 1
const CONFIG_ESP_TIMER_TASK_AFFINITY = 0x0
const CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 = 1
const CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 = 1
const CONFIG_ESP_TIMER_IMPL_SYSTIMER = 1
const CONFIG_ESP_WIFI_ENABLED = 1
const CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM = 10
const CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM = 32
const CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER = 1
const CONFIG_ESP_WIFI_TX_BUFFER_TYPE = 1
const CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM = 32
const CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER = 1
const CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF = 0
const CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF = 5
const CONFIG_ESP_WIFI_AMPDU_TX_ENABLED = 1
const CONFIG_ESP_WIFI_TX_BA_WIN = 6
const CONFIG_ESP_WIFI_AMPDU_RX_ENABLED = 1
const CONFIG_ESP_WIFI_RX_BA_WIN = 6
const CONFIG_ESP_WIFI_NVS_ENABLED = 1
const CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN = 752
const CONFIG_ESP_WIFI_MGMT_SBUF_NUM = 32
const CONFIG_ESP_WIFI_IRAM_OPT = 1
const CONFIG_ESP_WIFI_RX_IRAM_OPT = 1
const CONFIG_ESP_WIFI_ENABLE_WPA3_SAE = 1
const CONFIG_ESP_WIFI_ENABLE_SAE_PK = 1
const CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT = 1
const CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA = 1
const CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME = 50
const CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME = 10
const CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME = 15
const CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE = 1
const CONFIG_ESP_WIFI_GMAC_SUPPORT = 1
const CONFIG_ESP_WIFI_SOFTAP_SUPPORT = 1
const CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM = 7
const CONFIG_ESP_WIFI_MBEDTLS_CRYPTO = 1
const CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT = 1
const CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT = 1
const CONFIG_ESP_COREDUMP_ENABLE_TO_NONE = 1
const CONFIG_FATFS_VOLUME_COUNT = 2
const CONFIG_FATFS_LFN_NONE = 1
const CONFIG_FATFS_SECTOR_4096 = 1
const CONFIG_FATFS_CODEPAGE_437 = 1
const CONFIG_FATFS_CODEPAGE = 437
const CONFIG_FATFS_FS_LOCK = 0
const CONFIG_FATFS_TIMEOUT_MS = 10000
const CONFIG_FATFS_PER_FILE_CACHE = 1
const CONFIG_FATFS_USE_STRFUNC_NONE = 1
const CONFIG_FATFS_VFS_FSTAT_BLKSIZE = 0
const CONFIG_FATFS_LINK_LOCK = 1
const CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT = 0
const CONFIG_FATFS_DONT_TRUST_LAST_ALLOC = 0
const CONFIG_FREERTOS_UNICORE = 1
const CONFIG_FREERTOS_HZ = 100
const CONFIG_FREERTOS_OPTIMIZED_SCHEDULER = 1
const CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY = 1
const CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS = 1
const CONFIG_FREERTOS_IDLE_TASK_STACKSIZE = 1536
const CONFIG_FREERTOS_MAX_TASK_NAME_LEN = 16
const CONFIG_FREERTOS_USE_TIMERS = 1
const CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME = "Tmr Svc"
const CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY = 1
const CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY = 0x7FFFFFFF
const CONFIG_FREERTOS_TIMER_TASK_PRIORITY = 1
const CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH = 2048
const CONFIG_FREERTOS_TIMER_QUEUE_LENGTH = 10
const CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE = 0
const CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES = 1
const CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER = 1
const CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS = 1
const CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER = 1
const CONFIG_FREERTOS_ISR_STACKSIZE = 1536
const CONFIG_FREERTOS_INTERRUPT_BACKTRACE = 1
const CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER = 1
const CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 = 1
const CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER = 1
const CONFIG_FREERTOS_PORT = 1
const CONFIG_FREERTOS_NO_AFFINITY = 0x7FFFFFFF
const CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION = 1
const CONFIG_FREERTOS_DEBUG_OCDAWARE = 1
const CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT = 1
const CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH = 1
const CONFIG_FREERTOS_NUMBER_OF_CORES = 1
const CONFIG_HAL_ASSERTION_EQUALS_SYSTEM = 1
const CONFIG_HAL_DEFAULT_ASSERTION_LEVEL = 2
const CONFIG_HAL_SPI_MASTER_FUNC_IN_IRAM = 1
const CONFIG_HAL_SPI_SLAVE_FUNC_IN_IRAM = 1
const CONFIG_HEAP_POISONING_DISABLED = 1
const CONFIG_HEAP_TRACING_OFF = 1
const CONFIG_LOG_DEFAULT_LEVEL_INFO = 1
const CONFIG_LOG_DEFAULT_LEVEL = 3
const CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT = 1
const CONFIG_LOG_MAXIMUM_LEVEL = 3
const CONFIG_LOG_DYNAMIC_LEVEL_CONTROL = 1
const CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST = 1
const CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP = 1
const CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE = 31
const CONFIG_LOG_TIMESTAMP_SOURCE_RTOS = 1
const CONFIG_LWIP_ENABLE = 1
const CONFIG_LWIP_LOCAL_HOSTNAME = "espressif"
const CONFIG_LWIP_TCPIP_TASK_PRIO = 18
const CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES = 1
const CONFIG_LWIP_TIMERS_ONDEMAND = 1
const CONFIG_LWIP_ND6 = 1
const CONFIG_LWIP_MAX_SOCKETS = 10
const CONFIG_LWIP_SO_REUSE = 1
const CONFIG_LWIP_SO_REUSE_RXTOALL = 1
const CONFIG_LWIP_IP_DEFAULT_TTL = 64
const CONFIG_LWIP_IP4_FRAG = 1
const CONFIG_LWIP_IP6_FRAG = 1
const CONFIG_LWIP_IP_REASS_MAX_PBUFS = 10
const CONFIG_LWIP_ESP_GRATUITOUS_ARP = 1
const CONFIG_LWIP_GARP_TMR_INTERVAL = 60
const CONFIG_LWIP_ESP_MLDV6_REPORT = 1
const CONFIG_LWIP_MLDV6_TMR_INTERVAL = 40
const CONFIG_LWIP_TCPIP_RECVMBOX_SIZE = 32
const CONFIG_LWIP_DHCP_DOES_ARP_CHECK = 1
const CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID = 1
const CONFIG_LWIP_DHCP_OPTIONS_LEN = 68
const CONFIG_LWIP_NUM_NETIF_CLIENT_DATA = 0
const CONFIG_LWIP_DHCP_COARSE_TIMER_SECS = 1
const CONFIG_LWIP_DHCPS = 1
const CONFIG_LWIP_DHCPS_LEASE_UNIT = 60
const CONFIG_LWIP_DHCPS_MAX_STATION_NUM = 8
const CONFIG_LWIP_DHCPS_STATIC_ENTRIES = 1
const CONFIG_LWIP_DHCPS_ADD_DNS = 1
const CONFIG_LWIP_IPV4 = 1
const CONFIG_LWIP_IPV6 = 1
const CONFIG_LWIP_IPV6_NUM_ADDRESSES = 3
const CONFIG_LWIP_NETIF_LOOPBACK = 1
const CONFIG_LWIP_LOOPBACK_MAX_PBUFS = 8
const CONFIG_LWIP_MAX_ACTIVE_TCP = 16
const CONFIG_LWIP_MAX_LISTENING_TCP = 16
const CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION = 1
const CONFIG_LWIP_TCP_MAXRTX = 12
const CONFIG_LWIP_TCP_SYNMAXRTX = 12
const CONFIG_LWIP_TCP_MSS = 1440
const CONFIG_LWIP_TCP_TMR_INTERVAL = 250
const CONFIG_LWIP_TCP_MSL = 60000
const CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT = 20000
const CONFIG_LWIP_TCP_SND_BUF_DEFAULT = 5760
const CONFIG_LWIP_TCP_WND_DEFAULT = 5760
const CONFIG_LWIP_TCP_RECVMBOX_SIZE = 6
const CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE = 6
const CONFIG_LWIP_TCP_QUEUE_OOSEQ = 1
const CONFIG_LWIP_TCP_OOSEQ_TIMEOUT = 6
const CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS = 4
const CONFIG_LWIP_TCP_OVERSIZE_MSS = 1
const CONFIG_LWIP_TCP_RTO_TIME = 1500
const CONFIG_LWIP_MAX_UDP_PCBS = 16
const CONFIG_LWIP_UDP_RECVMBOX_SIZE = 6
const CONFIG_LWIP_CHECKSUM_CHECK_ICMP = 1
const CONFIG_LWIP_TCPIP_TASK_STACK_SIZE = 3072
const CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY = 1
const CONFIG_LWIP_TCPIP_TASK_AFFINITY = 0x7FFFFFFF
const CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE = 3
const CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS = 5
const CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES = 5
const CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS = 3
const CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS = 10
const CONFIG_LWIP_ICMP = 1
const CONFIG_LWIP_MAX_RAW_PCBS = 16
const CONFIG_LWIP_SNTP_MAX_SERVERS = 1
const CONFIG_LWIP_SNTP_UPDATE_DELAY = 3600000
const CONFIG_LWIP_SNTP_STARTUP_DELAY = 1
const CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY = 5000
const CONFIG_LWIP_DNS_MAX_HOST_IP = 1
const CONFIG_LWIP_DNS_MAX_SERVERS = 3
const CONFIG_LWIP_BRIDGEIF_MAX_PORTS = 7
const CONFIG_LWIP_ESP_LWIP_ASSERT = 1
const CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT = 1
const CONFIG_LWIP_HOOK_IP6_ROUTE_NONE = 1
const CONFIG_LWIP_HOOK_ND6_GET_GW_NONE = 1
const CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE = 1
const CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE = 1
const CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE = 1
const CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT = 1
const CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC = 1
const CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN = 1
const CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN = 16384
const CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN = 4096
const CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE = 1
const CONFIG_MBEDTLS_PKCS7_C = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS = 200
const CONFIG_MBEDTLS_CMAC_C = 1
const CONFIG_MBEDTLS_HARDWARE_AES = 1
const CONFIG_MBEDTLS_AES_USE_INTERRUPT = 1
const CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL = 0
const CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER = 1
const CONFIG_MBEDTLS_HARDWARE_MPI = 1
const CONFIG_MBEDTLS_LARGE_KEY_SOFTWARE_MPI = 1
const CONFIG_MBEDTLS_MPI_USE_INTERRUPT = 1
const CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL = 0
const CONFIG_MBEDTLS_HARDWARE_SHA = 1
const CONFIG_MBEDTLS_ROM_MD5 = 1
const CONFIG_MBEDTLS_HAVE_TIME = 1
const CONFIG_MBEDTLS_ECDSA_DETERMINISTIC = 1
const CONFIG_MBEDTLS_SHA1_C = 1
const CONFIG_MBEDTLS_SHA512_C = 1
const CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT = 1
const CONFIG_MBEDTLS_TLS_SERVER = 1
const CONFIG_MBEDTLS_TLS_CLIENT = 1
const CONFIG_MBEDTLS_TLS_ENABLED = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_RSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA = 1
const CONFIG_MBEDTLS_SSL_RENEGOTIATION = 1
const CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 = 1
const CONFIG_MBEDTLS_SSL_ALPN = 1
const CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS = 1
const CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS = 1
const CONFIG_MBEDTLS_AES_C = 1
const CONFIG_MBEDTLS_CCM_C = 1
const CONFIG_MBEDTLS_GCM_C = 1
const CONFIG_MBEDTLS_PEM_PARSE_C = 1
const CONFIG_MBEDTLS_PEM_WRITE_C = 1
const CONFIG_MBEDTLS_X509_CRL_PARSE_C = 1
const CONFIG_MBEDTLS_X509_CSR_PARSE_C = 1
const CONFIG_MBEDTLS_ECP_C = 1
const CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED = 1
const CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED = 1
const CONFIG_MBEDTLS_ECDH_C = 1
const CONFIG_MBEDTLS_ECDSA_C = 1
const CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED = 1
const CONFIG_MBEDTLS_ECP_NIST_OPTIM = 1
const CONFIG_MBEDTLS_ERROR_STRINGS = 1
const CONFIG_MBEDTLS_FS_IO = 1
const CONFIG_MQTT_PROTOCOL_311 = 1
const CONFIG_MQTT_TRANSPORT_SSL = 1
const CONFIG_MQTT_TRANSPORT_WEBSOCKET = 1
const CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE = 1
const CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF = 1
const CONFIG_NEWLIB_STDIN_LINE_ENDING_CR = 1
const CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION = 1
const CONFIG_PTHREAD_TASK_PRIO_DEFAULT = 5
const CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT = 3072
const CONFIG_PTHREAD_STACK_MIN = 768
const CONFIG_PTHREAD_TASK_NAME_DEFAULT = "pthread"
const CONFIG_MMU_PAGE_SIZE_64KB = 1
const CONFIG_MMU_PAGE_MODE = "64KB"
const CONFIG_MMU_PAGE_SIZE = 0x10000
const CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC = 1
const CONFIG_SPI_FLASH_BROWNOUT_RESET = 1
const CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US = 50
const CONFIG_SPI_FLASH_ROM_DRIVER_PATCH = 1
const CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS = 1
const CONFIG_SPI_FLASH_YIELD_DURING_ERASE = 1
const CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS = 20
const CONFIG_SPI_FLASH_ERASE_YIELD_TICKS = 1
const CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE = 8192
const CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_GD_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_TH_SUPPORTED = 1
const CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_GD_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_TH_CHIP = 1
const CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE = 1
const CONFIG_SPIFFS_MAX_PARTITIONS = 3
const CONFIG_SPIFFS_CACHE = 1
const CONFIG_SPIFFS_CACHE_WR = 1
const CONFIG_SPIFFS_PAGE_CHECK = 1
const CONFIG_SPIFFS_GC_MAX_RUNS = 10
const CONFIG_SPIFFS_PAGE_SIZE = 256
const CONFIG_SPIFFS_OBJ_NAME_LEN = 32
const CONFIG_SPIFFS_USE_MAGIC = 1
const CONFIG_SPIFFS_USE_MAGIC_LENGTH = 1
const CONFIG_SPIFFS_META_LENGTH = 4
const CONFIG_SPIFFS_USE_MTIME = 1
const CONFIG_WS_TRANSPORT = 1
const CONFIG_WS_BUFFER_SIZE = 1024
const CONFIG_UNITY_ENABLE_FLOAT = 1
const CONFIG_UNITY_ENABLE_DOUBLE = 1
const CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER = 1
const CONFIG_VFS_SUPPORT_IO = 1
const CONFIG_VFS_SUPPORT_DIR = 1
const CONFIG_VFS_SUPPORT_SELECT = 1
const CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT = 1
const CONFIG_VFS_SUPPORT_TERMIOS = 1
const CONFIG_VFS_MAX_COUNT = 8
const CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS = 1
const CONFIG_VFS_INITIALIZE_DEV_NULL = 1
const CONFIG_WL_SECTOR_SIZE_4096 = 1
const CONFIG_WL_SECTOR_SIZE = 4096
const CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES = 16
const CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT = 30
const CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN = 1
const X_ATEXIT_SIZE = 32
const X_REENT_EMERGENCY_SIZE = 25
const X_REENT_ASCTIME_SIZE = 26
const X_REENT_SIGNAL_SIZE = 24
const EXIT_FAILURE = 1
const EXIT_SUCCESS = 0
const X__SLBF = 0x0001
const X__SNBF = 0x0002
const X__SRD = 0x0004
const X__SWR = 0x0008
const X__SRW = 0x0010
const X__SEOF = 0x0020
const X__SERR = 0x0040
const X__SMBF = 0x0080
const X__SAPP = 0x0100
const X__SSTR = 0x0200
const X__SOPT = 0x0400
const X__SNPT = 0x0800
const X__SOFF = 0x1000
const X__SORD = 0x2000
const X__SL64 = 0x8000
const X__SNLK = 0x0001
const X__SWID = 0x2000
const X_IOFBF = 0
const X_IOLBF = 1
const X_IONBF = 2
const FOPEN_MAX = 20
const FILENAME_MAX = 1024
const P_tmpdir = "/tmp"
const SEEK_SET = 0
const SEEK_CUR = 1
const SEEK_END = 2
const TMP_MAX = 26
const L_ctermid = 16
const ESP_OK = 0
const ESP_ERR_NO_MEM = 0x101
const ESP_ERR_INVALID_ARG = 0x102
const ESP_ERR_INVALID_STATE = 0x103
const ESP_ERR_INVALID_SIZE = 0x104
const ESP_ERR_NOT_FOUND = 0x105
const ESP_ERR_NOT_SUPPORTED = 0x106
const ESP_ERR_TIMEOUT = 0x107
const ESP_ERR_INVALID_RESPONSE = 0x108
const ESP_ERR_INVALID_CRC = 0x109
const ESP_ERR_INVALID_VERSION = 0x10A
const ESP_ERR_INVALID_MAC = 0x10B
const ESP_ERR_NOT_FINISHED = 0x10C
const ESP_ERR_NOT_ALLOWED = 0x10D
const ESP_ERR_WIFI_BASE = 0x3000
const ESP_ERR_MESH_BASE = 0x4000
const ESP_ERR_FLASH_BASE = 0x6000
const ESP_ERR_HW_CRYPTO_BASE = 0xc000
const ESP_ERR_MEMPROT_BASE = 0xd000
const SOC_ADC_SUPPORTED = 1
const SOC_DEDICATED_GPIO_SUPPORTED = 1
const SOC_UART_SUPPORTED = 1
const SOC_GDMA_SUPPORTED = 1
const SOC_AHB_GDMA_SUPPORTED = 1
const SOC_GPTIMER_SUPPORTED = 1
const SOC_TWAI_SUPPORTED = 1
const SOC_BT_SUPPORTED = 1
const SOC_ASYNC_MEMCPY_SUPPORTED = 1
const SOC_USB_SERIAL_JTAG_SUPPORTED = 1
const SOC_TEMP_SENSOR_SUPPORTED = 1
const SOC_XT_WDT_SUPPORTED = 1
const SOC_PHY_SUPPORTED = 1
const SOC_WIFI_SUPPORTED = 1
const SOC_SUPPORTS_SECURE_DL_MODE = 1
const SOC_EFUSE_KEY_PURPOSE_FIELD = 1
const SOC_EFUSE_HAS_EFUSE_RST_BUG = 1
const SOC_EFUSE_SUPPORTED = 1
const SOC_RTC_FAST_MEM_SUPPORTED = 1
const SOC_RTC_MEM_SUPPORTED = 1
const SOC_I2S_SUPPORTED = 1
const SOC_RMT_SUPPORTED = 1
const SOC_SDM_SUPPORTED = 1
const SOC_GPSPI_SUPPORTED = 1
const SOC_LEDC_SUPPORTED = 1
const SOC_I2C_SUPPORTED = 1
const SOC_SYSTIMER_SUPPORTED = 1
const SOC_SUPPORT_COEXISTENCE = 1
const SOC_AES_SUPPORTED = 1
const SOC_MPI_SUPPORTED = 1
const SOC_SHA_SUPPORTED = 1
const SOC_HMAC_SUPPORTED = 1
const SOC_DIG_SIGN_SUPPORTED = 1
const SOC_FLASH_ENC_SUPPORTED = 1
const SOC_SECURE_BOOT_SUPPORTED = 1
const SOC_MEMPROT_SUPPORTED = 1
const SOC_BOD_SUPPORTED = 1
const SOC_CLK_TREE_SUPPORTED = 1
const SOC_ASSIST_DEBUG_SUPPORTED = 1
const SOC_WDT_SUPPORTED = 1
const SOC_SPI_FLASH_SUPPORTED = 1
const SOC_RNG_SUPPORTED = 1
const SOC_LIGHT_SLEEP_SUPPORTED = 1
const SOC_DEEP_SLEEP_SUPPORTED = 1
const SOC_LP_PERIPH_SHARE_INTERRUPT = 1
const SOC_PM_SUPPORTED = 1
const SOC_XTAL_SUPPORT_40M = 1
const SOC_ADC_DIG_CTRL_SUPPORTED = 1
const SOC_ADC_ARBITER_SUPPORTED = 1
const SOC_ADC_DIG_IIR_FILTER_SUPPORTED = 1
const SOC_ADC_MONITOR_SUPPORTED = 1
const SOC_ADC_DMA_SUPPORTED = 1
const SOC_ADC_SAMPLE_FREQ_THRES_HIGH = 83333
const SOC_ADC_SAMPLE_FREQ_THRES_LOW = 611
const SOC_ADC_SHARED_POWER = 1
const SOC_BROWNOUT_RESET_SUPPORTED = 1
const SOC_SHARED_IDCACHE_SUPPORTED = 1
const SOC_CACHE_MEMORY_IBANK_SIZE = 0x4000
const SOC_CPU_INTR_NUM = 32
const SOC_CPU_HAS_FLEXIBLE_INTC = 1
const SOC_CPU_HAS_CSR_PC = 1
const SOC_CPU_BREAKPOINTS_NUM = 8
const SOC_CPU_WATCHPOINTS_NUM = 8
const SOC_CPU_WATCHPOINT_MAX_REGION_SIZE = 0x80000000
const SOC_GDMA_PAIRS_PER_GROUP_MAX = 3
const SOC_GPIO_PIN_COUNT = 22
const SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER = 1
const SOC_GPIO_FILTER_CLK_SUPPORT_APB = 1
const SOC_GPIO_IN_RANGE_MAX = 21
const SOC_GPIO_OUT_RANGE_MAX = 21
const SOC_MPU_CONFIGURABLE_REGIONS_SUPPORTED = 0
const SOC_MPU_REGIONS_MAX_NUM = 8
const SOC_MPU_REGION_RO_SUPPORTED = 0
const SOC_MPU_REGION_WO_SUPPORTED = 0
const SOC_RMT_TX_CANDIDATES_PER_GROUP = 2
const SOC_RMT_RX_CANDIDATES_PER_GROUP = 2
const SOC_RMT_CHANNELS_PER_GROUP = 4
const SOC_RMT_MEM_WORDS_PER_CHANNEL = 48
const SOC_RMT_SUPPORT_RX_PINGPONG = 1
const SOC_RMT_SUPPORT_RX_DEMODULATION = 1
const SOC_RMT_SUPPORT_TX_ASYNC_STOP = 1
const SOC_RMT_SUPPORT_TX_LOOP_COUNT = 1
const SOC_RMT_SUPPORT_TX_SYNCHRO = 1
const SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY = 1
const SOC_RMT_SUPPORT_XTAL = 1
const SOC_RMT_SUPPORT_APB = 1
const SOC_RMT_SUPPORT_RC_FAST = 1
const SOC_SLEEP_SYSTIMER_STALL_WORKAROUND = 1
const SOC_SLEEP_TGWDT_STOP_WORKAROUND = 1
const SOC_SDM_CHANNELS_PER_GROUP = 4
const SOC_SDM_CLK_SUPPORT_APB = 1
const SOC_SPI_PERIPH_NUM = 2
const SOC_SPI_MAX_CS_NUM = 6
const SOC_SPI_MAXIMUM_BUFFER_SIZE = 64
const SOC_SPI_SUPPORT_DDRCLK = 1
const SOC_SPI_SLAVE_SUPPORT_SEG_TRANS = 1
const SOC_SPI_SUPPORT_CD_SIG = 1
const SOC_SPI_SUPPORT_CONTINUOUS_TRANS = 1
const SOC_SPI_SUPPORT_SLAVE_HD_VER2 = 1
const SOC_SPI_SUPPORT_CLK_APB = 1
const SOC_SPI_SUPPORT_CLK_XTAL = 1
const SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT = 1
const SOC_SPI_SCT_SUPPORTED = 1
const SOC_SPI_SCT_REG_NUM = 14
const SOC_SPI_SCT_CONF_BITLEN_MAX = 0x3FFFA
const SOC_MEMSPI_IS_INDEPENDENT = 1
const SOC_SPI_MAX_PRE_DIVIDER = 16
const SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED = 1
const SOC_SYSTIMER_COUNTER_NUM = 2
const SOC_SYSTIMER_ALARM_NUM = 3
const SOC_SYSTIMER_BIT_WIDTH_LO = 32
const SOC_SYSTIMER_BIT_WIDTH_HI = 20
const SOC_SYSTIMER_FIXED_DIVIDER = 1
const SOC_SYSTIMER_INT_LEVEL = 1
const SOC_SYSTIMER_ALARM_MISS_COMPENSATE = 1
const SOC_LP_TIMER_BIT_WIDTH_LO = 32
const SOC_LP_TIMER_BIT_WIDTH_HI = 16
const SOC_TWAI_CLK_SUPPORT_APB = 1
const SOC_TWAI_BRP_MIN = 2
const SOC_TWAI_BRP_MAX = 16384
const SOC_TWAI_SUPPORTS_RX_STATUS = 1
const SOC_EFUSE_DIS_DOWNLOAD_ICACHE = 1
const SOC_EFUSE_DIS_PAD_JTAG = 1
const SOC_EFUSE_DIS_USB_JTAG = 1
const SOC_EFUSE_DIS_DIRECT_BOOT = 1
const SOC_EFUSE_SOFT_DIS_JTAG = 1
const SOC_EFUSE_DIS_ICACHE = 1
const SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK = 1
const SOC_SECURE_BOOT_V2_RSA = 1
const SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS = 3
const SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS = 1
const SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY = 1
const SOC_FLASH_ENCRYPTION_XTS_AES = 1
const SOC_FLASH_ENCRYPTION_XTS_AES_128 = 1
const SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE = 16
const SOC_MEMPROT_MEM_ALIGN_SIZE = 512
const SOC_CLK_RC_FAST_FREQ_APPROX = 17500000
const SOC_CLK_RC_SLOW_FREQ_APPROX = 136000
const SOC_CLK_XTAL32K_FREQ_APPROX = 32768
const BIT31 = 0x80000000
const BIT30 = 0x40000000
const BIT29 = 0x20000000
const BIT28 = 0x10000000
const BIT27 = 0x08000000
const BIT26 = 0x04000000
const BIT25 = 0x02000000
const BIT24 = 0x01000000
const BIT23 = 0x00800000
const BIT22 = 0x00400000
const BIT21 = 0x00200000
const BIT20 = 0x00100000
const BIT19 = 0x00080000
const BIT18 = 0x00040000
const BIT17 = 0x00020000
const BIT16 = 0x00010000
const BIT15 = 0x00008000
const BIT14 = 0x00004000
const BIT13 = 0x00002000
const BIT12 = 0x00001000
const BIT11 = 0x00000800
const BIT10 = 0x00000400
const BIT9 = 0x00000200
const BIT8 = 0x00000100
const BIT7 = 0x00000080
const BIT6 = 0x00000040
const BIT5 = 0x00000020
const BIT4 = 0x00000010
const BIT3 = 0x00000008
const BIT2 = 0x00000004
const BIT1 = 0x00000002
const BIT0 = 0x00000001
const DR_REG_SYSTEM_BASE = 0x600c0000
const DR_REG_SENSITIVE_BASE = 0x600c1000
const DR_REG_INTERRUPT_BASE = 0x600c2000
const DR_REG_EXTMEM_BASE = 0x600c4000
const DR_REG_MMU_TABLE = 0x600c5000
const DR_REG_AES_BASE = 0x6003a000
const DR_REG_SHA_BASE = 0x6003b000
const DR_REG_RSA_BASE = 0x6003c000
const DR_REG_HMAC_BASE = 0x6003e000
const DR_REG_DIGITAL_SIGNATURE_BASE = 0x6003d000
const DR_REG_GDMA_BASE = 0x6003f000
const DR_REG_ASSIST_DEBUG_BASE = 0x600ce000
const DR_REG_DEDICATED_GPIO_BASE = 0x600cf000
const DR_REG_WORLD_CNTL_BASE = 0x600d0000
const DR_REG_UART_BASE = 0x60000000
const DR_REG_SPI1_BASE = 0x60002000
const DR_REG_SPI0_BASE = 0x60003000
const DR_REG_GPIO_BASE = 0x60004000
const DR_REG_FE2_BASE = 0x60005000
const DR_REG_FE_BASE = 0x60006000
const DR_REG_RTCCNTL_BASE = 0x60008000
const DR_REG_IO_MUX_BASE = 0x60009000
const DR_REG_RTC_I2C_BASE = 0x6000e000
const DR_REG_UART1_BASE = 0x60010000
const DR_REG_I2C_EXT_BASE = 0x60013000
const DR_REG_UHCI0_BASE = 0x60014000
const DR_REG_RMT_BASE = 0x60016000
const DR_REG_LEDC_BASE = 0x60019000
const DR_REG_EFUSE_BASE = 0x60008800
const DR_REG_NRX_BASE = 0x6001CC00
const DR_REG_BB_BASE = 0x6001D000
const DR_REG_TIMERGROUP0_BASE = 0x6001F000
const DR_REG_TIMERGROUP1_BASE = 0x60020000
const DR_REG_SYSTIMER_BASE = 0x60023000
const DR_REG_SPI2_BASE = 0x60024000
const DR_REG_SYSCON_BASE = 0x60026000
const DR_REG_APB_CTRL_BASE = 0x60026000
const DR_REG_TWAI_BASE = 0x6002B000
const DR_REG_I2S_BASE = 0x6002D000
const DR_REG_APB_SARADC_BASE = 0x60040000
const DR_REG_USB_SERIAL_JTAG_BASE = 0x60043000
const DR_REG_XTS_AES_BASE = 0x600CC000
const SPI_CLK_DIV = 4
const TICKS_PER_US_ROM = 40
const SOC_DROM_LOW = 0x3C000000
const SOC_DROM_HIGH = 0x3C800000
const SOC_IROM_LOW = 0x42000000
const SOC_IROM_HIGH = 0x42800000
const SOC_IROM_MASK_LOW = 0x40000000
const SOC_IROM_MASK_HIGH = 0x40060000
const SOC_DROM_MASK_LOW = 0x3FF00000
const SOC_DROM_MASK_HIGH = 0x3FF20000
const SOC_IRAM_LOW = 0x4037C000
const SOC_IRAM_HIGH = 0x403E0000
const SOC_DRAM_LOW = 0x3FC80000
const SOC_DRAM_HIGH = 0x3FCE0000
const SOC_RTC_IRAM_LOW = 0x50000000
const SOC_RTC_IRAM_HIGH = 0x50002000
const SOC_RTC_DRAM_LOW = 0x50000000
const SOC_RTC_DRAM_HIGH = 0x50002000
const SOC_RTC_DATA_LOW = 0x50000000
const SOC_RTC_DATA_HIGH = 0x50002000
const SOC_DIRAM_IRAM_LOW = 0x40380000
const SOC_DIRAM_IRAM_HIGH = 0x403E0000
const SOC_DIRAM_DRAM_LOW = 0x3FC80000
const SOC_DIRAM_DRAM_HIGH = 0x3FCE0000
const SOC_DMA_LOW = 0x3FC80000
const SOC_DMA_HIGH = 0x3FCE0000
const SOC_BYTE_ACCESSIBLE_LOW = 0x3FC80000
const SOC_BYTE_ACCESSIBLE_HIGH = 0x3FD00000
const SOC_MEM_INTERNAL_LOW = 0x3FC80000
const SOC_MEM_INTERNAL_HIGH = 0x3FCE0000
const SOC_PERIPHERAL_LOW = 0x60000000
const SOC_PERIPHERAL_HIGH = 0x60100000
const SOC_DEBUG_LOW = 0x20000000
const SOC_DEBUG_HIGH = 0x28000000
const SOC_ROM_STACK_START = 0x3fcde710
const SOC_ROM_STACK_SIZE = 0x2000
const ETS_T1_WDT_INUM = 24
const ETS_CACHEERR_INUM = 25
const ETS_MEMPROT_ERR_INUM = 26
const ETS_ASSIST_DEBUG_INUM = 27
const ETS_MAX_INUM = 31
const ETS_SLC_INUM = 1
const ETS_UART0_INUM = 5
const ETS_UART1_INUM = 5
const ETS_SPI2_INUM = 1
const ETS_GPIO_INUM = 4
const ETS_INVALID_INUM = 0
const SOC_INTERRUPT_LEVEL_MEDIUM = 4
const ADC1_GPIO0_CHANNEL = 0
const ADC1_CHANNEL_0_GPIO_NUM = 0
const ADC1_GPIO1_CHANNEL = 1
const ADC1_CHANNEL_1_GPIO_NUM = 1
const ADC1_GPIO2_CHANNEL = 2
const ADC1_CHANNEL_2_GPIO_NUM = 2
const ADC1_GPIO3_CHANNEL = 3
const ADC1_CHANNEL_3_GPIO_NUM = 3
const ADC1_GPIO4_CHANNEL = 4
const ADC1_CHANNEL_4_GPIO_NUM = 4
const ADC2_GPIO5_CHANNEL = 0
const ADC2_CHANNEL_0_GPIO_NUM = 5
const APB_SARADC_WAIT_ARB_CYCLE = 0x00000003
const APB_SARADC_WAIT_ARB_CYCLE_V = 0x3
const APB_SARADC_WAIT_ARB_CYCLE_S = 30
const APB_SARADC_XPD_SAR_FORCE = 0x00000003
const APB_SARADC_XPD_SAR_FORCE_V = 0x3
const APB_SARADC_XPD_SAR_FORCE_S = 27
const APB_SARADC_SAR_PATT_P_CLEAR_V = 0x1
const APB_SARADC_SAR_PATT_P_CLEAR_S = 23
const APB_SARADC_SAR_PATT_LEN = 0x00000007
const APB_SARADC_SAR_PATT_LEN_V = 0x7
const APB_SARADC_SAR_PATT_LEN_S = 15
const APB_SARADC_SAR_CLK_DIV = 0x000000FF
const APB_SARADC_SAR_CLK_DIV_V = 0xFF
const APB_SARADC_SAR_CLK_DIV_S = 7
const APB_SARADC_SAR_CLK_GATED_V = 0x1
const APB_SARADC_SAR_CLK_GATED_S = 6
const APB_SARADC_START_V = 0x1
const APB_SARADC_START_S = 1
const APB_SARADC_START_FORCE_V = 0x1
const APB_SARADC_START_FORCE_S = 0
const APB_SARADC_TIMER_EN_V = 0x1
const APB_SARADC_TIMER_EN_S = 24
const APB_SARADC_TIMER_TARGET = 0x00000FFF
const APB_SARADC_TIMER_TARGET_V = 0xFFF
const APB_SARADC_TIMER_TARGET_S = 12
const APB_SARADC_SAR2_INV_V = 0x1
const APB_SARADC_SAR2_INV_S = 10
const APB_SARADC_SAR1_INV_V = 0x1
const APB_SARADC_SAR1_INV_S = 9
const APB_SARADC_MAX_MEAS_NUM = 0x000000FF
const APB_SARADC_MAX_MEAS_NUM_V = 0xFF
const APB_SARADC_MAX_MEAS_NUM_S = 1
const APB_SARADC_MEAS_NUM_LIMIT_V = 0x1
const APB_SARADC_MEAS_NUM_LIMIT_S = 0
const APB_SARADC_FILTER_FACTOR0 = 0x00000007
const APB_SARADC_FILTER_FACTOR0_V = 0x7
const APB_SARADC_FILTER_FACTOR0_S = 29
const APB_SARADC_FILTER_FACTOR1 = 0x00000007
const APB_SARADC_FILTER_FACTOR1_V = 0x7
const APB_SARADC_FILTER_FACTOR1_S = 26
const APB_SARADC_STANDBY_WAIT = 0x000000FF
const APB_SARADC_STANDBY_WAIT_V = 0xFF
const APB_SARADC_STANDBY_WAIT_S = 16
const APB_SARADC_RSTB_WAIT = 0x000000FF
const APB_SARADC_RSTB_WAIT_V = 0xFF
const APB_SARADC_RSTB_WAIT_S = 8
const APB_SARADC_XPD_WAIT = 0x000000FF
const APB_SARADC_XPD_WAIT_V = 0xFF
const APB_SARADC_XPD_WAIT_S = 0
const APB_SARADC_SAR1_STATUS = 0xFFFFFFFF
const APB_SARADC_SAR1_STATUS_V = 0xFFFFFFFF
const APB_SARADC_SAR1_STATUS_S = 0
const APB_SARADC_SAR2_STATUS = 0xFFFFFFFF
const APB_SARADC_SAR2_STATUS_V = 0xFFFFFFFF
const APB_SARADC_SAR2_STATUS_S = 0
const APB_SARADC_SAR_PATT_TAB1 = 0x00FFFFFF
const APB_SARADC_SAR_PATT_TAB1_V = 0xFFFFFF
const APB_SARADC_SAR_PATT_TAB1_S = 0
const APB_SARADC_SAR_PATT_TAB2 = 0x00FFFFFF
const APB_SARADC_SAR_PATT_TAB2_V = 0xFFFFFF
const APB_SARADC_SAR_PATT_TAB2_S = 0
const APB_SARADC1_ONETIME_SAMPLE_V = 0x1
const APB_SARADC1_ONETIME_SAMPLE_S = 31
const APB_SARADC2_ONETIME_SAMPLE_V = 0x1
const APB_SARADC2_ONETIME_SAMPLE_S = 30
const APB_SARADC_ONETIME_START_V = 0x1
const APB_SARADC_ONETIME_START_S = 29
const APB_SARADC_ONETIME_CHANNEL = 0x0000000F
const APB_SARADC_ONETIME_CHANNEL_V = 0xF
const APB_SARADC_ONETIME_CHANNEL_S = 25
const APB_SARADC_ONETIME_ATTEN = 0x00000003
const APB_SARADC_ONETIME_ATTEN_V = 0x3
const APB_SARADC_ONETIME_ATTEN_S = 23
const APB_SARADC_ADC_ARB_FIX_PRIORITY_V = 0x1
const APB_SARADC_ADC_ARB_FIX_PRIORITY_S = 12
const APB_SARADC_ADC_ARB_WIFI_PRIORITY = 0x00000003
const APB_SARADC_ADC_ARB_WIFI_PRIORITY_V = 0x3
const APB_SARADC_ADC_ARB_WIFI_PRIORITY_S = 10
const APB_SARADC_ADC_ARB_RTC_PRIORITY = 0x00000003
const APB_SARADC_ADC_ARB_RTC_PRIORITY_V = 0x3
const APB_SARADC_ADC_ARB_RTC_PRIORITY_S = 8
const APB_SARADC_ADC_ARB_APB_PRIORITY = 0x00000003
const APB_SARADC_ADC_ARB_APB_PRIORITY_V = 0x3
const APB_SARADC_ADC_ARB_APB_PRIORITY_S = 6
const APB_SARADC_ADC_ARB_GRANT_FORCE_V = 0x1
const APB_SARADC_ADC_ARB_GRANT_FORCE_S = 5
const APB_SARADC_ADC_ARB_WIFI_FORCE_V = 0x1
const APB_SARADC_ADC_ARB_WIFI_FORCE_S = 4
const APB_SARADC_ADC_ARB_RTC_FORCE_V = 0x1
const APB_SARADC_ADC_ARB_RTC_FORCE_S = 3
const APB_SARADC_ADC_ARB_APB_FORCE_V = 0x1
const APB_SARADC_ADC_ARB_APB_FORCE_S = 2
const APB_SARADC_FILTER_RESET_V = 0x1
const APB_SARADC_FILTER_RESET_S = 31
const APB_SARADC_FILTER_CHANNEL0 = 0x0000000F
const APB_SARADC_FILTER_CHANNEL0_V = 0xF
const APB_SARADC_FILTER_CHANNEL0_S = 22
const APB_SARADC_FILTER_CHANNEL1 = 0x0000000F
const APB_SARADC_FILTER_CHANNEL1_V = 0xF
const APB_SARADC_FILTER_CHANNEL1_S = 18
const APB_SARADC_ADC1_DATA = 0x0001FFFF
const APB_SARADC_ADC1_DATA_V = 0x1FFFF
const APB_SARADC_ADC1_DATA_S = 0
const APB_SARADC_ADC2_DATA = 0x0001FFFF
const APB_SARADC_ADC2_DATA_V = 0x1FFFF
const APB_SARADC_ADC2_DATA_S = 0
const APB_SARADC_THRES0_LOW = 0x00001FFF
const APB_SARADC_THRES0_LOW_V = 0x1FFF
const APB_SARADC_THRES0_LOW_S = 18
const APB_SARADC_THRES0_HIGH = 0x00001FFF
const APB_SARADC_THRES0_HIGH_V = 0x1FFF
const APB_SARADC_THRES0_HIGH_S = 5
const APB_SARADC_THRES0_CHANNEL = 0x0000000F
const APB_SARADC_THRES0_CHANNEL_V = 0xF
const APB_SARADC_THRES0_CHANNEL_S = 0
const APB_SARADC_THRES1_LOW = 0x00001FFF
const APB_SARADC_THRES1_LOW_V = 0x1FFF
const APB_SARADC_THRES1_LOW_S = 18
const APB_SARADC_THRES1_HIGH = 0x00001FFF
const APB_SARADC_THRES1_HIGH_V = 0x1FFF
const APB_SARADC_THRES1_HIGH_S = 5
const APB_SARADC_THRES1_CHANNEL = 0x0000000F
const APB_SARADC_THRES1_CHANNEL_V = 0xF
const APB_SARADC_THRES1_CHANNEL_S = 0
const APB_SARADC_THRES0_EN_V = 0x1
const APB_SARADC_THRES0_EN_S = 31
const APB_SARADC_THRES1_EN_V = 0x1
const APB_SARADC_THRES1_EN_S = 30
const APB_SARADC_THRES_ALL_EN_V = 0x1
const APB_SARADC_THRES_ALL_EN_S = 27
const APB_SARADC_ADC1_DONE_INT_ENA_V = 0x1
const APB_SARADC_ADC1_DONE_INT_ENA_S = 31
const APB_SARADC_ADC2_DONE_INT_ENA_V = 0x1
const APB_SARADC_ADC2_DONE_INT_ENA_S = 30
const APB_SARADC_THRES0_HIGH_INT_ENA_V = 0x1
const APB_SARADC_THRES0_HIGH_INT_ENA_S = 29
const APB_SARADC_THRES1_HIGH_INT_ENA_V = 0x1
const APB_SARADC_THRES1_HIGH_INT_ENA_S = 28
const APB_SARADC_THRES0_LOW_INT_ENA_V = 0x1
const APB_SARADC_THRES0_LOW_INT_ENA_S = 27
const APB_SARADC_THRES1_LOW_INT_ENA_V = 0x1
const APB_SARADC_THRES1_LOW_INT_ENA_S = 26
const APB_SARADC_ADC1_DONE_INT_RAW_V = 0x1
const APB_SARADC_ADC1_DONE_INT_RAW_S = 31
const APB_SARADC_ADC2_DONE_INT_RAW_V = 0x1
const APB_SARADC_ADC2_DONE_INT_RAW_S = 30
const APB_SARADC_THRES0_HIGH_INT_RAW_V = 0x1
const APB_SARADC_THRES0_HIGH_INT_RAW_S = 29
const APB_SARADC_THRES1_HIGH_INT_RAW_V = 0x1
const APB_SARADC_THRES1_HIGH_INT_RAW_S = 28
const APB_SARADC_THRES0_LOW_INT_RAW_V = 0x1
const APB_SARADC_THRES0_LOW_INT_RAW_S = 27
const APB_SARADC_THRES1_LOW_INT_RAW_V = 0x1
const APB_SARADC_THRES1_LOW_INT_RAW_S = 26
const APB_SARADC_ADC1_DONE_INT_ST_V = 0x1
const APB_SARADC_ADC1_DONE_INT_ST_S = 31
const APB_SARADC_ADC2_DONE_INT_ST_V = 0x1
const APB_SARADC_ADC2_DONE_INT_ST_S = 30
const APB_SARADC_THRES0_HIGH_INT_ST_V = 0x1
const APB_SARADC_THRES0_HIGH_INT_ST_S = 29
const APB_SARADC_THRES1_HIGH_INT_ST_V = 0x1
const APB_SARADC_THRES1_HIGH_INT_ST_S = 28
const APB_SARADC_THRES0_LOW_INT_ST_V = 0x1
const APB_SARADC_THRES0_LOW_INT_ST_S = 27
const APB_SARADC_THRES1_LOW_INT_ST_V = 0x1
const APB_SARADC_THRES1_LOW_INT_ST_S = 26
const APB_SARADC_ADC1_DONE_INT_CLR_V = 0x1
const APB_SARADC_ADC1_DONE_INT_CLR_S = 31
const APB_SARADC_ADC2_DONE_INT_CLR_V = 0x1
const APB_SARADC_ADC2_DONE_INT_CLR_S = 30
const APB_SARADC_THRES0_HIGH_INT_CLR_V = 0x1
const APB_SARADC_THRES0_HIGH_INT_CLR_S = 29
const APB_SARADC_THRES1_HIGH_INT_CLR_V = 0x1
const APB_SARADC_THRES1_HIGH_INT_CLR_S = 28
const APB_SARADC_THRES0_LOW_INT_CLR_V = 0x1
const APB_SARADC_THRES0_LOW_INT_CLR_S = 27
const APB_SARADC_THRES1_LOW_INT_CLR_V = 0x1
const APB_SARADC_THRES1_LOW_INT_CLR_S = 26
const APB_SARADC_APB_ADC_TRANS_V = 0x1
const APB_SARADC_APB_ADC_TRANS_S = 31
const APB_SARADC_APB_ADC_RESET_FSM_V = 0x1
const APB_SARADC_APB_ADC_RESET_FSM_S = 30
const APB_SARADC_APB_ADC_EOF_NUM = 0x0000FFFF
const APB_SARADC_APB_ADC_EOF_NUM_V = 0xFFFF
const APB_SARADC_APB_ADC_EOF_NUM_S = 0
const APB_SARADC_CLK_SEL = 0x00000003
const APB_SARADC_CLK_SEL_V = 0x3
const APB_SARADC_CLK_SEL_S = 21
const APB_SARADC_CLK_EN_V = 0x1
const APB_SARADC_CLK_EN_S = 20
const APB_SARADC_CLKM_DIV_A = 0x0000003F
const APB_SARADC_CLKM_DIV_A_V = 0x3F
const APB_SARADC_CLKM_DIV_A_S = 14
const APB_SARADC_CLKM_DIV_B = 0x0000003F
const APB_SARADC_CLKM_DIV_B_V = 0x3F
const APB_SARADC_CLKM_DIV_B_S = 8
const APB_SARADC_CLKM_DIV_NUM = 0x000000FF
const APB_SARADC_CLKM_DIV_NUM_V = 0xFF
const APB_SARADC_CLKM_DIV_NUM_S = 0
const APB_SARADC_TSENS_PU_V = 0x1
const APB_SARADC_TSENS_PU_S = 22
const APB_SARADC_TSENS_CLK_DIV = 0x000000FF
const APB_SARADC_TSENS_CLK_DIV_V = 0xFF
const APB_SARADC_TSENS_CLK_DIV_S = 14
const APB_SARADC_TSENS_IN_INV_V = 0x1
const APB_SARADC_TSENS_IN_INV_S = 13
const APB_SARADC_TSENS_OUT = 0x000000FF
const APB_SARADC_TSENS_OUT_V = 0xFF
const APB_SARADC_TSENS_OUT_S = 0
const APB_SARADC_TSENS_CLK_SEL_V = 0x1
const APB_SARADC_TSENS_CLK_SEL_S = 15
const APB_SARADC_TSENS_CLK_INV_V = 0x1
const APB_SARADC_TSENS_CLK_INV_S = 14
const APB_SARADC_TSENS_XPD_FORCE = 0x00000003
const APB_SARADC_TSENS_XPD_FORCE_V = 0x3
const APB_SARADC_TSENS_XPD_FORCE_S = 12
const APB_SARADC_TSENS_XPD_WAIT = 0x00000FFF
const APB_SARADC_TSENS_XPD_WAIT_V = 0xFFF
const APB_SARADC_TSENS_XPD_WAIT_S = 0
const APB_SARADC_CALI_CFG = 0x0001FFFF
const APB_SARADC_CALI_CFG_V = 0x1FFFF
const APB_SARADC_CALI_CFG_S = 0
const APB_SARADC_DATE = 0xFFFFFFFF
const APB_SARADC_DATE_V = 0xFFFFFFFF
const APB_SARADC_DATE_S = 0
const RTC_CNTL_SW_SYS_RST_V = 0x1
const RTC_CNTL_SW_SYS_RST_S = 31
const RTC_CNTL_DG_WRAP_FORCE_NORST_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_NORST_S = 30
const RTC_CNTL_DG_WRAP_FORCE_RST_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_RST_S = 29
const RTC_CNTL_ANALOG_FORCE_NOISO_V = 0x1
const RTC_CNTL_ANALOG_FORCE_NOISO_S = 28
const RTC_CNTL_PLL_FORCE_NOISO_V = 0x1
const RTC_CNTL_PLL_FORCE_NOISO_S = 27
const RTC_CNTL_XTL_FORCE_NOISO_V = 0x1
const RTC_CNTL_XTL_FORCE_NOISO_S = 26
const RTC_CNTL_ANALOG_FORCE_ISO_V = 0x1
const RTC_CNTL_ANALOG_FORCE_ISO_S = 25
const RTC_CNTL_PLL_FORCE_ISO_V = 0x1
const RTC_CNTL_PLL_FORCE_ISO_S = 24
const RTC_CNTL_XTL_FORCE_ISO_V = 0x1
const RTC_CNTL_XTL_FORCE_ISO_S = 23
const RTC_CNTL_XTL_EXT_CTR_SEL = 0x00000007
const RTC_CNTL_XTL_EXT_CTR_SEL_V = 0x7
const RTC_CNTL_XTL_EXT_CTR_SEL_S = 20
const RTC_CNTL_XTL_EN_WAIT = 0x0000000F
const RTC_CNTL_XTL_EN_WAIT_V = 0xF
const RTC_CNTL_XTL_EN_WAIT_S = 14
const RTC_CNTL_XTL_FORCE_PU_V = 0x1
const RTC_CNTL_XTL_FORCE_PU_S = 13
const RTC_CNTL_XTL_FORCE_PD_V = 0x1
const RTC_CNTL_XTL_FORCE_PD_S = 12
const RTC_CNTL_BBPLL_FORCE_PU_V = 0x1
const RTC_CNTL_BBPLL_FORCE_PU_S = 11
const RTC_CNTL_BBPLL_FORCE_PD_V = 0x1
const RTC_CNTL_BBPLL_FORCE_PD_S = 10
const RTC_CNTL_BBPLL_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BBPLL_I2C_FORCE_PU_S = 9
const RTC_CNTL_BBPLL_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BBPLL_I2C_FORCE_PD_S = 8
const RTC_CNTL_BB_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BB_I2C_FORCE_PU_S = 7
const RTC_CNTL_BB_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BB_I2C_FORCE_PD_S = 6
const RTC_CNTL_SW_PROCPU_RST_V = 0x1
const RTC_CNTL_SW_PROCPU_RST_S = 5
const RTC_CNTL_SW_APPCPU_RST_V = 0x1
const RTC_CNTL_SW_APPCPU_RST_S = 4
const RTC_CNTL_SW_STALL_PROCPU_C0 = 0x00000003
const RTC_CNTL_SW_STALL_PROCPU_C0_V = 0x3
const RTC_CNTL_SW_STALL_PROCPU_C0_S = 2
const RTC_CNTL_SW_STALL_APPCPU_C0 = 0x00000003
const RTC_CNTL_SW_STALL_APPCPU_C0_V = 0x3
const RTC_CNTL_SW_STALL_APPCPU_C0_S = 0
const RTC_CNTL_SLP_VAL_LO = 0xFFFFFFFF
const RTC_CNTL_SLP_VAL_LO_V = 0xFFFFFFFF
const RTC_CNTL_SLP_VAL_LO_S = 0
const RTC_CNTL_MAIN_TIMER_ALARM_EN_V = 0x1
const RTC_CNTL_MAIN_TIMER_ALARM_EN_S = 16
const RTC_CNTL_SLP_VAL_HI = 0x0000FFFF
const RTC_CNTL_SLP_VAL_HI_V = 0xFFFF
const RTC_CNTL_SLP_VAL_HI_S = 0
const RTC_CNTL_TIME_UPDATE_V = 0x1
const RTC_CNTL_TIME_UPDATE_S = 31
const RTC_CNTL_TIMER_SYS_RST_V = 0x1
const RTC_CNTL_TIMER_SYS_RST_S = 29
const RTC_CNTL_TIMER_XTL_OFF_V = 0x1
const RTC_CNTL_TIMER_XTL_OFF_S = 28
const RTC_CNTL_TIMER_SYS_STALL_V = 0x1
const RTC_CNTL_TIMER_SYS_STALL_S = 27
const RTC_CNTL_TIMER_VALUE0_LOW = 0xFFFFFFFF
const RTC_CNTL_TIMER_VALUE0_LOW_V = 0xFFFFFFFF
const RTC_CNTL_TIMER_VALUE0_LOW_S = 0
const RTC_CNTL_TIMER_VALUE0_HIGH = 0x0000FFFF
const RTC_CNTL_TIMER_VALUE0_HIGH_V = 0xFFFF
const RTC_CNTL_TIMER_VALUE0_HIGH_S = 0
const RTC_CNTL_SLEEP_EN_V = 0x1
const RTC_CNTL_SLEEP_EN_S = 31
const RTC_CNTL_SLP_REJECT_V = 0x1
const RTC_CNTL_SLP_REJECT_S = 30
const RTC_CNTL_SLP_WAKEUP_V = 0x1
const RTC_CNTL_SLP_WAKEUP_S = 29
const RTC_CNTL_SDIO_ACTIVE_IND_V = 0x1
const RTC_CNTL_SDIO_ACTIVE_IND_S = 28
const RTC_CNTL_APB2RTC_BRIDGE_SEL_V = 0x1
const RTC_CNTL_APB2RTC_BRIDGE_SEL_S = 22
const RTC_CNTL_SLP_REJECT_CAUSE_CLR_V = 0x1
const RTC_CNTL_SLP_REJECT_CAUSE_CLR_S = 1
const RTC_CNTL_SW_CPU_INT_V = 0x1
const RTC_CNTL_SW_CPU_INT_S = 0
const RTC_CNTL_PLL_BUF_WAIT = 0x000000FF
const RTC_CNTL_PLL_BUF_WAIT_V = 0xFF
const RTC_CNTL_PLL_BUF_WAIT_S = 24
const RTC_CNTL_PLL_BUF_WAIT_DEFAULT = 20
const RTC_CNTL_XTL_BUF_WAIT = 0x000003FF
const RTC_CNTL_XTL_BUF_WAIT_V = 0x3FF
const RTC_CNTL_XTL_BUF_WAIT_S = 14
const RTC_CNTL_XTL_BUF_WAIT_DEFAULT = 100
const RTC_CNTL_CK8M_WAIT = 0x000000FF
const RTC_CNTL_CK8M_WAIT_V = 0xFF
const RTC_CNTL_CK8M_WAIT_S = 6
const RTC_CNTL_CPU_STALL_WAIT = 0x0000001F
const RTC_CNTL_CPU_STALL_WAIT_V = 0x1F
const RTC_CNTL_CPU_STALL_WAIT_S = 1
const RTC_CNTL_CPU_STALL_EN_V = 0x1
const RTC_CNTL_CPU_STALL_EN_S = 0
const RTC_CNTL_MIN_TIME_CK8M_OFF = 0x000000FF
const RTC_CNTL_MIN_TIME_CK8M_OFF_V = 0xFF
const RTC_CNTL_MIN_TIME_CK8M_OFF_S = 24
const RTC_CNTL_BT_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_BT_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_BT_POWERUP_TIMER_S = 25
const RTC_CNTL_BT_WAIT_TIMER = 0x000001FF
const RTC_CNTL_BT_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_BT_WAIT_TIMER_S = 16
const RTC_CNTL_WIFI_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_WIFI_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_WIFI_POWERUP_TIMER_S = 9
const RTC_CNTL_WIFI_WAIT_TIMER = 0x000001FF
const RTC_CNTL_WIFI_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_WIFI_WAIT_TIMER_S = 0
const RTC_CNTL_DG_WRAP_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_DG_WRAP_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_DG_WRAP_POWERUP_TIMER_S = 25
const RTC_CNTL_DG_WRAP_WAIT_TIMER = 0x000001FF
const RTC_CNTL_DG_WRAP_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_DG_WRAP_WAIT_TIMER_S = 16
const RTC_CNTL_CPU_TOP_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_CPU_TOP_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_CPU_TOP_POWERUP_TIMER_S = 9
const RTC_CNTL_CPU_TOP_WAIT_TIMER = 0x000001FF
const RTC_CNTL_CPU_TOP_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_CPU_TOP_WAIT_TIMER_S = 0
const RTC_CNTL_MIN_SLP_VAL = 0x000000FF
const RTC_CNTL_MIN_SLP_VAL_V = 0xFF
const RTC_CNTL_MIN_SLP_VAL_S = 8
const RTC_CNTL_DG_PERI_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_DG_PERI_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_DG_PERI_POWERUP_TIMER_S = 25
const RTC_CNTL_DG_PERI_WAIT_TIMER = 0x000001FF
const RTC_CNTL_DG_PERI_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_DG_PERI_WAIT_TIMER_S = 16
const RTC_CNTL_PLL_I2C_PU_V = 0x1
const RTC_CNTL_PLL_I2C_PU_S = 31
const RTC_CNTL_CKGEN_I2C_PU_V = 0x1
const RTC_CNTL_CKGEN_I2C_PU_S = 30
const RTC_CNTL_RFRX_PBUS_PU_V = 0x1
const RTC_CNTL_RFRX_PBUS_PU_S = 28
const RTC_CNTL_TXRF_I2C_PU_V = 0x1
const RTC_CNTL_TXRF_I2C_PU_S = 27
const RTC_CNTL_PVTMON_PU_V = 0x1
const RTC_CNTL_PVTMON_PU_S = 26
const RTC_CNTL_BBPLL_CAL_SLP_START_V = 0x1
const RTC_CNTL_BBPLL_CAL_SLP_START_S = 25
const RTC_CNTL_PLLA_FORCE_PU_V = 0x1
const RTC_CNTL_PLLA_FORCE_PU_S = 24
const RTC_CNTL_PLLA_FORCE_PD_V = 0x1
const RTC_CNTL_PLLA_FORCE_PD_S = 23
const RTC_CNTL_SAR_I2C_PU_V = 0x1
const RTC_CNTL_SAR_I2C_PU_S = 22
const RTC_CNTL_GLITCH_RST_EN_V = 0x1
const RTC_CNTL_GLITCH_RST_EN_S = 20
const RTC_CNTL_I2C_RESET_POR_FORCE_PU_V = 0x1
const RTC_CNTL_I2C_RESET_POR_FORCE_PU_S = 19
const RTC_CNTL_I2C_RESET_POR_FORCE_PD_V = 0x1
const RTC_CNTL_I2C_RESET_POR_FORCE_PD_S = 18
const RTC_CNTL_DRESET_MASK_PROCPU_V = 0x1
const RTC_CNTL_DRESET_MASK_PROCPU_S = 25
const RTC_CNTL_DRESET_MASK_APPCPU_V = 0x1
const RTC_CNTL_DRESET_MASK_APPCPU_S = 24
const RTC_CNTL_JTAG_RESET_FLAG_CLR_APPCPU_V = 0x1
const RTC_CNTL_JTAG_RESET_FLAG_CLR_APPCPU_S = 23
const RTC_CNTL_JTAG_RESET_FLAG_CLR_PROCPU_V = 0x1
const RTC_CNTL_JTAG_RESET_FLAG_CLR_PROCPU_S = 22
const RTC_CNTL_JTAG_RESET_FLAG_APPCPU_V = 0x1
const RTC_CNTL_JTAG_RESET_FLAG_APPCPU_S = 21
const RTC_CNTL_JTAG_RESET_FLAG_PROCPU_V = 0x1
const RTC_CNTL_JTAG_RESET_FLAG_PROCPU_S = 20
const RTC_CNTL_OCD_HALT_ON_RESET_PROCPU_V = 0x1
const RTC_CNTL_OCD_HALT_ON_RESET_PROCPU_S = 19
const RTC_CNTL_OCD_HALT_ON_RESET_APPCPU_V = 0x1
const RTC_CNTL_OCD_HALT_ON_RESET_APPCPU_S = 18
const RTC_CNTL_ALL_RESET_FLAG_CLR_APPCPU_V = 0x1
const RTC_CNTL_ALL_RESET_FLAG_CLR_APPCPU_S = 17
const RTC_CNTL_ALL_RESET_FLAG_CLR_PROCPU_V = 0x1
const RTC_CNTL_ALL_RESET_FLAG_CLR_PROCPU_S = 16
const RTC_CNTL_ALL_RESET_FLAG_APPCPU_V = 0x1
const RTC_CNTL_ALL_RESET_FLAG_APPCPU_S = 15
const RTC_CNTL_ALL_RESET_FLAG_PROCPU_V = 0x1
const RTC_CNTL_ALL_RESET_FLAG_PROCPU_S = 14
const RTC_CNTL_STAT_VECTOR_SEL_PROCPU_V = 0x1
const RTC_CNTL_STAT_VECTOR_SEL_PROCPU_S = 13
const RTC_CNTL_STAT_VECTOR_SEL_APPCPU_V = 0x1
const RTC_CNTL_STAT_VECTOR_SEL_APPCPU_S = 12
const RTC_CNTL_RESET_CAUSE_APPCPU = 0x0000003F
const RTC_CNTL_RESET_CAUSE_APPCPU_V = 0x3F
const RTC_CNTL_RESET_CAUSE_APPCPU_S = 6
const RTC_CNTL_RESET_CAUSE_PROCPU = 0x0000003F
const RTC_CNTL_RESET_CAUSE_PROCPU_V = 0x3F
const RTC_CNTL_RESET_CAUSE_PROCPU_S = 0
const RTC_CNTL_WAKEUP_ENA = 0x0001FFFF
const RTC_CNTL_WAKEUP_ENA_V = 0x1FFFF
const RTC_CNTL_WAKEUP_ENA_S = 15
const RTC_CNTL_BBPLL_CAL_INT_ENA_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_ENA_S = 20
const RTC_CNTL_GLITCH_DET_INT_ENA_V = 0x1
const RTC_CNTL_GLITCH_DET_INT_ENA_S = 19
const RTC_CNTL_XTAL32K_DEAD_INT_ENA_V = 0x1
const RTC_CNTL_XTAL32K_DEAD_INT_ENA_S = 16
const RTC_CNTL_SWD_INT_ENA_V = 0x1
const RTC_CNTL_SWD_INT_ENA_S = 15
const RTC_CNTL_MAIN_TIMER_INT_ENA_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ENA_S = 10
const RTC_CNTL_BROWN_OUT_INT_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ENA_S = 9
const RTC_CNTL_WDT_INT_ENA_V = 0x1
const RTC_CNTL_WDT_INT_ENA_S = 3
const RTC_CNTL_SLP_REJECT_INT_ENA_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ENA_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_S = 0
const RTC_CNTL_BBPLL_CAL_INT_RAW_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_RAW_S = 20
const RTC_CNTL_GLITCH_DET_INT_RAW_V = 0x1
const RTC_CNTL_GLITCH_DET_INT_RAW_S = 19
const RTC_CNTL_XTAL32K_DEAD_INT_RAW_V = 0x1
const RTC_CNTL_XTAL32K_DEAD_INT_RAW_S = 16
const RTC_CNTL_SWD_INT_RAW_V = 0x1
const RTC_CNTL_SWD_INT_RAW_S = 15
const RTC_CNTL_MAIN_TIMER_INT_RAW_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_RAW_S = 10
const RTC_CNTL_BROWN_OUT_INT_RAW_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_RAW_S = 9
const RTC_CNTL_WDT_INT_RAW_V = 0x1
const RTC_CNTL_WDT_INT_RAW_S = 3
const RTC_CNTL_SLP_REJECT_INT_RAW_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_RAW_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_RAW_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_RAW_S = 0
const RTC_CNTL_BBPLL_CAL_INT_ST_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_ST_S = 20
const RTC_CNTL_GLITCH_DET_INT_ST_V = 0x1
const RTC_CNTL_GLITCH_DET_INT_ST_S = 19
const RTC_CNTL_XTAL32K_DEAD_INT_ST_V = 0x1
const RTC_CNTL_XTAL32K_DEAD_INT_ST_S = 16
const RTC_CNTL_SWD_INT_ST_V = 0x1
const RTC_CNTL_SWD_INT_ST_S = 15
const RTC_CNTL_MAIN_TIMER_INT_ST_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ST_S = 10
const RTC_CNTL_BROWN_OUT_INT_ST_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ST_S = 9
const RTC_CNTL_WDT_INT_ST_V = 0x1
const RTC_CNTL_WDT_INT_ST_S = 3
const RTC_CNTL_SLP_REJECT_INT_ST_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ST_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ST_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ST_S = 0
const RTC_CNTL_BBPLL_CAL_INT_CLR_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_CLR_S = 20
const RTC_CNTL_GLITCH_DET_INT_CLR_V = 0x1
const RTC_CNTL_GLITCH_DET_INT_CLR_S = 19
const RTC_CNTL_XTAL32K_DEAD_INT_CLR_V = 0x1
const RTC_CNTL_XTAL32K_DEAD_INT_CLR_S = 16
const RTC_CNTL_SWD_INT_CLR_V = 0x1
const RTC_CNTL_SWD_INT_CLR_S = 15
const RTC_CNTL_MAIN_TIMER_INT_CLR_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_CLR_S = 10
const RTC_CNTL_BROWN_OUT_INT_CLR_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_CLR_S = 9
const RTC_CNTL_WDT_INT_CLR_V = 0x1
const RTC_CNTL_WDT_INT_CLR_S = 3
const RTC_CNTL_SLP_REJECT_INT_CLR_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_CLR_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_CLR_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_CLR_S = 0
const RTC_CNTL_SCRATCH0 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH0_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH0_S = 0
const RTC_CNTL_SCRATCH1 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH1_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH1_S = 0
const RTC_CNTL_SCRATCH2 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH2_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH2_S = 0
const RTC_CNTL_SCRATCH3 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH3_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH3_S = 0
const RTC_CNTL_XTL_EXT_CTR_EN_V = 0x1
const RTC_CNTL_XTL_EXT_CTR_EN_S = 31
const RTC_CNTL_XTL_EXT_CTR_LV_V = 0x1
const RTC_CNTL_XTL_EXT_CTR_LV_S = 30
const RTC_CNTL_XTAL32K_GPIO_SEL_V = 0x1
const RTC_CNTL_XTAL32K_GPIO_SEL_S = 23
const RTC_CNTL_WDT_STATE = 0x00000007
const RTC_CNTL_WDT_STATE_V = 0x7
const RTC_CNTL_WDT_STATE_S = 20
const RTC_CNTL_DAC_XTAL_32K = 0x00000007
const RTC_CNTL_DAC_XTAL_32K_V = 0x7
const RTC_CNTL_DAC_XTAL_32K_S = 17
const RTC_CNTL_XPD_XTAL_32K_V = 0x1
const RTC_CNTL_XPD_XTAL_32K_S = 16
const RTC_CNTL_DRES_XTAL_32K = 0x00000007
const RTC_CNTL_DRES_XTAL_32K_V = 0x7
const RTC_CNTL_DRES_XTAL_32K_S = 13
const RTC_CNTL_DGM_XTAL_32K = 0x00000007
const RTC_CNTL_DGM_XTAL_32K_V = 0x7
const RTC_CNTL_DGM_XTAL_32K_S = 10
const RTC_CNTL_DBUF_XTAL_32K_V = 0x1
const RTC_CNTL_DBUF_XTAL_32K_S = 9
const RTC_CNTL_ENCKINIT_XTAL_32K_V = 0x1
const RTC_CNTL_ENCKINIT_XTAL_32K_S = 8
const RTC_CNTL_XTAL32K_XPD_FORCE_V = 0x1
const RTC_CNTL_XTAL32K_XPD_FORCE_S = 7
const RTC_CNTL_XTAL32K_AUTO_RETURN_V = 0x1
const RTC_CNTL_XTAL32K_AUTO_RETURN_S = 6
const RTC_CNTL_XTAL32K_AUTO_RESTART_V = 0x1
const RTC_CNTL_XTAL32K_AUTO_RESTART_S = 5
const RTC_CNTL_XTAL32K_AUTO_BACKUP_V = 0x1
const RTC_CNTL_XTAL32K_AUTO_BACKUP_S = 4
const RTC_CNTL_XTAL32K_EXT_CLK_FO_V = 0x1
const RTC_CNTL_XTAL32K_EXT_CLK_FO_S = 3
const RTC_CNTL_XTAL32K_WDT_RESET_V = 0x1
const RTC_CNTL_XTAL32K_WDT_RESET_S = 2
const RTC_CNTL_XTAL32K_WDT_CLK_FO_V = 0x1
const RTC_CNTL_XTAL32K_WDT_CLK_FO_S = 1
const RTC_CNTL_XTAL32K_WDT_EN_V = 0x1
const RTC_CNTL_XTAL32K_WDT_EN_S = 0
const RTC_CNTL_GPIO_WAKEUP_FILTER_V = 0x1
const RTC_CNTL_GPIO_WAKEUP_FILTER_S = 31
const RTC_CNTL_DEEP_SLP_REJECT_EN_V = 0x1
const RTC_CNTL_DEEP_SLP_REJECT_EN_S = 31
const RTC_CNTL_LIGHT_SLP_REJECT_EN_V = 0x1
const RTC_CNTL_LIGHT_SLP_REJECT_EN_S = 30
const RTC_CNTL_SLEEP_REJECT_ENA = 0x0003FFFF
const RTC_CNTL_SLEEP_REJECT_ENA_V = 0x3FFFF
const RTC_CNTL_SLEEP_REJECT_ENA_S = 12
const RTC_CNTL_CPUPERIOD_SEL = 0x00000003
const RTC_CNTL_CPUPERIOD_SEL_V = 0x3
const RTC_CNTL_CPUPERIOD_SEL_S = 30
const RTC_CNTL_CPUSEL_CONF_V = 0x1
const RTC_CNTL_CPUSEL_CONF_S = 29
const RTC_CNTL_ANA_CLK_RTC_SEL = 0x00000003
const RTC_CNTL_ANA_CLK_RTC_SEL_V = 0x3
const RTC_CNTL_ANA_CLK_RTC_SEL_S = 30
const RTC_CNTL_FAST_CLK_RTC_SEL_V = 0x1
const RTC_CNTL_FAST_CLK_RTC_SEL_S = 29
const RTC_CNTL_XTAL_GLOBAL_FORCE_NOGATING_V = 0x1
const RTC_CNTL_XTAL_GLOBAL_FORCE_NOGATING_S = 28
const RTC_CNTL_XTAL_GLOBAL_FORCE_GATING_V = 0x1
const RTC_CNTL_XTAL_GLOBAL_FORCE_GATING_S = 27
const RTC_CNTL_CK8M_FORCE_PU_V = 0x1
const RTC_CNTL_CK8M_FORCE_PU_S = 26
const RTC_CNTL_CK8M_FORCE_PD_V = 0x1
const RTC_CNTL_CK8M_FORCE_PD_S = 25
const RTC_CNTL_CK8M_DFREQ = 0x000000FF
const RTC_CNTL_CK8M_DFREQ_V = 0xFF
const RTC_CNTL_CK8M_DFREQ_S = 17
const RTC_CNTL_CK8M_FORCE_NOGATING_V = 0x1
const RTC_CNTL_CK8M_FORCE_NOGATING_S = 16
const RTC_CNTL_XTAL_FORCE_NOGATING_V = 0x1
const RTC_CNTL_XTAL_FORCE_NOGATING_S = 15
const RTC_CNTL_CK8M_DIV_SEL = 0x00000007
const RTC_CNTL_CK8M_DIV_SEL_V = 0x7
const RTC_CNTL_CK8M_DIV_SEL_S = 12
const RTC_CNTL_DIG_CLK8M_EN_V = 0x1
const RTC_CNTL_DIG_CLK8M_EN_S = 10
const RTC_CNTL_DIG_CLK8M_D256_EN_V = 0x1
const RTC_CNTL_DIG_CLK8M_D256_EN_S = 9
const RTC_CNTL_DIG_XTAL32K_EN_V = 0x1
const RTC_CNTL_DIG_XTAL32K_EN_S = 8
const RTC_CNTL_ENB_CK8M_DIV_V = 0x1
const RTC_CNTL_ENB_CK8M_DIV_S = 7
const RTC_CNTL_ENB_CK8M_V = 0x1
const RTC_CNTL_ENB_CK8M_S = 6
const RTC_CNTL_CK8M_DIV = 0x00000003
const RTC_CNTL_CK8M_DIV_V = 0x3
const RTC_CNTL_CK8M_DIV_S = 4
const RTC_CNTL_CK8M_DIV_SEL_VLD_V = 0x1
const RTC_CNTL_CK8M_DIV_SEL_VLD_S = 3
const RTC_CNTL_EFUSE_CLK_FORCE_NOGATING_V = 0x1
const RTC_CNTL_EFUSE_CLK_FORCE_NOGATING_S = 2
const RTC_CNTL_EFUSE_CLK_FORCE_GATING_V = 0x1
const RTC_CNTL_EFUSE_CLK_FORCE_GATING_S = 1
const RTC_CNTL_SLOW_CLK_NEXT_EDGE_V = 0x1
const RTC_CNTL_SLOW_CLK_NEXT_EDGE_S = 31
const RTC_CNTL_ANA_CLK_DIV = 0x000000FF
const RTC_CNTL_ANA_CLK_DIV_V = 0xFF
const RTC_CNTL_ANA_CLK_DIV_S = 23
const RTC_CNTL_ANA_CLK_DIV_VLD_V = 0x1
const RTC_CNTL_ANA_CLK_DIV_VLD_S = 22
const RTC_CNTL_XPD_SDIO_REG_V = 0x1
const RTC_CNTL_XPD_SDIO_REG_S = 31
const RTC_CNTL_DREFH_SDIO = 0x00000003
const RTC_CNTL_DREFH_SDIO_V = 0x3
const RTC_CNTL_DREFH_SDIO_S = 29
const RTC_CNTL_DREFM_SDIO = 0x00000003
const RTC_CNTL_DREFM_SDIO_V = 0x3
const RTC_CNTL_DREFM_SDIO_S = 27
const RTC_CNTL_DREFL_SDIO = 0x00000003
const RTC_CNTL_DREFL_SDIO_V = 0x3
const RTC_CNTL_DREFL_SDIO_S = 25
const RTC_CNTL_REG1P8_READY_V = 0x1
const RTC_CNTL_REG1P8_READY_S = 24
const RTC_CNTL_SDIO_TIEH_V = 0x1
const RTC_CNTL_SDIO_TIEH_S = 23
const RTC_CNTL_SDIO_FORCE_V = 0x1
const RTC_CNTL_SDIO_FORCE_S = 22
const RTC_CNTL_SDIO_PD_EN_V = 0x1
const RTC_CNTL_SDIO_PD_EN_S = 21
const RTC_CNTL_SDIO_ENCURLIM_V = 0x1
const RTC_CNTL_SDIO_ENCURLIM_S = 20
const RTC_CNTL_SDIO_MODECURLIM_V = 0x1
const RTC_CNTL_SDIO_MODECURLIM_S = 19
const RTC_CNTL_SDIO_DCURLIM = 0x00000007
const RTC_CNTL_SDIO_DCURLIM_V = 0x7
const RTC_CNTL_SDIO_DCURLIM_S = 16
const RTC_CNTL_SDIO_EN_INITI_V = 0x1
const RTC_CNTL_SDIO_EN_INITI_S = 15
const RTC_CNTL_SDIO_INITI = 0x00000003
const RTC_CNTL_SDIO_INITI_V = 0x3
const RTC_CNTL_SDIO_INITI_S = 13
const RTC_CNTL_SDIO_DCAP = 0x00000003
const RTC_CNTL_SDIO_DCAP_V = 0x3
const RTC_CNTL_SDIO_DCAP_S = 11
const RTC_CNTL_SDIO_DTHDRV = 0x00000003
const RTC_CNTL_SDIO_DTHDRV_V = 0x3
const RTC_CNTL_SDIO_DTHDRV_S = 9
const RTC_CNTL_SDIO_TIMER_TARGET = 0x000000FF
const RTC_CNTL_SDIO_TIMER_TARGET_V = 0xFF
const RTC_CNTL_SDIO_TIMER_TARGET_S = 0
const RTC_CNTL_DBG_ATTEN_MONITOR = 0x0000000F
const RTC_CNTL_DBG_ATTEN_MONITOR_V = 0xF
const RTC_CNTL_DBG_ATTEN_MONITOR_S = 22
const RTC_CNTL_DBG_ATTEN_DEEP_SLP = 0x0000000F
const RTC_CNTL_DBG_ATTEN_DEEP_SLP_V = 0xF
const RTC_CNTL_DBG_ATTEN_DEEP_SLP_S = 18
const RTC_CNTL_BIAS_SLEEP_MONITOR_V = 0x1
const RTC_CNTL_BIAS_SLEEP_MONITOR_S = 17
const RTC_CNTL_BIAS_SLEEP_DEEP_SLP_V = 0x1
const RTC_CNTL_BIAS_SLEEP_DEEP_SLP_S = 16
const RTC_CNTL_PD_CUR_MONITOR_V = 0x1
const RTC_CNTL_PD_CUR_MONITOR_S = 15
const RTC_CNTL_PD_CUR_DEEP_SLP_V = 0x1
const RTC_CNTL_PD_CUR_DEEP_SLP_S = 14
const RTC_CNTL_BIAS_BUF_MONITOR_V = 0x1
const RTC_CNTL_BIAS_BUF_MONITOR_S = 13
const RTC_CNTL_BIAS_BUF_DEEP_SLP_V = 0x1
const RTC_CNTL_BIAS_BUF_DEEP_SLP_S = 12
const RTC_CNTL_BIAS_BUF_WAKE_V = 0x1
const RTC_CNTL_BIAS_BUF_WAKE_S = 11
const RTC_CNTL_BIAS_BUF_IDLE_V = 0x1
const RTC_CNTL_BIAS_BUF_IDLE_S = 10
const RTC_CNTL_DG_VDD_DRV_B_SLP_EN_V = 0x1
const RTC_CNTL_DG_VDD_DRV_B_SLP_EN_S = 8
const RTC_CNTL_DG_VDD_DRV_B_SLP = 0x000000FF
const RTC_CNTL_DG_VDD_DRV_B_SLP_V = 0xFF
const RTC_CNTL_DG_VDD_DRV_B_SLP_S = 0
const RTC_CNTL_REGULATOR_FORCE_PU_V = 0x1
const RTC_CNTL_REGULATOR_FORCE_PU_S = 31
const RTC_CNTL_REGULATOR_FORCE_PD_V = 0x1
const RTC_CNTL_REGULATOR_FORCE_PD_S = 30
const RTC_CNTL_DBOOST_FORCE_PU_V = 0x1
const RTC_CNTL_DBOOST_FORCE_PU_S = 29
const RTC_CNTL_DBOOST_FORCE_PD_V = 0x1
const RTC_CNTL_DBOOST_FORCE_PD_S = 28
const RTC_CNTL_SCK_DCAP = 0x000000FF
const RTC_CNTL_SCK_DCAP_V = 0xFF
const RTC_CNTL_SCK_DCAP_S = 14
const RTC_CNTL_SCK_DCAP_DEFAULT = 255
const RTC_CNTL_DIG_CAL_EN_V = 0x1
const RTC_CNTL_DIG_CAL_EN_S = 7
const RTC_CNTL_PAD_FORCE_HOLD_V = 0x1
const RTC_CNTL_PAD_FORCE_HOLD_S = 21
const RTC_CNTL_DG_WRAP_PD_EN_V = 0x1
const RTC_CNTL_DG_WRAP_PD_EN_S = 31
const RTC_CNTL_WIFI_PD_EN_V = 0x1
const RTC_CNTL_WIFI_PD_EN_S = 30
const RTC_CNTL_CPU_TOP_PD_EN_V = 0x1
const RTC_CNTL_CPU_TOP_PD_EN_S = 29
const RTC_CNTL_DG_PERI_PD_EN_V = 0x1
const RTC_CNTL_DG_PERI_PD_EN_S = 28
const RTC_CNTL_BT_PD_EN_V = 0x1
const RTC_CNTL_BT_PD_EN_S = 27
const RTC_CNTL_CPU_TOP_FORCE_PU_V = 0x1
const RTC_CNTL_CPU_TOP_FORCE_PU_S = 22
const RTC_CNTL_CPU_TOP_FORCE_PD_V = 0x1
const RTC_CNTL_CPU_TOP_FORCE_PD_S = 21
const RTC_CNTL_DG_WRAP_FORCE_PU_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_PU_S = 20
const RTC_CNTL_DG_WRAP_FORCE_PD_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_PD_S = 19
const RTC_CNTL_WIFI_FORCE_PU_V = 0x1
const RTC_CNTL_WIFI_FORCE_PU_S = 18
const RTC_CNTL_WIFI_FORCE_PD_V = 0x1
const RTC_CNTL_WIFI_FORCE_PD_S = 17
const RTC_CNTL_FASTMEM_FORCE_LPU_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_LPU_S = 16
const RTC_CNTL_FASTMEM_FORCE_LPD_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_LPD_S = 15
const RTC_CNTL_DG_PERI_FORCE_PU_V = 0x1
const RTC_CNTL_DG_PERI_FORCE_PU_S = 14
const RTC_CNTL_DG_PERI_FORCE_PD_V = 0x1
const RTC_CNTL_DG_PERI_FORCE_PD_S = 13
const RTC_CNTL_BT_FORCE_PU_V = 0x1
const RTC_CNTL_BT_FORCE_PU_S = 12
const RTC_CNTL_BT_FORCE_PD_V = 0x1
const RTC_CNTL_BT_FORCE_PD_S = 11
const RTC_CNTL_LSLP_MEM_FORCE_PU_V = 0x1
const RTC_CNTL_LSLP_MEM_FORCE_PU_S = 4
const RTC_CNTL_LSLP_MEM_FORCE_PD_V = 0x1
const RTC_CNTL_LSLP_MEM_FORCE_PD_S = 3
const RTC_CNTL_VDD_SPI_PWR_FORCE_V = 0x1
const RTC_CNTL_VDD_SPI_PWR_FORCE_S = 2
const RTC_CNTL_VDD_SPI_PWR_DRV = 0x00000003
const RTC_CNTL_VDD_SPI_PWR_DRV_V = 0x3
const RTC_CNTL_VDD_SPI_PWR_DRV_S = 0
const RTC_CNTL_DG_WRAP_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_NOISO_S = 31
const RTC_CNTL_DG_WRAP_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_ISO_S = 30
const RTC_CNTL_WIFI_FORCE_NOISO_V = 0x1
const RTC_CNTL_WIFI_FORCE_NOISO_S = 29
const RTC_CNTL_WIFI_FORCE_ISO_V = 0x1
const RTC_CNTL_WIFI_FORCE_ISO_S = 28
const RTC_CNTL_CPU_TOP_FORCE_NOISO_V = 0x1
const RTC_CNTL_CPU_TOP_FORCE_NOISO_S = 27
const RTC_CNTL_CPU_TOP_FORCE_ISO_V = 0x1
const RTC_CNTL_CPU_TOP_FORCE_ISO_S = 26
const RTC_CNTL_DG_PERI_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_PERI_FORCE_NOISO_S = 25
const RTC_CNTL_DG_PERI_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_PERI_FORCE_ISO_S = 24
const RTC_CNTL_BT_FORCE_NOISO_V = 0x1
const RTC_CNTL_BT_FORCE_NOISO_S = 23
const RTC_CNTL_BT_FORCE_ISO_V = 0x1
const RTC_CNTL_BT_FORCE_ISO_S = 22
const RTC_CNTL_DG_PAD_FORCE_HOLD_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_HOLD_S = 15
const RTC_CNTL_DG_PAD_FORCE_UNHOLD_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_UNHOLD_S = 14
const RTC_CNTL_DG_PAD_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_ISO_S = 13
const RTC_CNTL_DG_PAD_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_NOISO_S = 12
const RTC_CNTL_DG_PAD_AUTOHOLD_EN_V = 0x1
const RTC_CNTL_DG_PAD_AUTOHOLD_EN_S = 11
const RTC_CNTL_CLR_DG_PAD_AUTOHOLD_V = 0x1
const RTC_CNTL_CLR_DG_PAD_AUTOHOLD_S = 10
const RTC_CNTL_DG_PAD_AUTOHOLD_V = 0x1
const RTC_CNTL_DG_PAD_AUTOHOLD_S = 9
const RTC_CNTL_DIG_ISO_FORCE_ON_V = 0x1
const RTC_CNTL_DIG_ISO_FORCE_ON_S = 8
const RTC_CNTL_DIG_ISO_FORCE_OFF_V = 0x1
const RTC_CNTL_DIG_ISO_FORCE_OFF_S = 7
const RTC_CNTL_WDT_EN_V = 0x1
const RTC_CNTL_WDT_EN_S = 31
const RTC_CNTL_WDT_STG0 = 0x00000007
const RTC_CNTL_WDT_STG0_V = 0x7
const RTC_CNTL_WDT_STG0_S = 28
const RTC_CNTL_WDT_STG1 = 0x00000007
const RTC_CNTL_WDT_STG1_V = 0x7
const RTC_CNTL_WDT_STG1_S = 25
const RTC_CNTL_WDT_STG2 = 0x00000007
const RTC_CNTL_WDT_STG2_V = 0x7
const RTC_CNTL_WDT_STG2_S = 22
const RTC_CNTL_WDT_STG3 = 0x00000007
const RTC_CNTL_WDT_STG3_V = 0x7
const RTC_CNTL_WDT_STG3_S = 19
const RTC_WDT_STG_SEL_OFF = 0
const RTC_WDT_STG_SEL_INT = 1
const RTC_WDT_STG_SEL_RESET_CPU = 2
const RTC_WDT_STG_SEL_RESET_SYSTEM = 3
const RTC_WDT_STG_SEL_RESET_RTC = 4
const RTC_CNTL_WDT_CPU_RESET_LENGTH = 0x00000007
const RTC_CNTL_WDT_CPU_RESET_LENGTH_V = 0x7
const RTC_CNTL_WDT_CPU_RESET_LENGTH_S = 16
const RTC_CNTL_WDT_SYS_RESET_LENGTH = 0x00000007
const RTC_CNTL_WDT_SYS_RESET_LENGTH_V = 0x7
const RTC_CNTL_WDT_SYS_RESET_LENGTH_S = 13
const RTC_CNTL_WDT_FLASHBOOT_MOD_EN_V = 0x1
const RTC_CNTL_WDT_FLASHBOOT_MOD_EN_S = 12
const RTC_CNTL_WDT_PROCPU_RESET_EN_V = 0x1
const RTC_CNTL_WDT_PROCPU_RESET_EN_S = 11
const RTC_CNTL_WDT_APPCPU_RESET_EN_V = 0x1
const RTC_CNTL_WDT_APPCPU_RESET_EN_S = 10
const RTC_CNTL_WDT_PAUSE_IN_SLP_V = 0x1
const RTC_CNTL_WDT_PAUSE_IN_SLP_S = 9
const RTC_CNTL_WDT_CHIP_RESET_EN_V = 0x1
const RTC_CNTL_WDT_CHIP_RESET_EN_S = 8
const RTC_CNTL_WDT_CHIP_RESET_WIDTH = 0x000000FF
const RTC_CNTL_WDT_CHIP_RESET_WIDTH_V = 0xFF
const RTC_CNTL_WDT_CHIP_RESET_WIDTH_S = 0
const RTC_CNTL_WDT_STG0_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG0_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG0_HOLD_S = 0
const RTC_CNTL_WDT_STG1_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG1_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG1_HOLD_S = 0
const RTC_CNTL_WDT_STG2_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG2_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG2_HOLD_S = 0
const RTC_CNTL_WDT_STG3_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG3_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG3_HOLD_S = 0
const RTC_CNTL_WDT_FEED_V = 0x1
const RTC_CNTL_WDT_FEED_S = 31
const RTC_CNTL_WDT_WKEY = 0xFFFFFFFF
const RTC_CNTL_WDT_WKEY_V = 0xFFFFFFFF
const RTC_CNTL_WDT_WKEY_S = 0
const RTC_CNTL_SWD_AUTO_FEED_EN_V = 0x1
const RTC_CNTL_SWD_AUTO_FEED_EN_S = 31
const RTC_CNTL_SWD_DISABLE_V = 0x1
const RTC_CNTL_SWD_DISABLE_S = 30
const RTC_CNTL_SWD_FEED_V = 0x1
const RTC_CNTL_SWD_FEED_S = 29
const RTC_CNTL_SWD_RST_FLAG_CLR_V = 0x1
const RTC_CNTL_SWD_RST_FLAG_CLR_S = 28
const RTC_CNTL_SWD_SIGNAL_WIDTH = 0x000003FF
const RTC_CNTL_SWD_SIGNAL_WIDTH_V = 0x3FF
const RTC_CNTL_SWD_SIGNAL_WIDTH_S = 18
const RTC_CNTL_SWD_BYPASS_RST_V = 0x1
const RTC_CNTL_SWD_BYPASS_RST_S = 17
const RTC_CNTL_SWD_FEED_INT_V = 0x1
const RTC_CNTL_SWD_FEED_INT_S = 1
const RTC_CNTL_SWD_RESET_FLAG_V = 0x1
const RTC_CNTL_SWD_RESET_FLAG_S = 0
const RTC_CNTL_SWD_WKEY = 0xFFFFFFFF
const RTC_CNTL_SWD_WKEY_V = 0xFFFFFFFF
const RTC_CNTL_SWD_WKEY_S = 0
const RTC_CNTL_SW_STALL_PROCPU_C1 = 0x0000003F
const RTC_CNTL_SW_STALL_PROCPU_C1_V = 0x3F
const RTC_CNTL_SW_STALL_PROCPU_C1_S = 26
const RTC_CNTL_SW_STALL_APPCPU_C1 = 0x0000003F
const RTC_CNTL_SW_STALL_APPCPU_C1_V = 0x3F
const RTC_CNTL_SW_STALL_APPCPU_C1_S = 20
const RTC_CNTL_SCRATCH4 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH4_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH4_S = 0
const RTC_CNTL_SCRATCH5 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH5_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH5_S = 0
const RTC_CNTL_SCRATCH6 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH6_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH6_S = 0
const RTC_CNTL_SCRATCH7 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH7_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH7_S = 0
const RTC_CNTL_MAIN_STATE = 0x0000000F
const RTC_CNTL_MAIN_STATE_V = 0xF
const RTC_CNTL_MAIN_STATE_S = 28
const RTC_CNTL_MAIN_STATE_IN_IDLE_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_IDLE_S = 27
const RTC_CNTL_MAIN_STATE_IN_SLP_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_SLP_S = 26
const RTC_CNTL_MAIN_STATE_IN_WAIT_XTL_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_WAIT_XTL_S = 25
const RTC_CNTL_MAIN_STATE_IN_WAIT_PLL_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_WAIT_PLL_S = 24
const RTC_CNTL_MAIN_STATE_IN_WAIT_8M_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_WAIT_8M_S = 23
const RTC_CNTL_IN_LOW_POWER_STATE_V = 0x1
const RTC_CNTL_IN_LOW_POWER_STATE_S = 22
const RTC_CNTL_IN_WAKEUP_STATE_V = 0x1
const RTC_CNTL_IN_WAKEUP_STATE_S = 21
const RTC_CNTL_MAIN_STATE_WAIT_END_V = 0x1
const RTC_CNTL_MAIN_STATE_WAIT_END_S = 20
const RTC_CNTL_RDY_FOR_WAKEUP_V = 0x1
const RTC_CNTL_RDY_FOR_WAKEUP_S = 19
const RTC_CNTL_MAIN_STATE_PLL_ON_V = 0x1
const RTC_CNTL_MAIN_STATE_PLL_ON_S = 18
const RTC_CNTL_MAIN_STATE_XTAL_ISO_V = 0x1
const RTC_CNTL_MAIN_STATE_XTAL_ISO_S = 17
const RTC_CNTL_COCPU_STATE_DONE_V = 0x1
const RTC_CNTL_COCPU_STATE_DONE_S = 16
const RTC_CNTL_COCPU_STATE_SLP_V = 0x1
const RTC_CNTL_COCPU_STATE_SLP_S = 15
const RTC_CNTL_COCPU_STATE_SWITCH_V = 0x1
const RTC_CNTL_COCPU_STATE_SWITCH_S = 14
const RTC_CNTL_COCPU_STATE_START_V = 0x1
const RTC_CNTL_COCPU_STATE_START_S = 13
const RTC_CNTL_TOUCH_STATE_DONE_V = 0x1
const RTC_CNTL_TOUCH_STATE_DONE_S = 12
const RTC_CNTL_TOUCH_STATE_SLP_V = 0x1
const RTC_CNTL_TOUCH_STATE_SLP_S = 11
const RTC_CNTL_TOUCH_STATE_SWITCH_V = 0x1
const RTC_CNTL_TOUCH_STATE_SWITCH_S = 10
const RTC_CNTL_TOUCH_STATE_START_V = 0x1
const RTC_CNTL_TOUCH_STATE_START_S = 9
const RTC_CNTL_XPD_DIG_V = 0x1
const RTC_CNTL_XPD_DIG_S = 8
const RTC_CNTL_DIG_ISO_V = 0x1
const RTC_CNTL_DIG_ISO_S = 7
const RTC_CNTL_XPD_WIFI_V = 0x1
const RTC_CNTL_XPD_WIFI_S = 6
const RTC_CNTL_WIFI_ISO_V = 0x1
const RTC_CNTL_WIFI_ISO_S = 5
const RTC_CNTL_XPD_RTC_PERI_V = 0x1
const RTC_CNTL_XPD_RTC_PERI_S = 4
const RTC_CNTL_PERI_ISO_V = 0x1
const RTC_CNTL_PERI_ISO_S = 3
const RTC_CNTL_XPD_DIG_DCDC_V = 0x1
const RTC_CNTL_XPD_DIG_DCDC_S = 2
const RTC_CNTL_XPD_ROM0_V = 0x1
const RTC_CNTL_XPD_ROM0_S = 0
const RTC_CNTL_LOW_POWER_DIAG1 = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG1_V = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG1_S = 0
const RTC_CNTL_GPIO_PIN5_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN5_HOLD_S = 5
const RTC_CNTL_GPIO_PIN4_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN4_HOLD_S = 4
const RTC_CNTL_GPIO_PIN3_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN3_HOLD_S = 3
const RTC_CNTL_GPIO_PIN2_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN2_HOLD_S = 2
const RTC_CNTL_GPIO_PIN1_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN1_HOLD_S = 1
const RTC_CNTL_GPIO_PIN0_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN0_HOLD_S = 0
const RTC_CNTL_DIG_PAD_HOLD = 0xFFFFFFFF
const RTC_CNTL_DIG_PAD_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_DIG_PAD_HOLD_S = 0
const RTC_CNTL_BROWN_OUT_DET_V = 0x1
const RTC_CNTL_BROWN_OUT_DET_S = 31
const RTC_CNTL_BROWN_OUT_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_ENA_S = 30
const RTC_CNTL_BROWN_OUT_CNT_CLR_V = 0x1
const RTC_CNTL_BROWN_OUT_CNT_CLR_S = 29
const RTC_CNTL_BROWN_OUT_ANA_RST_EN_V = 0x1
const RTC_CNTL_BROWN_OUT_ANA_RST_EN_S = 28
const RTC_CNTL_BROWN_OUT_RST_SEL_V = 0x1
const RTC_CNTL_BROWN_OUT_RST_SEL_S = 27
const RTC_CNTL_BROWN_OUT_RST_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_RST_ENA_S = 26
const RTC_CNTL_BROWN_OUT_RST_WAIT = 0x000003FF
const RTC_CNTL_BROWN_OUT_RST_WAIT_V = 0x3FF
const RTC_CNTL_BROWN_OUT_RST_WAIT_S = 16
const RTC_CNTL_BROWN_OUT_PD_RF_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_PD_RF_ENA_S = 15
const RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA_S = 14
const RTC_CNTL_BROWN_OUT_INT_WAIT = 0x000003FF
const RTC_CNTL_BROWN_OUT_INT_WAIT_V = 0x3FF
const RTC_CNTL_BROWN_OUT_INT_WAIT_S = 4
const RTC_CNTL_TIMER_VALUE1_LOW = 0xFFFFFFFF
const RTC_CNTL_TIMER_VALUE1_LOW_V = 0xFFFFFFFF
const RTC_CNTL_TIMER_VALUE1_LOW_S = 0
const RTC_CNTL_TIMER_VALUE1_HIGH = 0x0000FFFF
const RTC_CNTL_TIMER_VALUE1_HIGH_V = 0xFFFF
const RTC_CNTL_TIMER_VALUE1_HIGH_S = 0
const RTC_CNTL_XTAL32K_CLK_FACTOR = 0xFFFFFFFF
const RTC_CNTL_XTAL32K_CLK_FACTOR_V = 0xFFFFFFFF
const RTC_CNTL_XTAL32K_CLK_FACTOR_S = 0
const RTC_CNTL_XTAL32K_STABLE_THRES = 0x0000000F
const RTC_CNTL_XTAL32K_STABLE_THRES_V = 0xF
const RTC_CNTL_XTAL32K_STABLE_THRES_S = 28
const RTC_CNTL_XTAL32K_WDT_TIMEOUT = 0x000000FF
const RTC_CNTL_XTAL32K_WDT_TIMEOUT_V = 0xFF
const RTC_CNTL_XTAL32K_WDT_TIMEOUT_S = 20
const RTC_CNTL_XTAL32K_RESTART_WAIT = 0x0000FFFF
const RTC_CNTL_XTAL32K_RESTART_WAIT_V = 0xFFFF
const RTC_CNTL_XTAL32K_RESTART_WAIT_S = 4
const RTC_CNTL_XTAL32K_RETURN_WAIT = 0x0000000F
const RTC_CNTL_XTAL32K_RETURN_WAIT_V = 0xF
const RTC_CNTL_XTAL32K_RETURN_WAIT_S = 0
const RTC_CNTL_IO_MUX_RESET_DISABLE_V = 0x1
const RTC_CNTL_IO_MUX_RESET_DISABLE_S = 18
const RTC_CNTL_REJECT_CAUSE = 0x0003FFFF
const RTC_CNTL_REJECT_CAUSE_V = 0x3FFFF
const RTC_CNTL_REJECT_CAUSE_S = 0
const RTC_CNTL_FORCE_DOWNLOAD_BOOT_V = 0x1
const RTC_CNTL_FORCE_DOWNLOAD_BOOT_S = 0
const RTC_CNTL_WAKEUP_CAUSE = 0x0001FFFF
const RTC_CNTL_WAKEUP_CAUSE_V = 0x1FFFF
const RTC_CNTL_WAKEUP_CAUSE_S = 0
const RTC_CNTL_ULP_CP_TIMER_SLP_CYCLE = 0x00FFFFFF
const RTC_CNTL_ULP_CP_TIMER_SLP_CYCLE_V = 0xFFFFFF
const RTC_CNTL_ULP_CP_TIMER_SLP_CYCLE_S = 8
const RTC_CNTL_BBPLL_CAL_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_ENA_W1TS_S = 20
const RTC_CNTL_GLITCH_DET_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_GLITCH_DET_INT_ENA_W1TS_S = 19
const RTC_CNTL_XTAL32K_DEAD_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_XTAL32K_DEAD_INT_ENA_W1TS_S = 16
const RTC_CNTL_SWD_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_SWD_INT_ENA_W1TS_S = 15
const RTC_CNTL_MAIN_TIMER_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ENA_W1TS_S = 10
const RTC_CNTL_BROWN_OUT_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ENA_W1TS_S = 9
const RTC_CNTL_WDT_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_WDT_INT_ENA_W1TS_S = 3
const RTC_CNTL_SLP_REJECT_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ENA_W1TS_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TS_S = 0
const RTC_CNTL_BBPLL_CAL_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_ENA_W1TC_S = 20
const RTC_CNTL_GLITCH_DET_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_GLITCH_DET_INT_ENA_W1TC_S = 19
const RTC_CNTL_XTAL32K_DEAD_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_XTAL32K_DEAD_INT_ENA_W1TC_S = 16
const RTC_CNTL_SWD_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_SWD_INT_ENA_W1TC_S = 15
const RTC_CNTL_MAIN_TIMER_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ENA_W1TC_S = 10
const RTC_CNTL_BROWN_OUT_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ENA_W1TC_S = 9
const RTC_CNTL_WDT_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_WDT_INT_ENA_W1TC_S = 3
const RTC_CNTL_SLP_REJECT_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ENA_W1TC_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TC_S = 0
const RTC_CNTL_RETENTION_WAIT = 0x0000001F
const RTC_CNTL_RETENTION_WAIT_V = 0x1F
const RTC_CNTL_RETENTION_WAIT_S = 27
const RTC_CNTL_RETENTION_EN_V = 0x1
const RTC_CNTL_RETENTION_EN_S = 26
const RTC_CNTL_RETENTION_CLKOFF_WAIT = 0x0000000F
const RTC_CNTL_RETENTION_CLKOFF_WAIT_V = 0xF
const RTC_CNTL_RETENTION_CLKOFF_WAIT_S = 22
const RTC_CNTL_RETENTION_DONE_WAIT = 0x00000007
const RTC_CNTL_RETENTION_DONE_WAIT_V = 0x7
const RTC_CNTL_RETENTION_DONE_WAIT_S = 19
const RTC_CNTL_RETENTION_CLK_SEL_V = 0x1
const RTC_CNTL_RETENTION_CLK_SEL_S = 18
const RTC_CNTL_FIB_SEL = 0x00000007
const RTC_CNTL_FIB_SEL_V = 0x7
const RTC_CNTL_FIB_SEL_S = 0
const RTC_CNTL_GPIO_PIN0_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN0_WAKEUP_ENABLE_S = 31
const RTC_CNTL_GPIO_PIN1_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN1_WAKEUP_ENABLE_S = 30
const RTC_CNTL_GPIO_PIN2_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN2_WAKEUP_ENABLE_S = 29
const RTC_CNTL_GPIO_PIN3_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN3_WAKEUP_ENABLE_S = 28
const RTC_CNTL_GPIO_PIN4_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN4_WAKEUP_ENABLE_S = 27
const RTC_CNTL_GPIO_PIN5_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN5_WAKEUP_ENABLE_S = 26
const RTC_CNTL_GPIO_PIN0_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN0_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN0_INT_TYPE_S = 23
const RTC_CNTL_GPIO_PIN1_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN1_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN1_INT_TYPE_S = 20
const RTC_CNTL_GPIO_PIN2_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN2_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN2_INT_TYPE_S = 17
const RTC_CNTL_GPIO_PIN3_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN3_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN3_INT_TYPE_S = 14
const RTC_CNTL_GPIO_PIN4_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN4_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN4_INT_TYPE_S = 11
const RTC_CNTL_GPIO_PIN5_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN5_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN5_INT_TYPE_S = 8
const RTC_CNTL_GPIO_PIN_CLK_GATE_V = 0x1
const RTC_CNTL_GPIO_PIN_CLK_GATE_S = 7
const RTC_CNTL_GPIO_WAKEUP_STATUS_CLR_V = 0x1
const RTC_CNTL_GPIO_WAKEUP_STATUS_CLR_S = 6
const RTC_CNTL_GPIO_WAKEUP_STATUS = 0x0000003F
const RTC_CNTL_GPIO_WAKEUP_STATUS_V = 0x3F
const RTC_CNTL_GPIO_WAKEUP_STATUS_S = 0
const RTC_CNTL_DEBUG_SEL4 = 0x0000001F
const RTC_CNTL_DEBUG_SEL4_V = 0x1F
const RTC_CNTL_DEBUG_SEL4_S = 27
const RTC_CNTL_DEBUG_SEL3 = 0x0000001F
const RTC_CNTL_DEBUG_SEL3_V = 0x1F
const RTC_CNTL_DEBUG_SEL3_S = 22
const RTC_CNTL_DEBUG_SEL2 = 0x0000001F
const RTC_CNTL_DEBUG_SEL2_V = 0x1F
const RTC_CNTL_DEBUG_SEL2_S = 17
const RTC_CNTL_DEBUG_SEL1 = 0x0000001F
const RTC_CNTL_DEBUG_SEL1_V = 0x1F
const RTC_CNTL_DEBUG_SEL1_S = 12
const RTC_CNTL_DEBUG_SEL0 = 0x0000001F
const RTC_CNTL_DEBUG_SEL0_V = 0x1F
const RTC_CNTL_DEBUG_SEL0_S = 7
const RTC_CNTL_DEBUG_BIT_SEL = 0x0000001F
const RTC_CNTL_DEBUG_BIT_SEL_V = 0x1F
const RTC_CNTL_DEBUG_BIT_SEL_S = 2
const RTC_CNTL_DEBUG_12M_NO_GATING_V = 0x1
const RTC_CNTL_DEBUG_12M_NO_GATING_S = 1
const RTC_CNTL_GPIO_PIN0_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN0_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN0_FUN_SEL_S = 28
const RTC_CNTL_GPIO_PIN1_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN1_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN1_FUN_SEL_S = 24
const RTC_CNTL_GPIO_PIN2_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN2_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN2_FUN_SEL_S = 20
const RTC_CNTL_GPIO_PIN3_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN3_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN3_FUN_SEL_S = 16
const RTC_CNTL_GPIO_PIN4_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN4_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN4_FUN_SEL_S = 12
const RTC_CNTL_GPIO_PIN5_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN5_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN5_FUN_SEL_S = 8
const RTC_CNTL_GPIO_PIN0_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN0_MUX_SEL_S = 7
const RTC_CNTL_GPIO_PIN1_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN1_MUX_SEL_S = 6
const RTC_CNTL_GPIO_PIN2_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN2_MUX_SEL_S = 5
const RTC_CNTL_GPIO_PIN3_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN3_MUX_SEL_S = 4
const RTC_CNTL_GPIO_PIN4_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN4_MUX_SEL_S = 3
const RTC_CNTL_GPIO_PIN5_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN5_MUX_SEL_S = 2
const RTC_CNTL_FORCE_XPD_SAR = 0x00000003
const RTC_CNTL_FORCE_XPD_SAR_V = 0x3
const RTC_CNTL_FORCE_XPD_SAR_S = 30
const RTC_CNTL_SAR2_PWDET_CCT = 0x00000007
const RTC_CNTL_SAR2_PWDET_CCT_V = 0x7
const RTC_CNTL_SAR2_PWDET_CCT_S = 27
const RTC_CNTL_SAR_DEBUG_SEL = 0x0000001F
const RTC_CNTL_SAR_DEBUG_SEL_V = 0x1F
const RTC_CNTL_SAR_DEBUG_SEL_S = 27
const RTC_CNTL_POWER_GLITCH_EN_V = 0x1
const RTC_CNTL_POWER_GLITCH_EN_S = 31
const RTC_CNTL_POWER_GLITCH_EFUSE_SEL_V = 0x1
const RTC_CNTL_POWER_GLITCH_EFUSE_SEL_S = 30
const RTC_CNTL_POWER_GLITCH_FORCE_PU_V = 0x1
const RTC_CNTL_POWER_GLITCH_FORCE_PU_S = 29
const RTC_CNTL_POWER_GLITCH_FORCE_PD_V = 0x1
const RTC_CNTL_POWER_GLITCH_FORCE_PD_S = 28
const RTC_CNTL_POWER_GLITCH_DSENSE = 0x00000003
const RTC_CNTL_POWER_GLITCH_DSENSE_V = 0x3
const RTC_CNTL_POWER_GLITCH_DSENSE_S = 26
const RTC_CNTL_CNTL_DATE = 0x0FFFFFFF
const RTC_CNTL_CNTL_DATE_V = 0xFFFFFFF
const RTC_CNTL_CNTL_DATE_S = 0
const I2C_MST_ANA_CONF0_REG = 0x6000E040
const ANA_CONFIG_REG = 0x6000E044
const ANA_CONFIG2_REG = 0x6000E048
const REGI2C_ANA_CALI_PD_WORKAROUND = 1
const REGI2C_ANA_CALI_BYTE_NUM = 8
const I2C_SAR_ADC = 0x69
const I2C_SAR_ADC_HOSTID = 0
const ADC_SAR1_ENCAL_GND_ADDR = 0x7
const ADC_SAR1_ENCAL_GND_ADDR_MSB = 5
const ADC_SAR1_ENCAL_GND_ADDR_LSB = 5
const ADC_SAR2_ENCAL_GND_ADDR = 0x7
const ADC_SAR2_ENCAL_GND_ADDR_MSB = 7
const ADC_SAR2_ENCAL_GND_ADDR_LSB = 7
const ADC_SAR1_INITIAL_CODE_HIGH_ADDR = 0x1
const ADC_SAR1_INITIAL_CODE_HIGH_ADDR_MSB = 0x3
const ADC_SAR1_INITIAL_CODE_HIGH_ADDR_LSB = 0x0
const ADC_SAR1_INITIAL_CODE_LOW_ADDR = 0x0
const ADC_SAR1_INITIAL_CODE_LOW_ADDR_MSB = 0x7
const ADC_SAR1_INITIAL_CODE_LOW_ADDR_LSB = 0x0
const ADC_SAR2_INITIAL_CODE_HIGH_ADDR = 0x4
const ADC_SAR2_INITIAL_CODE_HIGH_ADDR_MSB = 0x3
const ADC_SAR2_INITIAL_CODE_HIGH_ADDR_LSB = 0x0
const ADC_SAR2_INITIAL_CODE_LOW_ADDR = 0x3
const ADC_SAR2_INITIAL_CODE_LOW_ADDR_MSB = 0x7
const ADC_SAR2_INITIAL_CODE_LOW_ADDR_LSB = 0x0
const ADC_SAR1_DREF_ADDR = 0x2
const ADC_SAR1_DREF_ADDR_MSB = 0x6
const ADC_SAR1_DREF_ADDR_LSB = 0x4
const ADC_SAR2_DREF_ADDR = 0x5
const ADC_SAR2_DREF_ADDR_MSB = 0x6
const ADC_SAR2_DREF_ADDR_LSB = 0x4
const ADC_SAR1_SAMPLE_CYCLE_ADDR = 0x2
const ADC_SAR1_SAMPLE_CYCLE_ADDR_MSB = 0x2
const ADC_SAR1_SAMPLE_CYCLE_ADDR_LSB = 0x0
const ADC_SARADC_DTEST_RTC_ADDR = 0x7
const ADC_SARADC_DTEST_RTC_ADDR_MSB = 1
const ADC_SARADC_DTEST_RTC_ADDR_LSB = 0
const ADC_SARADC_ENT_TSENS_ADDR = 0x7
const ADC_SARADC_ENT_TSENS_ADDR_MSB = 2
const ADC_SARADC_ENT_TSENS_ADDR_LSB = 2
const ADC_SARADC_ENT_RTC_ADDR = 0x7
const ADC_SARADC_ENT_RTC_ADDR_MSB = 3
const ADC_SARADC_ENT_RTC_ADDR_LSB = 3
const ADC_SARADC1_ENCAL_REF_ADDR = 0x7
const ADC_SARADC1_ENCAL_REF_ADDR_MSB = 4
const ADC_SARADC1_ENCAL_REF_ADDR_LSB = 4
const ADC_SARADC2_ENCAL_REF_ADDR = 0x7
const ADC_SARADC2_ENCAL_REF_ADDR_MSB = 6
const ADC_SARADC2_ENCAL_REF_ADDR_LSB = 6
const I2C_SARADC_TSENS_DAC = 0x6
const I2C_SARADC_TSENS_DAC_MSB = 3
const I2C_SARADC_TSENS_DAC_LSB = 0
const ADC_LL_CLKM_DIV_NUM_DEFAULT = 15
const ADC_LL_CLKM_DIV_B_DEFAULT = 1
const ADC_LL_CLKM_DIV_A_DEFAULT = 0
const ADC_LL_DEFAULT_CONV_LIMIT_EN = 0
const ADC_LL_DEFAULT_CONV_LIMIT_NUM = 10
const GDMA_IN_DONE_CH0_INT_RAW_S = 0
const GDMA_IN_SUC_EOF_CH0_INT_RAW_S = 1
const GDMA_IN_ERR_EOF_CH0_INT_RAW_S = 2
const GDMA_OUT_DONE_CH0_INT_RAW_S = 3
const GDMA_OUT_EOF_CH0_INT_RAW_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_RAW_S = 5
const GDMA_OUT_DSCR_ERR_CH0_INT_RAW_S = 6
const GDMA_IN_DSCR_EMPTY_CH0_INT_RAW_S = 7
const GDMA_OUT_TOTAL_EOF_CH0_INT_RAW_S = 8
const GDMA_INFIFO_OVF_CH0_INT_RAW_S = 9
const GDMA_INFIFO_UDF_CH0_INT_RAW_S = 10
const GDMA_OUTFIFO_OVF_CH0_INT_RAW_S = 11
const GDMA_OUTFIFO_UDF_CH0_INT_RAW_S = 12
const GDMA_IN_DONE_CH0_INT_ST_S = 0
const GDMA_IN_SUC_EOF_CH0_INT_ST_S = 1
const GDMA_IN_ERR_EOF_CH0_INT_ST_S = 2
const GDMA_OUT_DONE_CH0_INT_ST_S = 3
const GDMA_OUT_EOF_CH0_INT_ST_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_ST_S = 5
const GDMA_OUT_DSCR_ERR_CH0_INT_ST_S = 6
const GDMA_IN_DSCR_EMPTY_CH0_INT_ST_S = 7
const GDMA_OUT_TOTAL_EOF_CH0_INT_ST_S = 8
const GDMA_INFIFO_OVF_CH0_INT_ST_S = 9
const GDMA_INFIFO_UDF_CH0_INT_ST_S = 10
const GDMA_OUTFIFO_OVF_CH0_INT_ST_S = 11
const GDMA_OUTFIFO_UDF_CH0_INT_ST_S = 12
const GDMA_IN_DONE_CH0_INT_ENA_S = 0
const GDMA_IN_SUC_EOF_CH0_INT_ENA_S = 1
const GDMA_IN_ERR_EOF_CH0_INT_ENA_S = 2
const GDMA_OUT_DONE_CH0_INT_ENA_S = 3
const GDMA_OUT_EOF_CH0_INT_ENA_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_ENA_S = 5
const GDMA_OUT_DSCR_ERR_CH0_INT_ENA_S = 6
const GDMA_IN_DSCR_EMPTY_CH0_INT_ENA_S = 7
const GDMA_OUT_TOTAL_EOF_CH0_INT_ENA_S = 8
const GDMA_INFIFO_OVF_CH0_INT_ENA_S = 9
const GDMA_INFIFO_UDF_CH0_INT_ENA_S = 10
const GDMA_OUTFIFO_OVF_CH0_INT_ENA_S = 11
const GDMA_OUTFIFO_UDF_CH0_INT_ENA_S = 12
const GDMA_IN_DONE_CH0_INT_CLR_S = 0
const GDMA_IN_SUC_EOF_CH0_INT_CLR_S = 1
const GDMA_IN_ERR_EOF_CH0_INT_CLR_S = 2
const GDMA_OUT_DONE_CH0_INT_CLR_S = 3
const GDMA_OUT_EOF_CH0_INT_CLR_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_CLR_S = 5
const GDMA_OUT_DSCR_ERR_CH0_INT_CLR_S = 6
const GDMA_IN_DSCR_EMPTY_CH0_INT_CLR_S = 7
const GDMA_OUT_TOTAL_EOF_CH0_INT_CLR_S = 8
const GDMA_INFIFO_OVF_CH0_INT_CLR_S = 9
const GDMA_INFIFO_UDF_CH0_INT_CLR_S = 10
const GDMA_OUTFIFO_OVF_CH0_INT_CLR_S = 11
const GDMA_OUTFIFO_UDF_CH0_INT_CLR_S = 12
const GDMA_IN_DONE_CH1_INT_RAW_S = 0
const GDMA_IN_SUC_EOF_CH1_INT_RAW_S = 1
const GDMA_IN_ERR_EOF_CH1_INT_RAW_S = 2
const GDMA_OUT_DONE_CH1_INT_RAW_S = 3
const GDMA_OUT_EOF_CH1_INT_RAW_S = 4
const GDMA_IN_DSCR_ERR_CH1_INT_RAW_S = 5
const GDMA_OUT_DSCR_ERR_CH1_INT_RAW_S = 6
const GDMA_IN_DSCR_EMPTY_CH1_INT_RAW_S = 7
const GDMA_OUT_TOTAL_EOF_CH1_INT_RAW_S = 8
const GDMA_INFIFO_OVF_CH1_INT_RAW_S = 9
const GDMA_INFIFO_UDF_CH1_INT_RAW_S = 10
const GDMA_OUTFIFO_OVF_CH1_INT_RAW_S = 11
const GDMA_OUTFIFO_UDF_CH1_INT_RAW_S = 12
const GDMA_IN_DONE_CH1_INT_ST_S = 0
const GDMA_IN_SUC_EOF_CH1_INT_ST_S = 1
const GDMA_IN_ERR_EOF_CH1_INT_ST_S = 2
const GDMA_OUT_DONE_CH1_INT_ST_S = 3
const GDMA_OUT_EOF_CH1_INT_ST_S = 4
const GDMA_IN_DSCR_ERR_CH1_INT_ST_S = 5
const GDMA_OUT_DSCR_ERR_CH1_INT_ST_S = 6
const GDMA_IN_DSCR_EMPTY_CH1_INT_ST_S = 7
const GDMA_OUT_TOTAL_EOF_CH1_INT_ST_S = 8
const GDMA_INFIFO_OVF_CH1_INT_ST_S = 9
const GDMA_INFIFO_UDF_CH1_INT_ST_S = 10
const GDMA_OUTFIFO_OVF_CH1_INT_ST_S = 11
const GDMA_OUTFIFO_UDF_CH1_INT_ST_S = 12
const GDMA_IN_DONE_CH1_INT_ENA_S = 0
const GDMA_IN_SUC_EOF_CH1_INT_ENA_S = 1
const GDMA_IN_ERR_EOF_CH1_INT_ENA_S = 2
const GDMA_OUT_DONE_CH1_INT_ENA_S = 3
const GDMA_OUT_EOF_CH1_INT_ENA_S = 4
const GDMA_IN_DSCR_ERR_CH1_INT_ENA_S = 5
const GDMA_OUT_DSCR_ERR_CH1_INT_ENA_S = 6
const GDMA_IN_DSCR_EMPTY_CH1_INT_ENA_S = 7
const GDMA_OUT_TOTAL_EOF_CH1_INT_ENA_S = 8
const GDMA_INFIFO_OVF_CH1_INT_ENA_S = 9
const GDMA_INFIFO_UDF_CH1_INT_ENA_S = 10
const GDMA_OUTFIFO_OVF_CH1_INT_ENA_S = 11
const GDMA_OUTFIFO_UDF_CH1_INT_ENA_S = 12
const GDMA_IN_DONE_CH1_INT_CLR_S = 0
const GDMA_IN_SUC_EOF_CH1_INT_CLR_S = 1
const GDMA_IN_ERR_EOF_CH1_INT_CLR_S = 2
const GDMA_OUT_DONE_CH1_INT_CLR_S = 3
const GDMA_OUT_EOF_CH1_INT_CLR_S = 4
const GDMA_IN_DSCR_ERR_CH1_INT_CLR_S = 5
const GDMA_OUT_DSCR_ERR_CH1_INT_CLR_S = 6
const GDMA_IN_DSCR_EMPTY_CH1_INT_CLR_S = 7
const GDMA_OUT_TOTAL_EOF_CH1_INT_CLR_S = 8
const GDMA_INFIFO_OVF_CH1_INT_CLR_S = 9
const GDMA_INFIFO_UDF_CH1_INT_CLR_S = 10
const GDMA_OUTFIFO_OVF_CH1_INT_CLR_S = 11
const GDMA_OUTFIFO_UDF_CH1_INT_CLR_S = 12
const GDMA_IN_DONE_CH2_INT_RAW_S = 0
const GDMA_IN_SUC_EOF_CH2_INT_RAW_S = 1
const GDMA_IN_ERR_EOF_CH2_INT_RAW_S = 2
const GDMA_OUT_DONE_CH2_INT_RAW_S = 3
const GDMA_OUT_EOF_CH2_INT_RAW_S = 4
const GDMA_IN_DSCR_ERR_CH2_INT_RAW_S = 5
const GDMA_OUT_DSCR_ERR_CH2_INT_RAW_S = 6
const GDMA_IN_DSCR_EMPTY_CH2_INT_RAW_S = 7
const GDMA_OUT_TOTAL_EOF_CH2_INT_RAW_S = 8
const GDMA_INFIFO_OVF_CH2_INT_RAW_S = 9
const GDMA_INFIFO_UDF_CH2_INT_RAW_S = 10
const GDMA_OUTFIFO_OVF_CH2_INT_RAW_S = 11
const GDMA_OUTFIFO_UDF_CH2_INT_RAW_S = 12
const GDMA_IN_DONE_CH2_INT_ST_S = 0
const GDMA_IN_SUC_EOF_CH2_INT_ST_S = 1
const GDMA_IN_ERR_EOF_CH2_INT_ST_S = 2
const GDMA_OUT_DONE_CH2_INT_ST_S = 3
const GDMA_OUT_EOF_CH2_INT_ST_S = 4
const GDMA_IN_DSCR_ERR_CH2_INT_ST_S = 5
const GDMA_OUT_DSCR_ERR_CH2_INT_ST_S = 6
const GDMA_IN_DSCR_EMPTY_CH2_INT_ST_S = 7
const GDMA_OUT_TOTAL_EOF_CH2_INT_ST_S = 8
const GDMA_INFIFO_OVF_CH2_INT_ST_S = 9
const GDMA_INFIFO_UDF_CH2_INT_ST_S = 10
const GDMA_OUTFIFO_OVF_CH2_INT_ST_S = 11
const GDMA_OUTFIFO_UDF_CH2_INT_ST_S = 12
const GDMA_IN_DONE_CH2_INT_ENA_S = 0
const GDMA_IN_SUC_EOF_CH2_INT_ENA_S = 1
const GDMA_IN_ERR_EOF_CH2_INT_ENA_S = 2
const GDMA_OUT_DONE_CH2_INT_ENA_S = 3
const GDMA_OUT_EOF_CH2_INT_ENA_S = 4
const GDMA_IN_DSCR_ERR_CH2_INT_ENA_S = 5
const GDMA_OUT_DSCR_ERR_CH2_INT_ENA_S = 6
const GDMA_IN_DSCR_EMPTY_CH2_INT_ENA_S = 7
const GDMA_OUT_TOTAL_EOF_CH2_INT_ENA_S = 8
const GDMA_INFIFO_OVF_CH2_INT_ENA_S = 9
const GDMA_INFIFO_UDF_CH2_INT_ENA_S = 10
const GDMA_OUTFIFO_OVF_CH2_INT_ENA_S = 11
const GDMA_OUTFIFO_UDF_CH2_INT_ENA_S = 12
const GDMA_IN_DONE_CH2_INT_CLR_S = 0
const GDMA_IN_SUC_EOF_CH2_INT_CLR_S = 1
const GDMA_IN_ERR_EOF_CH2_INT_CLR_S = 2
const GDMA_OUT_DONE_CH2_INT_CLR_S = 3
const GDMA_OUT_EOF_CH2_INT_CLR_S = 4
const GDMA_IN_DSCR_ERR_CH2_INT_CLR_S = 5
const GDMA_OUT_DSCR_ERR_CH2_INT_CLR_S = 6
const GDMA_IN_DSCR_EMPTY_CH2_INT_CLR_S = 7
const GDMA_OUT_TOTAL_EOF_CH2_INT_CLR_S = 8
const GDMA_INFIFO_OVF_CH2_INT_CLR_S = 9
const GDMA_INFIFO_UDF_CH2_INT_CLR_S = 10
const GDMA_OUTFIFO_OVF_CH2_INT_CLR_S = 11
const GDMA_OUTFIFO_UDF_CH2_INT_CLR_S = 12
const GDMA_AHBM_RST_INTER_S = 0
const GDMA_ARB_PRI_DIS_S = 2
const GDMA_CLK_EN_S = 3
const GDMA_DATE_S = 0
const GDMA_IN_RST_CH0_S = 0
const GDMA_IN_LOOP_TEST_CH0_S = 1
const GDMA_INDSCR_BURST_EN_CH0_S = 2
const GDMA_IN_DATA_BURST_EN_CH0_S = 3
const GDMA_MEM_TRANS_EN_CH0_S = 4
const GDMA_IN_CHECK_OWNER_CH0_S = 12
const GDMA_INFIFO_FULL_CH0_S = 0
const GDMA_INFIFO_EMPTY_CH0_S = 1
const GDMA_INFIFO_CNT_CH0_S = 2
const GDMA_IN_REMAIN_UNDER_1B_CH0_S = 23
const GDMA_IN_REMAIN_UNDER_2B_CH0_S = 24
const GDMA_IN_REMAIN_UNDER_3B_CH0_S = 25
const GDMA_IN_REMAIN_UNDER_4B_CH0_S = 26
const GDMA_IN_BUF_HUNGRY_CH0_S = 27
const GDMA_INFIFO_RDATA_CH0_S = 0
const GDMA_INFIFO_POP_CH0_S = 12
const GDMA_INLINK_ADDR_CH0_S = 0
const GDMA_INLINK_AUTO_RET_CH0_S = 20
const GDMA_INLINK_STOP_CH0_S = 21
const GDMA_INLINK_START_CH0_S = 22
const GDMA_INLINK_RESTART_CH0_S = 23
const GDMA_INLINK_PARK_CH0_S = 24
const GDMA_INLINK_DSCR_ADDR_CH0_S = 0
const GDMA_IN_DSCR_STATE_CH0_S = 18
const GDMA_IN_STATE_CH0_S = 20
const GDMA_IN_SUC_EOF_DES_ADDR_CH0_S = 0
const GDMA_IN_ERR_EOF_DES_ADDR_CH0_S = 0
const GDMA_INLINK_DSCR_CH0_S = 0
const GDMA_INLINK_DSCR_BF0_CH0_S = 0
const GDMA_INLINK_DSCR_BF1_CH0_S = 0
const GDMA_RX_PRI_CH0_S = 0
const GDMA_PERI_IN_SEL_CH0_S = 0
const GDMA_OUT_RST_CH0_S = 0
const GDMA_OUT_LOOP_TEST_CH0_S = 1
const GDMA_OUT_AUTO_WRBACK_CH0_S = 2
const GDMA_OUT_EOF_MODE_CH0_S = 3
const GDMA_OUTDSCR_BURST_EN_CH0_S = 4
const GDMA_OUT_DATA_BURST_EN_CH0_S = 5
const GDMA_OUT_CHECK_OWNER_CH0_S = 12
const GDMA_OUTFIFO_FULL_CH0_S = 0
const GDMA_OUTFIFO_EMPTY_CH0_S = 1
const GDMA_OUTFIFO_CNT_CH0_S = 2
const GDMA_OUT_REMAIN_UNDER_1B_CH0_S = 23
const GDMA_OUT_REMAIN_UNDER_2B_CH0_S = 24
const GDMA_OUT_REMAIN_UNDER_3B_CH0_S = 25
const GDMA_OUT_REMAIN_UNDER_4B_CH0_S = 26
const GDMA_OUTFIFO_WDATA_CH0_S = 0
const GDMA_OUTFIFO_PUSH_CH0_S = 9
const GDMA_OUTLINK_ADDR_CH0_S = 0
const GDMA_OUTLINK_STOP_CH0_S = 20
const GDMA_OUTLINK_START_CH0_S = 21
const GDMA_OUTLINK_RESTART_CH0_S = 22
const GDMA_OUTLINK_PARK_CH0_S = 23
const GDMA_OUTLINK_DSCR_ADDR_CH0_S = 0
const GDMA_OUT_DSCR_STATE_CH0_S = 18
const GDMA_OUT_STATE_CH0_S = 20
const GDMA_OUT_EOF_DES_ADDR_CH0_S = 0
const GDMA_OUT_EOF_BFR_DES_ADDR_CH0_S = 0
const GDMA_OUTLINK_DSCR_CH0_S = 0
const GDMA_OUTLINK_DSCR_BF0_CH0_S = 0
const GDMA_OUTLINK_DSCR_BF1_CH0_S = 0
const GDMA_TX_PRI_CH0_S = 0
const GDMA_PERI_OUT_SEL_CH0_S = 0
const GDMA_IN_RST_CH1_S = 0
const GDMA_IN_LOOP_TEST_CH1_S = 1
const GDMA_INDSCR_BURST_EN_CH1_S = 2
const GDMA_IN_DATA_BURST_EN_CH1_S = 3
const GDMA_MEM_TRANS_EN_CH1_S = 4
const GDMA_IN_CHECK_OWNER_CH1_S = 12
const GDMA_INFIFO_FULL_CH1_S = 0
const GDMA_INFIFO_EMPTY_CH1_S = 1
const GDMA_INFIFO_CNT_CH1_S = 2
const GDMA_IN_REMAIN_UNDER_1B_CH1_S = 23
const GDMA_IN_REMAIN_UNDER_2B_CH1_S = 24
const GDMA_IN_REMAIN_UNDER_3B_CH1_S = 25
const GDMA_IN_REMAIN_UNDER_4B_CH1_S = 26
const GDMA_IN_BUF_HUNGRY_CH1_S = 27
const GDMA_INFIFO_RDATA_CH1_S = 0
const GDMA_INFIFO_POP_CH1_S = 12
const GDMA_INLINK_ADDR_CH1_S = 0
const GDMA_INLINK_AUTO_RET_CH1_S = 20
const GDMA_INLINK_STOP_CH1_S = 21
const GDMA_INLINK_START_CH1_S = 22
const GDMA_INLINK_RESTART_CH1_S = 23
const GDMA_INLINK_PARK_CH1_S = 24
const GDMA_INLINK_DSCR_ADDR_CH1_S = 0
const GDMA_IN_DSCR_STATE_CH1_S = 18
const GDMA_IN_STATE_CH1_S = 20
const GDMA_IN_SUC_EOF_DES_ADDR_CH1_S = 0
const GDMA_IN_ERR_EOF_DES_ADDR_CH1_S = 0
const GDMA_INLINK_DSCR_CH1_S = 0
const GDMA_INLINK_DSCR_BF0_CH1_S = 0
const GDMA_INLINK_DSCR_BF1_CH1_S = 0
const GDMA_RX_PRI_CH1_S = 0
const GDMA_PERI_IN_SEL_CH1_S = 0
const GDMA_OUT_RST_CH1_S = 0
const GDMA_OUT_LOOP_TEST_CH1_S = 1
const GDMA_OUT_AUTO_WRBACK_CH1_S = 2
const GDMA_OUT_EOF_MODE_CH1_S = 3
const GDMA_OUTDSCR_BURST_EN_CH1_S = 4
const GDMA_OUT_DATA_BURST_EN_CH1_S = 5
const GDMA_OUT_CHECK_OWNER_CH1_S = 12
const GDMA_OUTFIFO_FULL_CH1_S = 0
const GDMA_OUTFIFO_EMPTY_CH1_S = 1
const GDMA_OUTFIFO_CNT_CH1_S = 2
const GDMA_OUT_REMAIN_UNDER_1B_CH1_S = 23
const GDMA_OUT_REMAIN_UNDER_2B_CH1_S = 24
const GDMA_OUT_REMAIN_UNDER_3B_CH1_S = 25
const GDMA_OUT_REMAIN_UNDER_4B_CH1_S = 26
const GDMA_OUTFIFO_WDATA_CH1_S = 0
const GDMA_OUTFIFO_PUSH_CH1_S = 9
const GDMA_OUTLINK_ADDR_CH1_S = 0
const GDMA_OUTLINK_STOP_CH1_S = 20
const GDMA_OUTLINK_START_CH1_S = 21
const GDMA_OUTLINK_RESTART_CH1_S = 22
const GDMA_OUTLINK_PARK_CH1_S = 23
const GDMA_OUTLINK_DSCR_ADDR_CH1_S = 0
const GDMA_OUT_DSCR_STATE_CH1_S = 18
const GDMA_OUT_STATE_CH1_S = 20
const GDMA_OUT_EOF_DES_ADDR_CH1_S = 0
const GDMA_OUT_EOF_BFR_DES_ADDR_CH1_S = 0
const GDMA_OUTLINK_DSCR_CH1_S = 0
const GDMA_OUTLINK_DSCR_BF0_CH1_S = 0
const GDMA_OUTLINK_DSCR_BF1_CH1_S = 0
const GDMA_TX_PRI_CH1_S = 0
const GDMA_PERI_OUT_SEL_CH1_S = 0
const GDMA_IN_RST_CH2_S = 0
const GDMA_IN_LOOP_TEST_CH2_S = 1
const GDMA_INDSCR_BURST_EN_CH2_S = 2
const GDMA_IN_DATA_BURST_EN_CH2_S = 3
const GDMA_MEM_TRANS_EN_CH2_S = 4
const GDMA_IN_CHECK_OWNER_CH2_S = 12
const GDMA_INFIFO_FULL_CH2_S = 0
const GDMA_INFIFO_EMPTY_CH2_S = 1
const GDMA_INFIFO_CNT_CH2_S = 2
const GDMA_IN_REMAIN_UNDER_1B_CH2_S = 23
const GDMA_IN_REMAIN_UNDER_2B_CH2_S = 24
const GDMA_IN_REMAIN_UNDER_3B_CH2_S = 25
const GDMA_IN_REMAIN_UNDER_4B_CH2_S = 26
const GDMA_IN_BUF_HUNGRY_CH2_S = 27
const GDMA_INFIFO_RDATA_CH2_S = 0
const GDMA_INFIFO_POP_CH2_S = 12
const GDMA_INLINK_ADDR_CH2_S = 0
const GDMA_INLINK_AUTO_RET_CH2_S = 20
const GDMA_INLINK_STOP_CH2_S = 21
const GDMA_INLINK_START_CH2_S = 22
const GDMA_INLINK_RESTART_CH2_S = 23
const GDMA_INLINK_PARK_CH2_S = 24
const GDMA_INLINK_DSCR_ADDR_CH2_S = 0
const GDMA_IN_DSCR_STATE_CH2_S = 18
const GDMA_IN_STATE_CH2_S = 20
const GDMA_IN_SUC_EOF_DES_ADDR_CH2_S = 0
const GDMA_IN_ERR_EOF_DES_ADDR_CH2_S = 0
const GDMA_INLINK_DSCR_CH2_S = 0
const GDMA_INLINK_DSCR_BF0_CH2_S = 0
const GDMA_INLINK_DSCR_BF1_CH2_S = 0
const GDMA_RX_PRI_CH2_S = 0
const GDMA_PERI_IN_SEL_CH2_S = 0
const GDMA_OUT_RST_CH2_S = 0
const GDMA_OUT_LOOP_TEST_CH2_S = 1
const GDMA_OUT_AUTO_WRBACK_CH2_S = 2
const GDMA_OUT_EOF_MODE_CH2_S = 3
const GDMA_OUTDSCR_BURST_EN_CH2_S = 4
const GDMA_OUT_DATA_BURST_EN_CH2_S = 5
const GDMA_OUT_CHECK_OWNER_CH2_S = 12
const GDMA_OUTFIFO_FULL_CH2_S = 0
const GDMA_OUTFIFO_EMPTY_CH2_S = 1
const GDMA_OUTFIFO_CNT_CH2_S = 2
const GDMA_OUT_REMAIN_UNDER_1B_CH2_S = 23
const GDMA_OUT_REMAIN_UNDER_2B_CH2_S = 24
const GDMA_OUT_REMAIN_UNDER_3B_CH2_S = 25
const GDMA_OUT_REMAIN_UNDER_4B_CH2_S = 26
const GDMA_OUTFIFO_WDATA_CH2_S = 0
const GDMA_OUTFIFO_PUSH_CH2_S = 9
const GDMA_OUTLINK_ADDR_CH2_S = 0
const GDMA_OUTLINK_STOP_CH2_S = 20
const GDMA_OUTLINK_START_CH2_S = 21
const GDMA_OUTLINK_RESTART_CH2_S = 22
const GDMA_OUTLINK_PARK_CH2_S = 23
const GDMA_OUTLINK_DSCR_ADDR_CH2_S = 0
const GDMA_OUT_DSCR_STATE_CH2_S = 18
const GDMA_OUT_STATE_CH2_S = 20
const GDMA_OUT_EOF_DES_ADDR_CH2_S = 0
const GDMA_OUT_EOF_BFR_DES_ADDR_CH2_S = 0
const GDMA_OUTLINK_DSCR_CH2_S = 0
const GDMA_OUTLINK_DSCR_BF0_CH2_S = 0
const GDMA_OUTLINK_DSCR_BF1_CH2_S = 0
const GDMA_TX_PRI_CH2_S = 0
const GDMA_PERI_OUT_SEL_CH2_S = 0
const GDMA_LL_CHANNEL_MAX_PRIORITY = 5
const GDMA_LL_AHB_GROUP_START_ID = 0
const GDMA_LL_AHB_NUM_GROUPS = 1
const GDMA_LL_AHB_PAIRS_PER_GROUP = 3
const GDMA_LL_AHB_TX_RX_SHARE_INTERRUPT = 1
const GDMA_LL_AHB_DESC_ALIGNMENT = 4
const GDMA_LL_AHB_RX_BURST_NEEDS_ALIGNMENT = 1
const STACK_OVERHEAD_CHECKER = 0
const STACK_OVERHEAD_OPTIMIZATION = 0
const STACK_OVERHEAD_APPTRACE = 0
const STACK_OVERHEAD_WATCHPOINT = 0
const ConfigUSE_PORT_OPTIMISED_TASK_SELECTION = 1
const ConfigMAX_API_CALL_INTERRUPT_PRIORITY = 0
const ConfigUSE_NEWLIB_REENTRANT = 1
const ConfigINCLUDE_FREERTOS_TASK_C_ADDITIONS_H = 1
const INCLUDE_xTaskDelayUntil = 1
const INCLUDE_uxTaskGetStackHighWaterMark2 = 1
const ConfigUSE_PREEMPTION = 1
const ConfigUSE_TIME_SLICING = 1
const ConfigUSE_16_BIT_TICKS = 0
const ConfigIDLE_SHOULD_YIELD = 0
const ConfigKERNEL_INTERRUPT_PRIORITY = 1
const ConfigUSE_MUTEXES = 1
const ConfigUSE_RECURSIVE_MUTEXES = 1
const ConfigUSE_COUNTING_SEMAPHORES = 1
const ConfigUSE_QUEUE_SETS = 1
const ConfigUSE_TASK_NOTIFICATIONS = 1
const ConfigENABLE_BACKWARD_COMPATIBILITY = 0
const ConfigSUPPORT_STATIC_ALLOCATION = 1
const ConfigSUPPORT_DYNAMIC_ALLOCATION = 1
const ConfigAPPLICATION_ALLOCATED_HEAP = 1
const ConfigSTACK_ALLOCATION_FROM_SEPARATE_HEAP = 0
const ConfigUSE_IDLE_HOOK = 0
const ConfigUSE_TICK_HOOK = 0
const ConfigCHECK_FOR_STACK_OVERFLOW = 2
const ConfigRECORD_STACK_HIGH_ADDRESS = 1
const ConfigUSE_CO_ROUTINES = 0
const ConfigMAX_CO_ROUTINE_PRIORITIES = 2
const ConfigUSE_TIMERS = 1
const INCLUDE_vTaskPrioritySet = 1
const INCLUDE_uxTaskPriorityGet = 1
const INCLUDE_vTaskDelete = 1
const INCLUDE_vTaskSuspend = 1
const INCLUDE_vTaskDelay = 1
const INCLUDE_xTaskGetIdleTaskHandle = 1
const INCLUDE_xTaskAbortDelay = 1
const INCLUDE_xSemaphoreGetMutexHolder = 1
const INCLUDE_xTaskGetHandle = 1
const INCLUDE_uxTaskGetStackHighWaterMark = 1
const INCLUDE_eTaskGetState = 1
const INCLUDE_xTaskResumeFromISR = 1
const INCLUDE_xTimerPendFunctionCall = 1
const INCLUDE_xTaskGetSchedulerState = 1
const INCLUDE_xTaskGetCurrentTaskHandle = 1
const ConfigTHREAD_LOCAL_STORAGE_DELETE_CALLBACKS = 1
const ConfigCHECK_MUTEX_GIVEN_BY_OWNER = 1
const PdFREERTOS_ERRNO_NONE = 0
const PdFREERTOS_ERRNO_ENOENT = 2
const PdFREERTOS_ERRNO_EINTR = 4
const PdFREERTOS_ERRNO_EIO = 5
const PdFREERTOS_ERRNO_ENXIO = 6
const PdFREERTOS_ERRNO_EBADF = 9
const PdFREERTOS_ERRNO_EAGAIN = 11
const PdFREERTOS_ERRNO_EWOULDBLOCK = 11
const PdFREERTOS_ERRNO_ENOMEM = 12
const PdFREERTOS_ERRNO_EACCES = 13
const PdFREERTOS_ERRNO_EFAULT = 14
const PdFREERTOS_ERRNO_EBUSY = 16
const PdFREERTOS_ERRNO_EEXIST = 17
const PdFREERTOS_ERRNO_EXDEV = 18
const PdFREERTOS_ERRNO_ENODEV = 19
const PdFREERTOS_ERRNO_ENOTDIR = 20
const PdFREERTOS_ERRNO_EISDIR = 21
const PdFREERTOS_ERRNO_EINVAL = 22
const PdFREERTOS_ERRNO_ENOSPC = 28
const PdFREERTOS_ERRNO_ESPIPE = 29
const PdFREERTOS_ERRNO_EROFS = 30
const PdFREERTOS_ERRNO_EUNATCH = 42
const PdFREERTOS_ERRNO_EBADE = 50
const PdFREERTOS_ERRNO_EFTYPE = 79
const PdFREERTOS_ERRNO_ENMFILE = 89
const PdFREERTOS_ERRNO_ENOTEMPTY = 90
const PdFREERTOS_ERRNO_ENAMETOOLONG = 91
const PdFREERTOS_ERRNO_EOPNOTSUPP = 95
const PdFREERTOS_ERRNO_ENOBUFS = 105
const PdFREERTOS_ERRNO_ENOPROTOOPT = 109
const PdFREERTOS_ERRNO_EADDRINUSE = 112
const PdFREERTOS_ERRNO_ETIMEDOUT = 116
const PdFREERTOS_ERRNO_EINPROGRESS = 119
const PdFREERTOS_ERRNO_EALREADY = 120
const PdFREERTOS_ERRNO_EADDRNOTAVAIL = 125
const PdFREERTOS_ERRNO_EISCONN = 127
const PdFREERTOS_ERRNO_ENOTCONN = 128
const PdFREERTOS_ERRNO_ENOMEDIUM = 135
const PdFREERTOS_ERRNO_EILSEQ = 138
const PdFREERTOS_ERRNO_ECANCELED = 140
const PdFREERTOS_LITTLE_ENDIAN = 0
const PdFREERTOS_BIG_ENDIAN = 1
const PORT_OFFSET_PX_STACK = 0x30
const CORE_ID_SIZE = 0
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_S = 11
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_S = 10
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA_S = 9
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA_S = 8
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA_S = 7
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA_S = 6
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA_S = 5
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA_S = 4
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA_S = 3
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA_S = 2
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA_S = 1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_S = 11
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_S = 10
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW_S = 9
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW_S = 8
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW_S = 7
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW_S = 6
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW_S = 5
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW_S = 4
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW_S = 3
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW_S = 2
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW_S = 1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_S = 11
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_S = 10
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RLS_S = 9
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RLS_S = 8
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RLS_S = 7
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RLS_S = 6
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RLS_S = 5
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RLS_S = 4
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RLS_S = 3
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RLS_S = 2
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RLS_S = 1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RLS_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_S = 11
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_S = 10
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR_S = 9
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR_S = 8
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR_S = 7
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR_S = 6
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR_S = 5
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR_S = 4
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR_S = 3
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR_S = 2
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR_S = 1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR_S = 0
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_S = 0
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_S = 0
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_S = 0
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_S = 0
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_S = 0
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_S = 0
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_S = 0
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_S = 0
const ASSIST_DEBUG_CORE_0_AREA_PC = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PC_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PC_S = 0
const ASSIST_DEBUG_CORE_0_AREA_SP = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_SP_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_SP_S = 0
const ASSIST_DEBUG_CORE_0_SP_MIN = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_SP_MIN_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_SP_MIN_S = 0
const ASSIST_DEBUG_CORE_0_SP_MAX = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_SP_MAX_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_SP_MAX_S = 0
const ASSIST_DEBUG_CORE_0_SP_PC = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_SP_PC_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_SP_PC_S = 0
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN_V = 0x1
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN_S = 1
const ASSIST_DEBUG_CORE_0_RCD_RECORDEN_V = 0x1
const ASSIST_DEBUG_CORE_0_RCD_RECORDEN_S = 0
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_S = 0
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_S = 0
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_0_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_0_S = 25
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_0_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_0_S = 24
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0 = 0x00FFFFFF
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0_V = 0xFFFFFF
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0_S = 0
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_1_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_1_S = 25
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_1_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_1_S = 24
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1 = 0x00FFFFFF
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1_V = 0xFFFFFF
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0 = 0x0000000F
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0_V = 0xF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0_S = 25
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_0_V = 0x1
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_0_S = 24
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0 = 0x00FFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0_V = 0xFFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0 = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1 = 0x0000000F
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1_V = 0xF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1_S = 25
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_1_V = 0x1
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_1_S = 24
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1 = 0x00FFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1_V = 0xFFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1 = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1_S = 0
const ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0 = 0x000FFFFF
const ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_V = 0xFFFFF
const ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_S = 0
const ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1 = 0x000FFFFF
const ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_V = 0xFFFFF
const ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_S = 0
const ASSIST_DEBUG_LOG_MEM_LOOP_ENABLE_V = 0x1
const ASSIST_DEBUG_LOG_MEM_LOOP_ENABLE_S = 7
const ASSIST_DEBUG_LOG_MODE = 0x0000000F
const ASSIST_DEBUG_LOG_MODE_V = 0xF
const ASSIST_DEBUG_LOG_MODE_S = 3
const ASSIST_DEBUG_LOG_ENA = 0x00000007
const ASSIST_DEBUG_LOG_ENA_V = 0x7
const ASSIST_DEBUG_LOG_ENA_S = 0
const ASSIST_DEBUG_LOG_DATA_0 = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_DATA_0_V = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_DATA_0_S = 0
const ASSIST_DEBUG_LOG_DATA_SIZE = 0x0000FFFF
const ASSIST_DEBUG_LOG_DATA_SIZE_V = 0xFFFF
const ASSIST_DEBUG_LOG_DATA_SIZE_S = 0
const ASSIST_DEBUG_LOG_MIN = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MIN_V = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MIN_S = 0
const ASSIST_DEBUG_LOG_MAX = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MAX_V = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MAX_S = 0
const ASSIST_DEBUG_LOG_MEM_START = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MEM_START_V = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MEM_START_S = 0
const ASSIST_DEBUG_LOG_MEM_END = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MEM_END_V = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MEM_END_S = 0
const ASSIST_DEBUG_LOG_MEM_WRITING_ADDR = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MEM_WRITING_ADDR_V = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MEM_WRITING_ADDR_S = 0
const ASSIST_DEBUG_CLR_LOG_MEM_FULL_FLAG_V = 0x1
const ASSIST_DEBUG_CLR_LOG_MEM_FULL_FLAG_S = 1
const ASSIST_DEBUG_LOG_MEM_FULL_FLAG_V = 0x1
const ASSIST_DEBUG_LOG_MEM_FULL_FLAG_S = 0
const ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC_S = 0
const ASSIST_DEBUG_CORE_0_DEBUG_MODULE_ACTIVE_V = 0x1
const ASSIST_DEBUG_CORE_0_DEBUG_MODULE_ACTIVE_S = 1
const ASSIST_DEBUG_CORE_0_DEBUG_MODE_V = 0x1
const ASSIST_DEBUG_CORE_0_DEBUG_MODE_S = 0
const ASSIST_DEBUG_DATE = 0x0FFFFFFF
const ASSIST_DEBUG_DATE_V = 0xFFFFFFF
const ASSIST_DEBUG_DATE_S = 0
const INTERRUPT_CORE0_MAC_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_MAC_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_MAC_INTR_MAP_S = 0
const INTERRUPT_CORE0_MAC_NMI_MAP = 0x0000001F
const INTERRUPT_CORE0_MAC_NMI_MAP_V = 0x1F
const INTERRUPT_CORE0_MAC_NMI_MAP_S = 0
const INTERRUPT_CORE0_PWR_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_PWR_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_PWR_INTR_MAP_S = 0
const INTERRUPT_CORE0_BB_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_BB_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_BB_INT_MAP_S = 0
const INTERRUPT_CORE0_BT_MAC_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_BT_MAC_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_BT_MAC_INT_MAP_S = 0
const INTERRUPT_CORE0_BT_BB_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_BT_BB_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_BT_BB_INT_MAP_S = 0
const INTERRUPT_CORE0_BT_BB_NMI_MAP = 0x0000001F
const INTERRUPT_CORE0_BT_BB_NMI_MAP_V = 0x1F
const INTERRUPT_CORE0_BT_BB_NMI_MAP_S = 0
const INTERRUPT_CORE0_RWBT_IRQ_MAP = 0x0000001F
const INTERRUPT_CORE0_RWBT_IRQ_MAP_V = 0x1F
const INTERRUPT_CORE0_RWBT_IRQ_MAP_S = 0
const INTERRUPT_CORE0_RWBLE_IRQ_MAP = 0x0000001F
const INTERRUPT_CORE0_RWBLE_IRQ_MAP_V = 0x1F
const INTERRUPT_CORE0_RWBLE_IRQ_MAP_S = 0
const INTERRUPT_CORE0_RWBT_NMI_MAP = 0x0000001F
const INTERRUPT_CORE0_RWBT_NMI_MAP_V = 0x1F
const INTERRUPT_CORE0_RWBT_NMI_MAP_S = 0
const INTERRUPT_CORE0_RWBLE_NMI_MAP = 0x0000001F
const INTERRUPT_CORE0_RWBLE_NMI_MAP_V = 0x1F
const INTERRUPT_CORE0_RWBLE_NMI_MAP_S = 0
const INTERRUPT_CORE0_I2C_MST_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_I2C_MST_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_I2C_MST_INT_MAP_S = 0
const INTERRUPT_CORE0_SLC0_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_SLC0_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_SLC0_INTR_MAP_S = 0
const INTERRUPT_CORE0_SLC1_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_SLC1_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_SLC1_INTR_MAP_S = 0
const INTERRUPT_CORE0_APB_CTRL_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_APB_CTRL_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_APB_CTRL_INTR_MAP_S = 0
const INTERRUPT_CORE0_UHCI0_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_UHCI0_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_UHCI0_INTR_MAP_S = 0
const INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_MAP = 0x0000001F
const INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_MAP_V = 0x1F
const INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_MAP_S = 0
const INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP = 0x0000001F
const INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_V = 0x1F
const INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_S = 0
const INTERRUPT_CORE0_SPI_INTR_1_MAP = 0x0000001F
const INTERRUPT_CORE0_SPI_INTR_1_MAP_V = 0x1F
const INTERRUPT_CORE0_SPI_INTR_1_MAP_S = 0
const INTERRUPT_CORE0_SPI_INTR_2_MAP = 0x0000001F
const INTERRUPT_CORE0_SPI_INTR_2_MAP_V = 0x1F
const INTERRUPT_CORE0_SPI_INTR_2_MAP_S = 0
const INTERRUPT_CORE0_I2S_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_I2S_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_I2S_INT_MAP_S = 0
const INTERRUPT_CORE0_UART_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_UART_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_UART_INTR_MAP_S = 0
const INTERRUPT_CORE0_UART1_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_UART1_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_UART1_INTR_MAP_S = 0
const INTERRUPT_CORE0_LEDC_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_LEDC_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_LEDC_INT_MAP_S = 0
const INTERRUPT_CORE0_EFUSE_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_EFUSE_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_EFUSE_INT_MAP_S = 0
const INTERRUPT_CORE0_CAN_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_CAN_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_CAN_INT_MAP_S = 0
const INTERRUPT_CORE0_USB_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_USB_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_USB_INTR_MAP_S = 0
const INTERRUPT_CORE0_RTC_CORE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_RTC_CORE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_RTC_CORE_INTR_MAP_S = 0
const INTERRUPT_CORE0_RMT_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_RMT_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_RMT_INTR_MAP_S = 0
const INTERRUPT_CORE0_I2C_EXT0_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_I2C_EXT0_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_I2C_EXT0_INTR_MAP_S = 0
const INTERRUPT_CORE0_TIMER_INT1_MAP = 0x0000001F
const INTERRUPT_CORE0_TIMER_INT1_MAP_V = 0x1F
const INTERRUPT_CORE0_TIMER_INT1_MAP_S = 0
const INTERRUPT_CORE0_TIMER_INT2_MAP = 0x0000001F
const INTERRUPT_CORE0_TIMER_INT2_MAP_V = 0x1F
const INTERRUPT_CORE0_TIMER_INT2_MAP_S = 0
const INTERRUPT_CORE0_TG_T0_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_TG_T0_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_TG_T0_INT_MAP_S = 0
const INTERRUPT_CORE0_TG_WDT_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_TG_WDT_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_TG_WDT_INT_MAP_S = 0
const INTERRUPT_CORE0_TG1_T0_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_TG1_T0_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_TG1_T0_INT_MAP_S = 0
const INTERRUPT_CORE0_TG1_WDT_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_TG1_WDT_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_TG1_WDT_INT_MAP_S = 0
const INTERRUPT_CORE0_CACHE_IA_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_CACHE_IA_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_CACHE_IA_INT_MAP_S = 0
const INTERRUPT_CORE0_SYSTIMER_TARGET0_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_SYSTIMER_TARGET0_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_SYSTIMER_TARGET0_INT_MAP_S = 0
const INTERRUPT_CORE0_SYSTIMER_TARGET1_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_SYSTIMER_TARGET1_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_SYSTIMER_TARGET1_INT_MAP_S = 0
const INTERRUPT_CORE0_SYSTIMER_TARGET2_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_SYSTIMER_TARGET2_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_SYSTIMER_TARGET2_INT_MAP_S = 0
const INTERRUPT_CORE0_SPI_MEM_REJECT_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_SPI_MEM_REJECT_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_SPI_MEM_REJECT_INTR_MAP_S = 0
const INTERRUPT_CORE0_ICACHE_PRELOAD_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_ICACHE_PRELOAD_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_ICACHE_PRELOAD_INT_MAP_S = 0
const INTERRUPT_CORE0_ICACHE_SYNC_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_ICACHE_SYNC_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_ICACHE_SYNC_INT_MAP_S = 0
const INTERRUPT_CORE0_APB_ADC_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_APB_ADC_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_APB_ADC_INT_MAP_S = 0
const INTERRUPT_CORE0_DMA_CH0_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_DMA_CH0_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_DMA_CH0_INT_MAP_S = 0
const INTERRUPT_CORE0_DMA_CH1_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_DMA_CH1_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_DMA_CH1_INT_MAP_S = 0
const INTERRUPT_CORE0_DMA_CH2_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_DMA_CH2_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_DMA_CH2_INT_MAP_S = 0
const INTERRUPT_CORE0_RSA_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_RSA_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_RSA_INT_MAP_S = 0
const INTERRUPT_CORE0_AES_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_AES_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_AES_INT_MAP_S = 0
const INTERRUPT_CORE0_SHA_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_SHA_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_SHA_INT_MAP_S = 0
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_0_MAP = 0x0000001F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_0_MAP_V = 0x1F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_0_MAP_S = 0
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_1_MAP = 0x0000001F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_1_MAP_V = 0x1F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_1_MAP_S = 0
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP = 0x0000001F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP_V = 0x1F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP_S = 0
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_3_MAP = 0x0000001F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_3_MAP_V = 0x1F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_3_MAP_S = 0
const INTERRUPT_CORE0_ASSIST_DEBUG_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_ASSIST_DEBUG_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_ASSIST_DEBUG_INTR_MAP_S = 0
const INTERRUPT_CORE0_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_S = 0
const INTERRUPT_CORE0_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_S = 0
const INTERRUPT_CORE0_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_S = 0
const INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_S = 0
const INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_S = 0
const INTERRUPT_CORE0_BACKUP_PMS_VIOLATE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_BACKUP_PMS_VIOLATE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_BACKUP_PMS_VIOLATE_INTR_MAP_S = 0
const INTERRUPT_CORE0_CACHE_CORE0_ACS_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_CACHE_CORE0_ACS_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_CACHE_CORE0_ACS_INT_MAP_S = 0
const INTERRUPT_CORE0_INTR_STATUS_0 = 0xFFFFFFFF
const INTERRUPT_CORE0_INTR_STATUS_0_V = 0xFFFFFFFF
const INTERRUPT_CORE0_INTR_STATUS_0_S = 0
const INTERRUPT_CORE0_INTR_STATUS_1 = 0xFFFFFFFF
const INTERRUPT_CORE0_INTR_STATUS_1_V = 0xFFFFFFFF
const INTERRUPT_CORE0_INTR_STATUS_1_S = 0
const INTERRUPT_CORE0_CLK_EN_V = 0x1
const INTERRUPT_CORE0_CLK_EN_S = 0
const INTERRUPT_CORE0_CPU_INT_ENABLE = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_ENABLE_V = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_ENABLE_S = 0
const INTERRUPT_CORE0_CPU_INT_TYPE = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_TYPE_V = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_TYPE_S = 0
const INTERRUPT_CORE0_CPU_INT_CLEAR = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_CLEAR_V = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_CLEAR_S = 0
const INTERRUPT_CORE0_CPU_INT_EIP_STATUS = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_EIP_STATUS_V = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_EIP_STATUS_S = 0
const INTERRUPT_CORE0_CPU_PRI_0_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_0_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_0_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_1_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_1_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_1_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_2_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_2_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_2_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_3_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_3_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_3_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_4_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_4_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_4_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_5_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_5_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_5_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_6_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_6_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_6_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_7_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_7_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_7_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_8_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_8_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_8_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_9_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_9_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_9_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_10_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_10_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_10_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_11_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_11_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_11_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_12_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_12_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_12_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_13_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_13_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_13_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_14_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_14_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_14_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_15_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_15_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_15_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_16_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_16_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_16_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_17_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_17_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_17_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_18_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_18_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_18_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_19_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_19_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_19_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_20_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_20_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_20_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_21_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_21_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_21_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_22_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_22_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_22_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_23_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_23_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_23_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_24_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_24_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_24_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_25_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_25_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_25_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_26_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_26_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_26_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_27_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_27_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_27_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_28_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_28_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_28_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_29_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_29_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_29_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_30_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_30_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_30_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_31_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_31_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_31_MAP_S = 0
const INTERRUPT_CORE0_CPU_INT_THRESH = 0x0000000F
const INTERRUPT_CORE0_CPU_INT_THRESH_V = 0xF
const INTERRUPT_CORE0_CPU_INT_THRESH_S = 0
const INTERRUPT_CORE0_INTERRUPT_DATE = 0x0FFFFFFF
const INTERRUPT_CORE0_INTERRUPT_DATE_V = 0xFFFFFFF
const INTERRUPT_CORE0_INTERRUPT_DATE_S = 0
const ARG_MAX = 65536
const CHILD_MAX = 40
const LINK_MAX = 32767
const MAX_CANON = 255
const MAX_INPUT = 255
const NAME_MAX = 255
const NGROUPS_MAX = 16
const OPEN_MAX = 64
const PATH_MAX = 1024
const PIPE_BUF = 512
const IOV_MAX = 1024
const BC_BASE_MAX = 99
const BC_DIM_MAX = 2048
const BC_SCALE_MAX = 99
const BC_STRING_MAX = 1000
const COLL_WEIGHTS_MAX = 0
const EXPR_NEST_MAX = 32
const LINE_MAX = 2048
const RE_DUP_MAX = 255
const X_LITTLE_ENDIAN = 1234
const X_BIG_ENDIAN = 4321
const X_PDP_ENDIAN = 3412
const X_QUAD_HIGHWORD = 1
const X_QUAD_LOWWORD = 0
const NBBY = 8
const MSTATUS_UIE = 0x00000001
const MSTATUS_SIE = 0x00000002
const MSTATUS_HIE = 0x00000004
const MSTATUS_MIE = 0x00000008
const MSTATUS_UPIE = 0x00000010
const MSTATUS_SPIE = 0x00000020
const MSTATUS_HPIE = 0x00000040
const MSTATUS_MPIE = 0x00000080
const MSTATUS_SPP = 0x00000100
const MSTATUS_VS = 0x00000600
const MSTATUS_MPP = 0x00001800
const MSTATUS_FS = 0x00006000
const MSTATUS_XS = 0x00018000
const MSTATUS_MPRV = 0x00020000
const MSTATUS_SUM = 0x00040000
const MSTATUS_MXR = 0x00080000
const MSTATUS_TVM = 0x00100000
const MSTATUS_TW = 0x00200000
const MSTATUS_TSR = 0x00400000
const MSTATUS32_SD = 0x80000000
const MSTATUS_UXL = 0x0000000300000000
const MSTATUS_SXL = 0x0000000C00000000
const MSTATUS64_SD = 0x8000000000000000
const MEXSTATUS_SOFT_RST = 0x00000003
const MEXSTATUS_LPMD = 0x0000000C
const MEXSTATUS_WFFEN = 0x00000010
const MEXSTATUS_EXPT_VLD = 0x00000020
const MEXSTATUS_LOCKUP = 0x00000040
const MEXSTATUS_NMISTS = 0x00000080
const MEXSTATUS_BUSEER = 0x00000100
const SSTATUS_UIE = 0x00000001
const SSTATUS_SIE = 0x00000002
const SSTATUS_UPIE = 0x00000010
const SSTATUS_SPIE = 0x00000020
const SSTATUS_SPP = 0x00000100
const SSTATUS_VS = 0x00000600
const SSTATUS_FS = 0x00006000
const SSTATUS_XS = 0x00018000
const SSTATUS_SUM = 0x00040000
const SSTATUS_MXR = 0x00080000
const SSTATUS32_SD = 0x80000000
const SSTATUS_UXL = 0x0000000300000000
const SSTATUS64_SD = 0x8000000000000000
const USTATUS_UIE = 0x00000001
const USTATUS_UPIE = 0x00000010
const DCSR_CAUSE_NONE = 0
const DCSR_CAUSE_SWBP = 1
const DCSR_CAUSE_HWBP = 2
const DCSR_CAUSE_DEBUGINT = 3
const DCSR_CAUSE_STEP = 4
const DCSR_CAUSE_HALT = 5
const DCSR_CAUSE_GROUP = 6
const MCONTROL_TYPE_NONE = 0
const MCONTROL_TYPE_MATCH = 2
const MCONTROL_ACTION_DEBUG_EXCEPTION = 0
const MCONTROL_ACTION_DEBUG_MODE = 1
const MCONTROL_ACTION_TRACE_START = 2
const MCONTROL_ACTION_TRACE_STOP = 3
const MCONTROL_ACTION_TRACE_EMIT = 4
const MCONTROL_MATCH_EQUAL = 0
const MCONTROL_MATCH_NAPOT = 1
const MCONTROL_MATCH_GE = 2
const MCONTROL_MATCH_LT = 3
const MCONTROL_MATCH_MASK_LOW = 4
const MCONTROL_MATCH_MASK_HIGH = 5
const PRV_U = 0
const PRV_S = 1
const PRV_H = 2
const PRV_M = 3
const SATP32_MODE = 0x80000000
const SATP32_ASID = 0x7FC00000
const SATP32_PPN = 0x003FFFFF
const SATP64_MODE = 0xF000000000000000
const SATP64_ASID = 0x0FFFF00000000000
const SATP64_PPN = 0x00000FFFFFFFFFFF
const SATP_MODE_OFF = 0
const SATP_MODE_SV32 = 1
const SATP_MODE_SV39 = 8
const SATP_MODE_SV48 = 9
const SATP_MODE_SV57 = 10
const SATP_MODE_SV64 = 11
const PMP_R = 0x01
const PMP_W = 0x02
const PMP_X = 0x04
const PMP_A = 0x18
const PMP_L = 0x80
const PMP_SHIFT = 2
const PMP_TOR = 0x08
const PMP_NA4 = 0x10
const PMP_NAPOT = 0x18
const IRQ_U_SOFT = 0
const IRQ_S_SOFT = 1
const IRQ_H_SOFT = 2
const IRQ_M_SOFT = 3
const IRQ_U_TIMER = 4
const IRQ_S_TIMER = 5
const IRQ_H_TIMER = 6
const IRQ_M_TIMER = 7
const IRQ_U_EXT = 8
const IRQ_S_EXT = 9
const IRQ_H_EXT = 10
const IRQ_M_EXT = 11
const IRQ_COP = 12
const IRQ_HOST = 13
const DEFAULT_RSTVEC = 0x00001000
const CLINT_BASE = 0x02000000
const CLINT_SIZE = 0x000c0000
const EXT_IO_BASE = 0x40000000
const DRAM_BASE = 0x80000000
const PTE_V = 0x001
const PTE_R = 0x002
const PTE_W = 0x004
const PTE_X = 0x008
const PTE_U = 0x010
const PTE_G = 0x020
const PTE_A = 0x040
const PTE_D = 0x080
const PTE_SOFT = 0x300
const PTE_PPN_SHIFT = 10
const RISCV_PGLEVEL_BITS = 10
const RISCV_PGSHIFT = 12
const CSR_PMACFG0 = 0xBC0
const CSR_PMAADDR0 = 0xBD0
const PMA_SHIFT = 2
const PMA_TOR = 0x40000000
const PMA_NA4 = 0x80000000
const PMA_NAPOT = 0xC0000000
const CSR_PMPCFG0 = 0x3A0
const CSR_PMPADDR0 = 0x3B0
const PMPADDR_ALL = 0xFFFFFFFF
const MEXSTATUS = 0x7E1
const MHINT = 0x7C5
const LDPC0 = 0xBE0
const LDPC1 = 0xBE1
const STPC0 = 0xBF0
const STPC1 = 0xBF1
const STPC2 = 0xBF2
const RVHAL_INTR_ENABLE_THRESH = 1
const MTVEC_MODE_CSR = 1
const RV_EXTERNAL_INT_COUNT = 32
const RV_EXTERNAL_INT_OFFSET = 0
const CSR_PCER_MACHINE = 0x7e0
const CSR_PCMR_MACHINE = 0x7e1
const CSR_PCCR_MACHINE = 0x7e2
const RVHAL_EXCM_LEVEL = 4
const ESP_CPU_INTR_DESC_FLAG_SPECIAL = 0x01
const ESP_CPU_INTR_DESC_FLAG_RESVD = 0x02
const SPINLOCK_FREE = 0xB33FFFFF
const SPINLOCK_NO_WAIT = 0
const SPINLOCK_OWNER_ID_0 = 0xCDCD
const SPINLOCK_OWNER_ID_1 = 0xABAB
const ESP_IDF_VERSION_MAJOR = 5
const ESP_IDF_VERSION_MINOR = 4
const ESP_IDF_VERSION_PATCH = 2
const X_LIBC_LIMITS_H_ = 1
const NL_ARGMAX = 32
const X_POSIX2_RE_DUP_MAX = 255
const CHAR_MIN = 0
const PortCRITICAL_NESTING_IN_TCB = 0
const PortBYTE_ALIGNMENT = 16
const PortTICK_TYPE_IS_ATOMIC = 1
const PortUSING_MPU_WRAPPERS = 0
const PortNUM_CONFIGURABLE_REGIONS = 1
const PortHAS_STACK_OVERFLOW_CHECKING = 0
const ConfigUSE_C_RUNTIME_TLS_SUPPORT = 1
const INCLUDE_xQueueGetMutexHolder = 0
const ConfigUSE_DAEMON_TASK_STARTUP_HOOK = 0
const ConfigUSE_APPLICATION_TASK_TAG = 0
const ConfigUSE_ALTERNATIVE_API = 0
const ConfigASSERT_DEFINED = 1
const ConfigPRECONDITION_DEFINED = 0
const ConfigUSE_MINI_LIST_ITEM = 1
const ConfigGENERATE_RUN_TIME_STATS = 0
const ConfigUSE_MALLOC_FAILED_HOOK = 0
const ConfigEXPECTED_IDLE_TIME_BEFORE_SLEEP = 2
const ConfigINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS = 0
const ConfigUSE_STATS_FORMATTING_FUNCTIONS = 0
const ConfigUSE_TRACE_FACILITY = 0
const ConfigUSE_POSIX_ERRNO = 0
const ConfigUSE_SB_COMPLETED_CALLBACK = 0
const ConfigINITIAL_TICK_COUNT = 0
const ConfigUSE_TASK_FPU_SUPPORT = 1
const ConfigENABLE_MPU = 0
const ConfigENABLE_FPU = 1
const ConfigENABLE_MVE = 0
const ConfigENABLE_TRUSTZONE = 1
const ConfigRUN_FREERTOS_SECURE_ONLY = 0
const ConfigRUN_ADDITIONAL_TESTS = 0
const TskKERNEL_VERSION_NUMBER = "V10.5.1"
const TskKERNEL_VERSION_MAJOR = 10
const TskKERNEL_VERSION_MINOR = 5
const TskKERNEL_VERSION_BUILD = 1
const ADC_DMA_DESC_ALIGN = 4

type X__int8T c.Char
type X__uint8T c.Char
type X__int16T int16
type X__uint16T uint16
type X__int32T c.Int
type X__uint32T c.Uint
type X__int64T c.LongLong
type X__uint64T c.UlongLong
type X__intLeast8T c.Char
type X__uintLeast8T c.Char
type X__intLeast16T int16
type X__uintLeast16T uint16
type X__intLeast32T c.Int
type X__uintLeast32T c.Uint
type X__intLeast64T c.LongLong
type X__uintLeast64T c.UlongLong
type X__intmaxT c.LongLong
type X__uintmaxT c.UlongLong
type X__intptrT c.Int
type X__uintptrT c.Uint
type PtrdiffT c.Int
type WcharT c.Int

type MaxAlignT struct {
	X__clangMaxAlignNonce1 c.LongLong
	X__clangMaxAlignNonce2 c.Double
}
type IntLeast8T X__intLeast8T
type UintLeast8T X__uintLeast8T
type IntLeast16T X__intLeast16T
type UintLeast16T X__uintLeast16T
type IntLeast32T X__intLeast32T
type UintLeast32T X__uintLeast32T
type IntLeast64T X__intLeast64T
type UintLeast64T X__uintLeast64T
type IntFast8T c.Char
type UintFast8T c.Char
type IntFast16T int16
type UintFast16T uint16
type IntFast32T c.Int
type UintFast32T c.Uint
type IntFast64T c.LongLong
type UintFast64T c.UlongLong
type X__gnucVaList c.Pointer
type WintT c.Uint
type X__blkcntT c.Long
type X__blksizeT c.Long
type X__fsblkcntT X__uint64T
type X__fsfilcntT X__uint32T
type X_offT c.Long
type X__pidT c.Int
type X__devT int16
type X__uidT uint16
type X__gidT uint16
type X__idT X__uint32T
type X__inoT uint16
type X__modeT X__uint32T
type X_off64T c.LongLong
type X__offT X_offT
type X__loffT X_off64T
type X__keyT c.Long
type X_fposT c.Long
type X__sizeT c.Uint
type X_ssizeT c.Int
type X__ssizeT X_ssizeT

type X_mbstateT struct {
	X__count c.Int
	X__value struct {
		X__wch WintT
	}
}
type X_iconvT c.Pointer
type X__clockT c.Ulong
type X__timeT X__intLeast64T
type X__clockidT c.Ulong
type X__daddrT c.Long
type X__timerT c.Ulong
type X__saFamilyT X__uint8T
type X__socklenT X__uint32T
type X__nlItem c.Int
type X__nlinkT uint16
type X__susecondsT c.Long
type X__usecondsT c.Ulong
type X__vaList c.Pointer
type X__ULong c.Ulong

type X__lock struct {
	Unused [8]uint8
}
type X_LOCKT *X__lock
type X_lockT X_LOCKT
type X_flockT X_LOCKT

type X_reent struct {
	Unused [8]uint8
}

type X__localeT struct {
	Unused [8]uint8
}

type X_Bigint struct {
	X_next   *X_Bigint
	X_k      c.Int
	X_maxwds c.Int
	X_sign   c.Int
	X_wds    c.Int
	X_x      [1]X__ULong
}

type X__tm struct {
	X__tmSec   c.Int
	X__tmMin   c.Int
	X__tmHour  c.Int
	X__tmMday  c.Int
	X__tmMon   c.Int
	X__tmYear  c.Int
	X__tmWday  c.Int
	X__tmYday  c.Int
	X__tmIsdst c.Int
}

type X_onExitArgs struct {
	X_fnargs    [32]c.Pointer
	X_dsoHandle [32]c.Pointer
	X_fntypes   X__ULong
	X_isCxa     X__ULong
}

type X_atexit struct {
	X_next          *X_atexit
	X_ind           c.Int
	X_fns           [32]c.Pointer
	X_onExitArgsPtr *X_onExitArgs
}

type X__sbuf struct {
	X_base *c.Char
	X_size c.Int
}

type X__sFILE struct {
	X_p       *c.Char
	X_r       c.Int
	X_w       c.Int
	X_flags   int16
	X_file    int16
	X_bf      X__sbuf
	X_lbfsize c.Int
	X_data    *X_reent
	X_cookie  c.Pointer
	X_read    c.Pointer
	X_write   c.Pointer
	X_seek    c.Pointer
	X_close   c.Pointer
	X_ub      X__sbuf
	X_up      *c.Char
	X_ur      c.Int
	X_ubuf    [3]c.Char
	X_nbuf    [1]c.Char
	X_lb      X__sbuf
	X_blksize c.Int
	X_offset  X_offT
	X_lock    X_flockT
	X_mbstate X_mbstateT
	X_flags2  c.Int
}
type X__FILE X__sFILE

type X_glue struct {
	X_next  *X_glue
	X_niobs c.Int
	X_iobs  *X__FILE
}

type X_rand48 struct {
	X_seed     [3]uint16
	X_mult     [3]uint16
	X_add      uint16
	X_randNext c.UlongLong
}

type X_mprec struct {
	X_result   *X_Bigint
	X_resultK  c.Int
	X_p5s      *X_Bigint
	X_freelist **X_Bigint
}

type X_miscReent struct {
	X_strtokLast     *c.Char
	X_mblenState     X_mbstateT
	X_wctombState    X_mbstateT
	X_mbtowcState    X_mbstateT
	X_l64aBuf        [8]c.Char
	X_getdateErr     c.Int
	X_mbrlenState    X_mbstateT
	X_mbrtowcState   X_mbstateT
	X_mbsrtowcsState X_mbstateT
	X_wcrtombState   X_mbstateT
	X_wcsrtombsState X_mbstateT
}

type DivT struct {
	Quot c.Int
	Rem  c.Int
}

type LdivT struct {
	Quot c.Long
	Rem  c.Long
}

type LldivT struct {
	Quot c.LongLong
	Rem  c.LongLong
}

// llgo:type C
type X__comparFnT func(c.Pointer, c.Pointer) c.Int
type FposT X_fposT
type OffT X__offT
type EspErrT c.Int
type SocRootClkT c.Int

const (
	SOC_ROOT_CLK_INT_RC_FAST SocRootClkT = 0
	SOC_ROOT_CLK_INT_RC_SLOW SocRootClkT = 1
	SOC_ROOT_CLK_EXT_XTAL    SocRootClkT = 2
	SOC_ROOT_CLK_EXT_XTAL32K SocRootClkT = 3
)

type SocCpuClkSrcT c.Int

const (
	SOC_CPU_CLK_SRC_XTAL    SocCpuClkSrcT = 0
	SOC_CPU_CLK_SRC_PLL     SocCpuClkSrcT = 1
	SOC_CPU_CLK_SRC_RC_FAST SocCpuClkSrcT = 2
	SOC_CPU_CLK_SRC_INVALID SocCpuClkSrcT = 3
)

type SocRtcSlowClkSrcT c.Int

const (
	SOC_RTC_SLOW_CLK_SRC_RC_SLOW      SocRtcSlowClkSrcT = 0
	SOC_RTC_SLOW_CLK_SRC_XTAL32K      SocRtcSlowClkSrcT = 1
	SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256 SocRtcSlowClkSrcT = 2
	SOC_RTC_SLOW_CLK_SRC_INVALID      SocRtcSlowClkSrcT = 3
)

type SocRtcFastClkSrcT c.Int

const (
	SOC_RTC_FAST_CLK_SRC_XTAL_D2  SocRtcFastClkSrcT = 0
	SOC_RTC_FAST_CLK_SRC_XTAL_DIV SocRtcFastClkSrcT = 0
	SOC_RTC_FAST_CLK_SRC_RC_FAST  SocRtcFastClkSrcT = 1
	SOC_RTC_FAST_CLK_SRC_INVALID  SocRtcFastClkSrcT = 2
)

type SocXtalFreqT c.Int

const (
	SOC_XTAL_FREQ_32M SocXtalFreqT = 32
	SOC_XTAL_FREQ_40M SocXtalFreqT = 40
)

type SocModuleClkT c.Int

const (
	SOC_MOD_CLK_CPU          SocModuleClkT = 1
	SOC_MOD_CLK_RTC_FAST     SocModuleClkT = 2
	SOC_MOD_CLK_RTC_SLOW     SocModuleClkT = 3
	SOC_MOD_CLK_APB          SocModuleClkT = 4
	SOC_MOD_CLK_PLL_F80M     SocModuleClkT = 5
	SOC_MOD_CLK_PLL_F160M    SocModuleClkT = 6
	SOC_MOD_CLK_XTAL32K      SocModuleClkT = 7
	SOC_MOD_CLK_RC_FAST      SocModuleClkT = 8
	SOC_MOD_CLK_RC_FAST_D256 SocModuleClkT = 9
	SOC_MOD_CLK_XTAL         SocModuleClkT = 10
	SOC_MOD_CLK_INVALID      SocModuleClkT = 11
)

type SocPeriphSystimerClkSrcT c.Int

const (
	SYSTIMER_CLK_SRC_XTAL    SocPeriphSystimerClkSrcT = 10
	SYSTIMER_CLK_SRC_DEFAULT SocPeriphSystimerClkSrcT = 10
)

type SocPeriphGptimerClkSrcT c.Int

const (
	GPTIMER_CLK_SRC_APB     SocPeriphGptimerClkSrcT = 4
	GPTIMER_CLK_SRC_XTAL    SocPeriphGptimerClkSrcT = 10
	GPTIMER_CLK_SRC_DEFAULT SocPeriphGptimerClkSrcT = 4
)

type SocPeriphTgClkSrcLegacyT c.Int

const (
	TIMER_SRC_CLK_APB     SocPeriphTgClkSrcLegacyT = 4
	TIMER_SRC_CLK_XTAL    SocPeriphTgClkSrcLegacyT = 10
	TIMER_SRC_CLK_DEFAULT SocPeriphTgClkSrcLegacyT = 4
)

type SocPeriphRmtClkSrcT c.Int

const (
	RMT_CLK_SRC_APB     SocPeriphRmtClkSrcT = 4
	RMT_CLK_SRC_RC_FAST SocPeriphRmtClkSrcT = 8
	RMT_CLK_SRC_XTAL    SocPeriphRmtClkSrcT = 10
	RMT_CLK_SRC_DEFAULT SocPeriphRmtClkSrcT = 4
)

type SocPeriphRmtClkSrcLegacyT c.Int

const (
	RMT_BASECLK_APB     SocPeriphRmtClkSrcLegacyT = 4
	RMT_BASECLK_XTAL    SocPeriphRmtClkSrcLegacyT = 10
	RMT_BASECLK_DEFAULT SocPeriphRmtClkSrcLegacyT = 4
)

type SocPeriphTemperatureSensorClkSrcT c.Int

const (
	TEMPERATURE_SENSOR_CLK_SRC_XTAL    SocPeriphTemperatureSensorClkSrcT = 10
	TEMPERATURE_SENSOR_CLK_SRC_RC_FAST SocPeriphTemperatureSensorClkSrcT = 8
	TEMPERATURE_SENSOR_CLK_SRC_DEFAULT SocPeriphTemperatureSensorClkSrcT = 10
)

type SocPeriphUartClkSrcLegacyT c.Int

const (
	UART_SCLK_APB     SocPeriphUartClkSrcLegacyT = 4
	UART_SCLK_RTC     SocPeriphUartClkSrcLegacyT = 8
	UART_SCLK_XTAL    SocPeriphUartClkSrcLegacyT = 10
	UART_SCLK_DEFAULT SocPeriphUartClkSrcLegacyT = 4
)

type SocPeriphI2sClkSrcT c.Int

const (
	I2S_CLK_SRC_DEFAULT  SocPeriphI2sClkSrcT = 6
	I2S_CLK_SRC_PLL_160M SocPeriphI2sClkSrcT = 6
	I2S_CLK_SRC_XTAL     SocPeriphI2sClkSrcT = 10
	I2S_CLK_SRC_EXTERNAL SocPeriphI2sClkSrcT = -1
)

type SocPeriphI2cClkSrcT c.Int

const (
	I2C_CLK_SRC_XTAL    SocPeriphI2cClkSrcT = 10
	I2C_CLK_SRC_RC_FAST SocPeriphI2cClkSrcT = 8
	I2C_CLK_SRC_DEFAULT SocPeriphI2cClkSrcT = 10
)

type SocPeriphSpiClkSrcT c.Int

const (
	SPI_CLK_SRC_DEFAULT SocPeriphSpiClkSrcT = 4
	SPI_CLK_SRC_APB     SocPeriphSpiClkSrcT = 4
	SPI_CLK_SRC_XTAL    SocPeriphSpiClkSrcT = 10
)

type SocPeriphSdmClkSrcT c.Int

const (
	SDM_CLK_SRC_APB     SocPeriphSdmClkSrcT = 4
	SDM_CLK_SRC_DEFAULT SocPeriphSdmClkSrcT = 4
)

type SocPeriphGlitchFilterClkSrcT c.Int

const (
	GLITCH_FILTER_CLK_SRC_APB     SocPeriphGlitchFilterClkSrcT = 4
	GLITCH_FILTER_CLK_SRC_DEFAULT SocPeriphGlitchFilterClkSrcT = 4
)

type SocPeriphTwaiClkSrcT c.Int

const (
	TWAI_CLK_SRC_APB     SocPeriphTwaiClkSrcT = 4
	TWAI_CLK_SRC_DEFAULT SocPeriphTwaiClkSrcT = 4
)

type SocPeriphAdcDigiClkSrcT c.Int

const (
	ADC_DIGI_CLK_SRC_APB     SocPeriphAdcDigiClkSrcT = 4
	ADC_DIGI_CLK_SRC_DEFAULT SocPeriphAdcDigiClkSrcT = 4
)

type SocPeriphMwdtClkSrcT c.Int

const (
	MWDT_CLK_SRC_XTAL    SocPeriphMwdtClkSrcT = 10
	MWDT_CLK_SRC_APB     SocPeriphMwdtClkSrcT = 4
	MWDT_CLK_SRC_DEFAULT SocPeriphMwdtClkSrcT = 10
)

type SocPeriphLedcClkSrcLegacyT c.Int

const (
	LEDC_AUTO_CLK        SocPeriphLedcClkSrcLegacyT = 0
	LEDC_USE_APB_CLK     SocPeriphLedcClkSrcLegacyT = 4
	LEDC_USE_RC_FAST_CLK SocPeriphLedcClkSrcLegacyT = 8
	LEDC_USE_XTAL_CLK    SocPeriphLedcClkSrcLegacyT = 10
	LEDC_USE_RTC8M_CLK   SocPeriphLedcClkSrcLegacyT = 8
)

type SocClkoutSigIdT c.Int

const (
	CLKOUT_SIG_PLL      SocClkoutSigIdT = 1
	CLKOUT_SIG_RC_SLOW  SocClkoutSigIdT = 4
	CLKOUT_SIG_XTAL     SocClkoutSigIdT = 5
	CLKOUT_SIG_PLL_F80M SocClkoutSigIdT = 13
	CLKOUT_SIG_RC_FAST  SocClkoutSigIdT = 14
	CLKOUT_SIG_INVALID  SocClkoutSigIdT = 255
)

type AdcUnitT c.Int

const (
	ADC_UNIT_1 AdcUnitT = 0
	ADC_UNIT_2 AdcUnitT = 1
)

type AdcChannelT c.Int

const (
	ADC_CHANNEL_0 AdcChannelT = 0
	ADC_CHANNEL_1 AdcChannelT = 1
	ADC_CHANNEL_2 AdcChannelT = 2
	ADC_CHANNEL_3 AdcChannelT = 3
	ADC_CHANNEL_4 AdcChannelT = 4
	ADC_CHANNEL_5 AdcChannelT = 5
	ADC_CHANNEL_6 AdcChannelT = 6
	ADC_CHANNEL_7 AdcChannelT = 7
	ADC_CHANNEL_8 AdcChannelT = 8
	ADC_CHANNEL_9 AdcChannelT = 9
)

type AdcAttenT c.Int

const (
	ADC_ATTEN_DB_0   AdcAttenT = 0
	ADC_ATTEN_DB_2_5 AdcAttenT = 1
	ADC_ATTEN_DB_6   AdcAttenT = 2
	ADC_ATTEN_DB_12  AdcAttenT = 3
	ADC_ATTEN_DB_11  AdcAttenT = 3
)

type AdcBitwidthT c.Int

const (
	ADC_BITWIDTH_DEFAULT AdcBitwidthT = 0
	ADC_BITWIDTH_9       AdcBitwidthT = 9
	ADC_BITWIDTH_10      AdcBitwidthT = 10
	ADC_BITWIDTH_11      AdcBitwidthT = 11
	ADC_BITWIDTH_12      AdcBitwidthT = 12
	ADC_BITWIDTH_13      AdcBitwidthT = 13
)

type AdcUlpModeT c.Int

const (
	ADC_ULP_MODE_DISABLE AdcUlpModeT = 0
	ADC_ULP_MODE_FSM     AdcUlpModeT = 1
	ADC_ULP_MODE_RISCV   AdcUlpModeT = 2
)

type AdcDigiConvertModeT c.Int

const (
	ADC_CONV_SINGLE_UNIT_1 AdcDigiConvertModeT = 1
	ADC_CONV_SINGLE_UNIT_2 AdcDigiConvertModeT = 2
	ADC_CONV_BOTH_UNIT     AdcDigiConvertModeT = 3
	ADC_CONV_ALTER_UNIT    AdcDigiConvertModeT = 7
)

type AdcDigiOutputFormatT c.Int

const (
	ADC_DIGI_OUTPUT_FORMAT_TYPE1 AdcDigiOutputFormatT = 0
	ADC_DIGI_OUTPUT_FORMAT_TYPE2 AdcDigiOutputFormatT = 1
)

type AdcOneshotClkSrcT SocPeriphAdcDigiClkSrcT
type AdcContinuousClkSrcT SocPeriphAdcDigiClkSrcT

/**
 * @brief ADC digital controller pattern configuration
 */

type AdcDigiPatternConfigT struct {
	Atten    c.Uint8T
	Channel  c.Uint8T
	Unit     c.Uint8T
	BitWidth c.Uint8T
}
type AdcDigiIirFilterT c.Int

const (
	ADC_DIGI_IIR_FILTER_0 AdcDigiIirFilterT = 0
	ADC_DIGI_IIR_FILTER_1 AdcDigiIirFilterT = 1
)

type AdcDigiIirFilterCoeffT c.Int

const (
	ADC_DIGI_IIR_FILTER_COEFF_2  AdcDigiIirFilterCoeffT = 0
	ADC_DIGI_IIR_FILTER_COEFF_4  AdcDigiIirFilterCoeffT = 1
	ADC_DIGI_IIR_FILTER_COEFF_8  AdcDigiIirFilterCoeffT = 2
	ADC_DIGI_IIR_FILTER_COEFF_16 AdcDigiIirFilterCoeffT = 3
	ADC_DIGI_IIR_FILTER_COEFF_32 AdcDigiIirFilterCoeffT = 4
	ADC_DIGI_IIR_FILTER_COEFF_64 AdcDigiIirFilterCoeffT = 5
)

type AdcMonitorIdT c.Int

const (
	ADC_MONITOR_0 AdcMonitorIdT = 0
	ADC_MONITOR_1 AdcMonitorIdT = 1
)

type AdcMonitorModeT c.Int

const (
	ADC_MONITOR_MODE_HIGH AdcMonitorModeT = 0
	ADC_MONITOR_MODE_LOW  AdcMonitorModeT = 1
)

/**
 * @brief ADC digital controller (DMA mode) output data format.
 *        Used to analyze the acquired ADC (DMA) data.
 */

type AdcDigiOutputDataT struct {
	Unused [8]uint8
}
type AdcBitsWidthT c.Int

const (
	ADC_WIDTH_BIT_12 AdcBitsWidthT = 12
	ADC_WIDTH_MAX    AdcBitsWidthT = 13
)

type Adc1ChannelT c.Int

const (
	ADC1_CHANNEL_0   Adc1ChannelT = 0
	ADC1_CHANNEL_1   Adc1ChannelT = 1
	ADC1_CHANNEL_2   Adc1ChannelT = 2
	ADC1_CHANNEL_3   Adc1ChannelT = 3
	ADC1_CHANNEL_4   Adc1ChannelT = 4
	ADC1_CHANNEL_MAX Adc1ChannelT = 5
)

type Adc2ChannelT c.Int

const (
	ADC2_CHANNEL_0   Adc2ChannelT = 0
	ADC2_CHANNEL_MAX Adc2ChannelT = 1
)

/**
 * @brief ADC DMA driver configuration
 */

type AdcDigiInitConfigS struct {
	MaxStoreBufSize c.Uint32T
	ConvNumEachIntr c.Uint32T
	Adc1ChanMask    c.Uint32T
	Adc2ChanMask    c.Uint32T
}
type AdcDigiInitConfigT AdcDigiInitConfigS

/**
 * @brief ADC digital controller settings
 */

type AdcDigiConfigurationT struct {
	ConvLimitEn  bool
	ConvLimitNum c.Uint32T
	PatternNum   c.Uint32T
	AdcPattern   *AdcDigiPatternConfigT
	SampleFreqHz c.Uint32T
	ConvMode     AdcDigiConvertModeT
	Format       AdcDigiOutputFormatT
}

// llgo:type C
type IntrHandlerT func(c.Pointer)

type IntrHandleDataT struct {
	Unused [8]uint8
}
type IntrHandleT *IntrHandleDataT
type EspIntrCpuAffinityT c.Int

const (
	ESP_INTR_CPU_AFFINITY_AUTO EspIntrCpuAffinityT = 0
	ESP_INTR_CPU_AFFINITY_0    EspIntrCpuAffinityT = 1
	ESP_INTR_CPU_AFFINITY_1    EspIntrCpuAffinityT = 2
)

type DmaDescriptorS struct {
	Unused [8]uint8
}
type DmaDescriptorT DmaDescriptorS
type DmaDescriptorAlign4T DmaDescriptorT

type DmaDescriptorAlign8S struct {
	Unused [8]uint8
}
type DmaDescriptorAlign8T DmaDescriptorAlign8S
type AdcArbiterModeT c.Int

const (
	ADC_ARB_MODE_SHIELD AdcArbiterModeT = 0
	ADC_ARB_MODE_FIX    AdcArbiterModeT = 1
	ADC_ARB_MODE_LOOP   AdcArbiterModeT = 2
)

/**
 * @brief ADC arbiter work mode and priority setting.
 *
 * @note Only ADC2 support arbiter.
 */

type AdcArbiterT struct {
	Mode     AdcArbiterModeT
	RtcPri   c.Uint8T
	DigPri   c.Uint8T
	PwdetPri c.Uint8T
}
type AdcHalWorkModeT c.Int

const (
	ADC_HAL_SINGLE_READ_MODE     AdcHalWorkModeT = 0
	ADC_HAL_CONTINUOUS_READ_MODE AdcHalWorkModeT = 1
	ADC_HAL_PWDET_MODE           AdcHalWorkModeT = 2
	ADC_HAL_LP_MODE              AdcHalWorkModeT = 3
)

type ApbSaradcDevS struct {
	Ctrl struct {
		Val c.Uint32T
	}
	Ctrl2 struct {
		Val c.Uint32T
	}
	FilterCtrl1 struct {
		Val c.Uint32T
	}
	FsmWait struct {
		Val c.Uint32T
	}
	Sar1Status c.Uint32T
	Sar2Status c.Uint32T
	SarPattTab [2]struct {
		Val c.Uint32T
	}
	OnetimeSample struct {
		Val c.Uint32T
	}
	ApbAdcArbCtrl struct {
		Val c.Uint32T
	}
	FilterCtrl0 struct {
		Val c.Uint32T
	}
	ApbSaradc1DataStatus struct {
		Val c.Uint32T
	}
	ApbSaradc2DataStatus struct {
		Val c.Uint32T
	}
	Thres0Ctrl struct {
		Val c.Uint32T
	}
	Thres1Ctrl struct {
		Val c.Uint32T
	}
	ThresCtrl struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	DmaConf struct {
		Val c.Uint32T
	}
	ApbAdcClkmConf struct {
		Val c.Uint32T
	}
	ApbTsensCtrl struct {
		Val c.Uint32T
	}
	ApbTsensCtrl2 struct {
		Val c.Uint32T
	}
	Cali struct {
		Val c.Uint32T
	}
	Reserved64  c.Uint32T
	Reserved68  c.Uint32T
	Reserved6c  c.Uint32T
	Reserved70  c.Uint32T
	Reserved74  c.Uint32T
	Reserved78  c.Uint32T
	Reserved7c  c.Uint32T
	Reserved80  c.Uint32T
	Reserved84  c.Uint32T
	Reserved88  c.Uint32T
	Reserved8c  c.Uint32T
	Reserved90  c.Uint32T
	Reserved94  c.Uint32T
	Reserved98  c.Uint32T
	Reserved9c  c.Uint32T
	ReservedA0  c.Uint32T
	ReservedA4  c.Uint32T
	ReservedA8  c.Uint32T
	ReservedAc  c.Uint32T
	ReservedB0  c.Uint32T
	ReservedB4  c.Uint32T
	ReservedB8  c.Uint32T
	ReservedBc  c.Uint32T
	ReservedC0  c.Uint32T
	ReservedC4  c.Uint32T
	ReservedC8  c.Uint32T
	ReservedCc  c.Uint32T
	ReservedD0  c.Uint32T
	ReservedD4  c.Uint32T
	ReservedD8  c.Uint32T
	ReservedDc  c.Uint32T
	ReservedE0  c.Uint32T
	ReservedE4  c.Uint32T
	ReservedE8  c.Uint32T
	ReservedEc  c.Uint32T
	ReservedF0  c.Uint32T
	ReservedF4  c.Uint32T
	ReservedF8  c.Uint32T
	ReservedFc  c.Uint32T
	Reserved100 c.Uint32T
	Reserved104 c.Uint32T
	Reserved108 c.Uint32T
	Reserved10c c.Uint32T
	Reserved110 c.Uint32T
	Reserved114 c.Uint32T
	Reserved118 c.Uint32T
	Reserved11c c.Uint32T
	Reserved120 c.Uint32T
	Reserved124 c.Uint32T
	Reserved128 c.Uint32T
	Reserved12c c.Uint32T
	Reserved130 c.Uint32T
	Reserved134 c.Uint32T
	Reserved138 c.Uint32T
	Reserved13c c.Uint32T
	Reserved140 c.Uint32T
	Reserved144 c.Uint32T
	Reserved148 c.Uint32T
	Reserved14c c.Uint32T
	Reserved150 c.Uint32T
	Reserved154 c.Uint32T
	Reserved158 c.Uint32T
	Reserved15c c.Uint32T
	Reserved160 c.Uint32T
	Reserved164 c.Uint32T
	Reserved168 c.Uint32T
	Reserved16c c.Uint32T
	Reserved170 c.Uint32T
	Reserved174 c.Uint32T
	Reserved178 c.Uint32T
	Reserved17c c.Uint32T
	Reserved180 c.Uint32T
	Reserved184 c.Uint32T
	Reserved188 c.Uint32T
	Reserved18c c.Uint32T
	Reserved190 c.Uint32T
	Reserved194 c.Uint32T
	Reserved198 c.Uint32T
	Reserved19c c.Uint32T
	Reserved1a0 c.Uint32T
	Reserved1a4 c.Uint32T
	Reserved1a8 c.Uint32T
	Reserved1ac c.Uint32T
	Reserved1b0 c.Uint32T
	Reserved1b4 c.Uint32T
	Reserved1b8 c.Uint32T
	Reserved1bc c.Uint32T
	Reserved1c0 c.Uint32T
	Reserved1c4 c.Uint32T
	Reserved1c8 c.Uint32T
	Reserved1cc c.Uint32T
	Reserved1d0 c.Uint32T
	Reserved1d4 c.Uint32T
	Reserved1d8 c.Uint32T
	Reserved1dc c.Uint32T
	Reserved1e0 c.Uint32T
	Reserved1e4 c.Uint32T
	Reserved1e8 c.Uint32T
	Reserved1ec c.Uint32T
	Reserved1f0 c.Uint32T
	Reserved1f4 c.Uint32T
	Reserved1f8 c.Uint32T
	Reserved1fc c.Uint32T
	Reserved200 c.Uint32T
	Reserved204 c.Uint32T
	Reserved208 c.Uint32T
	Reserved20c c.Uint32T
	Reserved210 c.Uint32T
	Reserved214 c.Uint32T
	Reserved218 c.Uint32T
	Reserved21c c.Uint32T
	Reserved220 c.Uint32T
	Reserved224 c.Uint32T
	Reserved228 c.Uint32T
	Reserved22c c.Uint32T
	Reserved230 c.Uint32T
	Reserved234 c.Uint32T
	Reserved238 c.Uint32T
	Reserved23c c.Uint32T
	Reserved240 c.Uint32T
	Reserved244 c.Uint32T
	Reserved248 c.Uint32T
	Reserved24c c.Uint32T
	Reserved250 c.Uint32T
	Reserved254 c.Uint32T
	Reserved258 c.Uint32T
	Reserved25c c.Uint32T
	Reserved260 c.Uint32T
	Reserved264 c.Uint32T
	Reserved268 c.Uint32T
	Reserved26c c.Uint32T
	Reserved270 c.Uint32T
	Reserved274 c.Uint32T
	Reserved278 c.Uint32T
	Reserved27c c.Uint32T
	Reserved280 c.Uint32T
	Reserved284 c.Uint32T
	Reserved288 c.Uint32T
	Reserved28c c.Uint32T
	Reserved290 c.Uint32T
	Reserved294 c.Uint32T
	Reserved298 c.Uint32T
	Reserved29c c.Uint32T
	Reserved2a0 c.Uint32T
	Reserved2a4 c.Uint32T
	Reserved2a8 c.Uint32T
	Reserved2ac c.Uint32T
	Reserved2b0 c.Uint32T
	Reserved2b4 c.Uint32T
	Reserved2b8 c.Uint32T
	Reserved2bc c.Uint32T
	Reserved2c0 c.Uint32T
	Reserved2c4 c.Uint32T
	Reserved2c8 c.Uint32T
	Reserved2cc c.Uint32T
	Reserved2d0 c.Uint32T
	Reserved2d4 c.Uint32T
	Reserved2d8 c.Uint32T
	Reserved2dc c.Uint32T
	Reserved2e0 c.Uint32T
	Reserved2e4 c.Uint32T
	Reserved2e8 c.Uint32T
	Reserved2ec c.Uint32T
	Reserved2f0 c.Uint32T
	Reserved2f4 c.Uint32T
	Reserved2f8 c.Uint32T
	Reserved2fc c.Uint32T
	Reserved300 c.Uint32T
	Reserved304 c.Uint32T
	Reserved308 c.Uint32T
	Reserved30c c.Uint32T
	Reserved310 c.Uint32T
	Reserved314 c.Uint32T
	Reserved318 c.Uint32T
	Reserved31c c.Uint32T
	Reserved320 c.Uint32T
	Reserved324 c.Uint32T
	Reserved328 c.Uint32T
	Reserved32c c.Uint32T
	Reserved330 c.Uint32T
	Reserved334 c.Uint32T
	Reserved338 c.Uint32T
	Reserved33c c.Uint32T
	Reserved340 c.Uint32T
	Reserved344 c.Uint32T
	Reserved348 c.Uint32T
	Reserved34c c.Uint32T
	Reserved350 c.Uint32T
	Reserved354 c.Uint32T
	Reserved358 c.Uint32T
	Reserved35c c.Uint32T
	Reserved360 c.Uint32T
	Reserved364 c.Uint32T
	Reserved368 c.Uint32T
	Reserved36c c.Uint32T
	Reserved370 c.Uint32T
	Reserved374 c.Uint32T
	Reserved378 c.Uint32T
	Reserved37c c.Uint32T
	Reserved380 c.Uint32T
	Reserved384 c.Uint32T
	Reserved388 c.Uint32T
	Reserved38c c.Uint32T
	Reserved390 c.Uint32T
	Reserved394 c.Uint32T
	Reserved398 c.Uint32T
	Reserved39c c.Uint32T
	Reserved3a0 c.Uint32T
	Reserved3a4 c.Uint32T
	Reserved3a8 c.Uint32T
	Reserved3ac c.Uint32T
	Reserved3b0 c.Uint32T
	Reserved3b4 c.Uint32T
	Reserved3b8 c.Uint32T
	Reserved3bc c.Uint32T
	Reserved3c0 c.Uint32T
	Reserved3c4 c.Uint32T
	Reserved3c8 c.Uint32T
	Reserved3cc c.Uint32T
	Reserved3d0 c.Uint32T
	Reserved3d4 c.Uint32T
	Reserved3d8 c.Uint32T
	Reserved3dc c.Uint32T
	Reserved3e0 c.Uint32T
	Reserved3e4 c.Uint32T
	Reserved3e8 c.Uint32T
	Reserved3ec c.Uint32T
	Reserved3f0 c.Uint32T
	Reserved3f4 c.Uint32T
	Reserved3f8 c.Uint32T
	ApbCtrlDate c.Uint32T
}
type ApbSaradcDevT ApbSaradcDevS

/*
 * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
 *
 * SPDX-License-Identifier: Apache-2.0
 */

type RtcCntlDevS struct {
	Options0 struct {
		Val c.Uint32T
	}
	SlpTimer0 c.Uint32T
	SlpTimer1 struct {
		Val c.Uint32T
	}
	TimeUpdate struct {
		Val c.Uint32T
	}
	TimeLow0  c.Uint32T
	TimeHigh0 struct {
		Val c.Uint32T
	}
	State0 struct {
		Val c.Uint32T
	}
	Timer1 struct {
		Val c.Uint32T
	}
	Timer2 struct {
		Val c.Uint32T
	}
	Timer3 struct {
		Val c.Uint32T
	}
	Timer4 struct {
		Val c.Uint32T
	}
	Timer5 struct {
		Val c.Uint32T
	}
	Timer6 struct {
		Val c.Uint32T
	}
	AnaConf struct {
		Val c.Uint32T
	}
	ResetState struct {
		Val c.Uint32T
	}
	WakeupState struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	Store      [4]c.Uint32T
	ExtXtlConf struct {
		Val c.Uint32T
	}
	ExtWakeupConf struct {
		Val c.Uint32T
	}
	SlpRejectConf struct {
		Val c.Uint32T
	}
	CpuPeriodConf struct {
		Val c.Uint32T
	}
	ClkConf struct {
		Val c.Uint32T
	}
	SlowClkConf struct {
		Val c.Uint32T
	}
	SdioConf struct {
		Val c.Uint32T
	}
	BiasConf struct {
		Val c.Uint32T
	}
	Rtc struct {
		Val c.Uint32T
	}
	RtcPwc struct {
		Val c.Uint32T
	}
	DigPwc struct {
		Val c.Uint32T
	}
	DigIso struct {
		Val c.Uint32T
	}
	WdtConfig0 struct {
		Val c.Uint32T
	}
	WdtConfig1 c.Uint32T
	WdtConfig2 c.Uint32T
	WdtConfig3 c.Uint32T
	WdtConfig4 c.Uint32T
	WdtFeed    struct {
		Val c.Uint32T
	}
	WdtWprotect c.Uint32T
	SwdConf     struct {
		Val c.Uint32T
	}
	SwdWprotect c.Uint32T
	SwCpuStall  struct {
		Val c.Uint32T
	}
	Store4     c.Uint32T
	Store5     c.Uint32T
	Store6     c.Uint32T
	Store7     c.Uint32T
	LowPowerSt struct {
		Val c.Uint32T
	}
	Diag0   c.Uint32T
	PadHold struct {
		Val c.Uint32T
	}
	DigPadHold c.Uint32T
	BrownOut   struct {
		Val c.Uint32T
	}
	TimeLow1  c.Uint32T
	TimeHigh1 struct {
		Val c.Uint32T
	}
	Xtal32kClkFactor c.Uint32T
	Xtal32kConf      struct {
		Val c.Uint32T
	}
	UsbConf struct {
		Val c.Uint32T
	}
	SlpRejectCause struct {
		Val c.Uint32T
	}
	Option1 struct {
		Val c.Uint32T
	}
	SlpWakeupCause struct {
		Val c.Uint32T
	}
	UlpCpTimer1 struct {
		Val c.Uint32T
	}
	IntEnaW1ts struct {
		Val c.Uint32T
	}
	IntEnaW1tc struct {
		Val c.Uint32T
	}
	RetentionCtrl struct {
		Val c.Uint32T
	}
	FibSel struct {
		Val c.Uint32T
	}
	GpioWakeup struct {
		Val c.Uint32T
	}
	DbgSel struct {
		Val c.Uint32T
	}
	DbgMap struct {
		Val c.Uint32T
	}
	SensorCtrl struct {
		Val c.Uint32T
	}
	DbgSarSel struct {
		Val c.Uint32T
	}
	PgCtrl struct {
		Val c.Uint32T
	}
	Reserved128 c.Uint32T
	Reserved12c c.Uint32T
	Reserved130 c.Uint32T
	Reserved134 c.Uint32T
	Reserved138 c.Uint32T
	Reserved13c c.Uint32T
	Reserved140 c.Uint32T
	Reserved144 c.Uint32T
	Reserved148 c.Uint32T
	Reserved14c c.Uint32T
	Reserved150 c.Uint32T
	Reserved154 c.Uint32T
	Reserved158 c.Uint32T
	Reserved15c c.Uint32T
	Reserved160 c.Uint32T
	Reserved164 c.Uint32T
	Reserved168 c.Uint32T
	Reserved16c c.Uint32T
	Reserved170 c.Uint32T
	Reserved174 c.Uint32T
	Reserved178 c.Uint32T
	Reserved17c c.Uint32T
	Reserved180 c.Uint32T
	Reserved184 c.Uint32T
	Reserved188 c.Uint32T
	Reserved18c c.Uint32T
	Reserved190 c.Uint32T
	Reserved194 c.Uint32T
	Reserved198 c.Uint32T
	Reserved19c c.Uint32T
	Reserved1a0 c.Uint32T
	Reserved1a4 c.Uint32T
	Reserved1a8 c.Uint32T
	Reserved1ac c.Uint32T
	Reserved1b0 c.Uint32T
	Reserved1b4 c.Uint32T
	Reserved1b8 c.Uint32T
	Reserved1bc c.Uint32T
	Reserved1c0 c.Uint32T
	Reserved1c4 c.Uint32T
	Reserved1c8 c.Uint32T
	Reserved1cc c.Uint32T
	Reserved1d0 c.Uint32T
	Reserved1d4 c.Uint32T
	Reserved1d8 c.Uint32T
	Reserved1dc c.Uint32T
	Reserved1e0 c.Uint32T
	Reserved1e4 c.Uint32T
	Reserved1e8 c.Uint32T
	Reserved1ec c.Uint32T
	Reserved1f0 c.Uint32T
	Reserved1f4 c.Uint32T
	Reserved1f8 c.Uint32T
	Date        struct {
		Val c.Uint32T
	}
}
type RtcCntlDevT RtcCntlDevS

type SystemDevS struct {
	CpuPeriClkEn struct {
		Val c.Uint32T
	}
	CpuPeriRstEn struct {
		Val c.Uint32T
	}
	CpuPerConf struct {
		Val c.Uint32T
	}
	MemPdMask struct {
		Val c.Uint32T
	}
	PeripClkEn0 struct {
		Val c.Uint32T
	}
	PeripClkEn1 struct {
		Val c.Uint32T
	}
	PeripRstEn0 struct {
		Val c.Uint32T
	}
	PeripRstEn1 struct {
		Val c.Uint32T
	}
	BtLpckDivInt struct {
		Val c.Uint32T
	}
	BtLpckDivFrac struct {
		Val c.Uint32T
	}
	CpuIntrFromCpu0 struct {
		Val c.Uint32T
	}
	CpuIntrFromCpu1 struct {
		Val c.Uint32T
	}
	CpuIntrFromCpu2 struct {
		Val c.Uint32T
	}
	CpuIntrFromCpu3 struct {
		Val c.Uint32T
	}
	RsaPdCtrl struct {
		Val c.Uint32T
	}
	EdmaCtrl struct {
		Val c.Uint32T
	}
	CacheControl struct {
		Val c.Uint32T
	}
	ExternalDeviceEncryptDecryptControl struct {
		Val c.Uint32T
	}
	RtcFastmemConfig struct {
		Val c.Uint32T
	}
	RtcFastmemCrc    c.Uint32T
	RedundantEcoCtrl struct {
		Val c.Uint32T
	}
	ClockGate struct {
		Val c.Uint32T
	}
	SysclkConf struct {
		Val c.Uint32T
	}
	MemPvt struct {
		Val c.Uint32T
	}
	CombPvtLvtConf struct {
		Val c.Uint32T
	}
	CombPvtNvtConf struct {
		Val c.Uint32T
	}
	CombPvtHvtConf struct {
		Val c.Uint32T
	}
	CombPvtErrLvtSite0 struct {
		Val c.Uint32T
	}
	CombPvtErrNvtSite0 struct {
		Val c.Uint32T
	}
	CombPvtErrHvtSite0 struct {
		Val c.Uint32T
	}
	CombPvtErrLvtSite1 struct {
		Val c.Uint32T
	}
	CombPvtErrNvtSite1 struct {
		Val c.Uint32T
	}
	CombPvtErrHvtSite1 struct {
		Val c.Uint32T
	}
	CombPvtErrLvtSite2 struct {
		Val c.Uint32T
	}
	CombPvtErrNvtSite2 struct {
		Val c.Uint32T
	}
	CombPvtErrHvtSite2 struct {
		Val c.Uint32T
	}
	CombPvtErrLvtSite3 struct {
		Val c.Uint32T
	}
	CombPvtErrNvtSite3 struct {
		Val c.Uint32T
	}
	CombPvtErrHvtSite3 struct {
		Val c.Uint32T
	}
	Reserved9c  c.Uint32T
	ReservedA0  c.Uint32T
	ReservedA4  c.Uint32T
	ReservedA8  c.Uint32T
	ReservedAc  c.Uint32T
	ReservedB0  c.Uint32T
	ReservedB4  c.Uint32T
	ReservedB8  c.Uint32T
	ReservedBc  c.Uint32T
	ReservedC0  c.Uint32T
	ReservedC4  c.Uint32T
	ReservedC8  c.Uint32T
	ReservedCc  c.Uint32T
	ReservedD0  c.Uint32T
	ReservedD4  c.Uint32T
	ReservedD8  c.Uint32T
	ReservedDc  c.Uint32T
	ReservedE0  c.Uint32T
	ReservedE4  c.Uint32T
	ReservedE8  c.Uint32T
	ReservedEc  c.Uint32T
	ReservedF0  c.Uint32T
	ReservedF4  c.Uint32T
	ReservedF8  c.Uint32T
	ReservedFc  c.Uint32T
	Reserved100 c.Uint32T
	Reserved104 c.Uint32T
	Reserved108 c.Uint32T
	Reserved10c c.Uint32T
	Reserved110 c.Uint32T
	Reserved114 c.Uint32T
	Reserved118 c.Uint32T
	Reserved11c c.Uint32T
	Reserved120 c.Uint32T
	Reserved124 c.Uint32T
	Reserved128 c.Uint32T
	Reserved12c c.Uint32T
	Reserved130 c.Uint32T
	Reserved134 c.Uint32T
	Reserved138 c.Uint32T
	Reserved13c c.Uint32T
	Reserved140 c.Uint32T
	Reserved144 c.Uint32T
	Reserved148 c.Uint32T
	Reserved14c c.Uint32T
	Reserved150 c.Uint32T
	Reserved154 c.Uint32T
	Reserved158 c.Uint32T
	Reserved15c c.Uint32T
	Reserved160 c.Uint32T
	Reserved164 c.Uint32T
	Reserved168 c.Uint32T
	Reserved16c c.Uint32T
	Reserved170 c.Uint32T
	Reserved174 c.Uint32T
	Reserved178 c.Uint32T
	Reserved17c c.Uint32T
	Reserved180 c.Uint32T
	Reserved184 c.Uint32T
	Reserved188 c.Uint32T
	Reserved18c c.Uint32T
	Reserved190 c.Uint32T
	Reserved194 c.Uint32T
	Reserved198 c.Uint32T
	Reserved19c c.Uint32T
	Reserved1a0 c.Uint32T
	Reserved1a4 c.Uint32T
	Reserved1a8 c.Uint32T
	Reserved1ac c.Uint32T
	Reserved1b0 c.Uint32T
	Reserved1b4 c.Uint32T
	Reserved1b8 c.Uint32T
	Reserved1bc c.Uint32T
	Reserved1c0 c.Uint32T
	Reserved1c4 c.Uint32T
	Reserved1c8 c.Uint32T
	Reserved1cc c.Uint32T
	Reserved1d0 c.Uint32T
	Reserved1d4 c.Uint32T
	Reserved1d8 c.Uint32T
	Reserved1dc c.Uint32T
	Reserved1e0 c.Uint32T
	Reserved1e4 c.Uint32T
	Reserved1e8 c.Uint32T
	Reserved1ec c.Uint32T
	Reserved1f0 c.Uint32T
	Reserved1f4 c.Uint32T
	Reserved1f8 c.Uint32T
	Reserved1fc c.Uint32T
	Reserved200 c.Uint32T
	Reserved204 c.Uint32T
	Reserved208 c.Uint32T
	Reserved20c c.Uint32T
	Reserved210 c.Uint32T
	Reserved214 c.Uint32T
	Reserved218 c.Uint32T
	Reserved21c c.Uint32T
	Reserved220 c.Uint32T
	Reserved224 c.Uint32T
	Reserved228 c.Uint32T
	Reserved22c c.Uint32T
	Reserved230 c.Uint32T
	Reserved234 c.Uint32T
	Reserved238 c.Uint32T
	Reserved23c c.Uint32T
	Reserved240 c.Uint32T
	Reserved244 c.Uint32T
	Reserved248 c.Uint32T
	Reserved24c c.Uint32T
	Reserved250 c.Uint32T
	Reserved254 c.Uint32T
	Reserved258 c.Uint32T
	Reserved25c c.Uint32T
	Reserved260 c.Uint32T
	Reserved264 c.Uint32T
	Reserved268 c.Uint32T
	Reserved26c c.Uint32T
	Reserved270 c.Uint32T
	Reserved274 c.Uint32T
	Reserved278 c.Uint32T
	Reserved27c c.Uint32T
	Reserved280 c.Uint32T
	Reserved284 c.Uint32T
	Reserved288 c.Uint32T
	Reserved28c c.Uint32T
	Reserved290 c.Uint32T
	Reserved294 c.Uint32T
	Reserved298 c.Uint32T
	Reserved29c c.Uint32T
	Reserved2a0 c.Uint32T
	Reserved2a4 c.Uint32T
	Reserved2a8 c.Uint32T
	Reserved2ac c.Uint32T
	Reserved2b0 c.Uint32T
	Reserved2b4 c.Uint32T
	Reserved2b8 c.Uint32T
	Reserved2bc c.Uint32T
	Reserved2c0 c.Uint32T
	Reserved2c4 c.Uint32T
	Reserved2c8 c.Uint32T
	Reserved2cc c.Uint32T
	Reserved2d0 c.Uint32T
	Reserved2d4 c.Uint32T
	Reserved2d8 c.Uint32T
	Reserved2dc c.Uint32T
	Reserved2e0 c.Uint32T
	Reserved2e4 c.Uint32T
	Reserved2e8 c.Uint32T
	Reserved2ec c.Uint32T
	Reserved2f0 c.Uint32T
	Reserved2f4 c.Uint32T
	Reserved2f8 c.Uint32T
	Reserved2fc c.Uint32T
	Reserved300 c.Uint32T
	Reserved304 c.Uint32T
	Reserved308 c.Uint32T
	Reserved30c c.Uint32T
	Reserved310 c.Uint32T
	Reserved314 c.Uint32T
	Reserved318 c.Uint32T
	Reserved31c c.Uint32T
	Reserved320 c.Uint32T
	Reserved324 c.Uint32T
	Reserved328 c.Uint32T
	Reserved32c c.Uint32T
	Reserved330 c.Uint32T
	Reserved334 c.Uint32T
	Reserved338 c.Uint32T
	Reserved33c c.Uint32T
	Reserved340 c.Uint32T
	Reserved344 c.Uint32T
	Reserved348 c.Uint32T
	Reserved34c c.Uint32T
	Reserved350 c.Uint32T
	Reserved354 c.Uint32T
	Reserved358 c.Uint32T
	Reserved35c c.Uint32T
	Reserved360 c.Uint32T
	Reserved364 c.Uint32T
	Reserved368 c.Uint32T
	Reserved36c c.Uint32T
	Reserved370 c.Uint32T
	Reserved374 c.Uint32T
	Reserved378 c.Uint32T
	Reserved37c c.Uint32T
	Reserved380 c.Uint32T
	Reserved384 c.Uint32T
	Reserved388 c.Uint32T
	Reserved38c c.Uint32T
	Reserved390 c.Uint32T
	Reserved394 c.Uint32T
	Reserved398 c.Uint32T
	Reserved39c c.Uint32T
	Reserved3a0 c.Uint32T
	Reserved3a4 c.Uint32T
	Reserved3a8 c.Uint32T
	Reserved3ac c.Uint32T
	Reserved3b0 c.Uint32T
	Reserved3b4 c.Uint32T
	Reserved3b8 c.Uint32T
	Reserved3bc c.Uint32T
	Reserved3c0 c.Uint32T
	Reserved3c4 c.Uint32T
	Reserved3c8 c.Uint32T
	Reserved3cc c.Uint32T
	Reserved3d0 c.Uint32T
	Reserved3d4 c.Uint32T
	Reserved3d8 c.Uint32T
	Reserved3dc c.Uint32T
	Reserved3e0 c.Uint32T
	Reserved3e4 c.Uint32T
	Reserved3e8 c.Uint32T
	Reserved3ec c.Uint32T
	Reserved3f0 c.Uint32T
	Reserved3f4 c.Uint32T
	Reserved3f8 c.Uint32T
	Reserved3fc c.Uint32T
	Reserved400 c.Uint32T
	Reserved404 c.Uint32T
	Reserved408 c.Uint32T
	Reserved40c c.Uint32T
	Reserved410 c.Uint32T
	Reserved414 c.Uint32T
	Reserved418 c.Uint32T
	Reserved41c c.Uint32T
	Reserved420 c.Uint32T
	Reserved424 c.Uint32T
	Reserved428 c.Uint32T
	Reserved42c c.Uint32T
	Reserved430 c.Uint32T
	Reserved434 c.Uint32T
	Reserved438 c.Uint32T
	Reserved43c c.Uint32T
	Reserved440 c.Uint32T
	Reserved444 c.Uint32T
	Reserved448 c.Uint32T
	Reserved44c c.Uint32T
	Reserved450 c.Uint32T
	Reserved454 c.Uint32T
	Reserved458 c.Uint32T
	Reserved45c c.Uint32T
	Reserved460 c.Uint32T
	Reserved464 c.Uint32T
	Reserved468 c.Uint32T
	Reserved46c c.Uint32T
	Reserved470 c.Uint32T
	Reserved474 c.Uint32T
	Reserved478 c.Uint32T
	Reserved47c c.Uint32T
	Reserved480 c.Uint32T
	Reserved484 c.Uint32T
	Reserved488 c.Uint32T
	Reserved48c c.Uint32T
	Reserved490 c.Uint32T
	Reserved494 c.Uint32T
	Reserved498 c.Uint32T
	Reserved49c c.Uint32T
	Reserved4a0 c.Uint32T
	Reserved4a4 c.Uint32T
	Reserved4a8 c.Uint32T
	Reserved4ac c.Uint32T
	Reserved4b0 c.Uint32T
	Reserved4b4 c.Uint32T
	Reserved4b8 c.Uint32T
	Reserved4bc c.Uint32T
	Reserved4c0 c.Uint32T
	Reserved4c4 c.Uint32T
	Reserved4c8 c.Uint32T
	Reserved4cc c.Uint32T
	Reserved4d0 c.Uint32T
	Reserved4d4 c.Uint32T
	Reserved4d8 c.Uint32T
	Reserved4dc c.Uint32T
	Reserved4e0 c.Uint32T
	Reserved4e4 c.Uint32T
	Reserved4e8 c.Uint32T
	Reserved4ec c.Uint32T
	Reserved4f0 c.Uint32T
	Reserved4f4 c.Uint32T
	Reserved4f8 c.Uint32T
	Reserved4fc c.Uint32T
	Reserved500 c.Uint32T
	Reserved504 c.Uint32T
	Reserved508 c.Uint32T
	Reserved50c c.Uint32T
	Reserved510 c.Uint32T
	Reserved514 c.Uint32T
	Reserved518 c.Uint32T
	Reserved51c c.Uint32T
	Reserved520 c.Uint32T
	Reserved524 c.Uint32T
	Reserved528 c.Uint32T
	Reserved52c c.Uint32T
	Reserved530 c.Uint32T
	Reserved534 c.Uint32T
	Reserved538 c.Uint32T
	Reserved53c c.Uint32T
	Reserved540 c.Uint32T
	Reserved544 c.Uint32T
	Reserved548 c.Uint32T
	Reserved54c c.Uint32T
	Reserved550 c.Uint32T
	Reserved554 c.Uint32T
	Reserved558 c.Uint32T
	Reserved55c c.Uint32T
	Reserved560 c.Uint32T
	Reserved564 c.Uint32T
	Reserved568 c.Uint32T
	Reserved56c c.Uint32T
	Reserved570 c.Uint32T
	Reserved574 c.Uint32T
	Reserved578 c.Uint32T
	Reserved57c c.Uint32T
	Reserved580 c.Uint32T
	Reserved584 c.Uint32T
	Reserved588 c.Uint32T
	Reserved58c c.Uint32T
	Reserved590 c.Uint32T
	Reserved594 c.Uint32T
	Reserved598 c.Uint32T
	Reserved59c c.Uint32T
	Reserved5a0 c.Uint32T
	Reserved5a4 c.Uint32T
	Reserved5a8 c.Uint32T
	Reserved5ac c.Uint32T
	Reserved5b0 c.Uint32T
	Reserved5b4 c.Uint32T
	Reserved5b8 c.Uint32T
	Reserved5bc c.Uint32T
	Reserved5c0 c.Uint32T
	Reserved5c4 c.Uint32T
	Reserved5c8 c.Uint32T
	Reserved5cc c.Uint32T
	Reserved5d0 c.Uint32T
	Reserved5d4 c.Uint32T
	Reserved5d8 c.Uint32T
	Reserved5dc c.Uint32T
	Reserved5e0 c.Uint32T
	Reserved5e4 c.Uint32T
	Reserved5e8 c.Uint32T
	Reserved5ec c.Uint32T
	Reserved5f0 c.Uint32T
	Reserved5f4 c.Uint32T
	Reserved5f8 c.Uint32T
	Reserved5fc c.Uint32T
	Reserved600 c.Uint32T
	Reserved604 c.Uint32T
	Reserved608 c.Uint32T
	Reserved60c c.Uint32T
	Reserved610 c.Uint32T
	Reserved614 c.Uint32T
	Reserved618 c.Uint32T
	Reserved61c c.Uint32T
	Reserved620 c.Uint32T
	Reserved624 c.Uint32T
	Reserved628 c.Uint32T
	Reserved62c c.Uint32T
	Reserved630 c.Uint32T
	Reserved634 c.Uint32T
	Reserved638 c.Uint32T
	Reserved63c c.Uint32T
	Reserved640 c.Uint32T
	Reserved644 c.Uint32T
	Reserved648 c.Uint32T
	Reserved64c c.Uint32T
	Reserved650 c.Uint32T
	Reserved654 c.Uint32T
	Reserved658 c.Uint32T
	Reserved65c c.Uint32T
	Reserved660 c.Uint32T
	Reserved664 c.Uint32T
	Reserved668 c.Uint32T
	Reserved66c c.Uint32T
	Reserved670 c.Uint32T
	Reserved674 c.Uint32T
	Reserved678 c.Uint32T
	Reserved67c c.Uint32T
	Reserved680 c.Uint32T
	Reserved684 c.Uint32T
	Reserved688 c.Uint32T
	Reserved68c c.Uint32T
	Reserved690 c.Uint32T
	Reserved694 c.Uint32T
	Reserved698 c.Uint32T
	Reserved69c c.Uint32T
	Reserved6a0 c.Uint32T
	Reserved6a4 c.Uint32T
	Reserved6a8 c.Uint32T
	Reserved6ac c.Uint32T
	Reserved6b0 c.Uint32T
	Reserved6b4 c.Uint32T
	Reserved6b8 c.Uint32T
	Reserved6bc c.Uint32T
	Reserved6c0 c.Uint32T
	Reserved6c4 c.Uint32T
	Reserved6c8 c.Uint32T
	Reserved6cc c.Uint32T
	Reserved6d0 c.Uint32T
	Reserved6d4 c.Uint32T
	Reserved6d8 c.Uint32T
	Reserved6dc c.Uint32T
	Reserved6e0 c.Uint32T
	Reserved6e4 c.Uint32T
	Reserved6e8 c.Uint32T
	Reserved6ec c.Uint32T
	Reserved6f0 c.Uint32T
	Reserved6f4 c.Uint32T
	Reserved6f8 c.Uint32T
	Reserved6fc c.Uint32T
	Reserved700 c.Uint32T
	Reserved704 c.Uint32T
	Reserved708 c.Uint32T
	Reserved70c c.Uint32T
	Reserved710 c.Uint32T
	Reserved714 c.Uint32T
	Reserved718 c.Uint32T
	Reserved71c c.Uint32T
	Reserved720 c.Uint32T
	Reserved724 c.Uint32T
	Reserved728 c.Uint32T
	Reserved72c c.Uint32T
	Reserved730 c.Uint32T
	Reserved734 c.Uint32T
	Reserved738 c.Uint32T
	Reserved73c c.Uint32T
	Reserved740 c.Uint32T
	Reserved744 c.Uint32T
	Reserved748 c.Uint32T
	Reserved74c c.Uint32T
	Reserved750 c.Uint32T
	Reserved754 c.Uint32T
	Reserved758 c.Uint32T
	Reserved75c c.Uint32T
	Reserved760 c.Uint32T
	Reserved764 c.Uint32T
	Reserved768 c.Uint32T
	Reserved76c c.Uint32T
	Reserved770 c.Uint32T
	Reserved774 c.Uint32T
	Reserved778 c.Uint32T
	Reserved77c c.Uint32T
	Reserved780 c.Uint32T
	Reserved784 c.Uint32T
	Reserved788 c.Uint32T
	Reserved78c c.Uint32T
	Reserved790 c.Uint32T
	Reserved794 c.Uint32T
	Reserved798 c.Uint32T
	Reserved79c c.Uint32T
	Reserved7a0 c.Uint32T
	Reserved7a4 c.Uint32T
	Reserved7a8 c.Uint32T
	Reserved7ac c.Uint32T
	Reserved7b0 c.Uint32T
	Reserved7b4 c.Uint32T
	Reserved7b8 c.Uint32T
	Reserved7bc c.Uint32T
	Reserved7c0 c.Uint32T
	Reserved7c4 c.Uint32T
	Reserved7c8 c.Uint32T
	Reserved7cc c.Uint32T
	Reserved7d0 c.Uint32T
	Reserved7d4 c.Uint32T
	Reserved7d8 c.Uint32T
	Reserved7dc c.Uint32T
	Reserved7e0 c.Uint32T
	Reserved7e4 c.Uint32T
	Reserved7e8 c.Uint32T
	Reserved7ec c.Uint32T
	Reserved7f0 c.Uint32T
	Reserved7f4 c.Uint32T
	Reserved7f8 c.Uint32T
	Reserved7fc c.Uint32T
	Reserved800 c.Uint32T
	Reserved804 c.Uint32T
	Reserved808 c.Uint32T
	Reserved80c c.Uint32T
	Reserved810 c.Uint32T
	Reserved814 c.Uint32T
	Reserved818 c.Uint32T
	Reserved81c c.Uint32T
	Reserved820 c.Uint32T
	Reserved824 c.Uint32T
	Reserved828 c.Uint32T
	Reserved82c c.Uint32T
	Reserved830 c.Uint32T
	Reserved834 c.Uint32T
	Reserved838 c.Uint32T
	Reserved83c c.Uint32T
	Reserved840 c.Uint32T
	Reserved844 c.Uint32T
	Reserved848 c.Uint32T
	Reserved84c c.Uint32T
	Reserved850 c.Uint32T
	Reserved854 c.Uint32T
	Reserved858 c.Uint32T
	Reserved85c c.Uint32T
	Reserved860 c.Uint32T
	Reserved864 c.Uint32T
	Reserved868 c.Uint32T
	Reserved86c c.Uint32T
	Reserved870 c.Uint32T
	Reserved874 c.Uint32T
	Reserved878 c.Uint32T
	Reserved87c c.Uint32T
	Reserved880 c.Uint32T
	Reserved884 c.Uint32T
	Reserved888 c.Uint32T
	Reserved88c c.Uint32T
	Reserved890 c.Uint32T
	Reserved894 c.Uint32T
	Reserved898 c.Uint32T
	Reserved89c c.Uint32T
	Reserved8a0 c.Uint32T
	Reserved8a4 c.Uint32T
	Reserved8a8 c.Uint32T
	Reserved8ac c.Uint32T
	Reserved8b0 c.Uint32T
	Reserved8b4 c.Uint32T
	Reserved8b8 c.Uint32T
	Reserved8bc c.Uint32T
	Reserved8c0 c.Uint32T
	Reserved8c4 c.Uint32T
	Reserved8c8 c.Uint32T
	Reserved8cc c.Uint32T
	Reserved8d0 c.Uint32T
	Reserved8d4 c.Uint32T
	Reserved8d8 c.Uint32T
	Reserved8dc c.Uint32T
	Reserved8e0 c.Uint32T
	Reserved8e4 c.Uint32T
	Reserved8e8 c.Uint32T
	Reserved8ec c.Uint32T
	Reserved8f0 c.Uint32T
	Reserved8f4 c.Uint32T
	Reserved8f8 c.Uint32T
	Reserved8fc c.Uint32T
	Reserved900 c.Uint32T
	Reserved904 c.Uint32T
	Reserved908 c.Uint32T
	Reserved90c c.Uint32T
	Reserved910 c.Uint32T
	Reserved914 c.Uint32T
	Reserved918 c.Uint32T
	Reserved91c c.Uint32T
	Reserved920 c.Uint32T
	Reserved924 c.Uint32T
	Reserved928 c.Uint32T
	Reserved92c c.Uint32T
	Reserved930 c.Uint32T
	Reserved934 c.Uint32T
	Reserved938 c.Uint32T
	Reserved93c c.Uint32T
	Reserved940 c.Uint32T
	Reserved944 c.Uint32T
	Reserved948 c.Uint32T
	Reserved94c c.Uint32T
	Reserved950 c.Uint32T
	Reserved954 c.Uint32T
	Reserved958 c.Uint32T
	Reserved95c c.Uint32T
	Reserved960 c.Uint32T
	Reserved964 c.Uint32T
	Reserved968 c.Uint32T
	Reserved96c c.Uint32T
	Reserved970 c.Uint32T
	Reserved974 c.Uint32T
	Reserved978 c.Uint32T
	Reserved97c c.Uint32T
	Reserved980 c.Uint32T
	Reserved984 c.Uint32T
	Reserved988 c.Uint32T
	Reserved98c c.Uint32T
	Reserved990 c.Uint32T
	Reserved994 c.Uint32T
	Reserved998 c.Uint32T
	Reserved99c c.Uint32T
	Reserved9a0 c.Uint32T
	Reserved9a4 c.Uint32T
	Reserved9a8 c.Uint32T
	Reserved9ac c.Uint32T
	Reserved9b0 c.Uint32T
	Reserved9b4 c.Uint32T
	Reserved9b8 c.Uint32T
	Reserved9bc c.Uint32T
	Reserved9c0 c.Uint32T
	Reserved9c4 c.Uint32T
	Reserved9c8 c.Uint32T
	Reserved9cc c.Uint32T
	Reserved9d0 c.Uint32T
	Reserved9d4 c.Uint32T
	Reserved9d8 c.Uint32T
	Reserved9dc c.Uint32T
	Reserved9e0 c.Uint32T
	Reserved9e4 c.Uint32T
	Reserved9e8 c.Uint32T
	Reserved9ec c.Uint32T
	Reserved9f0 c.Uint32T
	Reserved9f4 c.Uint32T
	Reserved9f8 c.Uint32T
	Reserved9fc c.Uint32T
	ReservedA00 c.Uint32T
	ReservedA04 c.Uint32T
	ReservedA08 c.Uint32T
	ReservedA0c c.Uint32T
	ReservedA10 c.Uint32T
	ReservedA14 c.Uint32T
	ReservedA18 c.Uint32T
	ReservedA1c c.Uint32T
	ReservedA20 c.Uint32T
	ReservedA24 c.Uint32T
	ReservedA28 c.Uint32T
	ReservedA2c c.Uint32T
	ReservedA30 c.Uint32T
	ReservedA34 c.Uint32T
	ReservedA38 c.Uint32T
	ReservedA3c c.Uint32T
	ReservedA40 c.Uint32T
	ReservedA44 c.Uint32T
	ReservedA48 c.Uint32T
	ReservedA4c c.Uint32T
	ReservedA50 c.Uint32T
	ReservedA54 c.Uint32T
	ReservedA58 c.Uint32T
	ReservedA5c c.Uint32T
	ReservedA60 c.Uint32T
	ReservedA64 c.Uint32T
	ReservedA68 c.Uint32T
	ReservedA6c c.Uint32T
	ReservedA70 c.Uint32T
	ReservedA74 c.Uint32T
	ReservedA78 c.Uint32T
	ReservedA7c c.Uint32T
	ReservedA80 c.Uint32T
	ReservedA84 c.Uint32T
	ReservedA88 c.Uint32T
	ReservedA8c c.Uint32T
	ReservedA90 c.Uint32T
	ReservedA94 c.Uint32T
	ReservedA98 c.Uint32T
	ReservedA9c c.Uint32T
	ReservedAa0 c.Uint32T
	ReservedAa4 c.Uint32T
	ReservedAa8 c.Uint32T
	ReservedAac c.Uint32T
	ReservedAb0 c.Uint32T
	ReservedAb4 c.Uint32T
	ReservedAb8 c.Uint32T
	ReservedAbc c.Uint32T
	ReservedAc0 c.Uint32T
	ReservedAc4 c.Uint32T
	ReservedAc8 c.Uint32T
	ReservedAcc c.Uint32T
	ReservedAd0 c.Uint32T
	ReservedAd4 c.Uint32T
	ReservedAd8 c.Uint32T
	ReservedAdc c.Uint32T
	ReservedAe0 c.Uint32T
	ReservedAe4 c.Uint32T
	ReservedAe8 c.Uint32T
	ReservedAec c.Uint32T
	ReservedAf0 c.Uint32T
	ReservedAf4 c.Uint32T
	ReservedAf8 c.Uint32T
	ReservedAfc c.Uint32T
	ReservedB00 c.Uint32T
	ReservedB04 c.Uint32T
	ReservedB08 c.Uint32T
	ReservedB0c c.Uint32T
	ReservedB10 c.Uint32T
	ReservedB14 c.Uint32T
	ReservedB18 c.Uint32T
	ReservedB1c c.Uint32T
	ReservedB20 c.Uint32T
	ReservedB24 c.Uint32T
	ReservedB28 c.Uint32T
	ReservedB2c c.Uint32T
	ReservedB30 c.Uint32T
	ReservedB34 c.Uint32T
	ReservedB38 c.Uint32T
	ReservedB3c c.Uint32T
	ReservedB40 c.Uint32T
	ReservedB44 c.Uint32T
	ReservedB48 c.Uint32T
	ReservedB4c c.Uint32T
	ReservedB50 c.Uint32T
	ReservedB54 c.Uint32T
	ReservedB58 c.Uint32T
	ReservedB5c c.Uint32T
	ReservedB60 c.Uint32T
	ReservedB64 c.Uint32T
	ReservedB68 c.Uint32T
	ReservedB6c c.Uint32T
	ReservedB70 c.Uint32T
	ReservedB74 c.Uint32T
	ReservedB78 c.Uint32T
	ReservedB7c c.Uint32T
	ReservedB80 c.Uint32T
	ReservedB84 c.Uint32T
	ReservedB88 c.Uint32T
	ReservedB8c c.Uint32T
	ReservedB90 c.Uint32T
	ReservedB94 c.Uint32T
	ReservedB98 c.Uint32T
	ReservedB9c c.Uint32T
	ReservedBa0 c.Uint32T
	ReservedBa4 c.Uint32T
	ReservedBa8 c.Uint32T
	ReservedBac c.Uint32T
	ReservedBb0 c.Uint32T
	ReservedBb4 c.Uint32T
	ReservedBb8 c.Uint32T
	ReservedBbc c.Uint32T
	ReservedBc0 c.Uint32T
	ReservedBc4 c.Uint32T
	ReservedBc8 c.Uint32T
	ReservedBcc c.Uint32T
	ReservedBd0 c.Uint32T
	ReservedBd4 c.Uint32T
	ReservedBd8 c.Uint32T
	ReservedBdc c.Uint32T
	ReservedBe0 c.Uint32T
	ReservedBe4 c.Uint32T
	ReservedBe8 c.Uint32T
	ReservedBec c.Uint32T
	ReservedBf0 c.Uint32T
	ReservedBf4 c.Uint32T
	ReservedBf8 c.Uint32T
	ReservedBfc c.Uint32T
	ReservedC00 c.Uint32T
	ReservedC04 c.Uint32T
	ReservedC08 c.Uint32T
	ReservedC0c c.Uint32T
	ReservedC10 c.Uint32T
	ReservedC14 c.Uint32T
	ReservedC18 c.Uint32T
	ReservedC1c c.Uint32T
	ReservedC20 c.Uint32T
	ReservedC24 c.Uint32T
	ReservedC28 c.Uint32T
	ReservedC2c c.Uint32T
	ReservedC30 c.Uint32T
	ReservedC34 c.Uint32T
	ReservedC38 c.Uint32T
	ReservedC3c c.Uint32T
	ReservedC40 c.Uint32T
	ReservedC44 c.Uint32T
	ReservedC48 c.Uint32T
	ReservedC4c c.Uint32T
	ReservedC50 c.Uint32T
	ReservedC54 c.Uint32T
	ReservedC58 c.Uint32T
	ReservedC5c c.Uint32T
	ReservedC60 c.Uint32T
	ReservedC64 c.Uint32T
	ReservedC68 c.Uint32T
	ReservedC6c c.Uint32T
	ReservedC70 c.Uint32T
	ReservedC74 c.Uint32T
	ReservedC78 c.Uint32T
	ReservedC7c c.Uint32T
	ReservedC80 c.Uint32T
	ReservedC84 c.Uint32T
	ReservedC88 c.Uint32T
	ReservedC8c c.Uint32T
	ReservedC90 c.Uint32T
	ReservedC94 c.Uint32T
	ReservedC98 c.Uint32T
	ReservedC9c c.Uint32T
	ReservedCa0 c.Uint32T
	ReservedCa4 c.Uint32T
	ReservedCa8 c.Uint32T
	ReservedCac c.Uint32T
	ReservedCb0 c.Uint32T
	ReservedCb4 c.Uint32T
	ReservedCb8 c.Uint32T
	ReservedCbc c.Uint32T
	ReservedCc0 c.Uint32T
	ReservedCc4 c.Uint32T
	ReservedCc8 c.Uint32T
	ReservedCcc c.Uint32T
	ReservedCd0 c.Uint32T
	ReservedCd4 c.Uint32T
	ReservedCd8 c.Uint32T
	ReservedCdc c.Uint32T
	ReservedCe0 c.Uint32T
	ReservedCe4 c.Uint32T
	ReservedCe8 c.Uint32T
	ReservedCec c.Uint32T
	ReservedCf0 c.Uint32T
	ReservedCf4 c.Uint32T
	ReservedCf8 c.Uint32T
	ReservedCfc c.Uint32T
	ReservedD00 c.Uint32T
	ReservedD04 c.Uint32T
	ReservedD08 c.Uint32T
	ReservedD0c c.Uint32T
	ReservedD10 c.Uint32T
	ReservedD14 c.Uint32T
	ReservedD18 c.Uint32T
	ReservedD1c c.Uint32T
	ReservedD20 c.Uint32T
	ReservedD24 c.Uint32T
	ReservedD28 c.Uint32T
	ReservedD2c c.Uint32T
	ReservedD30 c.Uint32T
	ReservedD34 c.Uint32T
	ReservedD38 c.Uint32T
	ReservedD3c c.Uint32T
	ReservedD40 c.Uint32T
	ReservedD44 c.Uint32T
	ReservedD48 c.Uint32T
	ReservedD4c c.Uint32T
	ReservedD50 c.Uint32T
	ReservedD54 c.Uint32T
	ReservedD58 c.Uint32T
	ReservedD5c c.Uint32T
	ReservedD60 c.Uint32T
	ReservedD64 c.Uint32T
	ReservedD68 c.Uint32T
	ReservedD6c c.Uint32T
	ReservedD70 c.Uint32T
	ReservedD74 c.Uint32T
	ReservedD78 c.Uint32T
	ReservedD7c c.Uint32T
	ReservedD80 c.Uint32T
	ReservedD84 c.Uint32T
	ReservedD88 c.Uint32T
	ReservedD8c c.Uint32T
	ReservedD90 c.Uint32T
	ReservedD94 c.Uint32T
	ReservedD98 c.Uint32T
	ReservedD9c c.Uint32T
	ReservedDa0 c.Uint32T
	ReservedDa4 c.Uint32T
	ReservedDa8 c.Uint32T
	ReservedDac c.Uint32T
	ReservedDb0 c.Uint32T
	ReservedDb4 c.Uint32T
	ReservedDb8 c.Uint32T
	ReservedDbc c.Uint32T
	ReservedDc0 c.Uint32T
	ReservedDc4 c.Uint32T
	ReservedDc8 c.Uint32T
	ReservedDcc c.Uint32T
	ReservedDd0 c.Uint32T
	ReservedDd4 c.Uint32T
	ReservedDd8 c.Uint32T
	ReservedDdc c.Uint32T
	ReservedDe0 c.Uint32T
	ReservedDe4 c.Uint32T
	ReservedDe8 c.Uint32T
	ReservedDec c.Uint32T
	ReservedDf0 c.Uint32T
	ReservedDf4 c.Uint32T
	ReservedDf8 c.Uint32T
	ReservedDfc c.Uint32T
	ReservedE00 c.Uint32T
	ReservedE04 c.Uint32T
	ReservedE08 c.Uint32T
	ReservedE0c c.Uint32T
	ReservedE10 c.Uint32T
	ReservedE14 c.Uint32T
	ReservedE18 c.Uint32T
	ReservedE1c c.Uint32T
	ReservedE20 c.Uint32T
	ReservedE24 c.Uint32T
	ReservedE28 c.Uint32T
	ReservedE2c c.Uint32T
	ReservedE30 c.Uint32T
	ReservedE34 c.Uint32T
	ReservedE38 c.Uint32T
	ReservedE3c c.Uint32T
	ReservedE40 c.Uint32T
	ReservedE44 c.Uint32T
	ReservedE48 c.Uint32T
	ReservedE4c c.Uint32T
	ReservedE50 c.Uint32T
	ReservedE54 c.Uint32T
	ReservedE58 c.Uint32T
	ReservedE5c c.Uint32T
	ReservedE60 c.Uint32T
	ReservedE64 c.Uint32T
	ReservedE68 c.Uint32T
	ReservedE6c c.Uint32T
	ReservedE70 c.Uint32T
	ReservedE74 c.Uint32T
	ReservedE78 c.Uint32T
	ReservedE7c c.Uint32T
	ReservedE80 c.Uint32T
	ReservedE84 c.Uint32T
	ReservedE88 c.Uint32T
	ReservedE8c c.Uint32T
	ReservedE90 c.Uint32T
	ReservedE94 c.Uint32T
	ReservedE98 c.Uint32T
	ReservedE9c c.Uint32T
	ReservedEa0 c.Uint32T
	ReservedEa4 c.Uint32T
	ReservedEa8 c.Uint32T
	ReservedEac c.Uint32T
	ReservedEb0 c.Uint32T
	ReservedEb4 c.Uint32T
	ReservedEb8 c.Uint32T
	ReservedEbc c.Uint32T
	ReservedEc0 c.Uint32T
	ReservedEc4 c.Uint32T
	ReservedEc8 c.Uint32T
	ReservedEcc c.Uint32T
	ReservedEd0 c.Uint32T
	ReservedEd4 c.Uint32T
	ReservedEd8 c.Uint32T
	ReservedEdc c.Uint32T
	ReservedEe0 c.Uint32T
	ReservedEe4 c.Uint32T
	ReservedEe8 c.Uint32T
	ReservedEec c.Uint32T
	ReservedEf0 c.Uint32T
	ReservedEf4 c.Uint32T
	ReservedEf8 c.Uint32T
	ReservedEfc c.Uint32T
	ReservedF00 c.Uint32T
	ReservedF04 c.Uint32T
	ReservedF08 c.Uint32T
	ReservedF0c c.Uint32T
	ReservedF10 c.Uint32T
	ReservedF14 c.Uint32T
	ReservedF18 c.Uint32T
	ReservedF1c c.Uint32T
	ReservedF20 c.Uint32T
	ReservedF24 c.Uint32T
	ReservedF28 c.Uint32T
	ReservedF2c c.Uint32T
	ReservedF30 c.Uint32T
	ReservedF34 c.Uint32T
	ReservedF38 c.Uint32T
	ReservedF3c c.Uint32T
	ReservedF40 c.Uint32T
	ReservedF44 c.Uint32T
	ReservedF48 c.Uint32T
	ReservedF4c c.Uint32T
	ReservedF50 c.Uint32T
	ReservedF54 c.Uint32T
	ReservedF58 c.Uint32T
	ReservedF5c c.Uint32T
	ReservedF60 c.Uint32T
	ReservedF64 c.Uint32T
	ReservedF68 c.Uint32T
	ReservedF6c c.Uint32T
	ReservedF70 c.Uint32T
	ReservedF74 c.Uint32T
	ReservedF78 c.Uint32T
	ReservedF7c c.Uint32T
	ReservedF80 c.Uint32T
	ReservedF84 c.Uint32T
	ReservedF88 c.Uint32T
	ReservedF8c c.Uint32T
	ReservedF90 c.Uint32T
	ReservedF94 c.Uint32T
	ReservedF98 c.Uint32T
	ReservedF9c c.Uint32T
	ReservedFa0 c.Uint32T
	ReservedFa4 c.Uint32T
	ReservedFa8 c.Uint32T
	ReservedFac c.Uint32T
	ReservedFb0 c.Uint32T
	ReservedFb4 c.Uint32T
	ReservedFb8 c.Uint32T
	ReservedFbc c.Uint32T
	ReservedFc0 c.Uint32T
	ReservedFc4 c.Uint32T
	ReservedFc8 c.Uint32T
	ReservedFcc c.Uint32T
	ReservedFd0 c.Uint32T
	ReservedFd4 c.Uint32T
	ReservedFd8 c.Uint32T
	ReservedFdc c.Uint32T
	ReservedFe0 c.Uint32T
	ReservedFe4 c.Uint32T
	ReservedFe8 c.Uint32T
	ReservedFec c.Uint32T
	ReservedFf0 c.Uint32T
	ReservedFf4 c.Uint32T
	ReservedFf8 c.Uint32T
	Date        struct {
		Val c.Uint32T
	}
}
type SystemDevT SystemDevS
type AdcLlPowerT c.Int

const (
	ADC_LL_POWER_BY_FSM AdcLlPowerT = 0
	ADC_LL_POWER_SW_ON  AdcLlPowerT = 1
	ADC_LL_POWER_SW_OFF AdcLlPowerT = 2
)

type AdcLlControllerT c.Int

const (
	ADC_LL_CTRL_DIG AdcLlControllerT = 0
	ADC_LL_CTRL_ARB AdcLlControllerT = 1
)

type AdcLlDigiConvertModeT c.Int

const ADC_LL_DIGI_CONV_ONLY_ADC1 AdcLlDigiConvertModeT = 0

type AdcLlDigiPatternTableT struct {
	Unused [8]uint8
}
type GdmaTriggerPeripheralT c.Int

const (
	GDMA_TRIG_PERIPH_M2M    GdmaTriggerPeripheralT = 0
	GDMA_TRIG_PERIPH_UHCI   GdmaTriggerPeripheralT = 1
	GDMA_TRIG_PERIPH_SPI    GdmaTriggerPeripheralT = 2
	GDMA_TRIG_PERIPH_I2S    GdmaTriggerPeripheralT = 3
	GDMA_TRIG_PERIPH_AES    GdmaTriggerPeripheralT = 4
	GDMA_TRIG_PERIPH_SHA    GdmaTriggerPeripheralT = 5
	GDMA_TRIG_PERIPH_ADC    GdmaTriggerPeripheralT = 6
	GDMA_TRIG_PERIPH_DAC    GdmaTriggerPeripheralT = 7
	GDMA_TRIG_PERIPH_LCD    GdmaTriggerPeripheralT = 8
	GDMA_TRIG_PERIPH_CAM    GdmaTriggerPeripheralT = 9
	GDMA_TRIG_PERIPH_RMT    GdmaTriggerPeripheralT = 10
	GDMA_TRIG_PERIPH_PARLIO GdmaTriggerPeripheralT = 11
	GDMA_TRIG_PERIPH_I3C    GdmaTriggerPeripheralT = 12
)

type GdmaChannelDirectionT c.Int

const (
	GDMA_CHANNEL_DIRECTION_TX GdmaChannelDirectionT = 0
	GDMA_CHANNEL_DIRECTION_RX GdmaChannelDirectionT = 1
)

type GdmaEtmEventTypeT c.Int

const (
	GDMA_ETM_EVENT_EOF GdmaEtmEventTypeT = 0
	GDMA_ETM_EVENT_MAX GdmaEtmEventTypeT = 1
)

type GdmaEtmTaskTypeT c.Int

const (
	GDMA_ETM_TASK_START GdmaEtmTaskTypeT = 0
	GDMA_ETM_TASK_MAX   GdmaEtmTaskTypeT = 1
)

type GdmaDevS struct {
	Intr [3]struct {
		Raw struct {
			Val c.Uint32T
		}
		St struct {
			Val c.Uint32T
		}
		Ena struct {
			Val c.Uint32T
		}
		Clr struct {
			Val c.Uint32T
		}
	}
	Reserved30 c.Uint32T
	Reserved34 c.Uint32T
	Reserved38 c.Uint32T
	Reserved3c c.Uint32T
	AhbTest    struct {
		Val c.Uint32T
	}
	MiscConf struct {
		Val c.Uint32T
	}
	Date       c.Uint32T
	Reserved4c c.Uint32T
	Reserved50 c.Uint32T
	Reserved54 c.Uint32T
	Reserved58 c.Uint32T
	Reserved5c c.Uint32T
	Reserved60 c.Uint32T
	Reserved64 c.Uint32T
	Reserved68 c.Uint32T
	Reserved6c c.Uint32T
	Channel    [3]struct {
		In struct {
			InConf0 struct {
				Val c.Uint32T
			}
			InConf1 struct {
				Val c.Uint32T
			}
			InfifoStatus struct {
				Val c.Uint32T
			}
			InPop struct {
				Val c.Uint32T
			}
			InLink struct {
				Val c.Uint32T
			}
			InState struct {
				Val c.Uint32T
			}
			InSucEofDesAddr c.Uint32T
			InErrEofDesAddr c.Uint32T
			InDscr          c.Uint32T
			InDscrBf0       c.Uint32T
			InDscrBf1       c.Uint32T
			InPri           struct {
				Val c.Uint32T
			}
			InPeriSel struct {
				Val c.Uint32T
			}
		}
		ReservedA4 c.Uint32T
		ReservedA8 c.Uint32T
		ReservedAc c.Uint32T
		ReservedB0 c.Uint32T
		ReservedB4 c.Uint32T
		ReservedB8 c.Uint32T
		ReservedBc c.Uint32T
		ReservedC0 c.Uint32T
		ReservedC4 c.Uint32T
		ReservedC8 c.Uint32T
		ReservedCc c.Uint32T
		Out        struct {
			OutConf0 struct {
				Val c.Uint32T
			}
			OutConf1 struct {
				Val c.Uint32T
			}
			OutfifoStatus struct {
				Val c.Uint32T
			}
			OutPush struct {
				Val c.Uint32T
			}
			OutLink struct {
				Val c.Uint32T
			}
			OutState struct {
				Val c.Uint32T
			}
			OutEofDesAddr    c.Uint32T
			OutEofBfrDesAddr c.Uint32T
			OutDscr          c.Uint32T
			OutDscrBf0       c.Uint32T
			OutDscrBf1       c.Uint32T
			OutPri           struct {
				Val c.Uint32T
			}
			OutPeriSel struct {
				Val c.Uint32T
			}
		}
		Reserved104 c.Uint32T
		Reserved108 c.Uint32T
		Reserved10c c.Uint32T
		Reserved110 c.Uint32T
		Reserved114 c.Uint32T
		Reserved118 c.Uint32T
		Reserved11c c.Uint32T
		Reserved120 c.Uint32T
		Reserved124 c.Uint32T
		Reserved128 c.Uint32T
		Reserved12c c.Uint32T
	}
}
type GdmaDevT GdmaDevS
type AdcHalDmaDescStatusT c.Int

const (
	ADC_HAL_DMA_DESC_VALID   AdcHalDmaDescStatusT = 0
	ADC_HAL_DMA_DESC_WAITING AdcHalDmaDescStatusT = 1
	ADC_HAL_DMA_DESC_NULL    AdcHalDmaDescStatusT = 2
)

/**
 * @brief Configuration of the HAL
 */

type AdcHalDmaConfigT struct {
	EofDescNum c.Uint32T
	EofStep    c.Uint32T
	EofNum     c.Uint32T
}

/**
 * @brief Context of the HAL
 */

type AdcHalDmaCtxT struct {
	RxDesc        *DmaDescriptorT
	DescDummyHead DmaDescriptorT
	CurDescPtr    *DmaDescriptorT
	EofDescNum    c.Uint32T
	EofStep       c.Uint32T
	EofNum        c.Uint32T
}

type AdcHalDigiCtrlrCfgT struct {
	AdcPatternLen c.Uint32T
	AdcPattern    *AdcDigiPatternConfigT
	SampleFreqHz  c.Uint32T
	ConvMode      AdcDigiConvertModeT
	BitWidth      c.Uint32T
	ClkSrc        AdcContinuousClkSrcT
	ClkSrcFreqHz  c.Uint32T
}

/**
 * @brief Power management config
 *
 * Pass a pointer to this structure as an argument to esp_pm_configure function.
 */

type EspPmConfigT struct {
	MaxFreqMhz       c.Int
	MinFreqMhz       c.Int
	LightSleepEnable bool
}
type EspPmConfigEsp32T EspPmConfigT
type EspPmConfigEsp32s2T EspPmConfigT
type EspPmConfigEsp32s3T EspPmConfigT
type EspPmConfigEsp32c3T EspPmConfigT
type EspPmConfigEsp32c2T EspPmConfigT
type EspPmConfigEsp32c6T EspPmConfigT
type EspPmLockTypeT c.Int

const (
	ESP_PM_CPU_FREQ_MAX   EspPmLockTypeT = 0
	ESP_PM_APB_FREQ_MAX   EspPmLockTypeT = 1
	ESP_PM_NO_LIGHT_SLEEP EspPmLockTypeT = 2
	ESP_PM_LOCK_MAX       EspPmLockTypeT = 3
)

type EspPmLock struct {
	Unused [8]uint8
}
type EspPmLockHandleT *EspPmLock

// llgo:type C
type TaskFunctionT func(c.Pointer)
type IntrType c.Int

const (
	INTR_TYPE_LEVEL IntrType = 0
	INTR_TYPE_EDGE  IntrType = 1
)

type EspCpuCycleCountT c.Uint32T
type EspCpuIntrTypeT c.Int

const (
	ESP_CPU_INTR_TYPE_LEVEL EspCpuIntrTypeT = 0
	ESP_CPU_INTR_TYPE_EDGE  EspCpuIntrTypeT = 1
	ESP_CPU_INTR_TYPE_NA    EspCpuIntrTypeT = 2
)

/**
 * @brief CPU interrupt descriptor
 *
 * Each particular CPU interrupt has an associated descriptor describing that
 * particular interrupt's characteristics. Call esp_cpu_intr_get_desc() to get
 * the descriptors of a particular interrupt.
 */

type EspCpuIntrDescT struct {
	Priority c.Int
	Type     EspCpuIntrTypeT
	Flags    c.Uint32T
}

// llgo:type C
type EspCpuIntrHandlerT func(c.Pointer)
type EspCpuWatchpointTriggerT c.Int

const (
	ESP_CPU_WATCHPOINT_LOAD   EspCpuWatchpointTriggerT = 0
	ESP_CPU_WATCHPOINT_STORE  EspCpuWatchpointTriggerT = 1
	ESP_CPU_WATCHPOINT_ACCESS EspCpuWatchpointTriggerT = 2
)

type SpinlockT struct {
	Owner c.Uint32T
	Count c.Uint32T
}

type ImaxdivT struct {
	Quot c.IntmaxT
	Rem  c.IntmaxT
}
type SocResetReasonT c.Int

const (
	RESET_REASON_CHIP_POWER_ON   SocResetReasonT = 1
	RESET_REASON_CHIP_BROWN_OUT  SocResetReasonT = 1
	RESET_REASON_CHIP_SUPER_WDT  SocResetReasonT = 1
	RESET_REASON_CORE_SW         SocResetReasonT = 3
	RESET_REASON_CORE_DEEP_SLEEP SocResetReasonT = 5
	RESET_REASON_CORE_MWDT0      SocResetReasonT = 7
	RESET_REASON_CORE_MWDT1      SocResetReasonT = 8
	RESET_REASON_CORE_RTC_WDT    SocResetReasonT = 9
	RESET_REASON_CPU0_MWDT0      SocResetReasonT = 11
	RESET_REASON_CPU0_SW         SocResetReasonT = 12
	RESET_REASON_CPU0_RTC_WDT    SocResetReasonT = 13
	RESET_REASON_SYS_BROWN_OUT   SocResetReasonT = 15
	RESET_REASON_SYS_RTC_WDT     SocResetReasonT = 16
	RESET_REASON_CPU0_MWDT1      SocResetReasonT = 17
	RESET_REASON_SYS_SUPER_WDT   SocResetReasonT = 18
	RESET_REASON_SYS_CLK_GLITCH  SocResetReasonT = 19
	RESET_REASON_CORE_EFUSE_CRC  SocResetReasonT = 20
	RESET_REASON_CORE_USB_UART   SocResetReasonT = 21
	RESET_REASON_CORE_USB_JTAG   SocResetReasonT = 22
	RESET_REASON_CORE_PWR_GLITCH SocResetReasonT = 23
)

type MultiHeapInfo struct {
	Unused [8]uint8
}
type MultiHeapHandleT *MultiHeapInfo

/** @brief Structure to access heap metadata via multi_heap_get_info */

type MultiHeapInfoT struct {
	TotalFreeBytes      c.SizeT
	TotalAllocatedBytes c.SizeT
	LargestFreeBlock    c.SizeT
	MinimumFreeBytes    c.SizeT
	AllocatedBlocks     c.SizeT
	FreeBlocks          c.SizeT
	TotalBlocks         c.SizeT
}

// llgo:type C
type MultiHeapWalkerCbT func(c.Pointer, c.SizeT, c.Int, c.Pointer) bool

// llgo:type C
type EspAllocFailedHookT func(c.SizeT, c.Uint32T, *c.Char)

/**
 * @brief Structure used to store heap related data passed to
 * the walker callback function
 */

type WalkerHeapInfo struct {
	Start c.IntptrT
	End   c.IntptrT
}
type WalkerHeapIntoT WalkerHeapInfo

/**
 * @brief Structure used to store block related data passed to
 * the walker callback function
 */

type WalkerBlockInfo struct {
	Ptr  c.Pointer
	Size c.SizeT
	Used bool
}
type WalkerBlockInfoT WalkerBlockInfo

// llgo:type C
type HeapCapsWalkerCbT func(WalkerHeapIntoT, WalkerBlockInfoT, c.Pointer) bool
type EspResetReasonT c.Int

const (
	ESP_RST_UNKNOWN    EspResetReasonT = 0
	ESP_RST_POWERON    EspResetReasonT = 1
	ESP_RST_EXT        EspResetReasonT = 2
	ESP_RST_SW         EspResetReasonT = 3
	ESP_RST_PANIC      EspResetReasonT = 4
	ESP_RST_INT_WDT    EspResetReasonT = 5
	ESP_RST_TASK_WDT   EspResetReasonT = 6
	ESP_RST_WDT        EspResetReasonT = 7
	ESP_RST_DEEPSLEEP  EspResetReasonT = 8
	ESP_RST_BROWNOUT   EspResetReasonT = 9
	ESP_RST_SDIO       EspResetReasonT = 10
	ESP_RST_USB        EspResetReasonT = 11
	ESP_RST_JTAG       EspResetReasonT = 12
	ESP_RST_EFUSE      EspResetReasonT = 13
	ESP_RST_PWR_GLITCH EspResetReasonT = 14
	ESP_RST_CPU_LOCKUP EspResetReasonT = 15
)

// llgo:type C
type ShutdownHandlerT func()
type StackTypeT c.Uint8T
type BaseTypeT c.Int
type UBaseTypeT c.Uint
type TickTypeT c.Uint32T
type PortMUXTYPE SpinlockT

/* Used by heap_5.c to define the start address and size of each memory region
 * that together comprise the total FreeRTOS heap space. */

type HeapRegion struct {
	PucStartAddress *c.Uint8T
	XSizeInBytes    c.SizeT
}
type HeapRegionT HeapRegion

/* Used to pass information about the heap out of vPortGetHeapStats(). */

type XHeapStats struct {
	XAvailableHeapSpaceInBytes      c.SizeT
	XSizeOfLargestFreeBlockInBytes  c.SizeT
	XSizeOfSmallestFreeBlockInBytes c.SizeT
	XNumberOfFreeBlocks             c.SizeT
	XMinimumEverFreeBytesRemaining  c.SizeT
	XNumberOfSuccessfulAllocations  c.SizeT
	XNumberOfSuccessfulFrees        c.SizeT
}
type HeapStatsT XHeapStats

type Stat struct {
	Unused [8]uint8
}

type Tms struct {
	Unused [8]uint8
}

type Timeval struct {
	Unused [8]uint8
}

type Timezone struct {
	Unused [8]uint8
}

/*
 * In line with software engineering best practice, FreeRTOS implements a strict
 * data hiding policy, so the real structures used by FreeRTOS to maintain the
 * state of tasks, queues, semaphores, etc. are not accessible to the application
 * code.  However, if the application writer wants to statically allocate such
 * an object then the size of the object needs to be known.  Dummy structures
 * that are guaranteed to have the same size and alignment requirements of the
 * real objects are used for this purpose.  The dummy list and list item
 * structures below are used for inclusion in such a dummy structure.
 */

type XSTATICLISTITEM struct {
	XDummy2  TickTypeT
	PvDummy3 [4]c.Pointer
}
type StaticListItemT XSTATICLISTITEM

/* See the comments above the struct xSTATIC_LIST_ITEM definition. */

type XSTATICMINILISTITEM struct {
	XDummy2  TickTypeT
	PvDummy3 [2]c.Pointer
}
type StaticMiniListItemT XSTATICMINILISTITEM

/* See the comments above the struct xSTATIC_LIST_ITEM definition. */

type XSTATICLIST struct {
	UxDummy2 UBaseTypeT
	PvDummy3 c.Pointer
	XDummy4  StaticMiniListItemT
}
type StaticListT XSTATICLIST

/*
 * In line with software engineering best practice, especially when supplying a
 * library that is likely to change in future versions, FreeRTOS implements a
 * strict data hiding policy.  This means the Task structure used internally by
 * FreeRTOS is not accessible to application code.  However, if the application
 * writer wants to statically allocate the memory required to create a task then
 * the size of the task object needs to be known.  The StaticTask_t structure
 * below is provided for this purpose.  Its sizes and alignment requirements are
 * guaranteed to match those of the genuine structure, no matter which
 * architecture is being used, and no matter how the values in FreeRTOSConfig.h
 * are set.  Its contents are somewhat obfuscated in the hope users will
 * recognise that it would be unwise to make direct use of the structure members.
 */

type XSTATICTCB struct {
	PxDummy1  c.Pointer
	XDummy3   [2]StaticListItemT
	UxDummy5  UBaseTypeT
	PxDummy6  c.Pointer
	UcDummy7  [16]c.Uint8T
	PxDummy8  c.Pointer
	UxDummy12 [2]UBaseTypeT
	PvDummy15 [2]c.Pointer
	XDummy17  X_reent
	UlDummy18 [1]c.Uint32T
	UcDummy19 [1]c.Uint8T
	UxDummy20 c.Uint8T
	UcDummy21 c.Uint8T
}
type StaticTaskT XSTATICTCB

/*
 * In line with software engineering best practice, especially when supplying a
 * library that is likely to change in future versions, FreeRTOS implements a
 * strict data hiding policy.  This means the Queue structure used internally by
 * FreeRTOS is not accessible to application code.  However, if the application
 * writer wants to statically allocate the memory required to create a queue
 * then the size of the queue object needs to be known.  The StaticQueue_t
 * structure below is provided for this purpose.  Its sizes and alignment
 * requirements are guaranteed to match those of the genuine structure, no
 * matter which architecture is being used, and no matter how the values in
 * FreeRTOSConfig.h are set.  Its contents are somewhat obfuscated in the hope
 * users will recognise that it would be unwise to make direct use of the
 * structure members.
 */

type XSTATICQUEUE struct {
	PvDummy1 [3]c.Pointer
	U        struct {
		PvDummy2 c.Pointer
	}
	XDummy3         [2]StaticListT
	UxDummy4        [3]UBaseTypeT
	UcDummy5        [2]c.Uint8T
	UcDummy6        c.Uint8T
	PvDummy7        c.Pointer
	XDummyQueueLock PortMUXTYPE
}
type StaticQueueT XSTATICQUEUE
type StaticSemaphoreT StaticQueueT

/*
 * In line with software engineering best practice, especially when supplying a
 * library that is likely to change in future versions, FreeRTOS implements a
 * strict data hiding policy.  This means the event group structure used
 * internally by FreeRTOS is not accessible to application code.  However, if
 * the application writer wants to statically allocate the memory required to
 * create an event group then the size of the event group object needs to be
 * know.  The StaticEventGroup_t structure below is provided for this purpose.
 * Its sizes and alignment requirements are guaranteed to match those of the
 * genuine structure, no matter which architecture is being used, and no matter
 * how the values in FreeRTOSConfig.h are set.  Its contents are somewhat
 * obfuscated in the hope users will recognise that it would be unwise to make
 * direct use of the structure members.
 */

type XSTATICEVENTGROUP struct {
	XDummy1              TickTypeT
	XDummy2              StaticListT
	UcDummy4             c.Uint8T
	XDummyEventGroupLock PortMUXTYPE
}
type StaticEventGroupT XSTATICEVENTGROUP

/*
 * In line with software engineering best practice, especially when supplying a
 * library that is likely to change in future versions, FreeRTOS implements a
 * strict data hiding policy.  This means the software timer structure used
 * internally by FreeRTOS is not accessible to application code.  However, if
 * the application writer wants to statically allocate the memory required to
 * create a software timer then the size of the queue object needs to be known.
 * The StaticTimer_t structure below is provided for this purpose.  Its sizes
 * and alignment requirements are guaranteed to match those of the genuine
 * structure, no matter which architecture is being used, and no matter how the
 * values in FreeRTOSConfig.h are set.  Its contents are somewhat obfuscated in
 * the hope users will recognise that it would be unwise to make direct use of
 * the structure members.
 */

type XSTATICTIMER struct {
	PvDummy1 c.Pointer
	XDummy2  StaticListItemT
	XDummy3  TickTypeT
	PvDummy5 c.Pointer
	PvDummy6 TaskFunctionT
	UcDummy8 c.Uint8T
}
type StaticTimerT XSTATICTIMER

/*
 * In line with software engineering best practice, especially when supplying a
 * library that is likely to change in future versions, FreeRTOS implements a
 * strict data hiding policy.  This means the stream buffer structure used
 * internally by FreeRTOS is not accessible to application code.  However, if
 * the application writer wants to statically allocate the memory required to
 * create a stream buffer then the size of the stream buffer object needs to be
 * known.  The StaticStreamBuffer_t structure below is provided for this
 * purpose.  Its size and alignment requirements are guaranteed to match those
 * of the genuine structure, no matter which architecture is being used, and
 * no matter how the values in FreeRTOSConfig.h are set.  Its contents are
 * somewhat obfuscated in the hope users will recognise that it would be unwise
 * to make direct use of the structure members.
 */

type XSTATICSTREAMBUFFER struct {
	UxDummy1               [4]c.SizeT
	PvDummy2               [3]c.Pointer
	UcDummy3               c.Uint8T
	XDummyStreamBufferLock PortMUXTYPE
}
type StaticStreamBufferT XSTATICSTREAMBUFFER
type StaticMessageBufferT StaticStreamBufferT

/*
 * Definition of the only type of object that a list can contain.
 */

type XLIST struct {
	Unused [8]uint8
}

type XLISTITEM struct {
	XItemValue  TickTypeT
	PxNext      *XLISTITEM
	PxPrevious  *XLISTITEM
	PvOwner     c.Pointer
	PxContainer *XLIST
}
type ListItemT XLISTITEM

type XMINILISTITEM struct {
	XItemValue TickTypeT
	PxNext     *XLISTITEM
	PxPrevious *XLISTITEM
}
type MiniListItemT XMINILISTITEM
type ListT XLIST

/**
 *
 * Type by which tasks are referenced.  For example, a call to xTaskCreate
 * returns (via a pointer parameter) an TaskHandle_t variable that can then
 * be used as a parameter to vTaskDelete to delete the task.
 *
 * \ingroup Tasks
 */

type TskTaskControlBlock struct {
	Unused [8]uint8
}
type TaskHandleT *TskTaskControlBlock

// llgo:type C
type TaskHookFunctionT func(c.Pointer) BaseTypeT
type ETaskState c.Int

const (
	ERunning   ETaskState = 0
	EReady     ETaskState = 1
	EBlocked   ETaskState = 2
	ESuspended ETaskState = 3
	EDeleted   ETaskState = 4
	EInvalid   ETaskState = 5
)

type ENotifyAction c.Int

const (
	ENoAction                 ENotifyAction = 0
	ESetBits                  ENotifyAction = 1
	EIncrement                ENotifyAction = 2
	ESetValueWithOverwrite    ENotifyAction = 3
	ESetValueWithoutOverwrite ENotifyAction = 4
)

/*
 * Used internally only.
 */

type XTIMEOUT struct {
	XOverflowCount  BaseTypeT
	XTimeOnEntering TickTypeT
}
type TimeOutT XTIMEOUT

/*
 * Defines the memory ranges allocated to the task when an MPU is used.
 */

type XMEMORYREGION struct {
	PvBaseAddress   c.Pointer
	UlLengthInBytes c.Uint32T
	UlParameters    c.Uint32T
}
type MemoryRegionT XMEMORYREGION

/*
 * Parameters required to create an MPU protected task.
 */

type XTASKPARAMETERS struct {
	PvTaskCode     TaskFunctionT
	PcName         *c.Char
	UsStackDepth   c.Uint32T
	PvParameters   c.Pointer
	UxPriority     UBaseTypeT
	PuxStackBuffer *StackTypeT
	XRegions       [1]MemoryRegionT
}
type TaskParametersT XTASKPARAMETERS

/** Used with the uxTaskGetSystemState() function to return the state of each task
 * in the system. */

type XTASKSTATUS struct {
	XHandle              TaskHandleT
	PcTaskName           *c.Char
	XTaskNumber          UBaseTypeT
	ECurrentState        ETaskState
	UxCurrentPriority    UBaseTypeT
	UxBasePriority       UBaseTypeT
	UlRunTimeCounter     c.Uint32T
	PxStackBase          *StackTypeT
	UsStackHighWaterMark c.Uint32T
}
type TaskStatusT XTASKSTATUS
type ESleepModeStatus c.Int

const (
	EAbortSleep            ESleepModeStatus = 0
	EStandardSleep         ESleepModeStatus = 1
	ENoTasksWaitingTimeout ESleepModeStatus = 2
)

/**
 * Type by which queues are referenced.  For example, a call to xQueueCreate()
 * returns an QueueHandle_t variable that can then be used as a parameter to
 * xQueueSend(), xQueueReceive(), etc.
 */

type QueueDefinition struct {
	Unused [8]uint8
}
type QueueHandleT *QueueDefinition
type QueueSetHandleT *QueueDefinition
type QueueSetMemberHandleT *QueueDefinition
type RingbufHandleT c.Pointer
type RingbufferTypeT c.Int

const (
	RINGBUF_TYPE_NOSPLIT    RingbufferTypeT = 0
	RINGBUF_TYPE_ALLOWSPLIT RingbufferTypeT = 1
	RINGBUF_TYPE_BYTEBUF    RingbufferTypeT = 2
	RINGBUF_TYPE_MAX        RingbufferTypeT = 3
)

/**
 * @brief Struct that is equivalent in size to the ring buffer's data structure
 *
 * The contents of this struct are not meant to be used directly. This
 * structure is meant to be used when creating a statically allocated ring
 * buffer where this struct is of the exact size required to store a ring
 * buffer's control data structure.
 *
 */

type XSTATICRINGBUFFER struct {
	XDummy1  [2]c.SizeT
	UxDummy2 UBaseTypeT
	PvDummy3 [11]c.Pointer
	XDummy4  BaseTypeT
	XDummy5  [2]StaticListT
	PvDummy6 c.Pointer
	MuxDummy PortMUXTYPE
}
type StaticRingbufferT XSTATICRINGBUFFER

type EspEtmChannelT struct {
	Unused [8]uint8
}
type EspEtmChannelHandleT *EspEtmChannelT

type EspEtmEventT struct {
	Unused [8]uint8
}
type EspEtmEventHandleT *EspEtmEventT

type EspEtmTaskT struct {
	Unused [8]uint8
}
type EspEtmTaskHandleT *EspEtmTaskT

/**
 * @brief ETM channel configuration
 */

type EspEtmChannelConfigT struct {
	Flags EtmChanFlags
}

type EtmChanFlags struct {
	Unused [8]uint8
}

type GdmaChannelT struct {
	Unused [8]uint8
}
type GdmaChannelHandleT *GdmaChannelT

/**
 * @brief Collection of configuration items that used for allocating GDMA channel
 *
 */

type GdmaChannelAllocConfigT struct {
	SiblingChan GdmaChannelHandleT
	Direction   GdmaChannelDirectionT
	Flags       struct {
		ReserveSibling c.Int
		IsrCacheSafe   c.Int
	}
}

/**
 * @brief Type of GDMA event data
 */

type GdmaEventDataT struct {
	Flags struct {
		AbnormalEof c.Uint32T
		NormalEof   c.Uint32T
	}
}

// llgo:type C
type GdmaEventCallbackT func(GdmaChannelHandleT, *GdmaEventDataT, c.Pointer) bool

/**
 * @brief Group of supported GDMA TX callbacks
 * @note The callbacks are all running under ISR environment
 */

type GdmaTxEventCallbacksT struct {
	OnTransEof GdmaEventCallbackT
	OnDescrErr GdmaEventCallbackT
}

/**
 * @brief Group of supported GDMA RX callbacks
 * @note The callbacks are all running under ISR environment
 */

type GdmaRxEventCallbacksT struct {
	OnRecvEof  GdmaEventCallbackT
	OnDescrErr GdmaEventCallbackT
	OnRecvDone GdmaEventCallbackT
}

/**
 * @brief Type of GDMA engine trigger
 * @note It's recommended to initialize this structure with `GDMA_MAKE_TRIGGER`.
 *
 */

type GdmaTriggerT struct {
	Periph     GdmaTriggerPeripheralT
	InstanceId c.Int
	BusId      c.Int
}

/**
 * @brief A collection of strategy item that each GDMA channel could apply
 *
 */

type GdmaStrategyConfigT struct {
	OwnerCheck        bool
	AutoUpdateDesc    bool
	EofTillDataPopped bool
}

/**
 * @brief Channel transfer configurations
 */

type GdmaTransferConfigT struct {
	MaxDataBurstSize c.Uint32T
	AccessExtMem     bool
}

/**
 * @brief GDMA transfer ability
 *
 * @note The alignment set in this structure is **not** a guarantee that gdma driver will take care of the nonalignment cases.
 *       Actually the GDMA driver has no knowledge about the DMA buffer (address and size) used by upper layer.
 *       So it's the responsibility of the **upper layer** to take care of the buffer address and size.
 *
 */

type GdmaTransferAbilityT struct {
	SramTransAlign  c.SizeT
	PsramTransAlign c.SizeT
}

/**
 * @brief ADC DMA context
 */

type AdcDmaT struct {
	GdmaChan   GdmaChannelHandleT
	DmaIntrHdl IntrHandleT
}
type AdcFsmT c.Int

const (
	ADC_FSM_INIT    AdcFsmT = 0
	ADC_FSM_STARTED AdcFsmT = 1
)

type AdcMonitorFsmT c.Int

const (
	ADC_MONITOR_FSM_INIT    AdcMonitorFsmT = 0
	ADC_MONITOR_FSM_ENABLED AdcMonitorFsmT = 1
)

// llgo:type C
type AdcDmaIntrFuncT func(*AdcContinuousCtxT) bool
