<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='665' type='void llvm::MachineRegisterInfo::setRegClass(unsigned int Reg, const llvm::TargetRegisterClass * RC)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='664'>/// setRegClass - Set the register class of the specified virtual register.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='781' u='c' c='_ZN4llvm12IRTranslator13getStackGuardEjRNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='141' u='c' c='_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='541' u='c' c='_ZN4llvm13MIRParserImpl17setupRegisterInfoERKNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1400' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIPKS2_SaIS7_EENS1_12DenseMapInfoIjEENS1_6deta15360484'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='57' ll='61' type='void llvm::MachineRegisterInfo::setRegClass(unsigned int Reg, const llvm::TargetRegisterClass * RC)'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='80' u='c' c='_ZL17constrainRegClassRN4llvm19MachineRegisterInfoEjPKNS_19TargetRegisterClassES4_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='142' u='c' c='_ZN4llvm19MachineRegisterInfo17recomputeRegClassEj'/>
<doc f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='55'>/// setRegClass - Set the register class of the specified virtual register.
///</doc>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1352' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1906' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='659' u='c' c='_ZN4llvm12InstrEmitter15EmitRegSequenceEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='413' u='c' c='_ZN4llvm14TailDuplicator20duplicateInstructionEPNS_12MachineInstrEPNS_17MachineBasicBlockES4_RNS_8DenseMapIjNS_15TargetInstrInfo13RegSubRegPairENS_12D1188598'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='217' u='c' c='_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='269' u='c' c='_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3613' u='c' c='_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_l'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='511' u='c' c='_ZNK12_GLOBAL__N_121X86DomainReassignment8reassignERKNS_7ClosureENS_9RegDomainE'/>
