

================================================================
== Vitis HLS Report for 'yolo_max_pool_top'
================================================================
* Date:           Tue Nov 19 23:15:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_max_pool_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2076688|  2076688|  20.767 ms|  20.767 ms|  2076689|  2076689|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%stride_read = read i2 @_ssdm_op_Read.s_axilite.i2, i2 %stride"   --->   Operation 11 'read' 'stride_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%input_fold_ch_read = read i4 @_ssdm_op_Read.s_axilite.i4, i4 %input_fold_ch"   --->   Operation 12 'read' 'input_fold_ch_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%input_w_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %input_w"   --->   Operation 13 'read' 'input_w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%input_h_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %input_h"   --->   Operation 14 'read' 'input_h_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%output_w_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %output_w"   --->   Operation 15 'read' 'output_w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%output_h_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %output_h"   --->   Operation 16 'read' 'output_h_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V = alloca i64 1" [src/yolo_max_pool.cpp:19]   --->   Operation 17 'alloca' 'line_buff_group_0_val_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_1 = alloca i64 1" [src/yolo_max_pool.cpp:19]   --->   Operation 18 'alloca' 'line_buff_group_0_val_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V = alloca i64 1" [src/yolo_max_pool.cpp:20]   --->   Operation 19 'alloca' 'line_buff_group_1_val_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_1 = alloca i64 1" [src/yolo_max_pool.cpp:20]   --->   Operation 20 'alloca' 'line_buff_group_1_val_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V = alloca i64 1" [src/yolo_max_pool.cpp:21]   --->   Operation 21 'alloca' 'line_buff_group_2_val_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_1 = alloca i64 1" [src/yolo_max_pool.cpp:21]   --->   Operation 22 'alloca' 'line_buff_group_2_val_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V = alloca i64 1" [src/yolo_max_pool.cpp:22]   --->   Operation 23 'alloca' 'line_buff_group_3_val_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_1 = alloca i64 1" [src/yolo_max_pool.cpp:22]   --->   Operation 24 'alloca' 'line_buff_group_3_val_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 2 <SV = 1> <Delay = 6.69>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i2 %stride_read" [src/yolo_max_pool.cpp:4]   --->   Operation 25 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i4 %input_fold_ch_read" [src/yolo_max_pool.cpp:4]   --->   Operation 26 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.34ns)   --->   "%mul_ln4 = mul i6 %zext_ln4, i6 %zext_ln4_1" [src/yolo_max_pool.cpp:4]   --->   Operation 27 'mul' 'mul_ln4' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln4_2 = zext i9 %output_w_read" [src/yolo_max_pool.cpp:4]   --->   Operation 28 'zext' 'zext_ln4_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln4_3 = zext i6 %mul_ln4" [src/yolo_max_pool.cpp:4]   --->   Operation 29 'zext' 'zext_ln4_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (4.35ns)   --->   "%mul_ln4_1 = mul i15 %zext_ln4_2, i15 %zext_ln4_3" [src/yolo_max_pool.cpp:4]   --->   Operation 30 'mul' 'mul_ln4_1' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.59>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln4_4 = zext i2 %stride_read" [src/yolo_max_pool.cpp:4]   --->   Operation 32 'zext' 'zext_ln4_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln4_5 = zext i15 %mul_ln4_1" [src/yolo_max_pool.cpp:4]   --->   Operation 33 'zext' 'zext_ln4_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (5.59ns)   --->   "%mul_ln4_2 = mul i17 %zext_ln4_4, i17 %zext_ln4_5" [src/yolo_max_pool.cpp:4]   --->   Operation 34 'mul' 'mul_ln4_2' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln4_6 = zext i9 %output_h_read" [src/yolo_max_pool.cpp:4]   --->   Operation 35 'zext' 'zext_ln4_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln4_7 = zext i17 %mul_ln4_2" [src/yolo_max_pool.cpp:4]   --->   Operation 36 'zext' 'zext_ln4_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln4_3 = mul i26 %zext_ln4_6, i26 %zext_ln4_7" [src/yolo_max_pool.cpp:4]   --->   Operation 37 'mul' 'mul_ln4_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 38 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln4_3 = mul i26 %zext_ln4_6, i26 %zext_ln4_7" [src/yolo_max_pool.cpp:4]   --->   Operation 38 'mul' 'mul_ln4_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 39 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln4_3 = mul i26 %zext_ln4_6, i26 %zext_ln4_7" [src/yolo_max_pool.cpp:4]   --->   Operation 39 'mul' 'mul_ln4_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.31>
ST_7 : Operation 40 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln4_3 = mul i26 %zext_ln4_6, i26 %zext_ln4_7" [src/yolo_max_pool.cpp:4]   --->   Operation 40 'mul' 'mul_ln4_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 41 [1/1] (1.42ns)   --->   "%icmp_ln1027_1 = icmp_eq  i6 %mul_ln4, i6 0"   --->   Operation 41 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (2.31ns)   --->   "%icmp_ln1027_2 = icmp_eq  i15 %mul_ln4_1, i15 0"   --->   Operation 42 'icmp' 'icmp_ln1027_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.59>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%stride_cast = zext i2 %stride_read"   --->   Operation 43 'zext' 'stride_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (1.56ns)   --->   "%sub_i_i270 = add i3 %stride_cast, i3 7"   --->   Operation 44 'add' 'sub_i_i270' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%output_h_cast = zext i9 %output_h_read"   --->   Operation 45 'zext' 'output_h_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (1.82ns)   --->   "%sub_i_i87 = add i10 %output_h_cast, i10 1023"   --->   Operation 46 'add' 'sub_i_i87' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%output_w_cast = zext i9 %output_w_read"   --->   Operation 47 'zext' 'output_w_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (1.82ns)   --->   "%sub_i_i56 = add i10 %output_w_cast, i10 1023"   --->   Operation 48 'add' 'sub_i_i56' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%input_fold_ch_cast = zext i4 %input_fold_ch_read"   --->   Operation 49 'zext' 'input_fold_ch_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (1.73ns)   --->   "%sub_i_i = add i5 %input_fold_ch_cast, i5 31"   --->   Operation 50 'add' 'sub_i_i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (1.13ns)   --->   "%notlhs1_mid1182 = icmp_ne  i3 %sub_i_i270, i3 0"   --->   Operation 51 'icmp' 'notlhs1_mid1182' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (1.77ns)   --->   "%notrhs_mid1192 = icmp_eq  i10 %sub_i_i56, i10 0"   --->   Operation 52 'icmp' 'notrhs_mid1192' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (1.66ns)   --->   "%cmp_i_i606_not_mid1214 = icmp_eq  i9 %input_w_read, i9 0"   --->   Operation 53 'icmp' 'cmp_i_i606_not_mid1214' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (1.30ns)   --->   "%icmp_ln1027 = icmp_eq  i4 %input_fold_ch_read, i4 0"   --->   Operation 54 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln4 = call void @yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS, i2 %stride_read, i10 %sub_i_i87, i9 %input_h_read, i3 %sub_i_i270, i10 %sub_i_i56, i9 %input_w_read, i26 %mul_ln4_3, i17 %mul_ln4_2, i1 %notlhs1_mid1182, i1 %notrhs_mid1192, i1 %cmp_i_i606_not_mid1214, i4 %input_fold_ch_read, i1 %icmp_ln1027, i6 %mul_ln4, i1 %icmp_ln1027_1, i15 %mul_ln4_1, i1 %icmp_ln1027_2, i16 %line_buff_group_0_val_V, i16 %line_buff_group_0_val_V_1, i16 %line_buff_group_1_val_V, i16 %line_buff_group_1_val_V_1, i16 %line_buff_group_2_val_V, i16 %line_buff_group_2_val_V_1, i16 %line_buff_group_3_val_V, i16 %line_buff_group_3_val_V_1, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i5 %sub_i_i, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V" [src/yolo_max_pool.cpp:4]   --->   Operation 55 'call' 'call_ln4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.23>
ST_9 : Operation 56 [1/2] (3.23ns)   --->   "%call_ln4 = call void @yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS, i2 %stride_read, i10 %sub_i_i87, i9 %input_h_read, i3 %sub_i_i270, i10 %sub_i_i56, i9 %input_w_read, i26 %mul_ln4_3, i17 %mul_ln4_2, i1 %notlhs1_mid1182, i1 %notrhs_mid1192, i1 %cmp_i_i606_not_mid1214, i4 %input_fold_ch_read, i1 %icmp_ln1027, i6 %mul_ln4, i1 %icmp_ln1027_1, i15 %mul_ln4_1, i1 %icmp_ln1027_2, i16 %line_buff_group_0_val_V, i16 %line_buff_group_0_val_V_1, i16 %line_buff_group_1_val_V, i16 %line_buff_group_1_val_V_1, i16 %line_buff_group_2_val_V, i16 %line_buff_group_2_val_V_1, i16 %line_buff_group_3_val_V, i16 %line_buff_group_3_val_V_1, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i5 %sub_i_i, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V" [src/yolo_max_pool.cpp:4]   --->   Operation 56 'call' 'call_ln4' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [src/yolo_max_pool.cpp:4]   --->   Operation 57 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_11, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inStream_V_data_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_V_keep_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_V_strb_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %inStream_V_user_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_V_last_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %inStream_V_id_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inStream_V_dest_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_11, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outStream_V_data_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outStream_V_keep_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outStream_V_strb_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %outStream_V_user_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStream_V_last_V"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %outStream_V_id_V"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %outStream_V_dest_V"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %output_h"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_h, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_h, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %output_w"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_w, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_w, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %input_h"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_h, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_h, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %input_w"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_w, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_w, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_fold_ch"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %input_fold_ch, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %input_fold_ch, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %stride"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %stride, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %stride, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 93 'getelementptr' 'line_buff_group_0_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_1 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 94 'getelementptr' 'line_buff_group_0_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_2 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 95 'getelementptr' 'line_buff_group_0_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_3 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 96 'getelementptr' 'line_buff_group_0_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_4 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 97 'getelementptr' 'line_buff_group_0_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_5 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 98 'getelementptr' 'line_buff_group_0_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_6 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 99 'getelementptr' 'line_buff_group_0_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 100 'getelementptr' 'line_buff_group_0_val_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_1 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 101 'getelementptr' 'line_buff_group_0_val_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_2 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 102 'getelementptr' 'line_buff_group_0_val_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_3 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 103 'getelementptr' 'line_buff_group_0_val_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_4 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 104 'getelementptr' 'line_buff_group_0_val_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_5 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 105 'getelementptr' 'line_buff_group_0_val_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_6 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 106 'getelementptr' 'line_buff_group_0_val_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 107 'getelementptr' 'line_buff_group_1_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_1 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 108 'getelementptr' 'line_buff_group_1_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_2 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 109 'getelementptr' 'line_buff_group_1_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_3 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 110 'getelementptr' 'line_buff_group_1_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_4 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 111 'getelementptr' 'line_buff_group_1_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_5 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 112 'getelementptr' 'line_buff_group_1_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_6 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 113 'getelementptr' 'line_buff_group_1_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 114 'getelementptr' 'line_buff_group_1_val_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_1 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 115 'getelementptr' 'line_buff_group_1_val_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_2 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 116 'getelementptr' 'line_buff_group_1_val_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_3 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 117 'getelementptr' 'line_buff_group_1_val_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_4 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 118 'getelementptr' 'line_buff_group_1_val_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_5 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 119 'getelementptr' 'line_buff_group_1_val_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_6 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 120 'getelementptr' 'line_buff_group_1_val_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 121 'getelementptr' 'line_buff_group_2_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_1 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 122 'getelementptr' 'line_buff_group_2_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_2 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 123 'getelementptr' 'line_buff_group_2_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_3 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 124 'getelementptr' 'line_buff_group_2_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_4 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 125 'getelementptr' 'line_buff_group_2_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_5 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 126 'getelementptr' 'line_buff_group_2_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_6 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 127 'getelementptr' 'line_buff_group_2_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 128 'getelementptr' 'line_buff_group_2_val_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_1 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 129 'getelementptr' 'line_buff_group_2_val_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_2 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 130 'getelementptr' 'line_buff_group_2_val_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_3 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 131 'getelementptr' 'line_buff_group_2_val_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_4 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 132 'getelementptr' 'line_buff_group_2_val_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_5 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 133 'getelementptr' 'line_buff_group_2_val_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_6 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 134 'getelementptr' 'line_buff_group_2_val_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 135 'getelementptr' 'line_buff_group_3_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_1 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 136 'getelementptr' 'line_buff_group_3_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_2 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 137 'getelementptr' 'line_buff_group_3_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_3 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 138 'getelementptr' 'line_buff_group_3_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_4 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 139 'getelementptr' 'line_buff_group_3_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_5 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 140 'getelementptr' 'line_buff_group_3_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_6 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 141 'getelementptr' 'line_buff_group_3_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 142 'getelementptr' 'line_buff_group_3_val_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_1 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 143 'getelementptr' 'line_buff_group_3_val_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_2 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 144 'getelementptr' 'line_buff_group_3_val_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_3 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 145 'getelementptr' 'line_buff_group_3_val_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_4 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 146 'getelementptr' 'line_buff_group_3_val_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_5 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 147 'getelementptr' 'line_buff_group_3_val_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_6 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 148 'getelementptr' 'line_buff_group_3_val_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 149 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 150 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 151 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 152 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 153 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 154 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 155 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 156 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 157 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 158 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 159 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 160 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 161 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 162 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 163 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 164 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 165 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 166 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 167 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 168 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 169 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 170 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 171 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 172 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 173 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 174 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 175 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 176 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 177 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 178 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 179 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 180 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 181 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 182 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 183 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 184 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 185 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 186 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 187 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 188 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 189 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 190 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 191 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 192 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 193 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 194 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 195 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 196 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 197 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 198 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 199 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 200 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 201 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 202 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 203 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 204 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 205 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 206 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 207 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 208 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 209 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 210 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 211 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 212 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln27 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_6" [src/yolo_max_pool.cpp:27]   --->   Operation 213 'specaxissidechannel' 'specaxissidechannel_ln27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln27 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_7" [src/yolo_max_pool.cpp:27]   --->   Operation 214 'specaxissidechannel' 'specaxissidechannel_ln27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [src/yolo_max_pool.cpp:126]   --->   Operation 215 'ret' 'ret_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('stride_read') on port 'stride' [57]  (1 ns)

 <State 2>: 6.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln4', src/yolo_max_pool.cpp:4) [203]  (2.34 ns)
	'mul' operation ('mul_ln4_1', src/yolo_max_pool.cpp:4) [206]  (4.35 ns)

 <State 3>: 5.59ns
The critical path consists of the following:
	'mul' operation ('mul_ln4_2', src/yolo_max_pool.cpp:4) [209]  (5.59 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[212] ('mul_ln4_3', src/yolo_max_pool.cpp:4) [212]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[212] ('mul_ln4_3', src/yolo_max_pool.cpp:4) [212]  (2.15 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[212] ('mul_ln4_3', src/yolo_max_pool.cpp:4) [212]  (2.15 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1027_2') [218]  (2.32 ns)

 <State 8>: 3.59ns
The critical path consists of the following:
	'add' operation ('sub_i_i56') [196]  (1.82 ns)
	'icmp' operation ('notrhs_mid1192') [214]  (1.77 ns)

 <State 9>: 3.23ns
The critical path consists of the following:
	'call' operation ('call_ln4', src/yolo_max_pool.cpp:4) to 'yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS' [220]  (3.23 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
