// Seed: 2700214121
module module_0 (
    input  wor   id_0,
    output tri   id_1,
    output tri   id_2,
    output uwire id_3,
    output wor   id_4,
    input  uwire id_5
);
  wire id_7;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input tri1 id_2,
    output tri id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8
);
  parameter id_10 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5
  );
  assign id_3 = id_8;
endmodule
