<stg><name>hw4</name>


<trans_list>

<trans id="28" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %in_A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %in_B) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @hw4_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %sum_0 = phi i32 [ 0, %0 ], [ %sum, %2 ]

]]></Node>
<StgValue><ssdm name="sum_0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %j_0 = phi i3 [ 0, %0 ], [ %j, %2 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln11 = icmp eq i3 %j_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln11, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln12 = zext i3 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %in_A_addr = getelementptr [6 x i32]* %in_A, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="in_A_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
:3  %in_A_load = load i32* %in_A_addr, align 4

]]></Node>
<StgValue><ssdm name="in_A_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %in_B_addr = getelementptr [6 x i32]* %in_B, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="in_B_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
:5  %in_B_load = load i32* %in_B_addr, align 4

]]></Node>
<StgValue><ssdm name="in_B_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_r, i32 %sum_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
:3  %in_A_load = load i32* %in_A_addr, align 4

]]></Node>
<StgValue><ssdm name="in_A_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
:5  %in_B_load = load i32* %in_B_addr, align 4

]]></Node>
<StgValue><ssdm name="in_B_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %mul_ln12 = mul nsw i32 %in_A_load, %in_B_load

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum = add nsw i32 %mul_ln12, %sum_0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="32" name="in_A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="33" name="in_B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="out_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="35" toId="4">
</dataflow>
<dataflow id="37" from="in_A" to="specbitsmap_ln0" fromId="32" toId="4">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="39" from="in_B" to="specbitsmap_ln0" fromId="33" toId="5">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="41" from="out_r" to="specbitsmap_ln0" fromId="34" toId="6">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="45" from="hw4_str" to="spectopmodule_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="47" from="StgValue_46" to="sum_0" fromId="46" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="48" from="br_ln11" to="sum_0" fromId="8" toId="9">
</dataflow>
<dataflow id="49" from="sum" to="sum_0" fromId="26" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="50" from="br_ln11" to="sum_0" fromId="27" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="52" from="StgValue_51" to="j_0" fromId="51" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="53" from="br_ln11" to="j_0" fromId="8" toId="10">
</dataflow>
<dataflow id="54" from="j" to="j_0" fromId="13" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="55" from="br_ln11" to="j_0" fromId="27" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="56" from="j_0" to="icmp_ln11" fromId="10" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_57" to="icmp_ln11" fromId="57" toId="11">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="59" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_61" to="empty" fromId="61" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_61" to="empty" fromId="61" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_61" to="empty" fromId="61" toId="12">
</dataflow>
<dataflow id="65" from="j_0" to="j" fromId="10" toId="13">
</dataflow>
<dataflow id="67" from="StgValue_66" to="j" fromId="66" toId="13">
</dataflow>
<dataflow id="68" from="icmp_ln11" to="br_ln11" fromId="11" toId="14">
</dataflow>
<dataflow id="69" from="j_0" to="zext_ln12" fromId="10" toId="15">
</dataflow>
<dataflow id="70" from="in_A" to="in_A_addr" fromId="32" toId="16">
</dataflow>
<dataflow id="72" from="StgValue_71" to="in_A_addr" fromId="71" toId="16">
</dataflow>
<dataflow id="73" from="zext_ln12" to="in_A_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="74" from="in_A_addr" to="in_A_load" fromId="16" toId="17">
</dataflow>
<dataflow id="75" from="in_B" to="in_B_addr" fromId="33" toId="18">
</dataflow>
<dataflow id="76" from="StgValue_71" to="in_B_addr" fromId="71" toId="18">
</dataflow>
<dataflow id="77" from="zext_ln12" to="in_B_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="78" from="in_B_addr" to="in_B_load" fromId="18" toId="19">
</dataflow>
<dataflow id="80" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln14" fromId="79" toId="20">
</dataflow>
<dataflow id="81" from="out_r" to="write_ln14" fromId="34" toId="20">
</dataflow>
<dataflow id="82" from="sum_0" to="write_ln14" fromId="9" toId="20">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="83" toId="22">
</dataflow>
<dataflow id="86" from="p_str" to="specloopname_ln11" fromId="85" toId="22">
</dataflow>
<dataflow id="87" from="in_A_addr" to="in_A_load" fromId="16" toId="23">
</dataflow>
<dataflow id="88" from="in_B_addr" to="in_B_load" fromId="18" toId="24">
</dataflow>
<dataflow id="89" from="in_A_load" to="mul_ln12" fromId="23" toId="25">
</dataflow>
<dataflow id="90" from="in_B_load" to="mul_ln12" fromId="24" toId="25">
</dataflow>
<dataflow id="91" from="mul_ln12" to="sum" fromId="25" toId="26">
</dataflow>
<dataflow id="92" from="sum_0" to="sum" fromId="9" toId="26">
</dataflow>
<dataflow id="93" from="icmp_ln11" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
