Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIR_Filter
Version: S-2021.06-SP4
Date   : Mon Oct 30 17:42:16 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: x_reg[7][7]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DOUT_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Filter         5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  x_reg[7][7]/CK (DFFR_X2)                                0.00       0.00 r
  x_reg[7][7]/Q (DFFR_X2)                                 0.16       0.16 r
  mult_57_I8/a[7] (FIR_Filter_DW_mult_tc_1)               0.00       0.16 r
  mult_57_I8/U309/ZN (INV_X1)                             0.06       0.22 f
  mult_57_I8/U413/ZN (XNOR2_X1)                           0.06       0.28 r
  mult_57_I8/U214/ZN (NAND2_X1)                           0.08       0.36 f
  mult_57_I8/U396/ZN (OAI22_X1)                           0.09       0.44 r
  mult_57_I8/U45/CO (HA_X1)                               0.07       0.52 r
  mult_57_I8/U41/S (FA_X1)                                0.12       0.63 f
  mult_57_I8/U40/S (FA_X1)                                0.14       0.77 r
  mult_57_I8/U317/ZN (INV_X1)                             0.03       0.80 f
  mult_57_I8/U262/ZN (OAI222_X1)                          0.08       0.88 r
  mult_57_I8/U292/Z (CLKBUF_X1)                           0.06       0.94 r
  mult_57_I8/U319/Z (XOR2_X1)                             0.08       1.01 r
  mult_57_I8/product[9] (FIR_Filter_DW_mult_tc_1)         0.00       1.01 r
  add_6_root_add_0_root_add_63_G7/A[0] (FIR_Filter_DW01_add_6)
                                                          0.00       1.01 r
  add_6_root_add_0_root_add_63_G7/U26/ZN (AND2_X1)        0.05       1.07 r
  add_6_root_add_0_root_add_63_G7/U1_1/S (FA_X1)          0.13       1.19 f
  add_6_root_add_0_root_add_63_G7/SUM[1] (FIR_Filter_DW01_add_6)
                                                          0.00       1.19 f
  add_2_root_add_0_root_add_63_G7/A[1] (FIR_Filter_DW01_add_4)
                                                          0.00       1.19 f
  add_2_root_add_0_root_add_63_G7/U1_1/CO (FA_X1)         0.11       1.30 f
  add_2_root_add_0_root_add_63_G7/U1_2/CO (FA_X1)         0.10       1.41 f
  add_2_root_add_0_root_add_63_G7/U6/ZN (NAND2_X1)        0.05       1.45 r
  add_2_root_add_0_root_add_63_G7/U8/ZN (NAND3_X1)        0.04       1.49 f
  add_2_root_add_0_root_add_63_G7/U13/ZN (NAND2_X1)       0.03       1.53 r
  add_2_root_add_0_root_add_63_G7/U14/ZN (NAND3_X1)       0.04       1.57 f
  add_2_root_add_0_root_add_63_G7/U1_5/CO (FA_X1)         0.10       1.66 f
  add_2_root_add_0_root_add_63_G7/U19/ZN (NAND2_X1)       0.04       1.70 r
  add_2_root_add_0_root_add_63_G7/U21/ZN (NAND3_X1)       0.04       1.74 f
  add_2_root_add_0_root_add_63_G7/U1_7/CO (FA_X1)         0.09       1.83 f
  add_2_root_add_0_root_add_63_G7/U1_8/S (FA_X1)          0.14       1.97 r
  add_2_root_add_0_root_add_63_G7/SUM[8] (FIR_Filter_DW01_add_4)
                                                          0.00       1.97 r
  add_0_root_add_0_root_add_63_G7/A[8] (FIR_Filter_DW01_add_0)
                                                          0.00       1.97 r
  add_0_root_add_0_root_add_63_G7/U10/ZN (XNOR2_X1)       0.06       2.03 r
  add_0_root_add_0_root_add_63_G7/U5/ZN (XNOR2_X1)        0.06       2.10 r
  add_0_root_add_0_root_add_63_G7/SUM[8] (FIR_Filter_DW01_add_0)
                                                          0.00       2.10 r
  U443/ZN (NAND2_X1)                                      0.03       2.13 f
  U440/ZN (NAND2_X1)                                      0.03       2.16 r
  DOUT_s_reg[8]/D (DFFR_X2)                               0.01       2.17 r
  data arrival time                                                  2.17

  clock CLK (rise edge)                                   2.20       2.20
  clock network delay (ideal)                             0.00       2.20
  DOUT_s_reg[8]/CK (DFFR_X2)                              0.00       2.20 r
  library setup time                                     -0.03       2.17
  data required time                                                 2.17
  --------------------------------------------------------------------------
  data required time                                                 2.17
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: VIN (input port)
  Endpoint: VOUT (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Filter         5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  VIN (in)                                 0.00       0.00 r
  U229/Z (BUF_X1)                          0.03       0.03 r
  U248/ZN (INV_X1)                         0.03       0.06 f
  U228/ZN (INV_X1)                         0.10       0.16 r
  U236/ZN (INV_X1)                         0.10       0.26 f
  U273/ZN (NOR2_X1)                        0.06       0.33 r
  VOUT (out)                               0.00       0.33 r
  data arrival time                                   0.33

  max_delay                                2.20       2.20
  output external delay                    0.00       2.20
  data required time                                  2.20
  -----------------------------------------------------------
  data required time                                  2.20
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         1.87


1
