Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Dec 11 14:47:35 2022
| Host         : EECS-DIGITAL-11 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.UlnmaS/obj/routerpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (164)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (6)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (164)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/b1/read_buff1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/b1/read_buff2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/b1/readout_buff1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/b1/readout_buff2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/f1/check_header_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/f1/ignore_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/f1/output_data_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/f1/wait_header_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: t1/b1/read_buff1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: t1/b1/read_buff2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: t1/b1/readout_buff1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: t1/b1/readout_buff2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.410     -126.271                    119                 3930        0.001        0.000                      0                 3930        3.000        0.000                       0                  1555  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  eth_clk_clk_wiz_0   {0.000 10.000}     20.000          50.000          
  vga_clk_clk_wiz_0   {0.000 7.692}      15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
  eth_clk_clk_wiz_0         9.466        0.000                      0                 2388        0.065        0.000                      0                 2388        8.750        0.000                       0                  1076  
  vga_clk_clk_wiz_0         2.194        0.000                      0                 1423        0.058        0.000                      0                 1423        6.442        0.000                       0                   475  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  eth_clk_clk_wiz_0       -1.410     -114.792                    106                  106        0.001        0.000                      0                  106  
eth_clk_clk_wiz_0  vga_clk_clk_wiz_0       -1.078      -11.480                     13                   13        0.015        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_maker/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_maker/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_clk_wiz_0
  To Clock:  eth_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 t1/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/buffer_reg[485]/CE
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_clk_wiz_0 rise@20.000ns - eth_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.177ns  (logic 2.676ns (26.294%)  route 7.501ns (73.706%))
  Logic Levels:           15  (CARRY4=12 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_maker/clkout1_buf/O
                         net (fo=1075, routed)        1.648    -0.892    t1/eth_clk
    SLICE_X10Y98         FDRE                                         r  t1/buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 f  t1/buffer_reg[2]/Q
                         net (fo=3, routed)           1.135     0.761    t1/buffer[2]
    SLICE_X11Y109        LUT1 (Prop_lut1_I0_O)        0.124     0.885 r  t1/bit_axiiv_i_211/O
                         net (fo=1, routed)           0.000     0.885    t1/bit_axiiv_i_211_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.417 r  t1/bit_axiiv_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     1.417    t1/bit_axiiv_reg_i_194_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.531 r  t1/bit_axiiv_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000     1.531    t1/bit_axiiv_reg_i_179_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.645 r  t1/bit_axiiv_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000     1.645    t1/bit_axiiv_reg_i_164_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.759 r  t1/bit_axiiv_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000     1.759    t1/bit_axiiv_reg_i_149_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.873 r  t1/bit_axiiv_reg_i_130/CO[3]
                         net (fo=1, routed)           0.000     1.873    t1/bit_axiiv_reg_i_130_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.987 r  t1/bit_axiiv_reg_i_110/CO[3]
                         net (fo=1, routed)           0.000     1.987    t1/bit_axiiv_reg_i_110_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.101 r  t1/bit_axiiv_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     2.101    t1/bit_axiiv_reg_i_90_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.215 r  t1/bit_axiiv_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     2.215    t1/bit_axiiv_reg_i_70_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.329 r  t1/bit_axiiv_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.329    t1/bit_axiiv_reg_i_50_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  t1/bit_axiiv_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.443    t1/bit_axiiv_reg_i_30_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  t1/bit_axiiv_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.557    t1/bit_axiiv_reg_i_11_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  t1/bit_axiiv_reg_i_3/CO[3]
                         net (fo=2, routed)           1.364     4.035    t1/bit_axiiv_reg_i_3_n_0
    SLICE_X5Y120         LUT4 (Prop_lut4_I1_O)        0.124     4.159 r  t1/buffer[335]_i_3/O
                         net (fo=3, routed)           1.766     5.924    vga_buffer/buffer_reg[335]
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.048 r  vga_buffer/buffer[335]_i_1/O
                         net (fo=509, routed)         3.237     9.286    t1/buffer_reg[335]_0
    SLICE_X1Y119         FDRE                                         r  t1/buffer_reg[485]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_maker/clkout1_buf/O
                         net (fo=1075, routed)        1.578    18.557    t1/eth_clk
    SLICE_X1Y119         FDRE                                         r  t1/buffer_reg[485]/C
                         clock pessimism              0.480    19.038    
                         clock uncertainty           -0.081    18.956    
    SLICE_X1Y119         FDRE (Setup_fdre_C_CE)      -0.205    18.751    t1/buffer_reg[485]
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  9.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 t1/buffer_reg[337]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/buffer_reg[339]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_clk_wiz_0 rise@0.000ns - eth_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.926%)  route 0.275ns (66.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_maker/clkout1_buf/O
                         net (fo=1075, routed)        0.604    -0.560    t1/eth_clk
    SLICE_X7Y99          FDRE                                         r  t1/buffer_reg[337]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  t1/buffer_reg[337]/Q
                         net (fo=3, routed)           0.275    -0.145    t1/buffer[337]
    SLICE_X6Y100         FDRE                                         r  t1/buffer_reg[339]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_maker/clkout1_buf/O
                         net (fo=1075, routed)        0.868    -0.804    t1/eth_clk
    SLICE_X6Y100         FDRE                                         r  t1/buffer_reg[339]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.086    -0.209    t1/buffer_reg[339]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_maker/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_maker/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y96      eth_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y96      eth_buffer/BRAM_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 grapher/forward_viewer/hcount_pipe_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            grapher/forward_viewer/loc_y3/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_clk_wiz_0 rise@15.385ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 7.680ns (61.024%)  route 4.905ns (38.976%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT3=2 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_maker/clkout2_buf/O
                         net (fo=479, routed)         1.630    -0.910    grapher/forward_viewer/vga_clk
    SLICE_X11Y72         FDRE                                         r  grapher/forward_viewer/hcount_pipe_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  grapher/forward_viewer/hcount_pipe_reg[1][5]/Q
                         net (fo=2, routed)           0.842     0.389    grapher/forward_viewer/hcount_pipe_reg[1]_17[5]
    SLICE_X10Y71         LUT6 (Prop_lut6_I0_O)        0.124     0.513 r  grapher/forward_viewer/conv_x4_i_25/O
                         net (fo=6, routed)           0.953     1.466    grapher/forward_viewer/conv_x4_i_25_n_0
    SLICE_X12Y74         LUT3 (Prop_lut3_I0_O)        0.150     1.616 r  grapher/forward_viewer/conv_x4_i_5/O
                         net (fo=1, routed)           0.788     2.404    grapher/forward_viewer/conv_x5[7]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      4.075     6.479 r  grapher/forward_viewer/conv_x4/PCOUT[47]
                         net (fo=1, routed)           0.056     6.535    grapher/forward_viewer/conv_x4_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.053 r  grapher/forward_viewer/conv_x4__0/P[1]
                         net (fo=2, routed)           0.487     8.540    grapher/forward_viewer/conv_x4__1[18]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.214 r  grapher/forward_viewer/conv_x2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.214    grapher/forward_viewer/conv_x2_carry__3_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.328 r  grapher/forward_viewer/conv_x2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.328    grapher/forward_viewer/conv_x2_carry__4_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.567 r  grapher/forward_viewer/conv_x2_carry__5/O[2]
                         net (fo=1, routed)           0.982    10.549    grapher/forward_viewer/conv_x2[27]
    SLICE_X10Y77         LUT3 (Prop_lut3_I0_O)        0.330    10.879 r  grapher/forward_viewer/loc_x3_i_2/O
                         net (fo=2, routed)           0.797    11.676    grapher/forward_viewer/A[19]
    DSP48_X0Y33          DSP48E1                                      r  grapher/forward_viewer/loc_y3/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_maker/clkout2_buf/O
                         net (fo=479, routed)         1.610    13.974    grapher/forward_viewer/vga_clk
    DSP48_X0Y33          DSP48E1                                      r  grapher/forward_viewer/loc_y3/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.078    14.455    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.586    13.869    grapher/forward_viewer/loc_y3
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  2.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 grapher/racer_viewer/player_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            grapher/track_viewer/i8_mario/BRAM_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.874%)  route 0.160ns (53.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_maker/clkout2_buf/O
                         net (fo=479, routed)         0.568    -0.596    grapher/racer_viewer/vga_clk
    SLICE_X9Y107         FDRE                                         r  grapher/racer_viewer/player_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  grapher/racer_viewer/player_counter_reg[12]/Q
                         net (fo=2, routed)           0.160    -0.295    grapher/track_viewer/i8_mario/BRAM_reg_1[8]
    RAMB18_X0Y43         RAMB18E1                                     r  grapher/track_viewer/i8_mario/BRAM_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_maker/clkout2_buf/O
                         net (fo=479, routed)         0.882    -0.791    grapher/track_viewer/i8_mario/vga_clk
    RAMB18_X0Y43         RAMB18E1                                     r  grapher/track_viewer/i8_mario/BRAM_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y43         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.354    grapher/track_viewer/i8_mario/BRAM_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_maker/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         15.385      11.501     DSP48_X0Y40      g1/i_opp_y_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X10Y92     transmit_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X10Y92     transmit_buffer/BRAM_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  eth_clk_clk_wiz_0

Setup :          106  Failing Endpoints,  Worst Slack       -1.410ns,  Total Violation     -114.792ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.410ns  (required time - arrival time)
  Source:                 eth_buffer/output_register.doutb_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_buffer/output_register.doutb_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (eth_clk_clk_wiz_0 rise@140.000ns - vga_clk_clk_wiz_0 rise@138.462ns)
  Data Path Delay:        2.019ns  (logic 0.580ns (28.725%)  route 1.439ns (71.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 138.507 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 137.568 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                    138.462   138.462 r  
    E3                                                0.000   138.462 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   138.462    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   139.943 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.176    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   134.106 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   135.825    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   135.921 r  clk_maker/clkout2_buf/O
                         net (fo=479, routed)         1.646   137.568    eth_buffer/vga_clk
    SLICE_X15Y94         FDRE                                         r  eth_buffer/output_register.doutb_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456   138.024 r  eth_buffer/output_register.doutb_reg_reg[3]_replica/Q
                         net (fo=1, routed)           0.727   138.751    eth_buffer/Q[0]_repN
    SLICE_X14Y93         LUT2 (Prop_lut2_I1_O)        0.124   138.875 r  eth_buffer/BRAM_reg_i_1__5/O
                         net (fo=107, routed)         0.712   139.587    vga_buffer/sys_rst
    SLICE_X10Y94         FDRE                                         r  vga_buffer/output_register.doutb_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                    140.000   140.000 r  
    E3                                                0.000   140.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   140.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   141.411 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.573    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   135.249 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   136.888    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   136.979 r  clk_maker/clkout1_buf/O
                         net (fo=1075, routed)        1.527   138.507    vga_buffer/eth_clk
    SLICE_X10Y94         FDRE                                         r  vga_buffer/output_register.doutb_reg_reg[13]/C
                         clock pessimism              0.395   138.902    
                         clock uncertainty           -0.201   138.701    
    SLICE_X10Y94         FDRE (Setup_fdre_C_R)       -0.524   138.177    vga_buffer/output_register.doutb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        138.177    
                         arrival time                        -139.587    
  -------------------------------------------------------------------
                         slack                                 -1.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 transmit_buffer/BRAM_reg_0_1_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            transmit_buffer/ram_data_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.390ns (78.216%)  route 0.109ns (21.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_maker/clkout2_buf/O
                         net (fo=479, routed)         0.574    -0.590    transmit_buffer/BRAM_reg_0_1_6_11/WCLK
    SLICE_X10Y91         RAMD32                                       r  transmit_buffer/BRAM_reg_0_1_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.200 r  transmit_buffer/BRAM_reg_0_1_6_11/RAMC/O
                         net (fo=1, routed)           0.109    -0.092    transmit_buffer/ram_data_a0[10]
    SLICE_X11Y91         FDRE                                         r  transmit_buffer/ram_data_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_maker/clkout1_buf/O
                         net (fo=1075, routed)        0.845    -0.828    transmit_buffer/eth_clk
    SLICE_X11Y91         FDRE                                         r  transmit_buffer/ram_data_b_reg[10]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.201    -0.070    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)        -0.022    -0.092    transmit_buffer/ram_data_b_reg[10]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.001    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :           13  Failing Endpoints,  Worst Slack       -1.078ns,  Total Violation      -11.480ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.078ns  (required time - arrival time)
  Source:                 eth_buffer/BRAM_reg_0_1_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_buffer/ram_data_b_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (vga_clk_clk_wiz_0 rise@61.538ns - eth_clk_clk_wiz_0 rise@60.000ns)
  Data Path Delay:        1.954ns  (logic 1.336ns (68.356%)  route 0.618ns (31.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 60.121 - 61.538 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 59.184 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_clk_wiz_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    60.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    61.482 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.715    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    55.645 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    57.364    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    57.460 r  clk_maker/clkout1_buf/O
                         net (fo=1075, routed)        1.724    59.184    eth_buffer/BRAM_reg_0_1_12_17/WCLK
    SLICE_X6Y95          RAMD32                                       r  eth_buffer/BRAM_reg_0_1_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    60.520 r  eth_buffer/BRAM_reg_0_1_12_17/RAMC/O
                         net (fo=1, routed)           0.618    61.139    eth_buffer/ram_data_a0[16]
    SLICE_X7Y95          FDRE                                         r  eth_buffer/ram_data_b_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    61.538    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    62.950 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.112    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    56.788 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    58.427    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    58.518 r  clk_maker/clkout2_buf/O
                         net (fo=479, routed)         1.603    60.121    eth_buffer/vga_clk
    SLICE_X7Y95          FDRE                                         r  eth_buffer/ram_data_b_reg[16]/C
                         clock pessimism              0.395    60.516    
                         clock uncertainty           -0.201    60.315    
    SLICE_X7Y95          FDRE (Setup_fdre_C_D)       -0.254    60.061    eth_buffer/ram_data_b_reg[16]
  -------------------------------------------------------------------
                         required time                         60.061    
                         arrival time                         -61.139    
  -------------------------------------------------------------------
                         slack                                 -1.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 eth_buffer/BRAM_reg_0_1_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_buffer/ram_data_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - eth_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.478ns (82.063%)  route 0.104ns (17.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_maker/clkout1_buf/O
                         net (fo=1075, routed)        0.603    -0.561    eth_buffer/BRAM_reg_0_1_12_17/WCLK
    SLICE_X6Y95          RAMD32                                       r  eth_buffer/BRAM_reg_0_1_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478    -0.083 r  eth_buffer/BRAM_reg_0_1_12_17/RAMA_D1/O
                         net (fo=1, routed)           0.104     0.021    eth_buffer/ram_data_a0[13]
    SLICE_X7Y95          FDRE                                         r  eth_buffer/ram_data_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_maker/clkout2_buf/O
                         net (fo=479, routed)         0.874    -0.799    eth_buffer/vga_clk
    SLICE_X7Y95          FDRE                                         r  eth_buffer/ram_data_b_reg[13]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.201    -0.041    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.047     0.006    eth_buffer/ram_data_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.015    





