<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll_adc10bit" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2016 06 10 12:38:09.421" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="pll_adc10bit.lpc" type="lpc" modified="2016 06 10 12:37:47.000"/>
		<File name="pll_adc10bit.vhd" type="top_level_vhdl" modified="2016 06 10 12:37:47.000"/>
		<File name="pll_adc10bit_tmpl.vhd" type="template_vhdl" modified="2016 06 10 12:37:47.000"/>
  </Package>
</DiamondModule>
