<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sun Apr 03 13:24:31 2022


Command Line:  synthesis -f PRACTICA2INTENTO2_impl1_lattice.synproj -gui -msgset D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = unidadcontrol.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/impl1 (searchpath added)
-p D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2 (searchpath added)
VHDL library = work
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/sumadorcompleto.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/sumador13bits.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/multiplicador.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/divisor.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/lsl.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/alu.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/rom.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/unidadcontrol.vhd
NGD file = PRACTICA2INTENTO2_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/impl1". VHDL-1504
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumadorcompleto.vhd. VHDL-1481
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumadorcompleto.vhd(4): analyzing entity sumador_completo. VHDL-1012
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumadorcompleto.vhd(11): analyzing architecture comportamiento. VHDL-1010
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumador13bits.vhd. VHDL-1481
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumador13bits.vhd(4): analyzing entity sumador_13bits. VHDL-1012
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumador13bits.vhd(12): analyzing architecture comportamiento. VHDL-1010
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/multiplicador.vhd. VHDL-1481
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/multiplicador.vhd(6): analyzing entity mult_comb_gen. VHDL-1012
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/multiplicador.vhd(15): analyzing architecture behavioral. VHDL-1010
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/divisor.vhd. VHDL-1481
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/divisor.vhd(8): analyzing entity div6. VHDL-1012
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/divisor.vhd(18): analyzing architecture foo. VHDL-1010
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/lsl.vhd. VHDL-1481
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/lsl.vhd(3): analyzing entity brrl_s. VHDL-1012
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/lsl.vhd(9): analyzing architecture brrl_s_b. VHDL-1010
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/alu.vhd. VHDL-1481
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/alu.vhd(6): analyzing entity alu. VHDL-1012
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/alu.vhd(18): analyzing architecture alub. VHDL-1010
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/rom.vhd. VHDL-1481
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/rom.vhd(5): analyzing entity rom. VHDL-1012
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/rom.vhd(15): analyzing architecture behav. VHDL-1010
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd. VHDL-1481
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd(6): analyzing entity unidadcontrol. VHDL-1012
INFO - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd(15): analyzing architecture a_unidadcontrol. VHDL-1010
unit unidadcontrol is not yet analyzed. VHDL-1485
unit unidadcontrol is not yet analyzed. VHDL-1485
d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd(6): executing unidadcontrol(a_unidadcontrol)

WARNING - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd(128): Register inicio_992 is stuck at Zero. VDB-5013
WARNING - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd(13): replacing existing netlist unidadcontrol(a_unidadcontrol). VHDL-1205
Top module name (VHDL): unidadcontrol
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = unidadcontrol.
WARNING - synthesis: Initial value found on net n332 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net OUT_ALU[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net OUT_ALU[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net OUT_ALU[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net OUT_ALU[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net OUT_ALU[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net OUT_ALU[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net OUT_ALU[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net OUT_ALU[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net OUT_ALU[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net OUT_ALU[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net OUT_ALU[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net OUT_ALU[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net indet will be ignored due to unrecognized driver type
WARNING - synthesis: I/O Port selector[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port selector[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port OUTT_DISPLAY[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port OUTT_DISPLAY[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port OUTT_DISPLAY[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port OUTT_DISPLAY[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port OUTT_DISPLAY[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port OUTT_DISPLAY[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port OUTT_DISPLAY[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port SIG 's net has no driver and is unused.
WARNING - synthesis: I/O Port IDET 's net has no driver and is unused.
######## Converting I/O port m_clk to input.
######## Missing driver on net OUTT_DISPLAY[6]. Patching with GND.
######## Missing driver on net OUTT_DISPLAY[5]. Patching with GND.
######## Missing driver on net OUTT_DISPLAY[4]. Patching with GND.
######## Missing driver on net OUTT_DISPLAY[3]. Patching with GND.
######## Missing driver on net OUTT_DISPLAY[2]. Patching with GND.
######## Missing driver on net OUTT_DISPLAY[1]. Patching with GND.
######## Missing driver on net OUTT_DISPLAY[0]. Patching with GND.
######## Missing driver on net SIG. Patching with GND.
######## Missing driver on net IDET. Patching with GND.
WARNING - synthesis: d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/rom.vhd(53): Register \CALL0/i16_346 is stuck at One. VDB-5014



WARNING - synthesis: I/O Port selector[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port selector[0] 's net has no driver and is unused.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in unidadcontrol_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'selector[1]' has no load.
WARNING - synthesis: input pad net 'selector[1]' has no legal load.
WARNING - synthesis: logical net 'selector[0]' has no load.
WARNING - synthesis: input pad net 'selector[0]' has no legal load.
WARNING - synthesis: DRC complete with 4 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file PRACTICA2INTENTO2_impl1.ngd.

################### Begin Area Report (unidadcontrol)######################
Number of register bits => 78 of 7209 (1 % )
CCU2D => 20
FD1S1A => 52
FD1S1I => 12
FD1S3AX => 1
FD1S3JX => 13
GSR => 1
IB => 1
INV => 1
LUT4 => 60
OB => 22
PFUMX => 12
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 7
  Net : edo_presente, loads : 17
  Net : m_clk_c, loads : 14
  Net : FACT1_5__N_310, loads : 12
  Net : RB_9__N_3, loads : 6
  Net : RD_9__N_14, loads : 6
  Net : RC_9__N_8, loads : 6
  Net : RA_9__N_1, loads : 6
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : IR_5, loads : 22
  Net : edo_presente_N_127, loads : 17
  Net : Data_out_27_N_128_15, loads : 14
  Net : Data_out_27_N_128_14, loads : 14
  Net : MAR_1, loads : 13
  Net : CALL0/n1487, loads : 13
  Net : MAR_2, loads : 12
  Net : n1704, loads : 12
  Net : MAR_0, loads : 10
  Net : Data_out_27_N_128_0, loads : 10
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets RD_9__N_14]              |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets RA_9__N_1]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets RB_9__N_3]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets RC_9__N_8]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets edo_presente]            |  200.000 MHz|  103.563 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets m_clk_c]                 |  200.000 MHz|  396.668 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 78.637  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.984  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
