<?xml version="1.0"?>
<!--Created by Custom Compiler (TM), build , on Mon Jun  5 15:21:42 2023-->
<file-format version="1.0" name="netlisting-timestamps">
<module isSubcircuit="1" timestamp="321" contextID="switched: Four_bit_Adder Half_Adder schematic vl: auCdl schematic symbol sl: auCdl" viewSearchList="auCdl schematic symbol" viewStopList="auCdl">
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters timestamp="2"/>
<lib_parameters timestamp="1"/>
<LineageParams/>
<ParentParams/>
<Terms timestamp="271"/>
<PortOrder><![CDATA[csxy]]></PortOrder>
</module>
</file-format>
