; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused_add_max_pool2d_with_indices_native_layer_norm_native_layer_norm_backward_17(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, i32 %10, i32 %11) local_unnamed_addr !dbg !7 {
  %13 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #6, !dbg !10
  %14 = icmp slt i32 %13, 256, !dbg !11
  %15 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %16 = and i32 %15, 31, !dbg !12
  %17 = lshr i32 %15, 5, !dbg !12
  %18 = shl i32 %15, 2, !dbg !12
  %19 = and i32 %18, 252, !dbg !12
  %20 = icmp samesign ult i32 %19, 192, !dbg !13
  %.frozen = freeze i32 %13, !dbg !14
  %21 = sdiv i32 %.frozen, 8, !dbg !14
  %22 = mul i32 %21, 8, !dbg !15
  %.decomposed = sub i32 %.frozen, %22, !dbg !15
  %23 = srem i32 %21, 8, !dbg !16
  %24 = sdiv i32 %13, 64, !dbg !17
  %25 = mul nsw i32 %.decomposed, 384, !dbg !18
  %26 = mul i32 %21, 6144, !dbg !19
  %27 = add i32 %26, %25, !dbg !20
  %28 = add i32 %27, %19, !dbg !21
  %29 = sext i32 %28 to i64, !dbg !22
  %30 = getelementptr float, ptr addrspace(1) %0, i64 %29, !dbg !22
  %31 = and i1 %20, %14, !dbg !23
  %32 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %30, i1 %31, i32 0, i1 %31, i32 0, i1 %31, i32 0, i1 %31, i32 0, i1 %31) #6, !dbg !24
  %33 = extractvalue { i32, i32, i32, i32 } %32, 0, !dbg !24
  %34 = extractvalue { i32, i32, i32, i32 } %32, 1, !dbg !24
  %35 = extractvalue { i32, i32, i32, i32 } %32, 2, !dbg !24
  %36 = extractvalue { i32, i32, i32, i32 } %32, 3, !dbg !24
  %37 = add i32 %27, 192, !dbg !25
  %38 = add i32 %37, %19, !dbg !26
  %39 = sext i32 %38 to i64, !dbg !27
  %40 = getelementptr float, ptr addrspace(1) %0, i64 %39, !dbg !27
  %41 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %40, i1 %31, i32 0, i1 %31, i32 0, i1 %31, i32 0, i1 %31, i32 0, i1 %31) #6, !dbg !28
  %42 = extractvalue { i32, i32, i32, i32 } %41, 0, !dbg !28
  %43 = extractvalue { i32, i32, i32, i32 } %41, 1, !dbg !28
  %44 = extractvalue { i32, i32, i32, i32 } %41, 2, !dbg !28
  %45 = extractvalue { i32, i32, i32, i32 } %41, 3, !dbg !28
  %46 = add i32 %27, 3072, !dbg !29
  %47 = add i32 %46, %19, !dbg !30
  %48 = sext i32 %47 to i64, !dbg !31
  %49 = getelementptr float, ptr addrspace(1) %0, i64 %48, !dbg !31
  %50 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %49, i1 %31, i32 0, i1 %31, i32 0, i1 %31, i32 0, i1 %31, i32 0, i1 %31) #6, !dbg !32
  %51 = extractvalue { i32, i32, i32, i32 } %50, 0, !dbg !32
  %52 = extractvalue { i32, i32, i32, i32 } %50, 1, !dbg !32
  %53 = extractvalue { i32, i32, i32, i32 } %50, 2, !dbg !32
  %54 = extractvalue { i32, i32, i32, i32 } %50, 3, !dbg !32
  %55 = add i32 %27, 3264, !dbg !33
  %56 = add i32 %55, %19, !dbg !34
  %57 = sext i32 %56 to i64, !dbg !35
  %58 = getelementptr float, ptr addrspace(1) %0, i64 %57, !dbg !35
  %59 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %58, i1 %31, i32 0, i1 %31, i32 0, i1 %31, i32 0, i1 %31, i32 0, i1 %31) #6, !dbg !36
  %60 = extractvalue { i32, i32, i32, i32 } %59, 0, !dbg !36
  %61 = extractvalue { i32, i32, i32, i32 } %59, 1, !dbg !36
  %62 = extractvalue { i32, i32, i32, i32 } %59, 2, !dbg !36
  %63 = extractvalue { i32, i32, i32, i32 } %59, 3, !dbg !36
  %.lhs.trunc = trunc nsw i32 %.decomposed to i8, !dbg !37
  %64 = sdiv i8 %.lhs.trunc, 4, !dbg !38
  %65 = mul i8 %64, 4, !dbg !37
  %.decomposed20 = sub i8 %.lhs.trunc, %65, !dbg !37
  %.lhs.trunc13 = trunc nsw i32 %23 to i8, !dbg !39
  %66 = sdiv i8 %.lhs.trunc13, 4, !dbg !40
  %67 = mul i8 %66, 4, !dbg !39
  %.decomposed21 = sub i8 %.lhs.trunc13, %67, !dbg !39
  %68 = insertelement <4 x i8> poison, i8 %.decomposed20, i64 0, !dbg !37
  %69 = insertelement <4 x i8> %68, i8 %64, i64 1, !dbg !37
  %70 = insertelement <4 x i8> %69, i8 %.decomposed21, i64 2, !dbg !37
  %71 = insertelement <4 x i8> %70, i8 %66, i64 3, !dbg !37
  %72 = sext <4 x i8> %71 to <4 x i32>, !dbg !37
  %73 = mul nsw <4 x i32> %72, <i32 192, i32 3072, i32 768, i32 6144>, !dbg !41
  %74 = mul i32 %24, 12288, !dbg !42
  %75 = or disjoint i32 %74, %19, !dbg !43
  %76 = tail call i32 @llvm.vector.reduce.add.v4i32(<4 x i32> %73), !dbg !44
  %op.rdx = add i32 %76, %75, !dbg !45
  %77 = sext i32 %op.rdx to i64, !dbg !46
  %78 = getelementptr float, ptr addrspace(1) %1, i64 %77, !dbg !46
  %79 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %78, i1 %31, i32 0, i1 %31, i32 0, i1 %31, i32 0, i1 %31, i32 0, i1 %31) #6, !dbg !47
  %80 = extractvalue { i32, i32, i32, i32 } %79, 0, !dbg !47
  %81 = extractvalue { i32, i32, i32, i32 } %79, 1, !dbg !47
  %82 = extractvalue { i32, i32, i32, i32 } %79, 2, !dbg !47
  %83 = extractvalue { i32, i32, i32, i32 } %79, 3, !dbg !47
  %84 = zext nneg i32 %19 to i64, !dbg !48
  %85 = getelementptr float, ptr addrspace(1) %2, i64 %84, !dbg !48
  %86 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %85, i1 %20, i32 0, i1 %20, i32 0, i1 %20, i32 0, i1 %20, i32 0, i1 %20) #6, !dbg !49
  %87 = extractvalue { i32, i32, i32, i32 } %86, 0, !dbg !49
  %88 = extractvalue { i32, i32, i32, i32 } %86, 1, !dbg !49
  %89 = extractvalue { i32, i32, i32, i32 } %86, 2, !dbg !49
  %90 = extractvalue { i32, i32, i32, i32 } %86, 3, !dbg !49
  %91 = getelementptr float, ptr addrspace(1) %3, i64 %84, !dbg !50
  %92 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %91, i1 %20, i32 0, i1 %20, i32 0, i1 %20, i32 0, i1 %20, i32 0, i1 %20) #6, !dbg !51
  %93 = getelementptr float, ptr addrspace(1) %4, i64 %84, !dbg !52
  %94 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %93, i1 %20, i32 0, i1 %20, i32 0, i1 %20, i32 0, i1 %20, i32 0, i1 %20) #6, !dbg !53
  %95 = insertelement <4 x i32> poison, i32 %33, i64 0, !dbg !24
  %96 = insertelement <4 x i32> %95, i32 %34, i64 1, !dbg !24
  %97 = insertelement <4 x i32> %96, i32 %35, i64 2, !dbg !24
  %98 = insertelement <4 x i32> %97, i32 %36, i64 3, !dbg !24
  %99 = bitcast <4 x i32> %98 to <4 x float>, !dbg !24
  %100 = insertelement <4 x i32> poison, i32 %42, i64 0, !dbg !28
  %101 = insertelement <4 x i32> %100, i32 %43, i64 1, !dbg !28
  %102 = insertelement <4 x i32> %101, i32 %44, i64 2, !dbg !28
  %103 = insertelement <4 x i32> %102, i32 %45, i64 3, !dbg !28
  %104 = bitcast <4 x i32> %103 to <4 x float>, !dbg !28
  %105 = insertelement <4 x i32> poison, i32 %51, i64 0, !dbg !32
  %106 = insertelement <4 x i32> %105, i32 %52, i64 1, !dbg !32
  %107 = insertelement <4 x i32> %106, i32 %53, i64 2, !dbg !32
  %108 = insertelement <4 x i32> %107, i32 %54, i64 3, !dbg !32
  %109 = bitcast <4 x i32> %108 to <4 x float>, !dbg !32
  %110 = insertelement <4 x i32> poison, i32 %60, i64 0, !dbg !36
  %111 = insertelement <4 x i32> %110, i32 %61, i64 1, !dbg !36
  %112 = insertelement <4 x i32> %111, i32 %62, i64 2, !dbg !36
  %113 = insertelement <4 x i32> %112, i32 %63, i64 3, !dbg !36
  %114 = bitcast <4 x i32> %113 to <4 x float>, !dbg !36
  %115 = fcmp ogt <4 x float> %104, %99, !dbg !54
  %116 = fcmp uno <4 x float> %104, zeroinitializer, !dbg !55
  %117 = or <4 x i1> %115, %116, !dbg !59
  %.v = select <4 x i1> %117, <4 x i32> %103, <4 x i32> %98, !dbg !60
  %118 = bitcast <4 x i32> %.v to <4 x float>, !dbg !60
  %119 = fcmp olt <4 x float> %118, %109, !dbg !61
  %120 = fcmp uno <4 x float> %109, zeroinitializer, !dbg !62
  %121 = or <4 x i1> %120, %119, !dbg !64
  %.v19 = select <4 x i1> %121, <4 x i32> %108, <4 x i32> %.v, !dbg !65
  %122 = bitcast <4 x i32> %.v19 to <4 x float>, !dbg !65
  %123 = fcmp olt <4 x float> %122, %114, !dbg !66
  %124 = insertelement <2 x i32> poison, i32 %80, i64 0, !dbg !47
  %125 = insertelement <2 x i32> %124, i32 %81, i64 1, !dbg !47
  %126 = bitcast <2 x i32> %125 to <2 x float>, !dbg !47
  %127 = insertelement <2 x i32> poison, i32 %87, i64 0, !dbg !49
  %128 = insertelement <2 x i32> %127, i32 %88, i64 1, !dbg !49
  %129 = bitcast <2 x i32> %128 to <2 x float>, !dbg !49
  %130 = shufflevector <4 x float> %114, <4 x float> poison, <2 x i32> <i32 0, i32 1>, !dbg !67
  %131 = fcmp uno <2 x float> %130, zeroinitializer, !dbg !67
  %132 = shufflevector <4 x i1> %123, <4 x i1> poison, <2 x i32> <i32 0, i32 1>, !dbg !69
  %133 = or <2 x i1> %131, %132, !dbg !69
  %134 = shufflevector <4 x float> %122, <4 x float> poison, <2 x i32> <i32 0, i32 1>, !dbg !70
  %135 = select <2 x i1> %133, <2 x float> %130, <2 x float> %134, !dbg !70
  %136 = fadd <2 x float> %126, %129, !dbg !71
  %137 = fadd <2 x float> %136, %135, !dbg !72
  %138 = insertelement <2 x i32> poison, i32 %82, i64 0, !dbg !47
  %139 = insertelement <2 x i32> %138, i32 %83, i64 1, !dbg !47
  %140 = bitcast <2 x i32> %139 to <2 x float>, !dbg !47
  %141 = insertelement <2 x i32> poison, i32 %89, i64 0, !dbg !49
  %142 = insertelement <2 x i32> %141, i32 %90, i64 1, !dbg !49
  %143 = bitcast <2 x i32> %142 to <2 x float>, !dbg !49
  %144 = shufflevector <4 x float> %114, <4 x float> poison, <2 x i32> <i32 2, i32 3>, !dbg !67
  %145 = fcmp uno <2 x float> %144, zeroinitializer, !dbg !67
  %146 = shufflevector <4 x i1> %123, <4 x i1> poison, <2 x i32> <i32 2, i32 3>, !dbg !69
  %147 = or <2 x i1> %145, %146, !dbg !69
  %148 = shufflevector <4 x float> %122, <4 x float> poison, <2 x i32> <i32 2, i32 3>, !dbg !70
  %149 = select <2 x i1> %147, <2 x float> %144, <2 x float> %148, !dbg !70
  %150 = fadd <2 x float> %140, %143, !dbg !71
  %151 = fadd <2 x float> %150, %149, !dbg !72
  %152 = extractelement <2 x float> %137, i64 0, !dbg !73
  %153 = extractelement <2 x float> %137, i64 1, !dbg !73
  %154 = fadd float %152, %153, !dbg !73
  %155 = extractelement <2 x float> %151, i64 0, !dbg !73
  %156 = fadd float %155, %154, !dbg !73
  %157 = extractelement <2 x float> %151, i64 1, !dbg !73
  %158 = fadd float %157, %156, !dbg !73
  %159 = select i1 %31, float %158, float 0.000000e+00, !dbg !73
  %160 = bitcast float %159 to i32, !dbg !78
  %161 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %160, i32 16, i32 31), !dbg !78
  %162 = bitcast i32 %161 to float, !dbg !78
  %163 = fadd float %159, %162, !dbg !73
  %164 = bitcast float %163 to i32, !dbg !78
  %165 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %164, i32 8, i32 31), !dbg !78
  %166 = bitcast i32 %165 to float, !dbg !78
  %167 = fadd float %163, %166, !dbg !73
  %168 = bitcast float %167 to i32, !dbg !78
  %169 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %168, i32 4, i32 31), !dbg !78
  %170 = bitcast i32 %169 to float, !dbg !78
  %171 = fadd float %167, %170, !dbg !73
  %172 = bitcast float %171 to i32, !dbg !78
  %173 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %172, i32 2, i32 31), !dbg !78
  %174 = bitcast i32 %173 to float, !dbg !78
  %175 = fadd float %171, %174, !dbg !73
  %176 = bitcast float %175 to i32, !dbg !78
  %177 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %176, i32 1, i32 31), !dbg !78
  %178 = bitcast i32 %177 to float, !dbg !78
  %179 = fadd float %175, %178, !dbg !73
  %180 = icmp eq i32 %16, 0, !dbg !78
  %181 = and i32 %17, 1, !dbg !78
  %182 = getelementptr float, ptr addrspace(3) @global_smem, i32 %181, !dbg !78
  %183 = bitcast float %179 to <1 x i32>, !dbg !78
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %182, <1 x i32> %183, i1 %180) #6, !dbg !78
  tail call void @llvm.nvvm.barrier0(), !dbg !78
  %184 = icmp slt i32 %15, 2, !dbg !78
  %185 = getelementptr float, ptr addrspace(3) @global_smem, i32 %15, !dbg !78
  %186 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %185, i1 %184) #6, !dbg !78
  %187 = bitcast i32 %186 to float, !dbg !78
  %188 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %186, i32 1, i32 31), !dbg !78
  %189 = bitcast i32 %188 to float, !dbg !78
  %190 = fadd float %187, %189, !dbg !73
  %191 = and i32 %15, 1, !dbg !78
  %192 = icmp eq i32 %191, 0, !dbg !78
  %193 = and i1 %184, %192, !dbg !78
  %194 = bitcast float %190 to <1 x i32>, !dbg !78
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %185, <1 x i32> %194, i1 %193) #6, !dbg !78
  tail call void @llvm.nvvm.barrier0(), !dbg !78
  %195 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !78
  %196 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %195, float 1.920000e+02) #6, !dbg !79
  %197 = fsub float %152, %196, !dbg !80
  %198 = fsub float %153, %196, !dbg !80
  %199 = fsub float %155, %196, !dbg !80
  %200 = fsub float %157, %196, !dbg !80
  %201 = fmul float %197, %197, !dbg !81
  %202 = fmul float %198, %198, !dbg !81
  %203 = fmul float %199, %199, !dbg !81
  %204 = fmul float %200, %200, !dbg !81
  tail call void @llvm.nvvm.barrier0(), !dbg !82
  %205 = fadd float %201, %202, !dbg !84
  %206 = fadd float %203, %205, !dbg !84
  %207 = fadd float %204, %206, !dbg !84
  %208 = select i1 %31, float %207, float 0.000000e+00, !dbg !84
  %209 = bitcast float %208 to i32, !dbg !82
  %210 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %209, i32 16, i32 31), !dbg !82
  %211 = bitcast i32 %210 to float, !dbg !82
  %212 = fadd float %208, %211, !dbg !84
  %213 = bitcast float %212 to i32, !dbg !82
  %214 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %213, i32 8, i32 31), !dbg !82
  %215 = bitcast i32 %214 to float, !dbg !82
  %216 = fadd float %212, %215, !dbg !84
  %217 = bitcast float %216 to i32, !dbg !82
  %218 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %217, i32 4, i32 31), !dbg !82
  %219 = bitcast i32 %218 to float, !dbg !82
  %220 = fadd float %216, %219, !dbg !84
  %221 = bitcast float %220 to i32, !dbg !82
  %222 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %221, i32 2, i32 31), !dbg !82
  %223 = bitcast i32 %222 to float, !dbg !82
  %224 = fadd float %220, %223, !dbg !84
  %225 = bitcast float %224 to i32, !dbg !82
  %226 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %225, i32 1, i32 31), !dbg !82
  %227 = bitcast i32 %226 to float, !dbg !82
  %228 = fadd float %224, %227, !dbg !84
  %229 = bitcast float %228 to <1 x i32>, !dbg !82
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %182, <1 x i32> %229, i1 %180) #6, !dbg !82
  tail call void @llvm.nvvm.barrier0(), !dbg !82
  %230 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %185, i1 %184) #6, !dbg !82
  %231 = bitcast i32 %230 to float, !dbg !82
  %232 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %230, i32 1, i32 31), !dbg !82
  %233 = bitcast i32 %232 to float, !dbg !82
  %234 = fadd float %231, %233, !dbg !84
  %235 = bitcast float %234 to <1 x i32>, !dbg !82
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %185, <1 x i32> %235, i1 %193) #6, !dbg !82
  tail call void @llvm.nvvm.barrier0(), !dbg !82
  %236 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !82
  %237 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %236, float 1.920000e+02) #6, !dbg !85
  %238 = fadd float %237, 0x3EB0C6F7A0000000, !dbg !86
  %239 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !87
  %.not.i = icmp eq i32 %239, 0, !dbg !87
  br i1 %.not.i, label %242, label %240, !dbg !87

240:                                              ; preds = %12
  %241 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %238), !dbg !87
  br label %__nv_rsqrtf.exit, !dbg !87

242:                                              ; preds = %12
  %243 = tail call float @llvm.nvvm.rsqrt.approx.f(float %238), !dbg !87
  br label %__nv_rsqrtf.exit, !dbg !87

__nv_rsqrtf.exit:                                 ; preds = %240, %242
  %.0.i = phi float [ %241, %240 ], [ %243, %242 ], !dbg !87
  %244 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !87
  %245 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !87
  %246 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !87
  %247 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !87
  %.not.i10 = icmp eq i32 %247, 0, !dbg !87
  br i1 %.not.i10, label %250, label %248, !dbg !87

248:                                              ; preds = %__nv_rsqrtf.exit
  %249 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %238), !dbg !87
  br label %__nv_rsqrtf.exit12, !dbg !87

250:                                              ; preds = %__nv_rsqrtf.exit
  %251 = tail call float @llvm.nvvm.rsqrt.approx.f(float %238), !dbg !87
  br label %__nv_rsqrtf.exit12, !dbg !87

__nv_rsqrtf.exit12:                               ; preds = %248, %250
  %.0.i11 = phi float [ %249, %248 ], [ %251, %250 ], !dbg !87
  %252 = zext <4 x i1> %115 to <4 x i8>, !dbg !88
  %253 = select <4 x i1> %119, <4 x i8> splat (i8 2), <4 x i8> %252, !dbg !89
  %254 = select <4 x i1> %123, <4 x i8> splat (i8 3), <4 x i8> %253, !dbg !90
  %255 = extractvalue { i32, i32, i32, i32 } %94, 3, !dbg !53
  %256 = bitcast i32 %255 to float, !dbg !53
  %257 = extractvalue { i32, i32, i32, i32 } %94, 2, !dbg !53
  %258 = bitcast i32 %257 to float, !dbg !53
  %259 = extractvalue { i32, i32, i32, i32 } %94, 1, !dbg !53
  %260 = bitcast i32 %259 to float, !dbg !53
  %261 = extractvalue { i32, i32, i32, i32 } %94, 0, !dbg !53
  %262 = bitcast i32 %261 to float, !dbg !53
  %263 = extractvalue { i32, i32, i32, i32 } %92, 3, !dbg !51
  %264 = bitcast i32 %263 to float, !dbg !51
  %265 = extractvalue { i32, i32, i32, i32 } %92, 2, !dbg !51
  %266 = bitcast i32 %265 to float, !dbg !51
  %267 = extractvalue { i32, i32, i32, i32 } %92, 1, !dbg !51
  %268 = bitcast i32 %267 to float, !dbg !51
  %269 = extractvalue { i32, i32, i32, i32 } %92, 0, !dbg !51
  %270 = bitcast i32 %269 to float, !dbg !51
  %271 = fmul float %197, %.0.i11, !dbg !91
  %272 = fmul float %198, %.0.i11, !dbg !91
  %273 = fmul float %199, %.0.i11, !dbg !91
  %274 = fmul float %200, %.0.i11, !dbg !91
  %275 = fmul float %271, %270, !dbg !92
  %276 = fmul float %272, %268, !dbg !92
  %277 = fmul float %273, %266, !dbg !92
  %278 = fmul float %274, %264, !dbg !92
  %279 = fadd float %275, %262, !dbg !93
  %280 = fadd float %276, %260, !dbg !93
  %281 = fadd float %277, %258, !dbg !93
  %282 = fadd float %278, %256, !dbg !93
  %283 = fmul float %.0.i, 0x3F75555560000000, !dbg !94
  %284 = mul i32 %13, 192, !dbg !95
  %285 = add i32 %284, %19, !dbg !96
  %286 = sext i32 %285 to i64, !dbg !97
  %287 = getelementptr i8, ptr addrspace(1) %5, i64 %286, !dbg !97
  %288 = bitcast <4 x i8> %254 to i32, !dbg !98
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %288, ptr addrspace(1) %287, i1 %31) #6, !dbg !98
  %289 = getelementptr float, ptr addrspace(1) %6, i64 %286, !dbg !99
  %290 = bitcast float %152 to i32, !dbg !100
  %291 = bitcast float %153 to i32, !dbg !100
  %292 = bitcast float %155 to i32, !dbg !100
  %293 = bitcast float %157 to i32, !dbg !100
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %290, i32 %291, i32 %292, i32 %293, ptr addrspace(1) %289, i1 %31) #6, !dbg !100
  %294 = getelementptr float, ptr addrspace(1) %7, i64 %286, !dbg !101
  %295 = bitcast float %271 to i32, !dbg !102
  %296 = bitcast float %272 to i32, !dbg !102
  %297 = bitcast float %273 to i32, !dbg !102
  %298 = bitcast float %274 to i32, !dbg !102
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %295, i32 %296, i32 %297, i32 %298, ptr addrspace(1) %294, i1 %31) #6, !dbg !102
  %299 = getelementptr float, ptr addrspace(1) %8, i64 %286, !dbg !103
  %300 = bitcast float %279 to i32, !dbg !104
  %301 = bitcast float %280 to i32, !dbg !104
  %302 = bitcast float %281 to i32, !dbg !104
  %303 = bitcast float %282 to i32, !dbg !104
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %300, i32 %301, i32 %302, i32 %303, ptr addrspace(1) %299, i1 %31) #6, !dbg !104
  %304 = sext i32 %13 to i64, !dbg !105
  %305 = getelementptr float, ptr addrspace(1) %9, i64 %304, !dbg !105
  %urem = and i32 %15, 63, !dbg !106
  %306 = icmp eq i32 %urem, 0, !dbg !106
  %307 = bitcast float %283 to i32, !dbg !106
  %308 = and i1 %306, %14, !dbg !106
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %307, ptr addrspace(1) %305, i1 %308) #6, !dbg !106
  ret void, !dbg !107
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.vector.reduce.add.v4i32(<4 x i32>) #5

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #6 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cnb6swrl5u6xr6v4yedkgbj2nwr2o7c3wglm37feu2iyijhfizwf.py", directory: "inductor_cache/nb")
!4 = !{ptr @triton_per_fused_add_max_pool2d_with_indices_native_layer_norm_native_layer_norm_backward_17, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_add_max_pool2d_with_indices_native_layer_norm_native_layer_norm_backward_17, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_add_max_pool2d_with_indices_native_layer_norm_native_layer_norm_backward_17", linkageName: "triton_per_fused_add_max_pool2d_with_indices_native_layer_norm_native_layer_norm_backward_17", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 21, scope: !7)
!12 = !DILocation(line: 26, column: 34, scope: !7)
!13 = !DILocation(line: 28, column: 21, scope: !7)
!14 = !DILocation(line: 31, column: 19, scope: !7)
!15 = !DILocation(line: 30, column: 19, scope: !7)
!16 = !DILocation(line: 33, column: 26, scope: !7)
!17 = !DILocation(line: 34, column: 19, scope: !7)
!18 = !DILocation(line: 35, column: 39, scope: !7)
!19 = !DILocation(line: 35, column: 49, scope: !7)
!20 = !DILocation(line: 35, column: 35, scope: !7)
!21 = !DILocation(line: 35, column: 44, scope: !7)
!22 = !DILocation(line: 35, column: 30, scope: !7)
!23 = !DILocation(line: 35, column: 62, scope: !7)
!24 = !DILocation(line: 35, column: 54, scope: !7)
!25 = !DILocation(line: 36, column: 41, scope: !7)
!26 = !DILocation(line: 36, column: 50, scope: !7)
!27 = !DILocation(line: 36, column: 30, scope: !7)
!28 = !DILocation(line: 36, column: 60, scope: !7)
!29 = !DILocation(line: 37, column: 42, scope: !7)
!30 = !DILocation(line: 37, column: 51, scope: !7)
!31 = !DILocation(line: 37, column: 30, scope: !7)
!32 = !DILocation(line: 37, column: 61, scope: !7)
!33 = !DILocation(line: 38, column: 43, scope: !7)
!34 = !DILocation(line: 38, column: 52, scope: !7)
!35 = !DILocation(line: 38, column: 31, scope: !7)
!36 = !DILocation(line: 38, column: 62, scope: !7)
!37 = !DILocation(line: 39, column: 47, scope: !7)
!38 = !DILocation(line: 39, column: 82, scope: !7)
!39 = !DILocation(line: 39, column: 64, scope: !7)
!40 = !DILocation(line: 39, column: 99, scope: !7)
!41 = !DILocation(line: 39, column: 42, scope: !7)
!42 = !DILocation(line: 39, column: 110, scope: !7)
!43 = !DILocation(line: 39, column: 36, scope: !7)
!44 = !DILocation(line: 39, column: 104, scope: !7)
!45 = !DILocation(line: 39, column: 53, scope: !7)
!46 = !DILocation(line: 39, column: 31, scope: !7)
!47 = !DILocation(line: 39, column: 115, scope: !7)
!48 = !DILocation(line: 40, column: 31, scope: !7)
!49 = !DILocation(line: 40, column: 36, scope: !7)
!50 = !DILocation(line: 41, column: 31, scope: !7)
!51 = !DILocation(line: 41, column: 36, scope: !7)
!52 = !DILocation(line: 42, column: 31, scope: !7)
!53 = !DILocation(line: 42, column: 36, scope: !7)
!54 = !DILocation(line: 43, column: 18, scope: !7)
!55 = !DILocation(line: 120, column: 21, scope: !56, inlinedAt: !58)
!56 = distinct !DILexicalBlockFile(scope: !7, file: !57, discriminator: 0)
!57 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!58 = !DILocation(line: 47, column: 40, scope: !7)
!59 = !DILocation(line: 120, column: 16, scope: !56, inlinedAt: !58)
!60 = !DILocation(line: 121, column: 29, scope: !56, inlinedAt: !58)
!61 = !DILocation(line: 48, column: 18, scope: !7)
!62 = !DILocation(line: 120, column: 21, scope: !56, inlinedAt: !63)
!63 = !DILocation(line: 51, column: 41, scope: !7)
!64 = !DILocation(line: 120, column: 16, scope: !56, inlinedAt: !63)
!65 = !DILocation(line: 121, column: 29, scope: !56, inlinedAt: !63)
!66 = !DILocation(line: 52, column: 20, scope: !7)
!67 = !DILocation(line: 120, column: 21, scope: !56, inlinedAt: !68)
!68 = !DILocation(line: 55, column: 42, scope: !7)
!69 = !DILocation(line: 120, column: 16, scope: !56, inlinedAt: !68)
!70 = !DILocation(line: 121, column: 29, scope: !56, inlinedAt: !68)
!71 = !DILocation(line: 56, column: 20, scope: !7)
!72 = !DILocation(line: 57, column: 20, scope: !7)
!73 = !DILocation(line: 256, column: 15, scope: !74, inlinedAt: !77)
!74 = distinct !DILexicalBlockFile(scope: !76, file: !75, discriminator: 0)
!75 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!76 = distinct !DILexicalBlockFile(scope: !7, file: !75, discriminator: 0)
!77 = !DILocation(line: 62, column: 26, scope: !7)
!78 = !DILocation(line: 267, column: 36, scope: !76, inlinedAt: !77)
!79 = !DILocation(line: 65, column: 20, scope: !7)
!80 = !DILocation(line: 66, column: 20, scope: !7)
!81 = !DILocation(line: 67, column: 20, scope: !7)
!82 = !DILocation(line: 267, column: 36, scope: !76, inlinedAt: !83)
!83 = !DILocation(line: 70, column: 26, scope: !7)
!84 = !DILocation(line: 256, column: 15, scope: !74, inlinedAt: !83)
!85 = !DILocation(line: 73, column: 20, scope: !7)
!86 = !DILocation(line: 75, column: 20, scope: !7)
!87 = !DILocation(line: 76, column: 28, scope: !7)
!88 = !DILocation(line: 46, column: 32, scope: !7)
!89 = !DILocation(line: 50, column: 33, scope: !7)
!90 = !DILocation(line: 54, column: 35, scope: !7)
!91 = !DILocation(line: 77, column: 20, scope: !7)
!92 = !DILocation(line: 78, column: 20, scope: !7)
!93 = !DILocation(line: 79, column: 20, scope: !7)
!94 = !DILocation(line: 81, column: 20, scope: !7)
!95 = !DILocation(line: 82, column: 34, scope: !7)
!96 = !DILocation(line: 82, column: 30, scope: !7)
!97 = !DILocation(line: 82, column: 25, scope: !7)
!98 = !DILocation(line: 82, column: 46, scope: !7)
!99 = !DILocation(line: 83, column: 25, scope: !7)
!100 = !DILocation(line: 83, column: 46, scope: !7)
!101 = !DILocation(line: 84, column: 25, scope: !7)
!102 = !DILocation(line: 84, column: 46, scope: !7)
!103 = !DILocation(line: 85, column: 25, scope: !7)
!104 = !DILocation(line: 85, column: 46, scope: !7)
!105 = !DILocation(line: 86, column: 25, scope: !7)
!106 = !DILocation(line: 86, column: 37, scope: !7)
!107 = !DILocation(line: 86, column: 4, scope: !7)
