5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (negate2.vcd) 2 -o (negate2.cdd) 2 -v (negate2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 negate2.v 8 26 1
2 1 3d 12 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 107000b 1 0 31 0 32 17 0 ffffffff 0 0 0 0
1 b 2 10 107000e 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 1 12 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 negate2.v 0 15 1
2 2 0 13 50010 1 61008 0 0 32 16 1234567 0
2 3 1 13 10001 0 1410 0 0 32 1 a
2 4 37 13 10010 1 1a 2 3
2 5 0 14 a000a 1 1008 0 0 32 48 1 0
2 6 4d 14 90009 1 1008 5 0 32 50 0 ffffffff 0 ffffffff 0 0
2 7 1 14 50005 1 1008 0 0 32 1 a
2 8 8 14 5000a 1 1208 6 7 32 18 0 ffffffff fedcba98 0 1234567 0
2 9 1 14 10001 0 1410 0 0 32 1 b
2 10 37 14 1000a 1 1a 8 9
4 4 13 1 11 10 10 4
4 10 14 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 negate2.v 0 24 1
