
GAS_DUST_WARNING.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fc8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  080080d8  080080d8  000090d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084cc  080084cc  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080084cc  080084cc  000094cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084d4  080084d4  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084d4  080084d4  000094d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080084d8  080084d8  000094d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080084dc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  200001d4  080086b0  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000450  080086b0  0000a450  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d456  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002125  00000000  00000000  00017653  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e90  00000000  00000000  00019778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b5a  00000000  00000000  0001a608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001955a  00000000  00000000  0001b162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ef2  00000000  00000000  000346bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000920a3  00000000  00000000  000455ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d7651  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051f8  00000000  00000000  000d7694  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000dc88c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	080080c0 	.word	0x080080c0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	080080c0 	.word	0x080080c0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpun>:
 8001030:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001034:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001038:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800103c:	d102      	bne.n	8001044 <__aeabi_fcmpun+0x14>
 800103e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001042:	d108      	bne.n	8001056 <__aeabi_fcmpun+0x26>
 8001044:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001048:	d102      	bne.n	8001050 <__aeabi_fcmpun+0x20>
 800104a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104e:	d102      	bne.n	8001056 <__aeabi_fcmpun+0x26>
 8001050:	f04f 0000 	mov.w	r0, #0
 8001054:	4770      	bx	lr
 8001056:	f04f 0001 	mov.w	r0, #1
 800105a:	4770      	bx	lr

0800105c <CLCD_Delay>:
******************************************************************************************************************/
#include "CLCD_I2C.h"

//************************** Low Level Function ****************************************************************//
static void CLCD_Delay(uint16_t Time)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8001066:	88fb      	ldrh	r3, [r7, #6]
 8001068:	4618      	mov	r0, r3
 800106a:	f000 fff3 	bl	8002054 <HAL_Delay>
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	b086      	sub	sp, #24
 800107a:	af02      	add	r7, sp, #8
 800107c:	6078      	str	r0, [r7, #4]
 800107e:	460b      	mov	r3, r1
 8001080:	70fb      	strb	r3, [r7, #3]
 8001082:	4613      	mov	r3, r2
 8001084:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 8001086:	78fb      	ldrb	r3, [r7, #3]
 8001088:	f023 030f 	bic.w	r3, r3, #15
 800108c:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 800108e:	78fb      	ldrb	r3, [r7, #3]
 8001090:	011b      	lsls	r3, r3, #4
 8001092:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	7adb      	ldrb	r3, [r3, #11]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d007      	beq.n	80010ac <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT;
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	f043 0308 	orr.w	r3, r3, #8
 80010a2:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT;
 80010a4:	7bbb      	ldrb	r3, [r7, #14]
 80010a6:	f043 0308 	orr.w	r3, r3, #8
 80010aa:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 80010ac:	78bb      	ldrb	r3, [r7, #2]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d108      	bne.n	80010c4 <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	f043 0301 	orr.w	r3, r3, #1
 80010b8:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 80010ba:	7bbb      	ldrb	r3, [r7, #14]
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	73bb      	strb	r3, [r7, #14]
 80010c2:	e00a      	b.n	80010da <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 80010c4:	78bb      	ldrb	r3, [r7, #2]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d107      	bne.n	80010da <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 80010ca:	7bfb      	ldrb	r3, [r7, #15]
 80010cc:	f023 0301 	bic.w	r3, r3, #1
 80010d0:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 80010d2:	7bbb      	ldrb	r3, [r7, #14]
 80010d4:	f023 0301 	bic.w	r3, r3, #1
 80010d8:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 80010da:	7bfb      	ldrb	r3, [r7, #15]
 80010dc:	f043 0304 	orr.w	r3, r3, #4
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 80010e4:	2001      	movs	r0, #1
 80010e6:	f7ff ffb9 	bl	800105c <CLCD_Delay>
	Data_I2C[1] = Data_H;
 80010ea:	7bfb      	ldrb	r3, [r7, #15]
 80010ec:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 80010ee:	7bbb      	ldrb	r3, [r7, #14]
 80010f0:	f043 0304 	orr.w	r3, r3, #4
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 80010f8:	2001      	movs	r0, #1
 80010fa:	f7ff ffaf 	bl	800105c <CLCD_Delay>
	Data_I2C[3] = Data_L;
 80010fe:	7bbb      	ldrb	r3, [r7, #14]
 8001100:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6818      	ldr	r0, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	791b      	ldrb	r3, [r3, #4]
 800110a:	4619      	mov	r1, r3
 800110c:	f107 0208 	add.w	r2, r7, #8
 8001110:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	2304      	movs	r3, #4
 8001118:	f002 f81e 	bl	8003158 <HAL_I2C_Master_Transmit>
}
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <CLCD_I2C_Init>:


//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	4611      	mov	r1, r2
 8001130:	461a      	mov	r2, r3
 8001132:	460b      	mov	r3, r1
 8001134:	71fb      	strb	r3, [r7, #7]
 8001136:	4613      	mov	r3, r2
 8001138:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	68ba      	ldr	r2, [r7, #8]
 800113e:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	79fa      	ldrb	r2, [r7, #7]
 8001144:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	79ba      	ldrb	r2, [r7, #6]
 800114a:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	7e3a      	ldrb	r2, [r7, #24]
 8001150:	719a      	strb	r2, [r3, #6]

	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2228      	movs	r2, #40	@ 0x28
 8001156:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2206      	movs	r2, #6
 800115c:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	220c      	movs	r2, #12
 8001162:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	2214      	movs	r2, #20
 8001168:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	2208      	movs	r2, #8
 800116e:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 8001170:	2032      	movs	r0, #50	@ 0x32
 8001172:	f7ff ff73 	bl	800105c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001176:	2200      	movs	r2, #0
 8001178:	2133      	movs	r1, #51	@ 0x33
 800117a:	68f8      	ldr	r0, [r7, #12]
 800117c:	f7ff ff7b 	bl	8001076 <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001180:	2200      	movs	r2, #0
 8001182:	2133      	movs	r1, #51	@ 0x33
 8001184:	68f8      	ldr	r0, [r7, #12]
 8001186:	f7ff ff76 	bl	8001076 <CLCD_WriteI2C>
	CLCD_Delay(5);
 800118a:	2005      	movs	r0, #5
 800118c:	f7ff ff66 	bl	800105c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 8001190:	2200      	movs	r2, #0
 8001192:	2132      	movs	r1, #50	@ 0x32
 8001194:	68f8      	ldr	r0, [r7, #12]
 8001196:	f7ff ff6e 	bl	8001076 <CLCD_WriteI2C>
	CLCD_Delay(5);
 800119a:	2005      	movs	r0, #5
 800119c:	f7ff ff5e 	bl	800105c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 80011a0:	2200      	movs	r2, #0
 80011a2:	2120      	movs	r1, #32
 80011a4:	68f8      	ldr	r0, [r7, #12]
 80011a6:	f7ff ff66 	bl	8001076 <CLCD_WriteI2C>
	CLCD_Delay(5);
 80011aa:	2005      	movs	r0, #5
 80011ac:	f7ff ff56 	bl	800105c <CLCD_Delay>

	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	79db      	ldrb	r3, [r3, #7]
 80011b4:	2200      	movs	r2, #0
 80011b6:	4619      	mov	r1, r3
 80011b8:	68f8      	ldr	r0, [r7, #12]
 80011ba:	f7ff ff5c 	bl	8001076 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	7a1b      	ldrb	r3, [r3, #8]
 80011c2:	2200      	movs	r2, #0
 80011c4:	4619      	mov	r1, r3
 80011c6:	68f8      	ldr	r0, [r7, #12]
 80011c8:	f7ff ff55 	bl	8001076 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	7a5b      	ldrb	r3, [r3, #9]
 80011d0:	2200      	movs	r2, #0
 80011d2:	4619      	mov	r1, r3
 80011d4:	68f8      	ldr	r0, [r7, #12]
 80011d6:	f7ff ff4e 	bl	8001076 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	7a9b      	ldrb	r3, [r3, #10]
 80011de:	2200      	movs	r2, #0
 80011e0:	4619      	mov	r1, r3
 80011e2:	68f8      	ldr	r0, [r7, #12]
 80011e4:	f7ff ff47 	bl	8001076 <CLCD_WriteI2C>

	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2101      	movs	r1, #1
 80011ec:	68f8      	ldr	r0, [r7, #12]
 80011ee:	f7ff ff42 	bl	8001076 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 80011f2:	2200      	movs	r2, #0
 80011f4:	2102      	movs	r1, #2
 80011f6:	68f8      	ldr	r0, [r7, #12]
 80011f8:	f7ff ff3d 	bl	8001076 <CLCD_WriteI2C>
}
 80011fc:	bf00      	nop
 80011fe:	3710      	adds	r7, #16
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	460b      	mov	r3, r1
 800120e:	70fb      	strb	r3, [r7, #3]
 8001210:	4613      	mov	r3, r2
 8001212:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 8001214:	2300      	movs	r3, #0
 8001216:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	795b      	ldrb	r3, [r3, #5]
 800121c:	78fa      	ldrb	r2, [r7, #3]
 800121e:	429a      	cmp	r2, r3
 8001220:	d303      	bcc.n	800122a <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	795b      	ldrb	r3, [r3, #5]
 8001226:	3b01      	subs	r3, #1
 8001228:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	799b      	ldrb	r3, [r3, #6]
 800122e:	78ba      	ldrb	r2, [r7, #2]
 8001230:	429a      	cmp	r2, r3
 8001232:	d303      	bcc.n	800123c <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	799b      	ldrb	r3, [r3, #6]
 8001238:	3b01      	subs	r3, #1
 800123a:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 800123c:	78bb      	ldrb	r3, [r7, #2]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d102      	bne.n	8001248 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 8001242:	78fb      	ldrb	r3, [r7, #3]
 8001244:	73fb      	strb	r3, [r7, #15]
 8001246:	e013      	b.n	8001270 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8001248:	78bb      	ldrb	r3, [r7, #2]
 800124a:	2b01      	cmp	r3, #1
 800124c:	d103      	bne.n	8001256 <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 800124e:	78fb      	ldrb	r3, [r7, #3]
 8001250:	3340      	adds	r3, #64	@ 0x40
 8001252:	73fb      	strb	r3, [r7, #15]
 8001254:	e00c      	b.n	8001270 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 8001256:	78bb      	ldrb	r3, [r7, #2]
 8001258:	2b02      	cmp	r3, #2
 800125a:	d103      	bne.n	8001264 <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x14 + Xpos;
 800125c:	78fb      	ldrb	r3, [r7, #3]
 800125e:	3314      	adds	r3, #20
 8001260:	73fb      	strb	r3, [r7, #15]
 8001262:	e005      	b.n	8001270 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 8001264:	78bb      	ldrb	r3, [r7, #2]
 8001266:	2b03      	cmp	r3, #3
 8001268:	d102      	bne.n	8001270 <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x54 + Xpos;
 800126a:	78fb      	ldrb	r3, [r7, #3]
 800126c:	3354      	adds	r3, #84	@ 0x54
 800126e:	73fb      	strb	r3, [r7, #15]
	}
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001276:	b2db      	uxtb	r3, r3
 8001278:	2200      	movs	r2, #0
 800127a:	4619      	mov	r1, r3
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff fefa 	bl	8001076 <CLCD_WriteI2C>
}
 8001282:	bf00      	nop
 8001284:	3710      	adds	r7, #16
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
 8001292:	460b      	mov	r3, r1
 8001294:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 8001296:	78fb      	ldrb	r3, [r7, #3]
 8001298:	2201      	movs	r2, #1
 800129a:	4619      	mov	r1, r3
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff feea 	bl	8001076 <CLCD_WriteI2C>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
 80012b2:	6039      	str	r1, [r7, #0]
	while(*String)CLCD_I2C_WriteChar(LCD, *String++);
 80012b4:	e007      	b.n	80012c6 <CLCD_I2C_WriteString+0x1c>
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	1c5a      	adds	r2, r3, #1
 80012ba:	603a      	str	r2, [r7, #0]
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	4619      	mov	r1, r3
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f7ff ffe2 	bl	800128a <CLCD_I2C_WriteChar>
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d1f3      	bne.n	80012b6 <CLCD_I2C_WriteString+0xc>
}
 80012ce:	bf00      	nop
 80012d0:	bf00      	nop
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <CLCD_I2C_Clear>:
void CLCD_I2C_Clear(CLCD_I2C_Name* LCD)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY, CLCD_COMMAND);
 80012e0:	2200      	movs	r2, #0
 80012e2:	2101      	movs	r1, #1
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f7ff fec6 	bl	8001076 <CLCD_WriteI2C>
	CLCD_Delay(5);
 80012ea:	2005      	movs	r0, #5
 80012ec:	f7ff feb6 	bl	800105c <CLCD_Delay>
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08a      	sub	sp, #40	@ 0x28
 80012fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fe:	f000 fe47 	bl	8001f90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001302:	f000 f909 	bl	8001518 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001306:	f000 fa4f 	bl	80017a8 <MX_GPIO_Init>
  MX_ADC1_Init();
 800130a:	f000 f955 	bl	80015b8 <MX_ADC1_Init>
  MX_ADC2_Init();
 800130e:	f000 f991 	bl	8001634 <MX_ADC2_Init>
  MX_I2C1_Init();
 8001312:	f000 f9cd 	bl	80016b0 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001316:	f000 f9f9 	bl	800170c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800131a:	4874      	ldr	r0, [pc, #464]	@ (80014ec <main+0x1f4>)
 800131c:	f003 f840 	bl	80043a0 <HAL_TIM_Base_Start_IT>
  DWT_Delay_Init();
 8001320:	f000 fbd2 	bl	8001ac8 <DWT_Delay_Init>
  HAL_Delay(300);
 8001324:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001328:	f000 fe94 	bl	8002054 <HAL_Delay>
  CLCD_I2C_Init(&LCD1, &hi2c1, 0x27 << 1, 16, 2);
 800132c:	2302      	movs	r3, #2
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	2310      	movs	r3, #16
 8001332:	224e      	movs	r2, #78	@ 0x4e
 8001334:	496e      	ldr	r1, [pc, #440]	@ (80014f0 <main+0x1f8>)
 8001336:	486f      	ldr	r0, [pc, #444]	@ (80014f4 <main+0x1fc>)
 8001338:	f7ff fef4 	bl	8001124 <CLCD_I2C_Init>
  CLCD_I2C_Clear(&LCD1);
 800133c:	486d      	ldr	r0, [pc, #436]	@ (80014f4 <main+0x1fc>)
 800133e:	f7ff ffcb 	bl	80012d8 <CLCD_I2C_Clear>

  float co2_ppm = 0;
 8001342:	f04f 0300 	mov.w	r3, #0
 8001346:	61fb      	str	r3, [r7, #28]
  float dust_mg = 0;
 8001348:	f04f 0300 	mov.w	r3, #0
 800134c:	61bb      	str	r3, [r7, #24]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    co2_ppm = Read_MQ135_CO2();
 800134e:	f000 fa85 	bl	800185c <Read_MQ135_CO2>
 8001352:	61f8      	str	r0, [r7, #28]
	    dust_mg = Read_GP2Y1014();
 8001354:	f000 fafe 	bl	8001954 <Read_GP2Y1014>
 8001358:	61b8      	str	r0, [r7, #24]

	    CLCD_I2C_SetCursor(&LCD1, 0, 0);
 800135a:	2200      	movs	r2, #0
 800135c:	2100      	movs	r1, #0
 800135e:	4865      	ldr	r0, [pc, #404]	@ (80014f4 <main+0x1fc>)
 8001360:	f7ff ff50 	bl	8001204 <CLCD_I2C_SetCursor>
	    sprintf(line, "CO2: %.1fppm", co2_ppm);
 8001364:	69f8      	ldr	r0, [r7, #28]
 8001366:	f7ff f85f 	bl	8000428 <__aeabi_f2d>
 800136a:	4602      	mov	r2, r0
 800136c:	460b      	mov	r3, r1
 800136e:	1d38      	adds	r0, r7, #4
 8001370:	4961      	ldr	r1, [pc, #388]	@ (80014f8 <main+0x200>)
 8001372:	f004 f8d3 	bl	800551c <siprintf>
	    CLCD_I2C_WriteString(&LCD1, line);
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	4619      	mov	r1, r3
 800137a:	485e      	ldr	r0, [pc, #376]	@ (80014f4 <main+0x1fc>)
 800137c:	f7ff ff95 	bl	80012aa <CLCD_I2C_WriteString>

	    CLCD_I2C_SetCursor(&LCD1, 0, 1);
 8001380:	2201      	movs	r2, #1
 8001382:	2100      	movs	r1, #0
 8001384:	485b      	ldr	r0, [pc, #364]	@ (80014f4 <main+0x1fc>)
 8001386:	f7ff ff3d 	bl	8001204 <CLCD_I2C_SetCursor>
	    sprintf(line, "Dust: %.1fmg/m3", dust_mg);
 800138a:	69b8      	ldr	r0, [r7, #24]
 800138c:	f7ff f84c 	bl	8000428 <__aeabi_f2d>
 8001390:	4602      	mov	r2, r0
 8001392:	460b      	mov	r3, r1
 8001394:	1d38      	adds	r0, r7, #4
 8001396:	4959      	ldr	r1, [pc, #356]	@ (80014fc <main+0x204>)
 8001398:	f004 f8c0 	bl	800551c <siprintf>
	    CLCD_I2C_WriteString(&LCD1, line);
 800139c:	1d3b      	adds	r3, r7, #4
 800139e:	4619      	mov	r1, r3
 80013a0:	4854      	ldr	r0, [pc, #336]	@ (80014f4 <main+0x1fc>)
 80013a2:	f7ff ff82 	bl	80012aa <CLCD_I2C_WriteString>

	    if (HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN) == GPIO_PIN_RESET && !buzzer_muted)
 80013a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013aa:	4855      	ldr	r0, [pc, #340]	@ (8001500 <main+0x208>)
 80013ac:	f001 fd60 	bl	8002e70 <HAL_GPIO_ReadPin>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d122      	bne.n	80013fc <main+0x104>
 80013b6:	4b53      	ldr	r3, [pc, #332]	@ (8001504 <main+0x20c>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d11e      	bne.n	80013fc <main+0x104>
	    {
	        HAL_Delay(50);
 80013be:	2032      	movs	r0, #50	@ 0x32
 80013c0:	f000 fe48 	bl	8002054 <HAL_Delay>
	        if (HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN) == GPIO_PIN_RESET)
 80013c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013c8:	484d      	ldr	r0, [pc, #308]	@ (8001500 <main+0x208>)
 80013ca:	f001 fd51 	bl	8002e70 <HAL_GPIO_ReadPin>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d113      	bne.n	80013fc <main+0x104>
	        {
	            buzzer_muted = 1;
 80013d4:	4b4b      	ldr	r3, [pc, #300]	@ (8001504 <main+0x20c>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	701a      	strb	r2, [r3, #0]
	            mute_timer_active = 1;
 80013da:	4b4b      	ldr	r3, [pc, #300]	@ (8001508 <main+0x210>)
 80013dc:	2201      	movs	r2, #1
 80013de:	701a      	strb	r2, [r3, #0]
	            mute_seconds = 0;
 80013e0:	4b4a      	ldr	r3, [pc, #296]	@ (800150c <main+0x214>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	701a      	strb	r2, [r3, #0]

	            HAL_GPIO_WritePin(BUZZ_CO2_PORT, BUZZ_CO2_PIN, GPIO_PIN_RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	2102      	movs	r1, #2
 80013ea:	4845      	ldr	r0, [pc, #276]	@ (8001500 <main+0x208>)
 80013ec:	f001 fd57 	bl	8002e9e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(BUZZ_DUST_PORT, BUZZ_DUST_PIN, GPIO_PIN_RESET);
 80013f0:	2200      	movs	r2, #0
 80013f2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013f6:	4842      	ldr	r0, [pc, #264]	@ (8001500 <main+0x208>)
 80013f8:	f001 fd51 	bl	8002e9e <HAL_GPIO_WritePin>
	        }
	    }

	    if (!buzzer_muted)
 80013fc:	4b41      	ldr	r3, [pc, #260]	@ (8001504 <main+0x20c>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d13c      	bne.n	800147e <main+0x186>
	    {
	        if (co2_ppm > CO2_THRESHOLD)
 8001404:	4942      	ldr	r1, [pc, #264]	@ (8001510 <main+0x218>)
 8001406:	69f8      	ldr	r0, [r7, #28]
 8001408:	f7ff fe08 	bl	800101c <__aeabi_fcmpgt>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d00a      	beq.n	8001428 <main+0x130>
	        {
	            HAL_GPIO_WritePin(LED_CO2_PORT, LED_CO2_PIN, GPIO_PIN_SET);
 8001412:	2201      	movs	r2, #1
 8001414:	2101      	movs	r1, #1
 8001416:	483a      	ldr	r0, [pc, #232]	@ (8001500 <main+0x208>)
 8001418:	f001 fd41 	bl	8002e9e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(BUZZ_CO2_PORT, BUZZ_CO2_PIN, GPIO_PIN_SET);
 800141c:	2201      	movs	r2, #1
 800141e:	2102      	movs	r1, #2
 8001420:	4837      	ldr	r0, [pc, #220]	@ (8001500 <main+0x208>)
 8001422:	f001 fd3c 	bl	8002e9e <HAL_GPIO_WritePin>
 8001426:	e009      	b.n	800143c <main+0x144>
	        }
	        else
	        {
	            HAL_GPIO_WritePin(LED_CO2_PORT, LED_CO2_PIN, GPIO_PIN_RESET);
 8001428:	2200      	movs	r2, #0
 800142a:	2101      	movs	r1, #1
 800142c:	4834      	ldr	r0, [pc, #208]	@ (8001500 <main+0x208>)
 800142e:	f001 fd36 	bl	8002e9e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(BUZZ_CO2_PORT, BUZZ_CO2_PIN, GPIO_PIN_RESET);
 8001432:	2200      	movs	r2, #0
 8001434:	2102      	movs	r1, #2
 8001436:	4832      	ldr	r0, [pc, #200]	@ (8001500 <main+0x208>)
 8001438:	f001 fd31 	bl	8002e9e <HAL_GPIO_WritePin>
	        }

	        if (dust_mg > DUST_THRESHOLD)
 800143c:	4935      	ldr	r1, [pc, #212]	@ (8001514 <main+0x21c>)
 800143e:	69b8      	ldr	r0, [r7, #24]
 8001440:	f7ff fdec 	bl	800101c <__aeabi_fcmpgt>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d00c      	beq.n	8001464 <main+0x16c>
	        {
	            HAL_GPIO_WritePin(LED_DUST_PORT, LED_DUST_PIN, GPIO_PIN_SET);
 800144a:	2201      	movs	r2, #1
 800144c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001450:	482b      	ldr	r0, [pc, #172]	@ (8001500 <main+0x208>)
 8001452:	f001 fd24 	bl	8002e9e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(BUZZ_DUST_PORT, BUZZ_DUST_PIN, GPIO_PIN_SET);
 8001456:	2201      	movs	r2, #1
 8001458:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800145c:	4828      	ldr	r0, [pc, #160]	@ (8001500 <main+0x208>)
 800145e:	f001 fd1e 	bl	8002e9e <HAL_GPIO_WritePin>
 8001462:	e03d      	b.n	80014e0 <main+0x1e8>
	        }
	        else
	        {
	            HAL_GPIO_WritePin(LED_DUST_PORT, LED_DUST_PIN, GPIO_PIN_RESET);
 8001464:	2200      	movs	r2, #0
 8001466:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800146a:	4825      	ldr	r0, [pc, #148]	@ (8001500 <main+0x208>)
 800146c:	f001 fd17 	bl	8002e9e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(BUZZ_DUST_PORT, BUZZ_DUST_PIN, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001476:	4822      	ldr	r0, [pc, #136]	@ (8001500 <main+0x208>)
 8001478:	f001 fd11 	bl	8002e9e <HAL_GPIO_WritePin>
 800147c:	e030      	b.n	80014e0 <main+0x1e8>
	        }
	    }
	    else
	    {
	        HAL_GPIO_WritePin(BUZZ_CO2_PORT, BUZZ_CO2_PIN, GPIO_PIN_RESET);
 800147e:	2200      	movs	r2, #0
 8001480:	2102      	movs	r1, #2
 8001482:	481f      	ldr	r0, [pc, #124]	@ (8001500 <main+0x208>)
 8001484:	f001 fd0b 	bl	8002e9e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(BUZZ_DUST_PORT, BUZZ_DUST_PIN, GPIO_PIN_RESET);
 8001488:	2200      	movs	r2, #0
 800148a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800148e:	481c      	ldr	r0, [pc, #112]	@ (8001500 <main+0x208>)
 8001490:	f001 fd05 	bl	8002e9e <HAL_GPIO_WritePin>

	        if (co2_ppm > CO2_THRESHOLD)
 8001494:	491e      	ldr	r1, [pc, #120]	@ (8001510 <main+0x218>)
 8001496:	69f8      	ldr	r0, [r7, #28]
 8001498:	f7ff fdc0 	bl	800101c <__aeabi_fcmpgt>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d005      	beq.n	80014ae <main+0x1b6>
	            HAL_GPIO_WritePin(LED_CO2_PORT, LED_CO2_PIN, GPIO_PIN_SET);
 80014a2:	2201      	movs	r2, #1
 80014a4:	2101      	movs	r1, #1
 80014a6:	4816      	ldr	r0, [pc, #88]	@ (8001500 <main+0x208>)
 80014a8:	f001 fcf9 	bl	8002e9e <HAL_GPIO_WritePin>
 80014ac:	e004      	b.n	80014b8 <main+0x1c0>
	        else
	            HAL_GPIO_WritePin(LED_CO2_PORT, LED_CO2_PIN, GPIO_PIN_RESET);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2101      	movs	r1, #1
 80014b2:	4813      	ldr	r0, [pc, #76]	@ (8001500 <main+0x208>)
 80014b4:	f001 fcf3 	bl	8002e9e <HAL_GPIO_WritePin>

	        if (dust_mg > DUST_THRESHOLD)
 80014b8:	4916      	ldr	r1, [pc, #88]	@ (8001514 <main+0x21c>)
 80014ba:	69b8      	ldr	r0, [r7, #24]
 80014bc:	f7ff fdae 	bl	800101c <__aeabi_fcmpgt>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d006      	beq.n	80014d4 <main+0x1dc>
	            HAL_GPIO_WritePin(LED_DUST_PORT, LED_DUST_PIN, GPIO_PIN_SET);
 80014c6:	2201      	movs	r2, #1
 80014c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014cc:	480c      	ldr	r0, [pc, #48]	@ (8001500 <main+0x208>)
 80014ce:	f001 fce6 	bl	8002e9e <HAL_GPIO_WritePin>
 80014d2:	e005      	b.n	80014e0 <main+0x1e8>
	        else
	            HAL_GPIO_WritePin(LED_DUST_PORT, LED_DUST_PIN, GPIO_PIN_RESET);
 80014d4:	2200      	movs	r2, #0
 80014d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014da:	4809      	ldr	r0, [pc, #36]	@ (8001500 <main+0x208>)
 80014dc:	f001 fcdf 	bl	8002e9e <HAL_GPIO_WritePin>
	    }

	    HAL_Delay(1000);
 80014e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014e4:	f000 fdb6 	bl	8002054 <HAL_Delay>
	    co2_ppm = Read_MQ135_CO2();
 80014e8:	e731      	b.n	800134e <main+0x56>
 80014ea:	bf00      	nop
 80014ec:	200002a4 	.word	0x200002a4
 80014f0:	20000250 	.word	0x20000250
 80014f4:	200002f0 	.word	0x200002f0
 80014f8:	080080d8 	.word	0x080080d8
 80014fc:	080080e8 	.word	0x080080e8
 8001500:	40010c00 	.word	0x40010c00
 8001504:	200002ec 	.word	0x200002ec
 8001508:	200002ed 	.word	0x200002ed
 800150c:	200002ee 	.word	0x200002ee
 8001510:	447a0000 	.word	0x447a0000
 8001514:	41a00000 	.word	0x41a00000

08001518 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b094      	sub	sp, #80	@ 0x50
 800151c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800151e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001522:	2228      	movs	r2, #40	@ 0x28
 8001524:	2100      	movs	r1, #0
 8001526:	4618      	mov	r0, r3
 8001528:	f004 f85d 	bl	80055e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800152c:	f107 0314 	add.w	r3, r7, #20
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800153c:	1d3b      	adds	r3, r7, #4
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
 8001546:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001548:	2302      	movs	r3, #2
 800154a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800154c:	2301      	movs	r3, #1
 800154e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001550:	2310      	movs	r3, #16
 8001552:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001554:	2300      	movs	r3, #0
 8001556:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001558:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800155c:	4618      	mov	r0, r3
 800155e:	f002 f953 	bl	8003808 <HAL_RCC_OscConfig>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001568:	f000 faee 	bl	8001b48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800156c:	230f      	movs	r3, #15
 800156e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001570:	2300      	movs	r3, #0
 8001572:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001578:	2300      	movs	r3, #0
 800157a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800157c:	2300      	movs	r3, #0
 800157e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	2100      	movs	r1, #0
 8001586:	4618      	mov	r0, r3
 8001588:	f002 fbc0 	bl	8003d0c <HAL_RCC_ClockConfig>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001592:	f000 fad9 	bl	8001b48 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001596:	2302      	movs	r3, #2
 8001598:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800159a:	2300      	movs	r3, #0
 800159c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	4618      	mov	r0, r3
 80015a2:	f002 fd41 	bl	8004028 <HAL_RCCEx_PeriphCLKConfig>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80015ac:	f000 facc 	bl	8001b48 <Error_Handler>
  }
}
 80015b0:	bf00      	nop
 80015b2:	3750      	adds	r7, #80	@ 0x50
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015be:	1d3b      	adds	r3, r7, #4
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80015c8:	4b18      	ldr	r3, [pc, #96]	@ (800162c <MX_ADC1_Init+0x74>)
 80015ca:	4a19      	ldr	r2, [pc, #100]	@ (8001630 <MX_ADC1_Init+0x78>)
 80015cc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015ce:	4b17      	ldr	r3, [pc, #92]	@ (800162c <MX_ADC1_Init+0x74>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015d4:	4b15      	ldr	r3, [pc, #84]	@ (800162c <MX_ADC1_Init+0x74>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015da:	4b14      	ldr	r3, [pc, #80]	@ (800162c <MX_ADC1_Init+0x74>)
 80015dc:	2200      	movs	r2, #0
 80015de:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015e0:	4b12      	ldr	r3, [pc, #72]	@ (800162c <MX_ADC1_Init+0x74>)
 80015e2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80015e6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015e8:	4b10      	ldr	r3, [pc, #64]	@ (800162c <MX_ADC1_Init+0x74>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80015ee:	4b0f      	ldr	r3, [pc, #60]	@ (800162c <MX_ADC1_Init+0x74>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015f4:	480d      	ldr	r0, [pc, #52]	@ (800162c <MX_ADC1_Init+0x74>)
 80015f6:	f000 fd51 	bl	800209c <HAL_ADC_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001600:	f000 faa2 	bl	8001b48 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001604:	2300      	movs	r3, #0
 8001606:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001608:	2301      	movs	r3, #1
 800160a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001610:	1d3b      	adds	r3, r7, #4
 8001612:	4619      	mov	r1, r3
 8001614:	4805      	ldr	r0, [pc, #20]	@ (800162c <MX_ADC1_Init+0x74>)
 8001616:	f001 f805 	bl	8002624 <HAL_ADC_ConfigChannel>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001620:	f000 fa92 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001624:	bf00      	nop
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	200001f0 	.word	0x200001f0
 8001630:	40012400 	.word	0x40012400

08001634 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	605a      	str	r2, [r3, #4]
 8001642:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001644:	4b18      	ldr	r3, [pc, #96]	@ (80016a8 <MX_ADC2_Init+0x74>)
 8001646:	4a19      	ldr	r2, [pc, #100]	@ (80016ac <MX_ADC2_Init+0x78>)
 8001648:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800164a:	4b17      	ldr	r3, [pc, #92]	@ (80016a8 <MX_ADC2_Init+0x74>)
 800164c:	2200      	movs	r2, #0
 800164e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001650:	4b15      	ldr	r3, [pc, #84]	@ (80016a8 <MX_ADC2_Init+0x74>)
 8001652:	2200      	movs	r2, #0
 8001654:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001656:	4b14      	ldr	r3, [pc, #80]	@ (80016a8 <MX_ADC2_Init+0x74>)
 8001658:	2200      	movs	r2, #0
 800165a:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800165c:	4b12      	ldr	r3, [pc, #72]	@ (80016a8 <MX_ADC2_Init+0x74>)
 800165e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001662:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001664:	4b10      	ldr	r3, [pc, #64]	@ (80016a8 <MX_ADC2_Init+0x74>)
 8001666:	2200      	movs	r2, #0
 8001668:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 800166a:	4b0f      	ldr	r3, [pc, #60]	@ (80016a8 <MX_ADC2_Init+0x74>)
 800166c:	2201      	movs	r2, #1
 800166e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001670:	480d      	ldr	r0, [pc, #52]	@ (80016a8 <MX_ADC2_Init+0x74>)
 8001672:	f000 fd13 	bl	800209c <HAL_ADC_Init>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 800167c:	f000 fa64 	bl	8001b48 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001680:	2301      	movs	r3, #1
 8001682:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001684:	2301      	movs	r3, #1
 8001686:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001688:	2300      	movs	r3, #0
 800168a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	4619      	mov	r1, r3
 8001690:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <MX_ADC2_Init+0x74>)
 8001692:	f000 ffc7 	bl	8002624 <HAL_ADC_ConfigChannel>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 800169c:	f000 fa54 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80016a0:	bf00      	nop
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000220 	.word	0x20000220
 80016ac:	40012800 	.word	0x40012800

080016b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016b4:	4b12      	ldr	r3, [pc, #72]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016b6:	4a13      	ldr	r2, [pc, #76]	@ (8001704 <MX_I2C1_Init+0x54>)
 80016b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016ba:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016bc:	4a12      	ldr	r2, [pc, #72]	@ (8001708 <MX_I2C1_Init+0x58>)
 80016be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016ce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016da:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016e0:	4b07      	ldr	r3, [pc, #28]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016e6:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016ec:	4804      	ldr	r0, [pc, #16]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016ee:	f001 fbef 	bl	8002ed0 <HAL_I2C_Init>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016f8:	f000 fa26 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000250 	.word	0x20000250
 8001704:	40005400 	.word	0x40005400
 8001708:	000186a0 	.word	0x000186a0

0800170c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001712:	f107 0308 	add.w	r3, r7, #8
 8001716:	2200      	movs	r2, #0
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	605a      	str	r2, [r3, #4]
 800171c:	609a      	str	r2, [r3, #8]
 800171e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001720:	463b      	mov	r3, r7
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001728:	4b1e      	ldr	r3, [pc, #120]	@ (80017a4 <MX_TIM2_Init+0x98>)
 800172a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800172e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001730:	4b1c      	ldr	r3, [pc, #112]	@ (80017a4 <MX_TIM2_Init+0x98>)
 8001732:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001736:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001738:	4b1a      	ldr	r3, [pc, #104]	@ (80017a4 <MX_TIM2_Init+0x98>)
 800173a:	2200      	movs	r2, #0
 800173c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800173e:	4b19      	ldr	r3, [pc, #100]	@ (80017a4 <MX_TIM2_Init+0x98>)
 8001740:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001744:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001746:	4b17      	ldr	r3, [pc, #92]	@ (80017a4 <MX_TIM2_Init+0x98>)
 8001748:	2200      	movs	r2, #0
 800174a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800174c:	4b15      	ldr	r3, [pc, #84]	@ (80017a4 <MX_TIM2_Init+0x98>)
 800174e:	2200      	movs	r2, #0
 8001750:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001752:	4814      	ldr	r0, [pc, #80]	@ (80017a4 <MX_TIM2_Init+0x98>)
 8001754:	f002 fdd4 	bl	8004300 <HAL_TIM_Base_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800175e:	f000 f9f3 	bl	8001b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001762:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001766:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001768:	f107 0308 	add.w	r3, r7, #8
 800176c:	4619      	mov	r1, r3
 800176e:	480d      	ldr	r0, [pc, #52]	@ (80017a4 <MX_TIM2_Init+0x98>)
 8001770:	f002 ff58 	bl	8004624 <HAL_TIM_ConfigClockSource>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800177a:	f000 f9e5 	bl	8001b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800177e:	2300      	movs	r3, #0
 8001780:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001786:	463b      	mov	r3, r7
 8001788:	4619      	mov	r1, r3
 800178a:	4806      	ldr	r0, [pc, #24]	@ (80017a4 <MX_TIM2_Init+0x98>)
 800178c:	f003 f93a 	bl	8004a04 <HAL_TIMEx_MasterConfigSynchronization>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001796:	f000 f9d7 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800179a:	bf00      	nop
 800179c:	3718      	adds	r7, #24
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	200002a4 	.word	0x200002a4

080017a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b086      	sub	sp, #24
 80017ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ae:	f107 0308 	add.w	r3, r7, #8
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017bc:	4b25      	ldr	r3, [pc, #148]	@ (8001854 <MX_GPIO_Init+0xac>)
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	4a24      	ldr	r2, [pc, #144]	@ (8001854 <MX_GPIO_Init+0xac>)
 80017c2:	f043 0304 	orr.w	r3, r3, #4
 80017c6:	6193      	str	r3, [r2, #24]
 80017c8:	4b22      	ldr	r3, [pc, #136]	@ (8001854 <MX_GPIO_Init+0xac>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001854 <MX_GPIO_Init+0xac>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	4a1e      	ldr	r2, [pc, #120]	@ (8001854 <MX_GPIO_Init+0xac>)
 80017da:	f043 0308 	orr.w	r3, r3, #8
 80017de:	6193      	str	r3, [r2, #24]
 80017e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001854 <MX_GPIO_Init+0xac>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	f003 0308 	and.w	r3, r3, #8
 80017e8:	603b      	str	r3, [r7, #0]
 80017ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80017ec:	2200      	movs	r2, #0
 80017ee:	f640 4103 	movw	r1, #3075	@ 0xc03
 80017f2:	4819      	ldr	r0, [pc, #100]	@ (8001858 <MX_GPIO_Init+0xb0>)
 80017f4:	f001 fb53 	bl	8002e9e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11;
 80017f8:	f640 4303 	movw	r3, #3075	@ 0xc03
 80017fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fe:	2301      	movs	r3, #1
 8001800:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001806:	2302      	movs	r3, #2
 8001808:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180a:	f107 0308 	add.w	r3, r7, #8
 800180e:	4619      	mov	r1, r3
 8001810:	4811      	ldr	r0, [pc, #68]	@ (8001858 <MX_GPIO_Init+0xb0>)
 8001812:	f001 f9a9 	bl	8002b68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001816:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800181a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800181c:	2300      	movs	r3, #0
 800181e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001824:	f107 0308 	add.w	r3, r7, #8
 8001828:	4619      	mov	r1, r3
 800182a:	480b      	ldr	r0, [pc, #44]	@ (8001858 <MX_GPIO_Init+0xb0>)
 800182c:	f001 f99c 	bl	8002b68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001830:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001834:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001836:	2300      	movs	r3, #0
 8001838:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800183a:	2301      	movs	r3, #1
 800183c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183e:	f107 0308 	add.w	r3, r7, #8
 8001842:	4619      	mov	r1, r3
 8001844:	4804      	ldr	r0, [pc, #16]	@ (8001858 <MX_GPIO_Init+0xb0>)
 8001846:	f001 f98f 	bl	8002b68 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800184a:	bf00      	nop
 800184c:	3718      	adds	r7, #24
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40021000 	.word	0x40021000
 8001858:	40010c00 	.word	0x40010c00

0800185c <Read_MQ135_CO2>:

/* USER CODE BEGIN 4 */
float Read_MQ135_CO2(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08c      	sub	sp, #48	@ 0x30
 8001860:	af00      	add	r7, sp, #0
  const float RLOAD = 10000.0f;
 8001862:	4b33      	ldr	r3, [pc, #204]	@ (8001930 <Read_MQ135_CO2+0xd4>)
 8001864:	62bb      	str	r3, [r7, #40]	@ 0x28
  const float VCC = 5.0f;
 8001866:	4b33      	ldr	r3, [pc, #204]	@ (8001934 <Read_MQ135_CO2+0xd8>)
 8001868:	627b      	str	r3, [r7, #36]	@ 0x24
  const float PARA = 116.6020682f;
 800186a:	4b33      	ldr	r3, [pc, #204]	@ (8001938 <Read_MQ135_CO2+0xdc>)
 800186c:	623b      	str	r3, [r7, #32]
  const float PARB = 2.769034857f;
 800186e:	4b33      	ldr	r3, [pc, #204]	@ (800193c <Read_MQ135_CO2+0xe0>)
 8001870:	61fb      	str	r3, [r7, #28]
  const float R0 = 76630.0f;
 8001872:	4b33      	ldr	r3, [pc, #204]	@ (8001940 <Read_MQ135_CO2+0xe4>)
 8001874:	61bb      	str	r3, [r7, #24]

  HAL_ADC_Start(&hadc1);
 8001876:	4833      	ldr	r0, [pc, #204]	@ (8001944 <Read_MQ135_CO2+0xe8>)
 8001878:	f000 fce8 	bl	800224c <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800187c:	f04f 31ff 	mov.w	r1, #4294967295
 8001880:	4830      	ldr	r0, [pc, #192]	@ (8001944 <Read_MQ135_CO2+0xe8>)
 8001882:	f000 fdbd 	bl	8002400 <HAL_ADC_PollForConversion>
  uint16_t adcValue = HAL_ADC_GetValue(&hadc1);
 8001886:	482f      	ldr	r0, [pc, #188]	@ (8001944 <Read_MQ135_CO2+0xe8>)
 8001888:	f000 fec0 	bl	800260c <HAL_ADC_GetValue>
 800188c:	4603      	mov	r3, r0
 800188e:	82fb      	strh	r3, [r7, #22]
  HAL_ADC_Stop(&hadc1);
 8001890:	482c      	ldr	r0, [pc, #176]	@ (8001944 <Read_MQ135_CO2+0xe8>)
 8001892:	f000 fd89 	bl	80023a8 <HAL_ADC_Stop>

  float v_out = (adcValue / 4095.0f) * 3.3f;
 8001896:	8afb      	ldrh	r3, [r7, #22]
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff f9af 	bl	8000bfc <__aeabi_i2f>
 800189e:	4603      	mov	r3, r0
 80018a0:	4929      	ldr	r1, [pc, #164]	@ (8001948 <Read_MQ135_CO2+0xec>)
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fab2 	bl	8000e0c <__aeabi_fdiv>
 80018a8:	4603      	mov	r3, r0
 80018aa:	4928      	ldr	r1, [pc, #160]	@ (800194c <Read_MQ135_CO2+0xf0>)
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff f9f9 	bl	8000ca4 <__aeabi_fmul>
 80018b2:	4603      	mov	r3, r0
 80018b4:	613b      	str	r3, [r7, #16]
  float v_sensor = v_out * (VCC / 3.3f);
 80018b6:	4925      	ldr	r1, [pc, #148]	@ (800194c <Read_MQ135_CO2+0xf0>)
 80018b8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80018ba:	f7ff faa7 	bl	8000e0c <__aeabi_fdiv>
 80018be:	4603      	mov	r3, r0
 80018c0:	4619      	mov	r1, r3
 80018c2:	6938      	ldr	r0, [r7, #16]
 80018c4:	f7ff f9ee 	bl	8000ca4 <__aeabi_fmul>
 80018c8:	4603      	mov	r3, r0
 80018ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (v_sensor < 0.001f) v_sensor = 0.001f;
 80018cc:	4920      	ldr	r1, [pc, #128]	@ (8001950 <Read_MQ135_CO2+0xf4>)
 80018ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80018d0:	f7ff fb86 	bl	8000fe0 <__aeabi_fcmplt>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <Read_MQ135_CO2+0x82>
 80018da:	4b1d      	ldr	r3, [pc, #116]	@ (8001950 <Read_MQ135_CO2+0xf4>)
 80018dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  float Rs = ((VCC - v_sensor) / v_sensor) * RLOAD;
 80018de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80018e0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80018e2:	f7ff f8d5 	bl	8000a90 <__aeabi_fsub>
 80018e6:	4603      	mov	r3, r0
 80018e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff fa8e 	bl	8000e0c <__aeabi_fdiv>
 80018f0:	4603      	mov	r3, r0
 80018f2:	4619      	mov	r1, r3
 80018f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80018f6:	f7ff f9d5 	bl	8000ca4 <__aeabi_fmul>
 80018fa:	4603      	mov	r3, r0
 80018fc:	60fb      	str	r3, [r7, #12]
  float ratio = Rs / R0;
 80018fe:	69b9      	ldr	r1, [r7, #24]
 8001900:	68f8      	ldr	r0, [r7, #12]
 8001902:	f7ff fa83 	bl	8000e0c <__aeabi_fdiv>
 8001906:	4603      	mov	r3, r0
 8001908:	60bb      	str	r3, [r7, #8]
  float ppm = PARA * powf(ratio, -PARB);
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001910:	4619      	mov	r1, r3
 8001912:	68b8      	ldr	r0, [r7, #8]
 8001914:	f005 ff40 	bl	8007798 <powf>
 8001918:	4603      	mov	r3, r0
 800191a:	4619      	mov	r1, r3
 800191c:	6a38      	ldr	r0, [r7, #32]
 800191e:	f7ff f9c1 	bl	8000ca4 <__aeabi_fmul>
 8001922:	4603      	mov	r3, r0
 8001924:	607b      	str	r3, [r7, #4]

  return ppm;
 8001926:	687b      	ldr	r3, [r7, #4]
}
 8001928:	4618      	mov	r0, r3
 800192a:	3730      	adds	r7, #48	@ 0x30
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	461c4000 	.word	0x461c4000
 8001934:	40a00000 	.word	0x40a00000
 8001938:	42e93442 	.word	0x42e93442
 800193c:	403137de 	.word	0x403137de
 8001940:	4795ab00 	.word	0x4795ab00
 8001944:	200001f0 	.word	0x200001f0
 8001948:	457ff000 	.word	0x457ff000
 800194c:	40533333 	.word	0x40533333
 8001950:	3a83126f 	.word	0x3a83126f

08001954 <Read_GP2Y1014>:

float Read_GP2Y1014(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	@ 0x28
 8001958:	af00      	add	r7, sp, #0
  const float V0 = 0.6f;
 800195a:	4b3f      	ldr	r3, [pc, #252]	@ (8001a58 <Read_GP2Y1014+0x104>)
 800195c:	61bb      	str	r3, [r7, #24]
  const float K = 0.005f;
 800195e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a5c <Read_GP2Y1014+0x108>)
 8001960:	617b      	str	r3, [r7, #20]
  const int N_AVG = 10;
 8001962:	230a      	movs	r3, #10
 8001964:	613b      	str	r3, [r7, #16]
  float v_total = 0;
 8001966:	f04f 0300 	mov.w	r3, #0
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24

  for (int i = 0; i < N_AVG; i++)
 800196c:	2300      	movs	r3, #0
 800196e:	623b      	str	r3, [r7, #32]
 8001970:	e03c      	b.n	80019ec <Read_GP2Y1014+0x98>
  {
    HAL_GPIO_WritePin(GP2Y_LED_PORT, GP2Y_LED_PIN, GPIO_PIN_RESET);
 8001972:	2200      	movs	r2, #0
 8001974:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001978:	4839      	ldr	r0, [pc, #228]	@ (8001a60 <Read_GP2Y1014+0x10c>)
 800197a:	f001 fa90 	bl	8002e9e <HAL_GPIO_WritePin>
    HAL_DelayMicroseconds(280);
 800197e:	f44f 708c 	mov.w	r0, #280	@ 0x118
 8001982:	f000 f8bb 	bl	8001afc <HAL_DelayMicroseconds>

    HAL_ADC_Start(&hadc2);
 8001986:	4837      	ldr	r0, [pc, #220]	@ (8001a64 <Read_GP2Y1014+0x110>)
 8001988:	f000 fc60 	bl	800224c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 800198c:	f04f 31ff 	mov.w	r1, #4294967295
 8001990:	4834      	ldr	r0, [pc, #208]	@ (8001a64 <Read_GP2Y1014+0x110>)
 8001992:	f000 fd35 	bl	8002400 <HAL_ADC_PollForConversion>
    uint16_t adcVal = HAL_ADC_GetValue(&hadc2);
 8001996:	4833      	ldr	r0, [pc, #204]	@ (8001a64 <Read_GP2Y1014+0x110>)
 8001998:	f000 fe38 	bl	800260c <HAL_ADC_GetValue>
 800199c:	4603      	mov	r3, r0
 800199e:	80fb      	strh	r3, [r7, #6]
    HAL_ADC_Stop(&hadc2);
 80019a0:	4830      	ldr	r0, [pc, #192]	@ (8001a64 <Read_GP2Y1014+0x110>)
 80019a2:	f000 fd01 	bl	80023a8 <HAL_ADC_Stop>

    HAL_GPIO_WritePin(GP2Y_LED_PORT, GP2Y_LED_PIN, GPIO_PIN_SET);
 80019a6:	2201      	movs	r2, #1
 80019a8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019ac:	482c      	ldr	r0, [pc, #176]	@ (8001a60 <Read_GP2Y1014+0x10c>)
 80019ae:	f001 fa76 	bl	8002e9e <HAL_GPIO_WritePin>
    HAL_DelayMicroseconds(9620);
 80019b2:	f242 5094 	movw	r0, #9620	@ 0x2594
 80019b6:	f000 f8a1 	bl	8001afc <HAL_DelayMicroseconds>

    float voltage = (adcVal / 4095.0f) * 3.3f;
 80019ba:	88fb      	ldrh	r3, [r7, #6]
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff f91d 	bl	8000bfc <__aeabi_i2f>
 80019c2:	4603      	mov	r3, r0
 80019c4:	4928      	ldr	r1, [pc, #160]	@ (8001a68 <Read_GP2Y1014+0x114>)
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff fa20 	bl	8000e0c <__aeabi_fdiv>
 80019cc:	4603      	mov	r3, r0
 80019ce:	4927      	ldr	r1, [pc, #156]	@ (8001a6c <Read_GP2Y1014+0x118>)
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff f967 	bl	8000ca4 <__aeabi_fmul>
 80019d6:	4603      	mov	r3, r0
 80019d8:	603b      	str	r3, [r7, #0]
    v_total += voltage;
 80019da:	6839      	ldr	r1, [r7, #0]
 80019dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80019de:	f7ff f859 	bl	8000a94 <__addsf3>
 80019e2:	4603      	mov	r3, r0
 80019e4:	627b      	str	r3, [r7, #36]	@ 0x24
  for (int i = 0; i < N_AVG; i++)
 80019e6:	6a3b      	ldr	r3, [r7, #32]
 80019e8:	3301      	adds	r3, #1
 80019ea:	623b      	str	r3, [r7, #32]
 80019ec:	6a3a      	ldr	r2, [r7, #32]
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	dbbe      	blt.n	8001972 <Read_GP2Y1014+0x1e>
  }

  float v_avg = v_total / N_AVG;
 80019f4:	6938      	ldr	r0, [r7, #16]
 80019f6:	f7ff f901 	bl	8000bfc <__aeabi_i2f>
 80019fa:	4603      	mov	r3, r0
 80019fc:	4619      	mov	r1, r3
 80019fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001a00:	f7ff fa04 	bl	8000e0c <__aeabi_fdiv>
 8001a04:	4603      	mov	r3, r0
 8001a06:	60fb      	str	r3, [r7, #12]
  float dV = v_avg - V0;
 8001a08:	69b9      	ldr	r1, [r7, #24]
 8001a0a:	68f8      	ldr	r0, [r7, #12]
 8001a0c:	f7ff f840 	bl	8000a90 <__aeabi_fsub>
 8001a10:	4603      	mov	r3, r0
 8001a12:	61fb      	str	r3, [r7, #28]
  if (dV < 0) dV = 0;
 8001a14:	f04f 0100 	mov.w	r1, #0
 8001a18:	69f8      	ldr	r0, [r7, #28]
 8001a1a:	f7ff fae1 	bl	8000fe0 <__aeabi_fcmplt>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d002      	beq.n	8001a2a <Read_GP2Y1014+0xd6>
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]

  float density = (dV / K) * 100.0f;
 8001a2a:	6979      	ldr	r1, [r7, #20]
 8001a2c:	69f8      	ldr	r0, [r7, #28]
 8001a2e:	f7ff f9ed 	bl	8000e0c <__aeabi_fdiv>
 8001a32:	4603      	mov	r3, r0
 8001a34:	490e      	ldr	r1, [pc, #56]	@ (8001a70 <Read_GP2Y1014+0x11c>)
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff f934 	bl	8000ca4 <__aeabi_fmul>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	60bb      	str	r3, [r7, #8]
  density = density / 1000.0f;
 8001a40:	490c      	ldr	r1, [pc, #48]	@ (8001a74 <Read_GP2Y1014+0x120>)
 8001a42:	68b8      	ldr	r0, [r7, #8]
 8001a44:	f7ff f9e2 	bl	8000e0c <__aeabi_fdiv>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	60bb      	str	r3, [r7, #8]
  return density;
 8001a4c:	68bb      	ldr	r3, [r7, #8]
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3728      	adds	r7, #40	@ 0x28
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	3f19999a 	.word	0x3f19999a
 8001a5c:	3ba3d70a 	.word	0x3ba3d70a
 8001a60:	40010c00 	.word	0x40010c00
 8001a64:	20000220 	.word	0x20000220
 8001a68:	457ff000 	.word	0x457ff000
 8001a6c:	40533333 	.word	0x40533333
 8001a70:	42c80000 	.word	0x42c80000
 8001a74:	447a0000 	.word	0x447a0000

08001a78 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a88:	d113      	bne.n	8001ab2 <HAL_TIM_PeriodElapsedCallback+0x3a>
    {
        if (mute_timer_active)
 8001a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001abc <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d00f      	beq.n	8001ab2 <HAL_TIM_PeriodElapsedCallback+0x3a>
        {
            mute_seconds++;
 8001a92:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	3301      	adds	r3, #1
 8001a98:	b2da      	uxtb	r2, r3
 8001a9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ac0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001a9c:	701a      	strb	r2, [r3, #0]
            if (mute_seconds >= 10)
 8001a9e:	4b08      	ldr	r3, [pc, #32]	@ (8001ac0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b09      	cmp	r3, #9
 8001aa4:	d905      	bls.n	8001ab2 <HAL_TIM_PeriodElapsedCallback+0x3a>
            {
                buzzer_muted = 0;
 8001aa6:	4b07      	ldr	r3, [pc, #28]	@ (8001ac4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	701a      	strb	r2, [r3, #0]
                mute_timer_active = 0;
 8001aac:	4b03      	ldr	r3, [pc, #12]	@ (8001abc <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	701a      	strb	r2, [r3, #0]
            }
        }
    }
}
 8001ab2:	bf00      	nop
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr
 8001abc:	200002ed 	.word	0x200002ed
 8001ac0:	200002ee 	.word	0x200002ee
 8001ac4:	200002ec 	.word	0x200002ec

08001ac8 <DWT_Delay_Init>:

void DWT_Delay_Init(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001acc:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <DWT_Delay_Init+0x2c>)
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	4a08      	ldr	r2, [pc, #32]	@ (8001af4 <DWT_Delay_Init+0x2c>)
 8001ad2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ad6:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 8001ad8:	4b07      	ldr	r3, [pc, #28]	@ (8001af8 <DWT_Delay_Init+0x30>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001ade:	4b06      	ldr	r3, [pc, #24]	@ (8001af8 <DWT_Delay_Init+0x30>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a05      	ldr	r2, [pc, #20]	@ (8001af8 <DWT_Delay_Init+0x30>)
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	6013      	str	r3, [r2, #0]
}
 8001aea:	bf00      	nop
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	e000edf0 	.word	0xe000edf0
 8001af8:	e0001000 	.word	0xe0001000

08001afc <HAL_DelayMicroseconds>:

void HAL_DelayMicroseconds(uint32_t us)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t start = DWT->CYCCNT;
 8001b04:	4b0d      	ldr	r3, [pc, #52]	@ (8001b3c <HAL_DelayMicroseconds+0x40>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	60fb      	str	r3, [r7, #12]
  uint32_t ticks = us * (SystemCoreClock / 1000000);
 8001b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b40 <HAL_DelayMicroseconds+0x44>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a0d      	ldr	r2, [pc, #52]	@ (8001b44 <HAL_DelayMicroseconds+0x48>)
 8001b10:	fba2 2303 	umull	r2, r3, r2, r3
 8001b14:	0c9a      	lsrs	r2, r3, #18
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	fb02 f303 	mul.w	r3, r2, r3
 8001b1c:	60bb      	str	r3, [r7, #8]
  while ((DWT->CYCCNT - start) < ticks);
 8001b1e:	bf00      	nop
 8001b20:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <HAL_DelayMicroseconds+0x40>)
 8001b22:	685a      	ldr	r2, [r3, #4]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	68ba      	ldr	r2, [r7, #8]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d8f8      	bhi.n	8001b20 <HAL_DelayMicroseconds+0x24>
}
 8001b2e:	bf00      	nop
 8001b30:	bf00      	nop
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	e0001000 	.word	0xe0001000
 8001b40:	20000000 	.word	0x20000000
 8001b44:	431bde83 	.word	0x431bde83

08001b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b4c:	b672      	cpsid	i
}
 8001b4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <Error_Handler+0x8>

08001b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b5a:	4b15      	ldr	r3, [pc, #84]	@ (8001bb0 <HAL_MspInit+0x5c>)
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	4a14      	ldr	r2, [pc, #80]	@ (8001bb0 <HAL_MspInit+0x5c>)
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	6193      	str	r3, [r2, #24]
 8001b66:	4b12      	ldr	r3, [pc, #72]	@ (8001bb0 <HAL_MspInit+0x5c>)
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	60bb      	str	r3, [r7, #8]
 8001b70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b72:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb0 <HAL_MspInit+0x5c>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	4a0e      	ldr	r2, [pc, #56]	@ (8001bb0 <HAL_MspInit+0x5c>)
 8001b78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b7c:	61d3      	str	r3, [r2, #28]
 8001b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb0 <HAL_MspInit+0x5c>)
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb4 <HAL_MspInit+0x60>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	4a04      	ldr	r2, [pc, #16]	@ (8001bb4 <HAL_MspInit+0x60>)
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	3714      	adds	r7, #20
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	40010000 	.word	0x40010000

08001bb8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08a      	sub	sp, #40	@ 0x28
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc0:	f107 0318 	add.w	r3, r7, #24
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a28      	ldr	r2, [pc, #160]	@ (8001c74 <HAL_ADC_MspInit+0xbc>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d122      	bne.n	8001c1e <HAL_ADC_MspInit+0x66>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bd8:	4b27      	ldr	r3, [pc, #156]	@ (8001c78 <HAL_ADC_MspInit+0xc0>)
 8001bda:	699b      	ldr	r3, [r3, #24]
 8001bdc:	4a26      	ldr	r2, [pc, #152]	@ (8001c78 <HAL_ADC_MspInit+0xc0>)
 8001bde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001be2:	6193      	str	r3, [r2, #24]
 8001be4:	4b24      	ldr	r3, [pc, #144]	@ (8001c78 <HAL_ADC_MspInit+0xc0>)
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf0:	4b21      	ldr	r3, [pc, #132]	@ (8001c78 <HAL_ADC_MspInit+0xc0>)
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	4a20      	ldr	r2, [pc, #128]	@ (8001c78 <HAL_ADC_MspInit+0xc0>)
 8001bf6:	f043 0304 	orr.w	r3, r3, #4
 8001bfa:	6193      	str	r3, [r2, #24]
 8001bfc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c78 <HAL_ADC_MspInit+0xc0>)
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	f003 0304 	and.w	r3, r3, #4
 8001c04:	613b      	str	r3, [r7, #16]
 8001c06:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c10:	f107 0318 	add.w	r3, r7, #24
 8001c14:	4619      	mov	r1, r3
 8001c16:	4819      	ldr	r0, [pc, #100]	@ (8001c7c <HAL_ADC_MspInit+0xc4>)
 8001c18:	f000 ffa6 	bl	8002b68 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001c1c:	e026      	b.n	8001c6c <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a17      	ldr	r2, [pc, #92]	@ (8001c80 <HAL_ADC_MspInit+0xc8>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d121      	bne.n	8001c6c <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001c28:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <HAL_ADC_MspInit+0xc0>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	4a12      	ldr	r2, [pc, #72]	@ (8001c78 <HAL_ADC_MspInit+0xc0>)
 8001c2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c32:	6193      	str	r3, [r2, #24]
 8001c34:	4b10      	ldr	r3, [pc, #64]	@ (8001c78 <HAL_ADC_MspInit+0xc0>)
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c40:	4b0d      	ldr	r3, [pc, #52]	@ (8001c78 <HAL_ADC_MspInit+0xc0>)
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	4a0c      	ldr	r2, [pc, #48]	@ (8001c78 <HAL_ADC_MspInit+0xc0>)
 8001c46:	f043 0304 	orr.w	r3, r3, #4
 8001c4a:	6193      	str	r3, [r2, #24]
 8001c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c78 <HAL_ADC_MspInit+0xc0>)
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	f003 0304 	and.w	r3, r3, #4
 8001c54:	60bb      	str	r3, [r7, #8]
 8001c56:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c60:	f107 0318 	add.w	r3, r7, #24
 8001c64:	4619      	mov	r1, r3
 8001c66:	4805      	ldr	r0, [pc, #20]	@ (8001c7c <HAL_ADC_MspInit+0xc4>)
 8001c68:	f000 ff7e 	bl	8002b68 <HAL_GPIO_Init>
}
 8001c6c:	bf00      	nop
 8001c6e:	3728      	adds	r7, #40	@ 0x28
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40012400 	.word	0x40012400
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	40010800 	.word	0x40010800
 8001c80:	40012800 	.word	0x40012800

08001c84 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b088      	sub	sp, #32
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c8c:	f107 0310 	add.w	r3, r7, #16
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	605a      	str	r2, [r3, #4]
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a15      	ldr	r2, [pc, #84]	@ (8001cf4 <HAL_I2C_MspInit+0x70>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d123      	bne.n	8001cec <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca4:	4b14      	ldr	r3, [pc, #80]	@ (8001cf8 <HAL_I2C_MspInit+0x74>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	4a13      	ldr	r2, [pc, #76]	@ (8001cf8 <HAL_I2C_MspInit+0x74>)
 8001caa:	f043 0308 	orr.w	r3, r3, #8
 8001cae:	6193      	str	r3, [r2, #24]
 8001cb0:	4b11      	ldr	r3, [pc, #68]	@ (8001cf8 <HAL_I2C_MspInit+0x74>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	60fb      	str	r3, [r7, #12]
 8001cba:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cbc:	23c0      	movs	r3, #192	@ 0xc0
 8001cbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cc0:	2312      	movs	r3, #18
 8001cc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc8:	f107 0310 	add.w	r3, r7, #16
 8001ccc:	4619      	mov	r1, r3
 8001cce:	480b      	ldr	r0, [pc, #44]	@ (8001cfc <HAL_I2C_MspInit+0x78>)
 8001cd0:	f000 ff4a 	bl	8002b68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cd4:	4b08      	ldr	r3, [pc, #32]	@ (8001cf8 <HAL_I2C_MspInit+0x74>)
 8001cd6:	69db      	ldr	r3, [r3, #28]
 8001cd8:	4a07      	ldr	r2, [pc, #28]	@ (8001cf8 <HAL_I2C_MspInit+0x74>)
 8001cda:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001cde:	61d3      	str	r3, [r2, #28]
 8001ce0:	4b05      	ldr	r3, [pc, #20]	@ (8001cf8 <HAL_I2C_MspInit+0x74>)
 8001ce2:	69db      	ldr	r3, [r3, #28]
 8001ce4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ce8:	60bb      	str	r3, [r7, #8]
 8001cea:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cec:	bf00      	nop
 8001cee:	3720      	adds	r7, #32
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40005400 	.word	0x40005400
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	40010c00 	.word	0x40010c00

08001d00 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d10:	d113      	bne.n	8001d3a <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d12:	4b0c      	ldr	r3, [pc, #48]	@ (8001d44 <HAL_TIM_Base_MspInit+0x44>)
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	4a0b      	ldr	r2, [pc, #44]	@ (8001d44 <HAL_TIM_Base_MspInit+0x44>)
 8001d18:	f043 0301 	orr.w	r3, r3, #1
 8001d1c:	61d3      	str	r3, [r2, #28]
 8001d1e:	4b09      	ldr	r3, [pc, #36]	@ (8001d44 <HAL_TIM_Base_MspInit+0x44>)
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	60fb      	str	r3, [r7, #12]
 8001d28:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	201c      	movs	r0, #28
 8001d30:	f000 fee3 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d34:	201c      	movs	r0, #28
 8001d36:	f000 fefc 	bl	8002b32 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001d3a:	bf00      	nop
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	40021000 	.word	0x40021000

08001d48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d4c:	bf00      	nop
 8001d4e:	e7fd      	b.n	8001d4c <NMI_Handler+0x4>

08001d50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d54:	bf00      	nop
 8001d56:	e7fd      	b.n	8001d54 <HardFault_Handler+0x4>

08001d58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d5c:	bf00      	nop
 8001d5e:	e7fd      	b.n	8001d5c <MemManage_Handler+0x4>

08001d60 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d64:	bf00      	nop
 8001d66:	e7fd      	b.n	8001d64 <BusFault_Handler+0x4>

08001d68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d6c:	bf00      	nop
 8001d6e:	e7fd      	b.n	8001d6c <UsageFault_Handler+0x4>

08001d70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr

08001d7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bc80      	pop	{r7}
 8001d86:	4770      	bx	lr

08001d88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr

08001d94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d98:	f000 f940 	bl	800201c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001da4:	4802      	ldr	r0, [pc, #8]	@ (8001db0 <TIM2_IRQHandler+0x10>)
 8001da6:	f002 fb4d 	bl	8004444 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	200002a4 	.word	0x200002a4

08001db4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  return 1;
 8001db8:	2301      	movs	r3, #1
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bc80      	pop	{r7}
 8001dc0:	4770      	bx	lr

08001dc2 <_kill>:

int _kill(int pid, int sig)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b082      	sub	sp, #8
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
 8001dca:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dcc:	f003 fc5e 	bl	800568c <__errno>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2216      	movs	r2, #22
 8001dd4:	601a      	str	r2, [r3, #0]
  return -1;
 8001dd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <_exit>:

void _exit (int status)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dea:	f04f 31ff 	mov.w	r1, #4294967295
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f7ff ffe7 	bl	8001dc2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001df4:	bf00      	nop
 8001df6:	e7fd      	b.n	8001df4 <_exit+0x12>

08001df8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	e00a      	b.n	8001e20 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e0a:	f3af 8000 	nop.w
 8001e0e:	4601      	mov	r1, r0
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	1c5a      	adds	r2, r3, #1
 8001e14:	60ba      	str	r2, [r7, #8]
 8001e16:	b2ca      	uxtb	r2, r1
 8001e18:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	617b      	str	r3, [r7, #20]
 8001e20:	697a      	ldr	r2, [r7, #20]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	dbf0      	blt.n	8001e0a <_read+0x12>
  }

  return len;
 8001e28:	687b      	ldr	r3, [r7, #4]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3718      	adds	r7, #24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b086      	sub	sp, #24
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	60f8      	str	r0, [r7, #12]
 8001e3a:	60b9      	str	r1, [r7, #8]
 8001e3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
 8001e42:	e009      	b.n	8001e58 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	1c5a      	adds	r2, r3, #1
 8001e48:	60ba      	str	r2, [r7, #8]
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	3301      	adds	r3, #1
 8001e56:	617b      	str	r3, [r7, #20]
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	dbf1      	blt.n	8001e44 <_write+0x12>
  }
  return len;
 8001e60:	687b      	ldr	r3, [r7, #4]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <_close>:

int _close(int file)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr

08001e80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e90:	605a      	str	r2, [r3, #4]
  return 0;
 8001e92:	2300      	movs	r3, #0
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr

08001e9e <_isatty>:

int _isatty(int file)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b083      	sub	sp, #12
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ea6:	2301      	movs	r3, #1
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bc80      	pop	{r7}
 8001eb0:	4770      	bx	lr

08001eb2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	b085      	sub	sp, #20
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	60f8      	str	r0, [r7, #12]
 8001eba:	60b9      	str	r1, [r7, #8]
 8001ebc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3714      	adds	r7, #20
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr
	...

08001ecc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b086      	sub	sp, #24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ed4:	4a14      	ldr	r2, [pc, #80]	@ (8001f28 <_sbrk+0x5c>)
 8001ed6:	4b15      	ldr	r3, [pc, #84]	@ (8001f2c <_sbrk+0x60>)
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ee0:	4b13      	ldr	r3, [pc, #76]	@ (8001f30 <_sbrk+0x64>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d102      	bne.n	8001eee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ee8:	4b11      	ldr	r3, [pc, #68]	@ (8001f30 <_sbrk+0x64>)
 8001eea:	4a12      	ldr	r2, [pc, #72]	@ (8001f34 <_sbrk+0x68>)
 8001eec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eee:	4b10      	ldr	r3, [pc, #64]	@ (8001f30 <_sbrk+0x64>)
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d207      	bcs.n	8001f0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001efc:	f003 fbc6 	bl	800568c <__errno>
 8001f00:	4603      	mov	r3, r0
 8001f02:	220c      	movs	r2, #12
 8001f04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f06:	f04f 33ff 	mov.w	r3, #4294967295
 8001f0a:	e009      	b.n	8001f20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f0c:	4b08      	ldr	r3, [pc, #32]	@ (8001f30 <_sbrk+0x64>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f12:	4b07      	ldr	r3, [pc, #28]	@ (8001f30 <_sbrk+0x64>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4413      	add	r3, r2
 8001f1a:	4a05      	ldr	r2, [pc, #20]	@ (8001f30 <_sbrk+0x64>)
 8001f1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20005000 	.word	0x20005000
 8001f2c:	00000400 	.word	0x00000400
 8001f30:	200002fc 	.word	0x200002fc
 8001f34:	20000450 	.word	0x20000450

08001f38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f3c:	bf00      	nop
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bc80      	pop	{r7}
 8001f42:	4770      	bx	lr

08001f44 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f44:	f7ff fff8 	bl	8001f38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f48:	480b      	ldr	r0, [pc, #44]	@ (8001f78 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f4a:	490c      	ldr	r1, [pc, #48]	@ (8001f7c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f4c:	4a0c      	ldr	r2, [pc, #48]	@ (8001f80 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f50:	e002      	b.n	8001f58 <LoopCopyDataInit>

08001f52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f56:	3304      	adds	r3, #4

08001f58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f5c:	d3f9      	bcc.n	8001f52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f5e:	4a09      	ldr	r2, [pc, #36]	@ (8001f84 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f60:	4c09      	ldr	r4, [pc, #36]	@ (8001f88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f64:	e001      	b.n	8001f6a <LoopFillZerobss>

08001f66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f68:	3204      	adds	r2, #4

08001f6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f6c:	d3fb      	bcc.n	8001f66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f6e:	f003 fb93 	bl	8005698 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f72:	f7ff f9c1 	bl	80012f8 <main>
  bx lr
 8001f76:	4770      	bx	lr
  ldr r0, =_sdata
 8001f78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f7c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001f80:	080084dc 	.word	0x080084dc
  ldr r2, =_sbss
 8001f84:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001f88:	20000450 	.word	0x20000450

08001f8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f8c:	e7fe      	b.n	8001f8c <ADC1_2_IRQHandler>
	...

08001f90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f94:	4b08      	ldr	r3, [pc, #32]	@ (8001fb8 <HAL_Init+0x28>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a07      	ldr	r2, [pc, #28]	@ (8001fb8 <HAL_Init+0x28>)
 8001f9a:	f043 0310 	orr.w	r3, r3, #16
 8001f9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fa0:	2003      	movs	r0, #3
 8001fa2:	f000 fd9f 	bl	8002ae4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fa6:	200f      	movs	r0, #15
 8001fa8:	f000 f808 	bl	8001fbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fac:	f7ff fdd2 	bl	8001b54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40022000 	.word	0x40022000

08001fbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fc4:	4b12      	ldr	r3, [pc, #72]	@ (8002010 <HAL_InitTick+0x54>)
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	4b12      	ldr	r3, [pc, #72]	@ (8002014 <HAL_InitTick+0x58>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	4619      	mov	r1, r3
 8001fce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f000 fdb7 	bl	8002b4e <HAL_SYSTICK_Config>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e00e      	b.n	8002008 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2b0f      	cmp	r3, #15
 8001fee:	d80a      	bhi.n	8002006 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	6879      	ldr	r1, [r7, #4]
 8001ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff8:	f000 fd7f 	bl	8002afa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ffc:	4a06      	ldr	r2, [pc, #24]	@ (8002018 <HAL_InitTick+0x5c>)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002002:	2300      	movs	r3, #0
 8002004:	e000      	b.n	8002008 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
}
 8002008:	4618      	mov	r0, r3
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	20000000 	.word	0x20000000
 8002014:	20000008 	.word	0x20000008
 8002018:	20000004 	.word	0x20000004

0800201c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002020:	4b05      	ldr	r3, [pc, #20]	@ (8002038 <HAL_IncTick+0x1c>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	461a      	mov	r2, r3
 8002026:	4b05      	ldr	r3, [pc, #20]	@ (800203c <HAL_IncTick+0x20>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4413      	add	r3, r2
 800202c:	4a03      	ldr	r2, [pc, #12]	@ (800203c <HAL_IncTick+0x20>)
 800202e:	6013      	str	r3, [r2, #0]
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr
 8002038:	20000008 	.word	0x20000008
 800203c:	20000300 	.word	0x20000300

08002040 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return uwTick;
 8002044:	4b02      	ldr	r3, [pc, #8]	@ (8002050 <HAL_GetTick+0x10>)
 8002046:	681b      	ldr	r3, [r3, #0]
}
 8002048:	4618      	mov	r0, r3
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr
 8002050:	20000300 	.word	0x20000300

08002054 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800205c:	f7ff fff0 	bl	8002040 <HAL_GetTick>
 8002060:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800206c:	d005      	beq.n	800207a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800206e:	4b0a      	ldr	r3, [pc, #40]	@ (8002098 <HAL_Delay+0x44>)
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	461a      	mov	r2, r3
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	4413      	add	r3, r2
 8002078:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800207a:	bf00      	nop
 800207c:	f7ff ffe0 	bl	8002040 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	429a      	cmp	r2, r3
 800208a:	d8f7      	bhi.n	800207c <HAL_Delay+0x28>
  {
  }
}
 800208c:	bf00      	nop
 800208e:	bf00      	nop
 8002090:	3710      	adds	r7, #16
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000008 	.word	0x20000008

0800209c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020ac:	2300      	movs	r3, #0
 80020ae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d101      	bne.n	80020be <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e0be      	b.n	800223c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d109      	bne.n	80020e0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff fd6c 	bl	8001bb8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f000 fbf1 	bl	80028c8 <ADC_ConversionStop_Disable>
 80020e6:	4603      	mov	r3, r0
 80020e8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ee:	f003 0310 	and.w	r3, r3, #16
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f040 8099 	bne.w	800222a <HAL_ADC_Init+0x18e>
 80020f8:	7dfb      	ldrb	r3, [r7, #23]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f040 8095 	bne.w	800222a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002104:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002108:	f023 0302 	bic.w	r3, r3, #2
 800210c:	f043 0202 	orr.w	r2, r3, #2
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800211c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	7b1b      	ldrb	r3, [r3, #12]
 8002122:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002124:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002126:	68ba      	ldr	r2, [r7, #8]
 8002128:	4313      	orrs	r3, r2
 800212a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002134:	d003      	beq.n	800213e <HAL_ADC_Init+0xa2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d102      	bne.n	8002144 <HAL_ADC_Init+0xa8>
 800213e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002142:	e000      	b.n	8002146 <HAL_ADC_Init+0xaa>
 8002144:	2300      	movs	r3, #0
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4313      	orrs	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	7d1b      	ldrb	r3, [r3, #20]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d119      	bne.n	8002188 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	7b1b      	ldrb	r3, [r3, #12]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d109      	bne.n	8002170 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	3b01      	subs	r3, #1
 8002162:	035a      	lsls	r2, r3, #13
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	4313      	orrs	r3, r2
 8002168:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	e00b      	b.n	8002188 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002174:	f043 0220 	orr.w	r2, r3, #32
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002180:	f043 0201 	orr.w	r2, r3, #1
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	430a      	orrs	r2, r1
 800219a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	4b28      	ldr	r3, [pc, #160]	@ (8002244 <HAL_ADC_Init+0x1a8>)
 80021a4:	4013      	ands	r3, r2
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	6812      	ldr	r2, [r2, #0]
 80021aa:	68b9      	ldr	r1, [r7, #8]
 80021ac:	430b      	orrs	r3, r1
 80021ae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021b8:	d003      	beq.n	80021c2 <HAL_ADC_Init+0x126>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d104      	bne.n	80021cc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	3b01      	subs	r3, #1
 80021c8:	051b      	lsls	r3, r3, #20
 80021ca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	68fa      	ldr	r2, [r7, #12]
 80021dc:	430a      	orrs	r2, r1
 80021de:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689a      	ldr	r2, [r3, #8]
 80021e6:	4b18      	ldr	r3, [pc, #96]	@ (8002248 <HAL_ADC_Init+0x1ac>)
 80021e8:	4013      	ands	r3, r2
 80021ea:	68ba      	ldr	r2, [r7, #8]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d10b      	bne.n	8002208 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fa:	f023 0303 	bic.w	r3, r3, #3
 80021fe:	f043 0201 	orr.w	r2, r3, #1
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002206:	e018      	b.n	800223a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220c:	f023 0312 	bic.w	r3, r3, #18
 8002210:	f043 0210 	orr.w	r2, r3, #16
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800221c:	f043 0201 	orr.w	r2, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002228:	e007      	b.n	800223a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222e:	f043 0210 	orr.w	r2, r3, #16
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800223a:	7dfb      	ldrb	r3, [r7, #23]
}
 800223c:	4618      	mov	r0, r3
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	ffe1f7fd 	.word	0xffe1f7fd
 8002248:	ff1f0efe 	.word	0xff1f0efe

0800224c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002254:	2300      	movs	r3, #0
 8002256:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800225e:	2b01      	cmp	r3, #1
 8002260:	d101      	bne.n	8002266 <HAL_ADC_Start+0x1a>
 8002262:	2302      	movs	r3, #2
 8002264:	e098      	b.n	8002398 <HAL_ADC_Start+0x14c>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 fad0 	bl	8002814 <ADC_Enable>
 8002274:	4603      	mov	r3, r0
 8002276:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002278:	7bfb      	ldrb	r3, [r7, #15]
 800227a:	2b00      	cmp	r3, #0
 800227c:	f040 8087 	bne.w	800238e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002284:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002288:	f023 0301 	bic.w	r3, r3, #1
 800228c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a41      	ldr	r2, [pc, #260]	@ (80023a0 <HAL_ADC_Start+0x154>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d105      	bne.n	80022aa <HAL_ADC_Start+0x5e>
 800229e:	4b41      	ldr	r3, [pc, #260]	@ (80023a4 <HAL_ADC_Start+0x158>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d115      	bne.n	80022d6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ae:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d026      	beq.n	8002312 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022cc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022d4:	e01d      	b.n	8002312 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022da:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a2f      	ldr	r2, [pc, #188]	@ (80023a4 <HAL_ADC_Start+0x158>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d004      	beq.n	80022f6 <HAL_ADC_Start+0xaa>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a2b      	ldr	r2, [pc, #172]	@ (80023a0 <HAL_ADC_Start+0x154>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d10d      	bne.n	8002312 <HAL_ADC_Start+0xc6>
 80022f6:	4b2b      	ldr	r3, [pc, #172]	@ (80023a4 <HAL_ADC_Start+0x158>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d007      	beq.n	8002312 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002306:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800230a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002316:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d006      	beq.n	800232c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002322:	f023 0206 	bic.w	r2, r3, #6
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	62da      	str	r2, [r3, #44]	@ 0x2c
 800232a:	e002      	b.n	8002332 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f06f 0202 	mvn.w	r2, #2
 8002342:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800234e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002352:	d113      	bne.n	800237c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002358:	4a11      	ldr	r2, [pc, #68]	@ (80023a0 <HAL_ADC_Start+0x154>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d105      	bne.n	800236a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800235e:	4b11      	ldr	r3, [pc, #68]	@ (80023a4 <HAL_ADC_Start+0x158>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002366:	2b00      	cmp	r3, #0
 8002368:	d108      	bne.n	800237c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	e00c      	b.n	8002396 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689a      	ldr	r2, [r3, #8]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	e003      	b.n	8002396 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002396:	7bfb      	ldrb	r3, [r7, #15]
}
 8002398:	4618      	mov	r0, r3
 800239a:	3710      	adds	r7, #16
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40012800 	.word	0x40012800
 80023a4:	40012400 	.word	0x40012400

080023a8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023b0:	2300      	movs	r3, #0
 80023b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d101      	bne.n	80023c2 <HAL_ADC_Stop+0x1a>
 80023be:	2302      	movs	r3, #2
 80023c0:	e01a      	b.n	80023f8 <HAL_ADC_Stop+0x50>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2201      	movs	r2, #1
 80023c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 fa7c 	bl	80028c8 <ADC_ConversionStop_Disable>
 80023d0:	4603      	mov	r3, r0
 80023d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80023d4:	7bfb      	ldrb	r3, [r7, #15]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d109      	bne.n	80023ee <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023de:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023e2:	f023 0301 	bic.w	r3, r3, #1
 80023e6:	f043 0201 	orr.w	r2, r3, #1
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80023f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002400:	b590      	push	{r4, r7, lr}
 8002402:	b087      	sub	sp, #28
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800240a:	2300      	movs	r3, #0
 800240c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800240e:	2300      	movs	r3, #0
 8002410:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002412:	2300      	movs	r3, #0
 8002414:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002416:	f7ff fe13 	bl	8002040 <HAL_GetTick>
 800241a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002426:	2b00      	cmp	r3, #0
 8002428:	d00b      	beq.n	8002442 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800242e:	f043 0220 	orr.w	r2, r3, #32
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e0d3      	b.n	80025ea <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800244c:	2b00      	cmp	r3, #0
 800244e:	d131      	bne.n	80024b4 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002456:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800245a:	2b00      	cmp	r3, #0
 800245c:	d12a      	bne.n	80024b4 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800245e:	e021      	b.n	80024a4 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002466:	d01d      	beq.n	80024a4 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d007      	beq.n	800247e <HAL_ADC_PollForConversion+0x7e>
 800246e:	f7ff fde7 	bl	8002040 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	683a      	ldr	r2, [r7, #0]
 800247a:	429a      	cmp	r2, r3
 800247c:	d212      	bcs.n	80024a4 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d10b      	bne.n	80024a4 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002490:	f043 0204 	orr.w	r2, r3, #4
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e0a2      	b.n	80025ea <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0d6      	beq.n	8002460 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024b2:	e070      	b.n	8002596 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80024b4:	4b4f      	ldr	r3, [pc, #316]	@ (80025f4 <HAL_ADC_PollForConversion+0x1f4>)
 80024b6:	681c      	ldr	r4, [r3, #0]
 80024b8:	2002      	movs	r0, #2
 80024ba:	f001 fe6b 	bl	8004194 <HAL_RCCEx_GetPeriphCLKFreq>
 80024be:	4603      	mov	r3, r0
 80024c0:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6919      	ldr	r1, [r3, #16]
 80024ca:	4b4b      	ldr	r3, [pc, #300]	@ (80025f8 <HAL_ADC_PollForConversion+0x1f8>)
 80024cc:	400b      	ands	r3, r1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d118      	bne.n	8002504 <HAL_ADC_PollForConversion+0x104>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68d9      	ldr	r1, [r3, #12]
 80024d8:	4b48      	ldr	r3, [pc, #288]	@ (80025fc <HAL_ADC_PollForConversion+0x1fc>)
 80024da:	400b      	ands	r3, r1
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d111      	bne.n	8002504 <HAL_ADC_PollForConversion+0x104>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6919      	ldr	r1, [r3, #16]
 80024e6:	4b46      	ldr	r3, [pc, #280]	@ (8002600 <HAL_ADC_PollForConversion+0x200>)
 80024e8:	400b      	ands	r3, r1
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d108      	bne.n	8002500 <HAL_ADC_PollForConversion+0x100>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68d9      	ldr	r1, [r3, #12]
 80024f4:	4b43      	ldr	r3, [pc, #268]	@ (8002604 <HAL_ADC_PollForConversion+0x204>)
 80024f6:	400b      	ands	r3, r1
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d101      	bne.n	8002500 <HAL_ADC_PollForConversion+0x100>
 80024fc:	2314      	movs	r3, #20
 80024fe:	e020      	b.n	8002542 <HAL_ADC_PollForConversion+0x142>
 8002500:	2329      	movs	r3, #41	@ 0x29
 8002502:	e01e      	b.n	8002542 <HAL_ADC_PollForConversion+0x142>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6919      	ldr	r1, [r3, #16]
 800250a:	4b3d      	ldr	r3, [pc, #244]	@ (8002600 <HAL_ADC_PollForConversion+0x200>)
 800250c:	400b      	ands	r3, r1
 800250e:	2b00      	cmp	r3, #0
 8002510:	d106      	bne.n	8002520 <HAL_ADC_PollForConversion+0x120>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68d9      	ldr	r1, [r3, #12]
 8002518:	4b3a      	ldr	r3, [pc, #232]	@ (8002604 <HAL_ADC_PollForConversion+0x204>)
 800251a:	400b      	ands	r3, r1
 800251c:	2b00      	cmp	r3, #0
 800251e:	d00d      	beq.n	800253c <HAL_ADC_PollForConversion+0x13c>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	6919      	ldr	r1, [r3, #16]
 8002526:	4b38      	ldr	r3, [pc, #224]	@ (8002608 <HAL_ADC_PollForConversion+0x208>)
 8002528:	400b      	ands	r3, r1
 800252a:	2b00      	cmp	r3, #0
 800252c:	d108      	bne.n	8002540 <HAL_ADC_PollForConversion+0x140>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68d9      	ldr	r1, [r3, #12]
 8002534:	4b34      	ldr	r3, [pc, #208]	@ (8002608 <HAL_ADC_PollForConversion+0x208>)
 8002536:	400b      	ands	r3, r1
 8002538:	2b00      	cmp	r3, #0
 800253a:	d101      	bne.n	8002540 <HAL_ADC_PollForConversion+0x140>
 800253c:	2354      	movs	r3, #84	@ 0x54
 800253e:	e000      	b.n	8002542 <HAL_ADC_PollForConversion+0x142>
 8002540:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002542:	fb02 f303 	mul.w	r3, r2, r3
 8002546:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002548:	e021      	b.n	800258e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002550:	d01a      	beq.n	8002588 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d007      	beq.n	8002568 <HAL_ADC_PollForConversion+0x168>
 8002558:	f7ff fd72 	bl	8002040 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	683a      	ldr	r2, [r7, #0]
 8002564:	429a      	cmp	r2, r3
 8002566:	d20f      	bcs.n	8002588 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	429a      	cmp	r2, r3
 800256e:	d90b      	bls.n	8002588 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002574:	f043 0204 	orr.w	r2, r3, #4
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002584:	2303      	movs	r3, #3
 8002586:	e030      	b.n	80025ea <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	3301      	adds	r3, #1
 800258c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	429a      	cmp	r2, r3
 8002594:	d8d9      	bhi.n	800254a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f06f 0212 	mvn.w	r2, #18
 800259e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80025b6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80025ba:	d115      	bne.n	80025e8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d111      	bne.n	80025e8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d105      	bne.n	80025e8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e0:	f043 0201 	orr.w	r2, r3, #1
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	371c      	adds	r7, #28
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd90      	pop	{r4, r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20000000 	.word	0x20000000
 80025f8:	24924924 	.word	0x24924924
 80025fc:	00924924 	.word	0x00924924
 8002600:	12492492 	.word	0x12492492
 8002604:	00492492 	.word	0x00492492
 8002608:	00249249 	.word	0x00249249

0800260c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800261a:	4618      	mov	r0, r3
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr

08002624 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002632:	2300      	movs	r3, #0
 8002634:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800263c:	2b01      	cmp	r3, #1
 800263e:	d101      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x20>
 8002640:	2302      	movs	r3, #2
 8002642:	e0dc      	b.n	80027fe <HAL_ADC_ConfigChannel+0x1da>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	2b06      	cmp	r3, #6
 8002652:	d81c      	bhi.n	800268e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685a      	ldr	r2, [r3, #4]
 800265e:	4613      	mov	r3, r2
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	4413      	add	r3, r2
 8002664:	3b05      	subs	r3, #5
 8002666:	221f      	movs	r2, #31
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	43db      	mvns	r3, r3
 800266e:	4019      	ands	r1, r3
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	6818      	ldr	r0, [r3, #0]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685a      	ldr	r2, [r3, #4]
 8002678:	4613      	mov	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4413      	add	r3, r2
 800267e:	3b05      	subs	r3, #5
 8002680:	fa00 f203 	lsl.w	r2, r0, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	635a      	str	r2, [r3, #52]	@ 0x34
 800268c:	e03c      	b.n	8002708 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	2b0c      	cmp	r3, #12
 8002694:	d81c      	bhi.n	80026d0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	4613      	mov	r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	4413      	add	r3, r2
 80026a6:	3b23      	subs	r3, #35	@ 0x23
 80026a8:	221f      	movs	r2, #31
 80026aa:	fa02 f303 	lsl.w	r3, r2, r3
 80026ae:	43db      	mvns	r3, r3
 80026b0:	4019      	ands	r1, r3
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	6818      	ldr	r0, [r3, #0]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	4613      	mov	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	4413      	add	r3, r2
 80026c0:	3b23      	subs	r3, #35	@ 0x23
 80026c2:	fa00 f203 	lsl.w	r2, r0, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	430a      	orrs	r2, r1
 80026cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80026ce:	e01b      	b.n	8002708 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685a      	ldr	r2, [r3, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4413      	add	r3, r2
 80026e0:	3b41      	subs	r3, #65	@ 0x41
 80026e2:	221f      	movs	r2, #31
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	43db      	mvns	r3, r3
 80026ea:	4019      	ands	r1, r3
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	6818      	ldr	r0, [r3, #0]
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685a      	ldr	r2, [r3, #4]
 80026f4:	4613      	mov	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	4413      	add	r3, r2
 80026fa:	3b41      	subs	r3, #65	@ 0x41
 80026fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	430a      	orrs	r2, r1
 8002706:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2b09      	cmp	r3, #9
 800270e:	d91c      	bls.n	800274a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68d9      	ldr	r1, [r3, #12]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	4613      	mov	r3, r2
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	4413      	add	r3, r2
 8002720:	3b1e      	subs	r3, #30
 8002722:	2207      	movs	r2, #7
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	43db      	mvns	r3, r3
 800272a:	4019      	ands	r1, r3
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	6898      	ldr	r0, [r3, #8]
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	4613      	mov	r3, r2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	4413      	add	r3, r2
 800273a:	3b1e      	subs	r3, #30
 800273c:	fa00 f203 	lsl.w	r2, r0, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	430a      	orrs	r2, r1
 8002746:	60da      	str	r2, [r3, #12]
 8002748:	e019      	b.n	800277e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	6919      	ldr	r1, [r3, #16]
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	4613      	mov	r3, r2
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	4413      	add	r3, r2
 800275a:	2207      	movs	r2, #7
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	43db      	mvns	r3, r3
 8002762:	4019      	ands	r1, r3
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	6898      	ldr	r0, [r3, #8]
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	4613      	mov	r3, r2
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	4413      	add	r3, r2
 8002772:	fa00 f203 	lsl.w	r2, r0, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	430a      	orrs	r2, r1
 800277c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2b10      	cmp	r3, #16
 8002784:	d003      	beq.n	800278e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800278a:	2b11      	cmp	r3, #17
 800278c:	d132      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a1d      	ldr	r2, [pc, #116]	@ (8002808 <HAL_ADC_ConfigChannel+0x1e4>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d125      	bne.n	80027e4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d126      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689a      	ldr	r2, [r3, #8]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80027b4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2b10      	cmp	r3, #16
 80027bc:	d11a      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027be:	4b13      	ldr	r3, [pc, #76]	@ (800280c <HAL_ADC_ConfigChannel+0x1e8>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a13      	ldr	r2, [pc, #76]	@ (8002810 <HAL_ADC_ConfigChannel+0x1ec>)
 80027c4:	fba2 2303 	umull	r2, r3, r2, r3
 80027c8:	0c9a      	lsrs	r2, r3, #18
 80027ca:	4613      	mov	r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	4413      	add	r3, r2
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80027d4:	e002      	b.n	80027dc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	3b01      	subs	r3, #1
 80027da:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1f9      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x1b2>
 80027e2:	e007      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e8:	f043 0220 	orr.w	r2, r3, #32
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80027fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3714      	adds	r7, #20
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr
 8002808:	40012400 	.word	0x40012400
 800280c:	20000000 	.word	0x20000000
 8002810:	431bde83 	.word	0x431bde83

08002814 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002820:	2300      	movs	r3, #0
 8002822:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	2b01      	cmp	r3, #1
 8002830:	d040      	beq.n	80028b4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f042 0201 	orr.w	r2, r2, #1
 8002840:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002842:	4b1f      	ldr	r3, [pc, #124]	@ (80028c0 <ADC_Enable+0xac>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a1f      	ldr	r2, [pc, #124]	@ (80028c4 <ADC_Enable+0xb0>)
 8002848:	fba2 2303 	umull	r2, r3, r2, r3
 800284c:	0c9b      	lsrs	r3, r3, #18
 800284e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002850:	e002      	b.n	8002858 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	3b01      	subs	r3, #1
 8002856:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d1f9      	bne.n	8002852 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800285e:	f7ff fbef 	bl	8002040 <HAL_GetTick>
 8002862:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002864:	e01f      	b.n	80028a6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002866:	f7ff fbeb 	bl	8002040 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d918      	bls.n	80028a6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b01      	cmp	r3, #1
 8002880:	d011      	beq.n	80028a6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002886:	f043 0210 	orr.w	r2, r3, #16
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002892:	f043 0201 	orr.w	r2, r3, #1
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e007      	b.n	80028b6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d1d8      	bne.n	8002866 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3710      	adds	r7, #16
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	20000000 	.word	0x20000000
 80028c4:	431bde83 	.word	0x431bde83

080028c8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028d0:	2300      	movs	r3, #0
 80028d2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d12e      	bne.n	8002940 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 0201 	bic.w	r2, r2, #1
 80028f0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028f2:	f7ff fba5 	bl	8002040 <HAL_GetTick>
 80028f6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80028f8:	e01b      	b.n	8002932 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80028fa:	f7ff fba1 	bl	8002040 <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d914      	bls.n	8002932 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	2b01      	cmp	r3, #1
 8002914:	d10d      	bne.n	8002932 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800291a:	f043 0210 	orr.w	r2, r3, #16
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002926:	f043 0201 	orr.w	r2, r3, #1
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e007      	b.n	8002942 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	2b01      	cmp	r3, #1
 800293e:	d0dc      	beq.n	80028fa <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
	...

0800294c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f003 0307 	and.w	r3, r3, #7
 800295a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800295c:	4b0c      	ldr	r3, [pc, #48]	@ (8002990 <__NVIC_SetPriorityGrouping+0x44>)
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002962:	68ba      	ldr	r2, [r7, #8]
 8002964:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002968:	4013      	ands	r3, r2
 800296a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002974:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002978:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800297c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800297e:	4a04      	ldr	r2, [pc, #16]	@ (8002990 <__NVIC_SetPriorityGrouping+0x44>)
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	60d3      	str	r3, [r2, #12]
}
 8002984:	bf00      	nop
 8002986:	3714      	adds	r7, #20
 8002988:	46bd      	mov	sp, r7
 800298a:	bc80      	pop	{r7}
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	e000ed00 	.word	0xe000ed00

08002994 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002998:	4b04      	ldr	r3, [pc, #16]	@ (80029ac <__NVIC_GetPriorityGrouping+0x18>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	0a1b      	lsrs	r3, r3, #8
 800299e:	f003 0307 	and.w	r3, r3, #7
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bc80      	pop	{r7}
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	e000ed00 	.word	0xe000ed00

080029b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	4603      	mov	r3, r0
 80029b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	db0b      	blt.n	80029da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029c2:	79fb      	ldrb	r3, [r7, #7]
 80029c4:	f003 021f 	and.w	r2, r3, #31
 80029c8:	4906      	ldr	r1, [pc, #24]	@ (80029e4 <__NVIC_EnableIRQ+0x34>)
 80029ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ce:	095b      	lsrs	r3, r3, #5
 80029d0:	2001      	movs	r0, #1
 80029d2:	fa00 f202 	lsl.w	r2, r0, r2
 80029d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr
 80029e4:	e000e100 	.word	0xe000e100

080029e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4603      	mov	r3, r0
 80029f0:	6039      	str	r1, [r7, #0]
 80029f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	db0a      	blt.n	8002a12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	b2da      	uxtb	r2, r3
 8002a00:	490c      	ldr	r1, [pc, #48]	@ (8002a34 <__NVIC_SetPriority+0x4c>)
 8002a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a06:	0112      	lsls	r2, r2, #4
 8002a08:	b2d2      	uxtb	r2, r2
 8002a0a:	440b      	add	r3, r1
 8002a0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a10:	e00a      	b.n	8002a28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	b2da      	uxtb	r2, r3
 8002a16:	4908      	ldr	r1, [pc, #32]	@ (8002a38 <__NVIC_SetPriority+0x50>)
 8002a18:	79fb      	ldrb	r3, [r7, #7]
 8002a1a:	f003 030f 	and.w	r3, r3, #15
 8002a1e:	3b04      	subs	r3, #4
 8002a20:	0112      	lsls	r2, r2, #4
 8002a22:	b2d2      	uxtb	r2, r2
 8002a24:	440b      	add	r3, r1
 8002a26:	761a      	strb	r2, [r3, #24]
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bc80      	pop	{r7}
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	e000e100 	.word	0xe000e100
 8002a38:	e000ed00 	.word	0xe000ed00

08002a3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b089      	sub	sp, #36	@ 0x24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f003 0307 	and.w	r3, r3, #7
 8002a4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	f1c3 0307 	rsb	r3, r3, #7
 8002a56:	2b04      	cmp	r3, #4
 8002a58:	bf28      	it	cs
 8002a5a:	2304      	movcs	r3, #4
 8002a5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	3304      	adds	r3, #4
 8002a62:	2b06      	cmp	r3, #6
 8002a64:	d902      	bls.n	8002a6c <NVIC_EncodePriority+0x30>
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	3b03      	subs	r3, #3
 8002a6a:	e000      	b.n	8002a6e <NVIC_EncodePriority+0x32>
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a70:	f04f 32ff 	mov.w	r2, #4294967295
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7a:	43da      	mvns	r2, r3
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	401a      	ands	r2, r3
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a84:	f04f 31ff 	mov.w	r1, #4294967295
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a8e:	43d9      	mvns	r1, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a94:	4313      	orrs	r3, r2
         );
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3724      	adds	r7, #36	@ 0x24
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr

08002aa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ab0:	d301      	bcc.n	8002ab6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e00f      	b.n	8002ad6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ae0 <SysTick_Config+0x40>)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3b01      	subs	r3, #1
 8002abc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002abe:	210f      	movs	r1, #15
 8002ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac4:	f7ff ff90 	bl	80029e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ac8:	4b05      	ldr	r3, [pc, #20]	@ (8002ae0 <SysTick_Config+0x40>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ace:	4b04      	ldr	r3, [pc, #16]	@ (8002ae0 <SysTick_Config+0x40>)
 8002ad0:	2207      	movs	r2, #7
 8002ad2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	e000e010 	.word	0xe000e010

08002ae4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f7ff ff2d 	bl	800294c <__NVIC_SetPriorityGrouping>
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b086      	sub	sp, #24
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	4603      	mov	r3, r0
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b0c:	f7ff ff42 	bl	8002994 <__NVIC_GetPriorityGrouping>
 8002b10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	68b9      	ldr	r1, [r7, #8]
 8002b16:	6978      	ldr	r0, [r7, #20]
 8002b18:	f7ff ff90 	bl	8002a3c <NVIC_EncodePriority>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b22:	4611      	mov	r1, r2
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff ff5f 	bl	80029e8 <__NVIC_SetPriority>
}
 8002b2a:	bf00      	nop
 8002b2c:	3718      	adds	r7, #24
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b082      	sub	sp, #8
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	4603      	mov	r3, r0
 8002b3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff ff35 	bl	80029b0 <__NVIC_EnableIRQ>
}
 8002b46:	bf00      	nop
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b082      	sub	sp, #8
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f7ff ffa2 	bl	8002aa0 <SysTick_Config>
 8002b5c:	4603      	mov	r3, r0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
	...

08002b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b08b      	sub	sp, #44	@ 0x2c
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b72:	2300      	movs	r3, #0
 8002b74:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b76:	2300      	movs	r3, #0
 8002b78:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b7a:	e169      	b.n	8002e50 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	69fa      	ldr	r2, [r7, #28]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	f040 8158 	bne.w	8002e4a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	4a9a      	ldr	r2, [pc, #616]	@ (8002e08 <HAL_GPIO_Init+0x2a0>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d05e      	beq.n	8002c62 <HAL_GPIO_Init+0xfa>
 8002ba4:	4a98      	ldr	r2, [pc, #608]	@ (8002e08 <HAL_GPIO_Init+0x2a0>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d875      	bhi.n	8002c96 <HAL_GPIO_Init+0x12e>
 8002baa:	4a98      	ldr	r2, [pc, #608]	@ (8002e0c <HAL_GPIO_Init+0x2a4>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d058      	beq.n	8002c62 <HAL_GPIO_Init+0xfa>
 8002bb0:	4a96      	ldr	r2, [pc, #600]	@ (8002e0c <HAL_GPIO_Init+0x2a4>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d86f      	bhi.n	8002c96 <HAL_GPIO_Init+0x12e>
 8002bb6:	4a96      	ldr	r2, [pc, #600]	@ (8002e10 <HAL_GPIO_Init+0x2a8>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d052      	beq.n	8002c62 <HAL_GPIO_Init+0xfa>
 8002bbc:	4a94      	ldr	r2, [pc, #592]	@ (8002e10 <HAL_GPIO_Init+0x2a8>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d869      	bhi.n	8002c96 <HAL_GPIO_Init+0x12e>
 8002bc2:	4a94      	ldr	r2, [pc, #592]	@ (8002e14 <HAL_GPIO_Init+0x2ac>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d04c      	beq.n	8002c62 <HAL_GPIO_Init+0xfa>
 8002bc8:	4a92      	ldr	r2, [pc, #584]	@ (8002e14 <HAL_GPIO_Init+0x2ac>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d863      	bhi.n	8002c96 <HAL_GPIO_Init+0x12e>
 8002bce:	4a92      	ldr	r2, [pc, #584]	@ (8002e18 <HAL_GPIO_Init+0x2b0>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d046      	beq.n	8002c62 <HAL_GPIO_Init+0xfa>
 8002bd4:	4a90      	ldr	r2, [pc, #576]	@ (8002e18 <HAL_GPIO_Init+0x2b0>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d85d      	bhi.n	8002c96 <HAL_GPIO_Init+0x12e>
 8002bda:	2b12      	cmp	r3, #18
 8002bdc:	d82a      	bhi.n	8002c34 <HAL_GPIO_Init+0xcc>
 8002bde:	2b12      	cmp	r3, #18
 8002be0:	d859      	bhi.n	8002c96 <HAL_GPIO_Init+0x12e>
 8002be2:	a201      	add	r2, pc, #4	@ (adr r2, 8002be8 <HAL_GPIO_Init+0x80>)
 8002be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be8:	08002c63 	.word	0x08002c63
 8002bec:	08002c3d 	.word	0x08002c3d
 8002bf0:	08002c4f 	.word	0x08002c4f
 8002bf4:	08002c91 	.word	0x08002c91
 8002bf8:	08002c97 	.word	0x08002c97
 8002bfc:	08002c97 	.word	0x08002c97
 8002c00:	08002c97 	.word	0x08002c97
 8002c04:	08002c97 	.word	0x08002c97
 8002c08:	08002c97 	.word	0x08002c97
 8002c0c:	08002c97 	.word	0x08002c97
 8002c10:	08002c97 	.word	0x08002c97
 8002c14:	08002c97 	.word	0x08002c97
 8002c18:	08002c97 	.word	0x08002c97
 8002c1c:	08002c97 	.word	0x08002c97
 8002c20:	08002c97 	.word	0x08002c97
 8002c24:	08002c97 	.word	0x08002c97
 8002c28:	08002c97 	.word	0x08002c97
 8002c2c:	08002c45 	.word	0x08002c45
 8002c30:	08002c59 	.word	0x08002c59
 8002c34:	4a79      	ldr	r2, [pc, #484]	@ (8002e1c <HAL_GPIO_Init+0x2b4>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d013      	beq.n	8002c62 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c3a:	e02c      	b.n	8002c96 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	623b      	str	r3, [r7, #32]
          break;
 8002c42:	e029      	b.n	8002c98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	3304      	adds	r3, #4
 8002c4a:	623b      	str	r3, [r7, #32]
          break;
 8002c4c:	e024      	b.n	8002c98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	3308      	adds	r3, #8
 8002c54:	623b      	str	r3, [r7, #32]
          break;
 8002c56:	e01f      	b.n	8002c98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	330c      	adds	r3, #12
 8002c5e:	623b      	str	r3, [r7, #32]
          break;
 8002c60:	e01a      	b.n	8002c98 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d102      	bne.n	8002c70 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c6a:	2304      	movs	r3, #4
 8002c6c:	623b      	str	r3, [r7, #32]
          break;
 8002c6e:	e013      	b.n	8002c98 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d105      	bne.n	8002c84 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c78:	2308      	movs	r3, #8
 8002c7a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	69fa      	ldr	r2, [r7, #28]
 8002c80:	611a      	str	r2, [r3, #16]
          break;
 8002c82:	e009      	b.n	8002c98 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c84:	2308      	movs	r3, #8
 8002c86:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	69fa      	ldr	r2, [r7, #28]
 8002c8c:	615a      	str	r2, [r3, #20]
          break;
 8002c8e:	e003      	b.n	8002c98 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c90:	2300      	movs	r3, #0
 8002c92:	623b      	str	r3, [r7, #32]
          break;
 8002c94:	e000      	b.n	8002c98 <HAL_GPIO_Init+0x130>
          break;
 8002c96:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	2bff      	cmp	r3, #255	@ 0xff
 8002c9c:	d801      	bhi.n	8002ca2 <HAL_GPIO_Init+0x13a>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	e001      	b.n	8002ca6 <HAL_GPIO_Init+0x13e>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	3304      	adds	r3, #4
 8002ca6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	2bff      	cmp	r3, #255	@ 0xff
 8002cac:	d802      	bhi.n	8002cb4 <HAL_GPIO_Init+0x14c>
 8002cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	e002      	b.n	8002cba <HAL_GPIO_Init+0x152>
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb6:	3b08      	subs	r3, #8
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	210f      	movs	r1, #15
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	401a      	ands	r2, r3
 8002ccc:	6a39      	ldr	r1, [r7, #32]
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd4:	431a      	orrs	r2, r3
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	f000 80b1 	beq.w	8002e4a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ce8:	4b4d      	ldr	r3, [pc, #308]	@ (8002e20 <HAL_GPIO_Init+0x2b8>)
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	4a4c      	ldr	r2, [pc, #304]	@ (8002e20 <HAL_GPIO_Init+0x2b8>)
 8002cee:	f043 0301 	orr.w	r3, r3, #1
 8002cf2:	6193      	str	r3, [r2, #24]
 8002cf4:	4b4a      	ldr	r3, [pc, #296]	@ (8002e20 <HAL_GPIO_Init+0x2b8>)
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	f003 0301 	and.w	r3, r3, #1
 8002cfc:	60bb      	str	r3, [r7, #8]
 8002cfe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d00:	4a48      	ldr	r2, [pc, #288]	@ (8002e24 <HAL_GPIO_Init+0x2bc>)
 8002d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d04:	089b      	lsrs	r3, r3, #2
 8002d06:	3302      	adds	r3, #2
 8002d08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d0c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d10:	f003 0303 	and.w	r3, r3, #3
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	220f      	movs	r2, #15
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	43db      	mvns	r3, r3
 8002d1e:	68fa      	ldr	r2, [r7, #12]
 8002d20:	4013      	ands	r3, r2
 8002d22:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a40      	ldr	r2, [pc, #256]	@ (8002e28 <HAL_GPIO_Init+0x2c0>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d013      	beq.n	8002d54 <HAL_GPIO_Init+0x1ec>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a3f      	ldr	r2, [pc, #252]	@ (8002e2c <HAL_GPIO_Init+0x2c4>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d00d      	beq.n	8002d50 <HAL_GPIO_Init+0x1e8>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4a3e      	ldr	r2, [pc, #248]	@ (8002e30 <HAL_GPIO_Init+0x2c8>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d007      	beq.n	8002d4c <HAL_GPIO_Init+0x1e4>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a3d      	ldr	r2, [pc, #244]	@ (8002e34 <HAL_GPIO_Init+0x2cc>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d101      	bne.n	8002d48 <HAL_GPIO_Init+0x1e0>
 8002d44:	2303      	movs	r3, #3
 8002d46:	e006      	b.n	8002d56 <HAL_GPIO_Init+0x1ee>
 8002d48:	2304      	movs	r3, #4
 8002d4a:	e004      	b.n	8002d56 <HAL_GPIO_Init+0x1ee>
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	e002      	b.n	8002d56 <HAL_GPIO_Init+0x1ee>
 8002d50:	2301      	movs	r3, #1
 8002d52:	e000      	b.n	8002d56 <HAL_GPIO_Init+0x1ee>
 8002d54:	2300      	movs	r3, #0
 8002d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d58:	f002 0203 	and.w	r2, r2, #3
 8002d5c:	0092      	lsls	r2, r2, #2
 8002d5e:	4093      	lsls	r3, r2
 8002d60:	68fa      	ldr	r2, [r7, #12]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d66:	492f      	ldr	r1, [pc, #188]	@ (8002e24 <HAL_GPIO_Init+0x2bc>)
 8002d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d6a:	089b      	lsrs	r3, r3, #2
 8002d6c:	3302      	adds	r3, #2
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d006      	beq.n	8002d8e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d80:	4b2d      	ldr	r3, [pc, #180]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	492c      	ldr	r1, [pc, #176]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	608b      	str	r3, [r1, #8]
 8002d8c:	e006      	b.n	8002d9c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	43db      	mvns	r3, r3
 8002d96:	4928      	ldr	r1, [pc, #160]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002d98:	4013      	ands	r3, r2
 8002d9a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d006      	beq.n	8002db6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002da8:	4b23      	ldr	r3, [pc, #140]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002daa:	68da      	ldr	r2, [r3, #12]
 8002dac:	4922      	ldr	r1, [pc, #136]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	60cb      	str	r3, [r1, #12]
 8002db4:	e006      	b.n	8002dc4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002db6:	4b20      	ldr	r3, [pc, #128]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002db8:	68da      	ldr	r2, [r3, #12]
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	491e      	ldr	r1, [pc, #120]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d006      	beq.n	8002dde <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002dd0:	4b19      	ldr	r3, [pc, #100]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	4918      	ldr	r1, [pc, #96]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	604b      	str	r3, [r1, #4]
 8002ddc:	e006      	b.n	8002dec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002dde:	4b16      	ldr	r3, [pc, #88]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	43db      	mvns	r3, r3
 8002de6:	4914      	ldr	r1, [pc, #80]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002de8:	4013      	ands	r3, r2
 8002dea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d021      	beq.n	8002e3c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002df8:	4b0f      	ldr	r3, [pc, #60]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	490e      	ldr	r1, [pc, #56]	@ (8002e38 <HAL_GPIO_Init+0x2d0>)
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	600b      	str	r3, [r1, #0]
 8002e04:	e021      	b.n	8002e4a <HAL_GPIO_Init+0x2e2>
 8002e06:	bf00      	nop
 8002e08:	10320000 	.word	0x10320000
 8002e0c:	10310000 	.word	0x10310000
 8002e10:	10220000 	.word	0x10220000
 8002e14:	10210000 	.word	0x10210000
 8002e18:	10120000 	.word	0x10120000
 8002e1c:	10110000 	.word	0x10110000
 8002e20:	40021000 	.word	0x40021000
 8002e24:	40010000 	.word	0x40010000
 8002e28:	40010800 	.word	0x40010800
 8002e2c:	40010c00 	.word	0x40010c00
 8002e30:	40011000 	.word	0x40011000
 8002e34:	40011400 	.word	0x40011400
 8002e38:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e6c <HAL_GPIO_Init+0x304>)
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	43db      	mvns	r3, r3
 8002e44:	4909      	ldr	r1, [pc, #36]	@ (8002e6c <HAL_GPIO_Init+0x304>)
 8002e46:	4013      	ands	r3, r2
 8002e48:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e56:	fa22 f303 	lsr.w	r3, r2, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	f47f ae8e 	bne.w	8002b7c <HAL_GPIO_Init+0x14>
  }
}
 8002e60:	bf00      	nop
 8002e62:	bf00      	nop
 8002e64:	372c      	adds	r7, #44	@ 0x2c
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bc80      	pop	{r7}
 8002e6a:	4770      	bx	lr
 8002e6c:	40010400 	.word	0x40010400

08002e70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b085      	sub	sp, #20
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	460b      	mov	r3, r1
 8002e7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689a      	ldr	r2, [r3, #8]
 8002e80:	887b      	ldrh	r3, [r7, #2]
 8002e82:	4013      	ands	r3, r2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d002      	beq.n	8002e8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	73fb      	strb	r3, [r7, #15]
 8002e8c:	e001      	b.n	8002e92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3714      	adds	r7, #20
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bc80      	pop	{r7}
 8002e9c:	4770      	bx	lr

08002e9e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	b083      	sub	sp, #12
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	807b      	strh	r3, [r7, #2]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002eae:	787b      	ldrb	r3, [r7, #1]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eb4:	887a      	ldrh	r2, [r7, #2]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002eba:	e003      	b.n	8002ec4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ebc:	887b      	ldrh	r3, [r7, #2]
 8002ebe:	041a      	lsls	r2, r3, #16
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	611a      	str	r2, [r3, #16]
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bc80      	pop	{r7}
 8002ecc:	4770      	bx	lr
	...

08002ed0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e12b      	b.n	800313a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d106      	bne.n	8002efc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f7fe fec4 	bl	8001c84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2224      	movs	r2, #36	@ 0x24
 8002f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 0201 	bic.w	r2, r2, #1
 8002f12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f34:	f001 f832 	bl	8003f9c <HAL_RCC_GetPCLK1Freq>
 8002f38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	4a81      	ldr	r2, [pc, #516]	@ (8003144 <HAL_I2C_Init+0x274>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d807      	bhi.n	8002f54 <HAL_I2C_Init+0x84>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	4a80      	ldr	r2, [pc, #512]	@ (8003148 <HAL_I2C_Init+0x278>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	bf94      	ite	ls
 8002f4c:	2301      	movls	r3, #1
 8002f4e:	2300      	movhi	r3, #0
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	e006      	b.n	8002f62 <HAL_I2C_Init+0x92>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	4a7d      	ldr	r2, [pc, #500]	@ (800314c <HAL_I2C_Init+0x27c>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	bf94      	ite	ls
 8002f5c:	2301      	movls	r3, #1
 8002f5e:	2300      	movhi	r3, #0
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d001      	beq.n	8002f6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e0e7      	b.n	800313a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	4a78      	ldr	r2, [pc, #480]	@ (8003150 <HAL_I2C_Init+0x280>)
 8002f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f72:	0c9b      	lsrs	r3, r3, #18
 8002f74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68ba      	ldr	r2, [r7, #8]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6a1b      	ldr	r3, [r3, #32]
 8002f90:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	4a6a      	ldr	r2, [pc, #424]	@ (8003144 <HAL_I2C_Init+0x274>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d802      	bhi.n	8002fa4 <HAL_I2C_Init+0xd4>
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	e009      	b.n	8002fb8 <HAL_I2C_Init+0xe8>
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002faa:	fb02 f303 	mul.w	r3, r2, r3
 8002fae:	4a69      	ldr	r2, [pc, #420]	@ (8003154 <HAL_I2C_Init+0x284>)
 8002fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb4:	099b      	lsrs	r3, r3, #6
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	6812      	ldr	r2, [r2, #0]
 8002fbc:	430b      	orrs	r3, r1
 8002fbe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	69db      	ldr	r3, [r3, #28]
 8002fc6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002fca:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	495c      	ldr	r1, [pc, #368]	@ (8003144 <HAL_I2C_Init+0x274>)
 8002fd4:	428b      	cmp	r3, r1
 8002fd6:	d819      	bhi.n	800300c <HAL_I2C_Init+0x13c>
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	1e59      	subs	r1, r3, #1
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fe6:	1c59      	adds	r1, r3, #1
 8002fe8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002fec:	400b      	ands	r3, r1
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d00a      	beq.n	8003008 <HAL_I2C_Init+0x138>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	1e59      	subs	r1, r3, #1
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003000:	3301      	adds	r3, #1
 8003002:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003006:	e051      	b.n	80030ac <HAL_I2C_Init+0x1dc>
 8003008:	2304      	movs	r3, #4
 800300a:	e04f      	b.n	80030ac <HAL_I2C_Init+0x1dc>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d111      	bne.n	8003038 <HAL_I2C_Init+0x168>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	1e58      	subs	r0, r3, #1
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6859      	ldr	r1, [r3, #4]
 800301c:	460b      	mov	r3, r1
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	440b      	add	r3, r1
 8003022:	fbb0 f3f3 	udiv	r3, r0, r3
 8003026:	3301      	adds	r3, #1
 8003028:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800302c:	2b00      	cmp	r3, #0
 800302e:	bf0c      	ite	eq
 8003030:	2301      	moveq	r3, #1
 8003032:	2300      	movne	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	e012      	b.n	800305e <HAL_I2C_Init+0x18e>
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	1e58      	subs	r0, r3, #1
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6859      	ldr	r1, [r3, #4]
 8003040:	460b      	mov	r3, r1
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	0099      	lsls	r1, r3, #2
 8003048:	440b      	add	r3, r1
 800304a:	fbb0 f3f3 	udiv	r3, r0, r3
 800304e:	3301      	adds	r3, #1
 8003050:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003054:	2b00      	cmp	r3, #0
 8003056:	bf0c      	ite	eq
 8003058:	2301      	moveq	r3, #1
 800305a:	2300      	movne	r3, #0
 800305c:	b2db      	uxtb	r3, r3
 800305e:	2b00      	cmp	r3, #0
 8003060:	d001      	beq.n	8003066 <HAL_I2C_Init+0x196>
 8003062:	2301      	movs	r3, #1
 8003064:	e022      	b.n	80030ac <HAL_I2C_Init+0x1dc>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10e      	bne.n	800308c <HAL_I2C_Init+0x1bc>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	1e58      	subs	r0, r3, #1
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6859      	ldr	r1, [r3, #4]
 8003076:	460b      	mov	r3, r1
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	440b      	add	r3, r1
 800307c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003080:	3301      	adds	r3, #1
 8003082:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003086:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800308a:	e00f      	b.n	80030ac <HAL_I2C_Init+0x1dc>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	1e58      	subs	r0, r3, #1
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6859      	ldr	r1, [r3, #4]
 8003094:	460b      	mov	r3, r1
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	440b      	add	r3, r1
 800309a:	0099      	lsls	r1, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	fbb0 f3f3 	udiv	r3, r0, r3
 80030a2:	3301      	adds	r3, #1
 80030a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030ac:	6879      	ldr	r1, [r7, #4]
 80030ae:	6809      	ldr	r1, [r1, #0]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	69da      	ldr	r2, [r3, #28]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a1b      	ldr	r3, [r3, #32]
 80030c6:	431a      	orrs	r2, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	430a      	orrs	r2, r1
 80030ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030da:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	6911      	ldr	r1, [r2, #16]
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	68d2      	ldr	r2, [r2, #12]
 80030e6:	4311      	orrs	r1, r2
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	6812      	ldr	r2, [r2, #0]
 80030ec:	430b      	orrs	r3, r1
 80030ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	695a      	ldr	r2, [r3, #20]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	699b      	ldr	r3, [r3, #24]
 8003102:	431a      	orrs	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	430a      	orrs	r2, r1
 800310a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0201 	orr.w	r2, r2, #1
 800311a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2220      	movs	r2, #32
 8003126:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3710      	adds	r7, #16
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	000186a0 	.word	0x000186a0
 8003148:	001e847f 	.word	0x001e847f
 800314c:	003d08ff 	.word	0x003d08ff
 8003150:	431bde83 	.word	0x431bde83
 8003154:	10624dd3 	.word	0x10624dd3

08003158 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b088      	sub	sp, #32
 800315c:	af02      	add	r7, sp, #8
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	607a      	str	r2, [r7, #4]
 8003162:	461a      	mov	r2, r3
 8003164:	460b      	mov	r3, r1
 8003166:	817b      	strh	r3, [r7, #10]
 8003168:	4613      	mov	r3, r2
 800316a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800316c:	f7fe ff68 	bl	8002040 <HAL_GetTick>
 8003170:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b20      	cmp	r3, #32
 800317c:	f040 80e0 	bne.w	8003340 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	2319      	movs	r3, #25
 8003186:	2201      	movs	r2, #1
 8003188:	4970      	ldr	r1, [pc, #448]	@ (800334c <HAL_I2C_Master_Transmit+0x1f4>)
 800318a:	68f8      	ldr	r0, [r7, #12]
 800318c:	f000 f964 	bl	8003458 <I2C_WaitOnFlagUntilTimeout>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003196:	2302      	movs	r3, #2
 8003198:	e0d3      	b.n	8003342 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d101      	bne.n	80031a8 <HAL_I2C_Master_Transmit+0x50>
 80031a4:	2302      	movs	r3, #2
 80031a6:	e0cc      	b.n	8003342 <HAL_I2C_Master_Transmit+0x1ea>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d007      	beq.n	80031ce <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f042 0201 	orr.w	r2, r2, #1
 80031cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031dc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2221      	movs	r2, #33	@ 0x21
 80031e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2210      	movs	r2, #16
 80031ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2200      	movs	r2, #0
 80031f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	893a      	ldrh	r2, [r7, #8]
 80031fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003204:	b29a      	uxth	r2, r3
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	4a50      	ldr	r2, [pc, #320]	@ (8003350 <HAL_I2C_Master_Transmit+0x1f8>)
 800320e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003210:	8979      	ldrh	r1, [r7, #10]
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	6a3a      	ldr	r2, [r7, #32]
 8003216:	68f8      	ldr	r0, [r7, #12]
 8003218:	f000 f89c 	bl	8003354 <I2C_MasterRequestWrite>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e08d      	b.n	8003342 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003226:	2300      	movs	r3, #0
 8003228:	613b      	str	r3, [r7, #16]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	613b      	str	r3, [r7, #16]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	613b      	str	r3, [r7, #16]
 800323a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800323c:	e066      	b.n	800330c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800323e:	697a      	ldr	r2, [r7, #20]
 8003240:	6a39      	ldr	r1, [r7, #32]
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f000 fa22 	bl	800368c <I2C_WaitOnTXEFlagUntilTimeout>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00d      	beq.n	800326a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003252:	2b04      	cmp	r3, #4
 8003254:	d107      	bne.n	8003266 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003264:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e06b      	b.n	8003342 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326e:	781a      	ldrb	r2, [r3, #0]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327a:	1c5a      	adds	r2, r3, #1
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003284:	b29b      	uxth	r3, r3
 8003286:	3b01      	subs	r3, #1
 8003288:	b29a      	uxth	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003292:	3b01      	subs	r3, #1
 8003294:	b29a      	uxth	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	f003 0304 	and.w	r3, r3, #4
 80032a4:	2b04      	cmp	r3, #4
 80032a6:	d11b      	bne.n	80032e0 <HAL_I2C_Master_Transmit+0x188>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d017      	beq.n	80032e0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b4:	781a      	ldrb	r2, [r3, #0]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c0:	1c5a      	adds	r2, r3, #1
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d8:	3b01      	subs	r3, #1
 80032da:	b29a      	uxth	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032e0:	697a      	ldr	r2, [r7, #20]
 80032e2:	6a39      	ldr	r1, [r7, #32]
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f000 fa19 	bl	800371c <I2C_WaitOnBTFFlagUntilTimeout>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d00d      	beq.n	800330c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f4:	2b04      	cmp	r3, #4
 80032f6:	d107      	bne.n	8003308 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003306:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e01a      	b.n	8003342 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003310:	2b00      	cmp	r3, #0
 8003312:	d194      	bne.n	800323e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003322:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2220      	movs	r2, #32
 8003328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800333c:	2300      	movs	r3, #0
 800333e:	e000      	b.n	8003342 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003340:	2302      	movs	r3, #2
  }
}
 8003342:	4618      	mov	r0, r3
 8003344:	3718      	adds	r7, #24
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	00100002 	.word	0x00100002
 8003350:	ffff0000 	.word	0xffff0000

08003354 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b088      	sub	sp, #32
 8003358:	af02      	add	r7, sp, #8
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	607a      	str	r2, [r7, #4]
 800335e:	603b      	str	r3, [r7, #0]
 8003360:	460b      	mov	r3, r1
 8003362:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003368:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	2b08      	cmp	r3, #8
 800336e:	d006      	beq.n	800337e <I2C_MasterRequestWrite+0x2a>
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d003      	beq.n	800337e <I2C_MasterRequestWrite+0x2a>
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800337c:	d108      	bne.n	8003390 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800338c:	601a      	str	r2, [r3, #0]
 800338e:	e00b      	b.n	80033a8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003394:	2b12      	cmp	r3, #18
 8003396:	d107      	bne.n	80033a8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033a6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80033b4:	68f8      	ldr	r0, [r7, #12]
 80033b6:	f000 f84f 	bl	8003458 <I2C_WaitOnFlagUntilTimeout>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00d      	beq.n	80033dc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033ce:	d103      	bne.n	80033d8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033d6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80033d8:	2303      	movs	r3, #3
 80033da:	e035      	b.n	8003448 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	691b      	ldr	r3, [r3, #16]
 80033e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033e4:	d108      	bne.n	80033f8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033e6:	897b      	ldrh	r3, [r7, #10]
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	461a      	mov	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033f4:	611a      	str	r2, [r3, #16]
 80033f6:	e01b      	b.n	8003430 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80033f8:	897b      	ldrh	r3, [r7, #10]
 80033fa:	11db      	asrs	r3, r3, #7
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	f003 0306 	and.w	r3, r3, #6
 8003402:	b2db      	uxtb	r3, r3
 8003404:	f063 030f 	orn	r3, r3, #15
 8003408:	b2da      	uxtb	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	490e      	ldr	r1, [pc, #56]	@ (8003450 <I2C_MasterRequestWrite+0xfc>)
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 f898 	bl	800354c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e010      	b.n	8003448 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003426:	897b      	ldrh	r3, [r7, #10]
 8003428:	b2da      	uxtb	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	4907      	ldr	r1, [pc, #28]	@ (8003454 <I2C_MasterRequestWrite+0x100>)
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f000 f888 	bl	800354c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e000      	b.n	8003448 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	3718      	adds	r7, #24
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	00010008 	.word	0x00010008
 8003454:	00010002 	.word	0x00010002

08003458 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	603b      	str	r3, [r7, #0]
 8003464:	4613      	mov	r3, r2
 8003466:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003468:	e048      	b.n	80034fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003470:	d044      	beq.n	80034fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003472:	f7fe fde5 	bl	8002040 <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	429a      	cmp	r2, r3
 8003480:	d302      	bcc.n	8003488 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d139      	bne.n	80034fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	0c1b      	lsrs	r3, r3, #16
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b01      	cmp	r3, #1
 8003490:	d10d      	bne.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	43da      	mvns	r2, r3
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	4013      	ands	r3, r2
 800349e:	b29b      	uxth	r3, r3
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	bf0c      	ite	eq
 80034a4:	2301      	moveq	r3, #1
 80034a6:	2300      	movne	r3, #0
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	461a      	mov	r2, r3
 80034ac:	e00c      	b.n	80034c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	43da      	mvns	r2, r3
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	4013      	ands	r3, r2
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	2b00      	cmp	r3, #0
 80034be:	bf0c      	ite	eq
 80034c0:	2301      	moveq	r3, #1
 80034c2:	2300      	movne	r3, #0
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	461a      	mov	r2, r3
 80034c8:	79fb      	ldrb	r3, [r7, #7]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d116      	bne.n	80034fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e8:	f043 0220 	orr.w	r2, r3, #32
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e023      	b.n	8003544 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	0c1b      	lsrs	r3, r3, #16
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b01      	cmp	r3, #1
 8003504:	d10d      	bne.n	8003522 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	695b      	ldr	r3, [r3, #20]
 800350c:	43da      	mvns	r2, r3
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	4013      	ands	r3, r2
 8003512:	b29b      	uxth	r3, r3
 8003514:	2b00      	cmp	r3, #0
 8003516:	bf0c      	ite	eq
 8003518:	2301      	moveq	r3, #1
 800351a:	2300      	movne	r3, #0
 800351c:	b2db      	uxtb	r3, r3
 800351e:	461a      	mov	r2, r3
 8003520:	e00c      	b.n	800353c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	43da      	mvns	r2, r3
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	4013      	ands	r3, r2
 800352e:	b29b      	uxth	r3, r3
 8003530:	2b00      	cmp	r3, #0
 8003532:	bf0c      	ite	eq
 8003534:	2301      	moveq	r3, #1
 8003536:	2300      	movne	r3, #0
 8003538:	b2db      	uxtb	r3, r3
 800353a:	461a      	mov	r2, r3
 800353c:	79fb      	ldrb	r3, [r7, #7]
 800353e:	429a      	cmp	r2, r3
 8003540:	d093      	beq.n	800346a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003542:	2300      	movs	r3, #0
}
 8003544:	4618      	mov	r0, r3
 8003546:	3710      	adds	r7, #16
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	607a      	str	r2, [r7, #4]
 8003558:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800355a:	e071      	b.n	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003566:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800356a:	d123      	bne.n	80035b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800357a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003584:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2220      	movs	r2, #32
 8003590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a0:	f043 0204 	orr.w	r2, r3, #4
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e067      	b.n	8003684 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ba:	d041      	beq.n	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035bc:	f7fe fd40 	bl	8002040 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d302      	bcc.n	80035d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d136      	bne.n	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	0c1b      	lsrs	r3, r3, #16
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d10c      	bne.n	80035f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	43da      	mvns	r2, r3
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	4013      	ands	r3, r2
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	bf14      	ite	ne
 80035ee:	2301      	movne	r3, #1
 80035f0:	2300      	moveq	r3, #0
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	e00b      	b.n	800360e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	699b      	ldr	r3, [r3, #24]
 80035fc:	43da      	mvns	r2, r3
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	4013      	ands	r3, r2
 8003602:	b29b      	uxth	r3, r3
 8003604:	2b00      	cmp	r3, #0
 8003606:	bf14      	ite	ne
 8003608:	2301      	movne	r3, #1
 800360a:	2300      	moveq	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d016      	beq.n	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2220      	movs	r2, #32
 800361c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362c:	f043 0220 	orr.w	r2, r3, #32
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e021      	b.n	8003684 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	0c1b      	lsrs	r3, r3, #16
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b01      	cmp	r3, #1
 8003648:	d10c      	bne.n	8003664 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	695b      	ldr	r3, [r3, #20]
 8003650:	43da      	mvns	r2, r3
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	4013      	ands	r3, r2
 8003656:	b29b      	uxth	r3, r3
 8003658:	2b00      	cmp	r3, #0
 800365a:	bf14      	ite	ne
 800365c:	2301      	movne	r3, #1
 800365e:	2300      	moveq	r3, #0
 8003660:	b2db      	uxtb	r3, r3
 8003662:	e00b      	b.n	800367c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	43da      	mvns	r2, r3
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	4013      	ands	r3, r2
 8003670:	b29b      	uxth	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	bf14      	ite	ne
 8003676:	2301      	movne	r3, #1
 8003678:	2300      	moveq	r3, #0
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	f47f af6d 	bne.w	800355c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003682:	2300      	movs	r3, #0
}
 8003684:	4618      	mov	r0, r3
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003698:	e034      	b.n	8003704 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f000 f886 	bl	80037ac <I2C_IsAcknowledgeFailed>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e034      	b.n	8003714 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b0:	d028      	beq.n	8003704 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036b2:	f7fe fcc5 	bl	8002040 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d302      	bcc.n	80036c8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d11d      	bne.n	8003704 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	695b      	ldr	r3, [r3, #20]
 80036ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036d2:	2b80      	cmp	r3, #128	@ 0x80
 80036d4:	d016      	beq.n	8003704 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2200      	movs	r2, #0
 80036da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2220      	movs	r2, #32
 80036e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f0:	f043 0220 	orr.w	r2, r3, #32
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e007      	b.n	8003714 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800370e:	2b80      	cmp	r3, #128	@ 0x80
 8003710:	d1c3      	bne.n	800369a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003712:	2300      	movs	r3, #0
}
 8003714:	4618      	mov	r0, r3
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	60b9      	str	r1, [r7, #8]
 8003726:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003728:	e034      	b.n	8003794 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 f83e 	bl	80037ac <I2C_IsAcknowledgeFailed>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e034      	b.n	80037a4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003740:	d028      	beq.n	8003794 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003742:	f7fe fc7d 	bl	8002040 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	68ba      	ldr	r2, [r7, #8]
 800374e:	429a      	cmp	r2, r3
 8003750:	d302      	bcc.n	8003758 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d11d      	bne.n	8003794 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	f003 0304 	and.w	r3, r3, #4
 8003762:	2b04      	cmp	r3, #4
 8003764:	d016      	beq.n	8003794 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2220      	movs	r2, #32
 8003770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003780:	f043 0220 	orr.w	r2, r3, #32
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e007      	b.n	80037a4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	f003 0304 	and.w	r3, r3, #4
 800379e:	2b04      	cmp	r3, #4
 80037a0:	d1c3      	bne.n	800372a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3710      	adds	r7, #16
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037c2:	d11b      	bne.n	80037fc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037cc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2220      	movs	r2, #32
 80037d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e8:	f043 0204 	orr.w	r2, r3, #4
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e000      	b.n	80037fe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	370c      	adds	r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	bc80      	pop	{r7}
 8003806:	4770      	bx	lr

08003808 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e272      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 8087 	beq.w	8003936 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003828:	4b92      	ldr	r3, [pc, #584]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 030c 	and.w	r3, r3, #12
 8003830:	2b04      	cmp	r3, #4
 8003832:	d00c      	beq.n	800384e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003834:	4b8f      	ldr	r3, [pc, #572]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f003 030c 	and.w	r3, r3, #12
 800383c:	2b08      	cmp	r3, #8
 800383e:	d112      	bne.n	8003866 <HAL_RCC_OscConfig+0x5e>
 8003840:	4b8c      	ldr	r3, [pc, #560]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800384c:	d10b      	bne.n	8003866 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800384e:	4b89      	ldr	r3, [pc, #548]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d06c      	beq.n	8003934 <HAL_RCC_OscConfig+0x12c>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d168      	bne.n	8003934 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e24c      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800386e:	d106      	bne.n	800387e <HAL_RCC_OscConfig+0x76>
 8003870:	4b80      	ldr	r3, [pc, #512]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a7f      	ldr	r2, [pc, #508]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003876:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800387a:	6013      	str	r3, [r2, #0]
 800387c:	e02e      	b.n	80038dc <HAL_RCC_OscConfig+0xd4>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d10c      	bne.n	80038a0 <HAL_RCC_OscConfig+0x98>
 8003886:	4b7b      	ldr	r3, [pc, #492]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a7a      	ldr	r2, [pc, #488]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 800388c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003890:	6013      	str	r3, [r2, #0]
 8003892:	4b78      	ldr	r3, [pc, #480]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a77      	ldr	r2, [pc, #476]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003898:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	e01d      	b.n	80038dc <HAL_RCC_OscConfig+0xd4>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038a8:	d10c      	bne.n	80038c4 <HAL_RCC_OscConfig+0xbc>
 80038aa:	4b72      	ldr	r3, [pc, #456]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a71      	ldr	r2, [pc, #452]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 80038b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038b4:	6013      	str	r3, [r2, #0]
 80038b6:	4b6f      	ldr	r3, [pc, #444]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a6e      	ldr	r2, [pc, #440]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 80038bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038c0:	6013      	str	r3, [r2, #0]
 80038c2:	e00b      	b.n	80038dc <HAL_RCC_OscConfig+0xd4>
 80038c4:	4b6b      	ldr	r3, [pc, #428]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a6a      	ldr	r2, [pc, #424]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 80038ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ce:	6013      	str	r3, [r2, #0]
 80038d0:	4b68      	ldr	r3, [pc, #416]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a67      	ldr	r2, [pc, #412]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 80038d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038da:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d013      	beq.n	800390c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e4:	f7fe fbac 	bl	8002040 <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038ec:	f7fe fba8 	bl	8002040 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b64      	cmp	r3, #100	@ 0x64
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e200      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0f0      	beq.n	80038ec <HAL_RCC_OscConfig+0xe4>
 800390a:	e014      	b.n	8003936 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800390c:	f7fe fb98 	bl	8002040 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003914:	f7fe fb94 	bl	8002040 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b64      	cmp	r3, #100	@ 0x64
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e1ec      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003926:	4b53      	ldr	r3, [pc, #332]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1f0      	bne.n	8003914 <HAL_RCC_OscConfig+0x10c>
 8003932:	e000      	b.n	8003936 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003934:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d063      	beq.n	8003a0a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003942:	4b4c      	ldr	r3, [pc, #304]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f003 030c 	and.w	r3, r3, #12
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00b      	beq.n	8003966 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800394e:	4b49      	ldr	r3, [pc, #292]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f003 030c 	and.w	r3, r3, #12
 8003956:	2b08      	cmp	r3, #8
 8003958:	d11c      	bne.n	8003994 <HAL_RCC_OscConfig+0x18c>
 800395a:	4b46      	ldr	r3, [pc, #280]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d116      	bne.n	8003994 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003966:	4b43      	ldr	r3, [pc, #268]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d005      	beq.n	800397e <HAL_RCC_OscConfig+0x176>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d001      	beq.n	800397e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e1c0      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800397e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	00db      	lsls	r3, r3, #3
 800398c:	4939      	ldr	r1, [pc, #228]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 800398e:	4313      	orrs	r3, r2
 8003990:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003992:	e03a      	b.n	8003a0a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d020      	beq.n	80039de <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800399c:	4b36      	ldr	r3, [pc, #216]	@ (8003a78 <HAL_RCC_OscConfig+0x270>)
 800399e:	2201      	movs	r2, #1
 80039a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a2:	f7fe fb4d 	bl	8002040 <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039aa:	f7fe fb49 	bl	8002040 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e1a1      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039bc:	4b2d      	ldr	r3, [pc, #180]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0f0      	beq.n	80039aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c8:	4b2a      	ldr	r3, [pc, #168]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	00db      	lsls	r3, r3, #3
 80039d6:	4927      	ldr	r1, [pc, #156]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	600b      	str	r3, [r1, #0]
 80039dc:	e015      	b.n	8003a0a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039de:	4b26      	ldr	r3, [pc, #152]	@ (8003a78 <HAL_RCC_OscConfig+0x270>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e4:	f7fe fb2c 	bl	8002040 <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039ec:	f7fe fb28 	bl	8002040 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e180      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0308 	and.w	r3, r3, #8
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d03a      	beq.n	8003a8c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d019      	beq.n	8003a52 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a1e:	4b17      	ldr	r3, [pc, #92]	@ (8003a7c <HAL_RCC_OscConfig+0x274>)
 8003a20:	2201      	movs	r2, #1
 8003a22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a24:	f7fe fb0c 	bl	8002040 <HAL_GetTick>
 8003a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a2a:	e008      	b.n	8003a3e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a2c:	f7fe fb08 	bl	8002040 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e160      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a74 <HAL_RCC_OscConfig+0x26c>)
 8003a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d0f0      	beq.n	8003a2c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a4a:	2001      	movs	r0, #1
 8003a4c:	f000 face 	bl	8003fec <RCC_Delay>
 8003a50:	e01c      	b.n	8003a8c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a52:	4b0a      	ldr	r3, [pc, #40]	@ (8003a7c <HAL_RCC_OscConfig+0x274>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a58:	f7fe faf2 	bl	8002040 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a5e:	e00f      	b.n	8003a80 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a60:	f7fe faee 	bl	8002040 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d908      	bls.n	8003a80 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e146      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
 8003a72:	bf00      	nop
 8003a74:	40021000 	.word	0x40021000
 8003a78:	42420000 	.word	0x42420000
 8003a7c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a80:	4b92      	ldr	r3, [pc, #584]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d1e9      	bne.n	8003a60 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0304 	and.w	r3, r3, #4
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	f000 80a6 	beq.w	8003be6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a9e:	4b8b      	ldr	r3, [pc, #556]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d10d      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aaa:	4b88      	ldr	r3, [pc, #544]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003aac:	69db      	ldr	r3, [r3, #28]
 8003aae:	4a87      	ldr	r2, [pc, #540]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ab4:	61d3      	str	r3, [r2, #28]
 8003ab6:	4b85      	ldr	r3, [pc, #532]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003ab8:	69db      	ldr	r3, [r3, #28]
 8003aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003abe:	60bb      	str	r3, [r7, #8]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ac6:	4b82      	ldr	r3, [pc, #520]	@ (8003cd0 <HAL_RCC_OscConfig+0x4c8>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d118      	bne.n	8003b04 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ad2:	4b7f      	ldr	r3, [pc, #508]	@ (8003cd0 <HAL_RCC_OscConfig+0x4c8>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a7e      	ldr	r2, [pc, #504]	@ (8003cd0 <HAL_RCC_OscConfig+0x4c8>)
 8003ad8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003adc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ade:	f7fe faaf 	bl	8002040 <HAL_GetTick>
 8003ae2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ae4:	e008      	b.n	8003af8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ae6:	f7fe faab 	bl	8002040 <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	2b64      	cmp	r3, #100	@ 0x64
 8003af2:	d901      	bls.n	8003af8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e103      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af8:	4b75      	ldr	r3, [pc, #468]	@ (8003cd0 <HAL_RCC_OscConfig+0x4c8>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d0f0      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d106      	bne.n	8003b1a <HAL_RCC_OscConfig+0x312>
 8003b0c:	4b6f      	ldr	r3, [pc, #444]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b0e:	6a1b      	ldr	r3, [r3, #32]
 8003b10:	4a6e      	ldr	r2, [pc, #440]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b12:	f043 0301 	orr.w	r3, r3, #1
 8003b16:	6213      	str	r3, [r2, #32]
 8003b18:	e02d      	b.n	8003b76 <HAL_RCC_OscConfig+0x36e>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10c      	bne.n	8003b3c <HAL_RCC_OscConfig+0x334>
 8003b22:	4b6a      	ldr	r3, [pc, #424]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b24:	6a1b      	ldr	r3, [r3, #32]
 8003b26:	4a69      	ldr	r2, [pc, #420]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b28:	f023 0301 	bic.w	r3, r3, #1
 8003b2c:	6213      	str	r3, [r2, #32]
 8003b2e:	4b67      	ldr	r3, [pc, #412]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	4a66      	ldr	r2, [pc, #408]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b34:	f023 0304 	bic.w	r3, r3, #4
 8003b38:	6213      	str	r3, [r2, #32]
 8003b3a:	e01c      	b.n	8003b76 <HAL_RCC_OscConfig+0x36e>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	2b05      	cmp	r3, #5
 8003b42:	d10c      	bne.n	8003b5e <HAL_RCC_OscConfig+0x356>
 8003b44:	4b61      	ldr	r3, [pc, #388]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b46:	6a1b      	ldr	r3, [r3, #32]
 8003b48:	4a60      	ldr	r2, [pc, #384]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b4a:	f043 0304 	orr.w	r3, r3, #4
 8003b4e:	6213      	str	r3, [r2, #32]
 8003b50:	4b5e      	ldr	r3, [pc, #376]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	4a5d      	ldr	r2, [pc, #372]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b56:	f043 0301 	orr.w	r3, r3, #1
 8003b5a:	6213      	str	r3, [r2, #32]
 8003b5c:	e00b      	b.n	8003b76 <HAL_RCC_OscConfig+0x36e>
 8003b5e:	4b5b      	ldr	r3, [pc, #364]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b60:	6a1b      	ldr	r3, [r3, #32]
 8003b62:	4a5a      	ldr	r2, [pc, #360]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b64:	f023 0301 	bic.w	r3, r3, #1
 8003b68:	6213      	str	r3, [r2, #32]
 8003b6a:	4b58      	ldr	r3, [pc, #352]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	4a57      	ldr	r2, [pc, #348]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b70:	f023 0304 	bic.w	r3, r3, #4
 8003b74:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d015      	beq.n	8003baa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b7e:	f7fe fa5f 	bl	8002040 <HAL_GetTick>
 8003b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b84:	e00a      	b.n	8003b9c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b86:	f7fe fa5b 	bl	8002040 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d901      	bls.n	8003b9c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e0b1      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b9c:	4b4b      	ldr	r3, [pc, #300]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003b9e:	6a1b      	ldr	r3, [r3, #32]
 8003ba0:	f003 0302 	and.w	r3, r3, #2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d0ee      	beq.n	8003b86 <HAL_RCC_OscConfig+0x37e>
 8003ba8:	e014      	b.n	8003bd4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003baa:	f7fe fa49 	bl	8002040 <HAL_GetTick>
 8003bae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bb0:	e00a      	b.n	8003bc8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bb2:	f7fe fa45 	bl	8002040 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e09b      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bc8:	4b40      	ldr	r3, [pc, #256]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d1ee      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003bd4:	7dfb      	ldrb	r3, [r7, #23]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d105      	bne.n	8003be6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bda:	4b3c      	ldr	r3, [pc, #240]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	4a3b      	ldr	r2, [pc, #236]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003be0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003be4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f000 8087 	beq.w	8003cfe <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bf0:	4b36      	ldr	r3, [pc, #216]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f003 030c 	and.w	r3, r3, #12
 8003bf8:	2b08      	cmp	r3, #8
 8003bfa:	d061      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	69db      	ldr	r3, [r3, #28]
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d146      	bne.n	8003c92 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c04:	4b33      	ldr	r3, [pc, #204]	@ (8003cd4 <HAL_RCC_OscConfig+0x4cc>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c0a:	f7fe fa19 	bl	8002040 <HAL_GetTick>
 8003c0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c10:	e008      	b.n	8003c24 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c12:	f7fe fa15 	bl	8002040 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d901      	bls.n	8003c24 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e06d      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c24:	4b29      	ldr	r3, [pc, #164]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d1f0      	bne.n	8003c12 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c38:	d108      	bne.n	8003c4c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c3a:	4b24      	ldr	r3, [pc, #144]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	4921      	ldr	r1, [pc, #132]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a19      	ldr	r1, [r3, #32]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5c:	430b      	orrs	r3, r1
 8003c5e:	491b      	ldr	r1, [pc, #108]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c64:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd4 <HAL_RCC_OscConfig+0x4cc>)
 8003c66:	2201      	movs	r2, #1
 8003c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c6a:	f7fe f9e9 	bl	8002040 <HAL_GetTick>
 8003c6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c70:	e008      	b.n	8003c84 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c72:	f7fe f9e5 	bl	8002040 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d901      	bls.n	8003c84 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e03d      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c84:	4b11      	ldr	r3, [pc, #68]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d0f0      	beq.n	8003c72 <HAL_RCC_OscConfig+0x46a>
 8003c90:	e035      	b.n	8003cfe <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c92:	4b10      	ldr	r3, [pc, #64]	@ (8003cd4 <HAL_RCC_OscConfig+0x4cc>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c98:	f7fe f9d2 	bl	8002040 <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c9e:	e008      	b.n	8003cb2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca0:	f7fe f9ce 	bl	8002040 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e026      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cb2:	4b06      	ldr	r3, [pc, #24]	@ (8003ccc <HAL_RCC_OscConfig+0x4c4>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1f0      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x498>
 8003cbe:	e01e      	b.n	8003cfe <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	69db      	ldr	r3, [r3, #28]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d107      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e019      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	40007000 	.word	0x40007000
 8003cd4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003d08 <HAL_RCC_OscConfig+0x500>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6a1b      	ldr	r3, [r3, #32]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d106      	bne.n	8003cfa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d001      	beq.n	8003cfe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e000      	b.n	8003d00 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3718      	adds	r7, #24
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	40021000 	.word	0x40021000

08003d0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d101      	bne.n	8003d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e0d0      	b.n	8003ec2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d20:	4b6a      	ldr	r3, [pc, #424]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c0>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 0307 	and.w	r3, r3, #7
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d910      	bls.n	8003d50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d2e:	4b67      	ldr	r3, [pc, #412]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c0>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f023 0207 	bic.w	r2, r3, #7
 8003d36:	4965      	ldr	r1, [pc, #404]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c0>)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d3e:	4b63      	ldr	r3, [pc, #396]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c0>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0307 	and.w	r3, r3, #7
 8003d46:	683a      	ldr	r2, [r7, #0]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d001      	beq.n	8003d50 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e0b8      	b.n	8003ec2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d020      	beq.n	8003d9e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d005      	beq.n	8003d74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d68:	4b59      	ldr	r3, [pc, #356]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	4a58      	ldr	r2, [pc, #352]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003d72:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0308 	and.w	r3, r3, #8
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d005      	beq.n	8003d8c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d80:	4b53      	ldr	r3, [pc, #332]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	4a52      	ldr	r2, [pc, #328]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d86:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003d8a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d8c:	4b50      	ldr	r3, [pc, #320]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	494d      	ldr	r1, [pc, #308]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d040      	beq.n	8003e2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d107      	bne.n	8003dc2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003db2:	4b47      	ldr	r3, [pc, #284]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d115      	bne.n	8003dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e07f      	b.n	8003ec2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d107      	bne.n	8003dda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dca:	4b41      	ldr	r3, [pc, #260]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d109      	bne.n	8003dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e073      	b.n	8003ec2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dda:	4b3d      	ldr	r3, [pc, #244]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e06b      	b.n	8003ec2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dea:	4b39      	ldr	r3, [pc, #228]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f023 0203 	bic.w	r2, r3, #3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	4936      	ldr	r1, [pc, #216]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003dfc:	f7fe f920 	bl	8002040 <HAL_GetTick>
 8003e00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e02:	e00a      	b.n	8003e1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e04:	f7fe f91c 	bl	8002040 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e053      	b.n	8003ec2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e1a:	4b2d      	ldr	r3, [pc, #180]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f003 020c 	and.w	r2, r3, #12
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d1eb      	bne.n	8003e04 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e2c:	4b27      	ldr	r3, [pc, #156]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c0>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0307 	and.w	r3, r3, #7
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d210      	bcs.n	8003e5c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e3a:	4b24      	ldr	r3, [pc, #144]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c0>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f023 0207 	bic.w	r2, r3, #7
 8003e42:	4922      	ldr	r1, [pc, #136]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c0>)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e4a:	4b20      	ldr	r3, [pc, #128]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c0>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0307 	and.w	r3, r3, #7
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d001      	beq.n	8003e5c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e032      	b.n	8003ec2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0304 	and.w	r3, r3, #4
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d008      	beq.n	8003e7a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e68:	4b19      	ldr	r3, [pc, #100]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	4916      	ldr	r1, [pc, #88]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0308 	and.w	r3, r3, #8
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d009      	beq.n	8003e9a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e86:	4b12      	ldr	r3, [pc, #72]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	00db      	lsls	r3, r3, #3
 8003e94:	490e      	ldr	r1, [pc, #56]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e9a:	f000 f821 	bl	8003ee0 <HAL_RCC_GetSysClockFreq>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	091b      	lsrs	r3, r3, #4
 8003ea6:	f003 030f 	and.w	r3, r3, #15
 8003eaa:	490a      	ldr	r1, [pc, #40]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8003eac:	5ccb      	ldrb	r3, [r1, r3]
 8003eae:	fa22 f303 	lsr.w	r3, r2, r3
 8003eb2:	4a09      	ldr	r2, [pc, #36]	@ (8003ed8 <HAL_RCC_ClockConfig+0x1cc>)
 8003eb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003eb6:	4b09      	ldr	r3, [pc, #36]	@ (8003edc <HAL_RCC_ClockConfig+0x1d0>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7fe f87e 	bl	8001fbc <HAL_InitTick>

  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	40022000 	.word	0x40022000
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	080080f8 	.word	0x080080f8
 8003ed8:	20000000 	.word	0x20000000
 8003edc:	20000004 	.word	0x20000004

08003ee0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b087      	sub	sp, #28
 8003ee4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	60fb      	str	r3, [r7, #12]
 8003eea:	2300      	movs	r3, #0
 8003eec:	60bb      	str	r3, [r7, #8]
 8003eee:	2300      	movs	r3, #0
 8003ef0:	617b      	str	r3, [r7, #20]
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003efa:	4b1e      	ldr	r3, [pc, #120]	@ (8003f74 <HAL_RCC_GetSysClockFreq+0x94>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f003 030c 	and.w	r3, r3, #12
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d002      	beq.n	8003f10 <HAL_RCC_GetSysClockFreq+0x30>
 8003f0a:	2b08      	cmp	r3, #8
 8003f0c:	d003      	beq.n	8003f16 <HAL_RCC_GetSysClockFreq+0x36>
 8003f0e:	e027      	b.n	8003f60 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f10:	4b19      	ldr	r3, [pc, #100]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f12:	613b      	str	r3, [r7, #16]
      break;
 8003f14:	e027      	b.n	8003f66 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	0c9b      	lsrs	r3, r3, #18
 8003f1a:	f003 030f 	and.w	r3, r3, #15
 8003f1e:	4a17      	ldr	r2, [pc, #92]	@ (8003f7c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f20:	5cd3      	ldrb	r3, [r2, r3]
 8003f22:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d010      	beq.n	8003f50 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f2e:	4b11      	ldr	r3, [pc, #68]	@ (8003f74 <HAL_RCC_GetSysClockFreq+0x94>)
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	0c5b      	lsrs	r3, r3, #17
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	4a11      	ldr	r2, [pc, #68]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f3a:	5cd3      	ldrb	r3, [r2, r3]
 8003f3c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a0d      	ldr	r2, [pc, #52]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f42:	fb03 f202 	mul.w	r2, r3, r2
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f4c:	617b      	str	r3, [r7, #20]
 8003f4e:	e004      	b.n	8003f5a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a0c      	ldr	r2, [pc, #48]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f54:	fb02 f303 	mul.w	r3, r2, r3
 8003f58:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	613b      	str	r3, [r7, #16]
      break;
 8003f5e:	e002      	b.n	8003f66 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f60:	4b05      	ldr	r3, [pc, #20]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f62:	613b      	str	r3, [r7, #16]
      break;
 8003f64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f66:	693b      	ldr	r3, [r7, #16]
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	371c      	adds	r7, #28
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bc80      	pop	{r7}
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	40021000 	.word	0x40021000
 8003f78:	007a1200 	.word	0x007a1200
 8003f7c:	08008110 	.word	0x08008110
 8003f80:	08008120 	.word	0x08008120
 8003f84:	003d0900 	.word	0x003d0900

08003f88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f8c:	4b02      	ldr	r3, [pc, #8]	@ (8003f98 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bc80      	pop	{r7}
 8003f96:	4770      	bx	lr
 8003f98:	20000000 	.word	0x20000000

08003f9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fa0:	f7ff fff2 	bl	8003f88 <HAL_RCC_GetHCLKFreq>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	4b05      	ldr	r3, [pc, #20]	@ (8003fbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	0a1b      	lsrs	r3, r3, #8
 8003fac:	f003 0307 	and.w	r3, r3, #7
 8003fb0:	4903      	ldr	r1, [pc, #12]	@ (8003fc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fb2:	5ccb      	ldrb	r3, [r1, r3]
 8003fb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	40021000 	.word	0x40021000
 8003fc0:	08008108 	.word	0x08008108

08003fc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003fc8:	f7ff ffde 	bl	8003f88 <HAL_RCC_GetHCLKFreq>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	4b05      	ldr	r3, [pc, #20]	@ (8003fe4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	0adb      	lsrs	r3, r3, #11
 8003fd4:	f003 0307 	and.w	r3, r3, #7
 8003fd8:	4903      	ldr	r1, [pc, #12]	@ (8003fe8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fda:	5ccb      	ldrb	r3, [r1, r3]
 8003fdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	40021000 	.word	0x40021000
 8003fe8:	08008108 	.word	0x08008108

08003fec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b085      	sub	sp, #20
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8004020 <RCC_Delay+0x34>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a0a      	ldr	r2, [pc, #40]	@ (8004024 <RCC_Delay+0x38>)
 8003ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8003ffe:	0a5b      	lsrs	r3, r3, #9
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	fb02 f303 	mul.w	r3, r2, r3
 8004006:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004008:	bf00      	nop
  }
  while (Delay --);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	1e5a      	subs	r2, r3, #1
 800400e:	60fa      	str	r2, [r7, #12]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d1f9      	bne.n	8004008 <RCC_Delay+0x1c>
}
 8004014:	bf00      	nop
 8004016:	bf00      	nop
 8004018:	3714      	adds	r7, #20
 800401a:	46bd      	mov	sp, r7
 800401c:	bc80      	pop	{r7}
 800401e:	4770      	bx	lr
 8004020:	20000000 	.word	0x20000000
 8004024:	10624dd3 	.word	0x10624dd3

08004028 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b086      	sub	sp, #24
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004030:	2300      	movs	r3, #0
 8004032:	613b      	str	r3, [r7, #16]
 8004034:	2300      	movs	r3, #0
 8004036:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	2b00      	cmp	r3, #0
 8004042:	d07d      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004044:	2300      	movs	r3, #0
 8004046:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004048:	4b4f      	ldr	r3, [pc, #316]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800404a:	69db      	ldr	r3, [r3, #28]
 800404c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10d      	bne.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004054:	4b4c      	ldr	r3, [pc, #304]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004056:	69db      	ldr	r3, [r3, #28]
 8004058:	4a4b      	ldr	r2, [pc, #300]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800405a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800405e:	61d3      	str	r3, [r2, #28]
 8004060:	4b49      	ldr	r3, [pc, #292]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004062:	69db      	ldr	r3, [r3, #28]
 8004064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004068:	60bb      	str	r3, [r7, #8]
 800406a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800406c:	2301      	movs	r3, #1
 800406e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004070:	4b46      	ldr	r3, [pc, #280]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004078:	2b00      	cmp	r3, #0
 800407a:	d118      	bne.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800407c:	4b43      	ldr	r3, [pc, #268]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a42      	ldr	r2, [pc, #264]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004082:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004086:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004088:	f7fd ffda 	bl	8002040 <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800408e:	e008      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004090:	f7fd ffd6 	bl	8002040 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	2b64      	cmp	r3, #100	@ 0x64
 800409c:	d901      	bls.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e06d      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a2:	4b3a      	ldr	r3, [pc, #232]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d0f0      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040ae:	4b36      	ldr	r3, [pc, #216]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040b6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d02e      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d027      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040cc:	4b2e      	ldr	r3, [pc, #184]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ce:	6a1b      	ldr	r3, [r3, #32]
 80040d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040d4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040d6:	4b2e      	ldr	r3, [pc, #184]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040d8:	2201      	movs	r2, #1
 80040da:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040dc:	4b2c      	ldr	r3, [pc, #176]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040de:	2200      	movs	r2, #0
 80040e0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80040e2:	4a29      	ldr	r2, [pc, #164]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d014      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f2:	f7fd ffa5 	bl	8002040 <HAL_GetTick>
 80040f6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f8:	e00a      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040fa:	f7fd ffa1 	bl	8002040 <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004108:	4293      	cmp	r3, r2
 800410a:	d901      	bls.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e036      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004110:	4b1d      	ldr	r3, [pc, #116]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0ee      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800411c:	4b1a      	ldr	r3, [pc, #104]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	4917      	ldr	r1, [pc, #92]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800412a:	4313      	orrs	r3, r2
 800412c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800412e:	7dfb      	ldrb	r3, [r7, #23]
 8004130:	2b01      	cmp	r3, #1
 8004132:	d105      	bne.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004134:	4b14      	ldr	r3, [pc, #80]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004136:	69db      	ldr	r3, [r3, #28]
 8004138:	4a13      	ldr	r2, [pc, #76]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800413a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800413e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d008      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800414c:	4b0e      	ldr	r3, [pc, #56]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	490b      	ldr	r1, [pc, #44]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800415a:	4313      	orrs	r3, r2
 800415c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0310 	and.w	r3, r3, #16
 8004166:	2b00      	cmp	r3, #0
 8004168:	d008      	beq.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800416a:	4b07      	ldr	r3, [pc, #28]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	4904      	ldr	r1, [pc, #16]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004178:	4313      	orrs	r3, r2
 800417a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}
 800417e:	4618      	mov	r0, r3
 8004180:	3718      	adds	r7, #24
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	40021000 	.word	0x40021000
 800418c:	40007000 	.word	0x40007000
 8004190:	42420440 	.word	0x42420440

08004194 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b088      	sub	sp, #32
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	617b      	str	r3, [r7, #20]
 80041a0:	2300      	movs	r3, #0
 80041a2:	61fb      	str	r3, [r7, #28]
 80041a4:	2300      	movs	r3, #0
 80041a6:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	60fb      	str	r3, [r7, #12]
 80041ac:	2300      	movs	r3, #0
 80041ae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b10      	cmp	r3, #16
 80041b4:	d00a      	beq.n	80041cc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2b10      	cmp	r3, #16
 80041ba:	f200 808a 	bhi.w	80042d2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d045      	beq.n	8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d075      	beq.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80041ca:	e082      	b.n	80042d2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80041cc:	4b46      	ldr	r3, [pc, #280]	@ (80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80041d2:	4b45      	ldr	r3, [pc, #276]	@ (80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d07b      	beq.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	0c9b      	lsrs	r3, r3, #18
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	4a41      	ldr	r2, [pc, #260]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80041e8:	5cd3      	ldrb	r3, [r2, r3]
 80041ea:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d015      	beq.n	8004222 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041f6:	4b3c      	ldr	r3, [pc, #240]	@ (80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	0c5b      	lsrs	r3, r3, #17
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	4a3b      	ldr	r2, [pc, #236]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004202:	5cd3      	ldrb	r3, [r2, r3]
 8004204:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d00d      	beq.n	800422c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004210:	4a38      	ldr	r2, [pc, #224]	@ (80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	fbb2 f2f3 	udiv	r2, r2, r3
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	fb02 f303 	mul.w	r3, r2, r3
 800421e:	61fb      	str	r3, [r7, #28]
 8004220:	e004      	b.n	800422c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	4a34      	ldr	r2, [pc, #208]	@ (80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004226:	fb02 f303 	mul.w	r3, r2, r3
 800422a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800422c:	4b2e      	ldr	r3, [pc, #184]	@ (80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004234:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004238:	d102      	bne.n	8004240 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	61bb      	str	r3, [r7, #24]
      break;
 800423e:	e04a      	b.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	4a2d      	ldr	r2, [pc, #180]	@ (80042fc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004246:	fba2 2303 	umull	r2, r3, r2, r3
 800424a:	085b      	lsrs	r3, r3, #1
 800424c:	61bb      	str	r3, [r7, #24]
      break;
 800424e:	e042      	b.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004250:	4b25      	ldr	r3, [pc, #148]	@ (80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004252:	6a1b      	ldr	r3, [r3, #32]
 8004254:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800425c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004260:	d108      	bne.n	8004274 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d003      	beq.n	8004274 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800426c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004270:	61bb      	str	r3, [r7, #24]
 8004272:	e01f      	b.n	80042b4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800427a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800427e:	d109      	bne.n	8004294 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004280:	4b19      	ldr	r3, [pc, #100]	@ (80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800428c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004290:	61bb      	str	r3, [r7, #24]
 8004292:	e00f      	b.n	80042b4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800429a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800429e:	d11c      	bne.n	80042da <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80042a0:	4b11      	ldr	r3, [pc, #68]	@ (80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d016      	beq.n	80042da <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80042ac:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80042b0:	61bb      	str	r3, [r7, #24]
      break;
 80042b2:	e012      	b.n	80042da <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80042b4:	e011      	b.n	80042da <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80042b6:	f7ff fe85 	bl	8003fc4 <HAL_RCC_GetPCLK2Freq>
 80042ba:	4602      	mov	r2, r0
 80042bc:	4b0a      	ldr	r3, [pc, #40]	@ (80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	0b9b      	lsrs	r3, r3, #14
 80042c2:	f003 0303 	and.w	r3, r3, #3
 80042c6:	3301      	adds	r3, #1
 80042c8:	005b      	lsls	r3, r3, #1
 80042ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ce:	61bb      	str	r3, [r7, #24]
      break;
 80042d0:	e004      	b.n	80042dc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80042d2:	bf00      	nop
 80042d4:	e002      	b.n	80042dc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80042d6:	bf00      	nop
 80042d8:	e000      	b.n	80042dc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80042da:	bf00      	nop
    }
  }
  return (frequency);
 80042dc:	69bb      	ldr	r3, [r7, #24]
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3720      	adds	r7, #32
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	40021000 	.word	0x40021000
 80042ec:	08008124 	.word	0x08008124
 80042f0:	08008134 	.word	0x08008134
 80042f4:	007a1200 	.word	0x007a1200
 80042f8:	003d0900 	.word	0x003d0900
 80042fc:	aaaaaaab 	.word	0xaaaaaaab

08004300 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e041      	b.n	8004396 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d106      	bne.n	800432c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f7fd fcea 	bl	8001d00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2202      	movs	r2, #2
 8004330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	3304      	adds	r3, #4
 800433c:	4619      	mov	r1, r3
 800433e:	4610      	mov	r0, r2
 8004340:	f000 fa5c 	bl	80047fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3708      	adds	r7, #8
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
	...

080043a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d001      	beq.n	80043b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e03a      	b.n	800442e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2202      	movs	r2, #2
 80043bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68da      	ldr	r2, [r3, #12]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f042 0201 	orr.w	r2, r2, #1
 80043ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a18      	ldr	r2, [pc, #96]	@ (8004438 <HAL_TIM_Base_Start_IT+0x98>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d00e      	beq.n	80043f8 <HAL_TIM_Base_Start_IT+0x58>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043e2:	d009      	beq.n	80043f8 <HAL_TIM_Base_Start_IT+0x58>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a14      	ldr	r2, [pc, #80]	@ (800443c <HAL_TIM_Base_Start_IT+0x9c>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d004      	beq.n	80043f8 <HAL_TIM_Base_Start_IT+0x58>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a13      	ldr	r2, [pc, #76]	@ (8004440 <HAL_TIM_Base_Start_IT+0xa0>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d111      	bne.n	800441c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f003 0307 	and.w	r3, r3, #7
 8004402:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2b06      	cmp	r3, #6
 8004408:	d010      	beq.n	800442c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f042 0201 	orr.w	r2, r2, #1
 8004418:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800441a:	e007      	b.n	800442c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f042 0201 	orr.w	r2, r2, #1
 800442a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3714      	adds	r7, #20
 8004432:	46bd      	mov	sp, r7
 8004434:	bc80      	pop	{r7}
 8004436:	4770      	bx	lr
 8004438:	40012c00 	.word	0x40012c00
 800443c:	40000400 	.word	0x40000400
 8004440:	40000800 	.word	0x40000800

08004444 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b00      	cmp	r3, #0
 8004464:	d020      	beq.n	80044a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b00      	cmp	r3, #0
 800446e:	d01b      	beq.n	80044a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f06f 0202 	mvn.w	r2, #2
 8004478:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2201      	movs	r2, #1
 800447e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	f003 0303 	and.w	r3, r3, #3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d003      	beq.n	8004496 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 f998 	bl	80047c4 <HAL_TIM_IC_CaptureCallback>
 8004494:	e005      	b.n	80044a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f98b 	bl	80047b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f000 f99a 	bl	80047d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	f003 0304 	and.w	r3, r3, #4
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d020      	beq.n	80044f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f003 0304 	and.w	r3, r3, #4
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d01b      	beq.n	80044f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f06f 0204 	mvn.w	r2, #4
 80044c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2202      	movs	r2, #2
 80044ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d003      	beq.n	80044e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 f972 	bl	80047c4 <HAL_TIM_IC_CaptureCallback>
 80044e0:	e005      	b.n	80044ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 f965 	bl	80047b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f000 f974 	bl	80047d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	f003 0308 	and.w	r3, r3, #8
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d020      	beq.n	8004540 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f003 0308 	and.w	r3, r3, #8
 8004504:	2b00      	cmp	r3, #0
 8004506:	d01b      	beq.n	8004540 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f06f 0208 	mvn.w	r2, #8
 8004510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2204      	movs	r2, #4
 8004516:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	69db      	ldr	r3, [r3, #28]
 800451e:	f003 0303 	and.w	r3, r3, #3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 f94c 	bl	80047c4 <HAL_TIM_IC_CaptureCallback>
 800452c:	e005      	b.n	800453a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 f93f 	bl	80047b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f000 f94e 	bl	80047d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f003 0310 	and.w	r3, r3, #16
 8004546:	2b00      	cmp	r3, #0
 8004548:	d020      	beq.n	800458c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f003 0310 	and.w	r3, r3, #16
 8004550:	2b00      	cmp	r3, #0
 8004552:	d01b      	beq.n	800458c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f06f 0210 	mvn.w	r2, #16
 800455c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2208      	movs	r2, #8
 8004562:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	69db      	ldr	r3, [r3, #28]
 800456a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f926 	bl	80047c4 <HAL_TIM_IC_CaptureCallback>
 8004578:	e005      	b.n	8004586 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 f919 	bl	80047b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 f928 	bl	80047d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00c      	beq.n	80045b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f003 0301 	and.w	r3, r3, #1
 800459c:	2b00      	cmp	r3, #0
 800459e:	d007      	beq.n	80045b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f06f 0201 	mvn.w	r2, #1
 80045a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f7fd fa64 	bl	8001a78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00c      	beq.n	80045d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d007      	beq.n	80045d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80045cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 fa7f 	bl	8004ad2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00c      	beq.n	80045f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d007      	beq.n	80045f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f000 f8f8 	bl	80047e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	f003 0320 	and.w	r3, r3, #32
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00c      	beq.n	800461c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f003 0320 	and.w	r3, r3, #32
 8004608:	2b00      	cmp	r3, #0
 800460a:	d007      	beq.n	800461c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f06f 0220 	mvn.w	r2, #32
 8004614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 fa52 	bl	8004ac0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800461c:	bf00      	nop
 800461e:	3710      	adds	r7, #16
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800462e:	2300      	movs	r3, #0
 8004630:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004638:	2b01      	cmp	r3, #1
 800463a:	d101      	bne.n	8004640 <HAL_TIM_ConfigClockSource+0x1c>
 800463c:	2302      	movs	r3, #2
 800463e:	e0b4      	b.n	80047aa <HAL_TIM_ConfigClockSource+0x186>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2202      	movs	r2, #2
 800464c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800465e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004666:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68ba      	ldr	r2, [r7, #8]
 800466e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004678:	d03e      	beq.n	80046f8 <HAL_TIM_ConfigClockSource+0xd4>
 800467a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800467e:	f200 8087 	bhi.w	8004790 <HAL_TIM_ConfigClockSource+0x16c>
 8004682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004686:	f000 8086 	beq.w	8004796 <HAL_TIM_ConfigClockSource+0x172>
 800468a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800468e:	d87f      	bhi.n	8004790 <HAL_TIM_ConfigClockSource+0x16c>
 8004690:	2b70      	cmp	r3, #112	@ 0x70
 8004692:	d01a      	beq.n	80046ca <HAL_TIM_ConfigClockSource+0xa6>
 8004694:	2b70      	cmp	r3, #112	@ 0x70
 8004696:	d87b      	bhi.n	8004790 <HAL_TIM_ConfigClockSource+0x16c>
 8004698:	2b60      	cmp	r3, #96	@ 0x60
 800469a:	d050      	beq.n	800473e <HAL_TIM_ConfigClockSource+0x11a>
 800469c:	2b60      	cmp	r3, #96	@ 0x60
 800469e:	d877      	bhi.n	8004790 <HAL_TIM_ConfigClockSource+0x16c>
 80046a0:	2b50      	cmp	r3, #80	@ 0x50
 80046a2:	d03c      	beq.n	800471e <HAL_TIM_ConfigClockSource+0xfa>
 80046a4:	2b50      	cmp	r3, #80	@ 0x50
 80046a6:	d873      	bhi.n	8004790 <HAL_TIM_ConfigClockSource+0x16c>
 80046a8:	2b40      	cmp	r3, #64	@ 0x40
 80046aa:	d058      	beq.n	800475e <HAL_TIM_ConfigClockSource+0x13a>
 80046ac:	2b40      	cmp	r3, #64	@ 0x40
 80046ae:	d86f      	bhi.n	8004790 <HAL_TIM_ConfigClockSource+0x16c>
 80046b0:	2b30      	cmp	r3, #48	@ 0x30
 80046b2:	d064      	beq.n	800477e <HAL_TIM_ConfigClockSource+0x15a>
 80046b4:	2b30      	cmp	r3, #48	@ 0x30
 80046b6:	d86b      	bhi.n	8004790 <HAL_TIM_ConfigClockSource+0x16c>
 80046b8:	2b20      	cmp	r3, #32
 80046ba:	d060      	beq.n	800477e <HAL_TIM_ConfigClockSource+0x15a>
 80046bc:	2b20      	cmp	r3, #32
 80046be:	d867      	bhi.n	8004790 <HAL_TIM_ConfigClockSource+0x16c>
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d05c      	beq.n	800477e <HAL_TIM_ConfigClockSource+0x15a>
 80046c4:	2b10      	cmp	r3, #16
 80046c6:	d05a      	beq.n	800477e <HAL_TIM_ConfigClockSource+0x15a>
 80046c8:	e062      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046da:	f000 f974 	bl	80049c6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80046ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68ba      	ldr	r2, [r7, #8]
 80046f4:	609a      	str	r2, [r3, #8]
      break;
 80046f6:	e04f      	b.n	8004798 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004708:	f000 f95d 	bl	80049c6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	689a      	ldr	r2, [r3, #8]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800471a:	609a      	str	r2, [r3, #8]
      break;
 800471c:	e03c      	b.n	8004798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800472a:	461a      	mov	r2, r3
 800472c:	f000 f8d4 	bl	80048d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	2150      	movs	r1, #80	@ 0x50
 8004736:	4618      	mov	r0, r3
 8004738:	f000 f92b 	bl	8004992 <TIM_ITRx_SetConfig>
      break;
 800473c:	e02c      	b.n	8004798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800474a:	461a      	mov	r2, r3
 800474c:	f000 f8f2 	bl	8004934 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2160      	movs	r1, #96	@ 0x60
 8004756:	4618      	mov	r0, r3
 8004758:	f000 f91b 	bl	8004992 <TIM_ITRx_SetConfig>
      break;
 800475c:	e01c      	b.n	8004798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800476a:	461a      	mov	r2, r3
 800476c:	f000 f8b4 	bl	80048d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2140      	movs	r1, #64	@ 0x40
 8004776:	4618      	mov	r0, r3
 8004778:	f000 f90b 	bl	8004992 <TIM_ITRx_SetConfig>
      break;
 800477c:	e00c      	b.n	8004798 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4619      	mov	r1, r3
 8004788:	4610      	mov	r0, r2
 800478a:	f000 f902 	bl	8004992 <TIM_ITRx_SetConfig>
      break;
 800478e:	e003      	b.n	8004798 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	73fb      	strb	r3, [r7, #15]
      break;
 8004794:	e000      	b.n	8004798 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004796:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3710      	adds	r7, #16
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}

080047b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	bc80      	pop	{r7}
 80047c2:	4770      	bx	lr

080047c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bc80      	pop	{r7}
 80047d4:	4770      	bx	lr

080047d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047d6:	b480      	push	{r7}
 80047d8:	b083      	sub	sp, #12
 80047da:	af00      	add	r7, sp, #0
 80047dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047de:	bf00      	nop
 80047e0:	370c      	adds	r7, #12
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bc80      	pop	{r7}
 80047e6:	4770      	bx	lr

080047e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b083      	sub	sp, #12
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047f0:	bf00      	nop
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bc80      	pop	{r7}
 80047f8:	4770      	bx	lr
	...

080047fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a2f      	ldr	r2, [pc, #188]	@ (80048cc <TIM_Base_SetConfig+0xd0>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d00b      	beq.n	800482c <TIM_Base_SetConfig+0x30>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800481a:	d007      	beq.n	800482c <TIM_Base_SetConfig+0x30>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a2c      	ldr	r2, [pc, #176]	@ (80048d0 <TIM_Base_SetConfig+0xd4>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d003      	beq.n	800482c <TIM_Base_SetConfig+0x30>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a2b      	ldr	r2, [pc, #172]	@ (80048d4 <TIM_Base_SetConfig+0xd8>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d108      	bne.n	800483e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004832:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	68fa      	ldr	r2, [r7, #12]
 800483a:	4313      	orrs	r3, r2
 800483c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a22      	ldr	r2, [pc, #136]	@ (80048cc <TIM_Base_SetConfig+0xd0>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d00b      	beq.n	800485e <TIM_Base_SetConfig+0x62>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800484c:	d007      	beq.n	800485e <TIM_Base_SetConfig+0x62>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a1f      	ldr	r2, [pc, #124]	@ (80048d0 <TIM_Base_SetConfig+0xd4>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d003      	beq.n	800485e <TIM_Base_SetConfig+0x62>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a1e      	ldr	r2, [pc, #120]	@ (80048d4 <TIM_Base_SetConfig+0xd8>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d108      	bne.n	8004870 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004864:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	4313      	orrs	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	695b      	ldr	r3, [r3, #20]
 800487a:	4313      	orrs	r3, r2
 800487c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68fa      	ldr	r2, [r7, #12]
 8004882:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	689a      	ldr	r2, [r3, #8]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a0d      	ldr	r2, [pc, #52]	@ (80048cc <TIM_Base_SetConfig+0xd0>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d103      	bne.n	80048a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	691a      	ldr	r2, [r3, #16]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	691b      	ldr	r3, [r3, #16]
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d005      	beq.n	80048c2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	691b      	ldr	r3, [r3, #16]
 80048ba:	f023 0201 	bic.w	r2, r3, #1
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	611a      	str	r2, [r3, #16]
  }
}
 80048c2:	bf00      	nop
 80048c4:	3714      	adds	r7, #20
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bc80      	pop	{r7}
 80048ca:	4770      	bx	lr
 80048cc:	40012c00 	.word	0x40012c00
 80048d0:	40000400 	.word	0x40000400
 80048d4:	40000800 	.word	0x40000800

080048d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048d8:	b480      	push	{r7}
 80048da:	b087      	sub	sp, #28
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6a1b      	ldr	r3, [r3, #32]
 80048e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6a1b      	ldr	r3, [r3, #32]
 80048ee:	f023 0201 	bic.w	r2, r3, #1
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004902:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	011b      	lsls	r3, r3, #4
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	4313      	orrs	r3, r2
 800490c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	f023 030a 	bic.w	r3, r3, #10
 8004914:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004916:	697a      	ldr	r2, [r7, #20]
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	4313      	orrs	r3, r2
 800491c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	693a      	ldr	r2, [r7, #16]
 8004922:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	697a      	ldr	r2, [r7, #20]
 8004928:	621a      	str	r2, [r3, #32]
}
 800492a:	bf00      	nop
 800492c:	371c      	adds	r7, #28
 800492e:	46bd      	mov	sp, r7
 8004930:	bc80      	pop	{r7}
 8004932:	4770      	bx	lr

08004934 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004934:	b480      	push	{r7}
 8004936:	b087      	sub	sp, #28
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6a1b      	ldr	r3, [r3, #32]
 8004944:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6a1b      	ldr	r3, [r3, #32]
 800494a:	f023 0210 	bic.w	r2, r3, #16
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800495e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	031b      	lsls	r3, r3, #12
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	4313      	orrs	r3, r2
 8004968:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004970:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	011b      	lsls	r3, r3, #4
 8004976:	697a      	ldr	r2, [r7, #20]
 8004978:	4313      	orrs	r3, r2
 800497a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	693a      	ldr	r2, [r7, #16]
 8004980:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	697a      	ldr	r2, [r7, #20]
 8004986:	621a      	str	r2, [r3, #32]
}
 8004988:	bf00      	nop
 800498a:	371c      	adds	r7, #28
 800498c:	46bd      	mov	sp, r7
 800498e:	bc80      	pop	{r7}
 8004990:	4770      	bx	lr

08004992 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004992:	b480      	push	{r7}
 8004994:	b085      	sub	sp, #20
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
 800499a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049aa:	683a      	ldr	r2, [r7, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	f043 0307 	orr.w	r3, r3, #7
 80049b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	609a      	str	r2, [r3, #8]
}
 80049bc:	bf00      	nop
 80049be:	3714      	adds	r7, #20
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bc80      	pop	{r7}
 80049c4:	4770      	bx	lr

080049c6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b087      	sub	sp, #28
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	60f8      	str	r0, [r7, #12]
 80049ce:	60b9      	str	r1, [r7, #8]
 80049d0:	607a      	str	r2, [r7, #4]
 80049d2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80049e0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	021a      	lsls	r2, r3, #8
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	431a      	orrs	r2, r3
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	609a      	str	r2, [r3, #8]
}
 80049fa:	bf00      	nop
 80049fc:	371c      	adds	r7, #28
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bc80      	pop	{r7}
 8004a02:	4770      	bx	lr

08004a04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d101      	bne.n	8004a1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a18:	2302      	movs	r3, #2
 8004a1a:	e046      	b.n	8004aaa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2202      	movs	r2, #2
 8004a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68fa      	ldr	r2, [r7, #12]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a16      	ldr	r2, [pc, #88]	@ (8004ab4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d00e      	beq.n	8004a7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a68:	d009      	beq.n	8004a7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a12      	ldr	r2, [pc, #72]	@ (8004ab8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d004      	beq.n	8004a7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a10      	ldr	r2, [pc, #64]	@ (8004abc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d10c      	bne.n	8004a98 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	68ba      	ldr	r2, [r7, #8]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bc80      	pop	{r7}
 8004ab2:	4770      	bx	lr
 8004ab4:	40012c00 	.word	0x40012c00
 8004ab8:	40000400 	.word	0x40000400
 8004abc:	40000800 	.word	0x40000800

08004ac0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bc80      	pop	{r7}
 8004ad0:	4770      	bx	lr

08004ad2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ad2:	b480      	push	{r7}
 8004ad4:	b083      	sub	sp, #12
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ada:	bf00      	nop
 8004adc:	370c      	adds	r7, #12
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bc80      	pop	{r7}
 8004ae2:	4770      	bx	lr

08004ae4 <__cvt>:
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004aea:	461d      	mov	r5, r3
 8004aec:	bfbb      	ittet	lt
 8004aee:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004af2:	461d      	movlt	r5, r3
 8004af4:	2300      	movge	r3, #0
 8004af6:	232d      	movlt	r3, #45	@ 0x2d
 8004af8:	b088      	sub	sp, #32
 8004afa:	4614      	mov	r4, r2
 8004afc:	bfb8      	it	lt
 8004afe:	4614      	movlt	r4, r2
 8004b00:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004b02:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004b04:	7013      	strb	r3, [r2, #0]
 8004b06:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004b08:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004b0c:	f023 0820 	bic.w	r8, r3, #32
 8004b10:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004b14:	d005      	beq.n	8004b22 <__cvt+0x3e>
 8004b16:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004b1a:	d100      	bne.n	8004b1e <__cvt+0x3a>
 8004b1c:	3601      	adds	r6, #1
 8004b1e:	2302      	movs	r3, #2
 8004b20:	e000      	b.n	8004b24 <__cvt+0x40>
 8004b22:	2303      	movs	r3, #3
 8004b24:	aa07      	add	r2, sp, #28
 8004b26:	9204      	str	r2, [sp, #16]
 8004b28:	aa06      	add	r2, sp, #24
 8004b2a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004b2e:	e9cd 3600 	strd	r3, r6, [sp]
 8004b32:	4622      	mov	r2, r4
 8004b34:	462b      	mov	r3, r5
 8004b36:	f000 fe6f 	bl	8005818 <_dtoa_r>
 8004b3a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004b3e:	4607      	mov	r7, r0
 8004b40:	d119      	bne.n	8004b76 <__cvt+0x92>
 8004b42:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004b44:	07db      	lsls	r3, r3, #31
 8004b46:	d50e      	bpl.n	8004b66 <__cvt+0x82>
 8004b48:	eb00 0906 	add.w	r9, r0, r6
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	2300      	movs	r3, #0
 8004b50:	4620      	mov	r0, r4
 8004b52:	4629      	mov	r1, r5
 8004b54:	f7fb ff28 	bl	80009a8 <__aeabi_dcmpeq>
 8004b58:	b108      	cbz	r0, 8004b5e <__cvt+0x7a>
 8004b5a:	f8cd 901c 	str.w	r9, [sp, #28]
 8004b5e:	2230      	movs	r2, #48	@ 0x30
 8004b60:	9b07      	ldr	r3, [sp, #28]
 8004b62:	454b      	cmp	r3, r9
 8004b64:	d31e      	bcc.n	8004ba4 <__cvt+0xc0>
 8004b66:	4638      	mov	r0, r7
 8004b68:	9b07      	ldr	r3, [sp, #28]
 8004b6a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004b6c:	1bdb      	subs	r3, r3, r7
 8004b6e:	6013      	str	r3, [r2, #0]
 8004b70:	b008      	add	sp, #32
 8004b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b76:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004b7a:	eb00 0906 	add.w	r9, r0, r6
 8004b7e:	d1e5      	bne.n	8004b4c <__cvt+0x68>
 8004b80:	7803      	ldrb	r3, [r0, #0]
 8004b82:	2b30      	cmp	r3, #48	@ 0x30
 8004b84:	d10a      	bne.n	8004b9c <__cvt+0xb8>
 8004b86:	2200      	movs	r2, #0
 8004b88:	2300      	movs	r3, #0
 8004b8a:	4620      	mov	r0, r4
 8004b8c:	4629      	mov	r1, r5
 8004b8e:	f7fb ff0b 	bl	80009a8 <__aeabi_dcmpeq>
 8004b92:	b918      	cbnz	r0, 8004b9c <__cvt+0xb8>
 8004b94:	f1c6 0601 	rsb	r6, r6, #1
 8004b98:	f8ca 6000 	str.w	r6, [sl]
 8004b9c:	f8da 3000 	ldr.w	r3, [sl]
 8004ba0:	4499      	add	r9, r3
 8004ba2:	e7d3      	b.n	8004b4c <__cvt+0x68>
 8004ba4:	1c59      	adds	r1, r3, #1
 8004ba6:	9107      	str	r1, [sp, #28]
 8004ba8:	701a      	strb	r2, [r3, #0]
 8004baa:	e7d9      	b.n	8004b60 <__cvt+0x7c>

08004bac <__exponent>:
 8004bac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bae:	2900      	cmp	r1, #0
 8004bb0:	bfb6      	itet	lt
 8004bb2:	232d      	movlt	r3, #45	@ 0x2d
 8004bb4:	232b      	movge	r3, #43	@ 0x2b
 8004bb6:	4249      	neglt	r1, r1
 8004bb8:	2909      	cmp	r1, #9
 8004bba:	7002      	strb	r2, [r0, #0]
 8004bbc:	7043      	strb	r3, [r0, #1]
 8004bbe:	dd29      	ble.n	8004c14 <__exponent+0x68>
 8004bc0:	f10d 0307 	add.w	r3, sp, #7
 8004bc4:	461d      	mov	r5, r3
 8004bc6:	270a      	movs	r7, #10
 8004bc8:	fbb1 f6f7 	udiv	r6, r1, r7
 8004bcc:	461a      	mov	r2, r3
 8004bce:	fb07 1416 	mls	r4, r7, r6, r1
 8004bd2:	3430      	adds	r4, #48	@ 0x30
 8004bd4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004bd8:	460c      	mov	r4, r1
 8004bda:	2c63      	cmp	r4, #99	@ 0x63
 8004bdc:	4631      	mov	r1, r6
 8004bde:	f103 33ff 	add.w	r3, r3, #4294967295
 8004be2:	dcf1      	bgt.n	8004bc8 <__exponent+0x1c>
 8004be4:	3130      	adds	r1, #48	@ 0x30
 8004be6:	1e94      	subs	r4, r2, #2
 8004be8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004bec:	4623      	mov	r3, r4
 8004bee:	1c41      	adds	r1, r0, #1
 8004bf0:	42ab      	cmp	r3, r5
 8004bf2:	d30a      	bcc.n	8004c0a <__exponent+0x5e>
 8004bf4:	f10d 0309 	add.w	r3, sp, #9
 8004bf8:	1a9b      	subs	r3, r3, r2
 8004bfa:	42ac      	cmp	r4, r5
 8004bfc:	bf88      	it	hi
 8004bfe:	2300      	movhi	r3, #0
 8004c00:	3302      	adds	r3, #2
 8004c02:	4403      	add	r3, r0
 8004c04:	1a18      	subs	r0, r3, r0
 8004c06:	b003      	add	sp, #12
 8004c08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c0a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004c0e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004c12:	e7ed      	b.n	8004bf0 <__exponent+0x44>
 8004c14:	2330      	movs	r3, #48	@ 0x30
 8004c16:	3130      	adds	r1, #48	@ 0x30
 8004c18:	7083      	strb	r3, [r0, #2]
 8004c1a:	70c1      	strb	r1, [r0, #3]
 8004c1c:	1d03      	adds	r3, r0, #4
 8004c1e:	e7f1      	b.n	8004c04 <__exponent+0x58>

08004c20 <_printf_float>:
 8004c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c24:	b091      	sub	sp, #68	@ 0x44
 8004c26:	460c      	mov	r4, r1
 8004c28:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004c2c:	4616      	mov	r6, r2
 8004c2e:	461f      	mov	r7, r3
 8004c30:	4605      	mov	r5, r0
 8004c32:	f000 fce1 	bl	80055f8 <_localeconv_r>
 8004c36:	6803      	ldr	r3, [r0, #0]
 8004c38:	4618      	mov	r0, r3
 8004c3a:	9308      	str	r3, [sp, #32]
 8004c3c:	f7fb fa88 	bl	8000150 <strlen>
 8004c40:	2300      	movs	r3, #0
 8004c42:	930e      	str	r3, [sp, #56]	@ 0x38
 8004c44:	f8d8 3000 	ldr.w	r3, [r8]
 8004c48:	9009      	str	r0, [sp, #36]	@ 0x24
 8004c4a:	3307      	adds	r3, #7
 8004c4c:	f023 0307 	bic.w	r3, r3, #7
 8004c50:	f103 0208 	add.w	r2, r3, #8
 8004c54:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004c58:	f8d4 b000 	ldr.w	fp, [r4]
 8004c5c:	f8c8 2000 	str.w	r2, [r8]
 8004c60:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004c64:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004c68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c6a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8004c72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004c76:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004c7a:	4b9c      	ldr	r3, [pc, #624]	@ (8004eec <_printf_float+0x2cc>)
 8004c7c:	f7fb fec6 	bl	8000a0c <__aeabi_dcmpun>
 8004c80:	bb70      	cbnz	r0, 8004ce0 <_printf_float+0xc0>
 8004c82:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004c86:	f04f 32ff 	mov.w	r2, #4294967295
 8004c8a:	4b98      	ldr	r3, [pc, #608]	@ (8004eec <_printf_float+0x2cc>)
 8004c8c:	f7fb fea0 	bl	80009d0 <__aeabi_dcmple>
 8004c90:	bb30      	cbnz	r0, 8004ce0 <_printf_float+0xc0>
 8004c92:	2200      	movs	r2, #0
 8004c94:	2300      	movs	r3, #0
 8004c96:	4640      	mov	r0, r8
 8004c98:	4649      	mov	r1, r9
 8004c9a:	f7fb fe8f 	bl	80009bc <__aeabi_dcmplt>
 8004c9e:	b110      	cbz	r0, 8004ca6 <_printf_float+0x86>
 8004ca0:	232d      	movs	r3, #45	@ 0x2d
 8004ca2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ca6:	4a92      	ldr	r2, [pc, #584]	@ (8004ef0 <_printf_float+0x2d0>)
 8004ca8:	4b92      	ldr	r3, [pc, #584]	@ (8004ef4 <_printf_float+0x2d4>)
 8004caa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004cae:	bf8c      	ite	hi
 8004cb0:	4690      	movhi	r8, r2
 8004cb2:	4698      	movls	r8, r3
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	f04f 0900 	mov.w	r9, #0
 8004cba:	6123      	str	r3, [r4, #16]
 8004cbc:	f02b 0304 	bic.w	r3, fp, #4
 8004cc0:	6023      	str	r3, [r4, #0]
 8004cc2:	4633      	mov	r3, r6
 8004cc4:	4621      	mov	r1, r4
 8004cc6:	4628      	mov	r0, r5
 8004cc8:	9700      	str	r7, [sp, #0]
 8004cca:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004ccc:	f000 f9d4 	bl	8005078 <_printf_common>
 8004cd0:	3001      	adds	r0, #1
 8004cd2:	f040 8090 	bne.w	8004df6 <_printf_float+0x1d6>
 8004cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cda:	b011      	add	sp, #68	@ 0x44
 8004cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ce0:	4642      	mov	r2, r8
 8004ce2:	464b      	mov	r3, r9
 8004ce4:	4640      	mov	r0, r8
 8004ce6:	4649      	mov	r1, r9
 8004ce8:	f7fb fe90 	bl	8000a0c <__aeabi_dcmpun>
 8004cec:	b148      	cbz	r0, 8004d02 <_printf_float+0xe2>
 8004cee:	464b      	mov	r3, r9
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	bfb8      	it	lt
 8004cf4:	232d      	movlt	r3, #45	@ 0x2d
 8004cf6:	4a80      	ldr	r2, [pc, #512]	@ (8004ef8 <_printf_float+0x2d8>)
 8004cf8:	bfb8      	it	lt
 8004cfa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004cfe:	4b7f      	ldr	r3, [pc, #508]	@ (8004efc <_printf_float+0x2dc>)
 8004d00:	e7d3      	b.n	8004caa <_printf_float+0x8a>
 8004d02:	6863      	ldr	r3, [r4, #4]
 8004d04:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004d08:	1c5a      	adds	r2, r3, #1
 8004d0a:	d13f      	bne.n	8004d8c <_printf_float+0x16c>
 8004d0c:	2306      	movs	r3, #6
 8004d0e:	6063      	str	r3, [r4, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004d16:	6023      	str	r3, [r4, #0]
 8004d18:	9206      	str	r2, [sp, #24]
 8004d1a:	aa0e      	add	r2, sp, #56	@ 0x38
 8004d1c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004d20:	aa0d      	add	r2, sp, #52	@ 0x34
 8004d22:	9203      	str	r2, [sp, #12]
 8004d24:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004d28:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004d2c:	6863      	ldr	r3, [r4, #4]
 8004d2e:	4642      	mov	r2, r8
 8004d30:	9300      	str	r3, [sp, #0]
 8004d32:	4628      	mov	r0, r5
 8004d34:	464b      	mov	r3, r9
 8004d36:	910a      	str	r1, [sp, #40]	@ 0x28
 8004d38:	f7ff fed4 	bl	8004ae4 <__cvt>
 8004d3c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004d3e:	4680      	mov	r8, r0
 8004d40:	2947      	cmp	r1, #71	@ 0x47
 8004d42:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004d44:	d128      	bne.n	8004d98 <_printf_float+0x178>
 8004d46:	1cc8      	adds	r0, r1, #3
 8004d48:	db02      	blt.n	8004d50 <_printf_float+0x130>
 8004d4a:	6863      	ldr	r3, [r4, #4]
 8004d4c:	4299      	cmp	r1, r3
 8004d4e:	dd40      	ble.n	8004dd2 <_printf_float+0x1b2>
 8004d50:	f1aa 0a02 	sub.w	sl, sl, #2
 8004d54:	fa5f fa8a 	uxtb.w	sl, sl
 8004d58:	4652      	mov	r2, sl
 8004d5a:	3901      	subs	r1, #1
 8004d5c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004d60:	910d      	str	r1, [sp, #52]	@ 0x34
 8004d62:	f7ff ff23 	bl	8004bac <__exponent>
 8004d66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004d68:	4681      	mov	r9, r0
 8004d6a:	1813      	adds	r3, r2, r0
 8004d6c:	2a01      	cmp	r2, #1
 8004d6e:	6123      	str	r3, [r4, #16]
 8004d70:	dc02      	bgt.n	8004d78 <_printf_float+0x158>
 8004d72:	6822      	ldr	r2, [r4, #0]
 8004d74:	07d2      	lsls	r2, r2, #31
 8004d76:	d501      	bpl.n	8004d7c <_printf_float+0x15c>
 8004d78:	3301      	adds	r3, #1
 8004d7a:	6123      	str	r3, [r4, #16]
 8004d7c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d09e      	beq.n	8004cc2 <_printf_float+0xa2>
 8004d84:	232d      	movs	r3, #45	@ 0x2d
 8004d86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d8a:	e79a      	b.n	8004cc2 <_printf_float+0xa2>
 8004d8c:	2947      	cmp	r1, #71	@ 0x47
 8004d8e:	d1bf      	bne.n	8004d10 <_printf_float+0xf0>
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d1bd      	bne.n	8004d10 <_printf_float+0xf0>
 8004d94:	2301      	movs	r3, #1
 8004d96:	e7ba      	b.n	8004d0e <_printf_float+0xee>
 8004d98:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004d9c:	d9dc      	bls.n	8004d58 <_printf_float+0x138>
 8004d9e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004da2:	d118      	bne.n	8004dd6 <_printf_float+0x1b6>
 8004da4:	2900      	cmp	r1, #0
 8004da6:	6863      	ldr	r3, [r4, #4]
 8004da8:	dd0b      	ble.n	8004dc2 <_printf_float+0x1a2>
 8004daa:	6121      	str	r1, [r4, #16]
 8004dac:	b913      	cbnz	r3, 8004db4 <_printf_float+0x194>
 8004dae:	6822      	ldr	r2, [r4, #0]
 8004db0:	07d0      	lsls	r0, r2, #31
 8004db2:	d502      	bpl.n	8004dba <_printf_float+0x19a>
 8004db4:	3301      	adds	r3, #1
 8004db6:	440b      	add	r3, r1
 8004db8:	6123      	str	r3, [r4, #16]
 8004dba:	f04f 0900 	mov.w	r9, #0
 8004dbe:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004dc0:	e7dc      	b.n	8004d7c <_printf_float+0x15c>
 8004dc2:	b913      	cbnz	r3, 8004dca <_printf_float+0x1aa>
 8004dc4:	6822      	ldr	r2, [r4, #0]
 8004dc6:	07d2      	lsls	r2, r2, #31
 8004dc8:	d501      	bpl.n	8004dce <_printf_float+0x1ae>
 8004dca:	3302      	adds	r3, #2
 8004dcc:	e7f4      	b.n	8004db8 <_printf_float+0x198>
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e7f2      	b.n	8004db8 <_printf_float+0x198>
 8004dd2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004dd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004dd8:	4299      	cmp	r1, r3
 8004dda:	db05      	blt.n	8004de8 <_printf_float+0x1c8>
 8004ddc:	6823      	ldr	r3, [r4, #0]
 8004dde:	6121      	str	r1, [r4, #16]
 8004de0:	07d8      	lsls	r0, r3, #31
 8004de2:	d5ea      	bpl.n	8004dba <_printf_float+0x19a>
 8004de4:	1c4b      	adds	r3, r1, #1
 8004de6:	e7e7      	b.n	8004db8 <_printf_float+0x198>
 8004de8:	2900      	cmp	r1, #0
 8004dea:	bfcc      	ite	gt
 8004dec:	2201      	movgt	r2, #1
 8004dee:	f1c1 0202 	rsble	r2, r1, #2
 8004df2:	4413      	add	r3, r2
 8004df4:	e7e0      	b.n	8004db8 <_printf_float+0x198>
 8004df6:	6823      	ldr	r3, [r4, #0]
 8004df8:	055a      	lsls	r2, r3, #21
 8004dfa:	d407      	bmi.n	8004e0c <_printf_float+0x1ec>
 8004dfc:	6923      	ldr	r3, [r4, #16]
 8004dfe:	4642      	mov	r2, r8
 8004e00:	4631      	mov	r1, r6
 8004e02:	4628      	mov	r0, r5
 8004e04:	47b8      	blx	r7
 8004e06:	3001      	adds	r0, #1
 8004e08:	d12b      	bne.n	8004e62 <_printf_float+0x242>
 8004e0a:	e764      	b.n	8004cd6 <_printf_float+0xb6>
 8004e0c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004e10:	f240 80dc 	bls.w	8004fcc <_printf_float+0x3ac>
 8004e14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e18:	2200      	movs	r2, #0
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	f7fb fdc4 	bl	80009a8 <__aeabi_dcmpeq>
 8004e20:	2800      	cmp	r0, #0
 8004e22:	d033      	beq.n	8004e8c <_printf_float+0x26c>
 8004e24:	2301      	movs	r3, #1
 8004e26:	4631      	mov	r1, r6
 8004e28:	4628      	mov	r0, r5
 8004e2a:	4a35      	ldr	r2, [pc, #212]	@ (8004f00 <_printf_float+0x2e0>)
 8004e2c:	47b8      	blx	r7
 8004e2e:	3001      	adds	r0, #1
 8004e30:	f43f af51 	beq.w	8004cd6 <_printf_float+0xb6>
 8004e34:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004e38:	4543      	cmp	r3, r8
 8004e3a:	db02      	blt.n	8004e42 <_printf_float+0x222>
 8004e3c:	6823      	ldr	r3, [r4, #0]
 8004e3e:	07d8      	lsls	r0, r3, #31
 8004e40:	d50f      	bpl.n	8004e62 <_printf_float+0x242>
 8004e42:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004e46:	4631      	mov	r1, r6
 8004e48:	4628      	mov	r0, r5
 8004e4a:	47b8      	blx	r7
 8004e4c:	3001      	adds	r0, #1
 8004e4e:	f43f af42 	beq.w	8004cd6 <_printf_float+0xb6>
 8004e52:	f04f 0900 	mov.w	r9, #0
 8004e56:	f108 38ff 	add.w	r8, r8, #4294967295
 8004e5a:	f104 0a1a 	add.w	sl, r4, #26
 8004e5e:	45c8      	cmp	r8, r9
 8004e60:	dc09      	bgt.n	8004e76 <_printf_float+0x256>
 8004e62:	6823      	ldr	r3, [r4, #0]
 8004e64:	079b      	lsls	r3, r3, #30
 8004e66:	f100 8102 	bmi.w	800506e <_printf_float+0x44e>
 8004e6a:	68e0      	ldr	r0, [r4, #12]
 8004e6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004e6e:	4298      	cmp	r0, r3
 8004e70:	bfb8      	it	lt
 8004e72:	4618      	movlt	r0, r3
 8004e74:	e731      	b.n	8004cda <_printf_float+0xba>
 8004e76:	2301      	movs	r3, #1
 8004e78:	4652      	mov	r2, sl
 8004e7a:	4631      	mov	r1, r6
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	47b8      	blx	r7
 8004e80:	3001      	adds	r0, #1
 8004e82:	f43f af28 	beq.w	8004cd6 <_printf_float+0xb6>
 8004e86:	f109 0901 	add.w	r9, r9, #1
 8004e8a:	e7e8      	b.n	8004e5e <_printf_float+0x23e>
 8004e8c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	dc38      	bgt.n	8004f04 <_printf_float+0x2e4>
 8004e92:	2301      	movs	r3, #1
 8004e94:	4631      	mov	r1, r6
 8004e96:	4628      	mov	r0, r5
 8004e98:	4a19      	ldr	r2, [pc, #100]	@ (8004f00 <_printf_float+0x2e0>)
 8004e9a:	47b8      	blx	r7
 8004e9c:	3001      	adds	r0, #1
 8004e9e:	f43f af1a 	beq.w	8004cd6 <_printf_float+0xb6>
 8004ea2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004ea6:	ea59 0303 	orrs.w	r3, r9, r3
 8004eaa:	d102      	bne.n	8004eb2 <_printf_float+0x292>
 8004eac:	6823      	ldr	r3, [r4, #0]
 8004eae:	07d9      	lsls	r1, r3, #31
 8004eb0:	d5d7      	bpl.n	8004e62 <_printf_float+0x242>
 8004eb2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004eb6:	4631      	mov	r1, r6
 8004eb8:	4628      	mov	r0, r5
 8004eba:	47b8      	blx	r7
 8004ebc:	3001      	adds	r0, #1
 8004ebe:	f43f af0a 	beq.w	8004cd6 <_printf_float+0xb6>
 8004ec2:	f04f 0a00 	mov.w	sl, #0
 8004ec6:	f104 0b1a 	add.w	fp, r4, #26
 8004eca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ecc:	425b      	negs	r3, r3
 8004ece:	4553      	cmp	r3, sl
 8004ed0:	dc01      	bgt.n	8004ed6 <_printf_float+0x2b6>
 8004ed2:	464b      	mov	r3, r9
 8004ed4:	e793      	b.n	8004dfe <_printf_float+0x1de>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	465a      	mov	r2, fp
 8004eda:	4631      	mov	r1, r6
 8004edc:	4628      	mov	r0, r5
 8004ede:	47b8      	blx	r7
 8004ee0:	3001      	adds	r0, #1
 8004ee2:	f43f aef8 	beq.w	8004cd6 <_printf_float+0xb6>
 8004ee6:	f10a 0a01 	add.w	sl, sl, #1
 8004eea:	e7ee      	b.n	8004eca <_printf_float+0x2aa>
 8004eec:	7fefffff 	.word	0x7fefffff
 8004ef0:	0800813a 	.word	0x0800813a
 8004ef4:	08008136 	.word	0x08008136
 8004ef8:	08008142 	.word	0x08008142
 8004efc:	0800813e 	.word	0x0800813e
 8004f00:	08008146 	.word	0x08008146
 8004f04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004f06:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004f0a:	4553      	cmp	r3, sl
 8004f0c:	bfa8      	it	ge
 8004f0e:	4653      	movge	r3, sl
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	4699      	mov	r9, r3
 8004f14:	dc36      	bgt.n	8004f84 <_printf_float+0x364>
 8004f16:	f04f 0b00 	mov.w	fp, #0
 8004f1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f1e:	f104 021a 	add.w	r2, r4, #26
 8004f22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004f24:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f26:	eba3 0309 	sub.w	r3, r3, r9
 8004f2a:	455b      	cmp	r3, fp
 8004f2c:	dc31      	bgt.n	8004f92 <_printf_float+0x372>
 8004f2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f30:	459a      	cmp	sl, r3
 8004f32:	dc3a      	bgt.n	8004faa <_printf_float+0x38a>
 8004f34:	6823      	ldr	r3, [r4, #0]
 8004f36:	07da      	lsls	r2, r3, #31
 8004f38:	d437      	bmi.n	8004faa <_printf_float+0x38a>
 8004f3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f3c:	ebaa 0903 	sub.w	r9, sl, r3
 8004f40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f42:	ebaa 0303 	sub.w	r3, sl, r3
 8004f46:	4599      	cmp	r9, r3
 8004f48:	bfa8      	it	ge
 8004f4a:	4699      	movge	r9, r3
 8004f4c:	f1b9 0f00 	cmp.w	r9, #0
 8004f50:	dc33      	bgt.n	8004fba <_printf_float+0x39a>
 8004f52:	f04f 0800 	mov.w	r8, #0
 8004f56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f5a:	f104 0b1a 	add.w	fp, r4, #26
 8004f5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f60:	ebaa 0303 	sub.w	r3, sl, r3
 8004f64:	eba3 0309 	sub.w	r3, r3, r9
 8004f68:	4543      	cmp	r3, r8
 8004f6a:	f77f af7a 	ble.w	8004e62 <_printf_float+0x242>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	465a      	mov	r2, fp
 8004f72:	4631      	mov	r1, r6
 8004f74:	4628      	mov	r0, r5
 8004f76:	47b8      	blx	r7
 8004f78:	3001      	adds	r0, #1
 8004f7a:	f43f aeac 	beq.w	8004cd6 <_printf_float+0xb6>
 8004f7e:	f108 0801 	add.w	r8, r8, #1
 8004f82:	e7ec      	b.n	8004f5e <_printf_float+0x33e>
 8004f84:	4642      	mov	r2, r8
 8004f86:	4631      	mov	r1, r6
 8004f88:	4628      	mov	r0, r5
 8004f8a:	47b8      	blx	r7
 8004f8c:	3001      	adds	r0, #1
 8004f8e:	d1c2      	bne.n	8004f16 <_printf_float+0x2f6>
 8004f90:	e6a1      	b.n	8004cd6 <_printf_float+0xb6>
 8004f92:	2301      	movs	r3, #1
 8004f94:	4631      	mov	r1, r6
 8004f96:	4628      	mov	r0, r5
 8004f98:	920a      	str	r2, [sp, #40]	@ 0x28
 8004f9a:	47b8      	blx	r7
 8004f9c:	3001      	adds	r0, #1
 8004f9e:	f43f ae9a 	beq.w	8004cd6 <_printf_float+0xb6>
 8004fa2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004fa4:	f10b 0b01 	add.w	fp, fp, #1
 8004fa8:	e7bb      	b.n	8004f22 <_printf_float+0x302>
 8004faa:	4631      	mov	r1, r6
 8004fac:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004fb0:	4628      	mov	r0, r5
 8004fb2:	47b8      	blx	r7
 8004fb4:	3001      	adds	r0, #1
 8004fb6:	d1c0      	bne.n	8004f3a <_printf_float+0x31a>
 8004fb8:	e68d      	b.n	8004cd6 <_printf_float+0xb6>
 8004fba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004fbc:	464b      	mov	r3, r9
 8004fbe:	4631      	mov	r1, r6
 8004fc0:	4628      	mov	r0, r5
 8004fc2:	4442      	add	r2, r8
 8004fc4:	47b8      	blx	r7
 8004fc6:	3001      	adds	r0, #1
 8004fc8:	d1c3      	bne.n	8004f52 <_printf_float+0x332>
 8004fca:	e684      	b.n	8004cd6 <_printf_float+0xb6>
 8004fcc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004fd0:	f1ba 0f01 	cmp.w	sl, #1
 8004fd4:	dc01      	bgt.n	8004fda <_printf_float+0x3ba>
 8004fd6:	07db      	lsls	r3, r3, #31
 8004fd8:	d536      	bpl.n	8005048 <_printf_float+0x428>
 8004fda:	2301      	movs	r3, #1
 8004fdc:	4642      	mov	r2, r8
 8004fde:	4631      	mov	r1, r6
 8004fe0:	4628      	mov	r0, r5
 8004fe2:	47b8      	blx	r7
 8004fe4:	3001      	adds	r0, #1
 8004fe6:	f43f ae76 	beq.w	8004cd6 <_printf_float+0xb6>
 8004fea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004fee:	4631      	mov	r1, r6
 8004ff0:	4628      	mov	r0, r5
 8004ff2:	47b8      	blx	r7
 8004ff4:	3001      	adds	r0, #1
 8004ff6:	f43f ae6e 	beq.w	8004cd6 <_printf_float+0xb6>
 8004ffa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004ffe:	2200      	movs	r2, #0
 8005000:	2300      	movs	r3, #0
 8005002:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005006:	f7fb fccf 	bl	80009a8 <__aeabi_dcmpeq>
 800500a:	b9c0      	cbnz	r0, 800503e <_printf_float+0x41e>
 800500c:	4653      	mov	r3, sl
 800500e:	f108 0201 	add.w	r2, r8, #1
 8005012:	4631      	mov	r1, r6
 8005014:	4628      	mov	r0, r5
 8005016:	47b8      	blx	r7
 8005018:	3001      	adds	r0, #1
 800501a:	d10c      	bne.n	8005036 <_printf_float+0x416>
 800501c:	e65b      	b.n	8004cd6 <_printf_float+0xb6>
 800501e:	2301      	movs	r3, #1
 8005020:	465a      	mov	r2, fp
 8005022:	4631      	mov	r1, r6
 8005024:	4628      	mov	r0, r5
 8005026:	47b8      	blx	r7
 8005028:	3001      	adds	r0, #1
 800502a:	f43f ae54 	beq.w	8004cd6 <_printf_float+0xb6>
 800502e:	f108 0801 	add.w	r8, r8, #1
 8005032:	45d0      	cmp	r8, sl
 8005034:	dbf3      	blt.n	800501e <_printf_float+0x3fe>
 8005036:	464b      	mov	r3, r9
 8005038:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800503c:	e6e0      	b.n	8004e00 <_printf_float+0x1e0>
 800503e:	f04f 0800 	mov.w	r8, #0
 8005042:	f104 0b1a 	add.w	fp, r4, #26
 8005046:	e7f4      	b.n	8005032 <_printf_float+0x412>
 8005048:	2301      	movs	r3, #1
 800504a:	4642      	mov	r2, r8
 800504c:	e7e1      	b.n	8005012 <_printf_float+0x3f2>
 800504e:	2301      	movs	r3, #1
 8005050:	464a      	mov	r2, r9
 8005052:	4631      	mov	r1, r6
 8005054:	4628      	mov	r0, r5
 8005056:	47b8      	blx	r7
 8005058:	3001      	adds	r0, #1
 800505a:	f43f ae3c 	beq.w	8004cd6 <_printf_float+0xb6>
 800505e:	f108 0801 	add.w	r8, r8, #1
 8005062:	68e3      	ldr	r3, [r4, #12]
 8005064:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005066:	1a5b      	subs	r3, r3, r1
 8005068:	4543      	cmp	r3, r8
 800506a:	dcf0      	bgt.n	800504e <_printf_float+0x42e>
 800506c:	e6fd      	b.n	8004e6a <_printf_float+0x24a>
 800506e:	f04f 0800 	mov.w	r8, #0
 8005072:	f104 0919 	add.w	r9, r4, #25
 8005076:	e7f4      	b.n	8005062 <_printf_float+0x442>

08005078 <_printf_common>:
 8005078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800507c:	4616      	mov	r6, r2
 800507e:	4698      	mov	r8, r3
 8005080:	688a      	ldr	r2, [r1, #8]
 8005082:	690b      	ldr	r3, [r1, #16]
 8005084:	4607      	mov	r7, r0
 8005086:	4293      	cmp	r3, r2
 8005088:	bfb8      	it	lt
 800508a:	4613      	movlt	r3, r2
 800508c:	6033      	str	r3, [r6, #0]
 800508e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005092:	460c      	mov	r4, r1
 8005094:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005098:	b10a      	cbz	r2, 800509e <_printf_common+0x26>
 800509a:	3301      	adds	r3, #1
 800509c:	6033      	str	r3, [r6, #0]
 800509e:	6823      	ldr	r3, [r4, #0]
 80050a0:	0699      	lsls	r1, r3, #26
 80050a2:	bf42      	ittt	mi
 80050a4:	6833      	ldrmi	r3, [r6, #0]
 80050a6:	3302      	addmi	r3, #2
 80050a8:	6033      	strmi	r3, [r6, #0]
 80050aa:	6825      	ldr	r5, [r4, #0]
 80050ac:	f015 0506 	ands.w	r5, r5, #6
 80050b0:	d106      	bne.n	80050c0 <_printf_common+0x48>
 80050b2:	f104 0a19 	add.w	sl, r4, #25
 80050b6:	68e3      	ldr	r3, [r4, #12]
 80050b8:	6832      	ldr	r2, [r6, #0]
 80050ba:	1a9b      	subs	r3, r3, r2
 80050bc:	42ab      	cmp	r3, r5
 80050be:	dc2b      	bgt.n	8005118 <_printf_common+0xa0>
 80050c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80050c4:	6822      	ldr	r2, [r4, #0]
 80050c6:	3b00      	subs	r3, #0
 80050c8:	bf18      	it	ne
 80050ca:	2301      	movne	r3, #1
 80050cc:	0692      	lsls	r2, r2, #26
 80050ce:	d430      	bmi.n	8005132 <_printf_common+0xba>
 80050d0:	4641      	mov	r1, r8
 80050d2:	4638      	mov	r0, r7
 80050d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80050d8:	47c8      	blx	r9
 80050da:	3001      	adds	r0, #1
 80050dc:	d023      	beq.n	8005126 <_printf_common+0xae>
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	6922      	ldr	r2, [r4, #16]
 80050e2:	f003 0306 	and.w	r3, r3, #6
 80050e6:	2b04      	cmp	r3, #4
 80050e8:	bf14      	ite	ne
 80050ea:	2500      	movne	r5, #0
 80050ec:	6833      	ldreq	r3, [r6, #0]
 80050ee:	f04f 0600 	mov.w	r6, #0
 80050f2:	bf08      	it	eq
 80050f4:	68e5      	ldreq	r5, [r4, #12]
 80050f6:	f104 041a 	add.w	r4, r4, #26
 80050fa:	bf08      	it	eq
 80050fc:	1aed      	subeq	r5, r5, r3
 80050fe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005102:	bf08      	it	eq
 8005104:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005108:	4293      	cmp	r3, r2
 800510a:	bfc4      	itt	gt
 800510c:	1a9b      	subgt	r3, r3, r2
 800510e:	18ed      	addgt	r5, r5, r3
 8005110:	42b5      	cmp	r5, r6
 8005112:	d11a      	bne.n	800514a <_printf_common+0xd2>
 8005114:	2000      	movs	r0, #0
 8005116:	e008      	b.n	800512a <_printf_common+0xb2>
 8005118:	2301      	movs	r3, #1
 800511a:	4652      	mov	r2, sl
 800511c:	4641      	mov	r1, r8
 800511e:	4638      	mov	r0, r7
 8005120:	47c8      	blx	r9
 8005122:	3001      	adds	r0, #1
 8005124:	d103      	bne.n	800512e <_printf_common+0xb6>
 8005126:	f04f 30ff 	mov.w	r0, #4294967295
 800512a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800512e:	3501      	adds	r5, #1
 8005130:	e7c1      	b.n	80050b6 <_printf_common+0x3e>
 8005132:	2030      	movs	r0, #48	@ 0x30
 8005134:	18e1      	adds	r1, r4, r3
 8005136:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800513a:	1c5a      	adds	r2, r3, #1
 800513c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005140:	4422      	add	r2, r4
 8005142:	3302      	adds	r3, #2
 8005144:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005148:	e7c2      	b.n	80050d0 <_printf_common+0x58>
 800514a:	2301      	movs	r3, #1
 800514c:	4622      	mov	r2, r4
 800514e:	4641      	mov	r1, r8
 8005150:	4638      	mov	r0, r7
 8005152:	47c8      	blx	r9
 8005154:	3001      	adds	r0, #1
 8005156:	d0e6      	beq.n	8005126 <_printf_common+0xae>
 8005158:	3601      	adds	r6, #1
 800515a:	e7d9      	b.n	8005110 <_printf_common+0x98>

0800515c <_printf_i>:
 800515c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005160:	7e0f      	ldrb	r7, [r1, #24]
 8005162:	4691      	mov	r9, r2
 8005164:	2f78      	cmp	r7, #120	@ 0x78
 8005166:	4680      	mov	r8, r0
 8005168:	460c      	mov	r4, r1
 800516a:	469a      	mov	sl, r3
 800516c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800516e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005172:	d807      	bhi.n	8005184 <_printf_i+0x28>
 8005174:	2f62      	cmp	r7, #98	@ 0x62
 8005176:	d80a      	bhi.n	800518e <_printf_i+0x32>
 8005178:	2f00      	cmp	r7, #0
 800517a:	f000 80d1 	beq.w	8005320 <_printf_i+0x1c4>
 800517e:	2f58      	cmp	r7, #88	@ 0x58
 8005180:	f000 80b8 	beq.w	80052f4 <_printf_i+0x198>
 8005184:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005188:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800518c:	e03a      	b.n	8005204 <_printf_i+0xa8>
 800518e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005192:	2b15      	cmp	r3, #21
 8005194:	d8f6      	bhi.n	8005184 <_printf_i+0x28>
 8005196:	a101      	add	r1, pc, #4	@ (adr r1, 800519c <_printf_i+0x40>)
 8005198:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800519c:	080051f5 	.word	0x080051f5
 80051a0:	08005209 	.word	0x08005209
 80051a4:	08005185 	.word	0x08005185
 80051a8:	08005185 	.word	0x08005185
 80051ac:	08005185 	.word	0x08005185
 80051b0:	08005185 	.word	0x08005185
 80051b4:	08005209 	.word	0x08005209
 80051b8:	08005185 	.word	0x08005185
 80051bc:	08005185 	.word	0x08005185
 80051c0:	08005185 	.word	0x08005185
 80051c4:	08005185 	.word	0x08005185
 80051c8:	08005307 	.word	0x08005307
 80051cc:	08005233 	.word	0x08005233
 80051d0:	080052c1 	.word	0x080052c1
 80051d4:	08005185 	.word	0x08005185
 80051d8:	08005185 	.word	0x08005185
 80051dc:	08005329 	.word	0x08005329
 80051e0:	08005185 	.word	0x08005185
 80051e4:	08005233 	.word	0x08005233
 80051e8:	08005185 	.word	0x08005185
 80051ec:	08005185 	.word	0x08005185
 80051f0:	080052c9 	.word	0x080052c9
 80051f4:	6833      	ldr	r3, [r6, #0]
 80051f6:	1d1a      	adds	r2, r3, #4
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	6032      	str	r2, [r6, #0]
 80051fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005200:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005204:	2301      	movs	r3, #1
 8005206:	e09c      	b.n	8005342 <_printf_i+0x1e6>
 8005208:	6833      	ldr	r3, [r6, #0]
 800520a:	6820      	ldr	r0, [r4, #0]
 800520c:	1d19      	adds	r1, r3, #4
 800520e:	6031      	str	r1, [r6, #0]
 8005210:	0606      	lsls	r6, r0, #24
 8005212:	d501      	bpl.n	8005218 <_printf_i+0xbc>
 8005214:	681d      	ldr	r5, [r3, #0]
 8005216:	e003      	b.n	8005220 <_printf_i+0xc4>
 8005218:	0645      	lsls	r5, r0, #25
 800521a:	d5fb      	bpl.n	8005214 <_printf_i+0xb8>
 800521c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005220:	2d00      	cmp	r5, #0
 8005222:	da03      	bge.n	800522c <_printf_i+0xd0>
 8005224:	232d      	movs	r3, #45	@ 0x2d
 8005226:	426d      	negs	r5, r5
 8005228:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800522c:	230a      	movs	r3, #10
 800522e:	4858      	ldr	r0, [pc, #352]	@ (8005390 <_printf_i+0x234>)
 8005230:	e011      	b.n	8005256 <_printf_i+0xfa>
 8005232:	6821      	ldr	r1, [r4, #0]
 8005234:	6833      	ldr	r3, [r6, #0]
 8005236:	0608      	lsls	r0, r1, #24
 8005238:	f853 5b04 	ldr.w	r5, [r3], #4
 800523c:	d402      	bmi.n	8005244 <_printf_i+0xe8>
 800523e:	0649      	lsls	r1, r1, #25
 8005240:	bf48      	it	mi
 8005242:	b2ad      	uxthmi	r5, r5
 8005244:	2f6f      	cmp	r7, #111	@ 0x6f
 8005246:	6033      	str	r3, [r6, #0]
 8005248:	bf14      	ite	ne
 800524a:	230a      	movne	r3, #10
 800524c:	2308      	moveq	r3, #8
 800524e:	4850      	ldr	r0, [pc, #320]	@ (8005390 <_printf_i+0x234>)
 8005250:	2100      	movs	r1, #0
 8005252:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005256:	6866      	ldr	r6, [r4, #4]
 8005258:	2e00      	cmp	r6, #0
 800525a:	60a6      	str	r6, [r4, #8]
 800525c:	db05      	blt.n	800526a <_printf_i+0x10e>
 800525e:	6821      	ldr	r1, [r4, #0]
 8005260:	432e      	orrs	r6, r5
 8005262:	f021 0104 	bic.w	r1, r1, #4
 8005266:	6021      	str	r1, [r4, #0]
 8005268:	d04b      	beq.n	8005302 <_printf_i+0x1a6>
 800526a:	4616      	mov	r6, r2
 800526c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005270:	fb03 5711 	mls	r7, r3, r1, r5
 8005274:	5dc7      	ldrb	r7, [r0, r7]
 8005276:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800527a:	462f      	mov	r7, r5
 800527c:	42bb      	cmp	r3, r7
 800527e:	460d      	mov	r5, r1
 8005280:	d9f4      	bls.n	800526c <_printf_i+0x110>
 8005282:	2b08      	cmp	r3, #8
 8005284:	d10b      	bne.n	800529e <_printf_i+0x142>
 8005286:	6823      	ldr	r3, [r4, #0]
 8005288:	07df      	lsls	r7, r3, #31
 800528a:	d508      	bpl.n	800529e <_printf_i+0x142>
 800528c:	6923      	ldr	r3, [r4, #16]
 800528e:	6861      	ldr	r1, [r4, #4]
 8005290:	4299      	cmp	r1, r3
 8005292:	bfde      	ittt	le
 8005294:	2330      	movle	r3, #48	@ 0x30
 8005296:	f806 3c01 	strble.w	r3, [r6, #-1]
 800529a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800529e:	1b92      	subs	r2, r2, r6
 80052a0:	6122      	str	r2, [r4, #16]
 80052a2:	464b      	mov	r3, r9
 80052a4:	4621      	mov	r1, r4
 80052a6:	4640      	mov	r0, r8
 80052a8:	f8cd a000 	str.w	sl, [sp]
 80052ac:	aa03      	add	r2, sp, #12
 80052ae:	f7ff fee3 	bl	8005078 <_printf_common>
 80052b2:	3001      	adds	r0, #1
 80052b4:	d14a      	bne.n	800534c <_printf_i+0x1f0>
 80052b6:	f04f 30ff 	mov.w	r0, #4294967295
 80052ba:	b004      	add	sp, #16
 80052bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052c0:	6823      	ldr	r3, [r4, #0]
 80052c2:	f043 0320 	orr.w	r3, r3, #32
 80052c6:	6023      	str	r3, [r4, #0]
 80052c8:	2778      	movs	r7, #120	@ 0x78
 80052ca:	4832      	ldr	r0, [pc, #200]	@ (8005394 <_printf_i+0x238>)
 80052cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80052d0:	6823      	ldr	r3, [r4, #0]
 80052d2:	6831      	ldr	r1, [r6, #0]
 80052d4:	061f      	lsls	r7, r3, #24
 80052d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80052da:	d402      	bmi.n	80052e2 <_printf_i+0x186>
 80052dc:	065f      	lsls	r7, r3, #25
 80052de:	bf48      	it	mi
 80052e0:	b2ad      	uxthmi	r5, r5
 80052e2:	6031      	str	r1, [r6, #0]
 80052e4:	07d9      	lsls	r1, r3, #31
 80052e6:	bf44      	itt	mi
 80052e8:	f043 0320 	orrmi.w	r3, r3, #32
 80052ec:	6023      	strmi	r3, [r4, #0]
 80052ee:	b11d      	cbz	r5, 80052f8 <_printf_i+0x19c>
 80052f0:	2310      	movs	r3, #16
 80052f2:	e7ad      	b.n	8005250 <_printf_i+0xf4>
 80052f4:	4826      	ldr	r0, [pc, #152]	@ (8005390 <_printf_i+0x234>)
 80052f6:	e7e9      	b.n	80052cc <_printf_i+0x170>
 80052f8:	6823      	ldr	r3, [r4, #0]
 80052fa:	f023 0320 	bic.w	r3, r3, #32
 80052fe:	6023      	str	r3, [r4, #0]
 8005300:	e7f6      	b.n	80052f0 <_printf_i+0x194>
 8005302:	4616      	mov	r6, r2
 8005304:	e7bd      	b.n	8005282 <_printf_i+0x126>
 8005306:	6833      	ldr	r3, [r6, #0]
 8005308:	6825      	ldr	r5, [r4, #0]
 800530a:	1d18      	adds	r0, r3, #4
 800530c:	6961      	ldr	r1, [r4, #20]
 800530e:	6030      	str	r0, [r6, #0]
 8005310:	062e      	lsls	r6, r5, #24
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	d501      	bpl.n	800531a <_printf_i+0x1be>
 8005316:	6019      	str	r1, [r3, #0]
 8005318:	e002      	b.n	8005320 <_printf_i+0x1c4>
 800531a:	0668      	lsls	r0, r5, #25
 800531c:	d5fb      	bpl.n	8005316 <_printf_i+0x1ba>
 800531e:	8019      	strh	r1, [r3, #0]
 8005320:	2300      	movs	r3, #0
 8005322:	4616      	mov	r6, r2
 8005324:	6123      	str	r3, [r4, #16]
 8005326:	e7bc      	b.n	80052a2 <_printf_i+0x146>
 8005328:	6833      	ldr	r3, [r6, #0]
 800532a:	2100      	movs	r1, #0
 800532c:	1d1a      	adds	r2, r3, #4
 800532e:	6032      	str	r2, [r6, #0]
 8005330:	681e      	ldr	r6, [r3, #0]
 8005332:	6862      	ldr	r2, [r4, #4]
 8005334:	4630      	mov	r0, r6
 8005336:	f000 f9d6 	bl	80056e6 <memchr>
 800533a:	b108      	cbz	r0, 8005340 <_printf_i+0x1e4>
 800533c:	1b80      	subs	r0, r0, r6
 800533e:	6060      	str	r0, [r4, #4]
 8005340:	6863      	ldr	r3, [r4, #4]
 8005342:	6123      	str	r3, [r4, #16]
 8005344:	2300      	movs	r3, #0
 8005346:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800534a:	e7aa      	b.n	80052a2 <_printf_i+0x146>
 800534c:	4632      	mov	r2, r6
 800534e:	4649      	mov	r1, r9
 8005350:	4640      	mov	r0, r8
 8005352:	6923      	ldr	r3, [r4, #16]
 8005354:	47d0      	blx	sl
 8005356:	3001      	adds	r0, #1
 8005358:	d0ad      	beq.n	80052b6 <_printf_i+0x15a>
 800535a:	6823      	ldr	r3, [r4, #0]
 800535c:	079b      	lsls	r3, r3, #30
 800535e:	d413      	bmi.n	8005388 <_printf_i+0x22c>
 8005360:	68e0      	ldr	r0, [r4, #12]
 8005362:	9b03      	ldr	r3, [sp, #12]
 8005364:	4298      	cmp	r0, r3
 8005366:	bfb8      	it	lt
 8005368:	4618      	movlt	r0, r3
 800536a:	e7a6      	b.n	80052ba <_printf_i+0x15e>
 800536c:	2301      	movs	r3, #1
 800536e:	4632      	mov	r2, r6
 8005370:	4649      	mov	r1, r9
 8005372:	4640      	mov	r0, r8
 8005374:	47d0      	blx	sl
 8005376:	3001      	adds	r0, #1
 8005378:	d09d      	beq.n	80052b6 <_printf_i+0x15a>
 800537a:	3501      	adds	r5, #1
 800537c:	68e3      	ldr	r3, [r4, #12]
 800537e:	9903      	ldr	r1, [sp, #12]
 8005380:	1a5b      	subs	r3, r3, r1
 8005382:	42ab      	cmp	r3, r5
 8005384:	dcf2      	bgt.n	800536c <_printf_i+0x210>
 8005386:	e7eb      	b.n	8005360 <_printf_i+0x204>
 8005388:	2500      	movs	r5, #0
 800538a:	f104 0619 	add.w	r6, r4, #25
 800538e:	e7f5      	b.n	800537c <_printf_i+0x220>
 8005390:	08008148 	.word	0x08008148
 8005394:	08008159 	.word	0x08008159

08005398 <std>:
 8005398:	2300      	movs	r3, #0
 800539a:	b510      	push	{r4, lr}
 800539c:	4604      	mov	r4, r0
 800539e:	e9c0 3300 	strd	r3, r3, [r0]
 80053a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053a6:	6083      	str	r3, [r0, #8]
 80053a8:	8181      	strh	r1, [r0, #12]
 80053aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80053ac:	81c2      	strh	r2, [r0, #14]
 80053ae:	6183      	str	r3, [r0, #24]
 80053b0:	4619      	mov	r1, r3
 80053b2:	2208      	movs	r2, #8
 80053b4:	305c      	adds	r0, #92	@ 0x5c
 80053b6:	f000 f916 	bl	80055e6 <memset>
 80053ba:	4b0d      	ldr	r3, [pc, #52]	@ (80053f0 <std+0x58>)
 80053bc:	6224      	str	r4, [r4, #32]
 80053be:	6263      	str	r3, [r4, #36]	@ 0x24
 80053c0:	4b0c      	ldr	r3, [pc, #48]	@ (80053f4 <std+0x5c>)
 80053c2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80053c4:	4b0c      	ldr	r3, [pc, #48]	@ (80053f8 <std+0x60>)
 80053c6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80053c8:	4b0c      	ldr	r3, [pc, #48]	@ (80053fc <std+0x64>)
 80053ca:	6323      	str	r3, [r4, #48]	@ 0x30
 80053cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005400 <std+0x68>)
 80053ce:	429c      	cmp	r4, r3
 80053d0:	d006      	beq.n	80053e0 <std+0x48>
 80053d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80053d6:	4294      	cmp	r4, r2
 80053d8:	d002      	beq.n	80053e0 <std+0x48>
 80053da:	33d0      	adds	r3, #208	@ 0xd0
 80053dc:	429c      	cmp	r4, r3
 80053de:	d105      	bne.n	80053ec <std+0x54>
 80053e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80053e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053e8:	f000 b97a 	b.w	80056e0 <__retarget_lock_init_recursive>
 80053ec:	bd10      	pop	{r4, pc}
 80053ee:	bf00      	nop
 80053f0:	08005561 	.word	0x08005561
 80053f4:	08005583 	.word	0x08005583
 80053f8:	080055bb 	.word	0x080055bb
 80053fc:	080055df 	.word	0x080055df
 8005400:	20000304 	.word	0x20000304

08005404 <stdio_exit_handler>:
 8005404:	4a02      	ldr	r2, [pc, #8]	@ (8005410 <stdio_exit_handler+0xc>)
 8005406:	4903      	ldr	r1, [pc, #12]	@ (8005414 <stdio_exit_handler+0x10>)
 8005408:	4803      	ldr	r0, [pc, #12]	@ (8005418 <stdio_exit_handler+0x14>)
 800540a:	f000 b869 	b.w	80054e0 <_fwalk_sglue>
 800540e:	bf00      	nop
 8005410:	2000000c 	.word	0x2000000c
 8005414:	08007061 	.word	0x08007061
 8005418:	2000001c 	.word	0x2000001c

0800541c <cleanup_stdio>:
 800541c:	6841      	ldr	r1, [r0, #4]
 800541e:	4b0c      	ldr	r3, [pc, #48]	@ (8005450 <cleanup_stdio+0x34>)
 8005420:	b510      	push	{r4, lr}
 8005422:	4299      	cmp	r1, r3
 8005424:	4604      	mov	r4, r0
 8005426:	d001      	beq.n	800542c <cleanup_stdio+0x10>
 8005428:	f001 fe1a 	bl	8007060 <_fflush_r>
 800542c:	68a1      	ldr	r1, [r4, #8]
 800542e:	4b09      	ldr	r3, [pc, #36]	@ (8005454 <cleanup_stdio+0x38>)
 8005430:	4299      	cmp	r1, r3
 8005432:	d002      	beq.n	800543a <cleanup_stdio+0x1e>
 8005434:	4620      	mov	r0, r4
 8005436:	f001 fe13 	bl	8007060 <_fflush_r>
 800543a:	68e1      	ldr	r1, [r4, #12]
 800543c:	4b06      	ldr	r3, [pc, #24]	@ (8005458 <cleanup_stdio+0x3c>)
 800543e:	4299      	cmp	r1, r3
 8005440:	d004      	beq.n	800544c <cleanup_stdio+0x30>
 8005442:	4620      	mov	r0, r4
 8005444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005448:	f001 be0a 	b.w	8007060 <_fflush_r>
 800544c:	bd10      	pop	{r4, pc}
 800544e:	bf00      	nop
 8005450:	20000304 	.word	0x20000304
 8005454:	2000036c 	.word	0x2000036c
 8005458:	200003d4 	.word	0x200003d4

0800545c <global_stdio_init.part.0>:
 800545c:	b510      	push	{r4, lr}
 800545e:	4b0b      	ldr	r3, [pc, #44]	@ (800548c <global_stdio_init.part.0+0x30>)
 8005460:	4c0b      	ldr	r4, [pc, #44]	@ (8005490 <global_stdio_init.part.0+0x34>)
 8005462:	4a0c      	ldr	r2, [pc, #48]	@ (8005494 <global_stdio_init.part.0+0x38>)
 8005464:	4620      	mov	r0, r4
 8005466:	601a      	str	r2, [r3, #0]
 8005468:	2104      	movs	r1, #4
 800546a:	2200      	movs	r2, #0
 800546c:	f7ff ff94 	bl	8005398 <std>
 8005470:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005474:	2201      	movs	r2, #1
 8005476:	2109      	movs	r1, #9
 8005478:	f7ff ff8e 	bl	8005398 <std>
 800547c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005480:	2202      	movs	r2, #2
 8005482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005486:	2112      	movs	r1, #18
 8005488:	f7ff bf86 	b.w	8005398 <std>
 800548c:	2000043c 	.word	0x2000043c
 8005490:	20000304 	.word	0x20000304
 8005494:	08005405 	.word	0x08005405

08005498 <__sfp_lock_acquire>:
 8005498:	4801      	ldr	r0, [pc, #4]	@ (80054a0 <__sfp_lock_acquire+0x8>)
 800549a:	f000 b922 	b.w	80056e2 <__retarget_lock_acquire_recursive>
 800549e:	bf00      	nop
 80054a0:	20000445 	.word	0x20000445

080054a4 <__sfp_lock_release>:
 80054a4:	4801      	ldr	r0, [pc, #4]	@ (80054ac <__sfp_lock_release+0x8>)
 80054a6:	f000 b91d 	b.w	80056e4 <__retarget_lock_release_recursive>
 80054aa:	bf00      	nop
 80054ac:	20000445 	.word	0x20000445

080054b0 <__sinit>:
 80054b0:	b510      	push	{r4, lr}
 80054b2:	4604      	mov	r4, r0
 80054b4:	f7ff fff0 	bl	8005498 <__sfp_lock_acquire>
 80054b8:	6a23      	ldr	r3, [r4, #32]
 80054ba:	b11b      	cbz	r3, 80054c4 <__sinit+0x14>
 80054bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054c0:	f7ff bff0 	b.w	80054a4 <__sfp_lock_release>
 80054c4:	4b04      	ldr	r3, [pc, #16]	@ (80054d8 <__sinit+0x28>)
 80054c6:	6223      	str	r3, [r4, #32]
 80054c8:	4b04      	ldr	r3, [pc, #16]	@ (80054dc <__sinit+0x2c>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d1f5      	bne.n	80054bc <__sinit+0xc>
 80054d0:	f7ff ffc4 	bl	800545c <global_stdio_init.part.0>
 80054d4:	e7f2      	b.n	80054bc <__sinit+0xc>
 80054d6:	bf00      	nop
 80054d8:	0800541d 	.word	0x0800541d
 80054dc:	2000043c 	.word	0x2000043c

080054e0 <_fwalk_sglue>:
 80054e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054e4:	4607      	mov	r7, r0
 80054e6:	4688      	mov	r8, r1
 80054e8:	4614      	mov	r4, r2
 80054ea:	2600      	movs	r6, #0
 80054ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80054f0:	f1b9 0901 	subs.w	r9, r9, #1
 80054f4:	d505      	bpl.n	8005502 <_fwalk_sglue+0x22>
 80054f6:	6824      	ldr	r4, [r4, #0]
 80054f8:	2c00      	cmp	r4, #0
 80054fa:	d1f7      	bne.n	80054ec <_fwalk_sglue+0xc>
 80054fc:	4630      	mov	r0, r6
 80054fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005502:	89ab      	ldrh	r3, [r5, #12]
 8005504:	2b01      	cmp	r3, #1
 8005506:	d907      	bls.n	8005518 <_fwalk_sglue+0x38>
 8005508:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800550c:	3301      	adds	r3, #1
 800550e:	d003      	beq.n	8005518 <_fwalk_sglue+0x38>
 8005510:	4629      	mov	r1, r5
 8005512:	4638      	mov	r0, r7
 8005514:	47c0      	blx	r8
 8005516:	4306      	orrs	r6, r0
 8005518:	3568      	adds	r5, #104	@ 0x68
 800551a:	e7e9      	b.n	80054f0 <_fwalk_sglue+0x10>

0800551c <siprintf>:
 800551c:	b40e      	push	{r1, r2, r3}
 800551e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005522:	b510      	push	{r4, lr}
 8005524:	2400      	movs	r4, #0
 8005526:	b09d      	sub	sp, #116	@ 0x74
 8005528:	ab1f      	add	r3, sp, #124	@ 0x7c
 800552a:	9002      	str	r0, [sp, #8]
 800552c:	9006      	str	r0, [sp, #24]
 800552e:	9107      	str	r1, [sp, #28]
 8005530:	9104      	str	r1, [sp, #16]
 8005532:	4809      	ldr	r0, [pc, #36]	@ (8005558 <siprintf+0x3c>)
 8005534:	4909      	ldr	r1, [pc, #36]	@ (800555c <siprintf+0x40>)
 8005536:	f853 2b04 	ldr.w	r2, [r3], #4
 800553a:	9105      	str	r1, [sp, #20]
 800553c:	6800      	ldr	r0, [r0, #0]
 800553e:	a902      	add	r1, sp, #8
 8005540:	9301      	str	r3, [sp, #4]
 8005542:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005544:	f001 fc10 	bl	8006d68 <_svfiprintf_r>
 8005548:	9b02      	ldr	r3, [sp, #8]
 800554a:	701c      	strb	r4, [r3, #0]
 800554c:	b01d      	add	sp, #116	@ 0x74
 800554e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005552:	b003      	add	sp, #12
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	20000018 	.word	0x20000018
 800555c:	ffff0208 	.word	0xffff0208

08005560 <__sread>:
 8005560:	b510      	push	{r4, lr}
 8005562:	460c      	mov	r4, r1
 8005564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005568:	f000 f86c 	bl	8005644 <_read_r>
 800556c:	2800      	cmp	r0, #0
 800556e:	bfab      	itete	ge
 8005570:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005572:	89a3      	ldrhlt	r3, [r4, #12]
 8005574:	181b      	addge	r3, r3, r0
 8005576:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800557a:	bfac      	ite	ge
 800557c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800557e:	81a3      	strhlt	r3, [r4, #12]
 8005580:	bd10      	pop	{r4, pc}

08005582 <__swrite>:
 8005582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005586:	461f      	mov	r7, r3
 8005588:	898b      	ldrh	r3, [r1, #12]
 800558a:	4605      	mov	r5, r0
 800558c:	05db      	lsls	r3, r3, #23
 800558e:	460c      	mov	r4, r1
 8005590:	4616      	mov	r6, r2
 8005592:	d505      	bpl.n	80055a0 <__swrite+0x1e>
 8005594:	2302      	movs	r3, #2
 8005596:	2200      	movs	r2, #0
 8005598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800559c:	f000 f840 	bl	8005620 <_lseek_r>
 80055a0:	89a3      	ldrh	r3, [r4, #12]
 80055a2:	4632      	mov	r2, r6
 80055a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055a8:	81a3      	strh	r3, [r4, #12]
 80055aa:	4628      	mov	r0, r5
 80055ac:	463b      	mov	r3, r7
 80055ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055b6:	f000 b857 	b.w	8005668 <_write_r>

080055ba <__sseek>:
 80055ba:	b510      	push	{r4, lr}
 80055bc:	460c      	mov	r4, r1
 80055be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055c2:	f000 f82d 	bl	8005620 <_lseek_r>
 80055c6:	1c43      	adds	r3, r0, #1
 80055c8:	89a3      	ldrh	r3, [r4, #12]
 80055ca:	bf15      	itete	ne
 80055cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80055ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80055d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80055d6:	81a3      	strheq	r3, [r4, #12]
 80055d8:	bf18      	it	ne
 80055da:	81a3      	strhne	r3, [r4, #12]
 80055dc:	bd10      	pop	{r4, pc}

080055de <__sclose>:
 80055de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055e2:	f000 b80d 	b.w	8005600 <_close_r>

080055e6 <memset>:
 80055e6:	4603      	mov	r3, r0
 80055e8:	4402      	add	r2, r0
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d100      	bne.n	80055f0 <memset+0xa>
 80055ee:	4770      	bx	lr
 80055f0:	f803 1b01 	strb.w	r1, [r3], #1
 80055f4:	e7f9      	b.n	80055ea <memset+0x4>
	...

080055f8 <_localeconv_r>:
 80055f8:	4800      	ldr	r0, [pc, #0]	@ (80055fc <_localeconv_r+0x4>)
 80055fa:	4770      	bx	lr
 80055fc:	20000158 	.word	0x20000158

08005600 <_close_r>:
 8005600:	b538      	push	{r3, r4, r5, lr}
 8005602:	2300      	movs	r3, #0
 8005604:	4d05      	ldr	r5, [pc, #20]	@ (800561c <_close_r+0x1c>)
 8005606:	4604      	mov	r4, r0
 8005608:	4608      	mov	r0, r1
 800560a:	602b      	str	r3, [r5, #0]
 800560c:	f7fc fc2d 	bl	8001e6a <_close>
 8005610:	1c43      	adds	r3, r0, #1
 8005612:	d102      	bne.n	800561a <_close_r+0x1a>
 8005614:	682b      	ldr	r3, [r5, #0]
 8005616:	b103      	cbz	r3, 800561a <_close_r+0x1a>
 8005618:	6023      	str	r3, [r4, #0]
 800561a:	bd38      	pop	{r3, r4, r5, pc}
 800561c:	20000440 	.word	0x20000440

08005620 <_lseek_r>:
 8005620:	b538      	push	{r3, r4, r5, lr}
 8005622:	4604      	mov	r4, r0
 8005624:	4608      	mov	r0, r1
 8005626:	4611      	mov	r1, r2
 8005628:	2200      	movs	r2, #0
 800562a:	4d05      	ldr	r5, [pc, #20]	@ (8005640 <_lseek_r+0x20>)
 800562c:	602a      	str	r2, [r5, #0]
 800562e:	461a      	mov	r2, r3
 8005630:	f7fc fc3f 	bl	8001eb2 <_lseek>
 8005634:	1c43      	adds	r3, r0, #1
 8005636:	d102      	bne.n	800563e <_lseek_r+0x1e>
 8005638:	682b      	ldr	r3, [r5, #0]
 800563a:	b103      	cbz	r3, 800563e <_lseek_r+0x1e>
 800563c:	6023      	str	r3, [r4, #0]
 800563e:	bd38      	pop	{r3, r4, r5, pc}
 8005640:	20000440 	.word	0x20000440

08005644 <_read_r>:
 8005644:	b538      	push	{r3, r4, r5, lr}
 8005646:	4604      	mov	r4, r0
 8005648:	4608      	mov	r0, r1
 800564a:	4611      	mov	r1, r2
 800564c:	2200      	movs	r2, #0
 800564e:	4d05      	ldr	r5, [pc, #20]	@ (8005664 <_read_r+0x20>)
 8005650:	602a      	str	r2, [r5, #0]
 8005652:	461a      	mov	r2, r3
 8005654:	f7fc fbd0 	bl	8001df8 <_read>
 8005658:	1c43      	adds	r3, r0, #1
 800565a:	d102      	bne.n	8005662 <_read_r+0x1e>
 800565c:	682b      	ldr	r3, [r5, #0]
 800565e:	b103      	cbz	r3, 8005662 <_read_r+0x1e>
 8005660:	6023      	str	r3, [r4, #0]
 8005662:	bd38      	pop	{r3, r4, r5, pc}
 8005664:	20000440 	.word	0x20000440

08005668 <_write_r>:
 8005668:	b538      	push	{r3, r4, r5, lr}
 800566a:	4604      	mov	r4, r0
 800566c:	4608      	mov	r0, r1
 800566e:	4611      	mov	r1, r2
 8005670:	2200      	movs	r2, #0
 8005672:	4d05      	ldr	r5, [pc, #20]	@ (8005688 <_write_r+0x20>)
 8005674:	602a      	str	r2, [r5, #0]
 8005676:	461a      	mov	r2, r3
 8005678:	f7fc fbdb 	bl	8001e32 <_write>
 800567c:	1c43      	adds	r3, r0, #1
 800567e:	d102      	bne.n	8005686 <_write_r+0x1e>
 8005680:	682b      	ldr	r3, [r5, #0]
 8005682:	b103      	cbz	r3, 8005686 <_write_r+0x1e>
 8005684:	6023      	str	r3, [r4, #0]
 8005686:	bd38      	pop	{r3, r4, r5, pc}
 8005688:	20000440 	.word	0x20000440

0800568c <__errno>:
 800568c:	4b01      	ldr	r3, [pc, #4]	@ (8005694 <__errno+0x8>)
 800568e:	6818      	ldr	r0, [r3, #0]
 8005690:	4770      	bx	lr
 8005692:	bf00      	nop
 8005694:	20000018 	.word	0x20000018

08005698 <__libc_init_array>:
 8005698:	b570      	push	{r4, r5, r6, lr}
 800569a:	2600      	movs	r6, #0
 800569c:	4d0c      	ldr	r5, [pc, #48]	@ (80056d0 <__libc_init_array+0x38>)
 800569e:	4c0d      	ldr	r4, [pc, #52]	@ (80056d4 <__libc_init_array+0x3c>)
 80056a0:	1b64      	subs	r4, r4, r5
 80056a2:	10a4      	asrs	r4, r4, #2
 80056a4:	42a6      	cmp	r6, r4
 80056a6:	d109      	bne.n	80056bc <__libc_init_array+0x24>
 80056a8:	f002 fd0a 	bl	80080c0 <_init>
 80056ac:	2600      	movs	r6, #0
 80056ae:	4d0a      	ldr	r5, [pc, #40]	@ (80056d8 <__libc_init_array+0x40>)
 80056b0:	4c0a      	ldr	r4, [pc, #40]	@ (80056dc <__libc_init_array+0x44>)
 80056b2:	1b64      	subs	r4, r4, r5
 80056b4:	10a4      	asrs	r4, r4, #2
 80056b6:	42a6      	cmp	r6, r4
 80056b8:	d105      	bne.n	80056c6 <__libc_init_array+0x2e>
 80056ba:	bd70      	pop	{r4, r5, r6, pc}
 80056bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80056c0:	4798      	blx	r3
 80056c2:	3601      	adds	r6, #1
 80056c4:	e7ee      	b.n	80056a4 <__libc_init_array+0xc>
 80056c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80056ca:	4798      	blx	r3
 80056cc:	3601      	adds	r6, #1
 80056ce:	e7f2      	b.n	80056b6 <__libc_init_array+0x1e>
 80056d0:	080084d4 	.word	0x080084d4
 80056d4:	080084d4 	.word	0x080084d4
 80056d8:	080084d4 	.word	0x080084d4
 80056dc:	080084d8 	.word	0x080084d8

080056e0 <__retarget_lock_init_recursive>:
 80056e0:	4770      	bx	lr

080056e2 <__retarget_lock_acquire_recursive>:
 80056e2:	4770      	bx	lr

080056e4 <__retarget_lock_release_recursive>:
 80056e4:	4770      	bx	lr

080056e6 <memchr>:
 80056e6:	4603      	mov	r3, r0
 80056e8:	b510      	push	{r4, lr}
 80056ea:	b2c9      	uxtb	r1, r1
 80056ec:	4402      	add	r2, r0
 80056ee:	4293      	cmp	r3, r2
 80056f0:	4618      	mov	r0, r3
 80056f2:	d101      	bne.n	80056f8 <memchr+0x12>
 80056f4:	2000      	movs	r0, #0
 80056f6:	e003      	b.n	8005700 <memchr+0x1a>
 80056f8:	7804      	ldrb	r4, [r0, #0]
 80056fa:	3301      	adds	r3, #1
 80056fc:	428c      	cmp	r4, r1
 80056fe:	d1f6      	bne.n	80056ee <memchr+0x8>
 8005700:	bd10      	pop	{r4, pc}

08005702 <quorem>:
 8005702:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005706:	6903      	ldr	r3, [r0, #16]
 8005708:	690c      	ldr	r4, [r1, #16]
 800570a:	4607      	mov	r7, r0
 800570c:	42a3      	cmp	r3, r4
 800570e:	db7e      	blt.n	800580e <quorem+0x10c>
 8005710:	3c01      	subs	r4, #1
 8005712:	00a3      	lsls	r3, r4, #2
 8005714:	f100 0514 	add.w	r5, r0, #20
 8005718:	f101 0814 	add.w	r8, r1, #20
 800571c:	9300      	str	r3, [sp, #0]
 800571e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005722:	9301      	str	r3, [sp, #4]
 8005724:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005728:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800572c:	3301      	adds	r3, #1
 800572e:	429a      	cmp	r2, r3
 8005730:	fbb2 f6f3 	udiv	r6, r2, r3
 8005734:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005738:	d32e      	bcc.n	8005798 <quorem+0x96>
 800573a:	f04f 0a00 	mov.w	sl, #0
 800573e:	46c4      	mov	ip, r8
 8005740:	46ae      	mov	lr, r5
 8005742:	46d3      	mov	fp, sl
 8005744:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005748:	b298      	uxth	r0, r3
 800574a:	fb06 a000 	mla	r0, r6, r0, sl
 800574e:	0c1b      	lsrs	r3, r3, #16
 8005750:	0c02      	lsrs	r2, r0, #16
 8005752:	fb06 2303 	mla	r3, r6, r3, r2
 8005756:	f8de 2000 	ldr.w	r2, [lr]
 800575a:	b280      	uxth	r0, r0
 800575c:	b292      	uxth	r2, r2
 800575e:	1a12      	subs	r2, r2, r0
 8005760:	445a      	add	r2, fp
 8005762:	f8de 0000 	ldr.w	r0, [lr]
 8005766:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800576a:	b29b      	uxth	r3, r3
 800576c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005770:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005774:	b292      	uxth	r2, r2
 8005776:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800577a:	45e1      	cmp	r9, ip
 800577c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005780:	f84e 2b04 	str.w	r2, [lr], #4
 8005784:	d2de      	bcs.n	8005744 <quorem+0x42>
 8005786:	9b00      	ldr	r3, [sp, #0]
 8005788:	58eb      	ldr	r3, [r5, r3]
 800578a:	b92b      	cbnz	r3, 8005798 <quorem+0x96>
 800578c:	9b01      	ldr	r3, [sp, #4]
 800578e:	3b04      	subs	r3, #4
 8005790:	429d      	cmp	r5, r3
 8005792:	461a      	mov	r2, r3
 8005794:	d32f      	bcc.n	80057f6 <quorem+0xf4>
 8005796:	613c      	str	r4, [r7, #16]
 8005798:	4638      	mov	r0, r7
 800579a:	f001 f981 	bl	8006aa0 <__mcmp>
 800579e:	2800      	cmp	r0, #0
 80057a0:	db25      	blt.n	80057ee <quorem+0xec>
 80057a2:	4629      	mov	r1, r5
 80057a4:	2000      	movs	r0, #0
 80057a6:	f858 2b04 	ldr.w	r2, [r8], #4
 80057aa:	f8d1 c000 	ldr.w	ip, [r1]
 80057ae:	fa1f fe82 	uxth.w	lr, r2
 80057b2:	fa1f f38c 	uxth.w	r3, ip
 80057b6:	eba3 030e 	sub.w	r3, r3, lr
 80057ba:	4403      	add	r3, r0
 80057bc:	0c12      	lsrs	r2, r2, #16
 80057be:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80057c2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057cc:	45c1      	cmp	r9, r8
 80057ce:	ea4f 4022 	mov.w	r0, r2, asr #16
 80057d2:	f841 3b04 	str.w	r3, [r1], #4
 80057d6:	d2e6      	bcs.n	80057a6 <quorem+0xa4>
 80057d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80057e0:	b922      	cbnz	r2, 80057ec <quorem+0xea>
 80057e2:	3b04      	subs	r3, #4
 80057e4:	429d      	cmp	r5, r3
 80057e6:	461a      	mov	r2, r3
 80057e8:	d30b      	bcc.n	8005802 <quorem+0x100>
 80057ea:	613c      	str	r4, [r7, #16]
 80057ec:	3601      	adds	r6, #1
 80057ee:	4630      	mov	r0, r6
 80057f0:	b003      	add	sp, #12
 80057f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057f6:	6812      	ldr	r2, [r2, #0]
 80057f8:	3b04      	subs	r3, #4
 80057fa:	2a00      	cmp	r2, #0
 80057fc:	d1cb      	bne.n	8005796 <quorem+0x94>
 80057fe:	3c01      	subs	r4, #1
 8005800:	e7c6      	b.n	8005790 <quorem+0x8e>
 8005802:	6812      	ldr	r2, [r2, #0]
 8005804:	3b04      	subs	r3, #4
 8005806:	2a00      	cmp	r2, #0
 8005808:	d1ef      	bne.n	80057ea <quorem+0xe8>
 800580a:	3c01      	subs	r4, #1
 800580c:	e7ea      	b.n	80057e4 <quorem+0xe2>
 800580e:	2000      	movs	r0, #0
 8005810:	e7ee      	b.n	80057f0 <quorem+0xee>
 8005812:	0000      	movs	r0, r0
 8005814:	0000      	movs	r0, r0
	...

08005818 <_dtoa_r>:
 8005818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800581c:	4614      	mov	r4, r2
 800581e:	461d      	mov	r5, r3
 8005820:	69c7      	ldr	r7, [r0, #28]
 8005822:	b097      	sub	sp, #92	@ 0x5c
 8005824:	4681      	mov	r9, r0
 8005826:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800582a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800582c:	b97f      	cbnz	r7, 800584e <_dtoa_r+0x36>
 800582e:	2010      	movs	r0, #16
 8005830:	f000 fe0e 	bl	8006450 <malloc>
 8005834:	4602      	mov	r2, r0
 8005836:	f8c9 001c 	str.w	r0, [r9, #28]
 800583a:	b920      	cbnz	r0, 8005846 <_dtoa_r+0x2e>
 800583c:	21ef      	movs	r1, #239	@ 0xef
 800583e:	4bac      	ldr	r3, [pc, #688]	@ (8005af0 <_dtoa_r+0x2d8>)
 8005840:	48ac      	ldr	r0, [pc, #688]	@ (8005af4 <_dtoa_r+0x2dc>)
 8005842:	f001 fc6d 	bl	8007120 <__assert_func>
 8005846:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800584a:	6007      	str	r7, [r0, #0]
 800584c:	60c7      	str	r7, [r0, #12]
 800584e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005852:	6819      	ldr	r1, [r3, #0]
 8005854:	b159      	cbz	r1, 800586e <_dtoa_r+0x56>
 8005856:	685a      	ldr	r2, [r3, #4]
 8005858:	2301      	movs	r3, #1
 800585a:	4093      	lsls	r3, r2
 800585c:	604a      	str	r2, [r1, #4]
 800585e:	608b      	str	r3, [r1, #8]
 8005860:	4648      	mov	r0, r9
 8005862:	f000 feeb 	bl	800663c <_Bfree>
 8005866:	2200      	movs	r2, #0
 8005868:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800586c:	601a      	str	r2, [r3, #0]
 800586e:	1e2b      	subs	r3, r5, #0
 8005870:	bfaf      	iteee	ge
 8005872:	2300      	movge	r3, #0
 8005874:	2201      	movlt	r2, #1
 8005876:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800587a:	9307      	strlt	r3, [sp, #28]
 800587c:	bfa8      	it	ge
 800587e:	6033      	strge	r3, [r6, #0]
 8005880:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005884:	4b9c      	ldr	r3, [pc, #624]	@ (8005af8 <_dtoa_r+0x2e0>)
 8005886:	bfb8      	it	lt
 8005888:	6032      	strlt	r2, [r6, #0]
 800588a:	ea33 0308 	bics.w	r3, r3, r8
 800588e:	d112      	bne.n	80058b6 <_dtoa_r+0x9e>
 8005890:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005894:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005896:	6013      	str	r3, [r2, #0]
 8005898:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800589c:	4323      	orrs	r3, r4
 800589e:	f000 855e 	beq.w	800635e <_dtoa_r+0xb46>
 80058a2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80058a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005afc <_dtoa_r+0x2e4>
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	f000 8560 	beq.w	800636e <_dtoa_r+0xb56>
 80058ae:	f10a 0303 	add.w	r3, sl, #3
 80058b2:	f000 bd5a 	b.w	800636a <_dtoa_r+0xb52>
 80058b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058ba:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80058be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80058c2:	2200      	movs	r2, #0
 80058c4:	2300      	movs	r3, #0
 80058c6:	f7fb f86f 	bl	80009a8 <__aeabi_dcmpeq>
 80058ca:	4607      	mov	r7, r0
 80058cc:	b158      	cbz	r0, 80058e6 <_dtoa_r+0xce>
 80058ce:	2301      	movs	r3, #1
 80058d0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80058d2:	6013      	str	r3, [r2, #0]
 80058d4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80058d6:	b113      	cbz	r3, 80058de <_dtoa_r+0xc6>
 80058d8:	4b89      	ldr	r3, [pc, #548]	@ (8005b00 <_dtoa_r+0x2e8>)
 80058da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80058dc:	6013      	str	r3, [r2, #0]
 80058de:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005b04 <_dtoa_r+0x2ec>
 80058e2:	f000 bd44 	b.w	800636e <_dtoa_r+0xb56>
 80058e6:	ab14      	add	r3, sp, #80	@ 0x50
 80058e8:	9301      	str	r3, [sp, #4]
 80058ea:	ab15      	add	r3, sp, #84	@ 0x54
 80058ec:	9300      	str	r3, [sp, #0]
 80058ee:	4648      	mov	r0, r9
 80058f0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80058f4:	f001 f984 	bl	8006c00 <__d2b>
 80058f8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80058fc:	9003      	str	r0, [sp, #12]
 80058fe:	2e00      	cmp	r6, #0
 8005900:	d078      	beq.n	80059f4 <_dtoa_r+0x1dc>
 8005902:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005906:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005908:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800590c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005910:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005914:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005918:	9712      	str	r7, [sp, #72]	@ 0x48
 800591a:	4619      	mov	r1, r3
 800591c:	2200      	movs	r2, #0
 800591e:	4b7a      	ldr	r3, [pc, #488]	@ (8005b08 <_dtoa_r+0x2f0>)
 8005920:	f7fa fc22 	bl	8000168 <__aeabi_dsub>
 8005924:	a36c      	add	r3, pc, #432	@ (adr r3, 8005ad8 <_dtoa_r+0x2c0>)
 8005926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800592a:	f7fa fdd5 	bl	80004d8 <__aeabi_dmul>
 800592e:	a36c      	add	r3, pc, #432	@ (adr r3, 8005ae0 <_dtoa_r+0x2c8>)
 8005930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005934:	f7fa fc1a 	bl	800016c <__adddf3>
 8005938:	4604      	mov	r4, r0
 800593a:	4630      	mov	r0, r6
 800593c:	460d      	mov	r5, r1
 800593e:	f7fa fd61 	bl	8000404 <__aeabi_i2d>
 8005942:	a369      	add	r3, pc, #420	@ (adr r3, 8005ae8 <_dtoa_r+0x2d0>)
 8005944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005948:	f7fa fdc6 	bl	80004d8 <__aeabi_dmul>
 800594c:	4602      	mov	r2, r0
 800594e:	460b      	mov	r3, r1
 8005950:	4620      	mov	r0, r4
 8005952:	4629      	mov	r1, r5
 8005954:	f7fa fc0a 	bl	800016c <__adddf3>
 8005958:	4604      	mov	r4, r0
 800595a:	460d      	mov	r5, r1
 800595c:	f7fb f86c 	bl	8000a38 <__aeabi_d2iz>
 8005960:	2200      	movs	r2, #0
 8005962:	4607      	mov	r7, r0
 8005964:	2300      	movs	r3, #0
 8005966:	4620      	mov	r0, r4
 8005968:	4629      	mov	r1, r5
 800596a:	f7fb f827 	bl	80009bc <__aeabi_dcmplt>
 800596e:	b140      	cbz	r0, 8005982 <_dtoa_r+0x16a>
 8005970:	4638      	mov	r0, r7
 8005972:	f7fa fd47 	bl	8000404 <__aeabi_i2d>
 8005976:	4622      	mov	r2, r4
 8005978:	462b      	mov	r3, r5
 800597a:	f7fb f815 	bl	80009a8 <__aeabi_dcmpeq>
 800597e:	b900      	cbnz	r0, 8005982 <_dtoa_r+0x16a>
 8005980:	3f01      	subs	r7, #1
 8005982:	2f16      	cmp	r7, #22
 8005984:	d854      	bhi.n	8005a30 <_dtoa_r+0x218>
 8005986:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800598a:	4b60      	ldr	r3, [pc, #384]	@ (8005b0c <_dtoa_r+0x2f4>)
 800598c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005994:	f7fb f812 	bl	80009bc <__aeabi_dcmplt>
 8005998:	2800      	cmp	r0, #0
 800599a:	d04b      	beq.n	8005a34 <_dtoa_r+0x21c>
 800599c:	2300      	movs	r3, #0
 800599e:	3f01      	subs	r7, #1
 80059a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80059a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80059a4:	1b9b      	subs	r3, r3, r6
 80059a6:	1e5a      	subs	r2, r3, #1
 80059a8:	bf49      	itett	mi
 80059aa:	f1c3 0301 	rsbmi	r3, r3, #1
 80059ae:	2300      	movpl	r3, #0
 80059b0:	9304      	strmi	r3, [sp, #16]
 80059b2:	2300      	movmi	r3, #0
 80059b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80059b6:	bf54      	ite	pl
 80059b8:	9304      	strpl	r3, [sp, #16]
 80059ba:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80059bc:	2f00      	cmp	r7, #0
 80059be:	db3b      	blt.n	8005a38 <_dtoa_r+0x220>
 80059c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c2:	970e      	str	r7, [sp, #56]	@ 0x38
 80059c4:	443b      	add	r3, r7
 80059c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80059c8:	2300      	movs	r3, #0
 80059ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80059cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80059ce:	2b09      	cmp	r3, #9
 80059d0:	d865      	bhi.n	8005a9e <_dtoa_r+0x286>
 80059d2:	2b05      	cmp	r3, #5
 80059d4:	bfc4      	itt	gt
 80059d6:	3b04      	subgt	r3, #4
 80059d8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80059da:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80059dc:	bfc8      	it	gt
 80059de:	2400      	movgt	r4, #0
 80059e0:	f1a3 0302 	sub.w	r3, r3, #2
 80059e4:	bfd8      	it	le
 80059e6:	2401      	movle	r4, #1
 80059e8:	2b03      	cmp	r3, #3
 80059ea:	d864      	bhi.n	8005ab6 <_dtoa_r+0x29e>
 80059ec:	e8df f003 	tbb	[pc, r3]
 80059f0:	2c385553 	.word	0x2c385553
 80059f4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80059f8:	441e      	add	r6, r3
 80059fa:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80059fe:	2b20      	cmp	r3, #32
 8005a00:	bfc1      	itttt	gt
 8005a02:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005a06:	fa08 f803 	lslgt.w	r8, r8, r3
 8005a0a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005a0e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005a12:	bfd6      	itet	le
 8005a14:	f1c3 0320 	rsble	r3, r3, #32
 8005a18:	ea48 0003 	orrgt.w	r0, r8, r3
 8005a1c:	fa04 f003 	lslle.w	r0, r4, r3
 8005a20:	f7fa fce0 	bl	80003e4 <__aeabi_ui2d>
 8005a24:	2201      	movs	r2, #1
 8005a26:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005a2a:	3e01      	subs	r6, #1
 8005a2c:	9212      	str	r2, [sp, #72]	@ 0x48
 8005a2e:	e774      	b.n	800591a <_dtoa_r+0x102>
 8005a30:	2301      	movs	r3, #1
 8005a32:	e7b5      	b.n	80059a0 <_dtoa_r+0x188>
 8005a34:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005a36:	e7b4      	b.n	80059a2 <_dtoa_r+0x18a>
 8005a38:	9b04      	ldr	r3, [sp, #16]
 8005a3a:	1bdb      	subs	r3, r3, r7
 8005a3c:	9304      	str	r3, [sp, #16]
 8005a3e:	427b      	negs	r3, r7
 8005a40:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a42:	2300      	movs	r3, #0
 8005a44:	930e      	str	r3, [sp, #56]	@ 0x38
 8005a46:	e7c1      	b.n	80059cc <_dtoa_r+0x1b4>
 8005a48:	2301      	movs	r3, #1
 8005a4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a4e:	eb07 0b03 	add.w	fp, r7, r3
 8005a52:	f10b 0301 	add.w	r3, fp, #1
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	9308      	str	r3, [sp, #32]
 8005a5a:	bfb8      	it	lt
 8005a5c:	2301      	movlt	r3, #1
 8005a5e:	e006      	b.n	8005a6e <_dtoa_r+0x256>
 8005a60:	2301      	movs	r3, #1
 8005a62:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	dd28      	ble.n	8005abc <_dtoa_r+0x2a4>
 8005a6a:	469b      	mov	fp, r3
 8005a6c:	9308      	str	r3, [sp, #32]
 8005a6e:	2100      	movs	r1, #0
 8005a70:	2204      	movs	r2, #4
 8005a72:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005a76:	f102 0514 	add.w	r5, r2, #20
 8005a7a:	429d      	cmp	r5, r3
 8005a7c:	d926      	bls.n	8005acc <_dtoa_r+0x2b4>
 8005a7e:	6041      	str	r1, [r0, #4]
 8005a80:	4648      	mov	r0, r9
 8005a82:	f000 fd9b 	bl	80065bc <_Balloc>
 8005a86:	4682      	mov	sl, r0
 8005a88:	2800      	cmp	r0, #0
 8005a8a:	d143      	bne.n	8005b14 <_dtoa_r+0x2fc>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005a92:	4b1f      	ldr	r3, [pc, #124]	@ (8005b10 <_dtoa_r+0x2f8>)
 8005a94:	e6d4      	b.n	8005840 <_dtoa_r+0x28>
 8005a96:	2300      	movs	r3, #0
 8005a98:	e7e3      	b.n	8005a62 <_dtoa_r+0x24a>
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	e7d5      	b.n	8005a4a <_dtoa_r+0x232>
 8005a9e:	2401      	movs	r4, #1
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005aa4:	9320      	str	r3, [sp, #128]	@ 0x80
 8005aa6:	f04f 3bff 	mov.w	fp, #4294967295
 8005aaa:	2200      	movs	r2, #0
 8005aac:	2312      	movs	r3, #18
 8005aae:	f8cd b020 	str.w	fp, [sp, #32]
 8005ab2:	9221      	str	r2, [sp, #132]	@ 0x84
 8005ab4:	e7db      	b.n	8005a6e <_dtoa_r+0x256>
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005aba:	e7f4      	b.n	8005aa6 <_dtoa_r+0x28e>
 8005abc:	f04f 0b01 	mov.w	fp, #1
 8005ac0:	465b      	mov	r3, fp
 8005ac2:	f8cd b020 	str.w	fp, [sp, #32]
 8005ac6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005aca:	e7d0      	b.n	8005a6e <_dtoa_r+0x256>
 8005acc:	3101      	adds	r1, #1
 8005ace:	0052      	lsls	r2, r2, #1
 8005ad0:	e7d1      	b.n	8005a76 <_dtoa_r+0x25e>
 8005ad2:	bf00      	nop
 8005ad4:	f3af 8000 	nop.w
 8005ad8:	636f4361 	.word	0x636f4361
 8005adc:	3fd287a7 	.word	0x3fd287a7
 8005ae0:	8b60c8b3 	.word	0x8b60c8b3
 8005ae4:	3fc68a28 	.word	0x3fc68a28
 8005ae8:	509f79fb 	.word	0x509f79fb
 8005aec:	3fd34413 	.word	0x3fd34413
 8005af0:	08008177 	.word	0x08008177
 8005af4:	0800818e 	.word	0x0800818e
 8005af8:	7ff00000 	.word	0x7ff00000
 8005afc:	08008173 	.word	0x08008173
 8005b00:	08008147 	.word	0x08008147
 8005b04:	08008146 	.word	0x08008146
 8005b08:	3ff80000 	.word	0x3ff80000
 8005b0c:	080082e0 	.word	0x080082e0
 8005b10:	080081e6 	.word	0x080081e6
 8005b14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005b18:	6018      	str	r0, [r3, #0]
 8005b1a:	9b08      	ldr	r3, [sp, #32]
 8005b1c:	2b0e      	cmp	r3, #14
 8005b1e:	f200 80a1 	bhi.w	8005c64 <_dtoa_r+0x44c>
 8005b22:	2c00      	cmp	r4, #0
 8005b24:	f000 809e 	beq.w	8005c64 <_dtoa_r+0x44c>
 8005b28:	2f00      	cmp	r7, #0
 8005b2a:	dd33      	ble.n	8005b94 <_dtoa_r+0x37c>
 8005b2c:	4b9c      	ldr	r3, [pc, #624]	@ (8005da0 <_dtoa_r+0x588>)
 8005b2e:	f007 020f 	and.w	r2, r7, #15
 8005b32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b36:	05f8      	lsls	r0, r7, #23
 8005b38:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005b3c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005b40:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005b44:	d516      	bpl.n	8005b74 <_dtoa_r+0x35c>
 8005b46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b4a:	4b96      	ldr	r3, [pc, #600]	@ (8005da4 <_dtoa_r+0x58c>)
 8005b4c:	2603      	movs	r6, #3
 8005b4e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005b52:	f7fa fdeb 	bl	800072c <__aeabi_ddiv>
 8005b56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005b5a:	f004 040f 	and.w	r4, r4, #15
 8005b5e:	4d91      	ldr	r5, [pc, #580]	@ (8005da4 <_dtoa_r+0x58c>)
 8005b60:	b954      	cbnz	r4, 8005b78 <_dtoa_r+0x360>
 8005b62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b6a:	f7fa fddf 	bl	800072c <__aeabi_ddiv>
 8005b6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005b72:	e028      	b.n	8005bc6 <_dtoa_r+0x3ae>
 8005b74:	2602      	movs	r6, #2
 8005b76:	e7f2      	b.n	8005b5e <_dtoa_r+0x346>
 8005b78:	07e1      	lsls	r1, r4, #31
 8005b7a:	d508      	bpl.n	8005b8e <_dtoa_r+0x376>
 8005b7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005b80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b84:	f7fa fca8 	bl	80004d8 <__aeabi_dmul>
 8005b88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b8c:	3601      	adds	r6, #1
 8005b8e:	1064      	asrs	r4, r4, #1
 8005b90:	3508      	adds	r5, #8
 8005b92:	e7e5      	b.n	8005b60 <_dtoa_r+0x348>
 8005b94:	f000 80af 	beq.w	8005cf6 <_dtoa_r+0x4de>
 8005b98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b9c:	427c      	negs	r4, r7
 8005b9e:	4b80      	ldr	r3, [pc, #512]	@ (8005da0 <_dtoa_r+0x588>)
 8005ba0:	f004 020f 	and.w	r2, r4, #15
 8005ba4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bac:	f7fa fc94 	bl	80004d8 <__aeabi_dmul>
 8005bb0:	2602      	movs	r6, #2
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005bb8:	4d7a      	ldr	r5, [pc, #488]	@ (8005da4 <_dtoa_r+0x58c>)
 8005bba:	1124      	asrs	r4, r4, #4
 8005bbc:	2c00      	cmp	r4, #0
 8005bbe:	f040 808f 	bne.w	8005ce0 <_dtoa_r+0x4c8>
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d1d3      	bne.n	8005b6e <_dtoa_r+0x356>
 8005bc6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005bca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f000 8094 	beq.w	8005cfa <_dtoa_r+0x4e2>
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	4620      	mov	r0, r4
 8005bd6:	4629      	mov	r1, r5
 8005bd8:	4b73      	ldr	r3, [pc, #460]	@ (8005da8 <_dtoa_r+0x590>)
 8005bda:	f7fa feef 	bl	80009bc <__aeabi_dcmplt>
 8005bde:	2800      	cmp	r0, #0
 8005be0:	f000 808b 	beq.w	8005cfa <_dtoa_r+0x4e2>
 8005be4:	9b08      	ldr	r3, [sp, #32]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	f000 8087 	beq.w	8005cfa <_dtoa_r+0x4e2>
 8005bec:	f1bb 0f00 	cmp.w	fp, #0
 8005bf0:	dd34      	ble.n	8005c5c <_dtoa_r+0x444>
 8005bf2:	4620      	mov	r0, r4
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	4629      	mov	r1, r5
 8005bf8:	4b6c      	ldr	r3, [pc, #432]	@ (8005dac <_dtoa_r+0x594>)
 8005bfa:	f7fa fc6d 	bl	80004d8 <__aeabi_dmul>
 8005bfe:	465c      	mov	r4, fp
 8005c00:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005c04:	f107 38ff 	add.w	r8, r7, #4294967295
 8005c08:	3601      	adds	r6, #1
 8005c0a:	4630      	mov	r0, r6
 8005c0c:	f7fa fbfa 	bl	8000404 <__aeabi_i2d>
 8005c10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c14:	f7fa fc60 	bl	80004d8 <__aeabi_dmul>
 8005c18:	2200      	movs	r2, #0
 8005c1a:	4b65      	ldr	r3, [pc, #404]	@ (8005db0 <_dtoa_r+0x598>)
 8005c1c:	f7fa faa6 	bl	800016c <__adddf3>
 8005c20:	4605      	mov	r5, r0
 8005c22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005c26:	2c00      	cmp	r4, #0
 8005c28:	d16a      	bne.n	8005d00 <_dtoa_r+0x4e8>
 8005c2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	4b60      	ldr	r3, [pc, #384]	@ (8005db4 <_dtoa_r+0x59c>)
 8005c32:	f7fa fa99 	bl	8000168 <__aeabi_dsub>
 8005c36:	4602      	mov	r2, r0
 8005c38:	460b      	mov	r3, r1
 8005c3a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005c3e:	462a      	mov	r2, r5
 8005c40:	4633      	mov	r3, r6
 8005c42:	f7fa fed9 	bl	80009f8 <__aeabi_dcmpgt>
 8005c46:	2800      	cmp	r0, #0
 8005c48:	f040 8298 	bne.w	800617c <_dtoa_r+0x964>
 8005c4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c50:	462a      	mov	r2, r5
 8005c52:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005c56:	f7fa feb1 	bl	80009bc <__aeabi_dcmplt>
 8005c5a:	bb38      	cbnz	r0, 8005cac <_dtoa_r+0x494>
 8005c5c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005c60:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005c64:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	f2c0 8157 	blt.w	8005f1a <_dtoa_r+0x702>
 8005c6c:	2f0e      	cmp	r7, #14
 8005c6e:	f300 8154 	bgt.w	8005f1a <_dtoa_r+0x702>
 8005c72:	4b4b      	ldr	r3, [pc, #300]	@ (8005da0 <_dtoa_r+0x588>)
 8005c74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005c78:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005c7c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005c80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	f280 80e5 	bge.w	8005e52 <_dtoa_r+0x63a>
 8005c88:	9b08      	ldr	r3, [sp, #32]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	f300 80e1 	bgt.w	8005e52 <_dtoa_r+0x63a>
 8005c90:	d10c      	bne.n	8005cac <_dtoa_r+0x494>
 8005c92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c96:	2200      	movs	r2, #0
 8005c98:	4b46      	ldr	r3, [pc, #280]	@ (8005db4 <_dtoa_r+0x59c>)
 8005c9a:	f7fa fc1d 	bl	80004d8 <__aeabi_dmul>
 8005c9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005ca2:	f7fa fe9f 	bl	80009e4 <__aeabi_dcmpge>
 8005ca6:	2800      	cmp	r0, #0
 8005ca8:	f000 8266 	beq.w	8006178 <_dtoa_r+0x960>
 8005cac:	2400      	movs	r4, #0
 8005cae:	4625      	mov	r5, r4
 8005cb0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005cb2:	4656      	mov	r6, sl
 8005cb4:	ea6f 0803 	mvn.w	r8, r3
 8005cb8:	2700      	movs	r7, #0
 8005cba:	4621      	mov	r1, r4
 8005cbc:	4648      	mov	r0, r9
 8005cbe:	f000 fcbd 	bl	800663c <_Bfree>
 8005cc2:	2d00      	cmp	r5, #0
 8005cc4:	f000 80bd 	beq.w	8005e42 <_dtoa_r+0x62a>
 8005cc8:	b12f      	cbz	r7, 8005cd6 <_dtoa_r+0x4be>
 8005cca:	42af      	cmp	r7, r5
 8005ccc:	d003      	beq.n	8005cd6 <_dtoa_r+0x4be>
 8005cce:	4639      	mov	r1, r7
 8005cd0:	4648      	mov	r0, r9
 8005cd2:	f000 fcb3 	bl	800663c <_Bfree>
 8005cd6:	4629      	mov	r1, r5
 8005cd8:	4648      	mov	r0, r9
 8005cda:	f000 fcaf 	bl	800663c <_Bfree>
 8005cde:	e0b0      	b.n	8005e42 <_dtoa_r+0x62a>
 8005ce0:	07e2      	lsls	r2, r4, #31
 8005ce2:	d505      	bpl.n	8005cf0 <_dtoa_r+0x4d8>
 8005ce4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ce8:	f7fa fbf6 	bl	80004d8 <__aeabi_dmul>
 8005cec:	2301      	movs	r3, #1
 8005cee:	3601      	adds	r6, #1
 8005cf0:	1064      	asrs	r4, r4, #1
 8005cf2:	3508      	adds	r5, #8
 8005cf4:	e762      	b.n	8005bbc <_dtoa_r+0x3a4>
 8005cf6:	2602      	movs	r6, #2
 8005cf8:	e765      	b.n	8005bc6 <_dtoa_r+0x3ae>
 8005cfa:	46b8      	mov	r8, r7
 8005cfc:	9c08      	ldr	r4, [sp, #32]
 8005cfe:	e784      	b.n	8005c0a <_dtoa_r+0x3f2>
 8005d00:	4b27      	ldr	r3, [pc, #156]	@ (8005da0 <_dtoa_r+0x588>)
 8005d02:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005d08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005d0c:	4454      	add	r4, sl
 8005d0e:	2900      	cmp	r1, #0
 8005d10:	d054      	beq.n	8005dbc <_dtoa_r+0x5a4>
 8005d12:	2000      	movs	r0, #0
 8005d14:	4928      	ldr	r1, [pc, #160]	@ (8005db8 <_dtoa_r+0x5a0>)
 8005d16:	f7fa fd09 	bl	800072c <__aeabi_ddiv>
 8005d1a:	4633      	mov	r3, r6
 8005d1c:	462a      	mov	r2, r5
 8005d1e:	f7fa fa23 	bl	8000168 <__aeabi_dsub>
 8005d22:	4656      	mov	r6, sl
 8005d24:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005d28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d2c:	f7fa fe84 	bl	8000a38 <__aeabi_d2iz>
 8005d30:	4605      	mov	r5, r0
 8005d32:	f7fa fb67 	bl	8000404 <__aeabi_i2d>
 8005d36:	4602      	mov	r2, r0
 8005d38:	460b      	mov	r3, r1
 8005d3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d3e:	f7fa fa13 	bl	8000168 <__aeabi_dsub>
 8005d42:	4602      	mov	r2, r0
 8005d44:	460b      	mov	r3, r1
 8005d46:	3530      	adds	r5, #48	@ 0x30
 8005d48:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005d4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005d50:	f806 5b01 	strb.w	r5, [r6], #1
 8005d54:	f7fa fe32 	bl	80009bc <__aeabi_dcmplt>
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	d172      	bne.n	8005e42 <_dtoa_r+0x62a>
 8005d5c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d60:	2000      	movs	r0, #0
 8005d62:	4911      	ldr	r1, [pc, #68]	@ (8005da8 <_dtoa_r+0x590>)
 8005d64:	f7fa fa00 	bl	8000168 <__aeabi_dsub>
 8005d68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005d6c:	f7fa fe26 	bl	80009bc <__aeabi_dcmplt>
 8005d70:	2800      	cmp	r0, #0
 8005d72:	f040 80b4 	bne.w	8005ede <_dtoa_r+0x6c6>
 8005d76:	42a6      	cmp	r6, r4
 8005d78:	f43f af70 	beq.w	8005c5c <_dtoa_r+0x444>
 8005d7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005d80:	2200      	movs	r2, #0
 8005d82:	4b0a      	ldr	r3, [pc, #40]	@ (8005dac <_dtoa_r+0x594>)
 8005d84:	f7fa fba8 	bl	80004d8 <__aeabi_dmul>
 8005d88:	2200      	movs	r2, #0
 8005d8a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005d8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d92:	4b06      	ldr	r3, [pc, #24]	@ (8005dac <_dtoa_r+0x594>)
 8005d94:	f7fa fba0 	bl	80004d8 <__aeabi_dmul>
 8005d98:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d9c:	e7c4      	b.n	8005d28 <_dtoa_r+0x510>
 8005d9e:	bf00      	nop
 8005da0:	080082e0 	.word	0x080082e0
 8005da4:	080082b8 	.word	0x080082b8
 8005da8:	3ff00000 	.word	0x3ff00000
 8005dac:	40240000 	.word	0x40240000
 8005db0:	401c0000 	.word	0x401c0000
 8005db4:	40140000 	.word	0x40140000
 8005db8:	3fe00000 	.word	0x3fe00000
 8005dbc:	4631      	mov	r1, r6
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	f7fa fb8a 	bl	80004d8 <__aeabi_dmul>
 8005dc4:	4656      	mov	r6, sl
 8005dc6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005dca:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005dcc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005dd0:	f7fa fe32 	bl	8000a38 <__aeabi_d2iz>
 8005dd4:	4605      	mov	r5, r0
 8005dd6:	f7fa fb15 	bl	8000404 <__aeabi_i2d>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	460b      	mov	r3, r1
 8005dde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005de2:	f7fa f9c1 	bl	8000168 <__aeabi_dsub>
 8005de6:	4602      	mov	r2, r0
 8005de8:	460b      	mov	r3, r1
 8005dea:	3530      	adds	r5, #48	@ 0x30
 8005dec:	f806 5b01 	strb.w	r5, [r6], #1
 8005df0:	42a6      	cmp	r6, r4
 8005df2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005df6:	f04f 0200 	mov.w	r2, #0
 8005dfa:	d124      	bne.n	8005e46 <_dtoa_r+0x62e>
 8005dfc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005e00:	4bae      	ldr	r3, [pc, #696]	@ (80060bc <_dtoa_r+0x8a4>)
 8005e02:	f7fa f9b3 	bl	800016c <__adddf3>
 8005e06:	4602      	mov	r2, r0
 8005e08:	460b      	mov	r3, r1
 8005e0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e0e:	f7fa fdf3 	bl	80009f8 <__aeabi_dcmpgt>
 8005e12:	2800      	cmp	r0, #0
 8005e14:	d163      	bne.n	8005ede <_dtoa_r+0x6c6>
 8005e16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005e1a:	2000      	movs	r0, #0
 8005e1c:	49a7      	ldr	r1, [pc, #668]	@ (80060bc <_dtoa_r+0x8a4>)
 8005e1e:	f7fa f9a3 	bl	8000168 <__aeabi_dsub>
 8005e22:	4602      	mov	r2, r0
 8005e24:	460b      	mov	r3, r1
 8005e26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e2a:	f7fa fdc7 	bl	80009bc <__aeabi_dcmplt>
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	f43f af14 	beq.w	8005c5c <_dtoa_r+0x444>
 8005e34:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005e36:	1e73      	subs	r3, r6, #1
 8005e38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005e3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005e3e:	2b30      	cmp	r3, #48	@ 0x30
 8005e40:	d0f8      	beq.n	8005e34 <_dtoa_r+0x61c>
 8005e42:	4647      	mov	r7, r8
 8005e44:	e03b      	b.n	8005ebe <_dtoa_r+0x6a6>
 8005e46:	4b9e      	ldr	r3, [pc, #632]	@ (80060c0 <_dtoa_r+0x8a8>)
 8005e48:	f7fa fb46 	bl	80004d8 <__aeabi_dmul>
 8005e4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e50:	e7bc      	b.n	8005dcc <_dtoa_r+0x5b4>
 8005e52:	4656      	mov	r6, sl
 8005e54:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005e58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e5c:	4620      	mov	r0, r4
 8005e5e:	4629      	mov	r1, r5
 8005e60:	f7fa fc64 	bl	800072c <__aeabi_ddiv>
 8005e64:	f7fa fde8 	bl	8000a38 <__aeabi_d2iz>
 8005e68:	4680      	mov	r8, r0
 8005e6a:	f7fa facb 	bl	8000404 <__aeabi_i2d>
 8005e6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e72:	f7fa fb31 	bl	80004d8 <__aeabi_dmul>
 8005e76:	4602      	mov	r2, r0
 8005e78:	460b      	mov	r3, r1
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	4629      	mov	r1, r5
 8005e7e:	f7fa f973 	bl	8000168 <__aeabi_dsub>
 8005e82:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005e86:	9d08      	ldr	r5, [sp, #32]
 8005e88:	f806 4b01 	strb.w	r4, [r6], #1
 8005e8c:	eba6 040a 	sub.w	r4, r6, sl
 8005e90:	42a5      	cmp	r5, r4
 8005e92:	4602      	mov	r2, r0
 8005e94:	460b      	mov	r3, r1
 8005e96:	d133      	bne.n	8005f00 <_dtoa_r+0x6e8>
 8005e98:	f7fa f968 	bl	800016c <__adddf3>
 8005e9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ea0:	4604      	mov	r4, r0
 8005ea2:	460d      	mov	r5, r1
 8005ea4:	f7fa fda8 	bl	80009f8 <__aeabi_dcmpgt>
 8005ea8:	b9c0      	cbnz	r0, 8005edc <_dtoa_r+0x6c4>
 8005eaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005eae:	4620      	mov	r0, r4
 8005eb0:	4629      	mov	r1, r5
 8005eb2:	f7fa fd79 	bl	80009a8 <__aeabi_dcmpeq>
 8005eb6:	b110      	cbz	r0, 8005ebe <_dtoa_r+0x6a6>
 8005eb8:	f018 0f01 	tst.w	r8, #1
 8005ebc:	d10e      	bne.n	8005edc <_dtoa_r+0x6c4>
 8005ebe:	4648      	mov	r0, r9
 8005ec0:	9903      	ldr	r1, [sp, #12]
 8005ec2:	f000 fbbb 	bl	800663c <_Bfree>
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	7033      	strb	r3, [r6, #0]
 8005eca:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005ecc:	3701      	adds	r7, #1
 8005ece:	601f      	str	r7, [r3, #0]
 8005ed0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f000 824b 	beq.w	800636e <_dtoa_r+0xb56>
 8005ed8:	601e      	str	r6, [r3, #0]
 8005eda:	e248      	b.n	800636e <_dtoa_r+0xb56>
 8005edc:	46b8      	mov	r8, r7
 8005ede:	4633      	mov	r3, r6
 8005ee0:	461e      	mov	r6, r3
 8005ee2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ee6:	2a39      	cmp	r2, #57	@ 0x39
 8005ee8:	d106      	bne.n	8005ef8 <_dtoa_r+0x6e0>
 8005eea:	459a      	cmp	sl, r3
 8005eec:	d1f8      	bne.n	8005ee0 <_dtoa_r+0x6c8>
 8005eee:	2230      	movs	r2, #48	@ 0x30
 8005ef0:	f108 0801 	add.w	r8, r8, #1
 8005ef4:	f88a 2000 	strb.w	r2, [sl]
 8005ef8:	781a      	ldrb	r2, [r3, #0]
 8005efa:	3201      	adds	r2, #1
 8005efc:	701a      	strb	r2, [r3, #0]
 8005efe:	e7a0      	b.n	8005e42 <_dtoa_r+0x62a>
 8005f00:	2200      	movs	r2, #0
 8005f02:	4b6f      	ldr	r3, [pc, #444]	@ (80060c0 <_dtoa_r+0x8a8>)
 8005f04:	f7fa fae8 	bl	80004d8 <__aeabi_dmul>
 8005f08:	2200      	movs	r2, #0
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	4604      	mov	r4, r0
 8005f0e:	460d      	mov	r5, r1
 8005f10:	f7fa fd4a 	bl	80009a8 <__aeabi_dcmpeq>
 8005f14:	2800      	cmp	r0, #0
 8005f16:	d09f      	beq.n	8005e58 <_dtoa_r+0x640>
 8005f18:	e7d1      	b.n	8005ebe <_dtoa_r+0x6a6>
 8005f1a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005f1c:	2a00      	cmp	r2, #0
 8005f1e:	f000 80ea 	beq.w	80060f6 <_dtoa_r+0x8de>
 8005f22:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005f24:	2a01      	cmp	r2, #1
 8005f26:	f300 80cd 	bgt.w	80060c4 <_dtoa_r+0x8ac>
 8005f2a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005f2c:	2a00      	cmp	r2, #0
 8005f2e:	f000 80c1 	beq.w	80060b4 <_dtoa_r+0x89c>
 8005f32:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005f36:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f38:	9e04      	ldr	r6, [sp, #16]
 8005f3a:	9a04      	ldr	r2, [sp, #16]
 8005f3c:	2101      	movs	r1, #1
 8005f3e:	441a      	add	r2, r3
 8005f40:	9204      	str	r2, [sp, #16]
 8005f42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f44:	4648      	mov	r0, r9
 8005f46:	441a      	add	r2, r3
 8005f48:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f4a:	f000 fc2b 	bl	80067a4 <__i2b>
 8005f4e:	4605      	mov	r5, r0
 8005f50:	b166      	cbz	r6, 8005f6c <_dtoa_r+0x754>
 8005f52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	dd09      	ble.n	8005f6c <_dtoa_r+0x754>
 8005f58:	42b3      	cmp	r3, r6
 8005f5a:	bfa8      	it	ge
 8005f5c:	4633      	movge	r3, r6
 8005f5e:	9a04      	ldr	r2, [sp, #16]
 8005f60:	1af6      	subs	r6, r6, r3
 8005f62:	1ad2      	subs	r2, r2, r3
 8005f64:	9204      	str	r2, [sp, #16]
 8005f66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f6e:	b30b      	cbz	r3, 8005fb4 <_dtoa_r+0x79c>
 8005f70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	f000 80c6 	beq.w	8006104 <_dtoa_r+0x8ec>
 8005f78:	2c00      	cmp	r4, #0
 8005f7a:	f000 80c0 	beq.w	80060fe <_dtoa_r+0x8e6>
 8005f7e:	4629      	mov	r1, r5
 8005f80:	4622      	mov	r2, r4
 8005f82:	4648      	mov	r0, r9
 8005f84:	f000 fcc6 	bl	8006914 <__pow5mult>
 8005f88:	9a03      	ldr	r2, [sp, #12]
 8005f8a:	4601      	mov	r1, r0
 8005f8c:	4605      	mov	r5, r0
 8005f8e:	4648      	mov	r0, r9
 8005f90:	f000 fc1e 	bl	80067d0 <__multiply>
 8005f94:	9903      	ldr	r1, [sp, #12]
 8005f96:	4680      	mov	r8, r0
 8005f98:	4648      	mov	r0, r9
 8005f9a:	f000 fb4f 	bl	800663c <_Bfree>
 8005f9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fa0:	1b1b      	subs	r3, r3, r4
 8005fa2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fa4:	f000 80b1 	beq.w	800610a <_dtoa_r+0x8f2>
 8005fa8:	4641      	mov	r1, r8
 8005faa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fac:	4648      	mov	r0, r9
 8005fae:	f000 fcb1 	bl	8006914 <__pow5mult>
 8005fb2:	9003      	str	r0, [sp, #12]
 8005fb4:	2101      	movs	r1, #1
 8005fb6:	4648      	mov	r0, r9
 8005fb8:	f000 fbf4 	bl	80067a4 <__i2b>
 8005fbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fbe:	4604      	mov	r4, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 81d8 	beq.w	8006376 <_dtoa_r+0xb5e>
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	4601      	mov	r1, r0
 8005fca:	4648      	mov	r0, r9
 8005fcc:	f000 fca2 	bl	8006914 <__pow5mult>
 8005fd0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fd2:	4604      	mov	r4, r0
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	f300 809f 	bgt.w	8006118 <_dtoa_r+0x900>
 8005fda:	9b06      	ldr	r3, [sp, #24]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f040 8097 	bne.w	8006110 <_dtoa_r+0x8f8>
 8005fe2:	9b07      	ldr	r3, [sp, #28]
 8005fe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	f040 8093 	bne.w	8006114 <_dtoa_r+0x8fc>
 8005fee:	9b07      	ldr	r3, [sp, #28]
 8005ff0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ff4:	0d1b      	lsrs	r3, r3, #20
 8005ff6:	051b      	lsls	r3, r3, #20
 8005ff8:	b133      	cbz	r3, 8006008 <_dtoa_r+0x7f0>
 8005ffa:	9b04      	ldr	r3, [sp, #16]
 8005ffc:	3301      	adds	r3, #1
 8005ffe:	9304      	str	r3, [sp, #16]
 8006000:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006002:	3301      	adds	r3, #1
 8006004:	9309      	str	r3, [sp, #36]	@ 0x24
 8006006:	2301      	movs	r3, #1
 8006008:	930a      	str	r3, [sp, #40]	@ 0x28
 800600a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800600c:	2b00      	cmp	r3, #0
 800600e:	f000 81b8 	beq.w	8006382 <_dtoa_r+0xb6a>
 8006012:	6923      	ldr	r3, [r4, #16]
 8006014:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006018:	6918      	ldr	r0, [r3, #16]
 800601a:	f000 fb77 	bl	800670c <__hi0bits>
 800601e:	f1c0 0020 	rsb	r0, r0, #32
 8006022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006024:	4418      	add	r0, r3
 8006026:	f010 001f 	ands.w	r0, r0, #31
 800602a:	f000 8082 	beq.w	8006132 <_dtoa_r+0x91a>
 800602e:	f1c0 0320 	rsb	r3, r0, #32
 8006032:	2b04      	cmp	r3, #4
 8006034:	dd73      	ble.n	800611e <_dtoa_r+0x906>
 8006036:	9b04      	ldr	r3, [sp, #16]
 8006038:	f1c0 001c 	rsb	r0, r0, #28
 800603c:	4403      	add	r3, r0
 800603e:	9304      	str	r3, [sp, #16]
 8006040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006042:	4406      	add	r6, r0
 8006044:	4403      	add	r3, r0
 8006046:	9309      	str	r3, [sp, #36]	@ 0x24
 8006048:	9b04      	ldr	r3, [sp, #16]
 800604a:	2b00      	cmp	r3, #0
 800604c:	dd05      	ble.n	800605a <_dtoa_r+0x842>
 800604e:	461a      	mov	r2, r3
 8006050:	4648      	mov	r0, r9
 8006052:	9903      	ldr	r1, [sp, #12]
 8006054:	f000 fcb8 	bl	80069c8 <__lshift>
 8006058:	9003      	str	r0, [sp, #12]
 800605a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800605c:	2b00      	cmp	r3, #0
 800605e:	dd05      	ble.n	800606c <_dtoa_r+0x854>
 8006060:	4621      	mov	r1, r4
 8006062:	461a      	mov	r2, r3
 8006064:	4648      	mov	r0, r9
 8006066:	f000 fcaf 	bl	80069c8 <__lshift>
 800606a:	4604      	mov	r4, r0
 800606c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800606e:	2b00      	cmp	r3, #0
 8006070:	d061      	beq.n	8006136 <_dtoa_r+0x91e>
 8006072:	4621      	mov	r1, r4
 8006074:	9803      	ldr	r0, [sp, #12]
 8006076:	f000 fd13 	bl	8006aa0 <__mcmp>
 800607a:	2800      	cmp	r0, #0
 800607c:	da5b      	bge.n	8006136 <_dtoa_r+0x91e>
 800607e:	2300      	movs	r3, #0
 8006080:	220a      	movs	r2, #10
 8006082:	4648      	mov	r0, r9
 8006084:	9903      	ldr	r1, [sp, #12]
 8006086:	f000 fafb 	bl	8006680 <__multadd>
 800608a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800608c:	f107 38ff 	add.w	r8, r7, #4294967295
 8006090:	9003      	str	r0, [sp, #12]
 8006092:	2b00      	cmp	r3, #0
 8006094:	f000 8177 	beq.w	8006386 <_dtoa_r+0xb6e>
 8006098:	4629      	mov	r1, r5
 800609a:	2300      	movs	r3, #0
 800609c:	220a      	movs	r2, #10
 800609e:	4648      	mov	r0, r9
 80060a0:	f000 faee 	bl	8006680 <__multadd>
 80060a4:	f1bb 0f00 	cmp.w	fp, #0
 80060a8:	4605      	mov	r5, r0
 80060aa:	dc6f      	bgt.n	800618c <_dtoa_r+0x974>
 80060ac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060ae:	2b02      	cmp	r3, #2
 80060b0:	dc49      	bgt.n	8006146 <_dtoa_r+0x92e>
 80060b2:	e06b      	b.n	800618c <_dtoa_r+0x974>
 80060b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80060b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80060ba:	e73c      	b.n	8005f36 <_dtoa_r+0x71e>
 80060bc:	3fe00000 	.word	0x3fe00000
 80060c0:	40240000 	.word	0x40240000
 80060c4:	9b08      	ldr	r3, [sp, #32]
 80060c6:	1e5c      	subs	r4, r3, #1
 80060c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060ca:	42a3      	cmp	r3, r4
 80060cc:	db09      	blt.n	80060e2 <_dtoa_r+0x8ca>
 80060ce:	1b1c      	subs	r4, r3, r4
 80060d0:	9b08      	ldr	r3, [sp, #32]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f6bf af30 	bge.w	8005f38 <_dtoa_r+0x720>
 80060d8:	9b04      	ldr	r3, [sp, #16]
 80060da:	9a08      	ldr	r2, [sp, #32]
 80060dc:	1a9e      	subs	r6, r3, r2
 80060de:	2300      	movs	r3, #0
 80060e0:	e72b      	b.n	8005f3a <_dtoa_r+0x722>
 80060e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80060e6:	1ae3      	subs	r3, r4, r3
 80060e8:	441a      	add	r2, r3
 80060ea:	940a      	str	r4, [sp, #40]	@ 0x28
 80060ec:	9e04      	ldr	r6, [sp, #16]
 80060ee:	2400      	movs	r4, #0
 80060f0:	9b08      	ldr	r3, [sp, #32]
 80060f2:	920e      	str	r2, [sp, #56]	@ 0x38
 80060f4:	e721      	b.n	8005f3a <_dtoa_r+0x722>
 80060f6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80060f8:	9e04      	ldr	r6, [sp, #16]
 80060fa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80060fc:	e728      	b.n	8005f50 <_dtoa_r+0x738>
 80060fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006102:	e751      	b.n	8005fa8 <_dtoa_r+0x790>
 8006104:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006106:	9903      	ldr	r1, [sp, #12]
 8006108:	e750      	b.n	8005fac <_dtoa_r+0x794>
 800610a:	f8cd 800c 	str.w	r8, [sp, #12]
 800610e:	e751      	b.n	8005fb4 <_dtoa_r+0x79c>
 8006110:	2300      	movs	r3, #0
 8006112:	e779      	b.n	8006008 <_dtoa_r+0x7f0>
 8006114:	9b06      	ldr	r3, [sp, #24]
 8006116:	e777      	b.n	8006008 <_dtoa_r+0x7f0>
 8006118:	2300      	movs	r3, #0
 800611a:	930a      	str	r3, [sp, #40]	@ 0x28
 800611c:	e779      	b.n	8006012 <_dtoa_r+0x7fa>
 800611e:	d093      	beq.n	8006048 <_dtoa_r+0x830>
 8006120:	9a04      	ldr	r2, [sp, #16]
 8006122:	331c      	adds	r3, #28
 8006124:	441a      	add	r2, r3
 8006126:	9204      	str	r2, [sp, #16]
 8006128:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800612a:	441e      	add	r6, r3
 800612c:	441a      	add	r2, r3
 800612e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006130:	e78a      	b.n	8006048 <_dtoa_r+0x830>
 8006132:	4603      	mov	r3, r0
 8006134:	e7f4      	b.n	8006120 <_dtoa_r+0x908>
 8006136:	9b08      	ldr	r3, [sp, #32]
 8006138:	46b8      	mov	r8, r7
 800613a:	2b00      	cmp	r3, #0
 800613c:	dc20      	bgt.n	8006180 <_dtoa_r+0x968>
 800613e:	469b      	mov	fp, r3
 8006140:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006142:	2b02      	cmp	r3, #2
 8006144:	dd1e      	ble.n	8006184 <_dtoa_r+0x96c>
 8006146:	f1bb 0f00 	cmp.w	fp, #0
 800614a:	f47f adb1 	bne.w	8005cb0 <_dtoa_r+0x498>
 800614e:	4621      	mov	r1, r4
 8006150:	465b      	mov	r3, fp
 8006152:	2205      	movs	r2, #5
 8006154:	4648      	mov	r0, r9
 8006156:	f000 fa93 	bl	8006680 <__multadd>
 800615a:	4601      	mov	r1, r0
 800615c:	4604      	mov	r4, r0
 800615e:	9803      	ldr	r0, [sp, #12]
 8006160:	f000 fc9e 	bl	8006aa0 <__mcmp>
 8006164:	2800      	cmp	r0, #0
 8006166:	f77f ada3 	ble.w	8005cb0 <_dtoa_r+0x498>
 800616a:	4656      	mov	r6, sl
 800616c:	2331      	movs	r3, #49	@ 0x31
 800616e:	f108 0801 	add.w	r8, r8, #1
 8006172:	f806 3b01 	strb.w	r3, [r6], #1
 8006176:	e59f      	b.n	8005cb8 <_dtoa_r+0x4a0>
 8006178:	46b8      	mov	r8, r7
 800617a:	9c08      	ldr	r4, [sp, #32]
 800617c:	4625      	mov	r5, r4
 800617e:	e7f4      	b.n	800616a <_dtoa_r+0x952>
 8006180:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006184:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006186:	2b00      	cmp	r3, #0
 8006188:	f000 8101 	beq.w	800638e <_dtoa_r+0xb76>
 800618c:	2e00      	cmp	r6, #0
 800618e:	dd05      	ble.n	800619c <_dtoa_r+0x984>
 8006190:	4629      	mov	r1, r5
 8006192:	4632      	mov	r2, r6
 8006194:	4648      	mov	r0, r9
 8006196:	f000 fc17 	bl	80069c8 <__lshift>
 800619a:	4605      	mov	r5, r0
 800619c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d05c      	beq.n	800625c <_dtoa_r+0xa44>
 80061a2:	4648      	mov	r0, r9
 80061a4:	6869      	ldr	r1, [r5, #4]
 80061a6:	f000 fa09 	bl	80065bc <_Balloc>
 80061aa:	4606      	mov	r6, r0
 80061ac:	b928      	cbnz	r0, 80061ba <_dtoa_r+0x9a2>
 80061ae:	4602      	mov	r2, r0
 80061b0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80061b4:	4b80      	ldr	r3, [pc, #512]	@ (80063b8 <_dtoa_r+0xba0>)
 80061b6:	f7ff bb43 	b.w	8005840 <_dtoa_r+0x28>
 80061ba:	692a      	ldr	r2, [r5, #16]
 80061bc:	f105 010c 	add.w	r1, r5, #12
 80061c0:	3202      	adds	r2, #2
 80061c2:	0092      	lsls	r2, r2, #2
 80061c4:	300c      	adds	r0, #12
 80061c6:	f000 ff9d 	bl	8007104 <memcpy>
 80061ca:	2201      	movs	r2, #1
 80061cc:	4631      	mov	r1, r6
 80061ce:	4648      	mov	r0, r9
 80061d0:	f000 fbfa 	bl	80069c8 <__lshift>
 80061d4:	462f      	mov	r7, r5
 80061d6:	4605      	mov	r5, r0
 80061d8:	f10a 0301 	add.w	r3, sl, #1
 80061dc:	9304      	str	r3, [sp, #16]
 80061de:	eb0a 030b 	add.w	r3, sl, fp
 80061e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80061e4:	9b06      	ldr	r3, [sp, #24]
 80061e6:	f003 0301 	and.w	r3, r3, #1
 80061ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80061ec:	9b04      	ldr	r3, [sp, #16]
 80061ee:	4621      	mov	r1, r4
 80061f0:	9803      	ldr	r0, [sp, #12]
 80061f2:	f103 3bff 	add.w	fp, r3, #4294967295
 80061f6:	f7ff fa84 	bl	8005702 <quorem>
 80061fa:	4603      	mov	r3, r0
 80061fc:	4639      	mov	r1, r7
 80061fe:	3330      	adds	r3, #48	@ 0x30
 8006200:	9006      	str	r0, [sp, #24]
 8006202:	9803      	ldr	r0, [sp, #12]
 8006204:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006206:	f000 fc4b 	bl	8006aa0 <__mcmp>
 800620a:	462a      	mov	r2, r5
 800620c:	9008      	str	r0, [sp, #32]
 800620e:	4621      	mov	r1, r4
 8006210:	4648      	mov	r0, r9
 8006212:	f000 fc61 	bl	8006ad8 <__mdiff>
 8006216:	68c2      	ldr	r2, [r0, #12]
 8006218:	4606      	mov	r6, r0
 800621a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800621c:	bb02      	cbnz	r2, 8006260 <_dtoa_r+0xa48>
 800621e:	4601      	mov	r1, r0
 8006220:	9803      	ldr	r0, [sp, #12]
 8006222:	f000 fc3d 	bl	8006aa0 <__mcmp>
 8006226:	4602      	mov	r2, r0
 8006228:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800622a:	4631      	mov	r1, r6
 800622c:	4648      	mov	r0, r9
 800622e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006232:	f000 fa03 	bl	800663c <_Bfree>
 8006236:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006238:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800623a:	9e04      	ldr	r6, [sp, #16]
 800623c:	ea42 0103 	orr.w	r1, r2, r3
 8006240:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006242:	4319      	orrs	r1, r3
 8006244:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006246:	d10d      	bne.n	8006264 <_dtoa_r+0xa4c>
 8006248:	2b39      	cmp	r3, #57	@ 0x39
 800624a:	d027      	beq.n	800629c <_dtoa_r+0xa84>
 800624c:	9a08      	ldr	r2, [sp, #32]
 800624e:	2a00      	cmp	r2, #0
 8006250:	dd01      	ble.n	8006256 <_dtoa_r+0xa3e>
 8006252:	9b06      	ldr	r3, [sp, #24]
 8006254:	3331      	adds	r3, #49	@ 0x31
 8006256:	f88b 3000 	strb.w	r3, [fp]
 800625a:	e52e      	b.n	8005cba <_dtoa_r+0x4a2>
 800625c:	4628      	mov	r0, r5
 800625e:	e7b9      	b.n	80061d4 <_dtoa_r+0x9bc>
 8006260:	2201      	movs	r2, #1
 8006262:	e7e2      	b.n	800622a <_dtoa_r+0xa12>
 8006264:	9908      	ldr	r1, [sp, #32]
 8006266:	2900      	cmp	r1, #0
 8006268:	db04      	blt.n	8006274 <_dtoa_r+0xa5c>
 800626a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800626c:	4301      	orrs	r1, r0
 800626e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006270:	4301      	orrs	r1, r0
 8006272:	d120      	bne.n	80062b6 <_dtoa_r+0xa9e>
 8006274:	2a00      	cmp	r2, #0
 8006276:	ddee      	ble.n	8006256 <_dtoa_r+0xa3e>
 8006278:	2201      	movs	r2, #1
 800627a:	9903      	ldr	r1, [sp, #12]
 800627c:	4648      	mov	r0, r9
 800627e:	9304      	str	r3, [sp, #16]
 8006280:	f000 fba2 	bl	80069c8 <__lshift>
 8006284:	4621      	mov	r1, r4
 8006286:	9003      	str	r0, [sp, #12]
 8006288:	f000 fc0a 	bl	8006aa0 <__mcmp>
 800628c:	2800      	cmp	r0, #0
 800628e:	9b04      	ldr	r3, [sp, #16]
 8006290:	dc02      	bgt.n	8006298 <_dtoa_r+0xa80>
 8006292:	d1e0      	bne.n	8006256 <_dtoa_r+0xa3e>
 8006294:	07da      	lsls	r2, r3, #31
 8006296:	d5de      	bpl.n	8006256 <_dtoa_r+0xa3e>
 8006298:	2b39      	cmp	r3, #57	@ 0x39
 800629a:	d1da      	bne.n	8006252 <_dtoa_r+0xa3a>
 800629c:	2339      	movs	r3, #57	@ 0x39
 800629e:	f88b 3000 	strb.w	r3, [fp]
 80062a2:	4633      	mov	r3, r6
 80062a4:	461e      	mov	r6, r3
 80062a6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80062aa:	3b01      	subs	r3, #1
 80062ac:	2a39      	cmp	r2, #57	@ 0x39
 80062ae:	d04e      	beq.n	800634e <_dtoa_r+0xb36>
 80062b0:	3201      	adds	r2, #1
 80062b2:	701a      	strb	r2, [r3, #0]
 80062b4:	e501      	b.n	8005cba <_dtoa_r+0x4a2>
 80062b6:	2a00      	cmp	r2, #0
 80062b8:	dd03      	ble.n	80062c2 <_dtoa_r+0xaaa>
 80062ba:	2b39      	cmp	r3, #57	@ 0x39
 80062bc:	d0ee      	beq.n	800629c <_dtoa_r+0xa84>
 80062be:	3301      	adds	r3, #1
 80062c0:	e7c9      	b.n	8006256 <_dtoa_r+0xa3e>
 80062c2:	9a04      	ldr	r2, [sp, #16]
 80062c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80062c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80062ca:	428a      	cmp	r2, r1
 80062cc:	d028      	beq.n	8006320 <_dtoa_r+0xb08>
 80062ce:	2300      	movs	r3, #0
 80062d0:	220a      	movs	r2, #10
 80062d2:	9903      	ldr	r1, [sp, #12]
 80062d4:	4648      	mov	r0, r9
 80062d6:	f000 f9d3 	bl	8006680 <__multadd>
 80062da:	42af      	cmp	r7, r5
 80062dc:	9003      	str	r0, [sp, #12]
 80062de:	f04f 0300 	mov.w	r3, #0
 80062e2:	f04f 020a 	mov.w	r2, #10
 80062e6:	4639      	mov	r1, r7
 80062e8:	4648      	mov	r0, r9
 80062ea:	d107      	bne.n	80062fc <_dtoa_r+0xae4>
 80062ec:	f000 f9c8 	bl	8006680 <__multadd>
 80062f0:	4607      	mov	r7, r0
 80062f2:	4605      	mov	r5, r0
 80062f4:	9b04      	ldr	r3, [sp, #16]
 80062f6:	3301      	adds	r3, #1
 80062f8:	9304      	str	r3, [sp, #16]
 80062fa:	e777      	b.n	80061ec <_dtoa_r+0x9d4>
 80062fc:	f000 f9c0 	bl	8006680 <__multadd>
 8006300:	4629      	mov	r1, r5
 8006302:	4607      	mov	r7, r0
 8006304:	2300      	movs	r3, #0
 8006306:	220a      	movs	r2, #10
 8006308:	4648      	mov	r0, r9
 800630a:	f000 f9b9 	bl	8006680 <__multadd>
 800630e:	4605      	mov	r5, r0
 8006310:	e7f0      	b.n	80062f4 <_dtoa_r+0xadc>
 8006312:	f1bb 0f00 	cmp.w	fp, #0
 8006316:	bfcc      	ite	gt
 8006318:	465e      	movgt	r6, fp
 800631a:	2601      	movle	r6, #1
 800631c:	2700      	movs	r7, #0
 800631e:	4456      	add	r6, sl
 8006320:	2201      	movs	r2, #1
 8006322:	9903      	ldr	r1, [sp, #12]
 8006324:	4648      	mov	r0, r9
 8006326:	9304      	str	r3, [sp, #16]
 8006328:	f000 fb4e 	bl	80069c8 <__lshift>
 800632c:	4621      	mov	r1, r4
 800632e:	9003      	str	r0, [sp, #12]
 8006330:	f000 fbb6 	bl	8006aa0 <__mcmp>
 8006334:	2800      	cmp	r0, #0
 8006336:	dcb4      	bgt.n	80062a2 <_dtoa_r+0xa8a>
 8006338:	d102      	bne.n	8006340 <_dtoa_r+0xb28>
 800633a:	9b04      	ldr	r3, [sp, #16]
 800633c:	07db      	lsls	r3, r3, #31
 800633e:	d4b0      	bmi.n	80062a2 <_dtoa_r+0xa8a>
 8006340:	4633      	mov	r3, r6
 8006342:	461e      	mov	r6, r3
 8006344:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006348:	2a30      	cmp	r2, #48	@ 0x30
 800634a:	d0fa      	beq.n	8006342 <_dtoa_r+0xb2a>
 800634c:	e4b5      	b.n	8005cba <_dtoa_r+0x4a2>
 800634e:	459a      	cmp	sl, r3
 8006350:	d1a8      	bne.n	80062a4 <_dtoa_r+0xa8c>
 8006352:	2331      	movs	r3, #49	@ 0x31
 8006354:	f108 0801 	add.w	r8, r8, #1
 8006358:	f88a 3000 	strb.w	r3, [sl]
 800635c:	e4ad      	b.n	8005cba <_dtoa_r+0x4a2>
 800635e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006360:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80063bc <_dtoa_r+0xba4>
 8006364:	b11b      	cbz	r3, 800636e <_dtoa_r+0xb56>
 8006366:	f10a 0308 	add.w	r3, sl, #8
 800636a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800636c:	6013      	str	r3, [r2, #0]
 800636e:	4650      	mov	r0, sl
 8006370:	b017      	add	sp, #92	@ 0x5c
 8006372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006376:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006378:	2b01      	cmp	r3, #1
 800637a:	f77f ae2e 	ble.w	8005fda <_dtoa_r+0x7c2>
 800637e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006380:	930a      	str	r3, [sp, #40]	@ 0x28
 8006382:	2001      	movs	r0, #1
 8006384:	e64d      	b.n	8006022 <_dtoa_r+0x80a>
 8006386:	f1bb 0f00 	cmp.w	fp, #0
 800638a:	f77f aed9 	ble.w	8006140 <_dtoa_r+0x928>
 800638e:	4656      	mov	r6, sl
 8006390:	4621      	mov	r1, r4
 8006392:	9803      	ldr	r0, [sp, #12]
 8006394:	f7ff f9b5 	bl	8005702 <quorem>
 8006398:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800639c:	f806 3b01 	strb.w	r3, [r6], #1
 80063a0:	eba6 020a 	sub.w	r2, r6, sl
 80063a4:	4593      	cmp	fp, r2
 80063a6:	ddb4      	ble.n	8006312 <_dtoa_r+0xafa>
 80063a8:	2300      	movs	r3, #0
 80063aa:	220a      	movs	r2, #10
 80063ac:	4648      	mov	r0, r9
 80063ae:	9903      	ldr	r1, [sp, #12]
 80063b0:	f000 f966 	bl	8006680 <__multadd>
 80063b4:	9003      	str	r0, [sp, #12]
 80063b6:	e7eb      	b.n	8006390 <_dtoa_r+0xb78>
 80063b8:	080081e6 	.word	0x080081e6
 80063bc:	0800816a 	.word	0x0800816a

080063c0 <_free_r>:
 80063c0:	b538      	push	{r3, r4, r5, lr}
 80063c2:	4605      	mov	r5, r0
 80063c4:	2900      	cmp	r1, #0
 80063c6:	d040      	beq.n	800644a <_free_r+0x8a>
 80063c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063cc:	1f0c      	subs	r4, r1, #4
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	bfb8      	it	lt
 80063d2:	18e4      	addlt	r4, r4, r3
 80063d4:	f000 f8e6 	bl	80065a4 <__malloc_lock>
 80063d8:	4a1c      	ldr	r2, [pc, #112]	@ (800644c <_free_r+0x8c>)
 80063da:	6813      	ldr	r3, [r2, #0]
 80063dc:	b933      	cbnz	r3, 80063ec <_free_r+0x2c>
 80063de:	6063      	str	r3, [r4, #4]
 80063e0:	6014      	str	r4, [r2, #0]
 80063e2:	4628      	mov	r0, r5
 80063e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063e8:	f000 b8e2 	b.w	80065b0 <__malloc_unlock>
 80063ec:	42a3      	cmp	r3, r4
 80063ee:	d908      	bls.n	8006402 <_free_r+0x42>
 80063f0:	6820      	ldr	r0, [r4, #0]
 80063f2:	1821      	adds	r1, r4, r0
 80063f4:	428b      	cmp	r3, r1
 80063f6:	bf01      	itttt	eq
 80063f8:	6819      	ldreq	r1, [r3, #0]
 80063fa:	685b      	ldreq	r3, [r3, #4]
 80063fc:	1809      	addeq	r1, r1, r0
 80063fe:	6021      	streq	r1, [r4, #0]
 8006400:	e7ed      	b.n	80063de <_free_r+0x1e>
 8006402:	461a      	mov	r2, r3
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	b10b      	cbz	r3, 800640c <_free_r+0x4c>
 8006408:	42a3      	cmp	r3, r4
 800640a:	d9fa      	bls.n	8006402 <_free_r+0x42>
 800640c:	6811      	ldr	r1, [r2, #0]
 800640e:	1850      	adds	r0, r2, r1
 8006410:	42a0      	cmp	r0, r4
 8006412:	d10b      	bne.n	800642c <_free_r+0x6c>
 8006414:	6820      	ldr	r0, [r4, #0]
 8006416:	4401      	add	r1, r0
 8006418:	1850      	adds	r0, r2, r1
 800641a:	4283      	cmp	r3, r0
 800641c:	6011      	str	r1, [r2, #0]
 800641e:	d1e0      	bne.n	80063e2 <_free_r+0x22>
 8006420:	6818      	ldr	r0, [r3, #0]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	4408      	add	r0, r1
 8006426:	6010      	str	r0, [r2, #0]
 8006428:	6053      	str	r3, [r2, #4]
 800642a:	e7da      	b.n	80063e2 <_free_r+0x22>
 800642c:	d902      	bls.n	8006434 <_free_r+0x74>
 800642e:	230c      	movs	r3, #12
 8006430:	602b      	str	r3, [r5, #0]
 8006432:	e7d6      	b.n	80063e2 <_free_r+0x22>
 8006434:	6820      	ldr	r0, [r4, #0]
 8006436:	1821      	adds	r1, r4, r0
 8006438:	428b      	cmp	r3, r1
 800643a:	bf01      	itttt	eq
 800643c:	6819      	ldreq	r1, [r3, #0]
 800643e:	685b      	ldreq	r3, [r3, #4]
 8006440:	1809      	addeq	r1, r1, r0
 8006442:	6021      	streq	r1, [r4, #0]
 8006444:	6063      	str	r3, [r4, #4]
 8006446:	6054      	str	r4, [r2, #4]
 8006448:	e7cb      	b.n	80063e2 <_free_r+0x22>
 800644a:	bd38      	pop	{r3, r4, r5, pc}
 800644c:	2000044c 	.word	0x2000044c

08006450 <malloc>:
 8006450:	4b02      	ldr	r3, [pc, #8]	@ (800645c <malloc+0xc>)
 8006452:	4601      	mov	r1, r0
 8006454:	6818      	ldr	r0, [r3, #0]
 8006456:	f000 b825 	b.w	80064a4 <_malloc_r>
 800645a:	bf00      	nop
 800645c:	20000018 	.word	0x20000018

08006460 <sbrk_aligned>:
 8006460:	b570      	push	{r4, r5, r6, lr}
 8006462:	4e0f      	ldr	r6, [pc, #60]	@ (80064a0 <sbrk_aligned+0x40>)
 8006464:	460c      	mov	r4, r1
 8006466:	6831      	ldr	r1, [r6, #0]
 8006468:	4605      	mov	r5, r0
 800646a:	b911      	cbnz	r1, 8006472 <sbrk_aligned+0x12>
 800646c:	f000 fe3a 	bl	80070e4 <_sbrk_r>
 8006470:	6030      	str	r0, [r6, #0]
 8006472:	4621      	mov	r1, r4
 8006474:	4628      	mov	r0, r5
 8006476:	f000 fe35 	bl	80070e4 <_sbrk_r>
 800647a:	1c43      	adds	r3, r0, #1
 800647c:	d103      	bne.n	8006486 <sbrk_aligned+0x26>
 800647e:	f04f 34ff 	mov.w	r4, #4294967295
 8006482:	4620      	mov	r0, r4
 8006484:	bd70      	pop	{r4, r5, r6, pc}
 8006486:	1cc4      	adds	r4, r0, #3
 8006488:	f024 0403 	bic.w	r4, r4, #3
 800648c:	42a0      	cmp	r0, r4
 800648e:	d0f8      	beq.n	8006482 <sbrk_aligned+0x22>
 8006490:	1a21      	subs	r1, r4, r0
 8006492:	4628      	mov	r0, r5
 8006494:	f000 fe26 	bl	80070e4 <_sbrk_r>
 8006498:	3001      	adds	r0, #1
 800649a:	d1f2      	bne.n	8006482 <sbrk_aligned+0x22>
 800649c:	e7ef      	b.n	800647e <sbrk_aligned+0x1e>
 800649e:	bf00      	nop
 80064a0:	20000448 	.word	0x20000448

080064a4 <_malloc_r>:
 80064a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064a8:	1ccd      	adds	r5, r1, #3
 80064aa:	f025 0503 	bic.w	r5, r5, #3
 80064ae:	3508      	adds	r5, #8
 80064b0:	2d0c      	cmp	r5, #12
 80064b2:	bf38      	it	cc
 80064b4:	250c      	movcc	r5, #12
 80064b6:	2d00      	cmp	r5, #0
 80064b8:	4606      	mov	r6, r0
 80064ba:	db01      	blt.n	80064c0 <_malloc_r+0x1c>
 80064bc:	42a9      	cmp	r1, r5
 80064be:	d904      	bls.n	80064ca <_malloc_r+0x26>
 80064c0:	230c      	movs	r3, #12
 80064c2:	6033      	str	r3, [r6, #0]
 80064c4:	2000      	movs	r0, #0
 80064c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80065a0 <_malloc_r+0xfc>
 80064ce:	f000 f869 	bl	80065a4 <__malloc_lock>
 80064d2:	f8d8 3000 	ldr.w	r3, [r8]
 80064d6:	461c      	mov	r4, r3
 80064d8:	bb44      	cbnz	r4, 800652c <_malloc_r+0x88>
 80064da:	4629      	mov	r1, r5
 80064dc:	4630      	mov	r0, r6
 80064de:	f7ff ffbf 	bl	8006460 <sbrk_aligned>
 80064e2:	1c43      	adds	r3, r0, #1
 80064e4:	4604      	mov	r4, r0
 80064e6:	d158      	bne.n	800659a <_malloc_r+0xf6>
 80064e8:	f8d8 4000 	ldr.w	r4, [r8]
 80064ec:	4627      	mov	r7, r4
 80064ee:	2f00      	cmp	r7, #0
 80064f0:	d143      	bne.n	800657a <_malloc_r+0xd6>
 80064f2:	2c00      	cmp	r4, #0
 80064f4:	d04b      	beq.n	800658e <_malloc_r+0xea>
 80064f6:	6823      	ldr	r3, [r4, #0]
 80064f8:	4639      	mov	r1, r7
 80064fa:	4630      	mov	r0, r6
 80064fc:	eb04 0903 	add.w	r9, r4, r3
 8006500:	f000 fdf0 	bl	80070e4 <_sbrk_r>
 8006504:	4581      	cmp	r9, r0
 8006506:	d142      	bne.n	800658e <_malloc_r+0xea>
 8006508:	6821      	ldr	r1, [r4, #0]
 800650a:	4630      	mov	r0, r6
 800650c:	1a6d      	subs	r5, r5, r1
 800650e:	4629      	mov	r1, r5
 8006510:	f7ff ffa6 	bl	8006460 <sbrk_aligned>
 8006514:	3001      	adds	r0, #1
 8006516:	d03a      	beq.n	800658e <_malloc_r+0xea>
 8006518:	6823      	ldr	r3, [r4, #0]
 800651a:	442b      	add	r3, r5
 800651c:	6023      	str	r3, [r4, #0]
 800651e:	f8d8 3000 	ldr.w	r3, [r8]
 8006522:	685a      	ldr	r2, [r3, #4]
 8006524:	bb62      	cbnz	r2, 8006580 <_malloc_r+0xdc>
 8006526:	f8c8 7000 	str.w	r7, [r8]
 800652a:	e00f      	b.n	800654c <_malloc_r+0xa8>
 800652c:	6822      	ldr	r2, [r4, #0]
 800652e:	1b52      	subs	r2, r2, r5
 8006530:	d420      	bmi.n	8006574 <_malloc_r+0xd0>
 8006532:	2a0b      	cmp	r2, #11
 8006534:	d917      	bls.n	8006566 <_malloc_r+0xc2>
 8006536:	1961      	adds	r1, r4, r5
 8006538:	42a3      	cmp	r3, r4
 800653a:	6025      	str	r5, [r4, #0]
 800653c:	bf18      	it	ne
 800653e:	6059      	strne	r1, [r3, #4]
 8006540:	6863      	ldr	r3, [r4, #4]
 8006542:	bf08      	it	eq
 8006544:	f8c8 1000 	streq.w	r1, [r8]
 8006548:	5162      	str	r2, [r4, r5]
 800654a:	604b      	str	r3, [r1, #4]
 800654c:	4630      	mov	r0, r6
 800654e:	f000 f82f 	bl	80065b0 <__malloc_unlock>
 8006552:	f104 000b 	add.w	r0, r4, #11
 8006556:	1d23      	adds	r3, r4, #4
 8006558:	f020 0007 	bic.w	r0, r0, #7
 800655c:	1ac2      	subs	r2, r0, r3
 800655e:	bf1c      	itt	ne
 8006560:	1a1b      	subne	r3, r3, r0
 8006562:	50a3      	strne	r3, [r4, r2]
 8006564:	e7af      	b.n	80064c6 <_malloc_r+0x22>
 8006566:	6862      	ldr	r2, [r4, #4]
 8006568:	42a3      	cmp	r3, r4
 800656a:	bf0c      	ite	eq
 800656c:	f8c8 2000 	streq.w	r2, [r8]
 8006570:	605a      	strne	r2, [r3, #4]
 8006572:	e7eb      	b.n	800654c <_malloc_r+0xa8>
 8006574:	4623      	mov	r3, r4
 8006576:	6864      	ldr	r4, [r4, #4]
 8006578:	e7ae      	b.n	80064d8 <_malloc_r+0x34>
 800657a:	463c      	mov	r4, r7
 800657c:	687f      	ldr	r7, [r7, #4]
 800657e:	e7b6      	b.n	80064ee <_malloc_r+0x4a>
 8006580:	461a      	mov	r2, r3
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	42a3      	cmp	r3, r4
 8006586:	d1fb      	bne.n	8006580 <_malloc_r+0xdc>
 8006588:	2300      	movs	r3, #0
 800658a:	6053      	str	r3, [r2, #4]
 800658c:	e7de      	b.n	800654c <_malloc_r+0xa8>
 800658e:	230c      	movs	r3, #12
 8006590:	4630      	mov	r0, r6
 8006592:	6033      	str	r3, [r6, #0]
 8006594:	f000 f80c 	bl	80065b0 <__malloc_unlock>
 8006598:	e794      	b.n	80064c4 <_malloc_r+0x20>
 800659a:	6005      	str	r5, [r0, #0]
 800659c:	e7d6      	b.n	800654c <_malloc_r+0xa8>
 800659e:	bf00      	nop
 80065a0:	2000044c 	.word	0x2000044c

080065a4 <__malloc_lock>:
 80065a4:	4801      	ldr	r0, [pc, #4]	@ (80065ac <__malloc_lock+0x8>)
 80065a6:	f7ff b89c 	b.w	80056e2 <__retarget_lock_acquire_recursive>
 80065aa:	bf00      	nop
 80065ac:	20000444 	.word	0x20000444

080065b0 <__malloc_unlock>:
 80065b0:	4801      	ldr	r0, [pc, #4]	@ (80065b8 <__malloc_unlock+0x8>)
 80065b2:	f7ff b897 	b.w	80056e4 <__retarget_lock_release_recursive>
 80065b6:	bf00      	nop
 80065b8:	20000444 	.word	0x20000444

080065bc <_Balloc>:
 80065bc:	b570      	push	{r4, r5, r6, lr}
 80065be:	69c6      	ldr	r6, [r0, #28]
 80065c0:	4604      	mov	r4, r0
 80065c2:	460d      	mov	r5, r1
 80065c4:	b976      	cbnz	r6, 80065e4 <_Balloc+0x28>
 80065c6:	2010      	movs	r0, #16
 80065c8:	f7ff ff42 	bl	8006450 <malloc>
 80065cc:	4602      	mov	r2, r0
 80065ce:	61e0      	str	r0, [r4, #28]
 80065d0:	b920      	cbnz	r0, 80065dc <_Balloc+0x20>
 80065d2:	216b      	movs	r1, #107	@ 0x6b
 80065d4:	4b17      	ldr	r3, [pc, #92]	@ (8006634 <_Balloc+0x78>)
 80065d6:	4818      	ldr	r0, [pc, #96]	@ (8006638 <_Balloc+0x7c>)
 80065d8:	f000 fda2 	bl	8007120 <__assert_func>
 80065dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065e0:	6006      	str	r6, [r0, #0]
 80065e2:	60c6      	str	r6, [r0, #12]
 80065e4:	69e6      	ldr	r6, [r4, #28]
 80065e6:	68f3      	ldr	r3, [r6, #12]
 80065e8:	b183      	cbz	r3, 800660c <_Balloc+0x50>
 80065ea:	69e3      	ldr	r3, [r4, #28]
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80065f2:	b9b8      	cbnz	r0, 8006624 <_Balloc+0x68>
 80065f4:	2101      	movs	r1, #1
 80065f6:	fa01 f605 	lsl.w	r6, r1, r5
 80065fa:	1d72      	adds	r2, r6, #5
 80065fc:	4620      	mov	r0, r4
 80065fe:	0092      	lsls	r2, r2, #2
 8006600:	f000 fdac 	bl	800715c <_calloc_r>
 8006604:	b160      	cbz	r0, 8006620 <_Balloc+0x64>
 8006606:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800660a:	e00e      	b.n	800662a <_Balloc+0x6e>
 800660c:	2221      	movs	r2, #33	@ 0x21
 800660e:	2104      	movs	r1, #4
 8006610:	4620      	mov	r0, r4
 8006612:	f000 fda3 	bl	800715c <_calloc_r>
 8006616:	69e3      	ldr	r3, [r4, #28]
 8006618:	60f0      	str	r0, [r6, #12]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d1e4      	bne.n	80065ea <_Balloc+0x2e>
 8006620:	2000      	movs	r0, #0
 8006622:	bd70      	pop	{r4, r5, r6, pc}
 8006624:	6802      	ldr	r2, [r0, #0]
 8006626:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800662a:	2300      	movs	r3, #0
 800662c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006630:	e7f7      	b.n	8006622 <_Balloc+0x66>
 8006632:	bf00      	nop
 8006634:	08008177 	.word	0x08008177
 8006638:	080081f7 	.word	0x080081f7

0800663c <_Bfree>:
 800663c:	b570      	push	{r4, r5, r6, lr}
 800663e:	69c6      	ldr	r6, [r0, #28]
 8006640:	4605      	mov	r5, r0
 8006642:	460c      	mov	r4, r1
 8006644:	b976      	cbnz	r6, 8006664 <_Bfree+0x28>
 8006646:	2010      	movs	r0, #16
 8006648:	f7ff ff02 	bl	8006450 <malloc>
 800664c:	4602      	mov	r2, r0
 800664e:	61e8      	str	r0, [r5, #28]
 8006650:	b920      	cbnz	r0, 800665c <_Bfree+0x20>
 8006652:	218f      	movs	r1, #143	@ 0x8f
 8006654:	4b08      	ldr	r3, [pc, #32]	@ (8006678 <_Bfree+0x3c>)
 8006656:	4809      	ldr	r0, [pc, #36]	@ (800667c <_Bfree+0x40>)
 8006658:	f000 fd62 	bl	8007120 <__assert_func>
 800665c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006660:	6006      	str	r6, [r0, #0]
 8006662:	60c6      	str	r6, [r0, #12]
 8006664:	b13c      	cbz	r4, 8006676 <_Bfree+0x3a>
 8006666:	69eb      	ldr	r3, [r5, #28]
 8006668:	6862      	ldr	r2, [r4, #4]
 800666a:	68db      	ldr	r3, [r3, #12]
 800666c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006670:	6021      	str	r1, [r4, #0]
 8006672:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006676:	bd70      	pop	{r4, r5, r6, pc}
 8006678:	08008177 	.word	0x08008177
 800667c:	080081f7 	.word	0x080081f7

08006680 <__multadd>:
 8006680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006684:	4607      	mov	r7, r0
 8006686:	460c      	mov	r4, r1
 8006688:	461e      	mov	r6, r3
 800668a:	2000      	movs	r0, #0
 800668c:	690d      	ldr	r5, [r1, #16]
 800668e:	f101 0c14 	add.w	ip, r1, #20
 8006692:	f8dc 3000 	ldr.w	r3, [ip]
 8006696:	3001      	adds	r0, #1
 8006698:	b299      	uxth	r1, r3
 800669a:	fb02 6101 	mla	r1, r2, r1, r6
 800669e:	0c1e      	lsrs	r6, r3, #16
 80066a0:	0c0b      	lsrs	r3, r1, #16
 80066a2:	fb02 3306 	mla	r3, r2, r6, r3
 80066a6:	b289      	uxth	r1, r1
 80066a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80066ac:	4285      	cmp	r5, r0
 80066ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80066b2:	f84c 1b04 	str.w	r1, [ip], #4
 80066b6:	dcec      	bgt.n	8006692 <__multadd+0x12>
 80066b8:	b30e      	cbz	r6, 80066fe <__multadd+0x7e>
 80066ba:	68a3      	ldr	r3, [r4, #8]
 80066bc:	42ab      	cmp	r3, r5
 80066be:	dc19      	bgt.n	80066f4 <__multadd+0x74>
 80066c0:	6861      	ldr	r1, [r4, #4]
 80066c2:	4638      	mov	r0, r7
 80066c4:	3101      	adds	r1, #1
 80066c6:	f7ff ff79 	bl	80065bc <_Balloc>
 80066ca:	4680      	mov	r8, r0
 80066cc:	b928      	cbnz	r0, 80066da <__multadd+0x5a>
 80066ce:	4602      	mov	r2, r0
 80066d0:	21ba      	movs	r1, #186	@ 0xba
 80066d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006704 <__multadd+0x84>)
 80066d4:	480c      	ldr	r0, [pc, #48]	@ (8006708 <__multadd+0x88>)
 80066d6:	f000 fd23 	bl	8007120 <__assert_func>
 80066da:	6922      	ldr	r2, [r4, #16]
 80066dc:	f104 010c 	add.w	r1, r4, #12
 80066e0:	3202      	adds	r2, #2
 80066e2:	0092      	lsls	r2, r2, #2
 80066e4:	300c      	adds	r0, #12
 80066e6:	f000 fd0d 	bl	8007104 <memcpy>
 80066ea:	4621      	mov	r1, r4
 80066ec:	4638      	mov	r0, r7
 80066ee:	f7ff ffa5 	bl	800663c <_Bfree>
 80066f2:	4644      	mov	r4, r8
 80066f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80066f8:	3501      	adds	r5, #1
 80066fa:	615e      	str	r6, [r3, #20]
 80066fc:	6125      	str	r5, [r4, #16]
 80066fe:	4620      	mov	r0, r4
 8006700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006704:	080081e6 	.word	0x080081e6
 8006708:	080081f7 	.word	0x080081f7

0800670c <__hi0bits>:
 800670c:	4603      	mov	r3, r0
 800670e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006712:	bf3a      	itte	cc
 8006714:	0403      	lslcc	r3, r0, #16
 8006716:	2010      	movcc	r0, #16
 8006718:	2000      	movcs	r0, #0
 800671a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800671e:	bf3c      	itt	cc
 8006720:	021b      	lslcc	r3, r3, #8
 8006722:	3008      	addcc	r0, #8
 8006724:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006728:	bf3c      	itt	cc
 800672a:	011b      	lslcc	r3, r3, #4
 800672c:	3004      	addcc	r0, #4
 800672e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006732:	bf3c      	itt	cc
 8006734:	009b      	lslcc	r3, r3, #2
 8006736:	3002      	addcc	r0, #2
 8006738:	2b00      	cmp	r3, #0
 800673a:	db05      	blt.n	8006748 <__hi0bits+0x3c>
 800673c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006740:	f100 0001 	add.w	r0, r0, #1
 8006744:	bf08      	it	eq
 8006746:	2020      	moveq	r0, #32
 8006748:	4770      	bx	lr

0800674a <__lo0bits>:
 800674a:	6803      	ldr	r3, [r0, #0]
 800674c:	4602      	mov	r2, r0
 800674e:	f013 0007 	ands.w	r0, r3, #7
 8006752:	d00b      	beq.n	800676c <__lo0bits+0x22>
 8006754:	07d9      	lsls	r1, r3, #31
 8006756:	d421      	bmi.n	800679c <__lo0bits+0x52>
 8006758:	0798      	lsls	r0, r3, #30
 800675a:	bf49      	itett	mi
 800675c:	085b      	lsrmi	r3, r3, #1
 800675e:	089b      	lsrpl	r3, r3, #2
 8006760:	2001      	movmi	r0, #1
 8006762:	6013      	strmi	r3, [r2, #0]
 8006764:	bf5c      	itt	pl
 8006766:	2002      	movpl	r0, #2
 8006768:	6013      	strpl	r3, [r2, #0]
 800676a:	4770      	bx	lr
 800676c:	b299      	uxth	r1, r3
 800676e:	b909      	cbnz	r1, 8006774 <__lo0bits+0x2a>
 8006770:	2010      	movs	r0, #16
 8006772:	0c1b      	lsrs	r3, r3, #16
 8006774:	b2d9      	uxtb	r1, r3
 8006776:	b909      	cbnz	r1, 800677c <__lo0bits+0x32>
 8006778:	3008      	adds	r0, #8
 800677a:	0a1b      	lsrs	r3, r3, #8
 800677c:	0719      	lsls	r1, r3, #28
 800677e:	bf04      	itt	eq
 8006780:	091b      	lsreq	r3, r3, #4
 8006782:	3004      	addeq	r0, #4
 8006784:	0799      	lsls	r1, r3, #30
 8006786:	bf04      	itt	eq
 8006788:	089b      	lsreq	r3, r3, #2
 800678a:	3002      	addeq	r0, #2
 800678c:	07d9      	lsls	r1, r3, #31
 800678e:	d403      	bmi.n	8006798 <__lo0bits+0x4e>
 8006790:	085b      	lsrs	r3, r3, #1
 8006792:	f100 0001 	add.w	r0, r0, #1
 8006796:	d003      	beq.n	80067a0 <__lo0bits+0x56>
 8006798:	6013      	str	r3, [r2, #0]
 800679a:	4770      	bx	lr
 800679c:	2000      	movs	r0, #0
 800679e:	4770      	bx	lr
 80067a0:	2020      	movs	r0, #32
 80067a2:	4770      	bx	lr

080067a4 <__i2b>:
 80067a4:	b510      	push	{r4, lr}
 80067a6:	460c      	mov	r4, r1
 80067a8:	2101      	movs	r1, #1
 80067aa:	f7ff ff07 	bl	80065bc <_Balloc>
 80067ae:	4602      	mov	r2, r0
 80067b0:	b928      	cbnz	r0, 80067be <__i2b+0x1a>
 80067b2:	f240 1145 	movw	r1, #325	@ 0x145
 80067b6:	4b04      	ldr	r3, [pc, #16]	@ (80067c8 <__i2b+0x24>)
 80067b8:	4804      	ldr	r0, [pc, #16]	@ (80067cc <__i2b+0x28>)
 80067ba:	f000 fcb1 	bl	8007120 <__assert_func>
 80067be:	2301      	movs	r3, #1
 80067c0:	6144      	str	r4, [r0, #20]
 80067c2:	6103      	str	r3, [r0, #16]
 80067c4:	bd10      	pop	{r4, pc}
 80067c6:	bf00      	nop
 80067c8:	080081e6 	.word	0x080081e6
 80067cc:	080081f7 	.word	0x080081f7

080067d0 <__multiply>:
 80067d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067d4:	4617      	mov	r7, r2
 80067d6:	690a      	ldr	r2, [r1, #16]
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	4689      	mov	r9, r1
 80067dc:	429a      	cmp	r2, r3
 80067de:	bfa2      	ittt	ge
 80067e0:	463b      	movge	r3, r7
 80067e2:	460f      	movge	r7, r1
 80067e4:	4699      	movge	r9, r3
 80067e6:	693d      	ldr	r5, [r7, #16]
 80067e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	6879      	ldr	r1, [r7, #4]
 80067f0:	eb05 060a 	add.w	r6, r5, sl
 80067f4:	42b3      	cmp	r3, r6
 80067f6:	b085      	sub	sp, #20
 80067f8:	bfb8      	it	lt
 80067fa:	3101      	addlt	r1, #1
 80067fc:	f7ff fede 	bl	80065bc <_Balloc>
 8006800:	b930      	cbnz	r0, 8006810 <__multiply+0x40>
 8006802:	4602      	mov	r2, r0
 8006804:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006808:	4b40      	ldr	r3, [pc, #256]	@ (800690c <__multiply+0x13c>)
 800680a:	4841      	ldr	r0, [pc, #260]	@ (8006910 <__multiply+0x140>)
 800680c:	f000 fc88 	bl	8007120 <__assert_func>
 8006810:	f100 0414 	add.w	r4, r0, #20
 8006814:	4623      	mov	r3, r4
 8006816:	2200      	movs	r2, #0
 8006818:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800681c:	4573      	cmp	r3, lr
 800681e:	d320      	bcc.n	8006862 <__multiply+0x92>
 8006820:	f107 0814 	add.w	r8, r7, #20
 8006824:	f109 0114 	add.w	r1, r9, #20
 8006828:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800682c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006830:	9302      	str	r3, [sp, #8]
 8006832:	1beb      	subs	r3, r5, r7
 8006834:	3b15      	subs	r3, #21
 8006836:	f023 0303 	bic.w	r3, r3, #3
 800683a:	3304      	adds	r3, #4
 800683c:	3715      	adds	r7, #21
 800683e:	42bd      	cmp	r5, r7
 8006840:	bf38      	it	cc
 8006842:	2304      	movcc	r3, #4
 8006844:	9301      	str	r3, [sp, #4]
 8006846:	9b02      	ldr	r3, [sp, #8]
 8006848:	9103      	str	r1, [sp, #12]
 800684a:	428b      	cmp	r3, r1
 800684c:	d80c      	bhi.n	8006868 <__multiply+0x98>
 800684e:	2e00      	cmp	r6, #0
 8006850:	dd03      	ble.n	800685a <__multiply+0x8a>
 8006852:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006856:	2b00      	cmp	r3, #0
 8006858:	d055      	beq.n	8006906 <__multiply+0x136>
 800685a:	6106      	str	r6, [r0, #16]
 800685c:	b005      	add	sp, #20
 800685e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006862:	f843 2b04 	str.w	r2, [r3], #4
 8006866:	e7d9      	b.n	800681c <__multiply+0x4c>
 8006868:	f8b1 a000 	ldrh.w	sl, [r1]
 800686c:	f1ba 0f00 	cmp.w	sl, #0
 8006870:	d01f      	beq.n	80068b2 <__multiply+0xe2>
 8006872:	46c4      	mov	ip, r8
 8006874:	46a1      	mov	r9, r4
 8006876:	2700      	movs	r7, #0
 8006878:	f85c 2b04 	ldr.w	r2, [ip], #4
 800687c:	f8d9 3000 	ldr.w	r3, [r9]
 8006880:	fa1f fb82 	uxth.w	fp, r2
 8006884:	b29b      	uxth	r3, r3
 8006886:	fb0a 330b 	mla	r3, sl, fp, r3
 800688a:	443b      	add	r3, r7
 800688c:	f8d9 7000 	ldr.w	r7, [r9]
 8006890:	0c12      	lsrs	r2, r2, #16
 8006892:	0c3f      	lsrs	r7, r7, #16
 8006894:	fb0a 7202 	mla	r2, sl, r2, r7
 8006898:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800689c:	b29b      	uxth	r3, r3
 800689e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068a2:	4565      	cmp	r5, ip
 80068a4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80068a8:	f849 3b04 	str.w	r3, [r9], #4
 80068ac:	d8e4      	bhi.n	8006878 <__multiply+0xa8>
 80068ae:	9b01      	ldr	r3, [sp, #4]
 80068b0:	50e7      	str	r7, [r4, r3]
 80068b2:	9b03      	ldr	r3, [sp, #12]
 80068b4:	3104      	adds	r1, #4
 80068b6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80068ba:	f1b9 0f00 	cmp.w	r9, #0
 80068be:	d020      	beq.n	8006902 <__multiply+0x132>
 80068c0:	4647      	mov	r7, r8
 80068c2:	46a4      	mov	ip, r4
 80068c4:	f04f 0a00 	mov.w	sl, #0
 80068c8:	6823      	ldr	r3, [r4, #0]
 80068ca:	f8b7 b000 	ldrh.w	fp, [r7]
 80068ce:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	fb09 220b 	mla	r2, r9, fp, r2
 80068d8:	4452      	add	r2, sl
 80068da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068de:	f84c 3b04 	str.w	r3, [ip], #4
 80068e2:	f857 3b04 	ldr.w	r3, [r7], #4
 80068e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068ea:	f8bc 3000 	ldrh.w	r3, [ip]
 80068ee:	42bd      	cmp	r5, r7
 80068f0:	fb09 330a 	mla	r3, r9, sl, r3
 80068f4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80068f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068fc:	d8e5      	bhi.n	80068ca <__multiply+0xfa>
 80068fe:	9a01      	ldr	r2, [sp, #4]
 8006900:	50a3      	str	r3, [r4, r2]
 8006902:	3404      	adds	r4, #4
 8006904:	e79f      	b.n	8006846 <__multiply+0x76>
 8006906:	3e01      	subs	r6, #1
 8006908:	e7a1      	b.n	800684e <__multiply+0x7e>
 800690a:	bf00      	nop
 800690c:	080081e6 	.word	0x080081e6
 8006910:	080081f7 	.word	0x080081f7

08006914 <__pow5mult>:
 8006914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006918:	4615      	mov	r5, r2
 800691a:	f012 0203 	ands.w	r2, r2, #3
 800691e:	4607      	mov	r7, r0
 8006920:	460e      	mov	r6, r1
 8006922:	d007      	beq.n	8006934 <__pow5mult+0x20>
 8006924:	4c25      	ldr	r4, [pc, #148]	@ (80069bc <__pow5mult+0xa8>)
 8006926:	3a01      	subs	r2, #1
 8006928:	2300      	movs	r3, #0
 800692a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800692e:	f7ff fea7 	bl	8006680 <__multadd>
 8006932:	4606      	mov	r6, r0
 8006934:	10ad      	asrs	r5, r5, #2
 8006936:	d03d      	beq.n	80069b4 <__pow5mult+0xa0>
 8006938:	69fc      	ldr	r4, [r7, #28]
 800693a:	b97c      	cbnz	r4, 800695c <__pow5mult+0x48>
 800693c:	2010      	movs	r0, #16
 800693e:	f7ff fd87 	bl	8006450 <malloc>
 8006942:	4602      	mov	r2, r0
 8006944:	61f8      	str	r0, [r7, #28]
 8006946:	b928      	cbnz	r0, 8006954 <__pow5mult+0x40>
 8006948:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800694c:	4b1c      	ldr	r3, [pc, #112]	@ (80069c0 <__pow5mult+0xac>)
 800694e:	481d      	ldr	r0, [pc, #116]	@ (80069c4 <__pow5mult+0xb0>)
 8006950:	f000 fbe6 	bl	8007120 <__assert_func>
 8006954:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006958:	6004      	str	r4, [r0, #0]
 800695a:	60c4      	str	r4, [r0, #12]
 800695c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006960:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006964:	b94c      	cbnz	r4, 800697a <__pow5mult+0x66>
 8006966:	f240 2171 	movw	r1, #625	@ 0x271
 800696a:	4638      	mov	r0, r7
 800696c:	f7ff ff1a 	bl	80067a4 <__i2b>
 8006970:	2300      	movs	r3, #0
 8006972:	4604      	mov	r4, r0
 8006974:	f8c8 0008 	str.w	r0, [r8, #8]
 8006978:	6003      	str	r3, [r0, #0]
 800697a:	f04f 0900 	mov.w	r9, #0
 800697e:	07eb      	lsls	r3, r5, #31
 8006980:	d50a      	bpl.n	8006998 <__pow5mult+0x84>
 8006982:	4631      	mov	r1, r6
 8006984:	4622      	mov	r2, r4
 8006986:	4638      	mov	r0, r7
 8006988:	f7ff ff22 	bl	80067d0 <__multiply>
 800698c:	4680      	mov	r8, r0
 800698e:	4631      	mov	r1, r6
 8006990:	4638      	mov	r0, r7
 8006992:	f7ff fe53 	bl	800663c <_Bfree>
 8006996:	4646      	mov	r6, r8
 8006998:	106d      	asrs	r5, r5, #1
 800699a:	d00b      	beq.n	80069b4 <__pow5mult+0xa0>
 800699c:	6820      	ldr	r0, [r4, #0]
 800699e:	b938      	cbnz	r0, 80069b0 <__pow5mult+0x9c>
 80069a0:	4622      	mov	r2, r4
 80069a2:	4621      	mov	r1, r4
 80069a4:	4638      	mov	r0, r7
 80069a6:	f7ff ff13 	bl	80067d0 <__multiply>
 80069aa:	6020      	str	r0, [r4, #0]
 80069ac:	f8c0 9000 	str.w	r9, [r0]
 80069b0:	4604      	mov	r4, r0
 80069b2:	e7e4      	b.n	800697e <__pow5mult+0x6a>
 80069b4:	4630      	mov	r0, r6
 80069b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069ba:	bf00      	nop
 80069bc:	080082a8 	.word	0x080082a8
 80069c0:	08008177 	.word	0x08008177
 80069c4:	080081f7 	.word	0x080081f7

080069c8 <__lshift>:
 80069c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069cc:	460c      	mov	r4, r1
 80069ce:	4607      	mov	r7, r0
 80069d0:	4691      	mov	r9, r2
 80069d2:	6923      	ldr	r3, [r4, #16]
 80069d4:	6849      	ldr	r1, [r1, #4]
 80069d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80069da:	68a3      	ldr	r3, [r4, #8]
 80069dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80069e0:	f108 0601 	add.w	r6, r8, #1
 80069e4:	42b3      	cmp	r3, r6
 80069e6:	db0b      	blt.n	8006a00 <__lshift+0x38>
 80069e8:	4638      	mov	r0, r7
 80069ea:	f7ff fde7 	bl	80065bc <_Balloc>
 80069ee:	4605      	mov	r5, r0
 80069f0:	b948      	cbnz	r0, 8006a06 <__lshift+0x3e>
 80069f2:	4602      	mov	r2, r0
 80069f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80069f8:	4b27      	ldr	r3, [pc, #156]	@ (8006a98 <__lshift+0xd0>)
 80069fa:	4828      	ldr	r0, [pc, #160]	@ (8006a9c <__lshift+0xd4>)
 80069fc:	f000 fb90 	bl	8007120 <__assert_func>
 8006a00:	3101      	adds	r1, #1
 8006a02:	005b      	lsls	r3, r3, #1
 8006a04:	e7ee      	b.n	80069e4 <__lshift+0x1c>
 8006a06:	2300      	movs	r3, #0
 8006a08:	f100 0114 	add.w	r1, r0, #20
 8006a0c:	f100 0210 	add.w	r2, r0, #16
 8006a10:	4618      	mov	r0, r3
 8006a12:	4553      	cmp	r3, sl
 8006a14:	db33      	blt.n	8006a7e <__lshift+0xb6>
 8006a16:	6920      	ldr	r0, [r4, #16]
 8006a18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a1c:	f104 0314 	add.w	r3, r4, #20
 8006a20:	f019 091f 	ands.w	r9, r9, #31
 8006a24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006a2c:	d02b      	beq.n	8006a86 <__lshift+0xbe>
 8006a2e:	468a      	mov	sl, r1
 8006a30:	2200      	movs	r2, #0
 8006a32:	f1c9 0e20 	rsb	lr, r9, #32
 8006a36:	6818      	ldr	r0, [r3, #0]
 8006a38:	fa00 f009 	lsl.w	r0, r0, r9
 8006a3c:	4310      	orrs	r0, r2
 8006a3e:	f84a 0b04 	str.w	r0, [sl], #4
 8006a42:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a46:	459c      	cmp	ip, r3
 8006a48:	fa22 f20e 	lsr.w	r2, r2, lr
 8006a4c:	d8f3      	bhi.n	8006a36 <__lshift+0x6e>
 8006a4e:	ebac 0304 	sub.w	r3, ip, r4
 8006a52:	3b15      	subs	r3, #21
 8006a54:	f023 0303 	bic.w	r3, r3, #3
 8006a58:	3304      	adds	r3, #4
 8006a5a:	f104 0015 	add.w	r0, r4, #21
 8006a5e:	4560      	cmp	r0, ip
 8006a60:	bf88      	it	hi
 8006a62:	2304      	movhi	r3, #4
 8006a64:	50ca      	str	r2, [r1, r3]
 8006a66:	b10a      	cbz	r2, 8006a6c <__lshift+0xa4>
 8006a68:	f108 0602 	add.w	r6, r8, #2
 8006a6c:	3e01      	subs	r6, #1
 8006a6e:	4638      	mov	r0, r7
 8006a70:	4621      	mov	r1, r4
 8006a72:	612e      	str	r6, [r5, #16]
 8006a74:	f7ff fde2 	bl	800663c <_Bfree>
 8006a78:	4628      	mov	r0, r5
 8006a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a82:	3301      	adds	r3, #1
 8006a84:	e7c5      	b.n	8006a12 <__lshift+0x4a>
 8006a86:	3904      	subs	r1, #4
 8006a88:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a8c:	459c      	cmp	ip, r3
 8006a8e:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a92:	d8f9      	bhi.n	8006a88 <__lshift+0xc0>
 8006a94:	e7ea      	b.n	8006a6c <__lshift+0xa4>
 8006a96:	bf00      	nop
 8006a98:	080081e6 	.word	0x080081e6
 8006a9c:	080081f7 	.word	0x080081f7

08006aa0 <__mcmp>:
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	690a      	ldr	r2, [r1, #16]
 8006aa4:	6900      	ldr	r0, [r0, #16]
 8006aa6:	b530      	push	{r4, r5, lr}
 8006aa8:	1a80      	subs	r0, r0, r2
 8006aaa:	d10e      	bne.n	8006aca <__mcmp+0x2a>
 8006aac:	3314      	adds	r3, #20
 8006aae:	3114      	adds	r1, #20
 8006ab0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006ab4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006ab8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006abc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ac0:	4295      	cmp	r5, r2
 8006ac2:	d003      	beq.n	8006acc <__mcmp+0x2c>
 8006ac4:	d205      	bcs.n	8006ad2 <__mcmp+0x32>
 8006ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aca:	bd30      	pop	{r4, r5, pc}
 8006acc:	42a3      	cmp	r3, r4
 8006ace:	d3f3      	bcc.n	8006ab8 <__mcmp+0x18>
 8006ad0:	e7fb      	b.n	8006aca <__mcmp+0x2a>
 8006ad2:	2001      	movs	r0, #1
 8006ad4:	e7f9      	b.n	8006aca <__mcmp+0x2a>
	...

08006ad8 <__mdiff>:
 8006ad8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006adc:	4689      	mov	r9, r1
 8006ade:	4606      	mov	r6, r0
 8006ae0:	4611      	mov	r1, r2
 8006ae2:	4648      	mov	r0, r9
 8006ae4:	4614      	mov	r4, r2
 8006ae6:	f7ff ffdb 	bl	8006aa0 <__mcmp>
 8006aea:	1e05      	subs	r5, r0, #0
 8006aec:	d112      	bne.n	8006b14 <__mdiff+0x3c>
 8006aee:	4629      	mov	r1, r5
 8006af0:	4630      	mov	r0, r6
 8006af2:	f7ff fd63 	bl	80065bc <_Balloc>
 8006af6:	4602      	mov	r2, r0
 8006af8:	b928      	cbnz	r0, 8006b06 <__mdiff+0x2e>
 8006afa:	f240 2137 	movw	r1, #567	@ 0x237
 8006afe:	4b3e      	ldr	r3, [pc, #248]	@ (8006bf8 <__mdiff+0x120>)
 8006b00:	483e      	ldr	r0, [pc, #248]	@ (8006bfc <__mdiff+0x124>)
 8006b02:	f000 fb0d 	bl	8007120 <__assert_func>
 8006b06:	2301      	movs	r3, #1
 8006b08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b0c:	4610      	mov	r0, r2
 8006b0e:	b003      	add	sp, #12
 8006b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b14:	bfbc      	itt	lt
 8006b16:	464b      	movlt	r3, r9
 8006b18:	46a1      	movlt	r9, r4
 8006b1a:	4630      	mov	r0, r6
 8006b1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006b20:	bfba      	itte	lt
 8006b22:	461c      	movlt	r4, r3
 8006b24:	2501      	movlt	r5, #1
 8006b26:	2500      	movge	r5, #0
 8006b28:	f7ff fd48 	bl	80065bc <_Balloc>
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	b918      	cbnz	r0, 8006b38 <__mdiff+0x60>
 8006b30:	f240 2145 	movw	r1, #581	@ 0x245
 8006b34:	4b30      	ldr	r3, [pc, #192]	@ (8006bf8 <__mdiff+0x120>)
 8006b36:	e7e3      	b.n	8006b00 <__mdiff+0x28>
 8006b38:	f100 0b14 	add.w	fp, r0, #20
 8006b3c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006b40:	f109 0310 	add.w	r3, r9, #16
 8006b44:	60c5      	str	r5, [r0, #12]
 8006b46:	f04f 0c00 	mov.w	ip, #0
 8006b4a:	f109 0514 	add.w	r5, r9, #20
 8006b4e:	46d9      	mov	r9, fp
 8006b50:	6926      	ldr	r6, [r4, #16]
 8006b52:	f104 0e14 	add.w	lr, r4, #20
 8006b56:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006b5a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006b5e:	9301      	str	r3, [sp, #4]
 8006b60:	9b01      	ldr	r3, [sp, #4]
 8006b62:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006b66:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006b6a:	b281      	uxth	r1, r0
 8006b6c:	9301      	str	r3, [sp, #4]
 8006b6e:	fa1f f38a 	uxth.w	r3, sl
 8006b72:	1a5b      	subs	r3, r3, r1
 8006b74:	0c00      	lsrs	r0, r0, #16
 8006b76:	4463      	add	r3, ip
 8006b78:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006b7c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006b86:	4576      	cmp	r6, lr
 8006b88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b8c:	f849 3b04 	str.w	r3, [r9], #4
 8006b90:	d8e6      	bhi.n	8006b60 <__mdiff+0x88>
 8006b92:	1b33      	subs	r3, r6, r4
 8006b94:	3b15      	subs	r3, #21
 8006b96:	f023 0303 	bic.w	r3, r3, #3
 8006b9a:	3415      	adds	r4, #21
 8006b9c:	3304      	adds	r3, #4
 8006b9e:	42a6      	cmp	r6, r4
 8006ba0:	bf38      	it	cc
 8006ba2:	2304      	movcc	r3, #4
 8006ba4:	441d      	add	r5, r3
 8006ba6:	445b      	add	r3, fp
 8006ba8:	461e      	mov	r6, r3
 8006baa:	462c      	mov	r4, r5
 8006bac:	4544      	cmp	r4, r8
 8006bae:	d30e      	bcc.n	8006bce <__mdiff+0xf6>
 8006bb0:	f108 0103 	add.w	r1, r8, #3
 8006bb4:	1b49      	subs	r1, r1, r5
 8006bb6:	f021 0103 	bic.w	r1, r1, #3
 8006bba:	3d03      	subs	r5, #3
 8006bbc:	45a8      	cmp	r8, r5
 8006bbe:	bf38      	it	cc
 8006bc0:	2100      	movcc	r1, #0
 8006bc2:	440b      	add	r3, r1
 8006bc4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006bc8:	b199      	cbz	r1, 8006bf2 <__mdiff+0x11a>
 8006bca:	6117      	str	r7, [r2, #16]
 8006bcc:	e79e      	b.n	8006b0c <__mdiff+0x34>
 8006bce:	46e6      	mov	lr, ip
 8006bd0:	f854 1b04 	ldr.w	r1, [r4], #4
 8006bd4:	fa1f fc81 	uxth.w	ip, r1
 8006bd8:	44f4      	add	ip, lr
 8006bda:	0c08      	lsrs	r0, r1, #16
 8006bdc:	4471      	add	r1, lr
 8006bde:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006be2:	b289      	uxth	r1, r1
 8006be4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006be8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006bec:	f846 1b04 	str.w	r1, [r6], #4
 8006bf0:	e7dc      	b.n	8006bac <__mdiff+0xd4>
 8006bf2:	3f01      	subs	r7, #1
 8006bf4:	e7e6      	b.n	8006bc4 <__mdiff+0xec>
 8006bf6:	bf00      	nop
 8006bf8:	080081e6 	.word	0x080081e6
 8006bfc:	080081f7 	.word	0x080081f7

08006c00 <__d2b>:
 8006c00:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006c04:	2101      	movs	r1, #1
 8006c06:	4690      	mov	r8, r2
 8006c08:	4699      	mov	r9, r3
 8006c0a:	9e08      	ldr	r6, [sp, #32]
 8006c0c:	f7ff fcd6 	bl	80065bc <_Balloc>
 8006c10:	4604      	mov	r4, r0
 8006c12:	b930      	cbnz	r0, 8006c22 <__d2b+0x22>
 8006c14:	4602      	mov	r2, r0
 8006c16:	f240 310f 	movw	r1, #783	@ 0x30f
 8006c1a:	4b23      	ldr	r3, [pc, #140]	@ (8006ca8 <__d2b+0xa8>)
 8006c1c:	4823      	ldr	r0, [pc, #140]	@ (8006cac <__d2b+0xac>)
 8006c1e:	f000 fa7f 	bl	8007120 <__assert_func>
 8006c22:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006c26:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c2a:	b10d      	cbz	r5, 8006c30 <__d2b+0x30>
 8006c2c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c30:	9301      	str	r3, [sp, #4]
 8006c32:	f1b8 0300 	subs.w	r3, r8, #0
 8006c36:	d024      	beq.n	8006c82 <__d2b+0x82>
 8006c38:	4668      	mov	r0, sp
 8006c3a:	9300      	str	r3, [sp, #0]
 8006c3c:	f7ff fd85 	bl	800674a <__lo0bits>
 8006c40:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006c44:	b1d8      	cbz	r0, 8006c7e <__d2b+0x7e>
 8006c46:	f1c0 0320 	rsb	r3, r0, #32
 8006c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c4e:	430b      	orrs	r3, r1
 8006c50:	40c2      	lsrs	r2, r0
 8006c52:	6163      	str	r3, [r4, #20]
 8006c54:	9201      	str	r2, [sp, #4]
 8006c56:	9b01      	ldr	r3, [sp, #4]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	bf0c      	ite	eq
 8006c5c:	2201      	moveq	r2, #1
 8006c5e:	2202      	movne	r2, #2
 8006c60:	61a3      	str	r3, [r4, #24]
 8006c62:	6122      	str	r2, [r4, #16]
 8006c64:	b1ad      	cbz	r5, 8006c92 <__d2b+0x92>
 8006c66:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006c6a:	4405      	add	r5, r0
 8006c6c:	6035      	str	r5, [r6, #0]
 8006c6e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006c72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c74:	6018      	str	r0, [r3, #0]
 8006c76:	4620      	mov	r0, r4
 8006c78:	b002      	add	sp, #8
 8006c7a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006c7e:	6161      	str	r1, [r4, #20]
 8006c80:	e7e9      	b.n	8006c56 <__d2b+0x56>
 8006c82:	a801      	add	r0, sp, #4
 8006c84:	f7ff fd61 	bl	800674a <__lo0bits>
 8006c88:	9b01      	ldr	r3, [sp, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	6163      	str	r3, [r4, #20]
 8006c8e:	3020      	adds	r0, #32
 8006c90:	e7e7      	b.n	8006c62 <__d2b+0x62>
 8006c92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006c96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006c9a:	6030      	str	r0, [r6, #0]
 8006c9c:	6918      	ldr	r0, [r3, #16]
 8006c9e:	f7ff fd35 	bl	800670c <__hi0bits>
 8006ca2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006ca6:	e7e4      	b.n	8006c72 <__d2b+0x72>
 8006ca8:	080081e6 	.word	0x080081e6
 8006cac:	080081f7 	.word	0x080081f7

08006cb0 <__ssputs_r>:
 8006cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cb4:	461f      	mov	r7, r3
 8006cb6:	688e      	ldr	r6, [r1, #8]
 8006cb8:	4682      	mov	sl, r0
 8006cba:	42be      	cmp	r6, r7
 8006cbc:	460c      	mov	r4, r1
 8006cbe:	4690      	mov	r8, r2
 8006cc0:	680b      	ldr	r3, [r1, #0]
 8006cc2:	d82d      	bhi.n	8006d20 <__ssputs_r+0x70>
 8006cc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006cc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006ccc:	d026      	beq.n	8006d1c <__ssputs_r+0x6c>
 8006cce:	6965      	ldr	r5, [r4, #20]
 8006cd0:	6909      	ldr	r1, [r1, #16]
 8006cd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006cd6:	eba3 0901 	sub.w	r9, r3, r1
 8006cda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006cde:	1c7b      	adds	r3, r7, #1
 8006ce0:	444b      	add	r3, r9
 8006ce2:	106d      	asrs	r5, r5, #1
 8006ce4:	429d      	cmp	r5, r3
 8006ce6:	bf38      	it	cc
 8006ce8:	461d      	movcc	r5, r3
 8006cea:	0553      	lsls	r3, r2, #21
 8006cec:	d527      	bpl.n	8006d3e <__ssputs_r+0x8e>
 8006cee:	4629      	mov	r1, r5
 8006cf0:	f7ff fbd8 	bl	80064a4 <_malloc_r>
 8006cf4:	4606      	mov	r6, r0
 8006cf6:	b360      	cbz	r0, 8006d52 <__ssputs_r+0xa2>
 8006cf8:	464a      	mov	r2, r9
 8006cfa:	6921      	ldr	r1, [r4, #16]
 8006cfc:	f000 fa02 	bl	8007104 <memcpy>
 8006d00:	89a3      	ldrh	r3, [r4, #12]
 8006d02:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006d06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d0a:	81a3      	strh	r3, [r4, #12]
 8006d0c:	6126      	str	r6, [r4, #16]
 8006d0e:	444e      	add	r6, r9
 8006d10:	6026      	str	r6, [r4, #0]
 8006d12:	463e      	mov	r6, r7
 8006d14:	6165      	str	r5, [r4, #20]
 8006d16:	eba5 0509 	sub.w	r5, r5, r9
 8006d1a:	60a5      	str	r5, [r4, #8]
 8006d1c:	42be      	cmp	r6, r7
 8006d1e:	d900      	bls.n	8006d22 <__ssputs_r+0x72>
 8006d20:	463e      	mov	r6, r7
 8006d22:	4632      	mov	r2, r6
 8006d24:	4641      	mov	r1, r8
 8006d26:	6820      	ldr	r0, [r4, #0]
 8006d28:	f000 f9c2 	bl	80070b0 <memmove>
 8006d2c:	2000      	movs	r0, #0
 8006d2e:	68a3      	ldr	r3, [r4, #8]
 8006d30:	1b9b      	subs	r3, r3, r6
 8006d32:	60a3      	str	r3, [r4, #8]
 8006d34:	6823      	ldr	r3, [r4, #0]
 8006d36:	4433      	add	r3, r6
 8006d38:	6023      	str	r3, [r4, #0]
 8006d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d3e:	462a      	mov	r2, r5
 8006d40:	f000 fa32 	bl	80071a8 <_realloc_r>
 8006d44:	4606      	mov	r6, r0
 8006d46:	2800      	cmp	r0, #0
 8006d48:	d1e0      	bne.n	8006d0c <__ssputs_r+0x5c>
 8006d4a:	4650      	mov	r0, sl
 8006d4c:	6921      	ldr	r1, [r4, #16]
 8006d4e:	f7ff fb37 	bl	80063c0 <_free_r>
 8006d52:	230c      	movs	r3, #12
 8006d54:	f8ca 3000 	str.w	r3, [sl]
 8006d58:	89a3      	ldrh	r3, [r4, #12]
 8006d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8006d5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d62:	81a3      	strh	r3, [r4, #12]
 8006d64:	e7e9      	b.n	8006d3a <__ssputs_r+0x8a>
	...

08006d68 <_svfiprintf_r>:
 8006d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d6c:	4698      	mov	r8, r3
 8006d6e:	898b      	ldrh	r3, [r1, #12]
 8006d70:	4607      	mov	r7, r0
 8006d72:	061b      	lsls	r3, r3, #24
 8006d74:	460d      	mov	r5, r1
 8006d76:	4614      	mov	r4, r2
 8006d78:	b09d      	sub	sp, #116	@ 0x74
 8006d7a:	d510      	bpl.n	8006d9e <_svfiprintf_r+0x36>
 8006d7c:	690b      	ldr	r3, [r1, #16]
 8006d7e:	b973      	cbnz	r3, 8006d9e <_svfiprintf_r+0x36>
 8006d80:	2140      	movs	r1, #64	@ 0x40
 8006d82:	f7ff fb8f 	bl	80064a4 <_malloc_r>
 8006d86:	6028      	str	r0, [r5, #0]
 8006d88:	6128      	str	r0, [r5, #16]
 8006d8a:	b930      	cbnz	r0, 8006d9a <_svfiprintf_r+0x32>
 8006d8c:	230c      	movs	r3, #12
 8006d8e:	603b      	str	r3, [r7, #0]
 8006d90:	f04f 30ff 	mov.w	r0, #4294967295
 8006d94:	b01d      	add	sp, #116	@ 0x74
 8006d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d9a:	2340      	movs	r3, #64	@ 0x40
 8006d9c:	616b      	str	r3, [r5, #20]
 8006d9e:	2300      	movs	r3, #0
 8006da0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006da2:	2320      	movs	r3, #32
 8006da4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006da8:	2330      	movs	r3, #48	@ 0x30
 8006daa:	f04f 0901 	mov.w	r9, #1
 8006dae:	f8cd 800c 	str.w	r8, [sp, #12]
 8006db2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006f4c <_svfiprintf_r+0x1e4>
 8006db6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006dba:	4623      	mov	r3, r4
 8006dbc:	469a      	mov	sl, r3
 8006dbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006dc2:	b10a      	cbz	r2, 8006dc8 <_svfiprintf_r+0x60>
 8006dc4:	2a25      	cmp	r2, #37	@ 0x25
 8006dc6:	d1f9      	bne.n	8006dbc <_svfiprintf_r+0x54>
 8006dc8:	ebba 0b04 	subs.w	fp, sl, r4
 8006dcc:	d00b      	beq.n	8006de6 <_svfiprintf_r+0x7e>
 8006dce:	465b      	mov	r3, fp
 8006dd0:	4622      	mov	r2, r4
 8006dd2:	4629      	mov	r1, r5
 8006dd4:	4638      	mov	r0, r7
 8006dd6:	f7ff ff6b 	bl	8006cb0 <__ssputs_r>
 8006dda:	3001      	adds	r0, #1
 8006ddc:	f000 80a7 	beq.w	8006f2e <_svfiprintf_r+0x1c6>
 8006de0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006de2:	445a      	add	r2, fp
 8006de4:	9209      	str	r2, [sp, #36]	@ 0x24
 8006de6:	f89a 3000 	ldrb.w	r3, [sl]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	f000 809f 	beq.w	8006f2e <_svfiprintf_r+0x1c6>
 8006df0:	2300      	movs	r3, #0
 8006df2:	f04f 32ff 	mov.w	r2, #4294967295
 8006df6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dfa:	f10a 0a01 	add.w	sl, sl, #1
 8006dfe:	9304      	str	r3, [sp, #16]
 8006e00:	9307      	str	r3, [sp, #28]
 8006e02:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006e06:	931a      	str	r3, [sp, #104]	@ 0x68
 8006e08:	4654      	mov	r4, sl
 8006e0a:	2205      	movs	r2, #5
 8006e0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e10:	484e      	ldr	r0, [pc, #312]	@ (8006f4c <_svfiprintf_r+0x1e4>)
 8006e12:	f7fe fc68 	bl	80056e6 <memchr>
 8006e16:	9a04      	ldr	r2, [sp, #16]
 8006e18:	b9d8      	cbnz	r0, 8006e52 <_svfiprintf_r+0xea>
 8006e1a:	06d0      	lsls	r0, r2, #27
 8006e1c:	bf44      	itt	mi
 8006e1e:	2320      	movmi	r3, #32
 8006e20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e24:	0711      	lsls	r1, r2, #28
 8006e26:	bf44      	itt	mi
 8006e28:	232b      	movmi	r3, #43	@ 0x2b
 8006e2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e2e:	f89a 3000 	ldrb.w	r3, [sl]
 8006e32:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e34:	d015      	beq.n	8006e62 <_svfiprintf_r+0xfa>
 8006e36:	4654      	mov	r4, sl
 8006e38:	2000      	movs	r0, #0
 8006e3a:	f04f 0c0a 	mov.w	ip, #10
 8006e3e:	9a07      	ldr	r2, [sp, #28]
 8006e40:	4621      	mov	r1, r4
 8006e42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e46:	3b30      	subs	r3, #48	@ 0x30
 8006e48:	2b09      	cmp	r3, #9
 8006e4a:	d94b      	bls.n	8006ee4 <_svfiprintf_r+0x17c>
 8006e4c:	b1b0      	cbz	r0, 8006e7c <_svfiprintf_r+0x114>
 8006e4e:	9207      	str	r2, [sp, #28]
 8006e50:	e014      	b.n	8006e7c <_svfiprintf_r+0x114>
 8006e52:	eba0 0308 	sub.w	r3, r0, r8
 8006e56:	fa09 f303 	lsl.w	r3, r9, r3
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	46a2      	mov	sl, r4
 8006e5e:	9304      	str	r3, [sp, #16]
 8006e60:	e7d2      	b.n	8006e08 <_svfiprintf_r+0xa0>
 8006e62:	9b03      	ldr	r3, [sp, #12]
 8006e64:	1d19      	adds	r1, r3, #4
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	9103      	str	r1, [sp, #12]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	bfbb      	ittet	lt
 8006e6e:	425b      	neglt	r3, r3
 8006e70:	f042 0202 	orrlt.w	r2, r2, #2
 8006e74:	9307      	strge	r3, [sp, #28]
 8006e76:	9307      	strlt	r3, [sp, #28]
 8006e78:	bfb8      	it	lt
 8006e7a:	9204      	strlt	r2, [sp, #16]
 8006e7c:	7823      	ldrb	r3, [r4, #0]
 8006e7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e80:	d10a      	bne.n	8006e98 <_svfiprintf_r+0x130>
 8006e82:	7863      	ldrb	r3, [r4, #1]
 8006e84:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e86:	d132      	bne.n	8006eee <_svfiprintf_r+0x186>
 8006e88:	9b03      	ldr	r3, [sp, #12]
 8006e8a:	3402      	adds	r4, #2
 8006e8c:	1d1a      	adds	r2, r3, #4
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	9203      	str	r2, [sp, #12]
 8006e92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e96:	9305      	str	r3, [sp, #20]
 8006e98:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006f50 <_svfiprintf_r+0x1e8>
 8006e9c:	2203      	movs	r2, #3
 8006e9e:	4650      	mov	r0, sl
 8006ea0:	7821      	ldrb	r1, [r4, #0]
 8006ea2:	f7fe fc20 	bl	80056e6 <memchr>
 8006ea6:	b138      	cbz	r0, 8006eb8 <_svfiprintf_r+0x150>
 8006ea8:	2240      	movs	r2, #64	@ 0x40
 8006eaa:	9b04      	ldr	r3, [sp, #16]
 8006eac:	eba0 000a 	sub.w	r0, r0, sl
 8006eb0:	4082      	lsls	r2, r0
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	3401      	adds	r4, #1
 8006eb6:	9304      	str	r3, [sp, #16]
 8006eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ebc:	2206      	movs	r2, #6
 8006ebe:	4825      	ldr	r0, [pc, #148]	@ (8006f54 <_svfiprintf_r+0x1ec>)
 8006ec0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ec4:	f7fe fc0f 	bl	80056e6 <memchr>
 8006ec8:	2800      	cmp	r0, #0
 8006eca:	d036      	beq.n	8006f3a <_svfiprintf_r+0x1d2>
 8006ecc:	4b22      	ldr	r3, [pc, #136]	@ (8006f58 <_svfiprintf_r+0x1f0>)
 8006ece:	bb1b      	cbnz	r3, 8006f18 <_svfiprintf_r+0x1b0>
 8006ed0:	9b03      	ldr	r3, [sp, #12]
 8006ed2:	3307      	adds	r3, #7
 8006ed4:	f023 0307 	bic.w	r3, r3, #7
 8006ed8:	3308      	adds	r3, #8
 8006eda:	9303      	str	r3, [sp, #12]
 8006edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ede:	4433      	add	r3, r6
 8006ee0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ee2:	e76a      	b.n	8006dba <_svfiprintf_r+0x52>
 8006ee4:	460c      	mov	r4, r1
 8006ee6:	2001      	movs	r0, #1
 8006ee8:	fb0c 3202 	mla	r2, ip, r2, r3
 8006eec:	e7a8      	b.n	8006e40 <_svfiprintf_r+0xd8>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	f04f 0c0a 	mov.w	ip, #10
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	3401      	adds	r4, #1
 8006ef8:	9305      	str	r3, [sp, #20]
 8006efa:	4620      	mov	r0, r4
 8006efc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f00:	3a30      	subs	r2, #48	@ 0x30
 8006f02:	2a09      	cmp	r2, #9
 8006f04:	d903      	bls.n	8006f0e <_svfiprintf_r+0x1a6>
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d0c6      	beq.n	8006e98 <_svfiprintf_r+0x130>
 8006f0a:	9105      	str	r1, [sp, #20]
 8006f0c:	e7c4      	b.n	8006e98 <_svfiprintf_r+0x130>
 8006f0e:	4604      	mov	r4, r0
 8006f10:	2301      	movs	r3, #1
 8006f12:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f16:	e7f0      	b.n	8006efa <_svfiprintf_r+0x192>
 8006f18:	ab03      	add	r3, sp, #12
 8006f1a:	9300      	str	r3, [sp, #0]
 8006f1c:	462a      	mov	r2, r5
 8006f1e:	4638      	mov	r0, r7
 8006f20:	4b0e      	ldr	r3, [pc, #56]	@ (8006f5c <_svfiprintf_r+0x1f4>)
 8006f22:	a904      	add	r1, sp, #16
 8006f24:	f7fd fe7c 	bl	8004c20 <_printf_float>
 8006f28:	1c42      	adds	r2, r0, #1
 8006f2a:	4606      	mov	r6, r0
 8006f2c:	d1d6      	bne.n	8006edc <_svfiprintf_r+0x174>
 8006f2e:	89ab      	ldrh	r3, [r5, #12]
 8006f30:	065b      	lsls	r3, r3, #25
 8006f32:	f53f af2d 	bmi.w	8006d90 <_svfiprintf_r+0x28>
 8006f36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f38:	e72c      	b.n	8006d94 <_svfiprintf_r+0x2c>
 8006f3a:	ab03      	add	r3, sp, #12
 8006f3c:	9300      	str	r3, [sp, #0]
 8006f3e:	462a      	mov	r2, r5
 8006f40:	4638      	mov	r0, r7
 8006f42:	4b06      	ldr	r3, [pc, #24]	@ (8006f5c <_svfiprintf_r+0x1f4>)
 8006f44:	a904      	add	r1, sp, #16
 8006f46:	f7fe f909 	bl	800515c <_printf_i>
 8006f4a:	e7ed      	b.n	8006f28 <_svfiprintf_r+0x1c0>
 8006f4c:	08008250 	.word	0x08008250
 8006f50:	08008256 	.word	0x08008256
 8006f54:	0800825a 	.word	0x0800825a
 8006f58:	08004c21 	.word	0x08004c21
 8006f5c:	08006cb1 	.word	0x08006cb1

08006f60 <__sflush_r>:
 8006f60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f66:	0716      	lsls	r6, r2, #28
 8006f68:	4605      	mov	r5, r0
 8006f6a:	460c      	mov	r4, r1
 8006f6c:	d454      	bmi.n	8007018 <__sflush_r+0xb8>
 8006f6e:	684b      	ldr	r3, [r1, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	dc02      	bgt.n	8006f7a <__sflush_r+0x1a>
 8006f74:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	dd48      	ble.n	800700c <__sflush_r+0xac>
 8006f7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f7c:	2e00      	cmp	r6, #0
 8006f7e:	d045      	beq.n	800700c <__sflush_r+0xac>
 8006f80:	2300      	movs	r3, #0
 8006f82:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006f86:	682f      	ldr	r7, [r5, #0]
 8006f88:	6a21      	ldr	r1, [r4, #32]
 8006f8a:	602b      	str	r3, [r5, #0]
 8006f8c:	d030      	beq.n	8006ff0 <__sflush_r+0x90>
 8006f8e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006f90:	89a3      	ldrh	r3, [r4, #12]
 8006f92:	0759      	lsls	r1, r3, #29
 8006f94:	d505      	bpl.n	8006fa2 <__sflush_r+0x42>
 8006f96:	6863      	ldr	r3, [r4, #4]
 8006f98:	1ad2      	subs	r2, r2, r3
 8006f9a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006f9c:	b10b      	cbz	r3, 8006fa2 <__sflush_r+0x42>
 8006f9e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006fa0:	1ad2      	subs	r2, r2, r3
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006fa8:	6a21      	ldr	r1, [r4, #32]
 8006faa:	47b0      	blx	r6
 8006fac:	1c43      	adds	r3, r0, #1
 8006fae:	89a3      	ldrh	r3, [r4, #12]
 8006fb0:	d106      	bne.n	8006fc0 <__sflush_r+0x60>
 8006fb2:	6829      	ldr	r1, [r5, #0]
 8006fb4:	291d      	cmp	r1, #29
 8006fb6:	d82b      	bhi.n	8007010 <__sflush_r+0xb0>
 8006fb8:	4a28      	ldr	r2, [pc, #160]	@ (800705c <__sflush_r+0xfc>)
 8006fba:	40ca      	lsrs	r2, r1
 8006fbc:	07d6      	lsls	r6, r2, #31
 8006fbe:	d527      	bpl.n	8007010 <__sflush_r+0xb0>
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	6062      	str	r2, [r4, #4]
 8006fc4:	6922      	ldr	r2, [r4, #16]
 8006fc6:	04d9      	lsls	r1, r3, #19
 8006fc8:	6022      	str	r2, [r4, #0]
 8006fca:	d504      	bpl.n	8006fd6 <__sflush_r+0x76>
 8006fcc:	1c42      	adds	r2, r0, #1
 8006fce:	d101      	bne.n	8006fd4 <__sflush_r+0x74>
 8006fd0:	682b      	ldr	r3, [r5, #0]
 8006fd2:	b903      	cbnz	r3, 8006fd6 <__sflush_r+0x76>
 8006fd4:	6560      	str	r0, [r4, #84]	@ 0x54
 8006fd6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fd8:	602f      	str	r7, [r5, #0]
 8006fda:	b1b9      	cbz	r1, 800700c <__sflush_r+0xac>
 8006fdc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fe0:	4299      	cmp	r1, r3
 8006fe2:	d002      	beq.n	8006fea <__sflush_r+0x8a>
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	f7ff f9eb 	bl	80063c0 <_free_r>
 8006fea:	2300      	movs	r3, #0
 8006fec:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fee:	e00d      	b.n	800700c <__sflush_r+0xac>
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	4628      	mov	r0, r5
 8006ff4:	47b0      	blx	r6
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	1c50      	adds	r0, r2, #1
 8006ffa:	d1c9      	bne.n	8006f90 <__sflush_r+0x30>
 8006ffc:	682b      	ldr	r3, [r5, #0]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d0c6      	beq.n	8006f90 <__sflush_r+0x30>
 8007002:	2b1d      	cmp	r3, #29
 8007004:	d001      	beq.n	800700a <__sflush_r+0xaa>
 8007006:	2b16      	cmp	r3, #22
 8007008:	d11d      	bne.n	8007046 <__sflush_r+0xe6>
 800700a:	602f      	str	r7, [r5, #0]
 800700c:	2000      	movs	r0, #0
 800700e:	e021      	b.n	8007054 <__sflush_r+0xf4>
 8007010:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007014:	b21b      	sxth	r3, r3
 8007016:	e01a      	b.n	800704e <__sflush_r+0xee>
 8007018:	690f      	ldr	r7, [r1, #16]
 800701a:	2f00      	cmp	r7, #0
 800701c:	d0f6      	beq.n	800700c <__sflush_r+0xac>
 800701e:	0793      	lsls	r3, r2, #30
 8007020:	bf18      	it	ne
 8007022:	2300      	movne	r3, #0
 8007024:	680e      	ldr	r6, [r1, #0]
 8007026:	bf08      	it	eq
 8007028:	694b      	ldreq	r3, [r1, #20]
 800702a:	1bf6      	subs	r6, r6, r7
 800702c:	600f      	str	r7, [r1, #0]
 800702e:	608b      	str	r3, [r1, #8]
 8007030:	2e00      	cmp	r6, #0
 8007032:	ddeb      	ble.n	800700c <__sflush_r+0xac>
 8007034:	4633      	mov	r3, r6
 8007036:	463a      	mov	r2, r7
 8007038:	4628      	mov	r0, r5
 800703a:	6a21      	ldr	r1, [r4, #32]
 800703c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007040:	47e0      	blx	ip
 8007042:	2800      	cmp	r0, #0
 8007044:	dc07      	bgt.n	8007056 <__sflush_r+0xf6>
 8007046:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800704a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800704e:	f04f 30ff 	mov.w	r0, #4294967295
 8007052:	81a3      	strh	r3, [r4, #12]
 8007054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007056:	4407      	add	r7, r0
 8007058:	1a36      	subs	r6, r6, r0
 800705a:	e7e9      	b.n	8007030 <__sflush_r+0xd0>
 800705c:	20400001 	.word	0x20400001

08007060 <_fflush_r>:
 8007060:	b538      	push	{r3, r4, r5, lr}
 8007062:	690b      	ldr	r3, [r1, #16]
 8007064:	4605      	mov	r5, r0
 8007066:	460c      	mov	r4, r1
 8007068:	b913      	cbnz	r3, 8007070 <_fflush_r+0x10>
 800706a:	2500      	movs	r5, #0
 800706c:	4628      	mov	r0, r5
 800706e:	bd38      	pop	{r3, r4, r5, pc}
 8007070:	b118      	cbz	r0, 800707a <_fflush_r+0x1a>
 8007072:	6a03      	ldr	r3, [r0, #32]
 8007074:	b90b      	cbnz	r3, 800707a <_fflush_r+0x1a>
 8007076:	f7fe fa1b 	bl	80054b0 <__sinit>
 800707a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d0f3      	beq.n	800706a <_fflush_r+0xa>
 8007082:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007084:	07d0      	lsls	r0, r2, #31
 8007086:	d404      	bmi.n	8007092 <_fflush_r+0x32>
 8007088:	0599      	lsls	r1, r3, #22
 800708a:	d402      	bmi.n	8007092 <_fflush_r+0x32>
 800708c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800708e:	f7fe fb28 	bl	80056e2 <__retarget_lock_acquire_recursive>
 8007092:	4628      	mov	r0, r5
 8007094:	4621      	mov	r1, r4
 8007096:	f7ff ff63 	bl	8006f60 <__sflush_r>
 800709a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800709c:	4605      	mov	r5, r0
 800709e:	07da      	lsls	r2, r3, #31
 80070a0:	d4e4      	bmi.n	800706c <_fflush_r+0xc>
 80070a2:	89a3      	ldrh	r3, [r4, #12]
 80070a4:	059b      	lsls	r3, r3, #22
 80070a6:	d4e1      	bmi.n	800706c <_fflush_r+0xc>
 80070a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070aa:	f7fe fb1b 	bl	80056e4 <__retarget_lock_release_recursive>
 80070ae:	e7dd      	b.n	800706c <_fflush_r+0xc>

080070b0 <memmove>:
 80070b0:	4288      	cmp	r0, r1
 80070b2:	b510      	push	{r4, lr}
 80070b4:	eb01 0402 	add.w	r4, r1, r2
 80070b8:	d902      	bls.n	80070c0 <memmove+0x10>
 80070ba:	4284      	cmp	r4, r0
 80070bc:	4623      	mov	r3, r4
 80070be:	d807      	bhi.n	80070d0 <memmove+0x20>
 80070c0:	1e43      	subs	r3, r0, #1
 80070c2:	42a1      	cmp	r1, r4
 80070c4:	d008      	beq.n	80070d8 <memmove+0x28>
 80070c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80070ce:	e7f8      	b.n	80070c2 <memmove+0x12>
 80070d0:	4601      	mov	r1, r0
 80070d2:	4402      	add	r2, r0
 80070d4:	428a      	cmp	r2, r1
 80070d6:	d100      	bne.n	80070da <memmove+0x2a>
 80070d8:	bd10      	pop	{r4, pc}
 80070da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80070de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80070e2:	e7f7      	b.n	80070d4 <memmove+0x24>

080070e4 <_sbrk_r>:
 80070e4:	b538      	push	{r3, r4, r5, lr}
 80070e6:	2300      	movs	r3, #0
 80070e8:	4d05      	ldr	r5, [pc, #20]	@ (8007100 <_sbrk_r+0x1c>)
 80070ea:	4604      	mov	r4, r0
 80070ec:	4608      	mov	r0, r1
 80070ee:	602b      	str	r3, [r5, #0]
 80070f0:	f7fa feec 	bl	8001ecc <_sbrk>
 80070f4:	1c43      	adds	r3, r0, #1
 80070f6:	d102      	bne.n	80070fe <_sbrk_r+0x1a>
 80070f8:	682b      	ldr	r3, [r5, #0]
 80070fa:	b103      	cbz	r3, 80070fe <_sbrk_r+0x1a>
 80070fc:	6023      	str	r3, [r4, #0]
 80070fe:	bd38      	pop	{r3, r4, r5, pc}
 8007100:	20000440 	.word	0x20000440

08007104 <memcpy>:
 8007104:	440a      	add	r2, r1
 8007106:	4291      	cmp	r1, r2
 8007108:	f100 33ff 	add.w	r3, r0, #4294967295
 800710c:	d100      	bne.n	8007110 <memcpy+0xc>
 800710e:	4770      	bx	lr
 8007110:	b510      	push	{r4, lr}
 8007112:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007116:	4291      	cmp	r1, r2
 8007118:	f803 4f01 	strb.w	r4, [r3, #1]!
 800711c:	d1f9      	bne.n	8007112 <memcpy+0xe>
 800711e:	bd10      	pop	{r4, pc}

08007120 <__assert_func>:
 8007120:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007122:	4614      	mov	r4, r2
 8007124:	461a      	mov	r2, r3
 8007126:	4b09      	ldr	r3, [pc, #36]	@ (800714c <__assert_func+0x2c>)
 8007128:	4605      	mov	r5, r0
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68d8      	ldr	r0, [r3, #12]
 800712e:	b14c      	cbz	r4, 8007144 <__assert_func+0x24>
 8007130:	4b07      	ldr	r3, [pc, #28]	@ (8007150 <__assert_func+0x30>)
 8007132:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007136:	9100      	str	r1, [sp, #0]
 8007138:	462b      	mov	r3, r5
 800713a:	4906      	ldr	r1, [pc, #24]	@ (8007154 <__assert_func+0x34>)
 800713c:	f000 f870 	bl	8007220 <fiprintf>
 8007140:	f000 f880 	bl	8007244 <abort>
 8007144:	4b04      	ldr	r3, [pc, #16]	@ (8007158 <__assert_func+0x38>)
 8007146:	461c      	mov	r4, r3
 8007148:	e7f3      	b.n	8007132 <__assert_func+0x12>
 800714a:	bf00      	nop
 800714c:	20000018 	.word	0x20000018
 8007150:	0800826b 	.word	0x0800826b
 8007154:	08008278 	.word	0x08008278
 8007158:	080082a6 	.word	0x080082a6

0800715c <_calloc_r>:
 800715c:	b570      	push	{r4, r5, r6, lr}
 800715e:	fba1 5402 	umull	r5, r4, r1, r2
 8007162:	b934      	cbnz	r4, 8007172 <_calloc_r+0x16>
 8007164:	4629      	mov	r1, r5
 8007166:	f7ff f99d 	bl	80064a4 <_malloc_r>
 800716a:	4606      	mov	r6, r0
 800716c:	b928      	cbnz	r0, 800717a <_calloc_r+0x1e>
 800716e:	4630      	mov	r0, r6
 8007170:	bd70      	pop	{r4, r5, r6, pc}
 8007172:	220c      	movs	r2, #12
 8007174:	2600      	movs	r6, #0
 8007176:	6002      	str	r2, [r0, #0]
 8007178:	e7f9      	b.n	800716e <_calloc_r+0x12>
 800717a:	462a      	mov	r2, r5
 800717c:	4621      	mov	r1, r4
 800717e:	f7fe fa32 	bl	80055e6 <memset>
 8007182:	e7f4      	b.n	800716e <_calloc_r+0x12>

08007184 <__ascii_mbtowc>:
 8007184:	b082      	sub	sp, #8
 8007186:	b901      	cbnz	r1, 800718a <__ascii_mbtowc+0x6>
 8007188:	a901      	add	r1, sp, #4
 800718a:	b142      	cbz	r2, 800719e <__ascii_mbtowc+0x1a>
 800718c:	b14b      	cbz	r3, 80071a2 <__ascii_mbtowc+0x1e>
 800718e:	7813      	ldrb	r3, [r2, #0]
 8007190:	600b      	str	r3, [r1, #0]
 8007192:	7812      	ldrb	r2, [r2, #0]
 8007194:	1e10      	subs	r0, r2, #0
 8007196:	bf18      	it	ne
 8007198:	2001      	movne	r0, #1
 800719a:	b002      	add	sp, #8
 800719c:	4770      	bx	lr
 800719e:	4610      	mov	r0, r2
 80071a0:	e7fb      	b.n	800719a <__ascii_mbtowc+0x16>
 80071a2:	f06f 0001 	mvn.w	r0, #1
 80071a6:	e7f8      	b.n	800719a <__ascii_mbtowc+0x16>

080071a8 <_realloc_r>:
 80071a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071ac:	4607      	mov	r7, r0
 80071ae:	4614      	mov	r4, r2
 80071b0:	460d      	mov	r5, r1
 80071b2:	b921      	cbnz	r1, 80071be <_realloc_r+0x16>
 80071b4:	4611      	mov	r1, r2
 80071b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071ba:	f7ff b973 	b.w	80064a4 <_malloc_r>
 80071be:	b92a      	cbnz	r2, 80071cc <_realloc_r+0x24>
 80071c0:	f7ff f8fe 	bl	80063c0 <_free_r>
 80071c4:	4625      	mov	r5, r4
 80071c6:	4628      	mov	r0, r5
 80071c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071cc:	f000 f841 	bl	8007252 <_malloc_usable_size_r>
 80071d0:	4284      	cmp	r4, r0
 80071d2:	4606      	mov	r6, r0
 80071d4:	d802      	bhi.n	80071dc <_realloc_r+0x34>
 80071d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80071da:	d8f4      	bhi.n	80071c6 <_realloc_r+0x1e>
 80071dc:	4621      	mov	r1, r4
 80071de:	4638      	mov	r0, r7
 80071e0:	f7ff f960 	bl	80064a4 <_malloc_r>
 80071e4:	4680      	mov	r8, r0
 80071e6:	b908      	cbnz	r0, 80071ec <_realloc_r+0x44>
 80071e8:	4645      	mov	r5, r8
 80071ea:	e7ec      	b.n	80071c6 <_realloc_r+0x1e>
 80071ec:	42b4      	cmp	r4, r6
 80071ee:	4622      	mov	r2, r4
 80071f0:	4629      	mov	r1, r5
 80071f2:	bf28      	it	cs
 80071f4:	4632      	movcs	r2, r6
 80071f6:	f7ff ff85 	bl	8007104 <memcpy>
 80071fa:	4629      	mov	r1, r5
 80071fc:	4638      	mov	r0, r7
 80071fe:	f7ff f8df 	bl	80063c0 <_free_r>
 8007202:	e7f1      	b.n	80071e8 <_realloc_r+0x40>

08007204 <__ascii_wctomb>:
 8007204:	4603      	mov	r3, r0
 8007206:	4608      	mov	r0, r1
 8007208:	b141      	cbz	r1, 800721c <__ascii_wctomb+0x18>
 800720a:	2aff      	cmp	r2, #255	@ 0xff
 800720c:	d904      	bls.n	8007218 <__ascii_wctomb+0x14>
 800720e:	228a      	movs	r2, #138	@ 0x8a
 8007210:	f04f 30ff 	mov.w	r0, #4294967295
 8007214:	601a      	str	r2, [r3, #0]
 8007216:	4770      	bx	lr
 8007218:	2001      	movs	r0, #1
 800721a:	700a      	strb	r2, [r1, #0]
 800721c:	4770      	bx	lr
	...

08007220 <fiprintf>:
 8007220:	b40e      	push	{r1, r2, r3}
 8007222:	b503      	push	{r0, r1, lr}
 8007224:	4601      	mov	r1, r0
 8007226:	ab03      	add	r3, sp, #12
 8007228:	4805      	ldr	r0, [pc, #20]	@ (8007240 <fiprintf+0x20>)
 800722a:	f853 2b04 	ldr.w	r2, [r3], #4
 800722e:	6800      	ldr	r0, [r0, #0]
 8007230:	9301      	str	r3, [sp, #4]
 8007232:	f000 f83d 	bl	80072b0 <_vfiprintf_r>
 8007236:	b002      	add	sp, #8
 8007238:	f85d eb04 	ldr.w	lr, [sp], #4
 800723c:	b003      	add	sp, #12
 800723e:	4770      	bx	lr
 8007240:	20000018 	.word	0x20000018

08007244 <abort>:
 8007244:	2006      	movs	r0, #6
 8007246:	b508      	push	{r3, lr}
 8007248:	f000 fa06 	bl	8007658 <raise>
 800724c:	2001      	movs	r0, #1
 800724e:	f7fa fdc8 	bl	8001de2 <_exit>

08007252 <_malloc_usable_size_r>:
 8007252:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007256:	1f18      	subs	r0, r3, #4
 8007258:	2b00      	cmp	r3, #0
 800725a:	bfbc      	itt	lt
 800725c:	580b      	ldrlt	r3, [r1, r0]
 800725e:	18c0      	addlt	r0, r0, r3
 8007260:	4770      	bx	lr

08007262 <__sfputc_r>:
 8007262:	6893      	ldr	r3, [r2, #8]
 8007264:	b410      	push	{r4}
 8007266:	3b01      	subs	r3, #1
 8007268:	2b00      	cmp	r3, #0
 800726a:	6093      	str	r3, [r2, #8]
 800726c:	da07      	bge.n	800727e <__sfputc_r+0x1c>
 800726e:	6994      	ldr	r4, [r2, #24]
 8007270:	42a3      	cmp	r3, r4
 8007272:	db01      	blt.n	8007278 <__sfputc_r+0x16>
 8007274:	290a      	cmp	r1, #10
 8007276:	d102      	bne.n	800727e <__sfputc_r+0x1c>
 8007278:	bc10      	pop	{r4}
 800727a:	f000 b931 	b.w	80074e0 <__swbuf_r>
 800727e:	6813      	ldr	r3, [r2, #0]
 8007280:	1c58      	adds	r0, r3, #1
 8007282:	6010      	str	r0, [r2, #0]
 8007284:	7019      	strb	r1, [r3, #0]
 8007286:	4608      	mov	r0, r1
 8007288:	bc10      	pop	{r4}
 800728a:	4770      	bx	lr

0800728c <__sfputs_r>:
 800728c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800728e:	4606      	mov	r6, r0
 8007290:	460f      	mov	r7, r1
 8007292:	4614      	mov	r4, r2
 8007294:	18d5      	adds	r5, r2, r3
 8007296:	42ac      	cmp	r4, r5
 8007298:	d101      	bne.n	800729e <__sfputs_r+0x12>
 800729a:	2000      	movs	r0, #0
 800729c:	e007      	b.n	80072ae <__sfputs_r+0x22>
 800729e:	463a      	mov	r2, r7
 80072a0:	4630      	mov	r0, r6
 80072a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072a6:	f7ff ffdc 	bl	8007262 <__sfputc_r>
 80072aa:	1c43      	adds	r3, r0, #1
 80072ac:	d1f3      	bne.n	8007296 <__sfputs_r+0xa>
 80072ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080072b0 <_vfiprintf_r>:
 80072b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b4:	460d      	mov	r5, r1
 80072b6:	4614      	mov	r4, r2
 80072b8:	4698      	mov	r8, r3
 80072ba:	4606      	mov	r6, r0
 80072bc:	b09d      	sub	sp, #116	@ 0x74
 80072be:	b118      	cbz	r0, 80072c8 <_vfiprintf_r+0x18>
 80072c0:	6a03      	ldr	r3, [r0, #32]
 80072c2:	b90b      	cbnz	r3, 80072c8 <_vfiprintf_r+0x18>
 80072c4:	f7fe f8f4 	bl	80054b0 <__sinit>
 80072c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072ca:	07d9      	lsls	r1, r3, #31
 80072cc:	d405      	bmi.n	80072da <_vfiprintf_r+0x2a>
 80072ce:	89ab      	ldrh	r3, [r5, #12]
 80072d0:	059a      	lsls	r2, r3, #22
 80072d2:	d402      	bmi.n	80072da <_vfiprintf_r+0x2a>
 80072d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072d6:	f7fe fa04 	bl	80056e2 <__retarget_lock_acquire_recursive>
 80072da:	89ab      	ldrh	r3, [r5, #12]
 80072dc:	071b      	lsls	r3, r3, #28
 80072de:	d501      	bpl.n	80072e4 <_vfiprintf_r+0x34>
 80072e0:	692b      	ldr	r3, [r5, #16]
 80072e2:	b99b      	cbnz	r3, 800730c <_vfiprintf_r+0x5c>
 80072e4:	4629      	mov	r1, r5
 80072e6:	4630      	mov	r0, r6
 80072e8:	f000 f938 	bl	800755c <__swsetup_r>
 80072ec:	b170      	cbz	r0, 800730c <_vfiprintf_r+0x5c>
 80072ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072f0:	07dc      	lsls	r4, r3, #31
 80072f2:	d504      	bpl.n	80072fe <_vfiprintf_r+0x4e>
 80072f4:	f04f 30ff 	mov.w	r0, #4294967295
 80072f8:	b01d      	add	sp, #116	@ 0x74
 80072fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072fe:	89ab      	ldrh	r3, [r5, #12]
 8007300:	0598      	lsls	r0, r3, #22
 8007302:	d4f7      	bmi.n	80072f4 <_vfiprintf_r+0x44>
 8007304:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007306:	f7fe f9ed 	bl	80056e4 <__retarget_lock_release_recursive>
 800730a:	e7f3      	b.n	80072f4 <_vfiprintf_r+0x44>
 800730c:	2300      	movs	r3, #0
 800730e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007310:	2320      	movs	r3, #32
 8007312:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007316:	2330      	movs	r3, #48	@ 0x30
 8007318:	f04f 0901 	mov.w	r9, #1
 800731c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007320:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80074cc <_vfiprintf_r+0x21c>
 8007324:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007328:	4623      	mov	r3, r4
 800732a:	469a      	mov	sl, r3
 800732c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007330:	b10a      	cbz	r2, 8007336 <_vfiprintf_r+0x86>
 8007332:	2a25      	cmp	r2, #37	@ 0x25
 8007334:	d1f9      	bne.n	800732a <_vfiprintf_r+0x7a>
 8007336:	ebba 0b04 	subs.w	fp, sl, r4
 800733a:	d00b      	beq.n	8007354 <_vfiprintf_r+0xa4>
 800733c:	465b      	mov	r3, fp
 800733e:	4622      	mov	r2, r4
 8007340:	4629      	mov	r1, r5
 8007342:	4630      	mov	r0, r6
 8007344:	f7ff ffa2 	bl	800728c <__sfputs_r>
 8007348:	3001      	adds	r0, #1
 800734a:	f000 80a7 	beq.w	800749c <_vfiprintf_r+0x1ec>
 800734e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007350:	445a      	add	r2, fp
 8007352:	9209      	str	r2, [sp, #36]	@ 0x24
 8007354:	f89a 3000 	ldrb.w	r3, [sl]
 8007358:	2b00      	cmp	r3, #0
 800735a:	f000 809f 	beq.w	800749c <_vfiprintf_r+0x1ec>
 800735e:	2300      	movs	r3, #0
 8007360:	f04f 32ff 	mov.w	r2, #4294967295
 8007364:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007368:	f10a 0a01 	add.w	sl, sl, #1
 800736c:	9304      	str	r3, [sp, #16]
 800736e:	9307      	str	r3, [sp, #28]
 8007370:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007374:	931a      	str	r3, [sp, #104]	@ 0x68
 8007376:	4654      	mov	r4, sl
 8007378:	2205      	movs	r2, #5
 800737a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800737e:	4853      	ldr	r0, [pc, #332]	@ (80074cc <_vfiprintf_r+0x21c>)
 8007380:	f7fe f9b1 	bl	80056e6 <memchr>
 8007384:	9a04      	ldr	r2, [sp, #16]
 8007386:	b9d8      	cbnz	r0, 80073c0 <_vfiprintf_r+0x110>
 8007388:	06d1      	lsls	r1, r2, #27
 800738a:	bf44      	itt	mi
 800738c:	2320      	movmi	r3, #32
 800738e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007392:	0713      	lsls	r3, r2, #28
 8007394:	bf44      	itt	mi
 8007396:	232b      	movmi	r3, #43	@ 0x2b
 8007398:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800739c:	f89a 3000 	ldrb.w	r3, [sl]
 80073a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80073a2:	d015      	beq.n	80073d0 <_vfiprintf_r+0x120>
 80073a4:	4654      	mov	r4, sl
 80073a6:	2000      	movs	r0, #0
 80073a8:	f04f 0c0a 	mov.w	ip, #10
 80073ac:	9a07      	ldr	r2, [sp, #28]
 80073ae:	4621      	mov	r1, r4
 80073b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073b4:	3b30      	subs	r3, #48	@ 0x30
 80073b6:	2b09      	cmp	r3, #9
 80073b8:	d94b      	bls.n	8007452 <_vfiprintf_r+0x1a2>
 80073ba:	b1b0      	cbz	r0, 80073ea <_vfiprintf_r+0x13a>
 80073bc:	9207      	str	r2, [sp, #28]
 80073be:	e014      	b.n	80073ea <_vfiprintf_r+0x13a>
 80073c0:	eba0 0308 	sub.w	r3, r0, r8
 80073c4:	fa09 f303 	lsl.w	r3, r9, r3
 80073c8:	4313      	orrs	r3, r2
 80073ca:	46a2      	mov	sl, r4
 80073cc:	9304      	str	r3, [sp, #16]
 80073ce:	e7d2      	b.n	8007376 <_vfiprintf_r+0xc6>
 80073d0:	9b03      	ldr	r3, [sp, #12]
 80073d2:	1d19      	adds	r1, r3, #4
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	9103      	str	r1, [sp, #12]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	bfbb      	ittet	lt
 80073dc:	425b      	neglt	r3, r3
 80073de:	f042 0202 	orrlt.w	r2, r2, #2
 80073e2:	9307      	strge	r3, [sp, #28]
 80073e4:	9307      	strlt	r3, [sp, #28]
 80073e6:	bfb8      	it	lt
 80073e8:	9204      	strlt	r2, [sp, #16]
 80073ea:	7823      	ldrb	r3, [r4, #0]
 80073ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80073ee:	d10a      	bne.n	8007406 <_vfiprintf_r+0x156>
 80073f0:	7863      	ldrb	r3, [r4, #1]
 80073f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80073f4:	d132      	bne.n	800745c <_vfiprintf_r+0x1ac>
 80073f6:	9b03      	ldr	r3, [sp, #12]
 80073f8:	3402      	adds	r4, #2
 80073fa:	1d1a      	adds	r2, r3, #4
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	9203      	str	r2, [sp, #12]
 8007400:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007404:	9305      	str	r3, [sp, #20]
 8007406:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80074d0 <_vfiprintf_r+0x220>
 800740a:	2203      	movs	r2, #3
 800740c:	4650      	mov	r0, sl
 800740e:	7821      	ldrb	r1, [r4, #0]
 8007410:	f7fe f969 	bl	80056e6 <memchr>
 8007414:	b138      	cbz	r0, 8007426 <_vfiprintf_r+0x176>
 8007416:	2240      	movs	r2, #64	@ 0x40
 8007418:	9b04      	ldr	r3, [sp, #16]
 800741a:	eba0 000a 	sub.w	r0, r0, sl
 800741e:	4082      	lsls	r2, r0
 8007420:	4313      	orrs	r3, r2
 8007422:	3401      	adds	r4, #1
 8007424:	9304      	str	r3, [sp, #16]
 8007426:	f814 1b01 	ldrb.w	r1, [r4], #1
 800742a:	2206      	movs	r2, #6
 800742c:	4829      	ldr	r0, [pc, #164]	@ (80074d4 <_vfiprintf_r+0x224>)
 800742e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007432:	f7fe f958 	bl	80056e6 <memchr>
 8007436:	2800      	cmp	r0, #0
 8007438:	d03f      	beq.n	80074ba <_vfiprintf_r+0x20a>
 800743a:	4b27      	ldr	r3, [pc, #156]	@ (80074d8 <_vfiprintf_r+0x228>)
 800743c:	bb1b      	cbnz	r3, 8007486 <_vfiprintf_r+0x1d6>
 800743e:	9b03      	ldr	r3, [sp, #12]
 8007440:	3307      	adds	r3, #7
 8007442:	f023 0307 	bic.w	r3, r3, #7
 8007446:	3308      	adds	r3, #8
 8007448:	9303      	str	r3, [sp, #12]
 800744a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800744c:	443b      	add	r3, r7
 800744e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007450:	e76a      	b.n	8007328 <_vfiprintf_r+0x78>
 8007452:	460c      	mov	r4, r1
 8007454:	2001      	movs	r0, #1
 8007456:	fb0c 3202 	mla	r2, ip, r2, r3
 800745a:	e7a8      	b.n	80073ae <_vfiprintf_r+0xfe>
 800745c:	2300      	movs	r3, #0
 800745e:	f04f 0c0a 	mov.w	ip, #10
 8007462:	4619      	mov	r1, r3
 8007464:	3401      	adds	r4, #1
 8007466:	9305      	str	r3, [sp, #20]
 8007468:	4620      	mov	r0, r4
 800746a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800746e:	3a30      	subs	r2, #48	@ 0x30
 8007470:	2a09      	cmp	r2, #9
 8007472:	d903      	bls.n	800747c <_vfiprintf_r+0x1cc>
 8007474:	2b00      	cmp	r3, #0
 8007476:	d0c6      	beq.n	8007406 <_vfiprintf_r+0x156>
 8007478:	9105      	str	r1, [sp, #20]
 800747a:	e7c4      	b.n	8007406 <_vfiprintf_r+0x156>
 800747c:	4604      	mov	r4, r0
 800747e:	2301      	movs	r3, #1
 8007480:	fb0c 2101 	mla	r1, ip, r1, r2
 8007484:	e7f0      	b.n	8007468 <_vfiprintf_r+0x1b8>
 8007486:	ab03      	add	r3, sp, #12
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	462a      	mov	r2, r5
 800748c:	4630      	mov	r0, r6
 800748e:	4b13      	ldr	r3, [pc, #76]	@ (80074dc <_vfiprintf_r+0x22c>)
 8007490:	a904      	add	r1, sp, #16
 8007492:	f7fd fbc5 	bl	8004c20 <_printf_float>
 8007496:	4607      	mov	r7, r0
 8007498:	1c78      	adds	r0, r7, #1
 800749a:	d1d6      	bne.n	800744a <_vfiprintf_r+0x19a>
 800749c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800749e:	07d9      	lsls	r1, r3, #31
 80074a0:	d405      	bmi.n	80074ae <_vfiprintf_r+0x1fe>
 80074a2:	89ab      	ldrh	r3, [r5, #12]
 80074a4:	059a      	lsls	r2, r3, #22
 80074a6:	d402      	bmi.n	80074ae <_vfiprintf_r+0x1fe>
 80074a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80074aa:	f7fe f91b 	bl	80056e4 <__retarget_lock_release_recursive>
 80074ae:	89ab      	ldrh	r3, [r5, #12]
 80074b0:	065b      	lsls	r3, r3, #25
 80074b2:	f53f af1f 	bmi.w	80072f4 <_vfiprintf_r+0x44>
 80074b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074b8:	e71e      	b.n	80072f8 <_vfiprintf_r+0x48>
 80074ba:	ab03      	add	r3, sp, #12
 80074bc:	9300      	str	r3, [sp, #0]
 80074be:	462a      	mov	r2, r5
 80074c0:	4630      	mov	r0, r6
 80074c2:	4b06      	ldr	r3, [pc, #24]	@ (80074dc <_vfiprintf_r+0x22c>)
 80074c4:	a904      	add	r1, sp, #16
 80074c6:	f7fd fe49 	bl	800515c <_printf_i>
 80074ca:	e7e4      	b.n	8007496 <_vfiprintf_r+0x1e6>
 80074cc:	08008250 	.word	0x08008250
 80074d0:	08008256 	.word	0x08008256
 80074d4:	0800825a 	.word	0x0800825a
 80074d8:	08004c21 	.word	0x08004c21
 80074dc:	0800728d 	.word	0x0800728d

080074e0 <__swbuf_r>:
 80074e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074e2:	460e      	mov	r6, r1
 80074e4:	4614      	mov	r4, r2
 80074e6:	4605      	mov	r5, r0
 80074e8:	b118      	cbz	r0, 80074f2 <__swbuf_r+0x12>
 80074ea:	6a03      	ldr	r3, [r0, #32]
 80074ec:	b90b      	cbnz	r3, 80074f2 <__swbuf_r+0x12>
 80074ee:	f7fd ffdf 	bl	80054b0 <__sinit>
 80074f2:	69a3      	ldr	r3, [r4, #24]
 80074f4:	60a3      	str	r3, [r4, #8]
 80074f6:	89a3      	ldrh	r3, [r4, #12]
 80074f8:	071a      	lsls	r2, r3, #28
 80074fa:	d501      	bpl.n	8007500 <__swbuf_r+0x20>
 80074fc:	6923      	ldr	r3, [r4, #16]
 80074fe:	b943      	cbnz	r3, 8007512 <__swbuf_r+0x32>
 8007500:	4621      	mov	r1, r4
 8007502:	4628      	mov	r0, r5
 8007504:	f000 f82a 	bl	800755c <__swsetup_r>
 8007508:	b118      	cbz	r0, 8007512 <__swbuf_r+0x32>
 800750a:	f04f 37ff 	mov.w	r7, #4294967295
 800750e:	4638      	mov	r0, r7
 8007510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007512:	6823      	ldr	r3, [r4, #0]
 8007514:	6922      	ldr	r2, [r4, #16]
 8007516:	b2f6      	uxtb	r6, r6
 8007518:	1a98      	subs	r0, r3, r2
 800751a:	6963      	ldr	r3, [r4, #20]
 800751c:	4637      	mov	r7, r6
 800751e:	4283      	cmp	r3, r0
 8007520:	dc05      	bgt.n	800752e <__swbuf_r+0x4e>
 8007522:	4621      	mov	r1, r4
 8007524:	4628      	mov	r0, r5
 8007526:	f7ff fd9b 	bl	8007060 <_fflush_r>
 800752a:	2800      	cmp	r0, #0
 800752c:	d1ed      	bne.n	800750a <__swbuf_r+0x2a>
 800752e:	68a3      	ldr	r3, [r4, #8]
 8007530:	3b01      	subs	r3, #1
 8007532:	60a3      	str	r3, [r4, #8]
 8007534:	6823      	ldr	r3, [r4, #0]
 8007536:	1c5a      	adds	r2, r3, #1
 8007538:	6022      	str	r2, [r4, #0]
 800753a:	701e      	strb	r6, [r3, #0]
 800753c:	6962      	ldr	r2, [r4, #20]
 800753e:	1c43      	adds	r3, r0, #1
 8007540:	429a      	cmp	r2, r3
 8007542:	d004      	beq.n	800754e <__swbuf_r+0x6e>
 8007544:	89a3      	ldrh	r3, [r4, #12]
 8007546:	07db      	lsls	r3, r3, #31
 8007548:	d5e1      	bpl.n	800750e <__swbuf_r+0x2e>
 800754a:	2e0a      	cmp	r6, #10
 800754c:	d1df      	bne.n	800750e <__swbuf_r+0x2e>
 800754e:	4621      	mov	r1, r4
 8007550:	4628      	mov	r0, r5
 8007552:	f7ff fd85 	bl	8007060 <_fflush_r>
 8007556:	2800      	cmp	r0, #0
 8007558:	d0d9      	beq.n	800750e <__swbuf_r+0x2e>
 800755a:	e7d6      	b.n	800750a <__swbuf_r+0x2a>

0800755c <__swsetup_r>:
 800755c:	b538      	push	{r3, r4, r5, lr}
 800755e:	4b29      	ldr	r3, [pc, #164]	@ (8007604 <__swsetup_r+0xa8>)
 8007560:	4605      	mov	r5, r0
 8007562:	6818      	ldr	r0, [r3, #0]
 8007564:	460c      	mov	r4, r1
 8007566:	b118      	cbz	r0, 8007570 <__swsetup_r+0x14>
 8007568:	6a03      	ldr	r3, [r0, #32]
 800756a:	b90b      	cbnz	r3, 8007570 <__swsetup_r+0x14>
 800756c:	f7fd ffa0 	bl	80054b0 <__sinit>
 8007570:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007574:	0719      	lsls	r1, r3, #28
 8007576:	d422      	bmi.n	80075be <__swsetup_r+0x62>
 8007578:	06da      	lsls	r2, r3, #27
 800757a:	d407      	bmi.n	800758c <__swsetup_r+0x30>
 800757c:	2209      	movs	r2, #9
 800757e:	602a      	str	r2, [r5, #0]
 8007580:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007584:	f04f 30ff 	mov.w	r0, #4294967295
 8007588:	81a3      	strh	r3, [r4, #12]
 800758a:	e033      	b.n	80075f4 <__swsetup_r+0x98>
 800758c:	0758      	lsls	r0, r3, #29
 800758e:	d512      	bpl.n	80075b6 <__swsetup_r+0x5a>
 8007590:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007592:	b141      	cbz	r1, 80075a6 <__swsetup_r+0x4a>
 8007594:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007598:	4299      	cmp	r1, r3
 800759a:	d002      	beq.n	80075a2 <__swsetup_r+0x46>
 800759c:	4628      	mov	r0, r5
 800759e:	f7fe ff0f 	bl	80063c0 <_free_r>
 80075a2:	2300      	movs	r3, #0
 80075a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80075a6:	89a3      	ldrh	r3, [r4, #12]
 80075a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80075ac:	81a3      	strh	r3, [r4, #12]
 80075ae:	2300      	movs	r3, #0
 80075b0:	6063      	str	r3, [r4, #4]
 80075b2:	6923      	ldr	r3, [r4, #16]
 80075b4:	6023      	str	r3, [r4, #0]
 80075b6:	89a3      	ldrh	r3, [r4, #12]
 80075b8:	f043 0308 	orr.w	r3, r3, #8
 80075bc:	81a3      	strh	r3, [r4, #12]
 80075be:	6923      	ldr	r3, [r4, #16]
 80075c0:	b94b      	cbnz	r3, 80075d6 <__swsetup_r+0x7a>
 80075c2:	89a3      	ldrh	r3, [r4, #12]
 80075c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80075c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075cc:	d003      	beq.n	80075d6 <__swsetup_r+0x7a>
 80075ce:	4621      	mov	r1, r4
 80075d0:	4628      	mov	r0, r5
 80075d2:	f000 f882 	bl	80076da <__smakebuf_r>
 80075d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075da:	f013 0201 	ands.w	r2, r3, #1
 80075de:	d00a      	beq.n	80075f6 <__swsetup_r+0x9a>
 80075e0:	2200      	movs	r2, #0
 80075e2:	60a2      	str	r2, [r4, #8]
 80075e4:	6962      	ldr	r2, [r4, #20]
 80075e6:	4252      	negs	r2, r2
 80075e8:	61a2      	str	r2, [r4, #24]
 80075ea:	6922      	ldr	r2, [r4, #16]
 80075ec:	b942      	cbnz	r2, 8007600 <__swsetup_r+0xa4>
 80075ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80075f2:	d1c5      	bne.n	8007580 <__swsetup_r+0x24>
 80075f4:	bd38      	pop	{r3, r4, r5, pc}
 80075f6:	0799      	lsls	r1, r3, #30
 80075f8:	bf58      	it	pl
 80075fa:	6962      	ldrpl	r2, [r4, #20]
 80075fc:	60a2      	str	r2, [r4, #8]
 80075fe:	e7f4      	b.n	80075ea <__swsetup_r+0x8e>
 8007600:	2000      	movs	r0, #0
 8007602:	e7f7      	b.n	80075f4 <__swsetup_r+0x98>
 8007604:	20000018 	.word	0x20000018

08007608 <_raise_r>:
 8007608:	291f      	cmp	r1, #31
 800760a:	b538      	push	{r3, r4, r5, lr}
 800760c:	4605      	mov	r5, r0
 800760e:	460c      	mov	r4, r1
 8007610:	d904      	bls.n	800761c <_raise_r+0x14>
 8007612:	2316      	movs	r3, #22
 8007614:	6003      	str	r3, [r0, #0]
 8007616:	f04f 30ff 	mov.w	r0, #4294967295
 800761a:	bd38      	pop	{r3, r4, r5, pc}
 800761c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800761e:	b112      	cbz	r2, 8007626 <_raise_r+0x1e>
 8007620:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007624:	b94b      	cbnz	r3, 800763a <_raise_r+0x32>
 8007626:	4628      	mov	r0, r5
 8007628:	f000 f830 	bl	800768c <_getpid_r>
 800762c:	4622      	mov	r2, r4
 800762e:	4601      	mov	r1, r0
 8007630:	4628      	mov	r0, r5
 8007632:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007636:	f000 b817 	b.w	8007668 <_kill_r>
 800763a:	2b01      	cmp	r3, #1
 800763c:	d00a      	beq.n	8007654 <_raise_r+0x4c>
 800763e:	1c59      	adds	r1, r3, #1
 8007640:	d103      	bne.n	800764a <_raise_r+0x42>
 8007642:	2316      	movs	r3, #22
 8007644:	6003      	str	r3, [r0, #0]
 8007646:	2001      	movs	r0, #1
 8007648:	e7e7      	b.n	800761a <_raise_r+0x12>
 800764a:	2100      	movs	r1, #0
 800764c:	4620      	mov	r0, r4
 800764e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007652:	4798      	blx	r3
 8007654:	2000      	movs	r0, #0
 8007656:	e7e0      	b.n	800761a <_raise_r+0x12>

08007658 <raise>:
 8007658:	4b02      	ldr	r3, [pc, #8]	@ (8007664 <raise+0xc>)
 800765a:	4601      	mov	r1, r0
 800765c:	6818      	ldr	r0, [r3, #0]
 800765e:	f7ff bfd3 	b.w	8007608 <_raise_r>
 8007662:	bf00      	nop
 8007664:	20000018 	.word	0x20000018

08007668 <_kill_r>:
 8007668:	b538      	push	{r3, r4, r5, lr}
 800766a:	2300      	movs	r3, #0
 800766c:	4d06      	ldr	r5, [pc, #24]	@ (8007688 <_kill_r+0x20>)
 800766e:	4604      	mov	r4, r0
 8007670:	4608      	mov	r0, r1
 8007672:	4611      	mov	r1, r2
 8007674:	602b      	str	r3, [r5, #0]
 8007676:	f7fa fba4 	bl	8001dc2 <_kill>
 800767a:	1c43      	adds	r3, r0, #1
 800767c:	d102      	bne.n	8007684 <_kill_r+0x1c>
 800767e:	682b      	ldr	r3, [r5, #0]
 8007680:	b103      	cbz	r3, 8007684 <_kill_r+0x1c>
 8007682:	6023      	str	r3, [r4, #0]
 8007684:	bd38      	pop	{r3, r4, r5, pc}
 8007686:	bf00      	nop
 8007688:	20000440 	.word	0x20000440

0800768c <_getpid_r>:
 800768c:	f7fa bb92 	b.w	8001db4 <_getpid>

08007690 <__swhatbuf_r>:
 8007690:	b570      	push	{r4, r5, r6, lr}
 8007692:	460c      	mov	r4, r1
 8007694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007698:	4615      	mov	r5, r2
 800769a:	2900      	cmp	r1, #0
 800769c:	461e      	mov	r6, r3
 800769e:	b096      	sub	sp, #88	@ 0x58
 80076a0:	da0c      	bge.n	80076bc <__swhatbuf_r+0x2c>
 80076a2:	89a3      	ldrh	r3, [r4, #12]
 80076a4:	2100      	movs	r1, #0
 80076a6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80076aa:	bf14      	ite	ne
 80076ac:	2340      	movne	r3, #64	@ 0x40
 80076ae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80076b2:	2000      	movs	r0, #0
 80076b4:	6031      	str	r1, [r6, #0]
 80076b6:	602b      	str	r3, [r5, #0]
 80076b8:	b016      	add	sp, #88	@ 0x58
 80076ba:	bd70      	pop	{r4, r5, r6, pc}
 80076bc:	466a      	mov	r2, sp
 80076be:	f000 f849 	bl	8007754 <_fstat_r>
 80076c2:	2800      	cmp	r0, #0
 80076c4:	dbed      	blt.n	80076a2 <__swhatbuf_r+0x12>
 80076c6:	9901      	ldr	r1, [sp, #4]
 80076c8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80076cc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80076d0:	4259      	negs	r1, r3
 80076d2:	4159      	adcs	r1, r3
 80076d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076d8:	e7eb      	b.n	80076b2 <__swhatbuf_r+0x22>

080076da <__smakebuf_r>:
 80076da:	898b      	ldrh	r3, [r1, #12]
 80076dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076de:	079d      	lsls	r5, r3, #30
 80076e0:	4606      	mov	r6, r0
 80076e2:	460c      	mov	r4, r1
 80076e4:	d507      	bpl.n	80076f6 <__smakebuf_r+0x1c>
 80076e6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80076ea:	6023      	str	r3, [r4, #0]
 80076ec:	6123      	str	r3, [r4, #16]
 80076ee:	2301      	movs	r3, #1
 80076f0:	6163      	str	r3, [r4, #20]
 80076f2:	b003      	add	sp, #12
 80076f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076f6:	466a      	mov	r2, sp
 80076f8:	ab01      	add	r3, sp, #4
 80076fa:	f7ff ffc9 	bl	8007690 <__swhatbuf_r>
 80076fe:	9f00      	ldr	r7, [sp, #0]
 8007700:	4605      	mov	r5, r0
 8007702:	4639      	mov	r1, r7
 8007704:	4630      	mov	r0, r6
 8007706:	f7fe fecd 	bl	80064a4 <_malloc_r>
 800770a:	b948      	cbnz	r0, 8007720 <__smakebuf_r+0x46>
 800770c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007710:	059a      	lsls	r2, r3, #22
 8007712:	d4ee      	bmi.n	80076f2 <__smakebuf_r+0x18>
 8007714:	f023 0303 	bic.w	r3, r3, #3
 8007718:	f043 0302 	orr.w	r3, r3, #2
 800771c:	81a3      	strh	r3, [r4, #12]
 800771e:	e7e2      	b.n	80076e6 <__smakebuf_r+0xc>
 8007720:	89a3      	ldrh	r3, [r4, #12]
 8007722:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800772a:	81a3      	strh	r3, [r4, #12]
 800772c:	9b01      	ldr	r3, [sp, #4]
 800772e:	6020      	str	r0, [r4, #0]
 8007730:	b15b      	cbz	r3, 800774a <__smakebuf_r+0x70>
 8007732:	4630      	mov	r0, r6
 8007734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007738:	f000 f81e 	bl	8007778 <_isatty_r>
 800773c:	b128      	cbz	r0, 800774a <__smakebuf_r+0x70>
 800773e:	89a3      	ldrh	r3, [r4, #12]
 8007740:	f023 0303 	bic.w	r3, r3, #3
 8007744:	f043 0301 	orr.w	r3, r3, #1
 8007748:	81a3      	strh	r3, [r4, #12]
 800774a:	89a3      	ldrh	r3, [r4, #12]
 800774c:	431d      	orrs	r5, r3
 800774e:	81a5      	strh	r5, [r4, #12]
 8007750:	e7cf      	b.n	80076f2 <__smakebuf_r+0x18>
	...

08007754 <_fstat_r>:
 8007754:	b538      	push	{r3, r4, r5, lr}
 8007756:	2300      	movs	r3, #0
 8007758:	4d06      	ldr	r5, [pc, #24]	@ (8007774 <_fstat_r+0x20>)
 800775a:	4604      	mov	r4, r0
 800775c:	4608      	mov	r0, r1
 800775e:	4611      	mov	r1, r2
 8007760:	602b      	str	r3, [r5, #0]
 8007762:	f7fa fb8d 	bl	8001e80 <_fstat>
 8007766:	1c43      	adds	r3, r0, #1
 8007768:	d102      	bne.n	8007770 <_fstat_r+0x1c>
 800776a:	682b      	ldr	r3, [r5, #0]
 800776c:	b103      	cbz	r3, 8007770 <_fstat_r+0x1c>
 800776e:	6023      	str	r3, [r4, #0]
 8007770:	bd38      	pop	{r3, r4, r5, pc}
 8007772:	bf00      	nop
 8007774:	20000440 	.word	0x20000440

08007778 <_isatty_r>:
 8007778:	b538      	push	{r3, r4, r5, lr}
 800777a:	2300      	movs	r3, #0
 800777c:	4d05      	ldr	r5, [pc, #20]	@ (8007794 <_isatty_r+0x1c>)
 800777e:	4604      	mov	r4, r0
 8007780:	4608      	mov	r0, r1
 8007782:	602b      	str	r3, [r5, #0]
 8007784:	f7fa fb8b 	bl	8001e9e <_isatty>
 8007788:	1c43      	adds	r3, r0, #1
 800778a:	d102      	bne.n	8007792 <_isatty_r+0x1a>
 800778c:	682b      	ldr	r3, [r5, #0]
 800778e:	b103      	cbz	r3, 8007792 <_isatty_r+0x1a>
 8007790:	6023      	str	r3, [r4, #0]
 8007792:	bd38      	pop	{r3, r4, r5, pc}
 8007794:	20000440 	.word	0x20000440

08007798 <powf>:
 8007798:	b570      	push	{r4, r5, r6, lr}
 800779a:	460c      	mov	r4, r1
 800779c:	4606      	mov	r6, r0
 800779e:	f000 f851 	bl	8007844 <__ieee754_powf>
 80077a2:	4621      	mov	r1, r4
 80077a4:	4605      	mov	r5, r0
 80077a6:	4620      	mov	r0, r4
 80077a8:	f7f9 fc42 	bl	8001030 <__aeabi_fcmpun>
 80077ac:	bb68      	cbnz	r0, 800780a <powf+0x72>
 80077ae:	2100      	movs	r1, #0
 80077b0:	4630      	mov	r0, r6
 80077b2:	f7f9 fc0b 	bl	8000fcc <__aeabi_fcmpeq>
 80077b6:	b190      	cbz	r0, 80077de <powf+0x46>
 80077b8:	2100      	movs	r1, #0
 80077ba:	4620      	mov	r0, r4
 80077bc:	f7f9 fc06 	bl	8000fcc <__aeabi_fcmpeq>
 80077c0:	2800      	cmp	r0, #0
 80077c2:	d133      	bne.n	800782c <powf+0x94>
 80077c4:	4620      	mov	r0, r4
 80077c6:	f000 f834 	bl	8007832 <finitef>
 80077ca:	b1f0      	cbz	r0, 800780a <powf+0x72>
 80077cc:	2100      	movs	r1, #0
 80077ce:	4620      	mov	r0, r4
 80077d0:	f7f9 fc06 	bl	8000fe0 <__aeabi_fcmplt>
 80077d4:	b1c8      	cbz	r0, 800780a <powf+0x72>
 80077d6:	f7fd ff59 	bl	800568c <__errno>
 80077da:	2322      	movs	r3, #34	@ 0x22
 80077dc:	e014      	b.n	8007808 <powf+0x70>
 80077de:	4628      	mov	r0, r5
 80077e0:	f000 f827 	bl	8007832 <finitef>
 80077e4:	b998      	cbnz	r0, 800780e <powf+0x76>
 80077e6:	4630      	mov	r0, r6
 80077e8:	f000 f823 	bl	8007832 <finitef>
 80077ec:	b178      	cbz	r0, 800780e <powf+0x76>
 80077ee:	4620      	mov	r0, r4
 80077f0:	f000 f81f 	bl	8007832 <finitef>
 80077f4:	b158      	cbz	r0, 800780e <powf+0x76>
 80077f6:	4629      	mov	r1, r5
 80077f8:	4628      	mov	r0, r5
 80077fa:	f7f9 fc19 	bl	8001030 <__aeabi_fcmpun>
 80077fe:	2800      	cmp	r0, #0
 8007800:	d0e9      	beq.n	80077d6 <powf+0x3e>
 8007802:	f7fd ff43 	bl	800568c <__errno>
 8007806:	2321      	movs	r3, #33	@ 0x21
 8007808:	6003      	str	r3, [r0, #0]
 800780a:	4628      	mov	r0, r5
 800780c:	bd70      	pop	{r4, r5, r6, pc}
 800780e:	2100      	movs	r1, #0
 8007810:	4628      	mov	r0, r5
 8007812:	f7f9 fbdb 	bl	8000fcc <__aeabi_fcmpeq>
 8007816:	2800      	cmp	r0, #0
 8007818:	d0f7      	beq.n	800780a <powf+0x72>
 800781a:	4630      	mov	r0, r6
 800781c:	f000 f809 	bl	8007832 <finitef>
 8007820:	2800      	cmp	r0, #0
 8007822:	d0f2      	beq.n	800780a <powf+0x72>
 8007824:	4620      	mov	r0, r4
 8007826:	f000 f804 	bl	8007832 <finitef>
 800782a:	e7d3      	b.n	80077d4 <powf+0x3c>
 800782c:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8007830:	e7eb      	b.n	800780a <powf+0x72>

08007832 <finitef>:
 8007832:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8007836:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800783a:	bfac      	ite	ge
 800783c:	2000      	movge	r0, #0
 800783e:	2001      	movlt	r0, #1
 8007840:	4770      	bx	lr
	...

08007844 <__ieee754_powf>:
 8007844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007848:	f031 4b00 	bics.w	fp, r1, #2147483648	@ 0x80000000
 800784c:	4681      	mov	r9, r0
 800784e:	460f      	mov	r7, r1
 8007850:	4606      	mov	r6, r0
 8007852:	460c      	mov	r4, r1
 8007854:	b087      	sub	sp, #28
 8007856:	d10c      	bne.n	8007872 <__ieee754_powf+0x2e>
 8007858:	f480 0680 	eor.w	r6, r0, #4194304	@ 0x400000
 800785c:	0076      	lsls	r6, r6, #1
 800785e:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8007862:	f240 8310 	bls.w	8007e86 <__ieee754_powf+0x642>
 8007866:	4639      	mov	r1, r7
 8007868:	4648      	mov	r0, r9
 800786a:	f7f9 f913 	bl	8000a94 <__addsf3>
 800786e:	4601      	mov	r1, r0
 8007870:	e043      	b.n	80078fa <__ieee754_powf+0xb6>
 8007872:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8007876:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800787a:	d802      	bhi.n	8007882 <__ieee754_powf+0x3e>
 800787c:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8007880:	d908      	bls.n	8007894 <__ieee754_powf+0x50>
 8007882:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8007886:	d1ee      	bne.n	8007866 <__ieee754_powf+0x22>
 8007888:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800788c:	0064      	lsls	r4, r4, #1
 800788e:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8007892:	e7e6      	b.n	8007862 <__ieee754_powf+0x1e>
 8007894:	2800      	cmp	r0, #0
 8007896:	da1f      	bge.n	80078d8 <__ieee754_powf+0x94>
 8007898:	f1bb 4f97 	cmp.w	fp, #1266679808	@ 0x4b800000
 800789c:	f080 82f8 	bcs.w	8007e90 <__ieee754_powf+0x64c>
 80078a0:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 80078a4:	d32f      	bcc.n	8007906 <__ieee754_powf+0xc2>
 80078a6:	ea4f 53eb 	mov.w	r3, fp, asr #23
 80078aa:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 80078ae:	fa4b f503 	asr.w	r5, fp, r3
 80078b2:	fa05 f303 	lsl.w	r3, r5, r3
 80078b6:	455b      	cmp	r3, fp
 80078b8:	d123      	bne.n	8007902 <__ieee754_powf+0xbe>
 80078ba:	f005 0501 	and.w	r5, r5, #1
 80078be:	f1c5 0502 	rsb	r5, r5, #2
 80078c2:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 80078c6:	d11f      	bne.n	8007908 <__ieee754_powf+0xc4>
 80078c8:	2c00      	cmp	r4, #0
 80078ca:	4649      	mov	r1, r9
 80078cc:	da15      	bge.n	80078fa <__ieee754_powf+0xb6>
 80078ce:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80078d2:	f7f9 fa9b 	bl	8000e0c <__aeabi_fdiv>
 80078d6:	e7ca      	b.n	800786e <__ieee754_powf+0x2a>
 80078d8:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 80078dc:	d111      	bne.n	8007902 <__ieee754_powf+0xbe>
 80078de:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 80078e2:	f000 82d0 	beq.w	8007e86 <__ieee754_powf+0x642>
 80078e6:	d904      	bls.n	80078f2 <__ieee754_powf+0xae>
 80078e8:	2c00      	cmp	r4, #0
 80078ea:	f280 82cf 	bge.w	8007e8c <__ieee754_powf+0x648>
 80078ee:	2100      	movs	r1, #0
 80078f0:	e003      	b.n	80078fa <__ieee754_powf+0xb6>
 80078f2:	2c00      	cmp	r4, #0
 80078f4:	dafb      	bge.n	80078ee <__ieee754_powf+0xaa>
 80078f6:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 80078fa:	4608      	mov	r0, r1
 80078fc:	b007      	add	sp, #28
 80078fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007902:	2500      	movs	r5, #0
 8007904:	e7dd      	b.n	80078c2 <__ieee754_powf+0x7e>
 8007906:	2500      	movs	r5, #0
 8007908:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800790c:	d104      	bne.n	8007918 <__ieee754_powf+0xd4>
 800790e:	4649      	mov	r1, r9
 8007910:	4648      	mov	r0, r9
 8007912:	f7f9 f9c7 	bl	8000ca4 <__aeabi_fmul>
 8007916:	e7aa      	b.n	800786e <__ieee754_powf+0x2a>
 8007918:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800791c:	f040 82bd 	bne.w	8007e9a <__ieee754_powf+0x656>
 8007920:	2e00      	cmp	r6, #0
 8007922:	f2c0 82ba 	blt.w	8007e9a <__ieee754_powf+0x656>
 8007926:	4648      	mov	r0, r9
 8007928:	b007      	add	sp, #28
 800792a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800792e:	f000 bb57 	b.w	8007fe0 <__ieee754_sqrtf>
 8007932:	2d01      	cmp	r5, #1
 8007934:	d1e1      	bne.n	80078fa <__ieee754_powf+0xb6>
 8007936:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 800793a:	e798      	b.n	800786e <__ieee754_powf+0x2a>
 800793c:	0ff3      	lsrs	r3, r6, #31
 800793e:	3b01      	subs	r3, #1
 8007940:	9303      	str	r3, [sp, #12]
 8007942:	432b      	orrs	r3, r5
 8007944:	d101      	bne.n	800794a <__ieee754_powf+0x106>
 8007946:	4649      	mov	r1, r9
 8007948:	e2c5      	b.n	8007ed6 <__ieee754_powf+0x692>
 800794a:	f1bb 4f9a 	cmp.w	fp, #1291845632	@ 0x4d000000
 800794e:	f240 809b 	bls.w	8007a88 <__ieee754_powf+0x244>
 8007952:	4b46      	ldr	r3, [pc, #280]	@ (8007a6c <__ieee754_powf+0x228>)
 8007954:	4598      	cmp	r8, r3
 8007956:	d807      	bhi.n	8007968 <__ieee754_powf+0x124>
 8007958:	2c00      	cmp	r4, #0
 800795a:	da0a      	bge.n	8007972 <__ieee754_powf+0x12e>
 800795c:	2000      	movs	r0, #0
 800795e:	b007      	add	sp, #28
 8007960:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007964:	f000 bb37 	b.w	8007fd6 <__math_oflowf>
 8007968:	4b41      	ldr	r3, [pc, #260]	@ (8007a70 <__ieee754_powf+0x22c>)
 800796a:	4598      	cmp	r8, r3
 800796c:	d907      	bls.n	800797e <__ieee754_powf+0x13a>
 800796e:	2c00      	cmp	r4, #0
 8007970:	dcf4      	bgt.n	800795c <__ieee754_powf+0x118>
 8007972:	2000      	movs	r0, #0
 8007974:	b007      	add	sp, #28
 8007976:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800797a:	f000 bb28 	b.w	8007fce <__math_uflowf>
 800797e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8007982:	f7f9 f885 	bl	8000a90 <__aeabi_fsub>
 8007986:	493b      	ldr	r1, [pc, #236]	@ (8007a74 <__ieee754_powf+0x230>)
 8007988:	4606      	mov	r6, r0
 800798a:	f7f9 f98b 	bl	8000ca4 <__aeabi_fmul>
 800798e:	493a      	ldr	r1, [pc, #232]	@ (8007a78 <__ieee754_powf+0x234>)
 8007990:	4680      	mov	r8, r0
 8007992:	4630      	mov	r0, r6
 8007994:	f7f9 f986 	bl	8000ca4 <__aeabi_fmul>
 8007998:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 800799c:	4681      	mov	r9, r0
 800799e:	4630      	mov	r0, r6
 80079a0:	f7f9 f980 	bl	8000ca4 <__aeabi_fmul>
 80079a4:	4601      	mov	r1, r0
 80079a6:	4835      	ldr	r0, [pc, #212]	@ (8007a7c <__ieee754_powf+0x238>)
 80079a8:	f7f9 f872 	bl	8000a90 <__aeabi_fsub>
 80079ac:	4631      	mov	r1, r6
 80079ae:	f7f9 f979 	bl	8000ca4 <__aeabi_fmul>
 80079b2:	4601      	mov	r1, r0
 80079b4:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 80079b8:	f7f9 f86a 	bl	8000a90 <__aeabi_fsub>
 80079bc:	4631      	mov	r1, r6
 80079be:	4682      	mov	sl, r0
 80079c0:	4630      	mov	r0, r6
 80079c2:	f7f9 f96f 	bl	8000ca4 <__aeabi_fmul>
 80079c6:	4601      	mov	r1, r0
 80079c8:	4650      	mov	r0, sl
 80079ca:	f7f9 f96b 	bl	8000ca4 <__aeabi_fmul>
 80079ce:	492c      	ldr	r1, [pc, #176]	@ (8007a80 <__ieee754_powf+0x23c>)
 80079d0:	f7f9 f968 	bl	8000ca4 <__aeabi_fmul>
 80079d4:	4601      	mov	r1, r0
 80079d6:	4648      	mov	r0, r9
 80079d8:	f7f9 f85a 	bl	8000a90 <__aeabi_fsub>
 80079dc:	4601      	mov	r1, r0
 80079de:	4606      	mov	r6, r0
 80079e0:	4640      	mov	r0, r8
 80079e2:	f7f9 f857 	bl	8000a94 <__addsf3>
 80079e6:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 80079ea:	f02b 0b0f 	bic.w	fp, fp, #15
 80079ee:	4641      	mov	r1, r8
 80079f0:	4658      	mov	r0, fp
 80079f2:	f7f9 f84d 	bl	8000a90 <__aeabi_fsub>
 80079f6:	4601      	mov	r1, r0
 80079f8:	4630      	mov	r0, r6
 80079fa:	f7f9 f849 	bl	8000a90 <__aeabi_fsub>
 80079fe:	9b03      	ldr	r3, [sp, #12]
 8007a00:	3d01      	subs	r5, #1
 8007a02:	f36f 040b 	bfc	r4, #0, #12
 8007a06:	431d      	orrs	r5, r3
 8007a08:	4606      	mov	r6, r0
 8007a0a:	4621      	mov	r1, r4
 8007a0c:	4638      	mov	r0, r7
 8007a0e:	bf14      	ite	ne
 8007a10:	f04f 557e 	movne.w	r5, #1065353216	@ 0x3f800000
 8007a14:	4d1b      	ldreq	r5, [pc, #108]	@ (8007a84 <__ieee754_powf+0x240>)
 8007a16:	f7f9 f83b 	bl	8000a90 <__aeabi_fsub>
 8007a1a:	4659      	mov	r1, fp
 8007a1c:	f7f9 f942 	bl	8000ca4 <__aeabi_fmul>
 8007a20:	4639      	mov	r1, r7
 8007a22:	4680      	mov	r8, r0
 8007a24:	4630      	mov	r0, r6
 8007a26:	f7f9 f93d 	bl	8000ca4 <__aeabi_fmul>
 8007a2a:	4601      	mov	r1, r0
 8007a2c:	4640      	mov	r0, r8
 8007a2e:	f7f9 f831 	bl	8000a94 <__addsf3>
 8007a32:	4621      	mov	r1, r4
 8007a34:	4606      	mov	r6, r0
 8007a36:	4658      	mov	r0, fp
 8007a38:	f7f9 f934 	bl	8000ca4 <__aeabi_fmul>
 8007a3c:	4601      	mov	r1, r0
 8007a3e:	4607      	mov	r7, r0
 8007a40:	4630      	mov	r0, r6
 8007a42:	f7f9 f827 	bl	8000a94 <__addsf3>
 8007a46:	2800      	cmp	r0, #0
 8007a48:	4604      	mov	r4, r0
 8007a4a:	4680      	mov	r8, r0
 8007a4c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8007a50:	f340 813f 	ble.w	8007cd2 <__ieee754_powf+0x48e>
 8007a54:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8007a58:	f240 8128 	bls.w	8007cac <__ieee754_powf+0x468>
 8007a5c:	2100      	movs	r1, #0
 8007a5e:	4628      	mov	r0, r5
 8007a60:	f7f9 fabe 	bl	8000fe0 <__aeabi_fcmplt>
 8007a64:	3800      	subs	r0, #0
 8007a66:	bf18      	it	ne
 8007a68:	2001      	movne	r0, #1
 8007a6a:	e778      	b.n	800795e <__ieee754_powf+0x11a>
 8007a6c:	3f7ffff3 	.word	0x3f7ffff3
 8007a70:	3f800007 	.word	0x3f800007
 8007a74:	3fb8aa00 	.word	0x3fb8aa00
 8007a78:	36eca570 	.word	0x36eca570
 8007a7c:	3eaaaaab 	.word	0x3eaaaaab
 8007a80:	3fb8aa3b 	.word	0x3fb8aa3b
 8007a84:	bf800000 	.word	0xbf800000
 8007a88:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8007a8c:	f040 810a 	bne.w	8007ca4 <__ieee754_powf+0x460>
 8007a90:	f04f 4197 	mov.w	r1, #1266679808	@ 0x4b800000
 8007a94:	f7f9 f906 	bl	8000ca4 <__aeabi_fmul>
 8007a98:	f06f 0217 	mvn.w	r2, #23
 8007a9c:	4682      	mov	sl, r0
 8007a9e:	ea4f 53ea 	mov.w	r3, sl, asr #23
 8007aa2:	3b7f      	subs	r3, #127	@ 0x7f
 8007aa4:	441a      	add	r2, r3
 8007aa6:	4b95      	ldr	r3, [pc, #596]	@ (8007cfc <__ieee754_powf+0x4b8>)
 8007aa8:	f3ca 0a16 	ubfx	sl, sl, #0, #23
 8007aac:	459a      	cmp	sl, r3
 8007aae:	f04a 567e 	orr.w	r6, sl, #1065353216	@ 0x3f800000
 8007ab2:	dd06      	ble.n	8007ac2 <__ieee754_powf+0x27e>
 8007ab4:	4b92      	ldr	r3, [pc, #584]	@ (8007d00 <__ieee754_powf+0x4bc>)
 8007ab6:	459a      	cmp	sl, r3
 8007ab8:	f340 80f6 	ble.w	8007ca8 <__ieee754_powf+0x464>
 8007abc:	3201      	adds	r2, #1
 8007abe:	f5a6 0600 	sub.w	r6, r6, #8388608	@ 0x800000
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	9301      	str	r3, [sp, #4]
 8007ac6:	9205      	str	r2, [sp, #20]
 8007ac8:	4b8e      	ldr	r3, [pc, #568]	@ (8007d04 <__ieee754_powf+0x4c0>)
 8007aca:	9a01      	ldr	r2, [sp, #4]
 8007acc:	4630      	mov	r0, r6
 8007ace:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 8007ad2:	46b2      	mov	sl, r6
 8007ad4:	4659      	mov	r1, fp
 8007ad6:	f7f8 ffdb 	bl	8000a90 <__aeabi_fsub>
 8007ada:	4631      	mov	r1, r6
 8007adc:	4681      	mov	r9, r0
 8007ade:	4658      	mov	r0, fp
 8007ae0:	f7f8 ffd8 	bl	8000a94 <__addsf3>
 8007ae4:	4601      	mov	r1, r0
 8007ae6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007aea:	f7f9 f98f 	bl	8000e0c <__aeabi_fdiv>
 8007aee:	4601      	mov	r1, r0
 8007af0:	9004      	str	r0, [sp, #16]
 8007af2:	4648      	mov	r0, r9
 8007af4:	f7f9 f8d6 	bl	8000ca4 <__aeabi_fmul>
 8007af8:	9002      	str	r0, [sp, #8]
 8007afa:	9b02      	ldr	r3, [sp, #8]
 8007afc:	1076      	asrs	r6, r6, #1
 8007afe:	f36f 030b 	bfc	r3, #0, #12
 8007b02:	4698      	mov	r8, r3
 8007b04:	f046 5600 	orr.w	r6, r6, #536870912	@ 0x20000000
 8007b08:	9b01      	ldr	r3, [sp, #4]
 8007b0a:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
 8007b0e:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 8007b12:	4631      	mov	r1, r6
 8007b14:	4640      	mov	r0, r8
 8007b16:	f7f9 f8c5 	bl	8000ca4 <__aeabi_fmul>
 8007b1a:	4601      	mov	r1, r0
 8007b1c:	4648      	mov	r0, r9
 8007b1e:	f7f8 ffb7 	bl	8000a90 <__aeabi_fsub>
 8007b22:	4659      	mov	r1, fp
 8007b24:	4681      	mov	r9, r0
 8007b26:	4630      	mov	r0, r6
 8007b28:	f7f8 ffb2 	bl	8000a90 <__aeabi_fsub>
 8007b2c:	4601      	mov	r1, r0
 8007b2e:	4650      	mov	r0, sl
 8007b30:	f7f8 ffae 	bl	8000a90 <__aeabi_fsub>
 8007b34:	4641      	mov	r1, r8
 8007b36:	f7f9 f8b5 	bl	8000ca4 <__aeabi_fmul>
 8007b3a:	4601      	mov	r1, r0
 8007b3c:	4648      	mov	r0, r9
 8007b3e:	f7f8 ffa7 	bl	8000a90 <__aeabi_fsub>
 8007b42:	9b04      	ldr	r3, [sp, #16]
 8007b44:	4619      	mov	r1, r3
 8007b46:	f7f9 f8ad 	bl	8000ca4 <__aeabi_fmul>
 8007b4a:	9902      	ldr	r1, [sp, #8]
 8007b4c:	4683      	mov	fp, r0
 8007b4e:	4608      	mov	r0, r1
 8007b50:	f7f9 f8a8 	bl	8000ca4 <__aeabi_fmul>
 8007b54:	4606      	mov	r6, r0
 8007b56:	496c      	ldr	r1, [pc, #432]	@ (8007d08 <__ieee754_powf+0x4c4>)
 8007b58:	f7f9 f8a4 	bl	8000ca4 <__aeabi_fmul>
 8007b5c:	496b      	ldr	r1, [pc, #428]	@ (8007d0c <__ieee754_powf+0x4c8>)
 8007b5e:	f7f8 ff99 	bl	8000a94 <__addsf3>
 8007b62:	4631      	mov	r1, r6
 8007b64:	f7f9 f89e 	bl	8000ca4 <__aeabi_fmul>
 8007b68:	4969      	ldr	r1, [pc, #420]	@ (8007d10 <__ieee754_powf+0x4cc>)
 8007b6a:	f7f8 ff93 	bl	8000a94 <__addsf3>
 8007b6e:	4631      	mov	r1, r6
 8007b70:	f7f9 f898 	bl	8000ca4 <__aeabi_fmul>
 8007b74:	4967      	ldr	r1, [pc, #412]	@ (8007d14 <__ieee754_powf+0x4d0>)
 8007b76:	f7f8 ff8d 	bl	8000a94 <__addsf3>
 8007b7a:	4631      	mov	r1, r6
 8007b7c:	f7f9 f892 	bl	8000ca4 <__aeabi_fmul>
 8007b80:	4965      	ldr	r1, [pc, #404]	@ (8007d18 <__ieee754_powf+0x4d4>)
 8007b82:	f7f8 ff87 	bl	8000a94 <__addsf3>
 8007b86:	4631      	mov	r1, r6
 8007b88:	f7f9 f88c 	bl	8000ca4 <__aeabi_fmul>
 8007b8c:	4963      	ldr	r1, [pc, #396]	@ (8007d1c <__ieee754_powf+0x4d8>)
 8007b8e:	f7f8 ff81 	bl	8000a94 <__addsf3>
 8007b92:	4631      	mov	r1, r6
 8007b94:	4681      	mov	r9, r0
 8007b96:	4630      	mov	r0, r6
 8007b98:	f7f9 f884 	bl	8000ca4 <__aeabi_fmul>
 8007b9c:	4601      	mov	r1, r0
 8007b9e:	4648      	mov	r0, r9
 8007ba0:	f7f9 f880 	bl	8000ca4 <__aeabi_fmul>
 8007ba4:	4606      	mov	r6, r0
 8007ba6:	4641      	mov	r1, r8
 8007ba8:	9802      	ldr	r0, [sp, #8]
 8007baa:	f7f8 ff73 	bl	8000a94 <__addsf3>
 8007bae:	4659      	mov	r1, fp
 8007bb0:	f7f9 f878 	bl	8000ca4 <__aeabi_fmul>
 8007bb4:	4631      	mov	r1, r6
 8007bb6:	f7f8 ff6d 	bl	8000a94 <__addsf3>
 8007bba:	4641      	mov	r1, r8
 8007bbc:	4681      	mov	r9, r0
 8007bbe:	4640      	mov	r0, r8
 8007bc0:	f7f9 f870 	bl	8000ca4 <__aeabi_fmul>
 8007bc4:	4956      	ldr	r1, [pc, #344]	@ (8007d20 <__ieee754_powf+0x4dc>)
 8007bc6:	4682      	mov	sl, r0
 8007bc8:	f7f8 ff64 	bl	8000a94 <__addsf3>
 8007bcc:	4649      	mov	r1, r9
 8007bce:	f7f8 ff61 	bl	8000a94 <__addsf3>
 8007bd2:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8007bd6:	f026 060f 	bic.w	r6, r6, #15
 8007bda:	4631      	mov	r1, r6
 8007bdc:	4640      	mov	r0, r8
 8007bde:	f7f9 f861 	bl	8000ca4 <__aeabi_fmul>
 8007be2:	494f      	ldr	r1, [pc, #316]	@ (8007d20 <__ieee754_powf+0x4dc>)
 8007be4:	4680      	mov	r8, r0
 8007be6:	4630      	mov	r0, r6
 8007be8:	f7f8 ff52 	bl	8000a90 <__aeabi_fsub>
 8007bec:	4651      	mov	r1, sl
 8007bee:	f7f8 ff4f 	bl	8000a90 <__aeabi_fsub>
 8007bf2:	4601      	mov	r1, r0
 8007bf4:	4648      	mov	r0, r9
 8007bf6:	f7f8 ff4b 	bl	8000a90 <__aeabi_fsub>
 8007bfa:	9902      	ldr	r1, [sp, #8]
 8007bfc:	f7f9 f852 	bl	8000ca4 <__aeabi_fmul>
 8007c00:	4631      	mov	r1, r6
 8007c02:	4681      	mov	r9, r0
 8007c04:	4658      	mov	r0, fp
 8007c06:	f7f9 f84d 	bl	8000ca4 <__aeabi_fmul>
 8007c0a:	4601      	mov	r1, r0
 8007c0c:	4648      	mov	r0, r9
 8007c0e:	f7f8 ff41 	bl	8000a94 <__addsf3>
 8007c12:	4682      	mov	sl, r0
 8007c14:	4601      	mov	r1, r0
 8007c16:	4640      	mov	r0, r8
 8007c18:	f7f8 ff3c 	bl	8000a94 <__addsf3>
 8007c1c:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8007c20:	f026 060f 	bic.w	r6, r6, #15
 8007c24:	4630      	mov	r0, r6
 8007c26:	493f      	ldr	r1, [pc, #252]	@ (8007d24 <__ieee754_powf+0x4e0>)
 8007c28:	f7f9 f83c 	bl	8000ca4 <__aeabi_fmul>
 8007c2c:	4641      	mov	r1, r8
 8007c2e:	4681      	mov	r9, r0
 8007c30:	4630      	mov	r0, r6
 8007c32:	f7f8 ff2d 	bl	8000a90 <__aeabi_fsub>
 8007c36:	4601      	mov	r1, r0
 8007c38:	4650      	mov	r0, sl
 8007c3a:	f7f8 ff29 	bl	8000a90 <__aeabi_fsub>
 8007c3e:	493a      	ldr	r1, [pc, #232]	@ (8007d28 <__ieee754_powf+0x4e4>)
 8007c40:	f7f9 f830 	bl	8000ca4 <__aeabi_fmul>
 8007c44:	4939      	ldr	r1, [pc, #228]	@ (8007d2c <__ieee754_powf+0x4e8>)
 8007c46:	4680      	mov	r8, r0
 8007c48:	4630      	mov	r0, r6
 8007c4a:	f7f9 f82b 	bl	8000ca4 <__aeabi_fmul>
 8007c4e:	4601      	mov	r1, r0
 8007c50:	4640      	mov	r0, r8
 8007c52:	f7f8 ff1f 	bl	8000a94 <__addsf3>
 8007c56:	4b36      	ldr	r3, [pc, #216]	@ (8007d30 <__ieee754_powf+0x4ec>)
 8007c58:	9a01      	ldr	r2, [sp, #4]
 8007c5a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c5e:	f7f8 ff19 	bl	8000a94 <__addsf3>
 8007c62:	9a05      	ldr	r2, [sp, #20]
 8007c64:	4606      	mov	r6, r0
 8007c66:	4610      	mov	r0, r2
 8007c68:	f7f8 ffc8 	bl	8000bfc <__aeabi_i2f>
 8007c6c:	4680      	mov	r8, r0
 8007c6e:	4b31      	ldr	r3, [pc, #196]	@ (8007d34 <__ieee754_powf+0x4f0>)
 8007c70:	9a01      	ldr	r2, [sp, #4]
 8007c72:	4631      	mov	r1, r6
 8007c74:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 8007c78:	4648      	mov	r0, r9
 8007c7a:	f7f8 ff0b 	bl	8000a94 <__addsf3>
 8007c7e:	4651      	mov	r1, sl
 8007c80:	f7f8 ff08 	bl	8000a94 <__addsf3>
 8007c84:	4641      	mov	r1, r8
 8007c86:	f7f8 ff05 	bl	8000a94 <__addsf3>
 8007c8a:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 8007c8e:	f02b 0b0f 	bic.w	fp, fp, #15
 8007c92:	4641      	mov	r1, r8
 8007c94:	4658      	mov	r0, fp
 8007c96:	f7f8 fefb 	bl	8000a90 <__aeabi_fsub>
 8007c9a:	4651      	mov	r1, sl
 8007c9c:	f7f8 fef8 	bl	8000a90 <__aeabi_fsub>
 8007ca0:	4649      	mov	r1, r9
 8007ca2:	e6a6      	b.n	80079f2 <__ieee754_powf+0x1ae>
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	e6fa      	b.n	8007a9e <__ieee754_powf+0x25a>
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e70b      	b.n	8007ac4 <__ieee754_powf+0x280>
 8007cac:	d148      	bne.n	8007d40 <__ieee754_powf+0x4fc>
 8007cae:	4922      	ldr	r1, [pc, #136]	@ (8007d38 <__ieee754_powf+0x4f4>)
 8007cb0:	4630      	mov	r0, r6
 8007cb2:	f7f8 feef 	bl	8000a94 <__addsf3>
 8007cb6:	4639      	mov	r1, r7
 8007cb8:	4681      	mov	r9, r0
 8007cba:	4620      	mov	r0, r4
 8007cbc:	f7f8 fee8 	bl	8000a90 <__aeabi_fsub>
 8007cc0:	4601      	mov	r1, r0
 8007cc2:	4648      	mov	r0, r9
 8007cc4:	f7f9 f9aa 	bl	800101c <__aeabi_fcmpgt>
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	f47f aec7 	bne.w	8007a5c <__ieee754_powf+0x218>
 8007cce:	2386      	movs	r3, #134	@ 0x86
 8007cd0:	e03b      	b.n	8007d4a <__ieee754_powf+0x506>
 8007cd2:	4a1a      	ldr	r2, [pc, #104]	@ (8007d3c <__ieee754_powf+0x4f8>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d907      	bls.n	8007ce8 <__ieee754_powf+0x4a4>
 8007cd8:	2100      	movs	r1, #0
 8007cda:	4628      	mov	r0, r5
 8007cdc:	f7f9 f980 	bl	8000fe0 <__aeabi_fcmplt>
 8007ce0:	3800      	subs	r0, #0
 8007ce2:	bf18      	it	ne
 8007ce4:	2001      	movne	r0, #1
 8007ce6:	e645      	b.n	8007974 <__ieee754_powf+0x130>
 8007ce8:	d12a      	bne.n	8007d40 <__ieee754_powf+0x4fc>
 8007cea:	4639      	mov	r1, r7
 8007cec:	f7f8 fed0 	bl	8000a90 <__aeabi_fsub>
 8007cf0:	4631      	mov	r1, r6
 8007cf2:	f7f9 f989 	bl	8001008 <__aeabi_fcmpge>
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	d0e9      	beq.n	8007cce <__ieee754_powf+0x48a>
 8007cfa:	e7ed      	b.n	8007cd8 <__ieee754_powf+0x494>
 8007cfc:	001cc471 	.word	0x001cc471
 8007d00:	005db3d6 	.word	0x005db3d6
 8007d04:	080084bc 	.word	0x080084bc
 8007d08:	3e53f142 	.word	0x3e53f142
 8007d0c:	3e6c3255 	.word	0x3e6c3255
 8007d10:	3e8ba305 	.word	0x3e8ba305
 8007d14:	3eaaaaab 	.word	0x3eaaaaab
 8007d18:	3edb6db7 	.word	0x3edb6db7
 8007d1c:	3f19999a 	.word	0x3f19999a
 8007d20:	40400000 	.word	0x40400000
 8007d24:	3f763800 	.word	0x3f763800
 8007d28:	3f76384f 	.word	0x3f76384f
 8007d2c:	369dc3a0 	.word	0x369dc3a0
 8007d30:	080084ac 	.word	0x080084ac
 8007d34:	080084b4 	.word	0x080084b4
 8007d38:	3338aa3c 	.word	0x3338aa3c
 8007d3c:	43160000 	.word	0x43160000
 8007d40:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8007d44:	f240 809b 	bls.w	8007e7e <__ieee754_powf+0x63a>
 8007d48:	15db      	asrs	r3, r3, #23
 8007d4a:	f44f 0400 	mov.w	r4, #8388608	@ 0x800000
 8007d4e:	3b7e      	subs	r3, #126	@ 0x7e
 8007d50:	411c      	asrs	r4, r3
 8007d52:	4444      	add	r4, r8
 8007d54:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 8007d58:	4961      	ldr	r1, [pc, #388]	@ (8007ee0 <__ieee754_powf+0x69c>)
 8007d5a:	3b7f      	subs	r3, #127	@ 0x7f
 8007d5c:	4119      	asrs	r1, r3
 8007d5e:	4021      	ands	r1, r4
 8007d60:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8007d64:	f1c3 0317 	rsb	r3, r3, #23
 8007d68:	f444 0400 	orr.w	r4, r4, #8388608	@ 0x800000
 8007d6c:	4638      	mov	r0, r7
 8007d6e:	411c      	asrs	r4, r3
 8007d70:	f1b8 0f00 	cmp.w	r8, #0
 8007d74:	bfb8      	it	lt
 8007d76:	4264      	neglt	r4, r4
 8007d78:	f7f8 fe8a 	bl	8000a90 <__aeabi_fsub>
 8007d7c:	4607      	mov	r7, r0
 8007d7e:	4631      	mov	r1, r6
 8007d80:	4638      	mov	r0, r7
 8007d82:	f7f8 fe87 	bl	8000a94 <__addsf3>
 8007d86:	f420 687f 	bic.w	r8, r0, #4080	@ 0xff0
 8007d8a:	f028 080f 	bic.w	r8, r8, #15
 8007d8e:	4640      	mov	r0, r8
 8007d90:	4954      	ldr	r1, [pc, #336]	@ (8007ee4 <__ieee754_powf+0x6a0>)
 8007d92:	f7f8 ff87 	bl	8000ca4 <__aeabi_fmul>
 8007d96:	4639      	mov	r1, r7
 8007d98:	4681      	mov	r9, r0
 8007d9a:	4640      	mov	r0, r8
 8007d9c:	f7f8 fe78 	bl	8000a90 <__aeabi_fsub>
 8007da0:	4601      	mov	r1, r0
 8007da2:	4630      	mov	r0, r6
 8007da4:	f7f8 fe74 	bl	8000a90 <__aeabi_fsub>
 8007da8:	494f      	ldr	r1, [pc, #316]	@ (8007ee8 <__ieee754_powf+0x6a4>)
 8007daa:	f7f8 ff7b 	bl	8000ca4 <__aeabi_fmul>
 8007dae:	494f      	ldr	r1, [pc, #316]	@ (8007eec <__ieee754_powf+0x6a8>)
 8007db0:	4606      	mov	r6, r0
 8007db2:	4640      	mov	r0, r8
 8007db4:	f7f8 ff76 	bl	8000ca4 <__aeabi_fmul>
 8007db8:	4601      	mov	r1, r0
 8007dba:	4630      	mov	r0, r6
 8007dbc:	f7f8 fe6a 	bl	8000a94 <__addsf3>
 8007dc0:	4607      	mov	r7, r0
 8007dc2:	4601      	mov	r1, r0
 8007dc4:	4648      	mov	r0, r9
 8007dc6:	f7f8 fe65 	bl	8000a94 <__addsf3>
 8007dca:	4649      	mov	r1, r9
 8007dcc:	4606      	mov	r6, r0
 8007dce:	f7f8 fe5f 	bl	8000a90 <__aeabi_fsub>
 8007dd2:	4601      	mov	r1, r0
 8007dd4:	4638      	mov	r0, r7
 8007dd6:	f7f8 fe5b 	bl	8000a90 <__aeabi_fsub>
 8007dda:	4631      	mov	r1, r6
 8007ddc:	4680      	mov	r8, r0
 8007dde:	4630      	mov	r0, r6
 8007de0:	f7f8 ff60 	bl	8000ca4 <__aeabi_fmul>
 8007de4:	4607      	mov	r7, r0
 8007de6:	4942      	ldr	r1, [pc, #264]	@ (8007ef0 <__ieee754_powf+0x6ac>)
 8007de8:	f7f8 ff5c 	bl	8000ca4 <__aeabi_fmul>
 8007dec:	4941      	ldr	r1, [pc, #260]	@ (8007ef4 <__ieee754_powf+0x6b0>)
 8007dee:	f7f8 fe4f 	bl	8000a90 <__aeabi_fsub>
 8007df2:	4639      	mov	r1, r7
 8007df4:	f7f8 ff56 	bl	8000ca4 <__aeabi_fmul>
 8007df8:	493f      	ldr	r1, [pc, #252]	@ (8007ef8 <__ieee754_powf+0x6b4>)
 8007dfa:	f7f8 fe4b 	bl	8000a94 <__addsf3>
 8007dfe:	4639      	mov	r1, r7
 8007e00:	f7f8 ff50 	bl	8000ca4 <__aeabi_fmul>
 8007e04:	493d      	ldr	r1, [pc, #244]	@ (8007efc <__ieee754_powf+0x6b8>)
 8007e06:	f7f8 fe43 	bl	8000a90 <__aeabi_fsub>
 8007e0a:	4639      	mov	r1, r7
 8007e0c:	f7f8 ff4a 	bl	8000ca4 <__aeabi_fmul>
 8007e10:	493b      	ldr	r1, [pc, #236]	@ (8007f00 <__ieee754_powf+0x6bc>)
 8007e12:	f7f8 fe3f 	bl	8000a94 <__addsf3>
 8007e16:	4639      	mov	r1, r7
 8007e18:	f7f8 ff44 	bl	8000ca4 <__aeabi_fmul>
 8007e1c:	4601      	mov	r1, r0
 8007e1e:	4630      	mov	r0, r6
 8007e20:	f7f8 fe36 	bl	8000a90 <__aeabi_fsub>
 8007e24:	4607      	mov	r7, r0
 8007e26:	4601      	mov	r1, r0
 8007e28:	4630      	mov	r0, r6
 8007e2a:	f7f8 ff3b 	bl	8000ca4 <__aeabi_fmul>
 8007e2e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007e32:	4681      	mov	r9, r0
 8007e34:	4638      	mov	r0, r7
 8007e36:	f7f8 fe2b 	bl	8000a90 <__aeabi_fsub>
 8007e3a:	4601      	mov	r1, r0
 8007e3c:	4648      	mov	r0, r9
 8007e3e:	f7f8 ffe5 	bl	8000e0c <__aeabi_fdiv>
 8007e42:	4641      	mov	r1, r8
 8007e44:	4607      	mov	r7, r0
 8007e46:	4630      	mov	r0, r6
 8007e48:	f7f8 ff2c 	bl	8000ca4 <__aeabi_fmul>
 8007e4c:	4641      	mov	r1, r8
 8007e4e:	f7f8 fe21 	bl	8000a94 <__addsf3>
 8007e52:	4601      	mov	r1, r0
 8007e54:	4638      	mov	r0, r7
 8007e56:	f7f8 fe1b 	bl	8000a90 <__aeabi_fsub>
 8007e5a:	4631      	mov	r1, r6
 8007e5c:	f7f8 fe18 	bl	8000a90 <__aeabi_fsub>
 8007e60:	4601      	mov	r1, r0
 8007e62:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007e66:	f7f8 fe13 	bl	8000a90 <__aeabi_fsub>
 8007e6a:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 8007e6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007e72:	da06      	bge.n	8007e82 <__ieee754_powf+0x63e>
 8007e74:	4621      	mov	r1, r4
 8007e76:	f000 f849 	bl	8007f0c <scalbnf>
 8007e7a:	4629      	mov	r1, r5
 8007e7c:	e549      	b.n	8007912 <__ieee754_powf+0xce>
 8007e7e:	2400      	movs	r4, #0
 8007e80:	e77d      	b.n	8007d7e <__ieee754_powf+0x53a>
 8007e82:	4618      	mov	r0, r3
 8007e84:	e7f9      	b.n	8007e7a <__ieee754_powf+0x636>
 8007e86:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8007e8a:	e536      	b.n	80078fa <__ieee754_powf+0xb6>
 8007e8c:	4639      	mov	r1, r7
 8007e8e:	e534      	b.n	80078fa <__ieee754_powf+0xb6>
 8007e90:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8007e94:	f43f ad23 	beq.w	80078de <__ieee754_powf+0x9a>
 8007e98:	2502      	movs	r5, #2
 8007e9a:	4648      	mov	r0, r9
 8007e9c:	f000 f832 	bl	8007f04 <fabsf>
 8007ea0:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8007ea4:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8007ea8:	46c2      	mov	sl, r8
 8007eaa:	4601      	mov	r1, r0
 8007eac:	d003      	beq.n	8007eb6 <__ieee754_powf+0x672>
 8007eae:	f1b8 0f00 	cmp.w	r8, #0
 8007eb2:	f47f ad43 	bne.w	800793c <__ieee754_powf+0xf8>
 8007eb6:	2c00      	cmp	r4, #0
 8007eb8:	da04      	bge.n	8007ec4 <__ieee754_powf+0x680>
 8007eba:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007ebe:	f7f8 ffa5 	bl	8000e0c <__aeabi_fdiv>
 8007ec2:	4601      	mov	r1, r0
 8007ec4:	2e00      	cmp	r6, #0
 8007ec6:	f6bf ad18 	bge.w	80078fa <__ieee754_powf+0xb6>
 8007eca:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8007ece:	ea58 0805 	orrs.w	r8, r8, r5
 8007ed2:	f47f ad2e 	bne.w	8007932 <__ieee754_powf+0xee>
 8007ed6:	4608      	mov	r0, r1
 8007ed8:	f7f8 fdda 	bl	8000a90 <__aeabi_fsub>
 8007edc:	4601      	mov	r1, r0
 8007ede:	e4f8      	b.n	80078d2 <__ieee754_powf+0x8e>
 8007ee0:	ff800000 	.word	0xff800000
 8007ee4:	3f317200 	.word	0x3f317200
 8007ee8:	3f317218 	.word	0x3f317218
 8007eec:	35bfbe8c 	.word	0x35bfbe8c
 8007ef0:	3331bb4c 	.word	0x3331bb4c
 8007ef4:	35ddea0e 	.word	0x35ddea0e
 8007ef8:	388ab355 	.word	0x388ab355
 8007efc:	3b360b61 	.word	0x3b360b61
 8007f00:	3e2aaaab 	.word	0x3e2aaaab

08007f04 <fabsf>:
 8007f04:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8007f08:	4770      	bx	lr
	...

08007f0c <scalbnf>:
 8007f0c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8007f10:	b538      	push	{r3, r4, r5, lr}
 8007f12:	4603      	mov	r3, r0
 8007f14:	460d      	mov	r5, r1
 8007f16:	4604      	mov	r4, r0
 8007f18:	d02e      	beq.n	8007f78 <scalbnf+0x6c>
 8007f1a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007f1e:	d304      	bcc.n	8007f2a <scalbnf+0x1e>
 8007f20:	4601      	mov	r1, r0
 8007f22:	f7f8 fdb7 	bl	8000a94 <__addsf3>
 8007f26:	4603      	mov	r3, r0
 8007f28:	e026      	b.n	8007f78 <scalbnf+0x6c>
 8007f2a:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8007f2e:	d118      	bne.n	8007f62 <scalbnf+0x56>
 8007f30:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8007f34:	f7f8 feb6 	bl	8000ca4 <__aeabi_fmul>
 8007f38:	4a17      	ldr	r2, [pc, #92]	@ (8007f98 <scalbnf+0x8c>)
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	4295      	cmp	r5, r2
 8007f3e:	db0c      	blt.n	8007f5a <scalbnf+0x4e>
 8007f40:	4604      	mov	r4, r0
 8007f42:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8007f46:	3a19      	subs	r2, #25
 8007f48:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8007f4c:	428d      	cmp	r5, r1
 8007f4e:	dd0a      	ble.n	8007f66 <scalbnf+0x5a>
 8007f50:	4912      	ldr	r1, [pc, #72]	@ (8007f9c <scalbnf+0x90>)
 8007f52:	4618      	mov	r0, r3
 8007f54:	f361 001e 	bfi	r0, r1, #0, #31
 8007f58:	e000      	b.n	8007f5c <scalbnf+0x50>
 8007f5a:	4911      	ldr	r1, [pc, #68]	@ (8007fa0 <scalbnf+0x94>)
 8007f5c:	f7f8 fea2 	bl	8000ca4 <__aeabi_fmul>
 8007f60:	e7e1      	b.n	8007f26 <scalbnf+0x1a>
 8007f62:	0dd2      	lsrs	r2, r2, #23
 8007f64:	e7f0      	b.n	8007f48 <scalbnf+0x3c>
 8007f66:	1951      	adds	r1, r2, r5
 8007f68:	29fe      	cmp	r1, #254	@ 0xfe
 8007f6a:	dcf1      	bgt.n	8007f50 <scalbnf+0x44>
 8007f6c:	2900      	cmp	r1, #0
 8007f6e:	dd05      	ble.n	8007f7c <scalbnf+0x70>
 8007f70:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8007f74:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8007f78:	4618      	mov	r0, r3
 8007f7a:	bd38      	pop	{r3, r4, r5, pc}
 8007f7c:	f111 0f16 	cmn.w	r1, #22
 8007f80:	da01      	bge.n	8007f86 <scalbnf+0x7a>
 8007f82:	4907      	ldr	r1, [pc, #28]	@ (8007fa0 <scalbnf+0x94>)
 8007f84:	e7e5      	b.n	8007f52 <scalbnf+0x46>
 8007f86:	f101 0019 	add.w	r0, r1, #25
 8007f8a:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8007f8e:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8007f92:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8007f96:	e7e1      	b.n	8007f5c <scalbnf+0x50>
 8007f98:	ffff3cb0 	.word	0xffff3cb0
 8007f9c:	7149f2ca 	.word	0x7149f2ca
 8007fa0:	0da24260 	.word	0x0da24260

08007fa4 <with_errnof>:
 8007fa4:	b538      	push	{r3, r4, r5, lr}
 8007fa6:	4604      	mov	r4, r0
 8007fa8:	460d      	mov	r5, r1
 8007faa:	f7fd fb6f 	bl	800568c <__errno>
 8007fae:	6005      	str	r5, [r0, #0]
 8007fb0:	4620      	mov	r0, r4
 8007fb2:	bd38      	pop	{r3, r4, r5, pc}

08007fb4 <xflowf>:
 8007fb4:	b508      	push	{r3, lr}
 8007fb6:	b140      	cbz	r0, 8007fca <xflowf+0x16>
 8007fb8:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8007fbc:	f7f8 fe72 	bl	8000ca4 <__aeabi_fmul>
 8007fc0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007fc4:	2122      	movs	r1, #34	@ 0x22
 8007fc6:	f7ff bfed 	b.w	8007fa4 <with_errnof>
 8007fca:	4608      	mov	r0, r1
 8007fcc:	e7f6      	b.n	8007fbc <xflowf+0x8>

08007fce <__math_uflowf>:
 8007fce:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8007fd2:	f7ff bfef 	b.w	8007fb4 <xflowf>

08007fd6 <__math_oflowf>:
 8007fd6:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 8007fda:	f7ff bfeb 	b.w	8007fb4 <xflowf>
	...

08007fe0 <__ieee754_sqrtf>:
 8007fe0:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8007fe4:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fec:	4603      	mov	r3, r0
 8007fee:	4604      	mov	r4, r0
 8007ff0:	d30a      	bcc.n	8008008 <__ieee754_sqrtf+0x28>
 8007ff2:	4601      	mov	r1, r0
 8007ff4:	f7f8 fe56 	bl	8000ca4 <__aeabi_fmul>
 8007ff8:	4601      	mov	r1, r0
 8007ffa:	4620      	mov	r0, r4
 8007ffc:	f7f8 fd4a 	bl	8000a94 <__addsf3>
 8008000:	4604      	mov	r4, r0
 8008002:	4620      	mov	r0, r4
 8008004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008008:	2a00      	cmp	r2, #0
 800800a:	d0fa      	beq.n	8008002 <__ieee754_sqrtf+0x22>
 800800c:	2800      	cmp	r0, #0
 800800e:	da06      	bge.n	800801e <__ieee754_sqrtf+0x3e>
 8008010:	4601      	mov	r1, r0
 8008012:	f7f8 fd3d 	bl	8000a90 <__aeabi_fsub>
 8008016:	4601      	mov	r1, r0
 8008018:	f7f8 fef8 	bl	8000e0c <__aeabi_fdiv>
 800801c:	e7f0      	b.n	8008000 <__ieee754_sqrtf+0x20>
 800801e:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8008022:	d03c      	beq.n	800809e <__ieee754_sqrtf+0xbe>
 8008024:	15c2      	asrs	r2, r0, #23
 8008026:	2400      	movs	r4, #0
 8008028:	2019      	movs	r0, #25
 800802a:	4626      	mov	r6, r4
 800802c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8008030:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008034:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8008038:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800803c:	07d2      	lsls	r2, r2, #31
 800803e:	bf58      	it	pl
 8008040:	005b      	lslpl	r3, r3, #1
 8008042:	106d      	asrs	r5, r5, #1
 8008044:	005b      	lsls	r3, r3, #1
 8008046:	1872      	adds	r2, r6, r1
 8008048:	429a      	cmp	r2, r3
 800804a:	bfcf      	iteee	gt
 800804c:	461a      	movgt	r2, r3
 800804e:	1856      	addle	r6, r2, r1
 8008050:	1864      	addle	r4, r4, r1
 8008052:	1a9a      	suble	r2, r3, r2
 8008054:	3801      	subs	r0, #1
 8008056:	ea4f 0342 	mov.w	r3, r2, lsl #1
 800805a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800805e:	d1f2      	bne.n	8008046 <__ieee754_sqrtf+0x66>
 8008060:	b1ba      	cbz	r2, 8008092 <__ieee754_sqrtf+0xb2>
 8008062:	4e15      	ldr	r6, [pc, #84]	@ (80080b8 <__ieee754_sqrtf+0xd8>)
 8008064:	4f15      	ldr	r7, [pc, #84]	@ (80080bc <__ieee754_sqrtf+0xdc>)
 8008066:	6830      	ldr	r0, [r6, #0]
 8008068:	6839      	ldr	r1, [r7, #0]
 800806a:	f7f8 fd11 	bl	8000a90 <__aeabi_fsub>
 800806e:	f8d6 8000 	ldr.w	r8, [r6]
 8008072:	4601      	mov	r1, r0
 8008074:	4640      	mov	r0, r8
 8008076:	f7f8 ffbd 	bl	8000ff4 <__aeabi_fcmple>
 800807a:	b150      	cbz	r0, 8008092 <__ieee754_sqrtf+0xb2>
 800807c:	6830      	ldr	r0, [r6, #0]
 800807e:	6839      	ldr	r1, [r7, #0]
 8008080:	f7f8 fd08 	bl	8000a94 <__addsf3>
 8008084:	6836      	ldr	r6, [r6, #0]
 8008086:	4601      	mov	r1, r0
 8008088:	4630      	mov	r0, r6
 800808a:	f7f8 ffa9 	bl	8000fe0 <__aeabi_fcmplt>
 800808e:	b170      	cbz	r0, 80080ae <__ieee754_sqrtf+0xce>
 8008090:	3402      	adds	r4, #2
 8008092:	1064      	asrs	r4, r4, #1
 8008094:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8008098:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 800809c:	e7b1      	b.n	8008002 <__ieee754_sqrtf+0x22>
 800809e:	005b      	lsls	r3, r3, #1
 80080a0:	0218      	lsls	r0, r3, #8
 80080a2:	460a      	mov	r2, r1
 80080a4:	f101 0101 	add.w	r1, r1, #1
 80080a8:	d5f9      	bpl.n	800809e <__ieee754_sqrtf+0xbe>
 80080aa:	4252      	negs	r2, r2
 80080ac:	e7bb      	b.n	8008026 <__ieee754_sqrtf+0x46>
 80080ae:	3401      	adds	r4, #1
 80080b0:	f024 0401 	bic.w	r4, r4, #1
 80080b4:	e7ed      	b.n	8008092 <__ieee754_sqrtf+0xb2>
 80080b6:	bf00      	nop
 80080b8:	080084c8 	.word	0x080084c8
 80080bc:	080084c4 	.word	0x080084c4

080080c0 <_init>:
 80080c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080c2:	bf00      	nop
 80080c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080c6:	bc08      	pop	{r3}
 80080c8:	469e      	mov	lr, r3
 80080ca:	4770      	bx	lr

080080cc <_fini>:
 80080cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ce:	bf00      	nop
 80080d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080d2:	bc08      	pop	{r3}
 80080d4:	469e      	mov	lr, r3
 80080d6:	4770      	bx	lr
