
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 10.47

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_rf_wr_en.internal_data[41]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    5.90    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input504/A (BUF_X8)
     1   45.34    0.01    0.03    3.03 v input504/Z (BUF_X8)
                                         net504 (net)
                  0.01    0.00    3.03 v _1498_/A (INV_X32)
    43  101.98    0.01    0.01    3.04 ^ _1498_/ZN (INV_X32)
                                         _0000_ (net)
                  0.01    0.00    3.04 ^ stage_rf_wr_en.internal_data[41]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.04   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_rf_wr_en.internal_data[41]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.19    0.19   library removal time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  2.85   slack (MET)


Startpoint: stage_int_rf_wr_data.internal_data[48]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_int_rf_wr_data.internal_data[48]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_int_rf_wr_data.internal_data[48]$_DFFE_PN_/CK (DFF_X1)
     2    2.16    0.01    0.09    0.09 ^ stage_int_rf_wr_data.internal_data[48]$_DFFE_PN_/Q (DFF_X1)
                                         stage_int_rf_wr_data.internal_data[48] (net)
                  0.01    0.00    0.09 ^ _1669_/B (MUX2_X1)
     1    1.24    0.01    0.03    0.12 ^ _1669_/Z (MUX2_X1)
                                         _0049_ (net)
                  0.01    0.00    0.12 ^ stage_int_rf_wr_data.internal_data[48]$_DFFE_PN_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_int_rf_wr_data.internal_data[48]$_DFFE_PN_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    5.90    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input504/A (BUF_X8)
     1   45.34    0.01    0.03    3.03 v input504/Z (BUF_X8)
                                         net504 (net)
                  0.01    0.00    3.03 v _1498_/A (INV_X32)
    43  101.98    0.01    0.01    3.04 ^ _1498_/ZN (INV_X32)
                                         _0000_ (net)
                  0.01    0.00    3.04 ^ max_length1636/A (BUF_X16)
     1   67.86    0.01    0.02    3.06 ^ max_length1636/Z (BUF_X16)
                                         net1636 (net)
                  0.08    0.06    3.13 ^ wire1635/A (BUF_X16)
     1   76.95    0.01    0.03    3.16 ^ wire1635/Z (BUF_X16)
                                         net1635 (net)
                  0.09    0.08    3.24 ^ wire1634/A (BUF_X32)
     1   80.26    0.01    0.03    3.27 ^ wire1634/Z (BUF_X32)
                                         net1634 (net)
                  0.10    0.08    3.35 ^ wire1633/A (BUF_X32)
     1   80.26    0.01    0.03    3.38 ^ wire1633/Z (BUF_X32)
                                         net1633 (net)
                  0.10    0.08    3.46 ^ wire1632/A (BUF_X32)
     1   80.26    0.01    0.03    3.49 ^ wire1632/Z (BUF_X32)
                                         net1632 (net)
                  0.10    0.08    3.57 ^ wire1631/A (BUF_X32)
    25   98.13    0.01    0.03    3.60 ^ wire1631/Z (BUF_X32)
                                         net1631 (net)
                  0.13    0.11    3.71 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.71   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.03   15.03   library recovery time
                                 15.03   data required time
-----------------------------------------------------------------------------
                                 15.03   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: stall (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   23.77    0.00    0.00    3.00 v stall (in)
                                         stall (net)
                  0.00    0.00    3.00 v input505/A (BUF_X32)
   223  468.10    0.01    0.02    3.02 v input505/Z (BUF_X32)
                                         net505 (net)
                  0.10    0.08    3.11 v wire1648/A (BUF_X16)
     7   82.46    0.01    0.06    3.16 v wire1648/Z (BUF_X16)
                                         net1648 (net)
                  0.03    0.02    3.19 v wire1647/A (BUF_X16)
    18   93.62    0.01    0.03    3.22 v wire1647/Z (BUF_X16)
                                         net1647 (net)
                  0.09    0.08    3.30 v max_length1646/A (BUF_X8)
     4   76.85    0.01    0.06    3.35 v max_length1646/Z (BUF_X8)
                                         net1646 (net)
                  0.08    0.07    3.42 v wire1645/A (BUF_X16)
    20   96.49    0.01    0.05    3.47 v wire1645/Z (BUF_X16)
                                         net1645 (net)
                  0.06    0.04    3.52 v max_length1644/A (BUF_X16)
    25  107.55    0.01    0.05    3.56 v max_length1644/Z (BUF_X16)
                                         net1644 (net)
                  0.03    0.03    3.59 v max_length1643/A (BUF_X16)
    32  103.52    0.01    0.04    3.62 v max_length1643/Z (BUF_X16)
                                         net1643 (net)
                  0.04    0.04    3.66 v max_length1642/A (BUF_X16)
     1   66.20    0.01    0.04    3.70 v max_length1642/Z (BUF_X16)
                                         net1642 (net)
                  0.07    0.06    3.76 v wire1641/A (BUF_X16)
     3   68.70    0.01    0.05    3.81 v wire1641/Z (BUF_X16)
                                         net1641 (net)
                  0.08    0.06    3.88 v wire1640/A (BUF_X16)
    15  105.47    0.01    0.05    3.93 v wire1640/Z (BUF_X16)
                                         net1640 (net)
                  0.09    0.07    4.00 v wire1639/A (BUF_X32)
   255  516.13    0.01    0.05    4.05 v wire1639/Z (BUF_X32)
                                         net1639 (net)
                  0.30    0.25    4.30 v _1508_/S (MUX2_X1)
     1    2.67    0.02    0.15    4.45 v _1508_/Z (MUX2_X1)
                                         _0698_ (net)
                  0.02    0.00    4.45 v _1509_/A2 (AND2_X1)
     1    2.47    0.01    0.04    4.49 v _1509_/ZN (AND2_X1)
                                         _0099_ (net)
                  0.01    0.00    4.49 v stage_int_rf_wr_en.internal_data[3]$_DFFE_PP0P_/D (DFFR_X1)
                                  4.49   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_int_rf_wr_en.internal_data[3]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.04   14.96   library setup time
                                 14.96   data required time
-----------------------------------------------------------------------------
                                 14.96   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                 10.47   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    5.90    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input504/A (BUF_X8)
     1   45.34    0.01    0.03    3.03 v input504/Z (BUF_X8)
                                         net504 (net)
                  0.01    0.00    3.03 v _1498_/A (INV_X32)
    43  101.98    0.01    0.01    3.04 ^ _1498_/ZN (INV_X32)
                                         _0000_ (net)
                  0.01    0.00    3.04 ^ max_length1636/A (BUF_X16)
     1   67.86    0.01    0.02    3.06 ^ max_length1636/Z (BUF_X16)
                                         net1636 (net)
                  0.08    0.06    3.13 ^ wire1635/A (BUF_X16)
     1   76.95    0.01    0.03    3.16 ^ wire1635/Z (BUF_X16)
                                         net1635 (net)
                  0.09    0.08    3.24 ^ wire1634/A (BUF_X32)
     1   80.26    0.01    0.03    3.27 ^ wire1634/Z (BUF_X32)
                                         net1634 (net)
                  0.10    0.08    3.35 ^ wire1633/A (BUF_X32)
     1   80.26    0.01    0.03    3.38 ^ wire1633/Z (BUF_X32)
                                         net1633 (net)
                  0.10    0.08    3.46 ^ wire1632/A (BUF_X32)
     1   80.26    0.01    0.03    3.49 ^ wire1632/Z (BUF_X32)
                                         net1632 (net)
                  0.10    0.08    3.57 ^ wire1631/A (BUF_X32)
    25   98.13    0.01    0.03    3.60 ^ wire1631/Z (BUF_X32)
                                         net1631 (net)
                  0.13    0.11    3.71 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.71   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.03   15.03   library recovery time
                                 15.03   data required time
-----------------------------------------------------------------------------
                                 15.03   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: stall (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   23.77    0.00    0.00    3.00 v stall (in)
                                         stall (net)
                  0.00    0.00    3.00 v input505/A (BUF_X32)
   223  468.10    0.01    0.02    3.02 v input505/Z (BUF_X32)
                                         net505 (net)
                  0.10    0.08    3.11 v wire1648/A (BUF_X16)
     7   82.46    0.01    0.06    3.16 v wire1648/Z (BUF_X16)
                                         net1648 (net)
                  0.03    0.02    3.19 v wire1647/A (BUF_X16)
    18   93.62    0.01    0.03    3.22 v wire1647/Z (BUF_X16)
                                         net1647 (net)
                  0.09    0.08    3.30 v max_length1646/A (BUF_X8)
     4   76.85    0.01    0.06    3.35 v max_length1646/Z (BUF_X8)
                                         net1646 (net)
                  0.08    0.07    3.42 v wire1645/A (BUF_X16)
    20   96.49    0.01    0.05    3.47 v wire1645/Z (BUF_X16)
                                         net1645 (net)
                  0.06    0.04    3.52 v max_length1644/A (BUF_X16)
    25  107.55    0.01    0.05    3.56 v max_length1644/Z (BUF_X16)
                                         net1644 (net)
                  0.03    0.03    3.59 v max_length1643/A (BUF_X16)
    32  103.52    0.01    0.04    3.62 v max_length1643/Z (BUF_X16)
                                         net1643 (net)
                  0.04    0.04    3.66 v max_length1642/A (BUF_X16)
     1   66.20    0.01    0.04    3.70 v max_length1642/Z (BUF_X16)
                                         net1642 (net)
                  0.07    0.06    3.76 v wire1641/A (BUF_X16)
     3   68.70    0.01    0.05    3.81 v wire1641/Z (BUF_X16)
                                         net1641 (net)
                  0.08    0.06    3.88 v wire1640/A (BUF_X16)
    15  105.47    0.01    0.05    3.93 v wire1640/Z (BUF_X16)
                                         net1640 (net)
                  0.09    0.07    4.00 v wire1639/A (BUF_X32)
   255  516.13    0.01    0.05    4.05 v wire1639/Z (BUF_X32)
                                         net1639 (net)
                  0.30    0.25    4.30 v _1508_/S (MUX2_X1)
     1    2.67    0.02    0.15    4.45 v _1508_/Z (MUX2_X1)
                                         _0698_ (net)
                  0.02    0.00    4.45 v _1509_/A2 (AND2_X1)
     1    2.47    0.01    0.04    4.49 v _1509_/ZN (AND2_X1)
                                         _0099_ (net)
                  0.01    0.00    4.49 v stage_int_rf_wr_en.internal_data[3]$_DFFE_PP0P_/D (DFFR_X1)
                                  4.49   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_int_rf_wr_en.internal_data[3]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.04   14.96   library setup time
                                 14.96   data required time
-----------------------------------------------------------------------------
                                 14.96   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                 10.47   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.14096258580684662

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7100

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
50.66345977783203

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
60.65370559692383

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8353

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: stage_rf_wr_data.internal_data[234]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_rf_wr_data.internal_data[362]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ stage_rf_wr_data.internal_data[234]$_DFFE_PN_/CK (DFF_X2)
   0.10    0.10 v stage_rf_wr_data.internal_data[234]$_DFFE_PN_/Q (DFF_X2)
   0.06    0.17 v wire1261/Z (BUF_X8)
   0.06    0.22 v wire1260/Z (BUF_X16)
   0.12    0.34 v _2283_/Z (MUX2_X1)
   0.00    0.34 v stage_rf_wr_data.internal_data[362]$_DFFE_PN_/D (DFF_X1)
           0.34   data arrival time

  15.00   15.00   clock clk (rise edge)
   0.00   15.00   clock network delay (ideal)
   0.00   15.00   clock reconvergence pessimism
          15.00 ^ stage_rf_wr_data.internal_data[362]$_DFFE_PN_/CK (DFF_X1)
  -0.04   14.96   library setup time
          14.96   data required time
---------------------------------------------------------
          14.96   data required time
          -0.34   data arrival time
---------------------------------------------------------
          14.61   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_int_rf_wr_data.internal_data[48]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_int_rf_wr_data.internal_data[48]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ stage_int_rf_wr_data.internal_data[48]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ stage_int_rf_wr_data.internal_data[48]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _1669_/Z (MUX2_X1)
   0.00    0.12 ^ stage_int_rf_wr_data.internal_data[48]$_DFFE_PN_/D (DFF_X1)
           0.12   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ stage_int_rf_wr_data.internal_data[48]$_DFFE_PN_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
4.4872

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
10.4730

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
233.397219

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.85e-04   1.02e-04   6.33e-05   4.51e-04  23.6%
Combinational          5.67e-04   4.21e-04   4.73e-04   1.46e-03  76.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.53e-04   5.23e-04   5.36e-04   1.91e-03 100.0%
                          44.6%      27.4%      28.0%
