/// Auto-generated register definitions for HDMI_CEC
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::hdmi_cec {

// ============================================================================
// HDMI_CEC - HDMI-CEC
// Base Address: 0x40007800
// ============================================================================

/// HDMI_CEC Register Structure
struct HDMI_CEC_Registers {

    /// CEC control register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CEC_CR;

    /// This register is used to configure the HDMI-CEC controller. It is mandatory to write CEC_CFGR only when CECEN=0.
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CEC_CFGR;

    /// CEC Tx data register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t CEC_TXDR;

    /// CEC Rx Data Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CEC_RXDR;

    /// CEC Interrupt and Status Register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CEC_ISR;

    /// CEC interrupt enable register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CEC_IER;
};

static_assert(sizeof(HDMI_CEC_Registers) >= 24, "HDMI_CEC_Registers size mismatch");

/// HDMI_CEC peripheral instance
inline HDMI_CEC_Registers* HDMI_CEC() {
    return reinterpret_cast<HDMI_CEC_Registers*>(0x40007800);
}

}  // namespace alloy::hal::st::stm32g0::hdmi_cec
