
Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000146bc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aa4  08014890  08014890  00015890  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015334  08015334  00017208  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015334  08015334  00016334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801533c  0801533c  00017208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801533c  0801533c  0001633c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015344  08015344  00016344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  08015348  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001640  20000208  08015550  00017208  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001848  08015550  00017848  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017208  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003285a  00000000  00000000  00017238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006cab  00000000  00000000  00049a92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b78  00000000  00000000  00050740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015ba  00000000  00000000  000522b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030cf8  00000000  00000000  00053872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027417  00000000  00000000  0008456a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001044cf  00000000  00000000  000ab981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001afe50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000089e4  00000000  00000000  001afe94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  001b8878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000208 	.word	0x20000208
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08014874 	.word	0x08014874

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000020c 	.word	0x2000020c
 800020c:	08014874 	.word	0x08014874

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <_ZN3GPSC1EP13DataContainerP20__UART_HandleTypeDef>:
 */

#include <Devices/GPS.h>


GPS::GPS(DataContainer* data, UART_HandleTypeDef* uart)
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	607a      	str	r2, [r7, #4]
{
	this->data = data;
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	68ba      	ldr	r2, [r7, #8]
 8000fc4:	601a      	str	r2, [r3, #0]

}
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3714      	adds	r7, #20
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr

08000fd4 <_ZN3GPS10deviceInitEv>:

int GPS::deviceInit()
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
	return 0;
 8000fdc:	2300      	movs	r3, #0
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
	...

08000fec <_ZN9SPIDeviceC1EP13DataContainerP19__SPI_HandleTypeDefP12GPIO_TypeDeft>:
 *      Author: colin
 */

#include "Devices/SPIDevice.h"

SPIDevice::SPIDevice(DataContainer* data, SPI_HandleTypeDef *spi, GPIO_TypeDef *port, uint16_t pin)
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
 8000ff8:	603b      	str	r3, [r7, #0]
 8000ffa:	4a0b      	ldr	r2, [pc, #44]	@ (8001028 <_ZN9SPIDeviceC1EP13DataContainerP19__SPI_HandleTypeDefP12GPIO_TypeDeft+0x3c>)
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	601a      	str	r2, [r3, #0]
{
	this->data = data;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	68ba      	ldr	r2, [r7, #8]
 8001004:	609a      	str	r2, [r3, #8]
	this->spiHandler = spi;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	60da      	str	r2, [r3, #12]
	this->chipSelectPort = port;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	683a      	ldr	r2, [r7, #0]
 8001010:	611a      	str	r2, [r3, #16]
	this->chipSelectPin = pin;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	8b3a      	ldrh	r2, [r7, #24]
 8001016:	829a      	strh	r2, [r3, #20]
}
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	4618      	mov	r0, r3
 800101c:	3714      	adds	r7, #20
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	08014978 	.word	0x08014978

0800102c <_ZN9SPIDevice7readSPIEhPhh>:

HAL_StatusTypeDef SPIDevice::readSPI(uint8_t reg, uint8_t *data, uint8_t len)
{
 800102c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001030:	b08f      	sub	sp, #60	@ 0x3c
 8001032:	af02      	add	r7, sp, #8
 8001034:	6178      	str	r0, [r7, #20]
 8001036:	60fa      	str	r2, [r7, #12]
 8001038:	461a      	mov	r2, r3
 800103a:	460b      	mov	r3, r1
 800103c:	74fb      	strb	r3, [r7, #19]
 800103e:	4613      	mov	r3, r2
 8001040:	74bb      	strb	r3, [r7, #18]
	HAL_GPIO_WritePin(this->chipSelectPort, this->chipSelectPin, GPIO_PIN_SET);

	memcpy(data, rx + 1, len);

	return status;
}
 8001042:	466b      	mov	r3, sp
 8001044:	461e      	mov	r6, r3
	uint8_t tx[len+1];
 8001046:	7cbb      	ldrb	r3, [r7, #18]
 8001048:	1c59      	adds	r1, r3, #1
 800104a:	1e4b      	subs	r3, r1, #1
 800104c:	627b      	str	r3, [r7, #36]	@ 0x24
 800104e:	460a      	mov	r2, r1
 8001050:	2300      	movs	r3, #0
 8001052:	603a      	str	r2, [r7, #0]
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	f04f 0200 	mov.w	r2, #0
 800105a:	f04f 0300 	mov.w	r3, #0
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	00c3      	lsls	r3, r0, #3
 8001062:	6838      	ldr	r0, [r7, #0]
 8001064:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001068:	6838      	ldr	r0, [r7, #0]
 800106a:	00c2      	lsls	r2, r0, #3
 800106c:	460a      	mov	r2, r1
 800106e:	2300      	movs	r3, #0
 8001070:	4692      	mov	sl, r2
 8001072:	469b      	mov	fp, r3
 8001074:	f04f 0200 	mov.w	r2, #0
 8001078:	f04f 0300 	mov.w	r3, #0
 800107c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001080:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001084:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001088:	460b      	mov	r3, r1
 800108a:	3307      	adds	r3, #7
 800108c:	08db      	lsrs	r3, r3, #3
 800108e:	00db      	lsls	r3, r3, #3
 8001090:	ebad 0d03 	sub.w	sp, sp, r3
 8001094:	ab02      	add	r3, sp, #8
 8001096:	3300      	adds	r3, #0
 8001098:	623b      	str	r3, [r7, #32]
	uint8_t rx[len+1];
 800109a:	7cbb      	ldrb	r3, [r7, #18]
 800109c:	1c59      	adds	r1, r3, #1
 800109e:	1e4b      	subs	r3, r1, #1
 80010a0:	61fb      	str	r3, [r7, #28]
 80010a2:	460a      	mov	r2, r1
 80010a4:	2300      	movs	r3, #0
 80010a6:	4690      	mov	r8, r2
 80010a8:	4699      	mov	r9, r3
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	f04f 0300 	mov.w	r3, #0
 80010b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80010b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80010ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80010be:	460a      	mov	r2, r1
 80010c0:	2300      	movs	r3, #0
 80010c2:	4614      	mov	r4, r2
 80010c4:	461d      	mov	r5, r3
 80010c6:	f04f 0200 	mov.w	r2, #0
 80010ca:	f04f 0300 	mov.w	r3, #0
 80010ce:	00eb      	lsls	r3, r5, #3
 80010d0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80010d4:	00e2      	lsls	r2, r4, #3
 80010d6:	460b      	mov	r3, r1
 80010d8:	3307      	adds	r3, #7
 80010da:	08db      	lsrs	r3, r3, #3
 80010dc:	00db      	lsls	r3, r3, #3
 80010de:	ebad 0d03 	sub.w	sp, sp, r3
 80010e2:	ab02      	add	r3, sp, #8
 80010e4:	3300      	adds	r3, #0
 80010e6:	61bb      	str	r3, [r7, #24]
	tx[0] = reg;
 80010e8:	6a3b      	ldr	r3, [r7, #32]
 80010ea:	7cfa      	ldrb	r2, [r7, #19]
 80010ec:	701a      	strb	r2, [r3, #0]
	for (int i=1; i < len+1; i++) tx[i] = 0x00;
 80010ee:	2301      	movs	r3, #1
 80010f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010f2:	e007      	b.n	8001104 <_ZN9SPIDevice7readSPIEhPhh+0xd8>
 80010f4:	6a3a      	ldr	r2, [r7, #32]
 80010f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010f8:	4413      	add	r3, r2
 80010fa:	2200      	movs	r2, #0
 80010fc:	701a      	strb	r2, [r3, #0]
 80010fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001100:	3301      	adds	r3, #1
 8001102:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001104:	7cbb      	ldrb	r3, [r7, #18]
 8001106:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001108:	429a      	cmp	r2, r3
 800110a:	ddf3      	ble.n	80010f4 <_ZN9SPIDevice7readSPIEhPhh+0xc8>
	for (int i=0; i < len+1; i++) rx[i] = 0x00;
 800110c:	2300      	movs	r3, #0
 800110e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001110:	e007      	b.n	8001122 <_ZN9SPIDevice7readSPIEhPhh+0xf6>
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001116:	4413      	add	r3, r2
 8001118:	2200      	movs	r2, #0
 800111a:	701a      	strb	r2, [r3, #0]
 800111c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800111e:	3301      	adds	r3, #1
 8001120:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001122:	7cbb      	ldrb	r3, [r7, #18]
 8001124:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001126:	429a      	cmp	r2, r3
 8001128:	ddf3      	ble.n	8001112 <_ZN9SPIDevice7readSPIEhPhh+0xe6>
	HAL_GPIO_WritePin(this->chipSelectPort, this->chipSelectPin, GPIO_PIN_RESET);
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	6918      	ldr	r0, [r3, #16]
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	8a9b      	ldrh	r3, [r3, #20]
 8001132:	2200      	movs	r2, #0
 8001134:	4619      	mov	r1, r3
 8001136:	f006 fa37 	bl	80075a8 <HAL_GPIO_WritePin>
	status = HAL_SPI_TransmitReceive(this->spiHandler, tx, rx, len+1, 10);
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	68d8      	ldr	r0, [r3, #12]
 800113e:	7cbb      	ldrb	r3, [r7, #18]
 8001140:	b29b      	uxth	r3, r3
 8001142:	3301      	adds	r3, #1
 8001144:	b29b      	uxth	r3, r3
 8001146:	220a      	movs	r2, #10
 8001148:	9200      	str	r2, [sp, #0]
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	6a39      	ldr	r1, [r7, #32]
 800114e:	f007 fff2 	bl	8009136 <HAL_SPI_TransmitReceive>
 8001152:	4603      	mov	r3, r0
 8001154:	461a      	mov	r2, r3
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	711a      	strb	r2, [r3, #4]
	HAL_GPIO_WritePin(this->chipSelectPort, this->chipSelectPin, GPIO_PIN_SET);
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	6918      	ldr	r0, [r3, #16]
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	8a9b      	ldrh	r3, [r3, #20]
 8001162:	2201      	movs	r2, #1
 8001164:	4619      	mov	r1, r3
 8001166:	f006 fa1f 	bl	80075a8 <HAL_GPIO_WritePin>
	memcpy(data, rx + 1, len);
 800116a:	69bb      	ldr	r3, [r7, #24]
 800116c:	3301      	adds	r3, #1
 800116e:	7cba      	ldrb	r2, [r7, #18]
 8001170:	4619      	mov	r1, r3
 8001172:	68f8      	ldr	r0, [r7, #12]
 8001174:	f011 fb31 	bl	80127da <memcpy>
	return status;
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	791b      	ldrb	r3, [r3, #4]
 800117c:	46b5      	mov	sp, r6
}
 800117e:	4618      	mov	r0, r3
 8001180:	3734      	adds	r7, #52	@ 0x34
 8001182:	46bd      	mov	sp, r7
 8001184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001188 <_ZN9SPIDevice8writeSPIEhPhh>:

HAL_StatusTypeDef SPIDevice::writeSPI(uint8_t reg, uint8_t *data, uint8_t len)
{
 8001188:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800118c:	b087      	sub	sp, #28
 800118e:	af00      	add	r7, sp, #0
 8001190:	60f8      	str	r0, [r7, #12]
 8001192:	607a      	str	r2, [r7, #4]
 8001194:	461a      	mov	r2, r3
 8001196:	460b      	mov	r3, r1
 8001198:	72fb      	strb	r3, [r7, #11]
 800119a:	4613      	mov	r3, r2
 800119c:	72bb      	strb	r3, [r7, #10]

	// Pull the SPI Chip Select pin high to deselect the device
	HAL_GPIO_WritePin(this->chipSelectPort, this->chipSelectPin, GPIO_PIN_SET);

	return status;
}
 800119e:	466b      	mov	r3, sp
 80011a0:	461e      	mov	r6, r3
	uint8_t buffer[len + 1];
 80011a2:	7abb      	ldrb	r3, [r7, #10]
 80011a4:	1c59      	adds	r1, r3, #1
 80011a6:	1e4b      	subs	r3, r1, #1
 80011a8:	617b      	str	r3, [r7, #20]
 80011aa:	460a      	mov	r2, r1
 80011ac:	2300      	movs	r3, #0
 80011ae:	4690      	mov	r8, r2
 80011b0:	4699      	mov	r9, r3
 80011b2:	f04f 0200 	mov.w	r2, #0
 80011b6:	f04f 0300 	mov.w	r3, #0
 80011ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80011be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80011c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80011c6:	460a      	mov	r2, r1
 80011c8:	2300      	movs	r3, #0
 80011ca:	4614      	mov	r4, r2
 80011cc:	461d      	mov	r5, r3
 80011ce:	f04f 0200 	mov.w	r2, #0
 80011d2:	f04f 0300 	mov.w	r3, #0
 80011d6:	00eb      	lsls	r3, r5, #3
 80011d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011dc:	00e2      	lsls	r2, r4, #3
 80011de:	460b      	mov	r3, r1
 80011e0:	3307      	adds	r3, #7
 80011e2:	08db      	lsrs	r3, r3, #3
 80011e4:	00db      	lsls	r3, r3, #3
 80011e6:	ebad 0d03 	sub.w	sp, sp, r3
 80011ea:	466b      	mov	r3, sp
 80011ec:	3300      	adds	r3, #0
 80011ee:	613b      	str	r3, [r7, #16]
	buffer[0] = reg;
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	7afa      	ldrb	r2, [r7, #11]
 80011f4:	701a      	strb	r2, [r3, #0]
	memcpy(buffer + 1, data, len);
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	3301      	adds	r3, #1
 80011fa:	7aba      	ldrb	r2, [r7, #10]
 80011fc:	6879      	ldr	r1, [r7, #4]
 80011fe:	4618      	mov	r0, r3
 8001200:	f011 faeb 	bl	80127da <memcpy>
	HAL_GPIO_WritePin(this->chipSelectPort, this->chipSelectPin, GPIO_PIN_RESET);
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	6918      	ldr	r0, [r3, #16]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	8a9b      	ldrh	r3, [r3, #20]
 800120c:	2200      	movs	r2, #0
 800120e:	4619      	mov	r1, r3
 8001210:	f006 f9ca 	bl	80075a8 <HAL_GPIO_WritePin>
	status = HAL_SPI_Transmit(this->spiHandler, buffer, len+1, 10);
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	68d8      	ldr	r0, [r3, #12]
 8001218:	7abb      	ldrb	r3, [r7, #10]
 800121a:	b29b      	uxth	r3, r3
 800121c:	3301      	adds	r3, #1
 800121e:	b29a      	uxth	r2, r3
 8001220:	230a      	movs	r3, #10
 8001222:	6939      	ldr	r1, [r7, #16]
 8001224:	f007 fe43 	bl	8008eae <HAL_SPI_Transmit>
 8001228:	4603      	mov	r3, r0
 800122a:	461a      	mov	r2, r3
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	711a      	strb	r2, [r3, #4]
	HAL_GPIO_WritePin(this->chipSelectPort, this->chipSelectPin, GPIO_PIN_SET);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	6918      	ldr	r0, [r3, #16]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	8a9b      	ldrh	r3, [r3, #20]
 8001238:	2201      	movs	r2, #1
 800123a:	4619      	mov	r1, r3
 800123c:	f006 f9b4 	bl	80075a8 <HAL_GPIO_WritePin>
	return status;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	791b      	ldrb	r3, [r3, #4]
 8001244:	46b5      	mov	sp, r6
}
 8001246:	4618      	mov	r0, r3
 8001248:	371c      	adds	r7, #28
 800124a:	46bd      	mov	sp, r7
 800124c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001250 <_ZN10LSM6DSV320C1EP13DataContainerP19__SPI_HandleTypeDefP12GPIO_TypeDeft>:
 *      Author: colin
 */

#include "Devices/SPI_Devices/LSM6DSV320.h"

LSM6DSV320::LSM6DSV320(DataContainer* data, SPI_HandleTypeDef *spi, GPIO_TypeDef *port, uint16_t pin)
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af02      	add	r7, sp, #8
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
 800125c:	603b      	str	r3, [r7, #0]
	: SPIDevice(data, spi, port, pin)
 800125e:	68f8      	ldr	r0, [r7, #12]
 8001260:	8b3b      	ldrh	r3, [r7, #24]
 8001262:	9300      	str	r3, [sp, #0]
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	68b9      	ldr	r1, [r7, #8]
 800126a:	f7ff febf 	bl	8000fec <_ZN9SPIDeviceC1EP13DataContainerP19__SPI_HandleTypeDefP12GPIO_TypeDeft>
 800126e:	4a2a      	ldr	r2, [pc, #168]	@ (8001318 <_ZN10LSM6DSV320C1EP13DataContainerP19__SPI_HandleTypeDefP12GPIO_TypeDeft+0xc8>)
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	2203      	movs	r2, #3
 8001278:	759a      	strb	r2, [r3, #22]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	2201      	movs	r2, #1
 800127e:	75da      	strb	r2, [r3, #23]
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	2209      	movs	r2, #9
 8001284:	761a      	strb	r2, [r3, #24]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	2200      	movs	r2, #0
 800128a:	765a      	strb	r2, [r3, #25]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	2204      	movs	r2, #4
 8001290:	769a      	strb	r2, [r3, #26]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	2201      	movs	r2, #1
 8001296:	76da      	strb	r2, [r3, #27]
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2201      	movs	r2, #1
 800129c:	771a      	strb	r2, [r3, #28]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	2209      	movs	r2, #9
 80012a2:	775a      	strb	r2, [r3, #29]
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012aa:	62da      	str	r2, [r3, #44]	@ 0x2c
{
	data->LSM6DSV320GyroX_dps = 0.0f;
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	f04f 0200 	mov.w	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
	data->LSM6DSV320GyroY_dps = 0.0f;
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	f04f 0200 	mov.w	r2, #0
 80012ba:	605a      	str	r2, [r3, #4]
	data->LSM6DSV320GyroZ_dps = 0.0f;
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	f04f 0200 	mov.w	r2, #0
 80012c2:	609a      	str	r2, [r3, #8]

	data->LSM6DSV320LowGAccelX_mps2 = 0.0f;
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	60da      	str	r2, [r3, #12]
	data->LSM6DSV320LowGAccelY_mps2 = 0.0f;
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	f04f 0200 	mov.w	r2, #0
 80012d2:	611a      	str	r2, [r3, #16]
	data->LSM6DSV320LowGAccelZ_mps2 = 0.0f;
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	f04f 0200 	mov.w	r2, #0
 80012da:	615a      	str	r2, [r3, #20]

	data->LSM6DSV320HighGAccelX_mps2 = 0.0f;
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	f04f 0200 	mov.w	r2, #0
 80012e2:	619a      	str	r2, [r3, #24]
	data->LSM6DSV320HighGAccelY_mps2 = 0.0f;
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	f04f 0200 	mov.w	r2, #0
 80012ea:	61da      	str	r2, [r3, #28]
	data->LSM6DSV320HighGAccelZ_mps2 = 0.0f;
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	f04f 0200 	mov.w	r2, #0
 80012f2:	621a      	str	r2, [r3, #32]

	gyroXBias = 0.0f;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f04f 0200 	mov.w	r2, #0
 80012fa:	631a      	str	r2, [r3, #48]	@ 0x30
	gyroYBias = 0.0f;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f04f 0200 	mov.w	r2, #0
 8001302:	635a      	str	r2, [r3, #52]	@ 0x34
	gyroZBias = 0.0f;
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	f04f 0200 	mov.w	r2, #0
 800130a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	4618      	mov	r0, r3
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	08014988 	.word	0x08014988

0800131c <_ZN10LSM6DSV32010deviceInitEv>:

int LSM6DSV320::deviceInit()
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b088      	sub	sp, #32
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	uint8_t whoAmI;

	readSPI(LSM6DSV320_WHO_AM_I | 0x80, &whoAmI, 1);
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f107 020f 	add.w	r2, r7, #15
 800132a:	2301      	movs	r3, #1
 800132c:	218f      	movs	r1, #143	@ 0x8f
 800132e:	f7ff fe7d 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	if (whoAmI != LSM6DSV320_ID) {
//		return -1;
	}

	/* Sensor Configuration */
	uint8_t config = 0;
 8001332:	2300      	movs	r3, #0
 8001334:	73bb      	strb	r3, [r7, #14]
	uint8_t out[2] = {0,0};
 8001336:	2300      	movs	r3, #0
 8001338:	81bb      	strh	r3, [r7, #12]

	// IF_CFG page 58, table 32
	config  = 0;
 800133a:	2300      	movs	r3, #0
 800133c:	73bb      	strb	r3, [r7, #14]
	config |= 0 << 7; // SDA_PU_EN disconnects the SDA pull-up (default)
 800133e:	7bbb      	ldrb	r3, [r7, #14]
 8001340:	73bb      	strb	r3, [r7, #14]
	config |= 0 << 6; // SHUB_PU_EN Disables I2C plus pull-ups (default)
 8001342:	7bbb      	ldrb	r3, [r7, #14]
 8001344:	73bb      	strb	r3, [r7, #14]
	config |= 0 << 5; // ASF_CTRL turns off anti-spike filter (default)
 8001346:	7bbb      	ldrb	r3, [r7, #14]
 8001348:	73bb      	strb	r3, [r7, #14]
	config |= 0 << 4; // H_LACTIVE sets interrupts to active high (default)
 800134a:	7bbb      	ldrb	r3, [r7, #14]
 800134c:	73bb      	strb	r3, [r7, #14]
	config |= 0 << 3; // PP_OD sets interrupts to push-pull (default)
 800134e:	7bbb      	ldrb	r3, [r7, #14]
 8001350:	73bb      	strb	r3, [r7, #14]
	config |= 0 << 2; // SIM sets the SPI interface more to 4 wire (default)
 8001352:	7bbb      	ldrb	r3, [r7, #14]
 8001354:	73bb      	strb	r3, [r7, #14]
	config |= 0 << 1; // Reserved
 8001356:	7bbb      	ldrb	r3, [r7, #14]
 8001358:	73bb      	strb	r3, [r7, #14]
	config |= 0 << 0; // I2C_I3C_DISABLE disables I2C and I3C interface (default)
 800135a:	7bbb      	ldrb	r3, [r7, #14]
 800135c:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_IF_CFG, &config);
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f107 020e 	add.w	r2, r7, #14
 8001364:	2301      	movs	r3, #1
 8001366:	2103      	movs	r1, #3
 8001368:	f7ff ff0e 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	733b      	strb	r3, [r7, #12]
 8001370:	2300      	movs	r3, #0
 8001372:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_IF_CFG | 0x80, out);
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f107 020c 	add.w	r2, r7, #12
 800137a:	2301      	movs	r3, #1
 800137c:	2183      	movs	r1, #131	@ 0x83
 800137e:	f7ff fe55 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	HAL_Delay(1);
 8001382:	2001      	movs	r0, #1
 8001384:	f005 fbd4 	bl	8006b30 <HAL_Delay>

	// CTRL1 page 65, table 52
	config  = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	73bb      	strb	r3, [r7, #14]
	config |= this->lowGOPMode << 4; // OP_MODE_XL
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	7ddb      	ldrb	r3, [r3, #23]
 8001390:	b25b      	sxtb	r3, r3
 8001392:	011b      	lsls	r3, r3, #4
 8001394:	b25a      	sxtb	r2, r3
 8001396:	7bbb      	ldrb	r3, [r7, #14]
 8001398:	b25b      	sxtb	r3, r3
 800139a:	4313      	orrs	r3, r2
 800139c:	b25b      	sxtb	r3, r3
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	73bb      	strb	r3, [r7, #14]
	config |= this->lowGODR    << 0; // ODR_XL
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	7e1a      	ldrb	r2, [r3, #24]
 80013a6:	7bbb      	ldrb	r3, [r7, #14]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_CTRL1, &config);
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f107 020e 	add.w	r2, r7, #14
 80013b4:	2301      	movs	r3, #1
 80013b6:	2110      	movs	r1, #16
 80013b8:	f7ff fee6 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	733b      	strb	r3, [r7, #12]
 80013c0:	2300      	movs	r3, #0
 80013c2:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_CTRL1 | 0x80, out);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f107 020c 	add.w	r2, r7, #12
 80013ca:	2301      	movs	r3, #1
 80013cc:	2190      	movs	r1, #144	@ 0x90
 80013ce:	f7ff fe2d 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	HAL_Delay(1);
 80013d2:	2001      	movs	r0, #1
 80013d4:	f005 fbac 	bl	8006b30 <HAL_Delay>

	// CTRL2 page 66, table 55
	config  = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	73bb      	strb	r3, [r7, #14]
	config |= this->gyroOPMode << 4; // OP_MODE_G
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	7f1b      	ldrb	r3, [r3, #28]
 80013e0:	b25b      	sxtb	r3, r3
 80013e2:	011b      	lsls	r3, r3, #4
 80013e4:	b25a      	sxtb	r2, r3
 80013e6:	7bbb      	ldrb	r3, [r7, #14]
 80013e8:	b25b      	sxtb	r3, r3
 80013ea:	4313      	orrs	r3, r2
 80013ec:	b25b      	sxtb	r3, r3
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	73bb      	strb	r3, [r7, #14]
	config |= this->gyroODR    << 0; // ODR_G
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	7f5a      	ldrb	r2, [r3, #29]
 80013f6:	7bbb      	ldrb	r3, [r7, #14]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_CTRL2, &config);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f107 020e 	add.w	r2, r7, #14
 8001404:	2301      	movs	r3, #1
 8001406:	2111      	movs	r1, #17
 8001408:	f7ff febe 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 800140c:	2300      	movs	r3, #0
 800140e:	733b      	strb	r3, [r7, #12]
 8001410:	2300      	movs	r3, #0
 8001412:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_CTRL2 | 0x80, out);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f107 020c 	add.w	r2, r7, #12
 800141a:	2301      	movs	r3, #1
 800141c:	2191      	movs	r1, #145	@ 0x91
 800141e:	f7ff fe05 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	HAL_Delay(1);
 8001422:	2001      	movs	r0, #1
 8001424:	f005 fb84 	bl	8006b30 <HAL_Delay>

	// CTRL3 page 67, table 58
	config  = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 7; // BOOT set to normal mode
 800142c:	7bbb      	ldrb	r3, [r7, #14]
 800142e:	73bb      	strb	r3, [r7, #14]
	config |= 0b1 << 6; // BDU set to
 8001430:	7bbb      	ldrb	r3, [r7, #14]
 8001432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001436:	b2db      	uxtb	r3, r3
 8001438:	73bb      	strb	r3, [r7, #14]
	config |= 0b1 << 2; // IF_INC set to
 800143a:	7bbb      	ldrb	r3, [r7, #14]
 800143c:	f043 0304 	orr.w	r3, r3, #4
 8001440:	b2db      	uxtb	r3, r3
 8001442:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 0; // SW_RESET set to normal mode
 8001444:	7bbb      	ldrb	r3, [r7, #14]
 8001446:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_CTRL3, &config);
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f107 020e 	add.w	r2, r7, #14
 800144e:	2301      	movs	r3, #1
 8001450:	2112      	movs	r1, #18
 8001452:	f7ff fe99 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 8001456:	2300      	movs	r3, #0
 8001458:	733b      	strb	r3, [r7, #12]
 800145a:	2300      	movs	r3, #0
 800145c:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_CTRL3 | 0x80, out);
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f107 020c 	add.w	r2, r7, #12
 8001464:	2301      	movs	r3, #1
 8001466:	2192      	movs	r1, #146	@ 0x92
 8001468:	f7ff fde0 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	HAL_Delay(1);
 800146c:	2001      	movs	r0, #1
 800146e:	f005 fb5f 	bl	8006b30 <HAL_Delay>

	// CTRL4 page 68, table 60
	config  = 0;
 8001472:	2300      	movs	r3, #0
 8001474:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 4; // INT2_on_INT1
 8001476:	7bbb      	ldrb	r3, [r7, #14]
 8001478:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 3; // DRDY_MASK set to disabled
 800147a:	7bbb      	ldrb	r3, [r7, #14]
 800147c:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 2; // INT2_DRDY_TEMP set to disabled
 800147e:	7bbb      	ldrb	r3, [r7, #14]
 8001480:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 1; // DRDY_PULSED set data-ready latched mode
 8001482:	7bbb      	ldrb	r3, [r7, #14]
 8001484:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 0; // INT2_IN_LH set embedded functions active low
 8001486:	7bbb      	ldrb	r3, [r7, #14]
 8001488:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_CTRL4, &config);
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f107 020e 	add.w	r2, r7, #14
 8001490:	2301      	movs	r3, #1
 8001492:	2113      	movs	r1, #19
 8001494:	f7ff fe78 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 8001498:	2300      	movs	r3, #0
 800149a:	733b      	strb	r3, [r7, #12]
 800149c:	2300      	movs	r3, #0
 800149e:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_CTRL4 | 0x80, out);
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f107 020c 	add.w	r2, r7, #12
 80014a6:	2301      	movs	r3, #1
 80014a8:	2193      	movs	r1, #147	@ 0x93
 80014aa:	f7ff fdbf 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	HAL_Delay(1);
 80014ae:	2001      	movs	r0, #1
 80014b0:	f005 fb3e 	bl	8006b30 <HAL_Delay>

	// CTRL5 page 69, table 62
	config  = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	73bb      	strb	r3, [r7, #14]
	config |= 0b0  << 7; // IF2_TA0_PID
 80014b8:	7bbb      	ldrb	r3, [r7, #14]
 80014ba:	73bb      	strb	r3, [r7, #14]
	config |= 0b00 << 2; // BUS_ACT_SEC sets the bus available time selection for IBT to 50 us (default)
 80014bc:	7bbb      	ldrb	r3, [r7, #14]
 80014be:	73bb      	strb	r3, [r7, #14]
	config |= 0b0  << 0; // INT_EN_SPI disables INT pin when I3C is enabled (default)
 80014c0:	7bbb      	ldrb	r3, [r7, #14]
 80014c2:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_CTRL5, &config);
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f107 020e 	add.w	r2, r7, #14
 80014ca:	2301      	movs	r3, #1
 80014cc:	2114      	movs	r1, #20
 80014ce:	f7ff fe5b 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	733b      	strb	r3, [r7, #12]
 80014d6:	2300      	movs	r3, #0
 80014d8:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_CTRL5 | 0x80, out);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f107 020c 	add.w	r2, r7, #12
 80014e0:	2301      	movs	r3, #1
 80014e2:	2194      	movs	r1, #148	@ 0x94
 80014e4:	f7ff fda2 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	HAL_Delay(1);
 80014e8:	2001      	movs	r0, #1
 80014ea:	f005 fb21 	bl	8006b30 <HAL_Delay>

	// CTRL6 page 69, table 64
	config  = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	73bb      	strb	r3, [r7, #14]
	config |= 0b110           << 4; // LPF1_G_BW sets the low-pass filter for gyroscope bandwidth selection
 80014f2:	7bbb      	ldrb	r3, [r7, #14]
 80014f4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	73bb      	strb	r3, [r7, #14]
	config |= this->gyroRange << 0; // FS_G
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	7eda      	ldrb	r2, [r3, #27]
 8001500:	7bbb      	ldrb	r3, [r7, #14]
 8001502:	4313      	orrs	r3, r2
 8001504:	b2db      	uxtb	r3, r3
 8001506:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_CTRL6, &config);
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f107 020e 	add.w	r2, r7, #14
 800150e:	2301      	movs	r3, #1
 8001510:	2115      	movs	r1, #21
 8001512:	f7ff fe39 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	733b      	strb	r3, [r7, #12]
 800151a:	2300      	movs	r3, #0
 800151c:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_CTRL6 | 0x80, out);
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f107 020c 	add.w	r2, r7, #12
 8001524:	2301      	movs	r3, #1
 8001526:	2195      	movs	r1, #149	@ 0x95
 8001528:	f7ff fd80 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	HAL_Delay(1);
 800152c:	2001      	movs	r0, #1
 800152e:	f005 faff 	bl	8006b30 <HAL_Delay>

	// CTRL7 page 70, table 67
	config  = 0;
 8001532:	2300      	movs	r3, #0
 8001534:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 7; // INT1_DRDY_XL disabled high-g data-ready interrupt on INT1 pin (default)
 8001536:	7bbb      	ldrb	r3, [r7, #14]
 8001538:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 6; // INT2_DRDY_XL disables high-g data-ready interrupt on INT2 pin (default)
 800153a:	7bbb      	ldrb	r3, [r7, #14]
 800153c:	73bb      	strb	r3, [r7, #14]
	config |= 0b1 << 0; // LPF1_G_EN enables low-pass filter for gyroscope (default)
 800153e:	7bbb      	ldrb	r3, [r7, #14]
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	b2db      	uxtb	r3, r3
 8001546:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_CTRL7, &config);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f107 020e 	add.w	r2, r7, #14
 800154e:	2301      	movs	r3, #1
 8001550:	2116      	movs	r1, #22
 8001552:	f7ff fe19 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	733b      	strb	r3, [r7, #12]
 800155a:	2300      	movs	r3, #0
 800155c:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_CTRL7 | 0x80, out);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f107 020c 	add.w	r2, r7, #12
 8001564:	2301      	movs	r3, #1
 8001566:	2196      	movs	r1, #150	@ 0x96
 8001568:	f7ff fd60 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	HAL_Delay(1);
 800156c:	2001      	movs	r0, #1
 800156e:	f005 fadf 	bl	8006b30 <HAL_Delay>

	// CTRL8 page 71, table 69
	config  = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	73bb      	strb	r3, [r7, #14]
	config |= 0b000           << 5; // HP_LPF2_XL_BW set to ODR / 4
 8001576:	7bbb      	ldrb	r3, [r7, #14]
 8001578:	73bb      	strb	r3, [r7, #14]
	config |= this->lowGRange << 0; // FS_XL
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	7d9a      	ldrb	r2, [r3, #22]
 800157e:	7bbb      	ldrb	r3, [r7, #14]
 8001580:	4313      	orrs	r3, r2
 8001582:	b2db      	uxtb	r3, r3
 8001584:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_CTRL8, &config);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f107 020e 	add.w	r2, r7, #14
 800158c:	2301      	movs	r3, #1
 800158e:	2117      	movs	r1, #23
 8001590:	f7ff fdfa 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	733b      	strb	r3, [r7, #12]
 8001598:	2300      	movs	r3, #0
 800159a:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_CTRL8 | 0x80, out);
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f107 020c 	add.w	r2, r7, #12
 80015a2:	2301      	movs	r3, #1
 80015a4:	2197      	movs	r1, #151	@ 0x97
 80015a6:	f7ff fd41 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	HAL_Delay(1);
 80015aa:	2001      	movs	r0, #1
 80015ac:	f005 fac0 	bl	8006b30 <HAL_Delay>

	// CTRL9 page 72, table 72
	config  = 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 6; // HP_REF_MODE_XL disables the high-pass filter reference mode (default)
 80015b4:	7bbb      	ldrb	r3, [r7, #14]
 80015b6:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 5; // XL_FASTSETTL_MODE disables the fast-settling mode (default)
 80015b8:	7bbb      	ldrb	r3, [r7, #14]
 80015ba:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 4; // HP_SLOPE_XL_EN selects low-pass filter slope (default)
 80015bc:	7bbb      	ldrb	r3, [r7, #14]
 80015be:	73bb      	strb	r3, [r7, #14]
	config |= 0b1 << 3; // LPF2_XL_EN
 80015c0:	7bbb      	ldrb	r3, [r7, #14]
 80015c2:	f043 0308 	orr.w	r3, r3, #8
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 1; // USR_OFF_W sets user offsets to be 2^-10 g/LSB (default)
 80015ca:	7bbb      	ldrb	r3, [r7, #14]
 80015cc:	73bb      	strb	r3, [r7, #14]
	config |= 0b0 << 0; // USR_OFF_ON_OUT bypasses user offset correction block (default)
 80015ce:	7bbb      	ldrb	r3, [r7, #14]
 80015d0:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_CTRL9, &config);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f107 020e 	add.w	r2, r7, #14
 80015d8:	2301      	movs	r3, #1
 80015da:	2118      	movs	r1, #24
 80015dc:	f7ff fdd4 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	733b      	strb	r3, [r7, #12]
 80015e4:	2300      	movs	r3, #0
 80015e6:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_CTRL9 | 0x80, out);
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f107 020c 	add.w	r2, r7, #12
 80015ee:	2301      	movs	r3, #1
 80015f0:	2198      	movs	r1, #152	@ 0x98
 80015f2:	f7ff fd1b 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	HAL_Delay(1);
 80015f6:	2001      	movs	r0, #1
 80015f8:	f005 fa9a 	bl	8006b30 <HAL_Delay>

	// CTRL10 page 74, table 74
	config  = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	73bb      	strb	r3, [r7, #14]
	config |= 0b0  << 6; // EMB_FUNC_DEBUG disables the embedded functions
 8001600:	7bbb      	ldrb	r3, [r7, #14]
 8001602:	73bb      	strb	r3, [r7, #14]
	config |= 0b00 << 2; // ST_G sets the normal self-test mode (default)
 8001604:	7bbb      	ldrb	r3, [r7, #14]
 8001606:	73bb      	strb	r3, [r7, #14]
	config |= 0b00 << 0; // ST_XL sets the normal self-test mode (default)
 8001608:	7bbb      	ldrb	r3, [r7, #14]
 800160a:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_CTRL10, &config);
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f107 020e 	add.w	r2, r7, #14
 8001612:	2301      	movs	r3, #1
 8001614:	2119      	movs	r1, #25
 8001616:	f7ff fdb7 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	733b      	strb	r3, [r7, #12]
 800161e:	2300      	movs	r3, #0
 8001620:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_CTRL10 | 0x80, out);
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f107 020c 	add.w	r2, r7, #12
 8001628:	2301      	movs	r3, #1
 800162a:	2199      	movs	r1, #153	@ 0x99
 800162c:	f7ff fcfe 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	// CTRL1_XL_HG page 91, table 147
	config  = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	73bb      	strb	r3, [r7, #14]
	config |= 0b1              << 7; // XL_HG_REGOUT_EN enable high-g outputs
 8001634:	7bbb      	ldrb	r3, [r7, #14]
 8001636:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800163a:	b2db      	uxtb	r3, r3
 800163c:	73bb      	strb	r3, [r7, #14]
	config |= 0b0              << 6; // HG_USR_OUFF_OU_OUT disabled high-g offsets
 800163e:	7bbb      	ldrb	r3, [r7, #14]
 8001640:	73bb      	strb	r3, [r7, #14]
	config |= this->highGODR   << 3; // ODR_XL_HG
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	7e9b      	ldrb	r3, [r3, #26]
 8001646:	b25b      	sxtb	r3, r3
 8001648:	00db      	lsls	r3, r3, #3
 800164a:	b25a      	sxtb	r2, r3
 800164c:	7bbb      	ldrb	r3, [r7, #14]
 800164e:	b25b      	sxtb	r3, r3
 8001650:	4313      	orrs	r3, r2
 8001652:	b25b      	sxtb	r3, r3
 8001654:	b2db      	uxtb	r3, r3
 8001656:	73bb      	strb	r3, [r7, #14]
	config |= this->highGRange << 0; // FS_XL_HG
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	7e5a      	ldrb	r2, [r3, #25]
 800165c:	7bbb      	ldrb	r3, [r7, #14]
 800165e:	4313      	orrs	r3, r2
 8001660:	b2db      	uxtb	r3, r3
 8001662:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_CTRL1_XL_HG, &config);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f107 020e 	add.w	r2, r7, #14
 800166a:	2301      	movs	r3, #1
 800166c:	214e      	movs	r1, #78	@ 0x4e
 800166e:	f7ff fd8b 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 8001672:	2300      	movs	r3, #0
 8001674:	733b      	strb	r3, [r7, #12]
 8001676:	2300      	movs	r3, #0
 8001678:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_CTRL1_XL_HG | 0x80, out);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f107 020c 	add.w	r2, r7, #12
 8001680:	2301      	movs	r3, #1
 8001682:	21ce      	movs	r1, #206	@ 0xce
 8001684:	f7ff fcd2 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	HAL_Delay(1);
 8001688:	2001      	movs	r0, #1
 800168a:	f005 fa51 	bl	8006b30 <HAL_Delay>

	// CTRL2_XL_HG page 91, table 145
	config  = 0;
 800168e:	2300      	movs	r3, #0
 8001690:	73bb      	strb	r3, [r7, #14]
	config |= 0b0  << 4; // HG_USR_OFF_ON_WU doesn't drive the offset values into high-g wake-up and shock
 8001692:	7bbb      	ldrb	r3, [r7, #14]
 8001694:	73bb      	strb	r3, [r7, #14]
	config |= 0b00 << 0; // XL_HG_ST sets the normal self-test mode (default)
 8001696:	7bbb      	ldrb	r3, [r7, #14]
 8001698:	73bb      	strb	r3, [r7, #14]
	writeSPI(LSM6DSV320_CTRL2_XL_HG, &config);
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f107 020e 	add.w	r2, r7, #14
 80016a0:	2301      	movs	r3, #1
 80016a2:	214d      	movs	r1, #77	@ 0x4d
 80016a4:	f7ff fd70 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
	out[0] = 0; out[1] = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	733b      	strb	r3, [r7, #12]
 80016ac:	2300      	movs	r3, #0
 80016ae:	737b      	strb	r3, [r7, #13]
	readSPI(LSM6DSV320_CTRL2_XL_HG | 0x80, out);
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f107 020c 	add.w	r2, r7, #12
 80016b6:	2301      	movs	r3, #1
 80016b8:	21cd      	movs	r1, #205	@ 0xcd
 80016ba:	f7ff fcb7 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	HAL_Delay(1);
 80016be:	2001      	movs	r0, #1
 80016c0:	f005 fa36 	bl	8006b30 <HAL_Delay>

	/* Configure Sensitivities */

	// Set the according Low G Sensitivity
	switch (lowGRange) {
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	7d9b      	ldrb	r3, [r3, #22]
 80016c8:	2b03      	cmp	r3, #3
 80016ca:	d81b      	bhi.n	8001704 <_ZN10LSM6DSV32010deviceInitEv+0x3e8>
 80016cc:	a201      	add	r2, pc, #4	@ (adr r2, 80016d4 <_ZN10LSM6DSV32010deviceInitEv+0x3b8>)
 80016ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016d2:	bf00      	nop
 80016d4:	080016e5 	.word	0x080016e5
 80016d8:	080016ed 	.word	0x080016ed
 80016dc:	080016f5 	.word	0x080016f5
 80016e0:	080016fd 	.word	0x080016fd
		case LOW_G_RANGE_2G:  this->lowGSensitivity = LSM6DSV320_LOW_G_SENSITIVITY_2G  * GRAVITY; break;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4aa2      	ldr	r2, [pc, #648]	@ (8001970 <_ZN10LSM6DSV32010deviceInitEv+0x654>)
 80016e8:	621a      	str	r2, [r3, #32]
 80016ea:	e00d      	b.n	8001708 <_ZN10LSM6DSV32010deviceInitEv+0x3ec>
		case LOW_G_RANGE_4G:  this->lowGSensitivity = LSM6DSV320_LOW_G_SENSITIVITY_4G  * GRAVITY; break;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	4aa1      	ldr	r2, [pc, #644]	@ (8001974 <_ZN10LSM6DSV32010deviceInitEv+0x658>)
 80016f0:	621a      	str	r2, [r3, #32]
 80016f2:	e009      	b.n	8001708 <_ZN10LSM6DSV32010deviceInitEv+0x3ec>
		case LOW_G_RANGE_8G:  this->lowGSensitivity = LSM6DSV320_LOW_G_SENSITIVITY_8G  * GRAVITY; break;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	4aa0      	ldr	r2, [pc, #640]	@ (8001978 <_ZN10LSM6DSV32010deviceInitEv+0x65c>)
 80016f8:	621a      	str	r2, [r3, #32]
 80016fa:	e005      	b.n	8001708 <_ZN10LSM6DSV32010deviceInitEv+0x3ec>
		case LOW_G_RANGE_16G: this->lowGSensitivity = LSM6DSV320_LOW_G_SENSITIVITY_16G * GRAVITY; break;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4a9f      	ldr	r2, [pc, #636]	@ (800197c <_ZN10LSM6DSV32010deviceInitEv+0x660>)
 8001700:	621a      	str	r2, [r3, #32]
 8001702:	e001      	b.n	8001708 <_ZN10LSM6DSV32010deviceInitEv+0x3ec>
		default: return false;
 8001704:	2300      	movs	r3, #0
 8001706:	e12e      	b.n	8001966 <_ZN10LSM6DSV32010deviceInitEv+0x64a>
	}

	// Set the according High G Sensitivity
	switch (highGRange) {
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	7e5b      	ldrb	r3, [r3, #25]
 800170c:	2b04      	cmp	r3, #4
 800170e:	d821      	bhi.n	8001754 <_ZN10LSM6DSV32010deviceInitEv+0x438>
 8001710:	a201      	add	r2, pc, #4	@ (adr r2, 8001718 <_ZN10LSM6DSV32010deviceInitEv+0x3fc>)
 8001712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001716:	bf00      	nop
 8001718:	0800172d 	.word	0x0800172d
 800171c:	08001735 	.word	0x08001735
 8001720:	0800173d 	.word	0x0800173d
 8001724:	08001745 	.word	0x08001745
 8001728:	0800174d 	.word	0x0800174d
		case HIGH_G_RANGE_32G:  this->highGSensitivity = LSM6DSV320_HIGH_G_SENSITIVITY_32G  * GRAVITY; break;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	4a94      	ldr	r2, [pc, #592]	@ (8001980 <_ZN10LSM6DSV32010deviceInitEv+0x664>)
 8001730:	625a      	str	r2, [r3, #36]	@ 0x24
 8001732:	e011      	b.n	8001758 <_ZN10LSM6DSV32010deviceInitEv+0x43c>
		case HIGH_G_RANGE_64G:  this->highGSensitivity = LSM6DSV320_HIGH_G_SENSITIVITY_64G  * GRAVITY; break;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	4a93      	ldr	r2, [pc, #588]	@ (8001984 <_ZN10LSM6DSV32010deviceInitEv+0x668>)
 8001738:	625a      	str	r2, [r3, #36]	@ 0x24
 800173a:	e00d      	b.n	8001758 <_ZN10LSM6DSV32010deviceInitEv+0x43c>
		case HIGH_G_RANGE_128G: this->highGSensitivity = LSM6DSV320_HIGH_G_SENSITIVITY_128G * GRAVITY; break;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a92      	ldr	r2, [pc, #584]	@ (8001988 <_ZN10LSM6DSV32010deviceInitEv+0x66c>)
 8001740:	625a      	str	r2, [r3, #36]	@ 0x24
 8001742:	e009      	b.n	8001758 <_ZN10LSM6DSV32010deviceInitEv+0x43c>
		case HIGH_G_RANGE_256G: this->highGSensitivity = LSM6DSV320_HIGH_G_SENSITIVITY_256G * GRAVITY; break;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	4a91      	ldr	r2, [pc, #580]	@ (800198c <_ZN10LSM6DSV32010deviceInitEv+0x670>)
 8001748:	625a      	str	r2, [r3, #36]	@ 0x24
 800174a:	e005      	b.n	8001758 <_ZN10LSM6DSV32010deviceInitEv+0x43c>
		case HIGH_G_RANGE_320G: this->highGSensitivity = LSM6DSV320_HIGH_G_SENSITIVITY_320G * GRAVITY; break;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4a90      	ldr	r2, [pc, #576]	@ (8001990 <_ZN10LSM6DSV32010deviceInitEv+0x674>)
 8001750:	625a      	str	r2, [r3, #36]	@ 0x24
 8001752:	e001      	b.n	8001758 <_ZN10LSM6DSV32010deviceInitEv+0x43c>
		default: return false;
 8001754:	2300      	movs	r3, #0
 8001756:	e106      	b.n	8001966 <_ZN10LSM6DSV32010deviceInitEv+0x64a>
	}

	// Set the according Gyroscope Sensitivity
	switch (gyroRange) {
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	7edb      	ldrb	r3, [r3, #27]
 800175c:	3b01      	subs	r3, #1
 800175e:	2b04      	cmp	r3, #4
 8001760:	d820      	bhi.n	80017a4 <_ZN10LSM6DSV32010deviceInitEv+0x488>
 8001762:	a201      	add	r2, pc, #4	@ (adr r2, 8001768 <_ZN10LSM6DSV32010deviceInitEv+0x44c>)
 8001764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001768:	0800177d 	.word	0x0800177d
 800176c:	08001785 	.word	0x08001785
 8001770:	0800178d 	.word	0x0800178d
 8001774:	08001795 	.word	0x08001795
 8001778:	0800179d 	.word	0x0800179d
		case GYRO_RANGE_250DPS:  this->gyroSensitivity = LSM6DSV320_GYRO_SENSITIVITY_250DPS; break;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4a85      	ldr	r2, [pc, #532]	@ (8001994 <_ZN10LSM6DSV32010deviceInitEv+0x678>)
 8001780:	629a      	str	r2, [r3, #40]	@ 0x28
 8001782:	e011      	b.n	80017a8 <_ZN10LSM6DSV32010deviceInitEv+0x48c>
		case GYRO_RANGE_500DPS:  this->gyroSensitivity = LSM6DSV320_GYRO_SENSITIVITY_500DPS; break;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4a84      	ldr	r2, [pc, #528]	@ (8001998 <_ZN10LSM6DSV32010deviceInitEv+0x67c>)
 8001788:	629a      	str	r2, [r3, #40]	@ 0x28
 800178a:	e00d      	b.n	80017a8 <_ZN10LSM6DSV32010deviceInitEv+0x48c>
		case GYRO_RANGE_1000DPS: this->gyroSensitivity = LSM6DSV320_GYRO_SENSITIVITY_1000DPS; break;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	4a82      	ldr	r2, [pc, #520]	@ (8001998 <_ZN10LSM6DSV32010deviceInitEv+0x67c>)
 8001790:	629a      	str	r2, [r3, #40]	@ 0x28
 8001792:	e009      	b.n	80017a8 <_ZN10LSM6DSV32010deviceInitEv+0x48c>
		case GYRO_RANGE_2000DPS: this->gyroSensitivity = LSM6DSV320_GYRO_SENSITIVITY_2000DPS; break;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4a81      	ldr	r2, [pc, #516]	@ (800199c <_ZN10LSM6DSV32010deviceInitEv+0x680>)
 8001798:	629a      	str	r2, [r3, #40]	@ 0x28
 800179a:	e005      	b.n	80017a8 <_ZN10LSM6DSV32010deviceInitEv+0x48c>
		case GYRO_RANGE_4000DPS: this->gyroSensitivity = LSM6DSV320_GYRO_SENSITIVITY_4000DPS; break;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4a80      	ldr	r2, [pc, #512]	@ (80019a0 <_ZN10LSM6DSV32010deviceInitEv+0x684>)
 80017a0:	629a      	str	r2, [r3, #40]	@ 0x28
 80017a2:	e001      	b.n	80017a8 <_ZN10LSM6DSV32010deviceInitEv+0x48c>
		default: return false;
 80017a4:	2300      	movs	r3, #0
 80017a6:	e0de      	b.n	8001966 <_ZN10LSM6DSV32010deviceInitEv+0x64a>
	}


	/* Gyroscope Calibration */
	float sumOfGyroX = 0;
 80017a8:	f04f 0300 	mov.w	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
	float sumOfGyroY = 0;
 80017ae:	f04f 0300 	mov.w	r3, #0
 80017b2:	61bb      	str	r3, [r7, #24]
	float sumOfGyroZ = 0;
 80017b4:	f04f 0300 	mov.w	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
	// Do a basic calibration of the gyro by reading 100 samples and averaging them
	for (int i = 0; i < numOfSamples; i++) {
 80017ba:	2300      	movs	r3, #0
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	e09e      	b.n	80018fe <_ZN10LSM6DSV32010deviceInitEv+0x5e2>
		// Read Gyroscope Measurements
		readSPI(LSM6DSV320_OUTX_L_G | 0x80, &this->buffer[0]);
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 80017c8:	2301      	movs	r3, #1
 80017ca:	21a2      	movs	r1, #162	@ 0xa2
 80017cc:	f7ff fc2e 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
		readSPI(LSM6DSV320_OUTX_H_G | 0x80, &this->buffer[1]);
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f103 023d 	add.w	r2, r3, #61	@ 0x3d
 80017d8:	2301      	movs	r3, #1
 80017da:	21a3      	movs	r1, #163	@ 0xa3
 80017dc:	f7ff fc26 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
		readSPI(LSM6DSV320_OUTY_L_G | 0x80, &this->buffer[2]);
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f103 023e 	add.w	r2, r3, #62	@ 0x3e
 80017e8:	2301      	movs	r3, #1
 80017ea:	21a4      	movs	r1, #164	@ 0xa4
 80017ec:	f7ff fc1e 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
		readSPI(LSM6DSV320_OUTY_H_G | 0x80, &this->buffer[3]);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f103 023f 	add.w	r2, r3, #63	@ 0x3f
 80017f8:	2301      	movs	r3, #1
 80017fa:	21a5      	movs	r1, #165	@ 0xa5
 80017fc:	f7ff fc16 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
		readSPI(LSM6DSV320_OUTZ_L_G | 0x80, &this->buffer[4]);
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8001808:	2301      	movs	r3, #1
 800180a:	21a6      	movs	r1, #166	@ 0xa6
 800180c:	f7ff fc0e 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
		readSPI(LSM6DSV320_OUTZ_H_G | 0x80, &this->buffer[5]);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f103 0241 	add.w	r2, r3, #65	@ 0x41
 8001818:	2301      	movs	r3, #1
 800181a:	21a7      	movs	r1, #167	@ 0xa7
 800181c:	f7ff fc06 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

		// Cast measurements to floats
		this->data->LSM6DSV320GyroX_dps = ((float) (int16_t) (this->buffer[0] | this->buffer[1] << 8)) * this->gyroSensitivity;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001826:	b21a      	sxth	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800182e:	b21b      	sxth	r3, r3
 8001830:	021b      	lsls	r3, r3, #8
 8001832:	b21b      	sxth	r3, r3
 8001834:	4313      	orrs	r3, r2
 8001836:	b21b      	sxth	r3, r3
 8001838:	ee07 3a90 	vmov	s15, r3
 800183c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800184e:	edc3 7a00 	vstr	s15, [r3]
		this->data->LSM6DSV320GyroY_dps = ((float) (int16_t) (this->buffer[2] | this->buffer[3] << 8)) * this->gyroSensitivity;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001858:	b21a      	sxth	r2, r3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001860:	b21b      	sxth	r3, r3
 8001862:	021b      	lsls	r3, r3, #8
 8001864:	b21b      	sxth	r3, r3
 8001866:	4313      	orrs	r3, r2
 8001868:	b21b      	sxth	r3, r3
 800186a:	ee07 3a90 	vmov	s15, r3
 800186e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001880:	edc3 7a01 	vstr	s15, [r3, #4]
		this->data->LSM6DSV320GyroZ_dps = ((float) (int16_t) (this->buffer[4] | this->buffer[5] << 8)) * this->gyroSensitivity;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800188a:	b21a      	sxth	r2, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001892:	b21b      	sxth	r3, r3
 8001894:	021b      	lsls	r3, r3, #8
 8001896:	b21b      	sxth	r3, r3
 8001898:	4313      	orrs	r3, r2
 800189a:	b21b      	sxth	r3, r3
 800189c:	ee07 3a90 	vmov	s15, r3
 80018a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018b2:	edc3 7a02 	vstr	s15, [r3, #8]

		sumOfGyroX += this->data->LSM6DSV320GyroX_dps;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	edd3 7a00 	vldr	s15, [r3]
 80018be:	ed97 7a07 	vldr	s14, [r7, #28]
 80018c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018c6:	edc7 7a07 	vstr	s15, [r7, #28]
		sumOfGyroY += this->data->LSM6DSV320GyroY_dps;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80018d2:	ed97 7a06 	vldr	s14, [r7, #24]
 80018d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018da:	edc7 7a06 	vstr	s15, [r7, #24]
		sumOfGyroZ += this->data->LSM6DSV320GyroZ_dps;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80018e6:	ed97 7a05 	vldr	s14, [r7, #20]
 80018ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ee:	edc7 7a05 	vstr	s15, [r7, #20]

		HAL_Delay(1);
 80018f2:	2001      	movs	r0, #1
 80018f4:	f005 f91c 	bl	8006b30 <HAL_Delay>
	for (int i = 0; i < numOfSamples; i++) {
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	3301      	adds	r3, #1
 80018fc:	613b      	str	r3, [r7, #16]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	429a      	cmp	r2, r3
 8001906:	f6ff af5b 	blt.w	80017c0 <_ZN10LSM6DSV32010deviceInitEv+0x4a4>
	}

	// Set the bias
	this->gyroXBias = sumOfGyroX / numOfSamples;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800190e:	ee07 3a90 	vmov	s15, r3
 8001912:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001916:	edd7 6a07 	vldr	s13, [r7, #28]
 800191a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	this->gyroYBias = sumOfGyroY / numOfSamples;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001928:	ee07 3a90 	vmov	s15, r3
 800192c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001930:	edd7 6a06 	vldr	s13, [r7, #24]
 8001934:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	this->gyroZBias = sumOfGyroZ / numOfSamples;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001942:	ee07 3a90 	vmov	s15, r3
 8001946:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800194a:	edd7 6a05 	vldr	s13, [r7, #20]
 800194e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

	// Read 1 sample of each accelerometer
	updateDevice();
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	3304      	adds	r3, #4
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	4798      	blx	r3

	return 0;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3720      	adds	r7, #32
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	3a1cde9e 	.word	0x3a1cde9e
 8001974:	3a9cde9e 	.word	0x3a9cde9e
 8001978:	3b1cde9e 	.word	0x3b1cde9e
 800197c:	3b9cde9e 	.word	0x3b9cde9e
 8001980:	3c1cde9e 	.word	0x3c1cde9e
 8001984:	3c9cde9e 	.word	0x3c9cde9e
 8001988:	3d1cde9e 	.word	0x3d1cde9e
 800198c:	3d9cde9e 	.word	0x3d9cde9e
 8001990:	3dd14966 	.word	0x3dd14966
 8001994:	3c0f5c29 	.word	0x3c0f5c29
 8001998:	3c8f5c29 	.word	0x3c8f5c29
 800199c:	3d8f5c29 	.word	0x3d8f5c29
 80019a0:	3e0f5c29 	.word	0x3e0f5c29

080019a4 <_ZN10LSM6DSV32012updateDeviceEv>:

int LSM6DSV320::updateDevice()
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
	// Read Gyroscope Measurements
	readSPI(LSM6DSV320_OUTX_L_G | 0x80, &this->buffer[0]);
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 80019b4:	2301      	movs	r3, #1
 80019b6:	21a2      	movs	r1, #162	@ 0xa2
 80019b8:	f7ff fb38 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_OUTX_H_G | 0x80, &this->buffer[1]);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f103 023d 	add.w	r2, r3, #61	@ 0x3d
 80019c4:	2301      	movs	r3, #1
 80019c6:	21a3      	movs	r1, #163	@ 0xa3
 80019c8:	f7ff fb30 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_OUTY_L_G | 0x80, &this->buffer[2]);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f103 023e 	add.w	r2, r3, #62	@ 0x3e
 80019d4:	2301      	movs	r3, #1
 80019d6:	21a4      	movs	r1, #164	@ 0xa4
 80019d8:	f7ff fb28 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_OUTY_H_G | 0x80, &this->buffer[3]);
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f103 023f 	add.w	r2, r3, #63	@ 0x3f
 80019e4:	2301      	movs	r3, #1
 80019e6:	21a5      	movs	r1, #165	@ 0xa5
 80019e8:	f7ff fb20 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_OUTZ_L_G | 0x80, &this->buffer[4]);
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80019f4:	2301      	movs	r3, #1
 80019f6:	21a6      	movs	r1, #166	@ 0xa6
 80019f8:	f7ff fb18 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_OUTZ_H_G | 0x80, &this->buffer[5]);
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	f103 0241 	add.w	r2, r3, #65	@ 0x41
 8001a04:	2301      	movs	r3, #1
 8001a06:	21a7      	movs	r1, #167	@ 0xa7
 8001a08:	f7ff fb10 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	// Cast measurements to floats
	this->data->LSM6DSV320GyroX_dps = (((float) (int16_t) (this->buffer[0] | this->buffer[1] << 8)) * this->gyroSensitivity) - gyroXBias;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a12:	b21a      	sxth	r2, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a1a:	b21b      	sxth	r3, r3
 8001a1c:	021b      	lsls	r3, r3, #8
 8001a1e:	b21b      	sxth	r3, r3
 8001a20:	4313      	orrs	r3, r2
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	ee07 3a90 	vmov	s15, r3
 8001a28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001a32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a44:	edc3 7a00 	vstr	s15, [r3]
	this->data->LSM6DSV320GyroY_dps = (((float) (int16_t) (this->buffer[2] | this->buffer[3] << 8)) * this->gyroSensitivity) - gyroYBias;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001a4e:	b21a      	sxth	r2, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001a56:	b21b      	sxth	r3, r3
 8001a58:	021b      	lsls	r3, r3, #8
 8001a5a:	b21b      	sxth	r3, r3
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	b21b      	sxth	r3, r3
 8001a60:	ee07 3a90 	vmov	s15, r3
 8001a64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001a6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a80:	edc3 7a01 	vstr	s15, [r3, #4]
	this->data->LSM6DSV320GyroZ_dps = (((float) (int16_t) (this->buffer[4] | this->buffer[5] << 8)) * this->gyroSensitivity) - gyroZBias;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001a8a:	b21a      	sxth	r2, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a92:	b21b      	sxth	r3, r3
 8001a94:	021b      	lsls	r3, r3, #8
 8001a96:	b21b      	sxth	r3, r3
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	b21b      	sxth	r3, r3
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001aaa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001abc:	edc3 7a02 	vstr	s15, [r3, #8]

	// Read Low G Accelerometer Measurements
	readSPI(LSM6DSV320_OUTX_L_A | 0x80, &this->buffer[0]);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8001ac8:	2301      	movs	r3, #1
 8001aca:	21a8      	movs	r1, #168	@ 0xa8
 8001acc:	f7ff faae 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_OUTX_H_A | 0x80, &this->buffer[1]);
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f103 023d 	add.w	r2, r3, #61	@ 0x3d
 8001ad8:	2301      	movs	r3, #1
 8001ada:	21a9      	movs	r1, #169	@ 0xa9
 8001adc:	f7ff faa6 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_OUTY_L_A | 0x80, &this->buffer[2]);
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f103 023e 	add.w	r2, r3, #62	@ 0x3e
 8001ae8:	2301      	movs	r3, #1
 8001aea:	21aa      	movs	r1, #170	@ 0xaa
 8001aec:	f7ff fa9e 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_OUTY_H_A | 0x80, &this->buffer[3]);
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f103 023f 	add.w	r2, r3, #63	@ 0x3f
 8001af8:	2301      	movs	r3, #1
 8001afa:	21ab      	movs	r1, #171	@ 0xab
 8001afc:	f7ff fa96 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_OUTZ_L_A | 0x80, &this->buffer[4]);
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8001b08:	2301      	movs	r3, #1
 8001b0a:	21ac      	movs	r1, #172	@ 0xac
 8001b0c:	f7ff fa8e 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_OUTZ_H_A | 0x80, &this->buffer[5]);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f103 0241 	add.w	r2, r3, #65	@ 0x41
 8001b18:	2301      	movs	r3, #1
 8001b1a:	21ad      	movs	r1, #173	@ 0xad
 8001b1c:	f7ff fa86 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	// Cast measurements to floats
	this->data->LSM6DSV320LowGAccelX_mps2 = ((float) (int16_t) (this->buffer[0] | this->buffer[1] << 8)) * this->lowGSensitivity;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b26:	b21a      	sxth	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b2e:	b21b      	sxth	r3, r3
 8001b30:	021b      	lsls	r3, r3, #8
 8001b32:	b21b      	sxth	r3, r3
 8001b34:	4313      	orrs	r3, r2
 8001b36:	b21b      	sxth	r3, r3
 8001b38:	ee07 3a90 	vmov	s15, r3
 8001b3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b4e:	edc3 7a03 	vstr	s15, [r3, #12]
	this->data->LSM6DSV320LowGAccelY_mps2 = ((float) (int16_t) (this->buffer[2] | this->buffer[3] << 8)) * this->lowGSensitivity;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001b58:	b21a      	sxth	r2, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001b60:	b21b      	sxth	r3, r3
 8001b62:	021b      	lsls	r3, r3, #8
 8001b64:	b21b      	sxth	r3, r3
 8001b66:	4313      	orrs	r3, r2
 8001b68:	b21b      	sxth	r3, r3
 8001b6a:	ee07 3a90 	vmov	s15, r3
 8001b6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b80:	edc3 7a04 	vstr	s15, [r3, #16]
	this->data->LSM6DSV320LowGAccelZ_mps2 = ((float) (int16_t) (this->buffer[4] | this->buffer[5] << 8)) * this->lowGSensitivity;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001b8a:	b21a      	sxth	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b92:	b21b      	sxth	r3, r3
 8001b94:	021b      	lsls	r3, r3, #8
 8001b96:	b21b      	sxth	r3, r3
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	b21b      	sxth	r3, r3
 8001b9c:	ee07 3a90 	vmov	s15, r3
 8001ba0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	edd3 7a08 	vldr	s15, [r3, #32]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bb2:	edc3 7a05 	vstr	s15, [r3, #20]

	// Read High G Accelerometer Measurements
	readSPI(LSM6DSV320_UI_OUTX_L_A_OIS_HG | 0x80, &this->buffer[0]);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	21b4      	movs	r1, #180	@ 0xb4
 8001bc2:	f7ff fa33 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_UI_OUTX_H_A_OIS_HG | 0x80, &this->buffer[1]);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f103 023d 	add.w	r2, r3, #61	@ 0x3d
 8001bce:	2301      	movs	r3, #1
 8001bd0:	21b5      	movs	r1, #181	@ 0xb5
 8001bd2:	f7ff fa2b 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_UI_OUTY_L_A_OIS_HG | 0x80, &this->buffer[2]);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f103 023e 	add.w	r2, r3, #62	@ 0x3e
 8001bde:	2301      	movs	r3, #1
 8001be0:	21b6      	movs	r1, #182	@ 0xb6
 8001be2:	f7ff fa23 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_UI_OUTY_H_A_OIS_HG | 0x80, &this->buffer[3]);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f103 023f 	add.w	r2, r3, #63	@ 0x3f
 8001bee:	2301      	movs	r3, #1
 8001bf0:	21b7      	movs	r1, #183	@ 0xb7
 8001bf2:	f7ff fa1b 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_UI_OUTZ_L_A_OIS_HG | 0x80, &this->buffer[4]);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8001bfe:	2301      	movs	r3, #1
 8001c00:	21b8      	movs	r1, #184	@ 0xb8
 8001c02:	f7ff fa13 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
	readSPI(LSM6DSV320_UI_OUTZ_H_A_OIS_HG | 0x80, &this->buffer[5]);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f103 0241 	add.w	r2, r3, #65	@ 0x41
 8001c0e:	2301      	movs	r3, #1
 8001c10:	21b9      	movs	r1, #185	@ 0xb9
 8001c12:	f7ff fa0b 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

	// Cast measurements to floats
	this->data->LSM6DSV320HighGAccelX_mps2 = ((float) (int16_t) (this->buffer[0] | this->buffer[1] << 8)) * this->highGSensitivity;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c1c:	b21a      	sxth	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c24:	b21b      	sxth	r3, r3
 8001c26:	021b      	lsls	r3, r3, #8
 8001c28:	b21b      	sxth	r3, r3
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	b21b      	sxth	r3, r3
 8001c2e:	ee07 3a90 	vmov	s15, r3
 8001c32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c44:	edc3 7a06 	vstr	s15, [r3, #24]
	this->data->LSM6DSV320HighGAccelY_mps2 = ((float) (int16_t) (this->buffer[2] | this->buffer[3] << 8)) * this->highGSensitivity;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001c4e:	b21a      	sxth	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001c56:	b21b      	sxth	r3, r3
 8001c58:	021b      	lsls	r3, r3, #8
 8001c5a:	b21b      	sxth	r3, r3
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	b21b      	sxth	r3, r3
 8001c60:	ee07 3a90 	vmov	s15, r3
 8001c64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c76:	edc3 7a07 	vstr	s15, [r3, #28]
	this->data->LSM6DSV320HighGAccelZ_mps2 = ((float) (int16_t) (this->buffer[4] | this->buffer[5] << 8)) * this->highGSensitivity;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c80:	b21a      	sxth	r2, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c88:	b21b      	sxth	r3, r3
 8001c8a:	021b      	lsls	r3, r3, #8
 8001c8c:	b21b      	sxth	r3, r3
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	b21b      	sxth	r3, r3
 8001c92:	ee07 3a90 	vmov	s15, r3
 8001c96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ca8:	edc3 7a08 	vstr	s15, [r3, #32]

	return 0;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
	...

08001cb8 <_ZN12MS560702BA03C1EP13DataContainerP19__SPI_HandleTypeDefP12GPIO_TypeDeft>:
 *      Author: colin
 */

#include "Devices/SPI_Devices/MS560702BA03.h"

MS560702BA03::MS560702BA03(DataContainer* data, SPI_HandleTypeDef *spi, GPIO_TypeDef *port, uint16_t pin)
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af02      	add	r7, sp, #8
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
 8001cc4:	603b      	str	r3, [r7, #0]
	: SPIDevice(data, spi, port, pin)
 8001cc6:	68f8      	ldr	r0, [r7, #12]
 8001cc8:	8b3b      	ldrh	r3, [r7, #24]
 8001cca:	9300      	str	r3, [sp, #0]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	68b9      	ldr	r1, [r7, #8]
 8001cd2:	f7ff f98b 	bl	8000fec <_ZN9SPIDeviceC1EP13DataContainerP19__SPI_HandleTypeDefP12GPIO_TypeDeft>
 8001cd6:	4a0c      	ldr	r2, [pc, #48]	@ (8001d08 <_ZN12MS560702BA03C1EP13DataContainerP19__SPI_HandleTypeDefP12GPIO_TypeDeft+0x50>)
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
{
	data->MS560702BA03Temperature_C = 0.0f;
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	625a      	str	r2, [r3, #36]	@ 0x24
	data->MS560702BA03Pressure_hPA = 0.0f;
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	f04f 0200 	mov.w	r2, #0
 8001cf2:	629a      	str	r2, [r3, #40]	@ 0x28
	data->MS560702BA03Altitude_m = 0.0f;
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	f04f 0200 	mov.w	r2, #0
 8001cfa:	62da      	str	r2, [r3, #44]	@ 0x2c

}
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	08014998 	.word	0x08014998

08001d0c <_ZN12MS560702BA0310deviceInitEv>:

int MS560702BA03::deviceInit()
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
	if (writeSPI(MS5607_RESET, nullptr, 0) != HAL_OK) {
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	2300      	movs	r3, #0
 8001d18:	2200      	movs	r2, #0
 8001d1a:	211e      	movs	r1, #30
 8001d1c:	f7ff fa34 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	bf14      	ite	ne
 8001d26:	2301      	movne	r3, #1
 8001d28:	2300      	moveq	r3, #0
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <_ZN12MS560702BA0310deviceInitEv+0x28>
		return false;
 8001d30:	2300      	movs	r3, #0
 8001d32:	e035      	b.n	8001da0 <_ZN12MS560702BA0310deviceInitEv+0x94>
	}

	HAL_Delay(3); // Max reset time
 8001d34:	2003      	movs	r0, #3
 8001d36:	f004 fefb 	bl	8006b30 <HAL_Delay>

	switch (osr) {
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001d40:	2b04      	cmp	r3, #4
 8001d42:	d826      	bhi.n	8001d92 <_ZN12MS560702BA0310deviceInitEv+0x86>
 8001d44:	a201      	add	r2, pc, #4	@ (adr r2, 8001d4c <_ZN12MS560702BA0310deviceInitEv+0x40>)
 8001d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d4a:	bf00      	nop
 8001d4c:	08001d61 	.word	0x08001d61
 8001d50:	08001d6b 	.word	0x08001d6b
 8001d54:	08001d75 	.word	0x08001d75
 8001d58:	08001d7f 	.word	0x08001d7f
 8001d5c:	08001d89 	.word	0x08001d89
		case OSR_256:   conversionTime_us = 700; break;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8001d66:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001d68:	e015      	b.n	8001d96 <_ZN12MS560702BA0310deviceInitEv+0x8a>
		case OSR_512:   conversionTime_us = 1000; break;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001d70:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001d72:	e010      	b.n	8001d96 <_ZN12MS560702BA0310deviceInitEv+0x8a>
		case OSR_1024:  conversionTime_us = 2000; break;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001d7a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001d7c:	e00b      	b.n	8001d96 <_ZN12MS560702BA0310deviceInitEv+0x8a>
		case OSR_2048:  conversionTime_us = 5000; break;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d84:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001d86:	e006      	b.n	8001d96 <_ZN12MS560702BA0310deviceInitEv+0x8a>
		case OSR_4096:  conversionTime_us = 9000; break;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	f242 3228 	movw	r2, #9000	@ 0x2328
 8001d8e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001d90:	e001      	b.n	8001d96 <_ZN12MS560702BA0310deviceInitEv+0x8a>
		default: return false;
 8001d92:	2300      	movs	r3, #0
 8001d94:	e004      	b.n	8001da0 <_ZN12MS560702BA0310deviceInitEv+0x94>
	}

	return readProm();
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 f806 	bl	8001da8 <_ZN12MS560702BA038readPromEv>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	bf00      	nop
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <_ZN12MS560702BA038readPromEv>:

int MS560702BA03::readProm() {
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 7; i++) {
 8001db0:	2300      	movs	r3, #0
 8001db2:	73fb      	strb	r3, [r7, #15]
 8001db4:	e02d      	b.n	8001e12 <_ZN12MS560702BA038readPromEv+0x6a>
        if (readSPI(MS5607_PROM_READ + (i * 2), buffer, 2) != HAL_OK)
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	7bfb      	ldrb	r3, [r7, #15]
 8001dba:	3350      	adds	r3, #80	@ 0x50
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	b2d9      	uxtb	r1, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f103 025c 	add.w	r2, r3, #92	@ 0x5c
 8001dc8:	2302      	movs	r3, #2
 8001dca:	f7ff f92f 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	bf14      	ite	ne
 8001dd4:	2301      	movne	r3, #1
 8001dd6:	2300      	moveq	r3, #0
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d002      	beq.n	8001de4 <_ZN12MS560702BA038readPromEv+0x3c>
            return -1;
 8001dde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001de2:	e01a      	b.n	8001e1a <_ZN12MS560702BA038readPromEv+0x72>
        C[i] = (buffer[0] << 8) | buffer[1];
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001dea:	b21b      	sxth	r3, r3
 8001dec:	021b      	lsls	r3, r3, #8
 8001dee:	b21a      	sxth	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001df6:	b21b      	sxth	r3, r3
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	b21a      	sxth	r2, r3
 8001dfc:	7bfb      	ldrb	r3, [r7, #15]
 8001dfe:	b291      	uxth	r1, r2
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	3308      	adds	r3, #8
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	4413      	add	r3, r2
 8001e08:	460a      	mov	r2, r1
 8001e0a:	80da      	strh	r2, [r3, #6]
    for (uint8_t i = 0; i < 7; i++) {
 8001e0c:	7bfb      	ldrb	r3, [r7, #15]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	73fb      	strb	r3, [r7, #15]
 8001e12:	7bfb      	ldrb	r3, [r7, #15]
 8001e14:	2b06      	cmp	r3, #6
 8001e16:	d9ce      	bls.n	8001db6 <_ZN12MS560702BA038readPromEv+0xe>
    }
    return 0;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <_ZN12MS560702BA037readADCEh>:

uint32_t MS560702BA03::readADC(uint8_t cmd) {
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b082      	sub	sp, #8
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	70fb      	strb	r3, [r7, #3]
    writeSPI(cmd, nullptr, 0);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	78f9      	ldrb	r1, [r7, #3]
 8001e32:	2300      	movs	r3, #0
 8001e34:	2200      	movs	r2, #0
 8001e36:	f7ff f9a7 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>
    delay_us(conversionTime_us);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f001 faac 	bl	800339c <delay_us>

    readSPI(MS5607_ADC_READ, buffer, 3);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f103 025c 	add.w	r2, r3, #92	@ 0x5c
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	2100      	movs	r1, #0
 8001e50:	f7ff f8ec 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>

    return (buffer[0] << 16) | (buffer[1] << 8) | buffer[2];
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001e5a:	041a      	lsls	r2, r3, #16
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001e62:	021b      	lsls	r3, r3, #8
 8001e64:	4313      	orrs	r3, r2
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	f892 205e 	ldrb.w	r2, [r2, #94]	@ 0x5e
 8001e6c:	4313      	orrs	r3, r2
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
	...

08001e78 <_ZN12MS560702BA0312updateDeviceEv>:

int MS560702BA03::updateDevice()
{
 8001e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e7c:	b0a2      	sub	sp, #136	@ 0x88
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
	now_us = micros();
 8001e84:	f001 fa72 	bl	800336c <micros>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e8e:	659a      	str	r2, [r3, #88]	@ 0x58
	delay = now_us - conversionStart_us;
 8001e90:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e94:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001e96:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e9c:	1ad2      	subs	r2, r2, r3
 8001e9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ea2:	655a      	str	r2, [r3, #84]	@ 0x54
	if (delay < conversionTime_us)
 8001ea4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ea8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001eaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001eae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d209      	bcs.n	8001ec8 <_ZN12MS560702BA0312updateDeviceEv+0x50>
		delay_us(conversionTime_us - delay);
 8001eb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001eb8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001eba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f001 fa6a 	bl	800339c <delay_us>

	readSPI(MS5607_ADC_READ, buffer, 3);
 8001ec8:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8001ecc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ed0:	f103 025c 	add.w	r2, r3, #92	@ 0x5c
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	f7ff f8a8 	bl	800102c <_ZN9SPIDevice7readSPIEhPhh>
    D1 = (buffer[0] << 16) | (buffer[1] << 8) | buffer[2];
 8001edc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ee0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001ee4:	041a      	lsls	r2, r3, #16
 8001ee6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001eea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001eee:	021b      	lsls	r3, r3, #8
 8001ef0:	431a      	orrs	r2, r3
 8001ef2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ef6:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8001efa:	4313      	orrs	r3, r2
 8001efc:	461a      	mov	r2, r3
 8001efe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f02:	625a      	str	r2, [r3, #36]	@ 0x24

	// D1 = readADC(MS5607_CONVERT_D1 | (osr << 1));
	D2 = readADC(MS5607_CONVERT_D2 | (osr << 1));
 8001f04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f08:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001f0c:	b25b      	sxtb	r3, r3
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	b25b      	sxtb	r3, r3
 8001f12:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8001f16:	b25b      	sxtb	r3, r3
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8001f20:	f7ff ff7f 	bl	8001e22 <_ZN12MS560702BA037readADCEh>
 8001f24:	4602      	mov	r2, r0
 8001f26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f2a:	629a      	str	r2, [r3, #40]	@ 0x28

	dT = D2 - ((uint32_t)C[5] << 8);
 8001f2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f32:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f36:	8c1b      	ldrh	r3, [r3, #32]
 8001f38:	021b      	lsls	r3, r3, #8
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f42:	62da      	str	r2, [r3, #44]	@ 0x2c
	TEMP = 2000 + ((int64_t)dT * C[6]) / (1 << 23);
 8001f44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f4a:	17da      	asrs	r2, r3, #31
 8001f4c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001f4e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001f50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f54:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	2200      	movs	r2, #0
 8001f5a:	673b      	str	r3, [r7, #112]	@ 0x70
 8001f5c:	677a      	str	r2, [r7, #116]	@ 0x74
 8001f5e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f62:	460b      	mov	r3, r1
 8001f64:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001f66:	fb02 f203 	mul.w	r2, r2, r3
 8001f6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001f6c:	e9c7 011e 	strd	r0, r1, [r7, #120]	@ 0x78
 8001f70:	4601      	mov	r1, r0
 8001f72:	fb01 f303 	mul.w	r3, r1, r3
 8001f76:	4413      	add	r3, r2
 8001f78:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001f7a:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8001f7c:	fba2 1201 	umull	r1, r2, r2, r1
 8001f80:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001f82:	460a      	mov	r2, r1
 8001f84:	66ba      	str	r2, [r7, #104]	@ 0x68
 8001f86:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001f88:	4413      	add	r3, r2
 8001f8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001f8c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	da07      	bge.n	8001fa4 <_ZN12MS560702BA0312updateDeviceEv+0x12c>
 8001f94:	49a4      	ldr	r1, [pc, #656]	@ (8002228 <_ZN12MS560702BA0312updateDeviceEv+0x3b0>)
 8001f96:	1851      	adds	r1, r2, r1
 8001f98:	6039      	str	r1, [r7, #0]
 8001f9a:	f143 0300 	adc.w	r3, r3, #0
 8001f9e:	607b      	str	r3, [r7, #4]
 8001fa0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fa4:	f04f 0000 	mov.w	r0, #0
 8001fa8:	f04f 0100 	mov.w	r1, #0
 8001fac:	0dd0      	lsrs	r0, r2, #23
 8001fae:	ea40 2043 	orr.w	r0, r0, r3, lsl #9
 8001fb2:	15d9      	asrs	r1, r3, #23
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	4613      	mov	r3, r2
 8001fba:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001fc4:	631a      	str	r2, [r3, #48]	@ 0x30

	OFF = ((int64_t)C[2] << 17) + (((int64_t)C[4] * dT) >> 6);
 8001fc6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001fca:	8b5b      	ldrh	r3, [r3, #26]
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	2200      	movs	r2, #0
 8001fd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001fd2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001fd4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8001fd8:	460b      	mov	r3, r1
 8001fda:	0bdb      	lsrs	r3, r3, #15
 8001fdc:	647b      	str	r3, [r7, #68]	@ 0x44
 8001fde:	460b      	mov	r3, r1
 8001fe0:	045b      	lsls	r3, r3, #17
 8001fe2:	643b      	str	r3, [r7, #64]	@ 0x40
 8001fe4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001fe8:	8bdb      	ldrh	r3, [r3, #30]
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	2200      	movs	r2, #0
 8001fee:	663b      	str	r3, [r7, #96]	@ 0x60
 8001ff0:	667a      	str	r2, [r7, #100]	@ 0x64
 8001ff2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ff8:	17da      	asrs	r2, r3, #31
 8001ffa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001ffc:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001ffe:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8002002:	460b      	mov	r3, r1
 8002004:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002006:	fb02 f203 	mul.w	r2, r2, r3
 800200a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800200c:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
 8002010:	4601      	mov	r1, r0
 8002012:	fb01 f303 	mul.w	r3, r1, r3
 8002016:	4413      	add	r3, r2
 8002018:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800201a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800201c:	fba2 4501 	umull	r4, r5, r2, r1
 8002020:	442b      	add	r3, r5
 8002022:	461d      	mov	r5, r3
 8002024:	f04f 0200 	mov.w	r2, #0
 8002028:	f04f 0300 	mov.w	r3, #0
 800202c:	09a2      	lsrs	r2, r4, #6
 800202e:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
 8002032:	11ab      	asrs	r3, r5, #6
 8002034:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8002038:	4621      	mov	r1, r4
 800203a:	1889      	adds	r1, r1, r2
 800203c:	63b9      	str	r1, [r7, #56]	@ 0x38
 800203e:	4629      	mov	r1, r5
 8002040:	eb43 0101 	adc.w	r1, r3, r1
 8002044:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8002046:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800204a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800204e:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
	SENS = ((int64_t)C[1] << 16) + (((int64_t)C[3] * dT) >> 7);
 8002052:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002056:	8b1b      	ldrh	r3, [r3, #24]
 8002058:	b29b      	uxth	r3, r3
 800205a:	2200      	movs	r2, #0
 800205c:	633b      	str	r3, [r7, #48]	@ 0x30
 800205e:	637a      	str	r2, [r7, #52]	@ 0x34
 8002060:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8002064:	460b      	mov	r3, r1
 8002066:	0c1b      	lsrs	r3, r3, #16
 8002068:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800206a:	460b      	mov	r3, r1
 800206c:	041b      	lsls	r3, r3, #16
 800206e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002070:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002074:	8b9b      	ldrh	r3, [r3, #28]
 8002076:	b29b      	uxth	r3, r3
 8002078:	2200      	movs	r2, #0
 800207a:	623b      	str	r3, [r7, #32]
 800207c:	627a      	str	r2, [r7, #36]	@ 0x24
 800207e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002084:	17da      	asrs	r2, r3, #31
 8002086:	653b      	str	r3, [r7, #80]	@ 0x50
 8002088:	657a      	str	r2, [r7, #84]	@ 0x54
 800208a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800208e:	460b      	mov	r3, r1
 8002090:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8002094:	4622      	mov	r2, r4
 8002096:	fb02 f203 	mul.w	r2, r2, r3
 800209a:	e9c7 4514 	strd	r4, r5, [r7, #80]	@ 0x50
 800209e:	462b      	mov	r3, r5
 80020a0:	4604      	mov	r4, r0
 80020a2:	460d      	mov	r5, r1
 80020a4:	4621      	mov	r1, r4
 80020a6:	fb01 f303 	mul.w	r3, r1, r3
 80020aa:	4413      	add	r3, r2
 80020ac:	4622      	mov	r2, r4
 80020ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80020b0:	fba2 ab01 	umull	sl, fp, r2, r1
 80020b4:	445b      	add	r3, fp
 80020b6:	469b      	mov	fp, r3
 80020b8:	f04f 0200 	mov.w	r2, #0
 80020bc:	f04f 0300 	mov.w	r3, #0
 80020c0:	ea4f 12da 	mov.w	r2, sl, lsr #7
 80020c4:	ea42 624b 	orr.w	r2, r2, fp, lsl #25
 80020c8:	ea4f 13eb 	mov.w	r3, fp, asr #7
 80020cc:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80020d0:	4621      	mov	r1, r4
 80020d2:	1889      	adds	r1, r1, r2
 80020d4:	61b9      	str	r1, [r7, #24]
 80020d6:	4629      	mov	r1, r5
 80020d8:	eb43 0101 	adc.w	r1, r3, r1
 80020dc:	61f9      	str	r1, [r7, #28]
 80020de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020e2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80020e6:	e9c3 1210 	strd	r1, r2, [r3, #64]	@ 0x40

	P = (((D1 * SENS) >> 21) - OFF) >> 15;
 80020ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020f0:	2200      	movs	r2, #0
 80020f2:	613b      	str	r3, [r7, #16]
 80020f4:	617a      	str	r2, [r7, #20]
 80020f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020fa:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80020fe:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002102:	4629      	mov	r1, r5
 8002104:	fb02 f001 	mul.w	r0, r2, r1
 8002108:	4621      	mov	r1, r4
 800210a:	fb01 f103 	mul.w	r1, r1, r3
 800210e:	4401      	add	r1, r0
 8002110:	4620      	mov	r0, r4
 8002112:	fba0 8902 	umull	r8, r9, r0, r2
 8002116:	eb01 0309 	add.w	r3, r1, r9
 800211a:	4699      	mov	r9, r3
 800211c:	f04f 0200 	mov.w	r2, #0
 8002120:	f04f 0300 	mov.w	r3, #0
 8002124:	ea4f 5258 	mov.w	r2, r8, lsr #21
 8002128:	ea42 22c9 	orr.w	r2, r2, r9, lsl #11
 800212c:	ea4f 5369 	mov.w	r3, r9, asr #21
 8002130:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8002134:	e9d1 010e 	ldrd	r0, r1, [r1, #56]	@ 0x38
 8002138:	1a14      	subs	r4, r2, r0
 800213a:	60bc      	str	r4, [r7, #8]
 800213c:	eb63 0301 	sbc.w	r3, r3, r1
 8002140:	60fb      	str	r3, [r7, #12]
 8002142:	f04f 0200 	mov.w	r2, #0
 8002146:	f04f 0300 	mov.w	r3, #0
 800214a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800214e:	4621      	mov	r1, r4
 8002150:	0bca      	lsrs	r2, r1, #15
 8002152:	4629      	mov	r1, r5
 8002154:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 8002158:	4629      	mov	r1, r5
 800215a:	13cb      	asrs	r3, r1, #15
 800215c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002160:	635a      	str	r2, [r3, #52]	@ 0x34

	this->data->MS560702BA03Temperature_C = TEMP / 100.0f;
 8002162:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002168:	ee07 3a90 	vmov	s15, r3
 800216c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002170:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 800222c <_ZN12MS560702BA0312updateDeviceEv+0x3b4>
 800217a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800217e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	this->data->MS560702BA03Pressure_hPA = P / 100.0f;
 8002182:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002188:	ee07 3a90 	vmov	s15, r3
 800218c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002190:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800222c <_ZN12MS560702BA0312updateDeviceEv+0x3b4>
 800219a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800219e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	this->data->MS560702BA03Altitude_m = (1-powf(this->data->MS560702BA03Pressure_hPA/1013.25, 0.190284))*145366.45 * FEET_TO_METER;
 80021a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80021ac:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002230 <_ZN12MS560702BA0312updateDeviceEv+0x3b8>
 80021b0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80021b4:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8002234 <_ZN12MS560702BA0312updateDeviceEv+0x3bc>
 80021b8:	eeb0 0a47 	vmov.f32	s0, s14
 80021bc:	f00e f9a6 	bl	801050c <powf>
 80021c0:	eef0 7a40 	vmov.f32	s15, s0
 80021c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80021c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021cc:	ee17 0a90 	vmov	r0, s15
 80021d0:	f7fe f9da 	bl	8000588 <__aeabi_f2d>
 80021d4:	a310      	add	r3, pc, #64	@ (adr r3, 8002218 <_ZN12MS560702BA0312updateDeviceEv+0x3a0>)
 80021d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021da:	f7fe fa2d 	bl	8000638 <__aeabi_dmul>
 80021de:	4602      	mov	r2, r0
 80021e0:	460b      	mov	r3, r1
 80021e2:	4610      	mov	r0, r2
 80021e4:	4619      	mov	r1, r3
 80021e6:	a30e      	add	r3, pc, #56	@ (adr r3, 8002220 <_ZN12MS560702BA0312updateDeviceEv+0x3a8>)
 80021e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ec:	f7fe fa24 	bl	8000638 <__aeabi_dmul>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	4610      	mov	r0, r2
 80021f6:	4619      	mov	r1, r3
 80021f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80021fc:	689c      	ldr	r4, [r3, #8]
 80021fe:	f7fe fcf3 	bl	8000be8 <__aeabi_d2f>
 8002202:	4603      	mov	r3, r0
 8002204:	62e3      	str	r3, [r4, #44]	@ 0x2c

	return 0;
 8002206:	2300      	movs	r3, #0
}
 8002208:	4618      	mov	r0, r3
 800220a:	3788      	adds	r7, #136	@ 0x88
 800220c:	46bd      	mov	sp, r7
 800220e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002212:	bf00      	nop
 8002214:	f3af 8000 	nop.w
 8002218:	9999999a 	.word	0x9999999a
 800221c:	4101beb3 	.word	0x4101beb3
 8002220:	e0000000 	.word	0xe0000000
 8002224:	3fd381d7 	.word	0x3fd381d7
 8002228:	007fffff 	.word	0x007fffff
 800222c:	42c80000 	.word	0x42c80000
 8002230:	447d5000 	.word	0x447d5000
 8002234:	3e42d9cf 	.word	0x3e42d9cf

08002238 <_ZN12MS560702BA0315startConversionEv>:

void MS560702BA03::startConversion()
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
	writeSPI(MS5607_CONVERT_D1 | (osr << 1), nullptr, 0);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8002248:	b25b      	sxtb	r3, r3
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	b25b      	sxtb	r3, r3
 800224e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002252:	b25b      	sxtb	r3, r3
 8002254:	b2d9      	uxtb	r1, r3
 8002256:	2300      	movs	r3, #0
 8002258:	2200      	movs	r2, #0
 800225a:	f7fe ff95 	bl	8001188 <_ZN9SPIDevice8writeSPIEhPhh>

	conversionStart_us = micros();
 800225e:	f001 f885 	bl	800336c <micros>
 8002262:	4602      	mov	r2, r0
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	651a      	str	r2, [r3, #80]	@ 0x50
 8002268:	bf00      	nop
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <_ZN9SubsystemC1EP13DataContainer>:
 *
 * Created on: Oct 26, 2025 * Author: colin
 */
#include <Subsystem.h>

Subsystem::Subsystem(DataContainer* data)
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
	: data(data)
 800227a:	4a06      	ldr	r2, [pc, #24]	@ (8002294 <_ZN9SubsystemC1EP13DataContainer+0x24>)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	683a      	ldr	r2, [r7, #0]
 8002284:	605a      	str	r2, [r3, #4]
{

}
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4618      	mov	r0, r3
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	080149a8 	.word	0x080149a8

08002298 <board_get_unique_id>:
#include <stddef.h>
#include <stdint.h>

// Minimal stub for board_get_unique_id required by tinyusb board API.
// Returns 0 bytes (no unique id available).
size_t board_get_unique_id(uint8_t id[], size_t max_len) {
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
    (void)id;
    (void)max_len;
    return 0;
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80022b4:	f3bf 8f4f 	dsb	sy
}
 80022b8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80022ba:	4b06      	ldr	r3, [pc, #24]	@ (80022d4 <__NVIC_SystemReset+0x24>)
 80022bc:	68db      	ldr	r3, [r3, #12]
 80022be:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80022c2:	4904      	ldr	r1, [pc, #16]	@ (80022d4 <__NVIC_SystemReset+0x24>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80022c4:	4b04      	ldr	r3, [pc, #16]	@ (80022d8 <__NVIC_SystemReset+0x28>)
 80022c6:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80022c8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80022ca:	f3bf 8f4f 	dsb	sy
}
 80022ce:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80022d0:	bf00      	nop
 80022d2:	e7fd      	b.n	80022d0 <__NVIC_SystemReset+0x20>
 80022d4:	e000ed00 	.word	0xe000ed00
 80022d8:	05fa0004 	.word	0x05fa0004

080022dc <dfuJumpToBootloader>:

/**
 * @brief Jump to the STM32 system bootloader
 */
void dfuJumpToBootloader(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
  uint32_t i = 0;
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
  void (*SysMemBootJump)(void);

  // Bootloader address
  volatile uint32_t BootAddr = BOOTLOADER_START_ADDR;
 80022e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002350 <dfuJumpToBootloader+0x74>)
 80022e8:	603b      	str	r3, [r7, #0]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022ea:	b672      	cpsid	i
}
 80022ec:	bf00      	nop

  // Disable all interrupts
  __disable_irq();

  // Disable Systick timer
  SysTick->CTRL = 0;
 80022ee:	4b19      	ldr	r3, [pc, #100]	@ (8002354 <dfuJumpToBootloader+0x78>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]
  SysTick->LOAD = 0;
 80022f4:	4b17      	ldr	r3, [pc, #92]	@ (8002354 <dfuJumpToBootloader+0x78>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	605a      	str	r2, [r3, #4]
  SysTick->VAL = 0;
 80022fa:	4b16      	ldr	r3, [pc, #88]	@ (8002354 <dfuJumpToBootloader+0x78>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]

  // Clear Interrupt Enable Register & Interrupt Pending Register
  for (i = 0; i < 5; i++)
 8002300:	2300      	movs	r3, #0
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	e010      	b.n	8002328 <dfuJumpToBootloader+0x4c>
  {
    NVIC->ICER[i] = 0xFFFFFFFF;
 8002306:	4a14      	ldr	r2, [pc, #80]	@ (8002358 <dfuJumpToBootloader+0x7c>)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	3320      	adds	r3, #32
 800230c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002310:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    NVIC->ICPR[i] = 0xFFFFFFFF;
 8002314:	4a10      	ldr	r2, [pc, #64]	@ (8002358 <dfuJumpToBootloader+0x7c>)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	3360      	adds	r3, #96	@ 0x60
 800231a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800231e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i = 0; i < 5; i++)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	3301      	adds	r3, #1
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2b04      	cmp	r3, #4
 800232c:	d9eb      	bls.n	8002306 <dfuJumpToBootloader+0x2a>
  __ASM volatile ("cpsie i" : : : "memory");
 800232e:	b662      	cpsie	i
}
 8002330:	bf00      	nop

  // Re-enable all interrupts
  __enable_irq();

  // Set up the jump to bootloader address + 4
  SysMemBootJump = (void (*)(void)) (*((uint32_t *)(BootAddr + 4)));
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	3304      	adds	r3, #4
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	60bb      	str	r3, [r7, #8]

  // Set the main stack pointer to the bootloader stack
  __set_MSP(*(uint32_t *)BootAddr);
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f383 8808 	msr	MSP, r3
}
 8002346:	bf00      	nop

  // Call the function to jump to bootloader location
  SysMemBootJump();
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	4798      	blx	r3

  // Should never reach here
  while (1);
 800234c:	bf00      	nop
 800234e:	e7fd      	b.n	800234c <dfuJumpToBootloader+0x70>
 8002350:	1fff0000 	.word	0x1fff0000
 8002354:	e000e010 	.word	0xe000e010
 8002358:	e000e100 	.word	0xe000e100

0800235c <dfuCheckAndJumpBootloader>:
/**
 * @brief Check if bootloader entry was requested and jump if needed
 * @retval true if jumping to bootloader, false otherwise
 */
bool dfuCheckAndJumpBootloader(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
  volatile uint32_t *magic_ptr = (volatile uint32_t *)DFU_MAGIC_ADDR;
 8002362:	4b13      	ldr	r3, [pc, #76]	@ (80023b0 <dfuCheckAndJumpBootloader+0x54>)
 8002364:	607b      	str	r3, [r7, #4]

  // Check if magic value is set
  if (*magic_ptr == DFU_MAGIC_VALUE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a12      	ldr	r2, [pc, #72]	@ (80023b4 <dfuCheckAndJumpBootloader+0x58>)
 800236c:	4293      	cmp	r3, r2
 800236e:	bf0c      	ite	eq
 8002370:	2301      	moveq	r3, #1
 8002372:	2300      	movne	r3, #0
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b00      	cmp	r3, #0
 8002378:	d015      	beq.n	80023a6 <dfuCheckAndJumpBootloader+0x4a>
  {
    // Clear the magic value
    *magic_ptr = 0;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]

    // Small delay to ensure clear
    for (volatile uint32_t i = 0; i < 100000; i++);
 8002380:	2300      	movs	r3, #0
 8002382:	603b      	str	r3, [r7, #0]
 8002384:	e002      	b.n	800238c <dfuCheckAndJumpBootloader+0x30>
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	3301      	adds	r3, #1
 800238a:	603b      	str	r3, [r7, #0]
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	4a0a      	ldr	r2, [pc, #40]	@ (80023b8 <dfuCheckAndJumpBootloader+0x5c>)
 8002390:	4293      	cmp	r3, r2
 8002392:	bf94      	ite	ls
 8002394:	2301      	movls	r3, #1
 8002396:	2300      	movhi	r3, #0
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1f3      	bne.n	8002386 <dfuCheckAndJumpBootloader+0x2a>

    // Jump to bootloader (never returns)
    dfuJumpToBootloader();
 800239e:	f7ff ff9d 	bl	80022dc <dfuJumpToBootloader>

    // Should never reach here
    return true;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <dfuCheckAndJumpBootloader+0x4c>
  }

  return false;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3708      	adds	r7, #8
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	2001ff00 	.word	0x2001ff00
 80023b4:	deadbeef 	.word	0xdeadbeef
 80023b8:	0001869f 	.word	0x0001869f

080023bc <dfuRequestBootloaderEntry>:

/**
 * @brief Request bootloader entry on next reset
 */
void dfuRequestBootloaderEntry(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
  volatile uint32_t *magic_ptr = (volatile uint32_t *)DFU_MAGIC_ADDR;
 80023c2:	4b03      	ldr	r3, [pc, #12]	@ (80023d0 <dfuRequestBootloaderEntry+0x14>)
 80023c4:	607b      	str	r3, [r7, #4]

  // Set magic value in RAM
  *magic_ptr = DFU_MAGIC_VALUE;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a02      	ldr	r2, [pc, #8]	@ (80023d4 <dfuRequestBootloaderEntry+0x18>)
 80023ca:	601a      	str	r2, [r3, #0]

  // Perform system reset
  NVIC_SystemReset();
 80023cc:	f7ff ff70 	bl	80022b0 <__NVIC_SystemReset>
 80023d0:	2001ff00 	.word	0x2001ff00
 80023d4:	deadbeef 	.word	0xdeadbeef

080023d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023dc:	b08a      	sub	sp, #40	@ 0x28
 80023de:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN 1 */

  dfuCheckAndJumpBootloader();
 80023e0:	f7ff ffbc 	bl	800235c <dfuCheckAndJumpBootloader>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023e4:	f004 fb32 	bl	8006a4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023e8:	f000 f894 	bl	8002514 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023ec:	f000 fa40 	bl	8002870 <_ZL12MX_GPIO_Initv>
  MX_ADC1_Init();
 80023f0:	f000 f912 	bl	8002618 <_ZL12MX_ADC1_Initv>
  MX_I2C2_Init();
 80023f4:	f000 f96c 	bl	80026d0 <_ZL12MX_I2C2_Initv>
  MX_SPI1_Init();
 80023f8:	f000 f99e 	bl	8002738 <_ZL12MX_SPI1_Initv>
  MX_UART4_Init();
 80023fc:	f000 f9d8 	bl	80027b0 <_ZL13MX_UART4_Initv>
  MX_USB_OTG_FS_PCD_Init();
 8002400:	f000 fa04 	bl	800280c <_ZL22MX_USB_OTG_FS_PCD_Initv>
 8002404:	2300      	movs	r3, #0
 8002406:	70fb      	strb	r3, [r7, #3]
// Init device stack on roothub port
#if TUSB_VERSION_NUMBER > 2000  // 0.20.0
TU_ATTR_DEPRECATED("Please use tusb_init(rhport, rh_init) instead")
#endif
TU_ATTR_ALWAYS_INLINE static inline bool tud_init (uint8_t rhport) {
  const tusb_rhport_init_t rh_init = {
 8002408:	2301      	movs	r3, #1
 800240a:	703b      	strb	r3, [r7, #0]
 800240c:	2300      	movs	r3, #0
 800240e:	707b      	strb	r3, [r7, #1]
    .role = TUSB_ROLE_DEVICE,
    .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
  };
  return tud_rhport_init(rhport, &rh_init);
 8002410:	463a      	mov	r2, r7
 8002412:	78fb      	ldrb	r3, [r7, #3]
 8002414:	4611      	mov	r1, r2
 8002416:	4618      	mov	r0, r3
 8002418:	f009 fc12 	bl	800bc40 <tud_rhport_init>
 800241c:	bf00      	nop
  /* USER CODE BEGIN 2 */

  tud_init(BOARD_TUD_RHPORT);

  usbTxBufferLen = snprintf((char*)usbTxBuffer, USB_BUF_LEN, "Welcome to the Pioneer Rocketry Flight Computer!\r\n");
 800241e:	4a36      	ldr	r2, [pc, #216]	@ (80024f8 <main+0x120>)
 8002420:	2180      	movs	r1, #128	@ 0x80
 8002422:	4836      	ldr	r0, [pc, #216]	@ (80024fc <main+0x124>)
 8002424:	f010 f8e0 	bl	80125e8 <sniprintf>
 8002428:	4603      	mov	r3, r0
 800242a:	b29a      	uxth	r2, r3
 800242c:	4b34      	ldr	r3, [pc, #208]	@ (8002500 <main+0x128>)
 800242e:	801a      	strh	r2, [r3, #0]
  cdcSendMessage(usbTxBuffer, usbTxBufferLen);
 8002430:	4b33      	ldr	r3, [pc, #204]	@ (8002500 <main+0x128>)
 8002432:	881b      	ldrh	r3, [r3, #0]
 8002434:	4619      	mov	r1, r3
 8002436:	4831      	ldr	r0, [pc, #196]	@ (80024fc <main+0x124>)
 8002438:	f000 fe28 	bl	800308c <_Z14cdcSendMessagePcj>

  DWT_Init();
 800243c:	f000 ff7c 	bl	8003338 <DWT_Init>

  if (nav.init() < 0)
 8002440:	4830      	ldr	r0, [pc, #192]	@ (8002504 <main+0x12c>)
 8002442:	f001 f8cf 	bl	80035e4 <_ZN10Navigation4initEv>
 8002446:	4603      	mov	r3, r0
 8002448:	0fdb      	lsrs	r3, r3, #31
 800244a:	b2db      	uxtb	r3, r3
 800244c:	2b00      	cmp	r3, #0
 800244e:	d01a      	beq.n	8002486 <main+0xae>
  {
    usbTxBufferLen = snprintf((char*)usbTxBuffer, USB_BUF_LEN, "Error while Initializing Navigation!\r\n");
 8002450:	4a2d      	ldr	r2, [pc, #180]	@ (8002508 <main+0x130>)
 8002452:	2180      	movs	r1, #128	@ 0x80
 8002454:	4829      	ldr	r0, [pc, #164]	@ (80024fc <main+0x124>)
 8002456:	f010 f8c7 	bl	80125e8 <sniprintf>
 800245a:	4603      	mov	r3, r0
 800245c:	b29a      	uxth	r2, r3
 800245e:	4b28      	ldr	r3, [pc, #160]	@ (8002500 <main+0x128>)
 8002460:	801a      	strh	r2, [r3, #0]
    cdcSendMessage(usbTxBuffer, usbTxBufferLen);
 8002462:	4b27      	ldr	r3, [pc, #156]	@ (8002500 <main+0x128>)
 8002464:	881b      	ldrh	r3, [r3, #0]
 8002466:	4619      	mov	r1, r3
 8002468:	4824      	ldr	r0, [pc, #144]	@ (80024fc <main+0x124>)
 800246a:	f000 fe0f 	bl	800308c <_Z14cdcSendMessagePcj>
	  while (1)
    {
      // Send Error Message over USB CDC
      cdcSendMessage(usbTxBuffer, usbTxBufferLen);
 800246e:	4b24      	ldr	r3, [pc, #144]	@ (8002500 <main+0x128>)
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	4619      	mov	r1, r3
 8002474:	4821      	ldr	r0, [pc, #132]	@ (80024fc <main+0x124>)
 8002476:	f000 fe09 	bl	800308c <_Z14cdcSendMessagePcj>
      HAL_Delay(1000);
 800247a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800247e:	f004 fb57 	bl	8006b30 <HAL_Delay>
      cdcSendMessage(usbTxBuffer, usbTxBufferLen);
 8002482:	bf00      	nop
 8002484:	e7f3      	b.n	800246e <main+0x96>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	nav.update();
 8002486:	481f      	ldr	r0, [pc, #124]	@ (8002504 <main+0x12c>)
 8002488:	f001 f8e2 	bl	8003650 <_ZN10Navigation6updateEv>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 800248c:	2100      	movs	r1, #0
 800248e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002492:	f009 fd27 	bl	800bee4 <tud_task_ext>
}
 8002496:	bf00      	nop
    tud_task();

    // Log the quaternion over USB CDC every sendIntervalMs
    int len = snprintf(usbTxBuffer, USB_BUF_LEN,
      "%.4f, %.4f, %.4f, %.4f\r\n",
      data.quaternionW,
 8002498:	4b1c      	ldr	r3, [pc, #112]	@ (800250c <main+0x134>)
 800249a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    int len = snprintf(usbTxBuffer, USB_BUF_LEN,
 800249c:	4618      	mov	r0, r3
 800249e:	f7fe f873 	bl	8000588 <__aeabi_f2d>
 80024a2:	4604      	mov	r4, r0
 80024a4:	460d      	mov	r5, r1
      data.quaternionX,
 80024a6:	4b19      	ldr	r3, [pc, #100]	@ (800250c <main+0x134>)
 80024a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    int len = snprintf(usbTxBuffer, USB_BUF_LEN,
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7fe f86c 	bl	8000588 <__aeabi_f2d>
 80024b0:	4680      	mov	r8, r0
 80024b2:	4689      	mov	r9, r1
      data.quaternionY,
 80024b4:	4b15      	ldr	r3, [pc, #84]	@ (800250c <main+0x134>)
 80024b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
    int len = snprintf(usbTxBuffer, USB_BUF_LEN,
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7fe f865 	bl	8000588 <__aeabi_f2d>
 80024be:	4682      	mov	sl, r0
 80024c0:	468b      	mov	fp, r1
      data.quaternionZ
 80024c2:	4b12      	ldr	r3, [pc, #72]	@ (800250c <main+0x134>)
 80024c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
    int len = snprintf(usbTxBuffer, USB_BUF_LEN,
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7fe f85e 	bl	8000588 <__aeabi_f2d>
 80024cc:	4602      	mov	r2, r0
 80024ce:	460b      	mov	r3, r1
 80024d0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80024d4:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80024d8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80024dc:	e9cd 4500 	strd	r4, r5, [sp]
 80024e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002510 <main+0x138>)
 80024e2:	2180      	movs	r1, #128	@ 0x80
 80024e4:	4805      	ldr	r0, [pc, #20]	@ (80024fc <main+0x124>)
 80024e6:	f010 f87f 	bl	80125e8 <sniprintf>
 80024ea:	6078      	str	r0, [r7, #4]
    );
    cdcSendMessage(usbTxBuffer, len);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4619      	mov	r1, r3
 80024f0:	4802      	ldr	r0, [pc, #8]	@ (80024fc <main+0x124>)
 80024f2:	f000 fdcb 	bl	800308c <_Z14cdcSendMessagePcj>
  }
 80024f6:	e7c6      	b.n	8002486 <main+0xae>
 80024f8:	08014890 	.word	0x08014890
 80024fc:	20000844 	.word	0x20000844
 8002500:	200008c4 	.word	0x200008c4
 8002504:	20000960 	.word	0x20000960
 8002508:	080148c4 	.word	0x080148c4
 800250c:	200008c8 	.word	0x200008c8
 8002510:	080148ec 	.word	0x080148ec

08002514 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b094      	sub	sp, #80	@ 0x50
 8002518:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800251a:	f107 031c 	add.w	r3, r7, #28
 800251e:	2234      	movs	r2, #52	@ 0x34
 8002520:	2100      	movs	r1, #0
 8002522:	4618      	mov	r0, r3
 8002524:	f010 f8d9 	bl	80126da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002528:	f107 0308 	add.w	r3, r7, #8
 800252c:	2200      	movs	r2, #0
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	605a      	str	r2, [r3, #4]
 8002532:	609a      	str	r2, [r3, #8]
 8002534:	60da      	str	r2, [r3, #12]
 8002536:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002538:	2300      	movs	r3, #0
 800253a:	607b      	str	r3, [r7, #4]
 800253c:	4b34      	ldr	r3, [pc, #208]	@ (8002610 <SystemClock_Config+0xfc>)
 800253e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002540:	4a33      	ldr	r2, [pc, #204]	@ (8002610 <SystemClock_Config+0xfc>)
 8002542:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002546:	6413      	str	r3, [r2, #64]	@ 0x40
 8002548:	4b31      	ldr	r3, [pc, #196]	@ (8002610 <SystemClock_Config+0xfc>)
 800254a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002550:	607b      	str	r3, [r7, #4]
 8002552:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002554:	2300      	movs	r3, #0
 8002556:	603b      	str	r3, [r7, #0]
 8002558:	4b2e      	ldr	r3, [pc, #184]	@ (8002614 <SystemClock_Config+0x100>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a2d      	ldr	r2, [pc, #180]	@ (8002614 <SystemClock_Config+0x100>)
 800255e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002562:	6013      	str	r3, [r2, #0]
 8002564:	4b2b      	ldr	r3, [pc, #172]	@ (8002614 <SystemClock_Config+0x100>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800256c:	603b      	str	r3, [r7, #0]
 800256e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002570:	2301      	movs	r3, #1
 8002572:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002574:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002578:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800257a:	2302      	movs	r3, #2
 800257c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800257e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002582:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002584:	2304      	movs	r3, #4
 8002586:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002588:	23b4      	movs	r3, #180	@ 0xb4
 800258a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800258c:	2302      	movs	r3, #2
 800258e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002590:	2309      	movs	r3, #9
 8002592:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002594:	2302      	movs	r3, #2
 8002596:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002598:	f107 031c 	add.w	r3, r7, #28
 800259c:	4618      	mov	r0, r3
 800259e:	f006 f95f 	bl	8008860 <HAL_RCC_OscConfig>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	bf14      	ite	ne
 80025a8:	2301      	movne	r3, #1
 80025aa:	2300      	moveq	r3, #0
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80025b2:	f000 fa63 	bl	8002a7c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80025b6:	f005 fa8f 	bl	8007ad8 <HAL_PWREx_EnableOverDrive>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	bf14      	ite	ne
 80025c0:	2301      	movne	r3, #1
 80025c2:	2300      	moveq	r3, #0
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <SystemClock_Config+0xba>
  {
    Error_Handler();
 80025ca:	f000 fa57 	bl	8002a7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025ce:	230f      	movs	r3, #15
 80025d0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025d2:	2302      	movs	r3, #2
 80025d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025d6:	2300      	movs	r3, #0
 80025d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80025da:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80025de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80025e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025e4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80025e6:	f107 0308 	add.w	r3, r7, #8
 80025ea:	2105      	movs	r1, #5
 80025ec:	4618      	mov	r0, r3
 80025ee:	f005 fac3 	bl	8007b78 <HAL_RCC_ClockConfig>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	bf14      	ite	ne
 80025f8:	2301      	movne	r3, #1
 80025fa:	2300      	moveq	r3, #0
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8002602:	f000 fa3b 	bl	8002a7c <Error_Handler>
  }
}
 8002606:	bf00      	nop
 8002608:	3750      	adds	r7, #80	@ 0x50
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	40023800 	.word	0x40023800
 8002614:	40007000 	.word	0x40007000

08002618 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800261e:	463b      	mov	r3, r7
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800262a:	4b26      	ldr	r3, [pc, #152]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 800262c:	4a26      	ldr	r2, [pc, #152]	@ (80026c8 <_ZL12MX_ADC1_Initv+0xb0>)
 800262e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002630:	4b24      	ldr	r3, [pc, #144]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 8002632:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002636:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002638:	4b22      	ldr	r3, [pc, #136]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 800263a:	2200      	movs	r2, #0
 800263c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800263e:	4b21      	ldr	r3, [pc, #132]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 8002640:	2200      	movs	r2, #0
 8002642:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002644:	4b1f      	ldr	r3, [pc, #124]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 8002646:	2200      	movs	r2, #0
 8002648:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800264a:	4b1e      	ldr	r3, [pc, #120]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002652:	4b1c      	ldr	r3, [pc, #112]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 8002654:	2200      	movs	r2, #0
 8002656:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002658:	4b1a      	ldr	r3, [pc, #104]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 800265a:	4a1c      	ldr	r2, [pc, #112]	@ (80026cc <_ZL12MX_ADC1_Initv+0xb4>)
 800265c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800265e:	4b19      	ldr	r3, [pc, #100]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 8002660:	2200      	movs	r2, #0
 8002662:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002664:	4b17      	ldr	r3, [pc, #92]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 8002666:	2201      	movs	r2, #1
 8002668:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800266a:	4b16      	ldr	r3, [pc, #88]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002672:	4b14      	ldr	r3, [pc, #80]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 8002674:	2201      	movs	r2, #1
 8002676:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002678:	4812      	ldr	r0, [pc, #72]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 800267a:	f004 fa7d 	bl	8006b78 <HAL_ADC_Init>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	bf14      	ite	ne
 8002684:	2301      	movne	r3, #1
 8002686:	2300      	moveq	r3, #0
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 800268e:	f000 f9f5 	bl	8002a7c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002692:	2303      	movs	r3, #3
 8002694:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002696:	2301      	movs	r3, #1
 8002698:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800269a:	2300      	movs	r3, #0
 800269c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800269e:	463b      	mov	r3, r7
 80026a0:	4619      	mov	r1, r3
 80026a2:	4808      	ldr	r0, [pc, #32]	@ (80026c4 <_ZL12MX_ADC1_Initv+0xac>)
 80026a4:	f004 faac 	bl	8006c00 <HAL_ADC_ConfigChannel>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	bf14      	ite	ne
 80026ae:	2301      	movne	r3, #1
 80026b0:	2300      	moveq	r3, #0
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 80026b8:	f000 f9e0 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80026bc:	bf00      	nop
 80026be:	3710      	adds	r7, #16
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	20000224 	.word	0x20000224
 80026c8:	40012000 	.word	0x40012000
 80026cc:	0f000001 	.word	0x0f000001

080026d0 <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80026d4:	4b15      	ldr	r3, [pc, #84]	@ (800272c <_ZL12MX_I2C2_Initv+0x5c>)
 80026d6:	4a16      	ldr	r2, [pc, #88]	@ (8002730 <_ZL12MX_I2C2_Initv+0x60>)
 80026d8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80026da:	4b14      	ldr	r3, [pc, #80]	@ (800272c <_ZL12MX_I2C2_Initv+0x5c>)
 80026dc:	4a15      	ldr	r2, [pc, #84]	@ (8002734 <_ZL12MX_I2C2_Initv+0x64>)
 80026de:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80026e0:	4b12      	ldr	r3, [pc, #72]	@ (800272c <_ZL12MX_I2C2_Initv+0x5c>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80026e6:	4b11      	ldr	r3, [pc, #68]	@ (800272c <_ZL12MX_I2C2_Initv+0x5c>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026ec:	4b0f      	ldr	r3, [pc, #60]	@ (800272c <_ZL12MX_I2C2_Initv+0x5c>)
 80026ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80026f2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026f4:	4b0d      	ldr	r3, [pc, #52]	@ (800272c <_ZL12MX_I2C2_Initv+0x5c>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80026fa:	4b0c      	ldr	r3, [pc, #48]	@ (800272c <_ZL12MX_I2C2_Initv+0x5c>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002700:	4b0a      	ldr	r3, [pc, #40]	@ (800272c <_ZL12MX_I2C2_Initv+0x5c>)
 8002702:	2200      	movs	r2, #0
 8002704:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002706:	4b09      	ldr	r3, [pc, #36]	@ (800272c <_ZL12MX_I2C2_Initv+0x5c>)
 8002708:	2200      	movs	r2, #0
 800270a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800270c:	4807      	ldr	r0, [pc, #28]	@ (800272c <_ZL12MX_I2C2_Initv+0x5c>)
 800270e:	f004 ff65 	bl	80075dc <HAL_I2C_Init>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	bf14      	ite	ne
 8002718:	2301      	movne	r3, #1
 800271a:	2300      	moveq	r3, #0
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <_ZL12MX_I2C2_Initv+0x56>
  {
    Error_Handler();
 8002722:	f000 f9ab 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	2000026c 	.word	0x2000026c
 8002730:	40005800 	.word	0x40005800
 8002734:	000186a0 	.word	0x000186a0

08002738 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800273c:	4b1a      	ldr	r3, [pc, #104]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 800273e:	4a1b      	ldr	r2, [pc, #108]	@ (80027ac <_ZL12MX_SPI1_Initv+0x74>)
 8002740:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002742:	4b19      	ldr	r3, [pc, #100]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 8002744:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002748:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800274a:	4b17      	ldr	r3, [pc, #92]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 800274c:	2200      	movs	r2, #0
 800274e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002750:	4b15      	ldr	r3, [pc, #84]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 8002752:	2200      	movs	r2, #0
 8002754:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002756:	4b14      	ldr	r3, [pc, #80]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 8002758:	2200      	movs	r2, #0
 800275a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800275c:	4b12      	ldr	r3, [pc, #72]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 800275e:	2200      	movs	r2, #0
 8002760:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002762:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 8002764:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002768:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800276a:	4b0f      	ldr	r3, [pc, #60]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 800276c:	2218      	movs	r2, #24
 800276e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002770:	4b0d      	ldr	r3, [pc, #52]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 8002772:	2200      	movs	r2, #0
 8002774:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002776:	4b0c      	ldr	r3, [pc, #48]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 8002778:	2200      	movs	r2, #0
 800277a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800277c:	4b0a      	ldr	r3, [pc, #40]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 800277e:	2200      	movs	r2, #0
 8002780:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002782:	4b09      	ldr	r3, [pc, #36]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 8002784:	220a      	movs	r2, #10
 8002786:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002788:	4807      	ldr	r0, [pc, #28]	@ (80027a8 <_ZL12MX_SPI1_Initv+0x70>)
 800278a:	f006 fb07 	bl	8008d9c <HAL_SPI_Init>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	bf14      	ite	ne
 8002794:	2301      	movne	r3, #1
 8002796:	2300      	moveq	r3, #0
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 800279e:	f000 f96d 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80027a2:	bf00      	nop
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	200002c0 	.word	0x200002c0
 80027ac:	40013000 	.word	0x40013000

080027b0 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80027b4:	4b13      	ldr	r3, [pc, #76]	@ (8002804 <_ZL13MX_UART4_Initv+0x54>)
 80027b6:	4a14      	ldr	r2, [pc, #80]	@ (8002808 <_ZL13MX_UART4_Initv+0x58>)
 80027b8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80027ba:	4b12      	ldr	r3, [pc, #72]	@ (8002804 <_ZL13MX_UART4_Initv+0x54>)
 80027bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027c0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80027c2:	4b10      	ldr	r3, [pc, #64]	@ (8002804 <_ZL13MX_UART4_Initv+0x54>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80027c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002804 <_ZL13MX_UART4_Initv+0x54>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80027ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002804 <_ZL13MX_UART4_Initv+0x54>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80027d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002804 <_ZL13MX_UART4_Initv+0x54>)
 80027d6:	220c      	movs	r2, #12
 80027d8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027da:	4b0a      	ldr	r3, [pc, #40]	@ (8002804 <_ZL13MX_UART4_Initv+0x54>)
 80027dc:	2200      	movs	r2, #0
 80027de:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80027e0:	4b08      	ldr	r3, [pc, #32]	@ (8002804 <_ZL13MX_UART4_Initv+0x54>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80027e6:	4807      	ldr	r0, [pc, #28]	@ (8002804 <_ZL13MX_UART4_Initv+0x54>)
 80027e8:	f006 ff2a 	bl	8009640 <HAL_UART_Init>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	bf14      	ite	ne
 80027f2:	2301      	movne	r3, #1
 80027f4:	2300      	moveq	r3, #0
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <_ZL13MX_UART4_Initv+0x50>
  {
    Error_Handler();
 80027fc:	f000 f93e 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002800:	bf00      	nop
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20000318 	.word	0x20000318
 8002808:	40004c00 	.word	0x40004c00

0800280c <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002810:	4b16      	ldr	r3, [pc, #88]	@ (800286c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002812:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002816:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002818:	4b14      	ldr	r3, [pc, #80]	@ (800286c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800281a:	2206      	movs	r2, #6
 800281c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800281e:	4b13      	ldr	r3, [pc, #76]	@ (800286c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002820:	2202      	movs	r2, #2
 8002822:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002824:	4b11      	ldr	r3, [pc, #68]	@ (800286c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002826:	2200      	movs	r2, #0
 8002828:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800282a:	4b10      	ldr	r3, [pc, #64]	@ (800286c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800282c:	2202      	movs	r2, #2
 800282e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8002830:	4b0e      	ldr	r3, [pc, #56]	@ (800286c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002832:	2200      	movs	r2, #0
 8002834:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002836:	4b0d      	ldr	r3, [pc, #52]	@ (800286c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002838:	2200      	movs	r2, #0
 800283a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800283c:	4b0b      	ldr	r3, [pc, #44]	@ (800286c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800283e:	2200      	movs	r2, #0
 8002840:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8002842:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002844:	2200      	movs	r2, #0
 8002846:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002848:	4b08      	ldr	r3, [pc, #32]	@ (800286c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800284a:	2200      	movs	r2, #0
 800284c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800284e:	4807      	ldr	r0, [pc, #28]	@ (800286c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002850:	f005 f808 	bl	8007864 <HAL_PCD_Init>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	bf14      	ite	ne
 800285a:	2301      	movne	r3, #1
 800285c:	2300      	moveq	r3, #0
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x5c>
  {
    Error_Handler();
 8002864:	f000 f90a 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002868:	bf00      	nop
 800286a:	bd80      	pop	{r7, pc}
 800286c:	20000360 	.word	0x20000360

08002870 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b08a      	sub	sp, #40	@ 0x28
 8002874:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002876:	f107 0314 	add.w	r3, r7, #20
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	605a      	str	r2, [r3, #4]
 8002880:	609a      	str	r2, [r3, #8]
 8002882:	60da      	str	r2, [r3, #12]
 8002884:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	613b      	str	r3, [r7, #16]
 800288a:	4b5f      	ldr	r3, [pc, #380]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	4a5e      	ldr	r2, [pc, #376]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 8002890:	f043 0304 	orr.w	r3, r3, #4
 8002894:	6313      	str	r3, [r2, #48]	@ 0x30
 8002896:	4b5c      	ldr	r3, [pc, #368]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	f003 0304 	and.w	r3, r3, #4
 800289e:	613b      	str	r3, [r7, #16]
 80028a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	4b58      	ldr	r3, [pc, #352]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	4a57      	ldr	r2, [pc, #348]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 80028ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b2:	4b55      	ldr	r3, [pc, #340]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	4b51      	ldr	r3, [pc, #324]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	4a50      	ldr	r2, [pc, #320]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ce:	4b4e      	ldr	r3, [pc, #312]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	60bb      	str	r3, [r7, #8]
 80028d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	607b      	str	r3, [r7, #4]
 80028de:	4b4a      	ldr	r3, [pc, #296]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	4a49      	ldr	r2, [pc, #292]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 80028e4:	f043 0302 	orr.w	r3, r3, #2
 80028e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ea:	4b47      	ldr	r3, [pc, #284]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	607b      	str	r3, [r7, #4]
 80028f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	603b      	str	r3, [r7, #0]
 80028fa:	4b43      	ldr	r3, [pc, #268]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	4a42      	ldr	r2, [pc, #264]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 8002900:	f043 0308 	orr.w	r3, r3, #8
 8002904:	6313      	str	r3, [r2, #48]	@ 0x30
 8002906:	4b40      	ldr	r3, [pc, #256]	@ (8002a08 <_ZL12MX_GPIO_Initv+0x198>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290a:	f003 0308 	and.w	r3, r3, #8
 800290e:	603b      	str	r3, [r7, #0]
 8002910:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI_CS1_Pin|LORA_DIO0_Pin|PYRO3_TRIGGER_Pin|PRYO2_TRIGGER_Pin
 8002912:	2200      	movs	r2, #0
 8002914:	f246 018e 	movw	r1, #24718	@ 0x608e
 8002918:	483c      	ldr	r0, [pc, #240]	@ (8002a0c <_ZL12MX_GPIO_Initv+0x19c>)
 800291a:	f004 fe45 	bl	80075a8 <HAL_GPIO_WritePin>
                          |PRYO1_TRIGGER_Pin|LORA_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LORA_CS_Pin|FLASH_CS_Pin|FLASH_RESET_Pin|FLASH_WP_Pin, GPIO_PIN_RESET);
 800291e:	2200      	movs	r2, #0
 8002920:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8002924:	483a      	ldr	r0, [pc, #232]	@ (8002a10 <_ZL12MX_GPIO_Initv+0x1a0>)
 8002926:	f004 fe3f 	bl	80075a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BARO_CS_GPIO_Port, BARO_CS_Pin, GPIO_PIN_SET);
 800292a:	2201      	movs	r2, #1
 800292c:	2120      	movs	r1, #32
 800292e:	4838      	ldr	r0, [pc, #224]	@ (8002a10 <_ZL12MX_GPIO_Initv+0x1a0>)
 8002930:	f004 fe3a 	bl	80075a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI_CS1_Pin LORA_DIO0_Pin PYRO3_TRIGGER_Pin PRYO2_TRIGGER_Pin
                           PRYO1_TRIGGER_Pin LORA_RESET_Pin */
  GPIO_InitStruct.Pin = SPI_CS1_Pin|LORA_DIO0_Pin|PYRO3_TRIGGER_Pin|PRYO2_TRIGGER_Pin
 8002934:	f246 038e 	movw	r3, #24718	@ 0x608e
 8002938:	617b      	str	r3, [r7, #20]
                          |PRYO1_TRIGGER_Pin|LORA_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800293a:	2301      	movs	r3, #1
 800293c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293e:	2300      	movs	r3, #0
 8002940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002942:	2300      	movs	r3, #0
 8002944:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002946:	f107 0314 	add.w	r3, r7, #20
 800294a:	4619      	mov	r1, r3
 800294c:	482f      	ldr	r0, [pc, #188]	@ (8002a0c <_ZL12MX_GPIO_Initv+0x19c>)
 800294e:	f004 fc97 	bl	8007280 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT1_Pin */
  GPIO_InitStruct.Pin = IMU_INT1_Pin;
 8002952:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002958:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800295c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295e:	2300      	movs	r3, #0
 8002960:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 8002962:	f107 0314 	add.w	r3, r7, #20
 8002966:	4619      	mov	r1, r3
 8002968:	4828      	ldr	r0, [pc, #160]	@ (8002a0c <_ZL12MX_GPIO_Initv+0x19c>)
 800296a:	f004 fc89 	bl	8007280 <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVO3_Pin SERVO2_Pin SERVO1_Pin */
  GPIO_InitStruct.Pin = SERVO3_Pin|SERVO2_Pin|SERVO1_Pin;
 800296e:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002974:	2302      	movs	r3, #2
 8002976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297c:	2300      	movs	r3, #0
 800297e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002980:	2301      	movs	r3, #1
 8002982:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002984:	f107 0314 	add.w	r3, r7, #20
 8002988:	4619      	mov	r1, r3
 800298a:	4822      	ldr	r0, [pc, #136]	@ (8002a14 <_ZL12MX_GPIO_Initv+0x1a4>)
 800298c:	f004 fc78 	bl	8007280 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_CS_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin;
 8002990:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002994:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002996:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800299a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299c:	2300      	movs	r3, #0
 800299e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_CS_GPIO_Port, &GPIO_InitStruct);
 80029a0:	f107 0314 	add.w	r3, r7, #20
 80029a4:	4619      	mov	r1, r3
 80029a6:	481b      	ldr	r0, [pc, #108]	@ (8002a14 <_ZL12MX_GPIO_Initv+0x1a4>)
 80029a8:	f004 fc6a 	bl	8007280 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT2_Pin */
  GPIO_InitStruct.Pin = IMU_INT2_Pin;
 80029ac:	2304      	movs	r3, #4
 80029ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029b0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b6:	2300      	movs	r3, #0
 80029b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT2_GPIO_Port, &GPIO_InitStruct);
 80029ba:	f107 0314 	add.w	r3, r7, #20
 80029be:	4619      	mov	r1, r3
 80029c0:	4815      	ldr	r0, [pc, #84]	@ (8002a18 <_ZL12MX_GPIO_Initv+0x1a8>)
 80029c2:	f004 fc5d 	bl	8007280 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin BARO_CS_Pin FLASH_CS_Pin FLASH_RESET_Pin
                           FLASH_WP_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|BARO_CS_Pin|FLASH_CS_Pin|FLASH_RESET_Pin
 80029c6:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
 80029ca:	617b      	str	r3, [r7, #20]
                          |FLASH_WP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029cc:	2301      	movs	r3, #1
 80029ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d0:	2300      	movs	r3, #0
 80029d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d4:	2300      	movs	r3, #0
 80029d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d8:	f107 0314 	add.w	r3, r7, #20
 80029dc:	4619      	mov	r1, r3
 80029de:	480c      	ldr	r0, [pc, #48]	@ (8002a10 <_ZL12MX_GPIO_Initv+0x1a0>)
 80029e0:	f004 fc4e 	bl	8007280 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPS_INT_Pin */
  GPIO_InitStruct.Pin = GPS_INT_Pin;
 80029e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029ea:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPS_INT_GPIO_Port, &GPIO_InitStruct);
 80029f4:	f107 0314 	add.w	r3, r7, #20
 80029f8:	4619      	mov	r1, r3
 80029fa:	4805      	ldr	r0, [pc, #20]	@ (8002a10 <_ZL12MX_GPIO_Initv+0x1a0>)
 80029fc:	f004 fc40 	bl	8007280 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a00:	bf00      	nop
 8002a02:	3728      	adds	r7, #40	@ 0x28
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	40020800 	.word	0x40020800
 8002a10:	40020400 	.word	0x40020400
 8002a14:	40020000 	.word	0x40020000
 8002a18:	40020c00 	.word	0x40020c00

08002a1c <tud_dfu_runtime_reboot_to_dfu_cb>:

/* USER CODE BEGIN 4 */


void tud_dfu_runtime_reboot_to_dfu_cb(void)
{
 8002a1c:	b5b0      	push	{r4, r5, r7, lr}
 8002a1e:	b08a      	sub	sp, #40	@ 0x28
 8002a20:	af00      	add	r7, sp, #0
  char reboot_msg[] = "Rebooting into DFU mode...\r\n";
 8002a22:	4b15      	ldr	r3, [pc, #84]	@ (8002a78 <tud_dfu_runtime_reboot_to_dfu_cb+0x5c>)
 8002a24:	1d3c      	adds	r4, r7, #4
 8002a26:	461d      	mov	r5, r3
 8002a28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a2c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002a30:	c407      	stmia	r4!, {r0, r1, r2}
 8002a32:	7023      	strb	r3, [r4, #0]
  cdcSendMessage(reboot_msg, strlen(reboot_msg));
 8002a34:	1d3b      	adds	r3, r7, #4
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7fd fc3a 	bl	80002b0 <strlen>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	1d3b      	adds	r3, r7, #4
 8002a40:	4611      	mov	r1, r2
 8002a42:	4618      	mov	r0, r3
 8002a44:	f000 fb22 	bl	800308c <_Z14cdcSendMessagePcj>

  // Ensure message is sent
  for (int i = 0; i < 10; i++) {
 8002a48:	2300      	movs	r3, #0
 8002a4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a4c:	e00b      	b.n	8002a66 <tud_dfu_runtime_reboot_to_dfu_cb+0x4a>
  tud_task_ext(UINT32_MAX, false);
 8002a4e:	2100      	movs	r1, #0
 8002a50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a54:	f009 fa46 	bl	800bee4 <tud_task_ext>
}
 8002a58:	bf00      	nop
    tud_task();
    HAL_Delay(5);
 8002a5a:	2005      	movs	r0, #5
 8002a5c:	f004 f868 	bl	8006b30 <HAL_Delay>
  for (int i = 0; i < 10; i++) {
 8002a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a62:	3301      	adds	r3, #1
 8002a64:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a68:	2b09      	cmp	r3, #9
 8002a6a:	ddf0      	ble.n	8002a4e <tud_dfu_runtime_reboot_to_dfu_cb+0x32>
  }

  // Request bootloader entry (never returns)
  dfuRequestBootloaderEntry();
 8002a6c:	f7ff fca6 	bl	80023bc <dfuRequestBootloaderEntry>

}
 8002a70:	bf00      	nop
 8002a72:	3728      	adds	r7, #40	@ 0x28
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bdb0      	pop	{r4, r5, r7, pc}
 8002a78:	08014908 	.word	0x08014908

08002a7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002a80:	b672      	cpsid	i
}
 8002a82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a84:	bf00      	nop
 8002a86:	e7fd      	b.n	8002a84 <Error_Handler+0x8>

08002a88 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
Navigation nav(&data, &hspi1, &huart4);
 8002a8c:	4b03      	ldr	r3, [pc, #12]	@ (8002a9c <_Z41__static_initialization_and_destruction_0v+0x14>)
 8002a8e:	4a04      	ldr	r2, [pc, #16]	@ (8002aa0 <_Z41__static_initialization_and_destruction_0v+0x18>)
 8002a90:	4904      	ldr	r1, [pc, #16]	@ (8002aa4 <_Z41__static_initialization_and_destruction_0v+0x1c>)
 8002a92:	4805      	ldr	r0, [pc, #20]	@ (8002aa8 <_Z41__static_initialization_and_destruction_0v+0x20>)
 8002a94:	f000 fcd0 	bl	8003438 <_ZN10NavigationC1EP13DataContainerP19__SPI_HandleTypeDefP20__UART_HandleTypeDef>
}
 8002a98:	bf00      	nop
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	20000318 	.word	0x20000318
 8002aa0:	200002c0 	.word	0x200002c0
 8002aa4:	200008c8 	.word	0x200008c8
 8002aa8:	20000960 	.word	0x20000960

08002aac <_GLOBAL__sub_I_hadc1>:
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	f7ff ffea 	bl	8002a88 <_Z41__static_initialization_and_destruction_0v>
 8002ab4:	bd80      	pop	{r7, pc}
	...

08002ab8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002abe:	2300      	movs	r3, #0
 8002ac0:	607b      	str	r3, [r7, #4]
 8002ac2:	4b10      	ldr	r3, [pc, #64]	@ (8002b04 <HAL_MspInit+0x4c>)
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac6:	4a0f      	ldr	r2, [pc, #60]	@ (8002b04 <HAL_MspInit+0x4c>)
 8002ac8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002acc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ace:	4b0d      	ldr	r3, [pc, #52]	@ (8002b04 <HAL_MspInit+0x4c>)
 8002ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ad6:	607b      	str	r3, [r7, #4]
 8002ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	603b      	str	r3, [r7, #0]
 8002ade:	4b09      	ldr	r3, [pc, #36]	@ (8002b04 <HAL_MspInit+0x4c>)
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae2:	4a08      	ldr	r2, [pc, #32]	@ (8002b04 <HAL_MspInit+0x4c>)
 8002ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aea:	4b06      	ldr	r3, [pc, #24]	@ (8002b04 <HAL_MspInit+0x4c>)
 8002aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af2:	603b      	str	r3, [r7, #0]
 8002af4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	40023800 	.word	0x40023800

08002b08 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08a      	sub	sp, #40	@ 0x28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	f107 0314 	add.w	r3, r7, #20
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	60da      	str	r2, [r3, #12]
 8002b1e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a17      	ldr	r2, [pc, #92]	@ (8002b84 <HAL_ADC_MspInit+0x7c>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d127      	bne.n	8002b7a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	613b      	str	r3, [r7, #16]
 8002b2e:	4b16      	ldr	r3, [pc, #88]	@ (8002b88 <HAL_ADC_MspInit+0x80>)
 8002b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b32:	4a15      	ldr	r2, [pc, #84]	@ (8002b88 <HAL_ADC_MspInit+0x80>)
 8002b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b38:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b3a:	4b13      	ldr	r3, [pc, #76]	@ (8002b88 <HAL_ADC_MspInit+0x80>)
 8002b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b42:	613b      	str	r3, [r7, #16]
 8002b44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	60fb      	str	r3, [r7, #12]
 8002b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b88 <HAL_ADC_MspInit+0x80>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4e:	4a0e      	ldr	r2, [pc, #56]	@ (8002b88 <HAL_ADC_MspInit+0x80>)
 8002b50:	f043 0301 	orr.w	r3, r3, #1
 8002b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b56:	4b0c      	ldr	r3, [pc, #48]	@ (8002b88 <HAL_ADC_MspInit+0x80>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	60fb      	str	r3, [r7, #12]
 8002b60:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = PYRO2_CONT_Pin|PYRO1_CONT_Pin|PYRO_ARMED_Pin|PYRO3_CONT_Pin;
 8002b62:	230f      	movs	r3, #15
 8002b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b66:	2303      	movs	r3, #3
 8002b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b6e:	f107 0314 	add.w	r3, r7, #20
 8002b72:	4619      	mov	r1, r3
 8002b74:	4805      	ldr	r0, [pc, #20]	@ (8002b8c <HAL_ADC_MspInit+0x84>)
 8002b76:	f004 fb83 	bl	8007280 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002b7a:	bf00      	nop
 8002b7c:	3728      	adds	r7, #40	@ 0x28
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	40012000 	.word	0x40012000
 8002b88:	40023800 	.word	0x40023800
 8002b8c:	40020000 	.word	0x40020000

08002b90 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b08a      	sub	sp, #40	@ 0x28
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b98:	f107 0314 	add.w	r3, r7, #20
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	601a      	str	r2, [r3, #0]
 8002ba0:	605a      	str	r2, [r3, #4]
 8002ba2:	609a      	str	r2, [r3, #8]
 8002ba4:	60da      	str	r2, [r3, #12]
 8002ba6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a29      	ldr	r2, [pc, #164]	@ (8002c54 <HAL_I2C_MspInit+0xc4>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d14b      	bne.n	8002c4a <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	4b28      	ldr	r3, [pc, #160]	@ (8002c58 <HAL_I2C_MspInit+0xc8>)
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bba:	4a27      	ldr	r2, [pc, #156]	@ (8002c58 <HAL_I2C_MspInit+0xc8>)
 8002bbc:	f043 0302 	orr.w	r3, r3, #2
 8002bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bc2:	4b25      	ldr	r3, [pc, #148]	@ (8002c58 <HAL_I2C_MspInit+0xc8>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	613b      	str	r3, [r7, #16]
 8002bcc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bce:	2300      	movs	r3, #0
 8002bd0:	60fb      	str	r3, [r7, #12]
 8002bd2:	4b21      	ldr	r3, [pc, #132]	@ (8002c58 <HAL_I2C_MspInit+0xc8>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd6:	4a20      	ldr	r2, [pc, #128]	@ (8002c58 <HAL_I2C_MspInit+0xc8>)
 8002bd8:	f043 0304 	orr.w	r3, r3, #4
 8002bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bde:	4b1e      	ldr	r3, [pc, #120]	@ (8002c58 <HAL_I2C_MspInit+0xc8>)
 8002be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be2:	f003 0304 	and.w	r3, r3, #4
 8002be6:	60fb      	str	r3, [r7, #12]
 8002be8:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002bea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002bf0:	2312      	movs	r3, #18
 8002bf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002bfc:	2304      	movs	r3, #4
 8002bfe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c00:	f107 0314 	add.w	r3, r7, #20
 8002c04:	4619      	mov	r1, r3
 8002c06:	4815      	ldr	r0, [pc, #84]	@ (8002c5c <HAL_I2C_MspInit+0xcc>)
 8002c08:	f004 fb3a 	bl	8007280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c12:	2312      	movs	r3, #18
 8002c14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c16:	2300      	movs	r3, #0
 8002c18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002c1e:	2304      	movs	r3, #4
 8002c20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c22:	f107 0314 	add.w	r3, r7, #20
 8002c26:	4619      	mov	r1, r3
 8002c28:	480d      	ldr	r0, [pc, #52]	@ (8002c60 <HAL_I2C_MspInit+0xd0>)
 8002c2a:	f004 fb29 	bl	8007280 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002c2e:	2300      	movs	r3, #0
 8002c30:	60bb      	str	r3, [r7, #8]
 8002c32:	4b09      	ldr	r3, [pc, #36]	@ (8002c58 <HAL_I2C_MspInit+0xc8>)
 8002c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c36:	4a08      	ldr	r2, [pc, #32]	@ (8002c58 <HAL_I2C_MspInit+0xc8>)
 8002c38:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c3e:	4b06      	ldr	r3, [pc, #24]	@ (8002c58 <HAL_I2C_MspInit+0xc8>)
 8002c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c46:	60bb      	str	r3, [r7, #8]
 8002c48:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002c4a:	bf00      	nop
 8002c4c:	3728      	adds	r7, #40	@ 0x28
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	40005800 	.word	0x40005800
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	40020400 	.word	0x40020400
 8002c60:	40020800 	.word	0x40020800

08002c64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08a      	sub	sp, #40	@ 0x28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c6c:	f107 0314 	add.w	r3, r7, #20
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	605a      	str	r2, [r3, #4]
 8002c76:	609a      	str	r2, [r3, #8]
 8002c78:	60da      	str	r2, [r3, #12]
 8002c7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a19      	ldr	r2, [pc, #100]	@ (8002ce8 <HAL_SPI_MspInit+0x84>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d12b      	bne.n	8002cde <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c86:	2300      	movs	r3, #0
 8002c88:	613b      	str	r3, [r7, #16]
 8002c8a:	4b18      	ldr	r3, [pc, #96]	@ (8002cec <HAL_SPI_MspInit+0x88>)
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c8e:	4a17      	ldr	r2, [pc, #92]	@ (8002cec <HAL_SPI_MspInit+0x88>)
 8002c90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c94:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c96:	4b15      	ldr	r3, [pc, #84]	@ (8002cec <HAL_SPI_MspInit+0x88>)
 8002c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c9e:	613b      	str	r3, [r7, #16]
 8002ca0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60fb      	str	r3, [r7, #12]
 8002ca6:	4b11      	ldr	r3, [pc, #68]	@ (8002cec <HAL_SPI_MspInit+0x88>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002caa:	4a10      	ldr	r2, [pc, #64]	@ (8002cec <HAL_SPI_MspInit+0x88>)
 8002cac:	f043 0301 	orr.w	r3, r3, #1
 8002cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8002cec <HAL_SPI_MspInit+0x88>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	60fb      	str	r3, [r7, #12]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002cbe:	23e0      	movs	r3, #224	@ 0xe0
 8002cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002cce:	2305      	movs	r3, #5
 8002cd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd2:	f107 0314 	add.w	r3, r7, #20
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	4805      	ldr	r0, [pc, #20]	@ (8002cf0 <HAL_SPI_MspInit+0x8c>)
 8002cda:	f004 fad1 	bl	8007280 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002cde:	bf00      	nop
 8002ce0:	3728      	adds	r7, #40	@ 0x28
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40013000 	.word	0x40013000
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	40020000 	.word	0x40020000

08002cf4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b08a      	sub	sp, #40	@ 0x28
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfc:	f107 0314 	add.w	r3, r7, #20
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	605a      	str	r2, [r3, #4]
 8002d06:	609a      	str	r2, [r3, #8]
 8002d08:	60da      	str	r2, [r3, #12]
 8002d0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a19      	ldr	r2, [pc, #100]	@ (8002d78 <HAL_UART_MspInit+0x84>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d12c      	bne.n	8002d70 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002d16:	2300      	movs	r3, #0
 8002d18:	613b      	str	r3, [r7, #16]
 8002d1a:	4b18      	ldr	r3, [pc, #96]	@ (8002d7c <HAL_UART_MspInit+0x88>)
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1e:	4a17      	ldr	r2, [pc, #92]	@ (8002d7c <HAL_UART_MspInit+0x88>)
 8002d20:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d26:	4b15      	ldr	r3, [pc, #84]	@ (8002d7c <HAL_UART_MspInit+0x88>)
 8002d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d2e:	613b      	str	r3, [r7, #16]
 8002d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	60fb      	str	r3, [r7, #12]
 8002d36:	4b11      	ldr	r3, [pc, #68]	@ (8002d7c <HAL_UART_MspInit+0x88>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3a:	4a10      	ldr	r2, [pc, #64]	@ (8002d7c <HAL_UART_MspInit+0x88>)
 8002d3c:	f043 0304 	orr.w	r3, r3, #4
 8002d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d42:	4b0e      	ldr	r3, [pc, #56]	@ (8002d7c <HAL_UART_MspInit+0x88>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	f003 0304 	and.w	r3, r3, #4
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002d4e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002d52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d54:	2302      	movs	r3, #2
 8002d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002d60:	2308      	movs	r3, #8
 8002d62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d64:	f107 0314 	add.w	r3, r7, #20
 8002d68:	4619      	mov	r1, r3
 8002d6a:	4805      	ldr	r0, [pc, #20]	@ (8002d80 <HAL_UART_MspInit+0x8c>)
 8002d6c:	f004 fa88 	bl	8007280 <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8002d70:	bf00      	nop
 8002d72:	3728      	adds	r7, #40	@ 0x28
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40004c00 	.word	0x40004c00
 8002d7c:	40023800 	.word	0x40023800
 8002d80:	40020800 	.word	0x40020800

08002d84 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b0a0      	sub	sp, #128	@ 0x80
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d8c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]
 8002d94:	605a      	str	r2, [r3, #4]
 8002d96:	609a      	str	r2, [r3, #8]
 8002d98:	60da      	str	r2, [r3, #12]
 8002d9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d9c:	f107 0310 	add.w	r3, r7, #16
 8002da0:	225c      	movs	r2, #92	@ 0x5c
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f00f fc98 	bl	80126da <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002db2:	d154      	bne.n	8002e5e <HAL_PCD_MspInit+0xda>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002db4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002db8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 4;
 8002dba:	2304      	movs	r3, #4
 8002dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 96;
 8002dbe:	2360      	movs	r3, #96	@ 0x60
 8002dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 8002dc6:	2304      	movs	r3, #4
 8002dc8:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8002dce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002dd2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dd4:	f107 0310 	add.w	r3, r7, #16
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f004 ffe7 	bl	8007dac <HAL_RCCEx_PeriphCLKConfig>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <HAL_PCD_MspInit+0x64>
    {
      Error_Handler();
 8002de4:	f7ff fe4a 	bl	8002a7c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002de8:	2300      	movs	r3, #0
 8002dea:	60fb      	str	r3, [r7, #12]
 8002dec:	4b1e      	ldr	r3, [pc, #120]	@ (8002e68 <HAL_PCD_MspInit+0xe4>)
 8002dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df0:	4a1d      	ldr	r2, [pc, #116]	@ (8002e68 <HAL_PCD_MspInit+0xe4>)
 8002df2:	f043 0301 	orr.w	r3, r3, #1
 8002df6:	6313      	str	r3, [r2, #48]	@ 0x30
 8002df8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e68 <HAL_PCD_MspInit+0xe4>)
 8002dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	60fb      	str	r3, [r7, #12]
 8002e02:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002e04:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002e08:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e12:	2303      	movs	r3, #3
 8002e14:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002e16:	230a      	movs	r3, #10
 8002e18:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e1a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002e1e:	4619      	mov	r1, r3
 8002e20:	4812      	ldr	r0, [pc, #72]	@ (8002e6c <HAL_PCD_MspInit+0xe8>)
 8002e22:	f004 fa2d 	bl	8007280 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002e26:	4b10      	ldr	r3, [pc, #64]	@ (8002e68 <HAL_PCD_MspInit+0xe4>)
 8002e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e2a:	4a0f      	ldr	r2, [pc, #60]	@ (8002e68 <HAL_PCD_MspInit+0xe4>)
 8002e2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e30:	6353      	str	r3, [r2, #52]	@ 0x34
 8002e32:	2300      	movs	r3, #0
 8002e34:	60bb      	str	r3, [r7, #8]
 8002e36:	4b0c      	ldr	r3, [pc, #48]	@ (8002e68 <HAL_PCD_MspInit+0xe4>)
 8002e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e3a:	4a0b      	ldr	r2, [pc, #44]	@ (8002e68 <HAL_PCD_MspInit+0xe4>)
 8002e3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e40:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e42:	4b09      	ldr	r3, [pc, #36]	@ (8002e68 <HAL_PCD_MspInit+0xe4>)
 8002e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e4a:	60bb      	str	r3, [r7, #8]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8002e4e:	2200      	movs	r2, #0
 8002e50:	2100      	movs	r1, #0
 8002e52:	2043      	movs	r0, #67	@ 0x43
 8002e54:	f004 f9dd 	bl	8007212 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8002e58:	2043      	movs	r0, #67	@ 0x43
 8002e5a:	f004 f9f6 	bl	800724a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002e5e:	bf00      	nop
 8002e60:	3780      	adds	r7, #128	@ 0x80
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40023800 	.word	0x40023800
 8002e6c:	40020000 	.word	0x40020000

08002e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e74:	bf00      	nop
 8002e76:	e7fd      	b.n	8002e74 <NMI_Handler+0x4>

08002e78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e7c:	bf00      	nop
 8002e7e:	e7fd      	b.n	8002e7c <HardFault_Handler+0x4>

08002e80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e84:	bf00      	nop
 8002e86:	e7fd      	b.n	8002e84 <MemManage_Handler+0x4>

08002e88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e8c:	bf00      	nop
 8002e8e:	e7fd      	b.n	8002e8c <BusFault_Handler+0x4>

08002e90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e94:	bf00      	nop
 8002e96:	e7fd      	b.n	8002e94 <UsageFault_Handler+0x4>

08002e98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e9c:	bf00      	nop
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr

08002ea6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002eaa:	bf00      	nop
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002eb8:	bf00      	nop
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr

08002ec2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ec6:	f003 fe13 	bl	8006af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002eca:	bf00      	nop
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  tud_int_handler(0);
 8002ed2:	2000      	movs	r0, #0
 8002ed4:	f00c fb12 	bl	800f4fc <dcd_int_handler>

  return;
 8002ed8:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002eda:	bd80      	pop	{r7, pc}

08002edc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  return 1;
 8002ee0:	2301      	movs	r3, #1
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <_kill>:

int _kill(int pid, int sig)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ef6:	f00f fc43 	bl	8012780 <__errno>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2216      	movs	r2, #22
 8002efe:	601a      	str	r2, [r3, #0]
  return -1;
 8002f00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3708      	adds	r7, #8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <_exit>:

void _exit (int status)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f14:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f7ff ffe7 	bl	8002eec <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f1e:	bf00      	nop
 8002f20:	e7fd      	b.n	8002f1e <_exit+0x12>

08002f22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f22:	b580      	push	{r7, lr}
 8002f24:	b086      	sub	sp, #24
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	60f8      	str	r0, [r7, #12]
 8002f2a:	60b9      	str	r1, [r7, #8]
 8002f2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f2e:	2300      	movs	r3, #0
 8002f30:	617b      	str	r3, [r7, #20]
 8002f32:	e00a      	b.n	8002f4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f34:	f3af 8000 	nop.w
 8002f38:	4601      	mov	r1, r0
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	1c5a      	adds	r2, r3, #1
 8002f3e:	60ba      	str	r2, [r7, #8]
 8002f40:	b2ca      	uxtb	r2, r1
 8002f42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	3301      	adds	r3, #1
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	dbf0      	blt.n	8002f34 <_read+0x12>
  }

  return len;
 8002f52:	687b      	ldr	r3, [r7, #4]
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3718      	adds	r7, #24
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f68:	2300      	movs	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]
 8002f6c:	e009      	b.n	8002f82 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	1c5a      	adds	r2, r3, #1
 8002f72:	60ba      	str	r2, [r7, #8]
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	617b      	str	r3, [r7, #20]
 8002f82:	697a      	ldr	r2, [r7, #20]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	429a      	cmp	r2, r3
 8002f88:	dbf1      	blt.n	8002f6e <_write+0x12>
  }
  return len;
 8002f8a:	687b      	ldr	r3, [r7, #4]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3718      	adds	r7, #24
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <_close>:

int _close(int file)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fbc:	605a      	str	r2, [r3, #4]
  return 0;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <_isatty>:

int _isatty(int file)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fd4:	2301      	movs	r3, #1
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr

08002fe2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	b085      	sub	sp, #20
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	60f8      	str	r0, [r7, #12]
 8002fea:	60b9      	str	r1, [r7, #8]
 8002fec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3714      	adds	r7, #20
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003004:	4a14      	ldr	r2, [pc, #80]	@ (8003058 <_sbrk+0x5c>)
 8003006:	4b15      	ldr	r3, [pc, #84]	@ (800305c <_sbrk+0x60>)
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003010:	4b13      	ldr	r3, [pc, #76]	@ (8003060 <_sbrk+0x64>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d102      	bne.n	800301e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003018:	4b11      	ldr	r3, [pc, #68]	@ (8003060 <_sbrk+0x64>)
 800301a:	4a12      	ldr	r2, [pc, #72]	@ (8003064 <_sbrk+0x68>)
 800301c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800301e:	4b10      	ldr	r3, [pc, #64]	@ (8003060 <_sbrk+0x64>)
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4413      	add	r3, r2
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	429a      	cmp	r2, r3
 800302a:	d207      	bcs.n	800303c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800302c:	f00f fba8 	bl	8012780 <__errno>
 8003030:	4603      	mov	r3, r0
 8003032:	220c      	movs	r2, #12
 8003034:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003036:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800303a:	e009      	b.n	8003050 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800303c:	4b08      	ldr	r3, [pc, #32]	@ (8003060 <_sbrk+0x64>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003042:	4b07      	ldr	r3, [pc, #28]	@ (8003060 <_sbrk+0x64>)
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4413      	add	r3, r2
 800304a:	4a05      	ldr	r2, [pc, #20]	@ (8003060 <_sbrk+0x64>)
 800304c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800304e:	68fb      	ldr	r3, [r7, #12]
}
 8003050:	4618      	mov	r0, r3
 8003052:	3718      	adds	r7, #24
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	20020000 	.word	0x20020000
 800305c:	00000400 	.word	0x00000400
 8003060:	20001370 	.word	0x20001370
 8003064:	20001848 	.word	0x20001848

08003068 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800306c:	4b06      	ldr	r3, [pc, #24]	@ (8003088 <SystemInit+0x20>)
 800306e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003072:	4a05      	ldr	r2, [pc, #20]	@ (8003088 <SystemInit+0x20>)
 8003074:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003078:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800307c:	bf00      	nop
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	e000ed00 	.word	0xe000ed00

0800308c <_Z14cdcSendMessagePcj>:
 * * @param str Pointer to the character array (string) to send.
 * @param len Length of the string (in bytes).
 * @retval The number of bytes successfully written to the USB buffer.
 */
size_t cdcSendMessage(char* str, size_t len)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 8003096:	2000      	movs	r0, #0
 8003098:	f007 f8ee 	bl	800a278 <tud_cdc_n_connected>
 800309c:	4603      	mov	r3, r0
 800309e:	bf00      	nop
  // 1. Check if the USB CDC interface is connected to the host
  if (!tud_cdc_connected())
 80030a0:	f083 0301 	eor.w	r3, r3, #1
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <_Z14cdcSendMessagePcj+0x22>
  {
    return 0; // Not connected, nothing sent
 80030aa:	2300      	movs	r3, #0
 80030ac:	e01f      	b.n	80030ee <_Z14cdcSendMessagePcj+0x62>
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_flush(void) {
  return tud_cdc_n_write_flush(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_available(void) {
  return tud_cdc_n_write_available(0);
 80030ae:	2000      	movs	r0, #0
 80030b0:	f007 f968 	bl	800a384 <tud_cdc_n_write_available>
 80030b4:	4602      	mov	r2, r0
 80030b6:	bf00      	nop
  }

  // 2. Check if the USB transmit buffer has enough space for the whole string
  if (tud_cdc_write_available() < len)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	4293      	cmp	r3, r2
 80030bc:	bf8c      	ite	hi
 80030be:	2301      	movhi	r3, #1
 80030c0:	2300      	movls	r3, #0
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d001      	beq.n	80030cc <_Z14cdcSendMessagePcj+0x40>
  {
    // Not enough space, we can either:
    // a) Return 0 (what we do here, for simplicity)
    // b) Write only what fits (more complex, but better for high throughput)
    return 0;
 80030c8:	2300      	movs	r3, #0
 80030ca:	e010      	b.n	80030ee <_Z14cdcSendMessagePcj+0x62>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	613b      	str	r3, [r7, #16]
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	60fb      	str	r3, [r7, #12]
  return tud_cdc_n_write(0, buffer, bufsize);
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	6939      	ldr	r1, [r7, #16]
 80030d8:	2000      	movs	r0, #0
 80030da:	f007 f913 	bl	800a304 <tud_cdc_n_write>
 80030de:	4603      	mov	r3, r0
 80030e0:	bf00      	nop
  }

  // 3. Write the string to the USB buffer
  size_t written_len = tud_cdc_write(str, len);
 80030e2:	617b      	str	r3, [r7, #20]
  return tud_cdc_n_write_flush(0);
 80030e4:	2000      	movs	r0, #0
 80030e6:	f007 f92f 	bl	800a348 <tud_cdc_n_write_flush>
 80030ea:	bf00      	nop
  // 4. Flush the buffer to ensure the data is sent immediately
  // NOTE: For better performance, you might only flush periodically,
  // but for simple messages, flushing immediately is often best.
  tud_cdc_write_flush();

  return written_len;
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	4618      	mov	r0, r3
 80030f0:	3718      	adds	r7, #24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
	...

080030f8 <board_usb_get_serial>:
  board_led_write(false);
}

// Get USB Serial number string from unique ID if available. Return number of character.
// Input is string descriptor from index 1 (index 0 is type + len)
static inline size_t board_usb_get_serial(uint16_t desc_str1[], size_t max_chars) {
 80030f8:	b590      	push	{r4, r7, lr}
 80030fa:	b08f      	sub	sp, #60	@ 0x3c
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
  uint8_t uid[16] TU_ATTR_ALIGNED(4);
  size_t uid_len;

  // TODO work with make, but not working with esp32s3 cmake
  uid_len = board_get_unique_id(uid, sizeof(uid));
 8003102:	f107 0318 	add.w	r3, r7, #24
 8003106:	2110      	movs	r1, #16
 8003108:	4618      	mov	r0, r3
 800310a:	f7ff f8c5 	bl	8002298 <board_get_unique_id>
 800310e:	6378      	str	r0, [r7, #52]	@ 0x34

  if ( uid_len > max_chars / 2u ) {
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	085b      	lsrs	r3, r3, #1
 8003114:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003116:	429a      	cmp	r2, r3
 8003118:	d902      	bls.n	8003120 <board_usb_get_serial+0x28>
    uid_len = max_chars / 2u;
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	085b      	lsrs	r3, r3, #1
 800311e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  for ( size_t i = 0; i < uid_len; i++ ) {
 8003120:	2300      	movs	r3, #0
 8003122:	633b      	str	r3, [r7, #48]	@ 0x30
 8003124:	e030      	b.n	8003188 <board_usb_get_serial+0x90>
    for ( size_t j = 0; j < 2; j++ ) {
 8003126:	2300      	movs	r3, #0
 8003128:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800312a:	e027      	b.n	800317c <board_usb_get_serial+0x84>
      const unsigned char nibble_to_hex[16] = {
 800312c:	4b1b      	ldr	r3, [pc, #108]	@ (800319c <board_usb_get_serial+0xa4>)
 800312e:	f107 0408 	add.w	r4, r7, #8
 8003132:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003134:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
          '0', '1', '2', '3', '4', '5', '6', '7',
          '8', '9', 'A', 'B', 'C', 'D', 'E', 'F'
      };
      const uint8_t nibble = (uint8_t) ((uid[i] >> (j * 4u)) & 0xfu);
 8003138:	f107 0218 	add.w	r2, r7, #24
 800313c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800313e:	4413      	add	r3, r2
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	461a      	mov	r2, r3
 8003144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	fa42 f303 	asr.w	r3, r2, r3
 800314c:	b2db      	uxtb	r3, r3
 800314e:	f003 030f 	and.w	r3, r3, #15
 8003152:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      desc_str1[i * 2 + (1 - j)] = nibble_to_hex[nibble]; // UTF-16-LE
 8003156:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800315a:	3338      	adds	r3, #56	@ 0x38
 800315c:	443b      	add	r3, r7
 800315e:	f813 1c30 	ldrb.w	r1, [r3, #-48]
 8003162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003164:	005a      	lsls	r2, r3, #1
 8003166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	3301      	adds	r3, #1
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	4413      	add	r3, r2
 8003172:	460a      	mov	r2, r1
 8003174:	801a      	strh	r2, [r3, #0]
    for ( size_t j = 0; j < 2; j++ ) {
 8003176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003178:	3301      	adds	r3, #1
 800317a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800317c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800317e:	2b01      	cmp	r3, #1
 8003180:	d9d4      	bls.n	800312c <board_usb_get_serial+0x34>
  for ( size_t i = 0; i < uid_len; i++ ) {
 8003182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003184:	3301      	adds	r3, #1
 8003186:	633b      	str	r3, [r7, #48]	@ 0x30
 8003188:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800318a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800318c:	429a      	cmp	r2, r3
 800318e:	d3ca      	bcc.n	8003126 <board_usb_get_serial+0x2e>
    }
  }

  return 2 * uid_len;
 8003190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003192:	005b      	lsls	r3, r3, #1
}
 8003194:	4618      	mov	r0, r3
 8003196:	373c      	adds	r7, #60	@ 0x3c
 8003198:	46bd      	mov	sp, r7
 800319a:	bd90      	pop	{r4, r7, pc}
 800319c:	08014928 	.word	0x08014928

080031a0 <tud_descriptor_device_cb>:
};

// Invoked when received GET DEVICE DESCRIPTOR
// Application return pointer to descriptor
uint8_t const * tud_descriptor_device_cb(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  return (uint8_t const *) &desc_device;
 80031a4:	4b02      	ldr	r3, [pc, #8]	@ (80031b0 <tud_descriptor_device_cb+0x10>)
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr
 80031b0:	080149c8 	.word	0x080149c8

080031b4 <tud_descriptor_configuration_cb>:

// Invoked when received GET CONFIGURATION DESCRIPTOR
// Application return pointer to descriptor
// Descriptor contents must exist long enough for transfer to complete
uint8_t const * tud_descriptor_configuration_cb(uint8_t index)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	4603      	mov	r3, r0
 80031bc:	71fb      	strb	r3, [r7, #7]
  (void) index; // for multiple configurations
  return desc_fs_configuration;
 80031be:	4b03      	ldr	r3, [pc, #12]	@ (80031cc <tud_descriptor_configuration_cb+0x18>)
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr
 80031cc:	080149dc 	.word	0x080149dc

080031d0 <tud_descriptor_string_cb>:

static uint16_t _desc_str[32 + 1];

// Invoked when received GET STRING DESCRIPTOR request
// Application return pointer to descriptor, whose contents must exist long enough for transfer to complete
uint16_t const *tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	4603      	mov	r3, r0
 80031d8:	460a      	mov	r2, r1
 80031da:	71fb      	strb	r3, [r7, #7]
 80031dc:	4613      	mov	r3, r2
 80031de:	80bb      	strh	r3, [r7, #4]
  (void) langid;
  size_t chr_count;

  switch ( index ) {
 80031e0:	79fb      	ldrb	r3, [r7, #7]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d002      	beq.n	80031ec <tud_descriptor_string_cb+0x1c>
 80031e6:	2b03      	cmp	r3, #3
 80031e8:	d009      	beq.n	80031fe <tud_descriptor_string_cb+0x2e>
 80031ea:	e00f      	b.n	800320c <tud_descriptor_string_cb+0x3c>
    case STRID_LANGID:
      memcpy(&_desc_str[1], string_desc_arr[0], 2);
 80031ec:	4b24      	ldr	r3, [pc, #144]	@ (8003280 <tud_descriptor_string_cb+0xb0>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	4b23      	ldr	r3, [pc, #140]	@ (8003284 <tud_descriptor_string_cb+0xb4>)
 80031f6:	805a      	strh	r2, [r3, #2]
      chr_count = 1;
 80031f8:	2301      	movs	r3, #1
 80031fa:	617b      	str	r3, [r7, #20]
      break;
 80031fc:	e030      	b.n	8003260 <tud_descriptor_string_cb+0x90>

    case STRID_SERIAL:
      chr_count = board_usb_get_serial(_desc_str + 1, 32);
 80031fe:	4b22      	ldr	r3, [pc, #136]	@ (8003288 <tud_descriptor_string_cb+0xb8>)
 8003200:	2120      	movs	r1, #32
 8003202:	4618      	mov	r0, r3
 8003204:	f7ff ff78 	bl	80030f8 <board_usb_get_serial>
 8003208:	6178      	str	r0, [r7, #20]
      break;
 800320a:	e029      	b.n	8003260 <tud_descriptor_string_cb+0x90>

    default:
      // Note: the 0xEE index string is a Microsoft OS 1.0 Descriptors.
      // https://docs.microsoft.com/en-us/windows-hardware/drivers/usbcon/microsoft-defined-usb-descriptors

      if ( !(index < sizeof(string_desc_arr) / sizeof(string_desc_arr[0])) ) return NULL;
 800320c:	79fb      	ldrb	r3, [r7, #7]
 800320e:	2b05      	cmp	r3, #5
 8003210:	d901      	bls.n	8003216 <tud_descriptor_string_cb+0x46>
 8003212:	2300      	movs	r3, #0
 8003214:	e02f      	b.n	8003276 <tud_descriptor_string_cb+0xa6>

      const char *str = string_desc_arr[index];
 8003216:	79fb      	ldrb	r3, [r7, #7]
 8003218:	4a19      	ldr	r2, [pc, #100]	@ (8003280 <tud_descriptor_string_cb+0xb0>)
 800321a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800321e:	60fb      	str	r3, [r7, #12]

      // Cap at max char
      chr_count = strlen(str);
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f7fd f845 	bl	80002b0 <strlen>
 8003226:	6178      	str	r0, [r7, #20]
      size_t const max_count = sizeof(_desc_str) / sizeof(_desc_str[0]) - 1; // -1 for string type
 8003228:	2320      	movs	r3, #32
 800322a:	60bb      	str	r3, [r7, #8]
      if ( chr_count > max_count ) chr_count = max_count;
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	2b20      	cmp	r3, #32
 8003230:	d901      	bls.n	8003236 <tud_descriptor_string_cb+0x66>
 8003232:	2320      	movs	r3, #32
 8003234:	617b      	str	r3, [r7, #20]

      // Convert ASCII string into UTF-16
      for ( size_t i = 0; i < chr_count; i++ ) {
 8003236:	2300      	movs	r3, #0
 8003238:	613b      	str	r3, [r7, #16]
 800323a:	e00c      	b.n	8003256 <tud_descriptor_string_cb+0x86>
        _desc_str[1 + i] = str[i];
 800323c:	68fa      	ldr	r2, [r7, #12]
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	4413      	add	r3, r2
 8003242:	781a      	ldrb	r2, [r3, #0]
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	3301      	adds	r3, #1
 8003248:	4611      	mov	r1, r2
 800324a:	4a0e      	ldr	r2, [pc, #56]	@ (8003284 <tud_descriptor_string_cb+0xb4>)
 800324c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      for ( size_t i = 0; i < chr_count; i++ ) {
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	3301      	adds	r3, #1
 8003254:	613b      	str	r3, [r7, #16]
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	429a      	cmp	r2, r3
 800325c:	d3ee      	bcc.n	800323c <tud_descriptor_string_cb+0x6c>
      }
      break;
 800325e:	bf00      	nop
  }

  // first byte is length (including header), second byte is string type
  _desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8) | (2 * chr_count + 2));
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	3301      	adds	r3, #1
 8003264:	b29b      	uxth	r3, r3
 8003266:	005b      	lsls	r3, r3, #1
 8003268:	b29b      	uxth	r3, r3
 800326a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800326e:	b29a      	uxth	r2, r3
 8003270:	4b04      	ldr	r3, [pc, #16]	@ (8003284 <tud_descriptor_string_cb+0xb4>)
 8003272:	801a      	strh	r2, [r3, #0]

  return _desc_str;
 8003274:	4b03      	ldr	r3, [pc, #12]	@ (8003284 <tud_descriptor_string_cb+0xb4>)
}
 8003276:	4618      	mov	r0, r3
 8003278:	3718      	adds	r7, #24
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	20000004 	.word	0x20000004
 8003284:	20001374 	.word	0x20001374
 8003288:	20001376 	.word	0x20001376

0800328c <tud_descriptor_bos_cb>:
  TUD_BOS_DESCRIPTOR(BOS_TOTAL_LEN, 1),

  // Microsoft OS 2.0 descriptor
  TUD_BOS_MS_OS_20_DESCRIPTOR(MS_OS_20_DESC_LEN, 1)};

const uint8_t *tud_descriptor_bos_cb(void) {
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
  return desc_bos;
 8003290:	4b02      	ldr	r3, [pc, #8]	@ (800329c <tud_descriptor_bos_cb+0x10>)
}
 8003292:	4618      	mov	r0, r3
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	08014a3c 	.word	0x08014a3c

080032a0 <tud_vendor_control_xfer_cb>:
TU_VERIFY_STATIC(sizeof(desc_ms_os_20) == MS_OS_20_DESC_LEN, "Incorrect size");

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	4603      	mov	r3, r0
 80032a8:	603a      	str	r2, [r7, #0]
 80032aa:	71fb      	strb	r3, [r7, #7]
 80032ac:	460b      	mov	r3, r1
 80032ae:	71bb      	strb	r3, [r7, #6]
  // nothing to with DATA & ACK stage
  if (stage != CONTROL_STAGE_SETUP) {
 80032b0:	79bb      	ldrb	r3, [r7, #6]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d001      	beq.n	80032ba <tud_vendor_control_xfer_cb+0x1a>
    return true;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e037      	b.n	800332a <tud_vendor_control_xfer_cb+0x8a>
  }

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR) {
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	2b40      	cmp	r3, #64	@ 0x40
 80032c6:	d112      	bne.n	80032ee <tud_vendor_control_xfer_cb+0x4e>
    if (request->bRequest == VENDOR_REQUEST_MICROSOFT) {
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	785b      	ldrb	r3, [r3, #1]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d10e      	bne.n	80032ee <tud_vendor_control_xfer_cb+0x4e>
      if (request->wIndex == 7) {
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	889b      	ldrh	r3, [r3, #4]
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	2b07      	cmp	r3, #7
 80032d8:	d107      	bne.n	80032ea <tud_vendor_control_xfer_cb+0x4a>
        return tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_ms_os_20, MS_OS_20_DESC_LEN);
 80032da:	79f8      	ldrb	r0, [r7, #7]
 80032dc:	23a2      	movs	r3, #162	@ 0xa2
 80032de:	4a15      	ldr	r2, [pc, #84]	@ (8003334 <tud_vendor_control_xfer_cb+0x94>)
 80032e0:	6839      	ldr	r1, [r7, #0]
 80032e2:	f00a fa8d 	bl	800d800 <tud_control_xfer>
 80032e6:	4603      	mov	r3, r0
 80032e8:	e01f      	b.n	800332a <tud_vendor_control_xfer_cb+0x8a>
      } else {
        return false;
 80032ea:	2300      	movs	r3, #0
 80032ec:	e01d      	b.n	800332a <tud_vendor_control_xfer_cb+0x8a>
      }
    }
  }

  switch (request->bmRequestType_bit.type) {
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	f3c3 1341 	ubfx	r3, r3, #5, #2
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d114      	bne.n	8003326 <tud_vendor_control_xfer_cb+0x86>
    case TUSB_REQ_TYPE_VENDOR:
      switch (request->bRequest) {
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	785b      	ldrb	r3, [r3, #1]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d10e      	bne.n	8003322 <tud_vendor_control_xfer_cb+0x82>
        case VENDOR_REQUEST_MICROSOFT:
          if (request->wIndex == 7) {
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	889b      	ldrh	r3, [r3, #4]
 8003308:	b29b      	uxth	r3, r3
 800330a:	2b07      	cmp	r3, #7
 800330c:	d107      	bne.n	800331e <tud_vendor_control_xfer_cb+0x7e>
            return tud_control_xfer(rhport, request, (void *) (uintptr_t) desc_ms_os_20, MS_OS_20_DESC_LEN);
 800330e:	79f8      	ldrb	r0, [r7, #7]
 8003310:	23a2      	movs	r3, #162	@ 0xa2
 8003312:	4a08      	ldr	r2, [pc, #32]	@ (8003334 <tud_vendor_control_xfer_cb+0x94>)
 8003314:	6839      	ldr	r1, [r7, #0]
 8003316:	f00a fa73 	bl	800d800 <tud_control_xfer>
 800331a:	4603      	mov	r3, r0
 800331c:	e005      	b.n	800332a <tud_vendor_control_xfer_cb+0x8a>
          } else {
            return false;
 800331e:	2300      	movs	r3, #0
 8003320:	e003      	b.n	800332a <tud_vendor_control_xfer_cb+0x8a>
          }

        default:
          break;
 8003322:	bf00      	nop
      }
      break;
 8003324:	e000      	b.n	8003328 <tud_vendor_control_xfer_cb+0x88>

    default:
      break;
 8003326:	bf00      	nop
  }

  // stall unknown request
  return false;
 8003328:	2300      	movs	r3, #0
 800332a:	4618      	mov	r0, r3
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	08014a60 	.word	0x08014a60

08003338 <DWT_Init>:

#include "utils.h"
#include "stm32f4xx.h"

void DWT_Init(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable trace
 800333c:	4b09      	ldr	r3, [pc, #36]	@ (8003364 <DWT_Init+0x2c>)
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	4a08      	ldr	r2, [pc, #32]	@ (8003364 <DWT_Init+0x2c>)
 8003342:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003346:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;                                // Reset counter
 8003348:	4b07      	ldr	r3, [pc, #28]	@ (8003368 <DWT_Init+0x30>)
 800334a:	2200      	movs	r2, #0
 800334c:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;            // Start counter
 800334e:	4b06      	ldr	r3, [pc, #24]	@ (8003368 <DWT_Init+0x30>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a05      	ldr	r2, [pc, #20]	@ (8003368 <DWT_Init+0x30>)
 8003354:	f043 0301 	orr.w	r3, r3, #1
 8003358:	6013      	str	r3, [r2, #0]
}
 800335a:	bf00      	nop
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	e000edf0 	.word	0xe000edf0
 8003368:	e0001000 	.word	0xe0001000

0800336c <micros>:

uint32_t micros(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / (SystemCoreClock / 1000000);
 8003370:	4b07      	ldr	r3, [pc, #28]	@ (8003390 <micros+0x24>)
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	4b07      	ldr	r3, [pc, #28]	@ (8003394 <micros+0x28>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4907      	ldr	r1, [pc, #28]	@ (8003398 <micros+0x2c>)
 800337a:	fba1 1303 	umull	r1, r3, r1, r3
 800337e:	0c9b      	lsrs	r3, r3, #18
 8003380:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8003384:	4618      	mov	r0, r3
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	e0001000 	.word	0xe0001000
 8003394:	20000000 	.word	0x20000000
 8003398:	431bde83 	.word	0x431bde83

0800339c <delay_us>:

void delay_us(uint32_t us)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
    uint32_t cycles = (SystemCoreClock / 1000000) * us;
 80033a4:	4b0d      	ldr	r3, [pc, #52]	@ (80033dc <delay_us+0x40>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a0d      	ldr	r2, [pc, #52]	@ (80033e0 <delay_us+0x44>)
 80033aa:	fba2 2303 	umull	r2, r3, r2, r3
 80033ae:	0c9a      	lsrs	r2, r3, #18
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	fb02 f303 	mul.w	r3, r2, r3
 80033b6:	60fb      	str	r3, [r7, #12]
    uint32_t start = DWT->CYCCNT;
 80033b8:	4b0a      	ldr	r3, [pc, #40]	@ (80033e4 <delay_us+0x48>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < cycles);
 80033be:	bf00      	nop
 80033c0:	4b08      	ldr	r3, [pc, #32]	@ (80033e4 <delay_us+0x48>)
 80033c2:	685a      	ldr	r2, [r3, #4]
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d8f8      	bhi.n	80033c0 <delay_us+0x24>
}
 80033ce:	bf00      	nop
 80033d0:	bf00      	nop
 80033d2:	3714      	adds	r7, #20
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr
 80033dc:	20000000 	.word	0x20000000
 80033e0:	431bde83 	.word	0x431bde83
 80033e4:	e0001000 	.word	0xe0001000

080033e8 <_Z13softThresholdff>:
 */

#include "Subsystems/Navigation.h"

float softThreshold(float value, float threshold)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	ed87 0a01 	vstr	s0, [r7, #4]
 80033f2:	edc7 0a00 	vstr	s1, [r7]
    if (fabsf(value) < threshold)
 80033f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80033fa:	eef0 7ae7 	vabs.f32	s15, s15
 80033fe:	ed97 7a00 	vldr	s14, [r7]
 8003402:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800340a:	dd0c      	ble.n	8003426 <_Z13softThresholdff+0x3e>
        return value * (fabsf(value) / threshold); // Linear taper
 800340c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003410:	eef0 6ae7 	vabs.f32	s13, s15
 8003414:	edd7 7a00 	vldr	s15, [r7]
 8003418:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800341c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003420:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003424:	e001      	b.n	800342a <_Z13softThresholdff+0x42>
    return value;
 8003426:	edd7 7a01 	vldr	s15, [r7, #4]
}
 800342a:	eeb0 0a67 	vmov.f32	s0, s15
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <_ZN10NavigationC1EP13DataContainerP19__SPI_HandleTypeDefP20__UART_HandleTypeDef>:

Navigation::Navigation(DataContainer* data, SPI_HandleTypeDef* spiBus, UART_HandleTypeDef* uart)
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af02      	add	r7, sp, #8
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
 8003444:	603b      	str	r3, [r7, #0]
	: Subsystem(data),
	  imu(data, spiBus, SPI_CS1_GPIO_Port, SPI_CS1_Pin),
	  baro(data, spiBus, BARO_CS_GPIO_Port, BARO_CS_Pin),
	  gps(data, uart)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	68b9      	ldr	r1, [r7, #8]
 800344a:	4618      	mov	r0, r3
 800344c:	f7fe ff10 	bl	8002270 <_ZN9SubsystemC1EP13DataContainer>
 8003450:	4a60      	ldr	r2, [pc, #384]	@ (80035d4 <_ZN10NavigationC1EP13DataContainerP19__SPI_HandleTypeDefP20__UART_HandleTypeDef+0x19c>)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	601a      	str	r2, [r3, #0]
	  imu(data, spiBus, SPI_CS1_GPIO_Port, SPI_CS1_Pin),
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f103 0008 	add.w	r0, r3, #8
 800345c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003460:	9300      	str	r3, [sp, #0]
 8003462:	4b5d      	ldr	r3, [pc, #372]	@ (80035d8 <_ZN10NavigationC1EP13DataContainerP19__SPI_HandleTypeDefP20__UART_HandleTypeDef+0x1a0>)
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	68b9      	ldr	r1, [r7, #8]
 8003468:	f7fd fef2 	bl	8001250 <_ZN10LSM6DSV320C1EP13DataContainerP19__SPI_HandleTypeDefP12GPIO_TypeDeft>
	  baro(data, spiBus, BARO_CS_GPIO_Port, BARO_CS_Pin),
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f103 0050 	add.w	r0, r3, #80	@ 0x50
 8003472:	2320      	movs	r3, #32
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	4b59      	ldr	r3, [pc, #356]	@ (80035dc <_ZN10NavigationC1EP13DataContainerP19__SPI_HandleTypeDefP20__UART_HandleTypeDef+0x1a4>)
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	68b9      	ldr	r1, [r7, #8]
 800347c:	f7fe fc1c 	bl	8001cb8 <_ZN12MS560702BA03C1EP13DataContainerP19__SPI_HandleTypeDefP12GPIO_TypeDeft>
	  gps(data, uart)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	33b0      	adds	r3, #176	@ 0xb0
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	68b9      	ldr	r1, [r7, #8]
 8003488:	4618      	mov	r0, r3
 800348a:	f7fd fd93 	bl	8000fb4 <_ZN3GPSC1EP13DataContainerP20__UART_HandleTypeDef>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	33e8      	adds	r3, #232	@ 0xe8
 8003492:	4618      	mov	r0, r3
 8003494:	f002 f9a6 	bl	80057e4 <_ZN6MatrixIfLi3ELi1EEC1Ev>
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	33f4      	adds	r3, #244	@ 0xf4
 800349c:	4618      	mov	r0, r3
 800349e:	f002 f9a1 	bl	80057e4 <_ZN6MatrixIfLi3ELi1EEC1Ev>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80034a8:	4618      	mov	r0, r3
 80034aa:	f002 f9c1 	bl	8005830 <_ZN6MatrixIfLi9ELi1EEC1Ev>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 80034b4:	4618      	mov	r0, r3
 80034b6:	f002 f9e1 	bl	800587c <_ZN6MatrixIfLi7ELi1EEC1Ev>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80034c0:	4618      	mov	r0, r3
 80034c2:	f002 fa01 	bl	80058c8 <_ZN6MatrixIfLi9ELi9EEC1Ev>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80034cc:	4618      	mov	r0, r3
 80034ce:	f002 fa24 	bl	800591a <_ZN6MatrixIfLi7ELi9EEC1Ev>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80034d8:	4618      	mov	r0, r3
 80034da:	f002 f9f5 	bl	80058c8 <_ZN6MatrixIfLi9ELi9EEC1Ev>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80034e4:	4618      	mov	r0, r3
 80034e6:	f002 fa41 	bl	800596c <_ZN6MatrixIfLi7ELi7EEC1Ev>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f503 63b1 	add.w	r3, r3, #1416	@ 0x588
 80034f0:	4618      	mov	r0, r3
 80034f2:	f002 f9e9 	bl	80058c8 <_ZN6MatrixIfLi9ELi9EEC1Ev>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f203 63cc 	addw	r3, r3, #1740	@ 0x6cc
 80034fc:	4618      	mov	r0, r3
 80034fe:	f002 fa5e 	bl	80059be <_ZN6MatrixIfLi9ELi7EEC1Ev>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f503 63f9 	add.w	r3, r3, #1992	@ 0x7c8
 8003508:	4618      	mov	r0, r3
 800350a:	f002 fa2f 	bl	800596c <_ZN6MatrixIfLi7ELi7EEC1Ev>
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f603 038c 	addw	r3, r3, #2188	@ 0x88c
 8003514:	4618      	mov	r0, r3
 8003516:	f002 f9d7 	bl	80058c8 <_ZN6MatrixIfLi9ELi9EEC1Ev>
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f503 631d 	add.w	r3, r3, #2512	@ 0x9d0
 8003520:	4a2f      	ldr	r2, [pc, #188]	@ (80035e0 <_ZN10NavigationC1EP13DataContainerP19__SPI_HandleTypeDefP20__UART_HandleTypeDef+0x1a8>)
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f603 13d4 	addw	r3, r3, #2516	@ 0x9d4
 800352a:	4a2d      	ldr	r2, [pc, #180]	@ (80035e0 <_ZN10NavigationC1EP13DataContainerP19__SPI_HandleTypeDefP20__UART_HandleTypeDef+0x1a8>)
 800352c:	601a      	str	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f603 13d8 	addw	r3, r3, #2520	@ 0x9d8
 8003534:	4a2a      	ldr	r2, [pc, #168]	@ (80035e0 <_ZN10NavigationC1EP13DataContainerP19__SPI_HandleTypeDefP20__UART_HandleTypeDef+0x1a8>)
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f603 13dc 	addw	r3, r3, #2524	@ 0x9dc
 800353e:	4a28      	ldr	r2, [pc, #160]	@ (80035e0 <_ZN10NavigationC1EP13DataContainerP19__SPI_HandleTypeDefP20__UART_HandleTypeDef+0x1a8>)
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 29e0 	strb.w	r2, [r3, #2528]	@ 0x9e0
{
	data->KalmanFilterPositionX_m = 0.0f;
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	f04f 0200 	mov.w	r2, #0
 8003550:	675a      	str	r2, [r3, #116]	@ 0x74
	data->KalmanFilterPositionY_m = 0.0f;
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	f04f 0200 	mov.w	r2, #0
 8003558:	679a      	str	r2, [r3, #120]	@ 0x78
	data->KalmanFilterPositionZ_m = 0.0f;
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	67da      	str	r2, [r3, #124]	@ 0x7c

	data->KalmanFilterVelocityX_mps = 0.0f;
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	f04f 0200 	mov.w	r2, #0
 8003568:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	data->KalmanFilterVelocityY_mps = 0.0f;
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	f04f 0200 	mov.w	r2, #0
 8003572:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	data->KalmanFilterVelocityZ_mps = 0.0f;
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	f04f 0200 	mov.w	r2, #0
 800357c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

	data->KalmanFilterAccelerationX_mps2 = 0.0f;
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	data->KalmanFilterAccelerationY_mps2 = 0.0f;
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	f04f 0200 	mov.w	r2, #0
 8003590:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	data->KalmanFilterAccelerationZ_mps2 = 0.0f;
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	f04f 0200 	mov.w	r2, #0
 800359a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

	lastLoop = HAL_GetTick();
 800359e:	f003 fabb 	bl	8006b18 <HAL_GetTick>
 80035a2:	ee07 0a90 	vmov	s15, r0
 80035a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f603 13e4 	addw	r3, r3, #2532	@ 0x9e4
 80035b0:	edc3 7a00 	vstr	s15, [r3]
	last_us = micros();
 80035b4:	f7ff feda 	bl	800336c <micros>
 80035b8:	ee07 0a90 	vmov	s15, r0
 80035bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f603 230c 	addw	r3, r3, #2572	@ 0xa0c
 80035c6:	edc3 7a00 	vstr	s15, [r3]
}
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	4618      	mov	r0, r3
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	08014b10 	.word	0x08014b10
 80035d8:	40020800 	.word	0x40020800
 80035dc:	40020400 	.word	0x40020400
 80035e0:	3c23d70a 	.word	0x3c23d70a

080035e4 <_ZN10Navigation4initEv>:


int Navigation::init()
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]

	if (imu.deviceInit() < 0)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	3308      	adds	r3, #8
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7fd fe93 	bl	800131c <_ZN10LSM6DSV32010deviceInitEv>
 80035f6:	4603      	mov	r3, r0
 80035f8:	0fdb      	lsrs	r3, r3, #31
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d002      	beq.n	8003606 <_ZN10Navigation4initEv+0x22>
	{
		return -1;
 8003600:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003604:	e01d      	b.n	8003642 <_ZN10Navigation4initEv+0x5e>
	}

	if (baro.deviceInit() < 0)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	3350      	adds	r3, #80	@ 0x50
 800360a:	4618      	mov	r0, r3
 800360c:	f7fe fb7e 	bl	8001d0c <_ZN12MS560702BA0310deviceInitEv>
 8003610:	4603      	mov	r3, r0
 8003612:	0fdb      	lsrs	r3, r3, #31
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d002      	beq.n	8003620 <_ZN10Navigation4initEv+0x3c>
	{
		return -1;
 800361a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800361e:	e010      	b.n	8003642 <_ZN10Navigation4initEv+0x5e>
	}

	if (gps.deviceInit() < 0)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	33b0      	adds	r3, #176	@ 0xb0
 8003624:	4618      	mov	r0, r3
 8003626:	f7fd fcd5 	bl	8000fd4 <_ZN3GPS10deviceInitEv>
 800362a:	4603      	mov	r3, r0
 800362c:	0fdb      	lsrs	r3, r3, #31
 800362e:	b2db      	uxtb	r3, r3
 8003630:	2b00      	cmp	r3, #0
 8003632:	d002      	beq.n	800363a <_ZN10Navigation4initEv+0x56>
	{
		return -1;
 8003634:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003638:	e003      	b.n	8003642 <_ZN10Navigation4initEv+0x5e>
	}

	initializeQuaternion();
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 fda4 	bl	8004188 <_ZN10Navigation20initializeQuaternionEv>

	return 0;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3708      	adds	r7, #8
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	0000      	movs	r0, r0
 800364c:	0000      	movs	r0, r0
	...

08003650 <_ZN10Navigation6updateEv>:


int Navigation::update()
{
 8003650:	b590      	push	{r4, r7, lr}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
	now 	= micros();
 8003658:	f7ff fe88 	bl	800336c <micros>
 800365c:	ee07 0a90 	vmov	s15, r0
 8003660:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f603 13ec 	addw	r3, r3, #2540	@ 0x9ec
 800366a:	edc3 7a00 	vstr	s15, [r3]

	// Handle micros() overflow
	if (now > lastLoop)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f603 13ec 	addw	r3, r3, #2540	@ 0x9ec
 8003674:	ed93 7a00 	vldr	s14, [r3]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f603 13e4 	addw	r3, r3, #2532	@ 0x9e4
 800367e:	edd3 7a00 	vldr	s15, [r3]
 8003682:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800368a:	dd34      	ble.n	80036f6 <_ZN10Navigation6updateEv+0xa6>
	{
		dt_us 	= now - lastLoop;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f603 13ec 	addw	r3, r3, #2540	@ 0x9ec
 8003692:	ed93 7a00 	vldr	s14, [r3]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f603 13e4 	addw	r3, r3, #2532	@ 0x9e4
 800369c:	edd3 7a00 	vldr	s15, [r3]
 80036a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f603 2304 	addw	r3, r3, #2564	@ 0xa04
 80036aa:	edc3 7a00 	vstr	s15, [r3]
		dt_s  	= dt_us / 1000000.0f;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f603 2304 	addw	r3, r3, #2564	@ 0xa04
 80036b4:	ed93 7a00 	vldr	s14, [r3]
 80036b8:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 80038f0 <_ZN10Navigation6updateEv+0x2a0>
 80036bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 80036c6:	edc3 7a00 	vstr	s15, [r3]
		freq 	= 1.0f / dt_s;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 80036d0:	ed93 7a00 	vldr	s14, [r3]
 80036d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f603 13e8 	addw	r3, r3, #2536	@ 0x9e8
 80036e2:	edc3 7a00 	vstr	s15, [r3]
		lastLoop = now;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f603 13ec 	addw	r3, r3, #2540	@ 0x9ec
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f603 13e4 	addw	r3, r3, #2532	@ 0x9e4
 80036f4:	601a      	str	r2, [r3, #0]
	}
	// If now < lastLoop, micros() has overflowed and pretend that the dt didn't change

	dt2 = dt_s * dt_s;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 80036fc:	ed93 7a00 	vldr	s14, [r3]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8003706:	edd3 7a00 	vldr	s15, [r3]
 800370a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 8003714:	edc3 7a00 	vstr	s15, [r3]
	dt3 = dt2  * dt_s;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 800371e:	ed93 7a00 	vldr	s14, [r3]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8003728:	edd3 7a00 	vldr	s15, [r3]
 800372c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f603 13fc 	addw	r3, r3, #2556	@ 0x9fc
 8003736:	edc3 7a00 	vstr	s15, [r3]
	dt4 = dt3  * dt_s;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f603 13fc 	addw	r3, r3, #2556	@ 0x9fc
 8003740:	ed93 7a00 	vldr	s14, [r3]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 800374a:	edd3 7a00 	vldr	s15, [r3]
 800374e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f503 6320 	add.w	r3, r3, #2560	@ 0xa00
 8003758:	edc3 7a00 	vstr	s15, [r3]

	// -------------------------------------------------------------
	// Read Sensor Data
	// -------------------------------------------------------------

	baro.startConversion();
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	3350      	adds	r3, #80	@ 0x50
 8003760:	4618      	mov	r0, r3
 8003762:	f7fe fd69 	bl	8002238 <_ZN12MS560702BA0315startConversionEv>

	imu.updateDevice();
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	3308      	adds	r3, #8
 800376a:	4618      	mov	r0, r3
 800376c:	f7fe f91a 	bl	80019a4 <_ZN10LSM6DSV32012updateDeviceEv>

	lowG(0) = data->LSM6DSV320LowGAccelX_mps2;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	685c      	ldr	r4, [r3, #4]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	33e8      	adds	r3, #232	@ 0xe8
 8003778:	2100      	movs	r1, #0
 800377a:	4618      	mov	r0, r3
 800377c:	f002 f948 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8003780:	4602      	mov	r2, r0
 8003782:	68e3      	ldr	r3, [r4, #12]
 8003784:	6013      	str	r3, [r2, #0]
	lowG(1) = data->LSM6DSV320LowGAccelY_mps2;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685c      	ldr	r4, [r3, #4]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	33e8      	adds	r3, #232	@ 0xe8
 800378e:	2101      	movs	r1, #1
 8003790:	4618      	mov	r0, r3
 8003792:	f002 f93d 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8003796:	4602      	mov	r2, r0
 8003798:	6923      	ldr	r3, [r4, #16]
 800379a:	6013      	str	r3, [r2, #0]
	lowG(2) = data->LSM6DSV320LowGAccelZ_mps2;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685c      	ldr	r4, [r3, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	33e8      	adds	r3, #232	@ 0xe8
 80037a4:	2102      	movs	r1, #2
 80037a6:	4618      	mov	r0, r3
 80037a8:	f002 f932 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 80037ac:	4602      	mov	r2, r0
 80037ae:	6963      	ldr	r3, [r4, #20]
 80037b0:	6013      	str	r3, [r2, #0]

	highG(0) = data->LSM6DSV320HighGAccelX_mps2;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685c      	ldr	r4, [r3, #4]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	33f4      	adds	r3, #244	@ 0xf4
 80037ba:	2100      	movs	r1, #0
 80037bc:	4618      	mov	r0, r3
 80037be:	f002 f927 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 80037c2:	4602      	mov	r2, r0
 80037c4:	69a3      	ldr	r3, [r4, #24]
 80037c6:	6013      	str	r3, [r2, #0]
	highG(1) = data->LSM6DSV320HighGAccelY_mps2;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685c      	ldr	r4, [r3, #4]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	33f4      	adds	r3, #244	@ 0xf4
 80037d0:	2101      	movs	r1, #1
 80037d2:	4618      	mov	r0, r3
 80037d4:	f002 f91c 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 80037d8:	4602      	mov	r2, r0
 80037da:	69e3      	ldr	r3, [r4, #28]
 80037dc:	6013      	str	r3, [r2, #0]
	highG(2) = data->LSM6DSV320HighGAccelZ_mps2;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685c      	ldr	r4, [r3, #4]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	33f4      	adds	r3, #244	@ 0xf4
 80037e6:	2102      	movs	r1, #2
 80037e8:	4618      	mov	r0, r3
 80037ea:	f002 f911 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 80037ee:	4602      	mov	r2, r0
 80037f0:	6a23      	ldr	r3, [r4, #32]
 80037f2:	6013      	str	r3, [r2, #0]

	// -------------------------------------------------------------
	// Quaterion Intergration
	// -------------------------------------------------------------
	rollRate_rad	= data->LSM6DSV320GyroY_dps * DEG_TO_RAD;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7fc fec4 	bl	8000588 <__aeabi_f2d>
 8003800:	a339      	add	r3, pc, #228	@ (adr r3, 80038e8 <_ZN10Navigation6updateEv+0x298>)
 8003802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003806:	f7fc ff17 	bl	8000638 <__aeabi_dmul>
 800380a:	4602      	mov	r2, r0
 800380c:	460b      	mov	r3, r1
 800380e:	4610      	mov	r0, r2
 8003810:	4619      	mov	r1, r3
 8003812:	f04f 0200 	mov.w	r2, #0
 8003816:	4b37      	ldr	r3, [pc, #220]	@ (80038f4 <_ZN10Navigation6updateEv+0x2a4>)
 8003818:	f7fd f838 	bl	800088c <__aeabi_ddiv>
 800381c:	4602      	mov	r2, r0
 800381e:	460b      	mov	r3, r1
 8003820:	4610      	mov	r0, r2
 8003822:	4619      	mov	r1, r3
 8003824:	f7fd f9e0 	bl	8000be8 <__aeabi_d2f>
 8003828:	4602      	mov	r2, r0
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
	pitchRate_rad 	= data->LSM6DSV320GyroX_dps * DEG_TO_RAD;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4618      	mov	r0, r3
 8003838:	f7fc fea6 	bl	8000588 <__aeabi_f2d>
 800383c:	a32a      	add	r3, pc, #168	@ (adr r3, 80038e8 <_ZN10Navigation6updateEv+0x298>)
 800383e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003842:	f7fc fef9 	bl	8000638 <__aeabi_dmul>
 8003846:	4602      	mov	r2, r0
 8003848:	460b      	mov	r3, r1
 800384a:	4610      	mov	r0, r2
 800384c:	4619      	mov	r1, r3
 800384e:	f04f 0200 	mov.w	r2, #0
 8003852:	4b28      	ldr	r3, [pc, #160]	@ (80038f4 <_ZN10Navigation6updateEv+0x2a4>)
 8003854:	f7fd f81a 	bl	800088c <__aeabi_ddiv>
 8003858:	4602      	mov	r2, r0
 800385a:	460b      	mov	r3, r1
 800385c:	4610      	mov	r0, r2
 800385e:	4619      	mov	r1, r3
 8003860:	f7fd f9c2 	bl	8000be8 <__aeabi_d2f>
 8003864:	4602      	mov	r2, r0
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
	yawRate_rad 	= data->LSM6DSV320GyroZ_dps * DEG_TO_RAD;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	4618      	mov	r0, r3
 8003874:	f7fc fe88 	bl	8000588 <__aeabi_f2d>
 8003878:	a31b      	add	r3, pc, #108	@ (adr r3, 80038e8 <_ZN10Navigation6updateEv+0x298>)
 800387a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387e:	f7fc fedb 	bl	8000638 <__aeabi_dmul>
 8003882:	4602      	mov	r2, r0
 8003884:	460b      	mov	r3, r1
 8003886:	4610      	mov	r0, r2
 8003888:	4619      	mov	r1, r3
 800388a:	f04f 0200 	mov.w	r2, #0
 800388e:	4b19      	ldr	r3, [pc, #100]	@ (80038f4 <_ZN10Navigation6updateEv+0x2a4>)
 8003890:	f7fc fffc 	bl	800088c <__aeabi_ddiv>
 8003894:	4602      	mov	r2, r0
 8003896:	460b      	mov	r3, r1
 8003898:	4610      	mov	r0, r2
 800389a:	4619      	mov	r1, r3
 800389c:	f7fd f9a4 	bl	8000be8 <__aeabi_d2f>
 80038a0:	4602      	mov	r2, r0
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

	// integrate quaternion
	integrateQuaternion();
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 f989 	bl	8003bc0 <_ZN10Navigation19integrateQuaternionEv>

	// Rotate Accelerometer data by quaterion to get it to earth reference frame
	rotateVectorByQuaternion(lowG);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	33e8      	adds	r3, #232	@ 0xe8
 80038b2:	4619      	mov	r1, r3
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f000 f89d 	bl	80039f4 <_ZN10Navigation24rotateVectorByQuaternionER6MatrixIfLi3ELi1EE>
    rotateVectorByQuaternion(highG);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	33f4      	adds	r3, #244	@ 0xf4
 80038be:	4619      	mov	r1, r3
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f000 f897 	bl	80039f4 <_ZN10Navigation24rotateVectorByQuaternionER6MatrixIfLi3ELi1EE>

	baro.updateDevice();
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	3350      	adds	r3, #80	@ 0x50
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fe fad4 	bl	8001e78 <_ZN12MS560702BA0312updateDeviceEv>

	// -------------------------------------------------------------
	// Kalman Filter
	// -------------------------------------------------------------

	if (!isKalmanFilterInit)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f893 39e0 	ldrb.w	r3, [r3, #2528]	@ 0x9e0
 80038d6:	f083 0301 	eor.w	r3, r3, #1
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d00b      	beq.n	80038f8 <_ZN10Navigation6updateEv+0x2a8>
		initKalmanFilter();
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 fdfb 	bl	80044dc <_ZN10Navigation16initKalmanFilterEv>
 80038e6:	e007      	b.n	80038f8 <_ZN10Navigation6updateEv+0x2a8>
 80038e8:	54442d18 	.word	0x54442d18
 80038ec:	400921fb 	.word	0x400921fb
 80038f0:	49742400 	.word	0x49742400
 80038f4:	40668000 	.word	0x40668000

	updateKalmanFilter();
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f001 fa57 	bl	8004dac <_ZN10Navigation18updateKalmanFilterEv>
	runKalmanFilter();
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f001 fd6a 	bl	80053d8 <_ZN10Navigation15runKalmanFilterEv>

	data->KalmanFilterPositionX_m			= x(0);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800390a:	2100      	movs	r1, #0
 800390c:	4618      	mov	r0, r3
 800390e:	f002 f88e 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 8003912:	4602      	mov	r2, r0
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	6812      	ldr	r2, [r2, #0]
 800391a:	675a      	str	r2, [r3, #116]	@ 0x74
	data->KalmanFilterAccelerationX_mps2	= x(1);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003922:	2101      	movs	r1, #1
 8003924:	4618      	mov	r0, r3
 8003926:	f002 f882 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 800392a:	4602      	mov	r2, r0
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	6812      	ldr	r2, [r2, #0]
 8003932:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	data->KalmanFilterVelocityX_mps			= x(2);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800393c:	2102      	movs	r1, #2
 800393e:	4618      	mov	r0, r3
 8003940:	f002 f875 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 8003944:	4602      	mov	r2, r0
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	6812      	ldr	r2, [r2, #0]
 800394c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

	data->KalmanFilterPositionY_m			= x(3);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003956:	2103      	movs	r1, #3
 8003958:	4618      	mov	r0, r3
 800395a:	f002 f868 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 800395e:	4602      	mov	r2, r0
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	6812      	ldr	r2, [r2, #0]
 8003966:	679a      	str	r2, [r3, #120]	@ 0x78
	data->KalmanFilterAccelerationY_mps2	= x(4);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800396e:	2104      	movs	r1, #4
 8003970:	4618      	mov	r0, r3
 8003972:	f002 f85c 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 8003976:	4602      	mov	r2, r0
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	6812      	ldr	r2, [r2, #0]
 800397e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	data->KalmanFilterVelocityY_mps			= x(5);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003988:	2105      	movs	r1, #5
 800398a:	4618      	mov	r0, r3
 800398c:	f002 f84f 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 8003990:	4602      	mov	r2, r0
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	6812      	ldr	r2, [r2, #0]
 8003998:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

	data->KalmanFilterPositionZ_m			= x(6);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80039a2:	2106      	movs	r1, #6
 80039a4:	4618      	mov	r0, r3
 80039a6:	f002 f842 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 80039aa:	4602      	mov	r2, r0
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	6812      	ldr	r2, [r2, #0]
 80039b2:	67da      	str	r2, [r3, #124]	@ 0x7c
	data->KalmanFilterAccelerationZ_mps2	= x(7);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80039ba:	2107      	movs	r1, #7
 80039bc:	4618      	mov	r0, r3
 80039be:	f002 f836 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 80039c2:	4602      	mov	r2, r0
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	6812      	ldr	r2, [r2, #0]
 80039ca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	data->KalmanFilterVelocityZ_mps			= x(8);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80039d4:	2108      	movs	r1, #8
 80039d6:	4618      	mov	r0, r3
 80039d8:	f002 f829 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 80039dc:	4602      	mov	r2, r0
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	6812      	ldr	r2, [r2, #0]
 80039e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

	return 0;
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	370c      	adds	r7, #12
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd90      	pop	{r4, r7, pc}
 80039f2:	bf00      	nop

080039f4 <_ZN10Navigation24rotateVectorByQuaternionER6MatrixIfLi3ELi1EE>:

void Navigation::rotateVectorByQuaternion(Matrix<float, 3, 1>& vec)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	ed2d 8b02 	vpush	{d8}
 80039fa:	b090      	sub	sp, #64	@ 0x40
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
    // Rotate vector from body frame to earth frame using quaternion
    // Formula: v' = q * v * q^(-1)
    // For unit quaternions: q^(-1) = q* (conjugate)

    float qw = data->quaternionW;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
    float qx = data->quaternionX;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a10:	63bb      	str	r3, [r7, #56]	@ 0x38
    float qy = data->quaternionY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a18:	637b      	str	r3, [r7, #52]	@ 0x34
    float qz = data->quaternionZ;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a20:	633b      	str	r3, [r7, #48]	@ 0x30

    float vx = vec(0);
 8003a22:	2100      	movs	r1, #0
 8003a24:	6838      	ldr	r0, [r7, #0]
 8003a26:	f001 fff3 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float vy = vec(1);
 8003a30:	2101      	movs	r1, #1
 8003a32:	6838      	ldr	r0, [r7, #0]
 8003a34:	f001 ffec 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    float vz = vec(2);
 8003a3e:	2102      	movs	r1, #2
 8003a40:	6838      	ldr	r0, [r7, #0]
 8003a42:	f001 ffe5 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8003a46:	4603      	mov	r3, r0
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	627b      	str	r3, [r7, #36]	@ 0x24

    // Optimized rotation: v' = v + 2*r x (r x v + w*v)
    // where r = [qx, qy, qz] and w = qw

    // First cross product: r x v
    float cx = qy * vz - qz * vy;
 8003a4c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003a50:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003a54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a58:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8003a5c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003a60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a68:	edc7 7a08 	vstr	s15, [r7, #32]
    float cy = qz * vx - qx * vz;
 8003a6c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003a70:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003a74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a78:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8003a7c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003a80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a88:	edc7 7a07 	vstr	s15, [r7, #28]
    float cz = qx * vy - qy * vx;
 8003a8c:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003a90:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003a94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a98:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8003a9c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003aa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003aa4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003aa8:	edc7 7a06 	vstr	s15, [r7, #24]

    // Add w*v
    cx += qw * vx;
 8003aac:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8003ab0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003ab4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ab8:	ed97 7a08 	vldr	s14, [r7, #32]
 8003abc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ac0:	edc7 7a08 	vstr	s15, [r7, #32]
    cy += qw * vy;
 8003ac4:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8003ac8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003acc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ad0:	ed97 7a07 	vldr	s14, [r7, #28]
 8003ad4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ad8:	edc7 7a07 	vstr	s15, [r7, #28]
    cz += qw * vz;
 8003adc:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8003ae0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003ae4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ae8:	ed97 7a06 	vldr	s14, [r7, #24]
 8003aec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003af0:	edc7 7a06 	vstr	s15, [r7, #24]

    // Second cross product: r x (r x v + w*v)
    float rx = qy * cz - qz * cy;
 8003af4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003af8:	edd7 7a06 	vldr	s15, [r7, #24]
 8003afc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b00:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8003b04:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b10:	edc7 7a05 	vstr	s15, [r7, #20]
    float ry = qz * cx - qx * cz;
 8003b14:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003b18:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b20:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8003b24:	edd7 7a06 	vldr	s15, [r7, #24]
 8003b28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b30:	edc7 7a04 	vstr	s15, [r7, #16]
    float rz = qx * cy - qy * cx;
 8003b34:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003b38:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b40:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8003b44:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b50:	edc7 7a03 	vstr	s15, [r7, #12]

    // Final result: v + 2 * (r x (r x v + w*v))
    vec(0) = vx + 2.0f * rx;
 8003b54:	edd7 7a05 	vldr	s15, [r7, #20]
 8003b58:	ee37 8aa7 	vadd.f32	s16, s15, s15
 8003b5c:	2100      	movs	r1, #0
 8003b5e:	6838      	ldr	r0, [r7, #0]
 8003b60:	f001 ff56 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8003b64:	4603      	mov	r3, r0
 8003b66:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003b6a:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003b6e:	edc3 7a00 	vstr	s15, [r3]
    vec(1) = vy + 2.0f * ry;
 8003b72:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b76:	ee37 8aa7 	vadd.f32	s16, s15, s15
 8003b7a:	2101      	movs	r1, #1
 8003b7c:	6838      	ldr	r0, [r7, #0]
 8003b7e:	f001 ff47 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8003b82:	4603      	mov	r3, r0
 8003b84:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003b88:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003b8c:	edc3 7a00 	vstr	s15, [r3]
    vec(2) = vz + 2.0f * rz;
 8003b90:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b94:	ee37 8aa7 	vadd.f32	s16, s15, s15
 8003b98:	2102      	movs	r1, #2
 8003b9a:	6838      	ldr	r0, [r7, #0]
 8003b9c:	f001 ff38 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003ba6:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003baa:	edc3 7a00 	vstr	s15, [r3]
}
 8003bae:	bf00      	nop
 8003bb0:	3740      	adds	r7, #64	@ 0x40
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	ecbd 8b02 	vpop	{d8}
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	0000      	movs	r0, r0
 8003bbc:	0000      	movs	r0, r0
	...

08003bc0 <_ZN10Navigation19integrateQuaternionEv>:

void Navigation::integrateQuaternion()
{
 8003bc0:	b590      	push	{r4, r7, lr}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
	pitchRate_rad = softThreshold(pitchRate_rad, GYRO_THRESHOLD_DPS);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	edd3 7a33 	vldr	s15, [r3, #204]	@ 0xcc
 8003bce:	eddf 0aaa 	vldr	s1, [pc, #680]	@ 8003e78 <_ZN10Navigation19integrateQuaternionEv+0x2b8>
 8003bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8003bd6:	f7ff fc07 	bl	80033e8 <_Z13softThresholdff>
 8003bda:	eef0 7a40 	vmov.f32	s15, s0
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	edc3 7a33 	vstr	s15, [r3, #204]	@ 0xcc
	rollRate_rad  = softThreshold(rollRate_rad,  GYRO_THRESHOLD_DPS);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 8003bea:	eddf 0aa3 	vldr	s1, [pc, #652]	@ 8003e78 <_ZN10Navigation19integrateQuaternionEv+0x2b8>
 8003bee:	eeb0 0a67 	vmov.f32	s0, s15
 8003bf2:	f7ff fbf9 	bl	80033e8 <_Z13softThresholdff>
 8003bf6:	eef0 7a40 	vmov.f32	s15, s0
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8
	yawRate_rad   = softThreshold(yawRate_rad,   GYRO_THRESHOLD_DPS);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8003c06:	eddf 0a9c 	vldr	s1, [pc, #624]	@ 8003e78 <_ZN10Navigation19integrateQuaternionEv+0x2b8>
 8003c0a:	eeb0 0a67 	vmov.f32	s0, s15
 8003c0e:	f7ff fbeb 	bl	80033e8 <_Z13softThresholdff>
 8003c12:	eef0 7a40 	vmov.f32	s15, s0
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	edc3 7a34 	vstr	s15, [r3, #208]	@ 0xd0

	quaternionWDot = 0.5f * (-pitchRate_rad * data->quaternionX - rollRate_rad * data->quaternionY - yawRate_rad   * data->quaternionZ);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	edd3 7a33 	vldr	s15, [r3, #204]	@ 0xcc
 8003c22:	eeb1 7a67 	vneg.f32	s14, s15
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8003c2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	edd3 6a32 	vldr	s13, [r3, #200]	@ 0xc8
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8003c40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c44:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	edd3 6a34 	vldr	s13, [r3, #208]	@ 0xd0
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8003c56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c5e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003c62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	edc3 7a2e 	vstr	s15, [r3, #184]	@ 0xb8
	quaternionXDot = 0.5f * ( pitchRate_rad * data->quaternionW + yawRate_rad  * data->quaternionY - rollRate_rad  * data->quaternionZ);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8003c7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	edd3 6a34 	vldr	s13, [r3, #208]	@ 0xd0
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8003c8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	edd3 6a32 	vldr	s13, [r3, #200]	@ 0xc8
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8003ca2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ca6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003caa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003cae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	edc3 7a2f 	vstr	s15, [r3, #188]	@ 0xbc
	quaternionYDot = 0.5f * ( rollRate_rad 	* data->quaternionW - yawRate_rad  * data->quaternionX + pitchRate_rad * data->quaternionZ);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	ed93 7a32 	vldr	s14, [r3, #200]	@ 0xc8
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8003cc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	edd3 6a34 	vldr	s13, [r3, #208]	@ 0xd0
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8003cd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003cdc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	edd3 6a33 	vldr	s13, [r3, #204]	@ 0xcc
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8003cee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003cf2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cf6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003cfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0
	quaternionZDot = 0.5f * ( yawRate_rad 	* data->quaternionW + rollRate_rad * data->quaternionX - pitchRate_rad * data->quaternionY);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	ed93 7a34 	vldr	s14, [r3, #208]	@ 0xd0
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8003d12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	edd3 6a32 	vldr	s13, [r3, #200]	@ 0xc8
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8003d24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d28:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	edd3 6a33 	vldr	s13, [r3, #204]	@ 0xcc
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8003d3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d42:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003d46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	edc3 7a31 	vstr	s15, [r3, #196]	@ 0xc4

	data->quaternionW += quaternionWDot * dt_s;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	edd3 6a2e 	vldr	s13, [r3, #184]	@ 0xb8
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8003d64:	edd3 7a00 	vldr	s15, [r3]
 8003d68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d74:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
	data->quaternionX += quaternionXDot * dt_s;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	edd3 6a2f 	vldr	s13, [r3, #188]	@ 0xbc
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8003d8c:	edd3 7a00 	vldr	s15, [r3]
 8003d90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d9c:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
	data->quaternionY += quaternionYDot * dt_s;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	edd3 6a30 	vldr	s13, [r3, #192]	@ 0xc0
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8003db4:	edd3 7a00 	vldr	s15, [r3]
 8003db8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dc4:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
	data->quaternionZ += quaternionZDot * dt_s;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	edd3 6a31 	vldr	s13, [r3, #196]	@ 0xc4
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8003ddc:	edd3 7a00 	vldr	s15, [r3]
 8003de0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dec:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60

	data->quaternionNorm = sqrtf( data->quaternionW * data->quaternionW +
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8003e00:	ee27 7a27 	vmul.f32	s14, s14, s15
								  data->quaternionX * data->quaternionX +
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8003e14:	ee66 7aa7 	vmul.f32	s15, s13, s15
	data->quaternionNorm = sqrtf( data->quaternionW * data->quaternionW +
 8003e18:	ee37 7a27 	vadd.f32	s14, s14, s15
								  data->quaternionY * data->quaternionY +
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8003e2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
								  data->quaternionX * data->quaternionX +
 8003e30:	ee37 7a27 	vadd.f32	s14, s14, s15
								  data->quaternionZ * data->quaternionZ);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8003e44:	ee66 7aa7 	vmul.f32	s15, s13, s15
	data->quaternionNorm = sqrtf( data->quaternionW * data->quaternionW +
 8003e48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685c      	ldr	r4, [r3, #4]
 8003e50:	eeb0 0a67 	vmov.f32	s0, s15
 8003e54:	f00c fbb2 	bl	80105bc <sqrtf>
 8003e58:	eef0 7a40 	vmov.f32	s15, s0
 8003e5c:	edc4 7a19 	vstr	s15, [r4, #100]	@ 0x64

	if (data->quaternionNorm > 1e-6f)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8003e68:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8003e7c <_ZN10Navigation19integrateQuaternionEv+0x2bc>
 8003e6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e74:	dd3f      	ble.n	8003ef6 <_ZN10Navigation19integrateQuaternionEv+0x336>
 8003e76:	e005      	b.n	8003e84 <_ZN10Navigation19integrateQuaternionEv+0x2c4>
 8003e78:	3dcccccd 	.word	0x3dcccccd
 8003e7c:	358637bd 	.word	0x358637bd
 8003e80:	43340000 	.word	0x43340000
	{
		data->quaternionW /= data->quaternionNorm;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e9c:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
		data->quaternionX /= data->quaternionNorm;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003eb8:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
		data->quaternionY /= data->quaternionNorm;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ed4:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
		data->quaternionZ /= data->quaternionNorm;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ef0:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
 8003ef4:	e013      	b.n	8003f1e <_ZN10Navigation19integrateQuaternionEv+0x35e>
	} else {
		data->quaternionW = 1.0f;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003efe:	655a      	str	r2, [r3, #84]	@ 0x54
		data->quaternionX = 0.0f;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f04f 0200 	mov.w	r2, #0
 8003f08:	659a      	str	r2, [r3, #88]	@ 0x58
		data->quaternionY = 0.0f;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f04f 0200 	mov.w	r2, #0
 8003f12:	65da      	str	r2, [r3, #92]	@ 0x5c
		data->quaternionZ = 0.0f;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f04f 0200 	mov.w	r2, #0
 8003f1c:	661a      	str	r2, [r3, #96]	@ 0x60
	}

	siny_cosp = 2.0f * (data->quaternionW * data->quaternionY - data->quaternionZ * data->quaternionX);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8003f2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8003f42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003f46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f4a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
    cosy_cosp = 1.0f - 2.0f * (data->quaternionX * data->quaternionX + data->quaternionY * data->quaternionY);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8003f64:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8003f78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003f7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f80:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003f84:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003f88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	edc3 7a36 	vstr	s15, [r3, #216]	@ 0xd8
    data->roll = atan2f(siny_cosp, cosy_cosp) * RAD_TO_DEG;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	ed93 7a36 	vldr	s14, [r3, #216]	@ 0xd8
 8003f9e:	eef0 0a47 	vmov.f32	s1, s14
 8003fa2:	eeb0 0a67 	vmov.f32	s0, s15
 8003fa6:	f00c faaf 	bl	8010508 <atan2f>
 8003faa:	eef0 7a40 	vmov.f32	s15, s0
 8003fae:	ed1f 7a4c 	vldr	s14, [pc, #-304]	@ 8003e80 <_ZN10Navigation19integrateQuaternionEv+0x2c0>
 8003fb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fb6:	ee17 0a90 	vmov	r0, s15
 8003fba:	f7fc fae5 	bl	8000588 <__aeabi_f2d>
 8003fbe:	a36e      	add	r3, pc, #440	@ (adr r3, 8004178 <_ZN10Navigation19integrateQuaternionEv+0x5b8>)
 8003fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc4:	f7fc fc62 	bl	800088c <__aeabi_ddiv>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	460b      	mov	r3, r1
 8003fcc:	4610      	mov	r0, r2
 8003fce:	4619      	mov	r1, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685c      	ldr	r4, [r3, #4]
 8003fd4:	f7fc fe08 	bl	8000be8 <__aeabi_d2f>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	66a3      	str	r3, [r4, #104]	@ 0x68

    // Pitch (rotation about X-axis)
    sinp = 2.0f * (data->quaternionW * data->quaternionX + data->quaternionY * data->quaternionZ);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8003fec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8004000:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004004:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004008:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	edc3 7a37 	vstr	s15, [r3, #220]	@ 0xdc
    if (fabsf(sinp) >= 1.0f)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	edd3 7a37 	vldr	s15, [r3, #220]	@ 0xdc
 8004018:	eef0 7ae7 	vabs.f32	s15, s15
 800401c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004020:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004028:	db22      	blt.n	8004070 <_ZN10Navigation19integrateQuaternionEv+0x4b0>
        data->pitch = copysignf(M_PI / 2.0f, sinp) * RAD_TO_DEG; // Use 90 degrees if out of range
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	edd3 7a37 	vldr	s15, [r3, #220]	@ 0xdc
 8004030:	eef0 0a67 	vmov.f32	s1, s15
 8004034:	ed9f 0a52 	vldr	s0, [pc, #328]	@ 8004180 <_ZN10Navigation19integrateQuaternionEv+0x5c0>
 8004038:	f00c fb7a 	bl	8010730 <copysignf>
 800403c:	eef0 7a40 	vmov.f32	s15, s0
 8004040:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8004184 <_ZN10Navigation19integrateQuaternionEv+0x5c4>
 8004044:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004048:	ee17 0a90 	vmov	r0, s15
 800404c:	f7fc fa9c 	bl	8000588 <__aeabi_f2d>
 8004050:	a349      	add	r3, pc, #292	@ (adr r3, 8004178 <_ZN10Navigation19integrateQuaternionEv+0x5b8>)
 8004052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004056:	f7fc fc19 	bl	800088c <__aeabi_ddiv>
 800405a:	4602      	mov	r2, r0
 800405c:	460b      	mov	r3, r1
 800405e:	4610      	mov	r0, r2
 8004060:	4619      	mov	r1, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685c      	ldr	r4, [r3, #4]
 8004066:	f7fc fdbf 	bl	8000be8 <__aeabi_d2f>
 800406a:	4603      	mov	r3, r0
 800406c:	66e3      	str	r3, [r4, #108]	@ 0x6c
 800406e:	e01f      	b.n	80040b0 <_ZN10Navigation19integrateQuaternionEv+0x4f0>
    else
        data->pitch = asinf(sinp) * RAD_TO_DEG;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	edd3 7a37 	vldr	s15, [r3, #220]	@ 0xdc
 8004076:	eeb0 0a67 	vmov.f32	s0, s15
 800407a:	f00c fa19 	bl	80104b0 <asinf>
 800407e:	eef0 7a40 	vmov.f32	s15, s0
 8004082:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8004184 <_ZN10Navigation19integrateQuaternionEv+0x5c4>
 8004086:	ee67 7a87 	vmul.f32	s15, s15, s14
 800408a:	ee17 0a90 	vmov	r0, s15
 800408e:	f7fc fa7b 	bl	8000588 <__aeabi_f2d>
 8004092:	a339      	add	r3, pc, #228	@ (adr r3, 8004178 <_ZN10Navigation19integrateQuaternionEv+0x5b8>)
 8004094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004098:	f7fc fbf8 	bl	800088c <__aeabi_ddiv>
 800409c:	4602      	mov	r2, r0
 800409e:	460b      	mov	r3, r1
 80040a0:	4610      	mov	r0, r2
 80040a2:	4619      	mov	r1, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685c      	ldr	r4, [r3, #4]
 80040a8:	f7fc fd9e 	bl	8000be8 <__aeabi_d2f>
 80040ac:	4603      	mov	r3, r0
 80040ae:	66e3      	str	r3, [r4, #108]	@ 0x6c

    // Yaw (rotation about Z-axis)
    sinr_cosp = 2.0f * (data->quaternionW * data->quaternionZ + data->quaternionX * data->quaternionY);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 80040c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 80040d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80040d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040dc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	edc3 7a38 	vstr	s15, [r3, #224]	@ 0xe0
    cosr_cosp = 1.0f - 2.0f * (data->quaternionY * data->quaternionY + data->quaternionZ * data->quaternionZ);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 80040f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800410a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800410e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004112:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004116:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800411a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	edc3 7a39 	vstr	s15, [r3, #228]	@ 0xe4
    data->yaw = atan2f(sinr_cosp, cosr_cosp) * RAD_TO_DEG;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	edd3 7a38 	vldr	s15, [r3, #224]	@ 0xe0
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	ed93 7a39 	vldr	s14, [r3, #228]	@ 0xe4
 8004130:	eef0 0a47 	vmov.f32	s1, s14
 8004134:	eeb0 0a67 	vmov.f32	s0, s15
 8004138:	f00c f9e6 	bl	8010508 <atan2f>
 800413c:	eef0 7a40 	vmov.f32	s15, s0
 8004140:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8004184 <_ZN10Navigation19integrateQuaternionEv+0x5c4>
 8004144:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004148:	ee17 0a90 	vmov	r0, s15
 800414c:	f7fc fa1c 	bl	8000588 <__aeabi_f2d>
 8004150:	a309      	add	r3, pc, #36	@ (adr r3, 8004178 <_ZN10Navigation19integrateQuaternionEv+0x5b8>)
 8004152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004156:	f7fc fb99 	bl	800088c <__aeabi_ddiv>
 800415a:	4602      	mov	r2, r0
 800415c:	460b      	mov	r3, r1
 800415e:	4610      	mov	r0, r2
 8004160:	4619      	mov	r1, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685c      	ldr	r4, [r3, #4]
 8004166:	f7fc fd3f 	bl	8000be8 <__aeabi_d2f>
 800416a:	4603      	mov	r3, r0
 800416c:	6723      	str	r3, [r4, #112]	@ 0x70
}
 800416e:	bf00      	nop
 8004170:	370c      	adds	r7, #12
 8004172:	46bd      	mov	sp, r7
 8004174:	bd90      	pop	{r4, r7, pc}
 8004176:	bf00      	nop
 8004178:	54442d18 	.word	0x54442d18
 800417c:	400921fb 	.word	0x400921fb
 8004180:	3fc90fdb 	.word	0x3fc90fdb
 8004184:	43340000 	.word	0x43340000

08004188 <_ZN10Navigation20initializeQuaternionEv>:

void Navigation::initializeQuaternion()
{
 8004188:	b590      	push	{r4, r7, lr}
 800418a:	b08d      	sub	sp, #52	@ 0x34
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
	float norm = sqrtf( data->LSM6DSV320LowGAccelX_mps2 * data->LSM6DSV320LowGAccelX_mps2 +
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	ed93 7a03 	vldr	s14, [r3, #12]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	edd3 7a03 	vldr	s15, [r3, #12]
 80041a0:	ee27 7a27 	vmul.f32	s14, s14, s15
						data->LSM6DSV320LowGAccelY_mps2 * data->LSM6DSV320LowGAccelY_mps2 +
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	edd3 6a04 	vldr	s13, [r3, #16]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	edd3 7a04 	vldr	s15, [r3, #16]
 80041b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float norm = sqrtf( data->LSM6DSV320LowGAccelX_mps2 * data->LSM6DSV320LowGAccelX_mps2 +
 80041b8:	ee37 7a27 	vadd.f32	s14, s14, s15
						data->LSM6DSV320LowGAccelZ_mps2 * data->LSM6DSV320LowGAccelZ_mps2);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	edd3 6a05 	vldr	s13, [r3, #20]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	edd3 7a05 	vldr	s15, [r3, #20]
 80041cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float norm = sqrtf( data->LSM6DSV320LowGAccelX_mps2 * data->LSM6DSV320LowGAccelX_mps2 +
 80041d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041d4:	eeb0 0a67 	vmov.f32	s0, s15
 80041d8:	f00c f9f0 	bl	80105bc <sqrtf>
 80041dc:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c

	if (norm < 1e-6f)
 80041e0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80041e4:	ed9f 7abc 	vldr	s14, [pc, #752]	@ 80044d8 <_ZN10Navigation20initializeQuaternionEv+0x350>
 80041e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041f0:	d513      	bpl.n	800421a <_ZN10Navigation20initializeQuaternionEv+0x92>
	{
		data->quaternionW = 1.0f;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80041fa:	655a      	str	r2, [r3, #84]	@ 0x54
		data->quaternionX = 0.0f;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f04f 0200 	mov.w	r2, #0
 8004204:	659a      	str	r2, [r3, #88]	@ 0x58
		data->quaternionY = 0.0f;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f04f 0200 	mov.w	r2, #0
 800420e:	65da      	str	r2, [r3, #92]	@ 0x5c
		data->quaternionZ = 0.0f;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f04f 0200 	mov.w	r2, #0
 8004218:	661a      	str	r2, [r3, #96]	@ 0x60
	}

	float ax = data->LSM6DSV320LowGAccelX_mps2 / norm;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	edd3 6a03 	vldr	s13, [r3, #12]
 8004222:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004226:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800422a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float ay = data->LSM6DSV320LowGAccelY_mps2 / norm;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	edd3 6a04 	vldr	s13, [r3, #16]
 8004236:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800423a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800423e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float az = data->LSM6DSV320LowGAccelZ_mps2 / norm;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	edd3 6a05 	vldr	s13, [r3, #20]
 800424a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800424e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004252:	edc7 7a08 	vstr	s15, [r7, #32]

	data->quaternionW = sqrtf(1 + ax + ay + az) / 2;
 8004256:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800425a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800425e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004262:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004266:	ee37 7a27 	vadd.f32	s14, s14, s15
 800426a:	edd7 7a08 	vldr	s15, [r7, #32]
 800426e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004272:	eeb0 0a67 	vmov.f32	s0, s15
 8004276:	f00c f9a1 	bl	80105bc <sqrtf>
 800427a:	eeb0 7a40 	vmov.f32	s14, s0
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004286:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800428a:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
	data->quaternionX = (ay - az) / (4 * data->quaternionW);
 800428e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8004292:	edd7 7a08 	vldr	s15, [r7, #32]
 8004296:	ee77 6a67 	vsub.f32	s13, s14, s15
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80042a2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80042a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042b2:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
	data->quaternionY = (az - ax) / (4 * data->quaternionW);
 80042b6:	ed97 7a08 	vldr	s14, [r7, #32]
 80042ba:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80042be:	ee77 6a67 	vsub.f32	s13, s14, s15
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80042ca:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80042ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042da:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
	data->quaternionZ = (ax - ay) / (4 * data->quaternionW);
 80042de:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80042e2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80042e6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80042f2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80042f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004302:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60

	// Calculate initial roll and pitch from accelerometer
	data->pitch = atan2f(-ax,  ay);
 8004306:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800430a:	eef1 7a67 	vneg.f32	s15, s15
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685c      	ldr	r4, [r3, #4]
 8004312:	edd7 0a09 	vldr	s1, [r7, #36]	@ 0x24
 8004316:	eeb0 0a67 	vmov.f32	s0, s15
 800431a:	f00c f8f5 	bl	8010508 <atan2f>
 800431e:	eef0 7a40 	vmov.f32	s15, s0
 8004322:	edc4 7a1b 	vstr	s15, [r4, #108]	@ 0x6c
	data->yaw 	= atan2f(-az, -ay);
 8004326:	edd7 7a08 	vldr	s15, [r7, #32]
 800432a:	eeb1 7a67 	vneg.f32	s14, s15
 800432e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004332:	eef1 7a67 	vneg.f32	s15, s15
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685c      	ldr	r4, [r3, #4]
 800433a:	eef0 0a67 	vmov.f32	s1, s15
 800433e:	eeb0 0a47 	vmov.f32	s0, s14
 8004342:	f00c f8e1 	bl	8010508 <atan2f>
 8004346:	eef0 7a40 	vmov.f32	s15, s0
 800434a:	edc4 7a1c 	vstr	s15, [r4, #112]	@ 0x70
	data->roll 	= 0.0f;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	f04f 0200 	mov.w	r2, #0
 8004356:	669a      	str	r2, [r3, #104]	@ 0x68

	// Convert to quaternion
	float cr = cosf(data->roll * 0.5f);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8004360:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004364:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004368:	eeb0 0a67 	vmov.f32	s0, s15
 800436c:	f00c f944 	bl	80105f8 <cosf>
 8004370:	ed87 0a07 	vstr	s0, [r7, #28]
    float sr = sinf(data->roll * 0.5f);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 800437c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004380:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004384:	eeb0 0a67 	vmov.f32	s0, s15
 8004388:	f00c f982 	bl	8010690 <sinf>
 800438c:	ed87 0a06 	vstr	s0, [r7, #24]
    float cp = cosf(data->pitch * 0.5f);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8004398:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800439c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80043a0:	eeb0 0a67 	vmov.f32	s0, s15
 80043a4:	f00c f928 	bl	80105f8 <cosf>
 80043a8:	ed87 0a05 	vstr	s0, [r7, #20]
    float sp = sinf(data->pitch * 0.5f);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 80043b4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80043b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80043bc:	eeb0 0a67 	vmov.f32	s0, s15
 80043c0:	f00c f966 	bl	8010690 <sinf>
 80043c4:	ed87 0a04 	vstr	s0, [r7, #16]
    float cy = cosf(data->yaw * 0.5f);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80043d0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80043d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80043d8:	eeb0 0a67 	vmov.f32	s0, s15
 80043dc:	f00c f90c 	bl	80105f8 <cosf>
 80043e0:	ed87 0a03 	vstr	s0, [r7, #12]
    float sy = sinf(data->yaw * 0.5f);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80043ec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80043f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80043f4:	eeb0 0a67 	vmov.f32	s0, s15
 80043f8:	f00c f94a 	bl	8010690 <sinf>
 80043fc:	ed87 0a02 	vstr	s0, [r7, #8]

	// Quaternion from Euler angles
    data->quaternionW = cr * cp * cy + sr * sp * sy;
 8004400:	ed97 7a07 	vldr	s14, [r7, #28]
 8004404:	edd7 7a05 	vldr	s15, [r7, #20]
 8004408:	ee27 7a27 	vmul.f32	s14, s14, s15
 800440c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004410:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004414:	edd7 6a06 	vldr	s13, [r7, #24]
 8004418:	edd7 7a04 	vldr	s15, [r7, #16]
 800441c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004420:	edd7 7a02 	vldr	s15, [r7, #8]
 8004424:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004430:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
    data->quaternionX = cr * sp * cy + sr * cp * sy;
 8004434:	ed97 7a07 	vldr	s14, [r7, #28]
 8004438:	edd7 7a04 	vldr	s15, [r7, #16]
 800443c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004440:	edd7 7a03 	vldr	s15, [r7, #12]
 8004444:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004448:	edd7 6a06 	vldr	s13, [r7, #24]
 800444c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004450:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004454:	edd7 7a02 	vldr	s15, [r7, #8]
 8004458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004464:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
    data->quaternionY = sr * cp * cy - cr * sp * sy;
 8004468:	ed97 7a06 	vldr	s14, [r7, #24]
 800446c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004470:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004474:	edd7 7a03 	vldr	s15, [r7, #12]
 8004478:	ee27 7a27 	vmul.f32	s14, s14, s15
 800447c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004480:	edd7 7a04 	vldr	s15, [r7, #16]
 8004484:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004488:	edd7 7a02 	vldr	s15, [r7, #8]
 800448c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004498:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    data->quaternionZ = cr * cp * sy - sr * sp * cy;
 800449c:	ed97 7a07 	vldr	s14, [r7, #28]
 80044a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80044a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80044a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80044ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80044b0:	edd7 6a06 	vldr	s13, [r7, #24]
 80044b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80044b8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80044bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80044c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044cc:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
}
 80044d0:	bf00      	nop
 80044d2:	3734      	adds	r7, #52	@ 0x34
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd90      	pop	{r4, r7, pc}
 80044d8:	358637bd 	.word	0x358637bd

080044dc <_ZN10Navigation16initKalmanFilterEv>:

void Navigation::initKalmanFilter()
{
 80044dc:	b5b0      	push	{r4, r5, r7, lr}
 80044de:	ed2d 8b02 	vpush	{d8}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
	dt_s = NAVIGATION_TARGET_DT;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 80044ee:	f04f 0200 	mov.w	r2, #0
 80044f2:	601a      	str	r2, [r3, #0]
	dt2  = dt_s * dt_s;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 80044fa:	ed93 7a00 	vldr	s14, [r3]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004504:	edd3 7a00 	vldr	s15, [r3]
 8004508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 8004512:	edc3 7a00 	vstr	s15, [r3]
	dt3  = dt2  * dt_s;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 800451c:	ed93 7a00 	vldr	s14, [r3]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004526:	edd3 7a00 	vldr	s15, [r3]
 800452a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f603 13fc 	addw	r3, r3, #2556	@ 0x9fc
 8004534:	edc3 7a00 	vstr	s15, [r3]
	dt4  = dt3  * dt_s;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f603 13fc 	addw	r3, r3, #2556	@ 0x9fc
 800453e:	ed93 7a00 	vldr	s14, [r3]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004548:	edd3 7a00 	vldr	s15, [r3]
 800454c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f503 6320 	add.w	r3, r3, #2560	@ 0xa00
 8004556:	edc3 7a00 	vstr	s15, [r3]

	// Initialize Kalman Filter Matricies

	// Initial State
	x.setZero();
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004560:	4618      	mov	r0, r3
 8004562:	f001 fa73 	bl	8005a4c <_ZN6MatrixIfLi9ELi1EE7setZeroEv>
	x(2) = lowG(0); // Acc X
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	33e8      	adds	r3, #232	@ 0xe8
 800456a:	2100      	movs	r1, #0
 800456c:	4618      	mov	r0, r3
 800456e:	f001 fa4f 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8004572:	4604      	mov	r4, r0
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800457a:	2102      	movs	r1, #2
 800457c:	4618      	mov	r0, r3
 800457e:	f001 fa56 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 8004582:	4602      	mov	r2, r0
 8004584:	6823      	ldr	r3, [r4, #0]
 8004586:	6013      	str	r3, [r2, #0]
	x(5) = lowG(1); // Acc Y
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	33e8      	adds	r3, #232	@ 0xe8
 800458c:	2101      	movs	r1, #1
 800458e:	4618      	mov	r0, r3
 8004590:	f001 fa3e 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8004594:	4604      	mov	r4, r0
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800459c:	2105      	movs	r1, #5
 800459e:	4618      	mov	r0, r3
 80045a0:	f001 fa45 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 80045a4:	4602      	mov	r2, r0
 80045a6:	6823      	ldr	r3, [r4, #0]
 80045a8:	6013      	str	r3, [r2, #0]
	x(6) = data->MS560702BA03Altitude_m; // Pos Z Set the initial Barometric Altitude to the current altitude
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685c      	ldr	r4, [r3, #4]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80045b4:	2106      	movs	r1, #6
 80045b6:	4618      	mov	r0, r3
 80045b8:	f001 fa39 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 80045bc:	4602      	mov	r2, r0
 80045be:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80045c0:	6013      	str	r3, [r2, #0]
	x(8) = lowG(2); // Acc Z
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	33e8      	adds	r3, #232	@ 0xe8
 80045c6:	2102      	movs	r1, #2
 80045c8:	4618      	mov	r0, r3
 80045ca:	f001 fa21 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 80045ce:	4604      	mov	r4, r0
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80045d6:	2108      	movs	r1, #8
 80045d8:	4618      	mov	r0, r3
 80045da:	f001 fa28 	bl	8005a2e <_ZN6MatrixIfLi9ELi1EEclEi>
 80045de:	4602      	mov	r2, r0
 80045e0:	6823      	ldr	r3, [r4, #0]
 80045e2:	6013      	str	r3, [r2, #0]

	// State Transition
	F.setIdentity();
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80045ea:	4618      	mov	r0, r3
 80045ec:	f001 fa54 	bl	8005a98 <_ZN6MatrixIfLi9ELi9EE11setIdentityEv>
    // pos' = pos + vel*dt + 0.5*acc*dt^2
    // vel' = vel + acc*dt
    // acc' = acc

	// X Axis
	F(0,1) = dt_s;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80045f6:	2201      	movs	r2, #1
 80045f8:	2100      	movs	r1, #0
 80045fa:	4618      	mov	r0, r3
 80045fc:	f001 fa7c 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004600:	4602      	mov	r2, r0
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	6013      	str	r3, [r2, #0]
	F(0,2) = (dt_s * dt_s) / 2.0f;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004612:	ed93 7a00 	vldr	s14, [r3]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 800461c:	edd3 7a00 	vldr	s15, [r3]
 8004620:	ee27 8a27 	vmul.f32	s16, s14, s15
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800462a:	2202      	movs	r2, #2
 800462c:	2100      	movs	r1, #0
 800462e:	4618      	mov	r0, r3
 8004630:	f001 fa62 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004634:	4603      	mov	r3, r0
 8004636:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800463a:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800463e:	edc3 7a00 	vstr	s15, [r3]
	F(1,2) = dt_s;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004648:	2202      	movs	r2, #2
 800464a:	2101      	movs	r1, #1
 800464c:	4618      	mov	r0, r3
 800464e:	f001 fa53 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004652:	4602      	mov	r2, r0
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	6013      	str	r3, [r2, #0]

	// Y Axis
    F(3,4) = dt_s;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004664:	2204      	movs	r2, #4
 8004666:	2103      	movs	r1, #3
 8004668:	4618      	mov	r0, r3
 800466a:	f001 fa45 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 800466e:	4602      	mov	r2, r0
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6013      	str	r3, [r2, #0]
    F(3,5) = (dt_s * dt_s) / 2.0f;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004680:	ed93 7a00 	vldr	s14, [r3]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 800468a:	edd3 7a00 	vldr	s15, [r3]
 800468e:	ee27 8a27 	vmul.f32	s16, s14, s15
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004698:	2205      	movs	r2, #5
 800469a:	2103      	movs	r1, #3
 800469c:	4618      	mov	r0, r3
 800469e:	f001 fa2b 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80046a2:	4603      	mov	r3, r0
 80046a4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80046a8:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80046ac:	edc3 7a00 	vstr	s15, [r3]
    F(4,5) = dt_s;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80046b6:	2205      	movs	r2, #5
 80046b8:	2104      	movs	r1, #4
 80046ba:	4618      	mov	r0, r3
 80046bc:	f001 fa1c 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80046c0:	4602      	mov	r2, r0
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	6013      	str	r3, [r2, #0]

    // Z Axis
    F(6,7) = dt_s;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80046d2:	2207      	movs	r2, #7
 80046d4:	2106      	movs	r1, #6
 80046d6:	4618      	mov	r0, r3
 80046d8:	f001 fa0e 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80046dc:	4602      	mov	r2, r0
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	6013      	str	r3, [r2, #0]
    F(6,8) = (dt_s * dt_s) / 2.0f;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 80046ee:	ed93 7a00 	vldr	s14, [r3]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 80046f8:	edd3 7a00 	vldr	s15, [r3]
 80046fc:	ee27 8a27 	vmul.f32	s16, s14, s15
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004706:	2208      	movs	r2, #8
 8004708:	2106      	movs	r1, #6
 800470a:	4618      	mov	r0, r3
 800470c:	f001 f9f4 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004710:	4603      	mov	r3, r0
 8004712:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004716:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800471a:	edc3 7a00 	vstr	s15, [r3]
    F(7,8) = dt_s;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004724:	2208      	movs	r2, #8
 8004726:	2107      	movs	r1, #7
 8004728:	4618      	mov	r0, r3
 800472a:	f001 f9e5 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 800472e:	4602      	mov	r2, r0
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	6013      	str	r3, [r2, #0]

	// Get Initial Measurements
	Z.setZero();
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8004740:	4618      	mov	r0, r3
 8004742:	f001 f9ee 	bl	8005b22 <_ZN6MatrixIfLi7ELi1EE7setZeroEv>
	Z(0) = data->LSM6DSV320LowGAccelX_mps2;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685c      	ldr	r4, [r3, #4]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8004750:	2100      	movs	r1, #0
 8004752:	4618      	mov	r0, r3
 8004754:	f001 fa0b 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 8004758:	4602      	mov	r2, r0
 800475a:	68e3      	ldr	r3, [r4, #12]
 800475c:	6013      	str	r3, [r2, #0]
	Z(1) = data->LSM6DSV320LowGAccelY_mps2;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	685c      	ldr	r4, [r3, #4]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8004768:	2101      	movs	r1, #1
 800476a:	4618      	mov	r0, r3
 800476c:	f001 f9ff 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 8004770:	4602      	mov	r2, r0
 8004772:	6923      	ldr	r3, [r4, #16]
 8004774:	6013      	str	r3, [r2, #0]
	Z(2) = data->LSM6DSV320LowGAccelZ_mps2;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685c      	ldr	r4, [r3, #4]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8004780:	2102      	movs	r1, #2
 8004782:	4618      	mov	r0, r3
 8004784:	f001 f9f3 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 8004788:	4602      	mov	r2, r0
 800478a:	6963      	ldr	r3, [r4, #20]
 800478c:	6013      	str	r3, [r2, #0]
	Z(3) = data->LSM6DSV320HighGAccelX_mps2;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685c      	ldr	r4, [r3, #4]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8004798:	2103      	movs	r1, #3
 800479a:	4618      	mov	r0, r3
 800479c:	f001 f9e7 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 80047a0:	4602      	mov	r2, r0
 80047a2:	69a3      	ldr	r3, [r4, #24]
 80047a4:	6013      	str	r3, [r2, #0]
	Z(4) = data->LSM6DSV320HighGAccelY_mps2;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685c      	ldr	r4, [r3, #4]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 80047b0:	2104      	movs	r1, #4
 80047b2:	4618      	mov	r0, r3
 80047b4:	f001 f9db 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 80047b8:	4602      	mov	r2, r0
 80047ba:	69e3      	ldr	r3, [r4, #28]
 80047bc:	6013      	str	r3, [r2, #0]
	Z(5) = data->LSM6DSV320HighGAccelZ_mps2;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685c      	ldr	r4, [r3, #4]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 80047c8:	2105      	movs	r1, #5
 80047ca:	4618      	mov	r0, r3
 80047cc:	f001 f9cf 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 80047d0:	4602      	mov	r2, r0
 80047d2:	6a23      	ldr	r3, [r4, #32]
 80047d4:	6013      	str	r3, [r2, #0]
	Z(6) = data->MS560702BA03Altitude_m;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685c      	ldr	r4, [r3, #4]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 80047e0:	2106      	movs	r1, #6
 80047e2:	4618      	mov	r0, r3
 80047e4:	f001 f9c3 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 80047e8:	4602      	mov	r2, r0
 80047ea:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80047ec:	6013      	str	r3, [r2, #0]

	// Observation
	H.setZero();
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80047f4:	4618      	mov	r0, r3
 80047f6:	f001 f9c9 	bl	8005b8c <_ZN6MatrixIfLi7ELi9EE7setZeroEv>
	H(0, 2) = H(1, 5) = H(2, 8) = H(3, 2) = H(4, 5) = H(5, 8) = H(6, 6) = 1.0f;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8004800:	2206      	movs	r2, #6
 8004802:	2106      	movs	r1, #6
 8004804:	4618      	mov	r0, r3
 8004806:	f001 f9ea 	bl	8005bde <_ZN6MatrixIfLi7ELi9EEclEii>
 800480a:	4605      	mov	r5, r0
 800480c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004810:	602b      	str	r3, [r5, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8004818:	2208      	movs	r2, #8
 800481a:	2105      	movs	r1, #5
 800481c:	4618      	mov	r0, r3
 800481e:	f001 f9de 	bl	8005bde <_ZN6MatrixIfLi7ELi9EEclEii>
 8004822:	4604      	mov	r4, r0
 8004824:	682b      	ldr	r3, [r5, #0]
 8004826:	6023      	str	r3, [r4, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800482e:	2205      	movs	r2, #5
 8004830:	2104      	movs	r1, #4
 8004832:	4618      	mov	r0, r3
 8004834:	f001 f9d3 	bl	8005bde <_ZN6MatrixIfLi7ELi9EEclEii>
 8004838:	4605      	mov	r5, r0
 800483a:	6823      	ldr	r3, [r4, #0]
 800483c:	602b      	str	r3, [r5, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8004844:	2202      	movs	r2, #2
 8004846:	2103      	movs	r1, #3
 8004848:	4618      	mov	r0, r3
 800484a:	f001 f9c8 	bl	8005bde <_ZN6MatrixIfLi7ELi9EEclEii>
 800484e:	4604      	mov	r4, r0
 8004850:	682b      	ldr	r3, [r5, #0]
 8004852:	6023      	str	r3, [r4, #0]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800485a:	2208      	movs	r2, #8
 800485c:	2102      	movs	r1, #2
 800485e:	4618      	mov	r0, r3
 8004860:	f001 f9bd 	bl	8005bde <_ZN6MatrixIfLi7ELi9EEclEii>
 8004864:	4605      	mov	r5, r0
 8004866:	6823      	ldr	r3, [r4, #0]
 8004868:	602b      	str	r3, [r5, #0]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8004870:	2205      	movs	r2, #5
 8004872:	2101      	movs	r1, #1
 8004874:	4618      	mov	r0, r3
 8004876:	f001 f9b2 	bl	8005bde <_ZN6MatrixIfLi7ELi9EEclEii>
 800487a:	4604      	mov	r4, r0
 800487c:	682b      	ldr	r3, [r5, #0]
 800487e:	6023      	str	r3, [r4, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8004886:	2202      	movs	r2, #2
 8004888:	2100      	movs	r1, #0
 800488a:	4618      	mov	r0, r3
 800488c:	f001 f9a7 	bl	8005bde <_ZN6MatrixIfLi7ELi9EEclEii>
 8004890:	4602      	mov	r2, r0
 8004892:	6823      	ldr	r3, [r4, #0]
 8004894:	6013      	str	r3, [r2, #0]

	// Process Noise
	Q.setZero();
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800489c:	4618      	mov	r0, r3
 800489e:	f001 f9b3 	bl	8005c08 <_ZN6MatrixIfLi9ELi9EE7setZeroEv>
	Q(0,0) = dt4 / 4.0f;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f503 6320 	add.w	r3, r3, #2560	@ 0xa00
 80048a8:	ed93 8a00 	vldr	s16, [r3]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80048b2:	2200      	movs	r2, #0
 80048b4:	2100      	movs	r1, #0
 80048b6:	4618      	mov	r0, r3
 80048b8:	f001 f91e 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80048bc:	4603      	mov	r3, r0
 80048be:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80048c2:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80048c6:	edc3 7a00 	vstr	s15, [r3]
	Q(0,1) = dt3 / 2.0f; Q(1,0) = Q(0,1);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f603 13fc 	addw	r3, r3, #2556	@ 0x9fc
 80048d0:	ed93 8a00 	vldr	s16, [r3]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80048da:	2201      	movs	r2, #1
 80048dc:	2100      	movs	r1, #0
 80048de:	4618      	mov	r0, r3
 80048e0:	f001 f90a 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80048e4:	4603      	mov	r3, r0
 80048e6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80048ea:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80048ee:	edc3 7a00 	vstr	s15, [r3]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80048f8:	2201      	movs	r2, #1
 80048fa:	2100      	movs	r1, #0
 80048fc:	4618      	mov	r0, r3
 80048fe:	f001 f8fb 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004902:	4604      	mov	r4, r0
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800490a:	2200      	movs	r2, #0
 800490c:	2101      	movs	r1, #1
 800490e:	4618      	mov	r0, r3
 8004910:	f001 f8f2 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004914:	4602      	mov	r2, r0
 8004916:	6823      	ldr	r3, [r4, #0]
 8004918:	6013      	str	r3, [r2, #0]
	Q(0,2) = dt2 / 2.0f; Q(2,0) = Q(0,2);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 8004920:	ed93 8a00 	vldr	s16, [r3]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800492a:	2202      	movs	r2, #2
 800492c:	2100      	movs	r1, #0
 800492e:	4618      	mov	r0, r3
 8004930:	f001 f8e2 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004934:	4603      	mov	r3, r0
 8004936:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800493a:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800493e:	edc3 7a00 	vstr	s15, [r3]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004948:	2202      	movs	r2, #2
 800494a:	2100      	movs	r1, #0
 800494c:	4618      	mov	r0, r3
 800494e:	f001 f8d3 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004952:	4604      	mov	r4, r0
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800495a:	2200      	movs	r2, #0
 800495c:	2102      	movs	r1, #2
 800495e:	4618      	mov	r0, r3
 8004960:	f001 f8ca 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004964:	4602      	mov	r2, r0
 8004966:	6823      	ldr	r3, [r4, #0]
 8004968:	6013      	str	r3, [r2, #0]
	Q(1,1) = dt2;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004970:	2201      	movs	r2, #1
 8004972:	2101      	movs	r1, #1
 8004974:	4618      	mov	r0, r3
 8004976:	f001 f8bf 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 800497a:	4602      	mov	r2, r0
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	6013      	str	r3, [r2, #0]
	Q(1,2) = dt_s; Q(2,1) = Q(1,2);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800498c:	2202      	movs	r2, #2
 800498e:	2101      	movs	r1, #1
 8004990:	4618      	mov	r0, r3
 8004992:	f001 f8b1 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004996:	4602      	mov	r2, r0
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	6013      	str	r3, [r2, #0]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80049a8:	2202      	movs	r2, #2
 80049aa:	2101      	movs	r1, #1
 80049ac:	4618      	mov	r0, r3
 80049ae:	f001 f8a3 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80049b2:	4604      	mov	r4, r0
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80049ba:	2201      	movs	r2, #1
 80049bc:	2102      	movs	r1, #2
 80049be:	4618      	mov	r0, r3
 80049c0:	f001 f89a 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80049c4:	4602      	mov	r2, r0
 80049c6:	6823      	ldr	r3, [r4, #0]
 80049c8:	6013      	str	r3, [r2, #0]
	Q(2,2) = 1.0f; // keep small baseline
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80049d0:	2202      	movs	r2, #2
 80049d2:	2102      	movs	r1, #2
 80049d4:	4618      	mov	r0, r3
 80049d6:	f001 f88f 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80049da:	4603      	mov	r3, r0
 80049dc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80049e0:	601a      	str	r2, [r3, #0]

	Q(3,3) = dt4 / 4.0f;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f503 6320 	add.w	r3, r3, #2560	@ 0xa00
 80049e8:	ed93 8a00 	vldr	s16, [r3]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80049f2:	2203      	movs	r2, #3
 80049f4:	2103      	movs	r1, #3
 80049f6:	4618      	mov	r0, r3
 80049f8:	f001 f87e 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80049fc:	4603      	mov	r3, r0
 80049fe:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8004a02:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8004a06:	edc3 7a00 	vstr	s15, [r3]
	Q(3,4) = dt3 / 2.0f; Q(4,3) = Q(3,4);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f603 13fc 	addw	r3, r3, #2556	@ 0x9fc
 8004a10:	ed93 8a00 	vldr	s16, [r3]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004a1a:	2204      	movs	r2, #4
 8004a1c:	2103      	movs	r1, #3
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f001 f86a 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004a24:	4603      	mov	r3, r0
 8004a26:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004a2a:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8004a2e:	edc3 7a00 	vstr	s15, [r3]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004a38:	2204      	movs	r2, #4
 8004a3a:	2103      	movs	r1, #3
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f001 f85b 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004a42:	4604      	mov	r4, r0
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004a4a:	2203      	movs	r2, #3
 8004a4c:	2104      	movs	r1, #4
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f001 f852 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004a54:	4602      	mov	r2, r0
 8004a56:	6823      	ldr	r3, [r4, #0]
 8004a58:	6013      	str	r3, [r2, #0]
	Q(3,5) = dt2 / 2.0f; Q(5,3) = Q(3,5);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 8004a60:	ed93 8a00 	vldr	s16, [r3]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004a6a:	2205      	movs	r2, #5
 8004a6c:	2103      	movs	r1, #3
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f001 f842 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004a74:	4603      	mov	r3, r0
 8004a76:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004a7a:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8004a7e:	edc3 7a00 	vstr	s15, [r3]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004a88:	2205      	movs	r2, #5
 8004a8a:	2103      	movs	r1, #3
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f001 f833 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004a92:	4604      	mov	r4, r0
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004a9a:	2203      	movs	r2, #3
 8004a9c:	2105      	movs	r1, #5
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f001 f82a 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	6823      	ldr	r3, [r4, #0]
 8004aa8:	6013      	str	r3, [r2, #0]
	Q(4,4) = dt2;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004ab0:	2204      	movs	r2, #4
 8004ab2:	2104      	movs	r1, #4
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f001 f81f 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004aba:	4602      	mov	r2, r0
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	6013      	str	r3, [r2, #0]
	Q(4,5) = dt_s; Q(5,4) = Q(4,5);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004acc:	2205      	movs	r2, #5
 8004ace:	2104      	movs	r1, #4
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f001 f811 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6013      	str	r3, [r2, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004ae8:	2205      	movs	r2, #5
 8004aea:	2104      	movs	r1, #4
 8004aec:	4618      	mov	r0, r3
 8004aee:	f001 f803 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004af2:	4604      	mov	r4, r0
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004afa:	2204      	movs	r2, #4
 8004afc:	2105      	movs	r1, #5
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 fffa 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004b04:	4602      	mov	r2, r0
 8004b06:	6823      	ldr	r3, [r4, #0]
 8004b08:	6013      	str	r3, [r2, #0]
	Q(5,5) = 1.0f; // keep small baseline
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004b10:	2205      	movs	r2, #5
 8004b12:	2105      	movs	r1, #5
 8004b14:	4618      	mov	r0, r3
 8004b16:	f000 ffef 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004b20:	601a      	str	r2, [r3, #0]

	Q(6,6) = dt4 / 4.0f;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f503 6320 	add.w	r3, r3, #2560	@ 0xa00
 8004b28:	ed93 8a00 	vldr	s16, [r3]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004b32:	2206      	movs	r2, #6
 8004b34:	2106      	movs	r1, #6
 8004b36:	4618      	mov	r0, r3
 8004b38:	f000 ffde 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8004b42:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8004b46:	edc3 7a00 	vstr	s15, [r3]
	Q(6,7) = dt3 / 2.0f; Q(7,6) = Q(6,7);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f603 13fc 	addw	r3, r3, #2556	@ 0x9fc
 8004b50:	ed93 8a00 	vldr	s16, [r3]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004b5a:	2207      	movs	r2, #7
 8004b5c:	2106      	movs	r1, #6
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f000 ffca 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004b64:	4603      	mov	r3, r0
 8004b66:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004b6a:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8004b6e:	edc3 7a00 	vstr	s15, [r3]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004b78:	2207      	movs	r2, #7
 8004b7a:	2106      	movs	r1, #6
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f000 ffbb 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004b82:	4604      	mov	r4, r0
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004b8a:	2206      	movs	r2, #6
 8004b8c:	2107      	movs	r1, #7
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f000 ffb2 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004b94:	4602      	mov	r2, r0
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	6013      	str	r3, [r2, #0]
	Q(6,8) = dt2 / 2.0f; Q(8,6) = Q(6,8);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 8004ba0:	ed93 8a00 	vldr	s16, [r3]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004baa:	2208      	movs	r2, #8
 8004bac:	2106      	movs	r1, #6
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f000 ffa2 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004bba:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8004bbe:	edc3 7a00 	vstr	s15, [r3]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004bc8:	2208      	movs	r2, #8
 8004bca:	2106      	movs	r1, #6
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f000 ff93 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004bd2:	4604      	mov	r4, r0
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004bda:	2206      	movs	r2, #6
 8004bdc:	2108      	movs	r1, #8
 8004bde:	4618      	mov	r0, r3
 8004be0:	f000 ff8a 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004be4:	4602      	mov	r2, r0
 8004be6:	6823      	ldr	r3, [r4, #0]
 8004be8:	6013      	str	r3, [r2, #0]
	Q(7,7) = dt2;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004bf0:	2207      	movs	r2, #7
 8004bf2:	2107      	movs	r1, #7
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f000 ff7f 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6013      	str	r3, [r2, #0]
	Q(7,8) = dt_s; Q(8,7) = Q(7,8);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004c0c:	2208      	movs	r2, #8
 8004c0e:	2107      	movs	r1, #7
 8004c10:	4618      	mov	r0, r3
 8004c12:	f000 ff71 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004c16:	4602      	mov	r2, r0
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	6013      	str	r3, [r2, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004c28:	2208      	movs	r2, #8
 8004c2a:	2107      	movs	r1, #7
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f000 ff63 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004c32:	4604      	mov	r4, r0
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004c3a:	2207      	movs	r2, #7
 8004c3c:	2108      	movs	r1, #8
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f000 ff5a 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004c44:	4602      	mov	r2, r0
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	6013      	str	r3, [r2, #0]
	Q(8,8) = 1.0f; // keep small baseline
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004c50:	2208      	movs	r2, #8
 8004c52:	2108      	movs	r1, #8
 8004c54:	4618      	mov	r0, r3
 8004c56:	f000 ff4f 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004c60:	601a      	str	r2, [r3, #0]

	// copy blocks for Y (3..5) and Z (6..8)

	Q *= processNoise;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f503 7260 	add.w	r2, r3, #896	@ 0x380
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f503 631d 	add.w	r3, r3, #2512	@ 0x9d0
 8004c6e:	edd3 7a00 	vldr	s15, [r3]
 8004c72:	eeb0 0a67 	vmov.f32	s0, s15
 8004c76:	4610      	mov	r0, r2
 8004c78:	f000 ffef 	bl	8005c5a <_ZN6MatrixIfLi9ELi9EEmLEf>

	// Measurement Noise
	R.setIdentity();
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004c82:	4618      	mov	r0, r3
 8004c84:	f001 f822 	bl	8005ccc <_ZN6MatrixIfLi7ELi7EE11setIdentityEv>
	R(0, 0) = R(1, 1) = R(2, 2) = powf(lowGNoise, 2);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f603 13d4 	addw	r3, r3, #2516	@ 0x9d4
 8004c8e:	ed93 8a00 	vldr	s16, [r3]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004c98:	2202      	movs	r2, #2
 8004c9a:	2102      	movs	r1, #2
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f001 f845 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8004ca2:	4605      	mov	r5, r0
 8004ca4:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8004ca8:	eeb0 0a48 	vmov.f32	s0, s16
 8004cac:	f00b fc2e 	bl	801050c <powf>
 8004cb0:	eef0 7a40 	vmov.f32	s15, s0
 8004cb4:	edc5 7a00 	vstr	s15, [r5]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	2101      	movs	r1, #1
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f001 f832 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8004cc8:	4604      	mov	r4, r0
 8004cca:	682b      	ldr	r3, [r5, #0]
 8004ccc:	6023      	str	r3, [r4, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	2100      	movs	r1, #0
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f001 f827 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	6823      	ldr	r3, [r4, #0]
 8004ce2:	6013      	str	r3, [r2, #0]
	R(3, 3) = R(4, 4) = R(5, 5) = powf(highGNoise, 2);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f603 13d8 	addw	r3, r3, #2520	@ 0x9d8
 8004cea:	ed93 8a00 	vldr	s16, [r3]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004cf4:	2205      	movs	r2, #5
 8004cf6:	2105      	movs	r1, #5
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f001 f817 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8004cfe:	4605      	mov	r5, r0
 8004d00:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8004d04:	eeb0 0a48 	vmov.f32	s0, s16
 8004d08:	f00b fc00 	bl	801050c <powf>
 8004d0c:	eef0 7a40 	vmov.f32	s15, s0
 8004d10:	edc5 7a00 	vstr	s15, [r5]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004d1a:	2204      	movs	r2, #4
 8004d1c:	2104      	movs	r1, #4
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f001 f804 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8004d24:	4604      	mov	r4, r0
 8004d26:	682b      	ldr	r3, [r5, #0]
 8004d28:	6023      	str	r3, [r4, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004d30:	2203      	movs	r2, #3
 8004d32:	2103      	movs	r1, #3
 8004d34:	4618      	mov	r0, r3
 8004d36:	f000 fff9 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	6823      	ldr	r3, [r4, #0]
 8004d3e:	6013      	str	r3, [r2, #0]
	R(6, 6) = powf(baroNoise, 2);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f603 13dc 	addw	r3, r3, #2524	@ 0x9dc
 8004d46:	ed93 8a00 	vldr	s16, [r3]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004d50:	2206      	movs	r2, #6
 8004d52:	2106      	movs	r1, #6
 8004d54:	4618      	mov	r0, r3
 8004d56:	f000 ffe9 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8004d5a:	4604      	mov	r4, r0
 8004d5c:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8004d60:	eeb0 0a48 	vmov.f32	s0, s16
 8004d64:	f00b fbd2 	bl	801050c <powf>
 8004d68:	eef0 7a40 	vmov.f32	s15, s0
 8004d6c:	edc4 7a00 	vstr	s15, [r4]

	// Estimate Error
	P.setIdentity();
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f503 63b1 	add.w	r3, r3, #1416	@ 0x588
 8004d76:	4618      	mov	r0, r3
 8004d78:	f000 fe8e 	bl	8005a98 <_ZN6MatrixIfLi9ELi9EE11setIdentityEv>
	P *= 1.0;  // initial uncertainty
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f503 63b1 	add.w	r3, r3, #1416	@ 0x588
 8004d82:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004d86:	4618      	mov	r0, r3
 8004d88:	f000 ff67 	bl	8005c5a <_ZN6MatrixIfLi9ELi9EEmLEf>

	I.setIdentity();
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f603 038c 	addw	r3, r3, #2188	@ 0x88c
 8004d92:	4618      	mov	r0, r3
 8004d94:	f000 fe80 	bl	8005a98 <_ZN6MatrixIfLi9ELi9EE11setIdentityEv>

	isKalmanFilterInit = true;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 29e0 	strb.w	r2, [r3, #2528]	@ 0x9e0

	return;
 8004da0:	bf00      	nop
}
 8004da2:	3708      	adds	r7, #8
 8004da4:	46bd      	mov	sp, r7
 8004da6:	ecbd 8b02 	vpop	{d8}
 8004daa:	bdb0      	pop	{r4, r5, r7, pc}

08004dac <_ZN10Navigation18updateKalmanFilterEv>:

void Navigation::updateKalmanFilter()
{
 8004dac:	b590      	push	{r4, r7, lr}
 8004dae:	ed2d 8b02 	vpush	{d8}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
	// Update Measurements
	Z(0) = lowG(0);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	33e8      	adds	r3, #232	@ 0xe8
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 fe26 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8004dc4:	4604      	mov	r4, r0
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8004dcc:	2100      	movs	r1, #0
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f000 fecd 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	6823      	ldr	r3, [r4, #0]
 8004dd8:	6013      	str	r3, [r2, #0]
	Z(1) = lowG(1);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	33e8      	adds	r3, #232	@ 0xe8
 8004dde:	2101      	movs	r1, #1
 8004de0:	4618      	mov	r0, r3
 8004de2:	f000 fe15 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8004de6:	4604      	mov	r4, r0
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8004dee:	2101      	movs	r1, #1
 8004df0:	4618      	mov	r0, r3
 8004df2:	f000 febc 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 8004df6:	4602      	mov	r2, r0
 8004df8:	6823      	ldr	r3, [r4, #0]
 8004dfa:	6013      	str	r3, [r2, #0]
	Z(2) = lowG(2);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	33e8      	adds	r3, #232	@ 0xe8
 8004e00:	2102      	movs	r1, #2
 8004e02:	4618      	mov	r0, r3
 8004e04:	f000 fe04 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8004e08:	4604      	mov	r4, r0
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8004e10:	2102      	movs	r1, #2
 8004e12:	4618      	mov	r0, r3
 8004e14:	f000 feab 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	6823      	ldr	r3, [r4, #0]
 8004e1c:	6013      	str	r3, [r2, #0]
	Z(3) = highG(0);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	33f4      	adds	r3, #244	@ 0xf4
 8004e22:	2100      	movs	r1, #0
 8004e24:	4618      	mov	r0, r3
 8004e26:	f000 fdf3 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8004e2a:	4604      	mov	r4, r0
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8004e32:	2103      	movs	r1, #3
 8004e34:	4618      	mov	r0, r3
 8004e36:	f000 fe9a 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	6823      	ldr	r3, [r4, #0]
 8004e3e:	6013      	str	r3, [r2, #0]
	Z(4) = highG(1);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	33f4      	adds	r3, #244	@ 0xf4
 8004e44:	2101      	movs	r1, #1
 8004e46:	4618      	mov	r0, r3
 8004e48:	f000 fde2 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8004e4c:	4604      	mov	r4, r0
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8004e54:	2104      	movs	r1, #4
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 fe89 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	6823      	ldr	r3, [r4, #0]
 8004e60:	6013      	str	r3, [r2, #0]
	Z(5) = highG(2);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	33f4      	adds	r3, #244	@ 0xf4
 8004e66:	2102      	movs	r1, #2
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f000 fdd1 	bl	8005a10 <_ZN6MatrixIfLi3ELi1EEclEi>
 8004e6e:	4604      	mov	r4, r0
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8004e76:	2105      	movs	r1, #5
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f000 fe78 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	6823      	ldr	r3, [r4, #0]
 8004e82:	6013      	str	r3, [r2, #0]
	Z(6) = data->MS560702BA03Altitude_m;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685c      	ldr	r4, [r3, #4]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8004e8e:	2106      	movs	r1, #6
 8004e90:	4618      	mov	r0, r3
 8004e92:	f000 fe6c 	bl	8005b6e <_ZN6MatrixIfLi7ELi1EEclEi>
 8004e96:	4602      	mov	r2, r0
 8004e98:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004e9a:	6013      	str	r3, [r2, #0]

	// Update State Transition Matrix

	// X Axis
	F(0,1) = dt_s;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	2100      	movs	r1, #0
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f000 fe26 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004eac:	4602      	mov	r2, r0
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	6013      	str	r3, [r2, #0]
	F(0,2) = (dt_s * dt_s) / 2.0f;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004ebe:	ed93 7a00 	vldr	s14, [r3]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004ec8:	edd3 7a00 	vldr	s15, [r3]
 8004ecc:	ee27 8a27 	vmul.f32	s16, s14, s15
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	2100      	movs	r1, #0
 8004eda:	4618      	mov	r0, r3
 8004edc:	f000 fe0c 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004ee6:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8004eea:	edc3 7a00 	vstr	s15, [r3]
	F(1,2) = dt_s;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004ef4:	2202      	movs	r2, #2
 8004ef6:	2101      	movs	r1, #1
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f000 fdfd 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004efe:	4602      	mov	r2, r0
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	6013      	str	r3, [r2, #0]

	// Y Axis
    F(3,4) = dt_s;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004f10:	2204      	movs	r2, #4
 8004f12:	2103      	movs	r1, #3
 8004f14:	4618      	mov	r0, r3
 8004f16:	f000 fdef 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	6013      	str	r3, [r2, #0]
    F(3,5) = (dt_s * dt_s) / 2.0f;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004f2c:	ed93 7a00 	vldr	s14, [r3]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004f36:	edd3 7a00 	vldr	s15, [r3]
 8004f3a:	ee27 8a27 	vmul.f32	s16, s14, s15
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004f44:	2205      	movs	r2, #5
 8004f46:	2103      	movs	r1, #3
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f000 fdd5 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004f54:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8004f58:	edc3 7a00 	vstr	s15, [r3]
    F(4,5) = dt_s;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004f62:	2205      	movs	r2, #5
 8004f64:	2104      	movs	r1, #4
 8004f66:	4618      	mov	r0, r3
 8004f68:	f000 fdc6 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	6013      	str	r3, [r2, #0]

    // Z Axis
    F(6,7) = dt_s;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004f7e:	2207      	movs	r2, #7
 8004f80:	2106      	movs	r1, #6
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 fdb8 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	6013      	str	r3, [r2, #0]
    F(6,8) = (dt_s * dt_s) / 2.0f;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004f9a:	ed93 7a00 	vldr	s14, [r3]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004fa4:	edd3 7a00 	vldr	s15, [r3]
 8004fa8:	ee27 8a27 	vmul.f32	s16, s14, s15
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004fb2:	2208      	movs	r2, #8
 8004fb4:	2106      	movs	r1, #6
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 fd9e 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004fc2:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8004fc6:	edc3 7a00 	vstr	s15, [r3]
    F(7,8) = dt_s;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004fd0:	2208      	movs	r2, #8
 8004fd2:	2107      	movs	r1, #7
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f000 fd8f 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6013      	str	r3, [r2, #0]

	// Update Process Noise
	Q.setZero();
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8004fec:	4618      	mov	r0, r3
 8004fee:	f000 fe0b 	bl	8005c08 <_ZN6MatrixIfLi9ELi9EE7setZeroEv>
	Q(0,0) = dt4 / 4.0f;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f503 6320 	add.w	r3, r3, #2560	@ 0xa00
 8004ff8:	ed93 8a00 	vldr	s16, [r3]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005002:	2200      	movs	r2, #0
 8005004:	2100      	movs	r1, #0
 8005006:	4618      	mov	r0, r3
 8005008:	f000 fd76 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 800500c:	4603      	mov	r3, r0
 800500e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005012:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8005016:	edc3 7a00 	vstr	s15, [r3]
	Q(0,1) = dt3 / 2.0f; Q(1,0) = Q(0,1);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f603 13fc 	addw	r3, r3, #2556	@ 0x9fc
 8005020:	ed93 8a00 	vldr	s16, [r3]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800502a:	2201      	movs	r2, #1
 800502c:	2100      	movs	r1, #0
 800502e:	4618      	mov	r0, r3
 8005030:	f000 fd62 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005034:	4603      	mov	r3, r0
 8005036:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800503a:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800503e:	edc3 7a00 	vstr	s15, [r3]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005048:	2201      	movs	r2, #1
 800504a:	2100      	movs	r1, #0
 800504c:	4618      	mov	r0, r3
 800504e:	f000 fd53 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005052:	4604      	mov	r4, r0
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800505a:	2200      	movs	r2, #0
 800505c:	2101      	movs	r1, #1
 800505e:	4618      	mov	r0, r3
 8005060:	f000 fd4a 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005064:	4602      	mov	r2, r0
 8005066:	6823      	ldr	r3, [r4, #0]
 8005068:	6013      	str	r3, [r2, #0]
	Q(0,2) = dt2 / 2.0f; Q(2,0) = Q(0,2);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 8005070:	ed93 8a00 	vldr	s16, [r3]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800507a:	2202      	movs	r2, #2
 800507c:	2100      	movs	r1, #0
 800507e:	4618      	mov	r0, r3
 8005080:	f000 fd3a 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005084:	4603      	mov	r3, r0
 8005086:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800508a:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800508e:	edc3 7a00 	vstr	s15, [r3]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005098:	2202      	movs	r2, #2
 800509a:	2100      	movs	r1, #0
 800509c:	4618      	mov	r0, r3
 800509e:	f000 fd2b 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80050a2:	4604      	mov	r4, r0
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80050aa:	2200      	movs	r2, #0
 80050ac:	2102      	movs	r1, #2
 80050ae:	4618      	mov	r0, r3
 80050b0:	f000 fd22 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80050b4:	4602      	mov	r2, r0
 80050b6:	6823      	ldr	r3, [r4, #0]
 80050b8:	6013      	str	r3, [r2, #0]
	Q(1,1) = dt2;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80050c0:	2201      	movs	r2, #1
 80050c2:	2101      	movs	r1, #1
 80050c4:	4618      	mov	r0, r3
 80050c6:	f000 fd17 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80050ca:	4602      	mov	r2, r0
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6013      	str	r3, [r2, #0]
	Q(1,2) = dt_s; Q(2,1) = Q(1,2);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80050dc:	2202      	movs	r2, #2
 80050de:	2101      	movs	r1, #1
 80050e0:	4618      	mov	r0, r3
 80050e2:	f000 fd09 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80050e6:	4602      	mov	r2, r0
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6013      	str	r3, [r2, #0]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80050f8:	2202      	movs	r2, #2
 80050fa:	2101      	movs	r1, #1
 80050fc:	4618      	mov	r0, r3
 80050fe:	f000 fcfb 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005102:	4604      	mov	r4, r0
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800510a:	2201      	movs	r2, #1
 800510c:	2102      	movs	r1, #2
 800510e:	4618      	mov	r0, r3
 8005110:	f000 fcf2 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005114:	4602      	mov	r2, r0
 8005116:	6823      	ldr	r3, [r4, #0]
 8005118:	6013      	str	r3, [r2, #0]
	Q(2,2) = 1.0f; // keep small baseline
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005120:	2202      	movs	r2, #2
 8005122:	2102      	movs	r1, #2
 8005124:	4618      	mov	r0, r3
 8005126:	f000 fce7 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 800512a:	4603      	mov	r3, r0
 800512c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005130:	601a      	str	r2, [r3, #0]

	Q(3,3) = dt4 / 4.0f;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f503 6320 	add.w	r3, r3, #2560	@ 0xa00
 8005138:	ed93 8a00 	vldr	s16, [r3]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005142:	2203      	movs	r2, #3
 8005144:	2103      	movs	r1, #3
 8005146:	4618      	mov	r0, r3
 8005148:	f000 fcd6 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 800514c:	4603      	mov	r3, r0
 800514e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005152:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8005156:	edc3 7a00 	vstr	s15, [r3]
	Q(3,4) = dt3 / 2.0f; Q(4,3) = Q(3,4);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f603 13fc 	addw	r3, r3, #2556	@ 0x9fc
 8005160:	ed93 8a00 	vldr	s16, [r3]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800516a:	2204      	movs	r2, #4
 800516c:	2103      	movs	r1, #3
 800516e:	4618      	mov	r0, r3
 8005170:	f000 fcc2 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005174:	4603      	mov	r3, r0
 8005176:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800517a:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800517e:	edc3 7a00 	vstr	s15, [r3]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005188:	2204      	movs	r2, #4
 800518a:	2103      	movs	r1, #3
 800518c:	4618      	mov	r0, r3
 800518e:	f000 fcb3 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005192:	4604      	mov	r4, r0
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800519a:	2203      	movs	r2, #3
 800519c:	2104      	movs	r1, #4
 800519e:	4618      	mov	r0, r3
 80051a0:	f000 fcaa 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80051a4:	4602      	mov	r2, r0
 80051a6:	6823      	ldr	r3, [r4, #0]
 80051a8:	6013      	str	r3, [r2, #0]
	Q(3,5) = dt2 / 2.0f; Q(5,3) = Q(3,5);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 80051b0:	ed93 8a00 	vldr	s16, [r3]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80051ba:	2205      	movs	r2, #5
 80051bc:	2103      	movs	r1, #3
 80051be:	4618      	mov	r0, r3
 80051c0:	f000 fc9a 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80051c4:	4603      	mov	r3, r0
 80051c6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80051ca:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80051ce:	edc3 7a00 	vstr	s15, [r3]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80051d8:	2205      	movs	r2, #5
 80051da:	2103      	movs	r1, #3
 80051dc:	4618      	mov	r0, r3
 80051de:	f000 fc8b 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80051e2:	4604      	mov	r4, r0
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80051ea:	2203      	movs	r2, #3
 80051ec:	2105      	movs	r1, #5
 80051ee:	4618      	mov	r0, r3
 80051f0:	f000 fc82 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80051f4:	4602      	mov	r2, r0
 80051f6:	6823      	ldr	r3, [r4, #0]
 80051f8:	6013      	str	r3, [r2, #0]
	Q(4,4) = dt2;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005200:	2204      	movs	r2, #4
 8005202:	2104      	movs	r1, #4
 8005204:	4618      	mov	r0, r3
 8005206:	f000 fc77 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 800520a:	4602      	mov	r2, r0
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	6013      	str	r3, [r2, #0]
	Q(4,5) = dt_s; Q(5,4) = Q(4,5);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800521c:	2205      	movs	r2, #5
 800521e:	2104      	movs	r1, #4
 8005220:	4618      	mov	r0, r3
 8005222:	f000 fc69 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005226:	4602      	mov	r2, r0
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6013      	str	r3, [r2, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005238:	2205      	movs	r2, #5
 800523a:	2104      	movs	r1, #4
 800523c:	4618      	mov	r0, r3
 800523e:	f000 fc5b 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005242:	4604      	mov	r4, r0
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800524a:	2204      	movs	r2, #4
 800524c:	2105      	movs	r1, #5
 800524e:	4618      	mov	r0, r3
 8005250:	f000 fc52 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005254:	4602      	mov	r2, r0
 8005256:	6823      	ldr	r3, [r4, #0]
 8005258:	6013      	str	r3, [r2, #0]
	Q(5,5) = 1.0f; // keep small baseline
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005260:	2205      	movs	r2, #5
 8005262:	2105      	movs	r1, #5
 8005264:	4618      	mov	r0, r3
 8005266:	f000 fc47 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 800526a:	4603      	mov	r3, r0
 800526c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005270:	601a      	str	r2, [r3, #0]

	Q(6,6) = dt4 / 4.0f;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f503 6320 	add.w	r3, r3, #2560	@ 0xa00
 8005278:	ed93 8a00 	vldr	s16, [r3]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005282:	2206      	movs	r2, #6
 8005284:	2106      	movs	r1, #6
 8005286:	4618      	mov	r0, r3
 8005288:	f000 fc36 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 800528c:	4603      	mov	r3, r0
 800528e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005292:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8005296:	edc3 7a00 	vstr	s15, [r3]
	Q(6,7) = dt3 / 2.0f; Q(7,6) = Q(6,7);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f603 13fc 	addw	r3, r3, #2556	@ 0x9fc
 80052a0:	ed93 8a00 	vldr	s16, [r3]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80052aa:	2207      	movs	r2, #7
 80052ac:	2106      	movs	r1, #6
 80052ae:	4618      	mov	r0, r3
 80052b0:	f000 fc22 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80052b4:	4603      	mov	r3, r0
 80052b6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80052ba:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80052be:	edc3 7a00 	vstr	s15, [r3]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80052c8:	2207      	movs	r2, #7
 80052ca:	2106      	movs	r1, #6
 80052cc:	4618      	mov	r0, r3
 80052ce:	f000 fc13 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80052d2:	4604      	mov	r4, r0
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80052da:	2206      	movs	r2, #6
 80052dc:	2107      	movs	r1, #7
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 fc0a 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80052e4:	4602      	mov	r2, r0
 80052e6:	6823      	ldr	r3, [r4, #0]
 80052e8:	6013      	str	r3, [r2, #0]
	Q(6,8) = dt2 / 2.0f; Q(8,6) = Q(6,8);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 80052f0:	ed93 8a00 	vldr	s16, [r3]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80052fa:	2208      	movs	r2, #8
 80052fc:	2106      	movs	r1, #6
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 fbfa 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005304:	4603      	mov	r3, r0
 8005306:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800530a:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800530e:	edc3 7a00 	vstr	s15, [r3]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005318:	2208      	movs	r2, #8
 800531a:	2106      	movs	r1, #6
 800531c:	4618      	mov	r0, r3
 800531e:	f000 fbeb 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005322:	4604      	mov	r4, r0
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800532a:	2206      	movs	r2, #6
 800532c:	2108      	movs	r1, #8
 800532e:	4618      	mov	r0, r3
 8005330:	f000 fbe2 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005334:	4602      	mov	r2, r0
 8005336:	6823      	ldr	r3, [r4, #0]
 8005338:	6013      	str	r3, [r2, #0]
	Q(7,7) = dt2;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005340:	2207      	movs	r2, #7
 8005342:	2107      	movs	r1, #7
 8005344:	4618      	mov	r0, r3
 8005346:	f000 fbd7 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 800534a:	4602      	mov	r2, r0
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f603 13f8 	addw	r3, r3, #2552	@ 0x9f8
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6013      	str	r3, [r2, #0]
	Q(7,8) = dt_s; Q(8,7) = Q(7,8);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800535c:	2208      	movs	r2, #8
 800535e:	2107      	movs	r1, #7
 8005360:	4618      	mov	r0, r3
 8005362:	f000 fbc9 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005366:	4602      	mov	r2, r0
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f603 13f4 	addw	r3, r3, #2548	@ 0x9f4
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6013      	str	r3, [r2, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8005378:	2208      	movs	r2, #8
 800537a:	2107      	movs	r1, #7
 800537c:	4618      	mov	r0, r3
 800537e:	f000 fbbb 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005382:	4604      	mov	r4, r0
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800538a:	2207      	movs	r2, #7
 800538c:	2108      	movs	r1, #8
 800538e:	4618      	mov	r0, r3
 8005390:	f000 fbb2 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8005394:	4602      	mov	r2, r0
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	6013      	str	r3, [r2, #0]
	Q(8,8) = 1.0f; // keep small baseline
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80053a0:	2208      	movs	r2, #8
 80053a2:	2108      	movs	r1, #8
 80053a4:	4618      	mov	r0, r3
 80053a6:	f000 fba7 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80053aa:	4603      	mov	r3, r0
 80053ac:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80053b0:	601a      	str	r2, [r3, #0]

	Q *= processNoise;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f503 7260 	add.w	r2, r3, #896	@ 0x380
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f503 631d 	add.w	r3, r3, #2512	@ 0x9d0
 80053be:	edd3 7a00 	vldr	s15, [r3]
 80053c2:	eeb0 0a67 	vmov.f32	s0, s15
 80053c6:	4610      	mov	r0, r2
 80053c8:	f000 fc47 	bl	8005c5a <_ZN6MatrixIfLi9ELi9EEmLEf>

	return;
 80053cc:	bf00      	nop
}
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	ecbd 8b02 	vpop	{d8}
 80053d6:	bd90      	pop	{r4, r7, pc}

080053d8 <_ZN10Navigation15runKalmanFilterEv>:

void Navigation::runKalmanFilter()
{
 80053d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053da:	f5ad 5d9f 	sub.w	sp, sp, #5088	@ 0x13e0
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80053e6:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80053ea:	6018      	str	r0, [r3, #0]
	// Predict State ~0.5 ms
	x = F * x;
 80053ec:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80053f0:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f503 71a0 	add.w	r1, r3, #320	@ 0x140
 80053fa:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80053fe:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f503 7280 	add.w	r2, r3, #256	@ 0x100
 8005408:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 800540c:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8005410:	681c      	ldr	r4, [r3, #0]
 8005412:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005416:	4618      	mov	r0, r3
 8005418:	f000 fc9d 	bl	8005d56 <_ZNK6MatrixIfLi9ELi9EEmlILi1EEES_IfLi9EXT_EERKS2_>
 800541c:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005420:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 8005424:	f504 7480 	add.w	r4, r4, #256	@ 0x100
 8005428:	461d      	mov	r5, r3
 800542a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800542c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800542e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005430:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005432:	682b      	ldr	r3, [r5, #0]
 8005434:	6023      	str	r3, [r4, #0]

	// Predict Error Covariance ~3 ms
    S = H * P * H.transpose() + R;
 8005436:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 800543a:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f503 7121 	add.w	r1, r3, #644	@ 0x284
 8005444:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005448:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f503 62b1 	add.w	r2, r3, #1416	@ 0x588
 8005452:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005456:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800545a:	4618      	mov	r0, r3
 800545c:	f000 fcc9 	bl	8005df2 <_ZNK6MatrixIfLi7ELi9EEmlILi9EEES_IfLi7EXT_EERKS_IfLi9EXT_EE>
 8005460:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005464:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f503 7221 	add.w	r2, r3, #644	@ 0x284
 800546e:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005472:	3b2c      	subs	r3, #44	@ 0x2c
 8005474:	4611      	mov	r1, r2
 8005476:	4618      	mov	r0, r3
 8005478:	f000 fd09 	bl	8005e8e <_ZNK6MatrixIfLi7ELi9EE9transposeEv>
 800547c:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005480:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 8005484:	f507 7272 	add.w	r2, r7, #968	@ 0x3c8
 8005488:	3a0c      	subs	r2, #12
 800548a:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 800548e:	3b08      	subs	r3, #8
 8005490:	4619      	mov	r1, r3
 8005492:	f000 fd2b 	bl	8005eec <_ZNK6MatrixIfLi7ELi9EEmlILi7EEES_IfLi7EXT_EERKS_IfLi9EXT_EE>
 8005496:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 800549a:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f203 42c4 	addw	r2, r3, #1220	@ 0x4c4
 80054a4:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80054a8:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80054ac:	681c      	ldr	r4, [r3, #0]
 80054ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054b2:	3b08      	subs	r3, #8
 80054b4:	f507 7102 	add.w	r1, r7, #520	@ 0x208
 80054b8:	390c      	subs	r1, #12
 80054ba:	4618      	mov	r0, r3
 80054bc:	f000 fd64 	bl	8005f88 <_ZNK6MatrixIfLi7ELi7EEplERKS0_>
 80054c0:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80054c4:	f5a3 723a 	sub.w	r2, r3, #744	@ 0x2e8
 80054c8:	f504 63f9 	add.w	r3, r4, #1992	@ 0x7c8
 80054cc:	4611      	mov	r1, r2
 80054ce:	22c4      	movs	r2, #196	@ 0xc4
 80054d0:	4618      	mov	r0, r3
 80054d2:	f00d f982 	bl	80127da <memcpy>

	// Compute Kalman Gain ~5 ms
    // Prefer an LDLT or LLT solve over explicit inverse:
    K = (P * H.transpose()) * S.inverse();
 80054d6:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80054da:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f503 64b1 	add.w	r4, r3, #1416	@ 0x588
 80054e4:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80054e8:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f503 7221 	add.w	r2, r3, #644	@ 0x284
 80054f2:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 80054f6:	f103 0308 	add.w	r3, r3, #8
 80054fa:	f6a3 6334 	subw	r3, r3, #3636	@ 0xe34
 80054fe:	4611      	mov	r1, r2
 8005500:	4618      	mov	r0, r3
 8005502:	f000 fcc4 	bl	8005e8e <_ZNK6MatrixIfLi7ELi9EE9transposeEv>
 8005506:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 800550a:	f103 0308 	add.w	r3, r3, #8
 800550e:	f5a3 6373 	sub.w	r3, r3, #3888	@ 0xf30
 8005512:	f207 52b4 	addw	r2, r7, #1460	@ 0x5b4
 8005516:	4621      	mov	r1, r4
 8005518:	4618      	mov	r0, r3
 800551a:	f000 fd76 	bl	800600a <_ZNK6MatrixIfLi9ELi9EEmlILi7EEES_IfLi9EXT_EERKS2_>
 800551e:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005522:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f503 62f9 	add.w	r2, r3, #1992	@ 0x7c8
 800552c:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 8005530:	f103 0308 	add.w	r3, r3, #8
 8005534:	f6a3 5338 	subw	r3, r3, #3384	@ 0xd38
 8005538:	4611      	mov	r1, r2
 800553a:	4618      	mov	r0, r3
 800553c:	f000 fdb3 	bl	80060a6 <_ZNK6MatrixIfLi7ELi7EE7inverseEv>
 8005540:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005544:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8005548:	681c      	ldr	r4, [r3, #0]
 800554a:	f107 0308 	add.w	r3, r7, #8
 800554e:	3b08      	subs	r3, #8
 8005550:	f507 62d6 	add.w	r2, r7, #1712	@ 0x6b0
 8005554:	f507 6197 	add.w	r1, r7, #1208	@ 0x4b8
 8005558:	4618      	mov	r0, r3
 800555a:	f000 feba 	bl	80062d2 <_ZNK6MatrixIfLi9ELi7EEmlILi7EEES_IfLi9EXT_EERKS_IfLi7EXT_EE>
 800555e:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005562:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8005566:	f204 63cc 	addw	r3, r4, #1740	@ 0x6cc
 800556a:	4611      	mov	r1, r2
 800556c:	22fc      	movs	r2, #252	@ 0xfc
 800556e:	4618      	mov	r0, r3
 8005570:	f00d f933 	bl	80127da <memcpy>

	// Compute the Estimate ~0.5 ms
	x = x + K * (Z - H * x);
 8005574:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005578:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f503 7580 	add.w	r5, r3, #256	@ 0x100
 8005582:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005586:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f203 64cc 	addw	r4, r3, #1740	@ 0x6cc
 8005590:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005594:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f503 7692 	add.w	r6, r3, #292	@ 0x124
 800559e:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80055a2:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f503 7121 	add.w	r1, r3, #644	@ 0x284
 80055ac:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80055b0:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f503 7280 	add.w	r2, r3, #256	@ 0x100
 80055ba:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 80055be:	f103 0308 	add.w	r3, r3, #8
 80055c2:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 80055c6:	4618      	mov	r0, r3
 80055c8:	f000 fed1 	bl	800636e <_ZNK6MatrixIfLi7ELi9EEmlILi1EEES_IfLi7EXT_EERKS_IfLi9EXT_EE>
 80055cc:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 80055d0:	f103 0308 	add.w	r3, r3, #8
 80055d4:	f5a3 6345 	sub.w	r3, r3, #3152	@ 0xc50
 80055d8:	f207 72b4 	addw	r2, r7, #1972	@ 0x7b4
 80055dc:	4631      	mov	r1, r6
 80055de:	4618      	mov	r0, r3
 80055e0:	f000 ff13 	bl	800640a <_ZNK6MatrixIfLi7ELi1EEmiERKS0_>
 80055e4:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 80055e8:	f103 0308 	add.w	r3, r3, #8
 80055ec:	f6a3 4374 	subw	r3, r3, #3188	@ 0xc74
 80055f0:	f507 62f3 	add.w	r2, r7, #1944	@ 0x798
 80055f4:	4621      	mov	r1, r4
 80055f6:	4618      	mov	r0, r3
 80055f8:	f000 ff45 	bl	8006486 <_ZNK6MatrixIfLi9ELi7EEmlILi1EEES_IfLi9EXT_EERKS_IfLi7EXT_EE>
 80055fc:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005600:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8005604:	681c      	ldr	r4, [r3, #0]
 8005606:	f107 0308 	add.w	r3, r7, #8
 800560a:	3b08      	subs	r3, #8
 800560c:	f207 7274 	addw	r2, r7, #1908	@ 0x774
 8005610:	4629      	mov	r1, r5
 8005612:	4618      	mov	r0, r3
 8005614:	f000 ff85 	bl	8006522 <_ZNK6MatrixIfLi9ELi1EEplERKS0_>
 8005618:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 800561c:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8005620:	f504 7480 	add.w	r4, r4, #256	@ 0x100
 8005624:	461d      	mov	r5, r3
 8005626:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005628:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800562a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800562c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800562e:	682b      	ldr	r3, [r5, #0]
 8005630:	6023      	str	r3, [r4, #0]

	// Computer the Error covariance ~10 ms
	P = (I - K * H) * P * (I - K * H).transpose() + K * R * K.transpose();
 8005632:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005636:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f603 048c 	addw	r4, r3, #2188	@ 0x88c
 8005640:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005644:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f203 61cc 	addw	r1, r3, #1740	@ 0x6cc
 800564e:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005652:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f503 7221 	add.w	r2, r3, #644	@ 0x284
 800565c:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 8005660:	f103 0308 	add.w	r3, r3, #8
 8005664:	f6a3 034c 	subw	r3, r3, #2124	@ 0x84c
 8005668:	4618      	mov	r0, r3
 800566a:	f000 ff98 	bl	800659e <_ZNK6MatrixIfLi9ELi7EEmlILi9EEES_IfLi9EXT_EERKS_IfLi7EXT_EE>
 800566e:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 8005672:	f103 0308 	add.w	r3, r3, #8
 8005676:	f5a3 6319 	sub.w	r3, r3, #2448	@ 0x990
 800567a:	f607 329c 	addw	r2, r7, #2972	@ 0xb9c
 800567e:	4621      	mov	r1, r4
 8005680:	4618      	mov	r0, r3
 8005682:	f000 ffda 	bl	800663a <_ZNK6MatrixIfLi9ELi9EEmiERKS0_>
 8005686:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 800568a:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f503 62b1 	add.w	r2, r3, #1416	@ 0x588
 8005694:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 8005698:	f103 0308 	add.w	r3, r3, #8
 800569c:	f6a3 23d4 	subw	r3, r3, #2772	@ 0xad4
 80056a0:	f607 2158 	addw	r1, r7, #2648	@ 0xa58
 80056a4:	4618      	mov	r0, r3
 80056a6:	f001 f809 	bl	80066bc <_ZNK6MatrixIfLi9ELi9EEmlILi9EEES_IfLi9EXT_EERKS2_>
 80056aa:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80056ae:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f603 048c 	addw	r4, r3, #2188	@ 0x88c
 80056b8:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80056bc:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f203 61cc 	addw	r1, r3, #1740	@ 0x6cc
 80056c6:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80056ca:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f503 7221 	add.w	r2, r3, #644	@ 0x284
 80056d4:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 80056d8:	f103 0308 	add.w	r3, r3, #8
 80056dc:	f5a3 6390 	sub.w	r3, r3, #1152	@ 0x480
 80056e0:	4618      	mov	r0, r3
 80056e2:	f000 ff5c 	bl	800659e <_ZNK6MatrixIfLi9ELi7EEmlILi9EEES_IfLi9EXT_EERKS_IfLi7EXT_EE>
 80056e6:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 80056ea:	f103 0308 	add.w	r3, r3, #8
 80056ee:	f2a3 53c4 	subw	r3, r3, #1476	@ 0x5c4
 80056f2:	f607 7268 	addw	r2, r7, #3944	@ 0xf68
 80056f6:	4621      	mov	r1, r4
 80056f8:	4618      	mov	r0, r3
 80056fa:	f000 ff9e 	bl	800663a <_ZNK6MatrixIfLi9ELi9EEmiERKS0_>
 80056fe:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 8005702:	f103 0308 	add.w	r3, r3, #8
 8005706:	f5a3 63e1 	sub.w	r3, r3, #1800	@ 0x708
 800570a:	f607 6224 	addw	r2, r7, #3620	@ 0xe24
 800570e:	4611      	mov	r1, r2
 8005710:	4618      	mov	r0, r3
 8005712:	f001 f821 	bl	8006758 <_ZNK6MatrixIfLi9ELi9EE9transposeEv>
 8005716:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 800571a:	f103 0308 	add.w	r3, r3, #8
 800571e:	f6a3 4318 	subw	r3, r3, #3096	@ 0xc18
 8005722:	f507 624e 	add.w	r2, r7, #3296	@ 0xce0
 8005726:	f607 1114 	addw	r1, r7, #2324	@ 0x914
 800572a:	4618      	mov	r0, r3
 800572c:	f000 ffc6 	bl	80066bc <_ZNK6MatrixIfLi9ELi9EEmlILi9EEES_IfLi9EXT_EERKS2_>
 8005730:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005734:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f203 61cc 	addw	r1, r3, #1740	@ 0x6cc
 800573e:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005742:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f203 42c4 	addw	r2, r3, #1220	@ 0x4c4
 800574c:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 8005750:	f103 0308 	add.w	r3, r3, #8
 8005754:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8005758:	4618      	mov	r0, r3
 800575a:	f000 fdba 	bl	80062d2 <_ZNK6MatrixIfLi9ELi7EEmlILi7EEES_IfLi9EXT_EERKS_IfLi7EXT_EE>
 800575e:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 8005762:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f203 62cc 	addw	r2, r3, #1740	@ 0x6cc
 800576c:	f507 5397 	add.w	r3, r7, #4832	@ 0x12e0
 8005770:	f103 030c 	add.w	r3, r3, #12
 8005774:	4611      	mov	r1, r2
 8005776:	4618      	mov	r0, r3
 8005778:	f001 f81d 	bl	80067b6 <_ZNK6MatrixIfLi9ELi7EE9transposeEv>
 800577c:	f507 539f 	add.w	r3, r7, #5088	@ 0x13e0
 8005780:	f103 0308 	add.w	r3, r3, #8
 8005784:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8005788:	f507 5297 	add.w	r2, r7, #4832	@ 0x12e0
 800578c:	f102 020c 	add.w	r2, r2, #12
 8005790:	f507 518f 	add.w	r1, r7, #4576	@ 0x11e0
 8005794:	f101 0110 	add.w	r1, r1, #16
 8005798:	4618      	mov	r0, r3
 800579a:	f000 ff00 	bl	800659e <_ZNK6MatrixIfLi9ELi7EEmlILi9EEES_IfLi9EXT_EERKS_IfLi7EXT_EE>
 800579e:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80057a2:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80057a6:	681c      	ldr	r4, [r3, #0]
 80057a8:	f107 0308 	add.w	r3, r7, #8
 80057ac:	3b08      	subs	r3, #8
 80057ae:	f507 5285 	add.w	r2, r7, #4256	@ 0x10a0
 80057b2:	f102 020c 	add.w	r2, r2, #12
 80057b6:	f507 61fa 	add.w	r1, r7, #2000	@ 0x7d0
 80057ba:	4618      	mov	r0, r3
 80057bc:	f001 f82a 	bl	8006814 <_ZNK6MatrixIfLi9ELi9EEplERKS0_>
 80057c0:	f507 737a 	add.w	r3, r7, #1000	@ 0x3e8
 80057c4:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 80057c8:	f504 63b1 	add.w	r3, r4, #1416	@ 0x588
 80057cc:	4611      	mov	r1, r2
 80057ce:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 80057d2:	4618      	mov	r0, r3
 80057d4:	f00d f801 	bl	80127da <memcpy>

	return;
 80057d8:	bf00      	nop
}
 80057da:	f507 579f 	add.w	r7, r7, #5088	@ 0x13e0
 80057de:	370c      	adds	r7, #12
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080057e4 <_ZN6MatrixIfLi3ELi1EEC1Ev>:
private:
    T data[ROWS][COLS];

public:
    // Default constructor (zero initialization)
    Matrix() {
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 80057ec:	2300      	movs	r3, #0
 80057ee:	60fb      	str	r3, [r7, #12]
 80057f0:	e014      	b.n	800581c <_ZN6MatrixIfLi3ELi1EEC1Ev+0x38>
            for (int j = 0; j < COLS; ++j)
 80057f2:	2300      	movs	r3, #0
 80057f4:	60bb      	str	r3, [r7, #8]
 80057f6:	e00b      	b.n	8005810 <_ZN6MatrixIfLi3ELi1EEC1Ev+0x2c>
                data[i][j] = T(0);
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	68f9      	ldr	r1, [r7, #12]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	440b      	add	r3, r1
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	4413      	add	r3, r2
 8005804:	f04f 0200 	mov.w	r2, #0
 8005808:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	3301      	adds	r3, #1
 800580e:	60bb      	str	r3, [r7, #8]
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	2b00      	cmp	r3, #0
 8005814:	ddf0      	ble.n	80057f8 <_ZN6MatrixIfLi3ELi1EEC1Ev+0x14>
        for (int i = 0; i < ROWS; ++i)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	3301      	adds	r3, #1
 800581a:	60fb      	str	r3, [r7, #12]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2b02      	cmp	r3, #2
 8005820:	dde7      	ble.n	80057f2 <_ZN6MatrixIfLi3ELi1EEC1Ev+0xe>
    }
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4618      	mov	r0, r3
 8005826:	3714      	adds	r7, #20
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr

08005830 <_ZN6MatrixIfLi9ELi1EEC1Ev>:
    Matrix() {
 8005830:	b480      	push	{r7}
 8005832:	b085      	sub	sp, #20
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 8005838:	2300      	movs	r3, #0
 800583a:	60fb      	str	r3, [r7, #12]
 800583c:	e014      	b.n	8005868 <_ZN6MatrixIfLi9ELi1EEC1Ev+0x38>
            for (int j = 0; j < COLS; ++j)
 800583e:	2300      	movs	r3, #0
 8005840:	60bb      	str	r3, [r7, #8]
 8005842:	e00b      	b.n	800585c <_ZN6MatrixIfLi9ELi1EEC1Ev+0x2c>
                data[i][j] = T(0);
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	68f9      	ldr	r1, [r7, #12]
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	440b      	add	r3, r1
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4413      	add	r3, r2
 8005850:	f04f 0200 	mov.w	r2, #0
 8005854:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	3301      	adds	r3, #1
 800585a:	60bb      	str	r3, [r7, #8]
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	2b00      	cmp	r3, #0
 8005860:	ddf0      	ble.n	8005844 <_ZN6MatrixIfLi9ELi1EEC1Ev+0x14>
        for (int i = 0; i < ROWS; ++i)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	3301      	adds	r3, #1
 8005866:	60fb      	str	r3, [r7, #12]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2b08      	cmp	r3, #8
 800586c:	dde7      	ble.n	800583e <_ZN6MatrixIfLi9ELi1EEC1Ev+0xe>
    }
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4618      	mov	r0, r3
 8005872:	3714      	adds	r7, #20
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <_ZN6MatrixIfLi7ELi1EEC1Ev>:
    Matrix() {
 800587c:	b480      	push	{r7}
 800587e:	b085      	sub	sp, #20
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 8005884:	2300      	movs	r3, #0
 8005886:	60fb      	str	r3, [r7, #12]
 8005888:	e014      	b.n	80058b4 <_ZN6MatrixIfLi7ELi1EEC1Ev+0x38>
            for (int j = 0; j < COLS; ++j)
 800588a:	2300      	movs	r3, #0
 800588c:	60bb      	str	r3, [r7, #8]
 800588e:	e00b      	b.n	80058a8 <_ZN6MatrixIfLi7ELi1EEC1Ev+0x2c>
                data[i][j] = T(0);
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	68f9      	ldr	r1, [r7, #12]
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	440b      	add	r3, r1
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	4413      	add	r3, r2
 800589c:	f04f 0200 	mov.w	r2, #0
 80058a0:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	3301      	adds	r3, #1
 80058a6:	60bb      	str	r3, [r7, #8]
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	ddf0      	ble.n	8005890 <_ZN6MatrixIfLi7ELi1EEC1Ev+0x14>
        for (int i = 0; i < ROWS; ++i)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	3301      	adds	r3, #1
 80058b2:	60fb      	str	r3, [r7, #12]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2b06      	cmp	r3, #6
 80058b8:	dde7      	ble.n	800588a <_ZN6MatrixIfLi7ELi1EEC1Ev+0xe>
    }
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4618      	mov	r0, r3
 80058be:	3714      	adds	r7, #20
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <_ZN6MatrixIfLi9ELi9EEC1Ev>:
    Matrix() {
 80058c8:	b480      	push	{r7}
 80058ca:	b085      	sub	sp, #20
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 80058d0:	2300      	movs	r3, #0
 80058d2:	60fb      	str	r3, [r7, #12]
 80058d4:	e017      	b.n	8005906 <_ZN6MatrixIfLi9ELi9EEC1Ev+0x3e>
            for (int j = 0; j < COLS; ++j)
 80058d6:	2300      	movs	r3, #0
 80058d8:	60bb      	str	r3, [r7, #8]
 80058da:	e00e      	b.n	80058fa <_ZN6MatrixIfLi9ELi9EEC1Ev+0x32>
                data[i][j] = T(0);
 80058dc:	6879      	ldr	r1, [r7, #4]
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	4613      	mov	r3, r2
 80058e2:	00db      	lsls	r3, r3, #3
 80058e4:	4413      	add	r3, r2
 80058e6:	68ba      	ldr	r2, [r7, #8]
 80058e8:	4413      	add	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	440b      	add	r3, r1
 80058ee:	f04f 0200 	mov.w	r2, #0
 80058f2:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	3301      	adds	r3, #1
 80058f8:	60bb      	str	r3, [r7, #8]
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	dded      	ble.n	80058dc <_ZN6MatrixIfLi9ELi9EEC1Ev+0x14>
        for (int i = 0; i < ROWS; ++i)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	3301      	adds	r3, #1
 8005904:	60fb      	str	r3, [r7, #12]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2b08      	cmp	r3, #8
 800590a:	dde4      	ble.n	80058d6 <_ZN6MatrixIfLi9ELi9EEC1Ev+0xe>
    }
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4618      	mov	r0, r3
 8005910:	3714      	adds	r7, #20
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr

0800591a <_ZN6MatrixIfLi7ELi9EEC1Ev>:
    Matrix() {
 800591a:	b480      	push	{r7}
 800591c:	b085      	sub	sp, #20
 800591e:	af00      	add	r7, sp, #0
 8005920:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 8005922:	2300      	movs	r3, #0
 8005924:	60fb      	str	r3, [r7, #12]
 8005926:	e017      	b.n	8005958 <_ZN6MatrixIfLi7ELi9EEC1Ev+0x3e>
            for (int j = 0; j < COLS; ++j)
 8005928:	2300      	movs	r3, #0
 800592a:	60bb      	str	r3, [r7, #8]
 800592c:	e00e      	b.n	800594c <_ZN6MatrixIfLi7ELi9EEC1Ev+0x32>
                data[i][j] = T(0);
 800592e:	6879      	ldr	r1, [r7, #4]
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	4613      	mov	r3, r2
 8005934:	00db      	lsls	r3, r3, #3
 8005936:	4413      	add	r3, r2
 8005938:	68ba      	ldr	r2, [r7, #8]
 800593a:	4413      	add	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	440b      	add	r3, r1
 8005940:	f04f 0200 	mov.w	r2, #0
 8005944:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	3301      	adds	r3, #1
 800594a:	60bb      	str	r3, [r7, #8]
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	2b08      	cmp	r3, #8
 8005950:	dded      	ble.n	800592e <_ZN6MatrixIfLi7ELi9EEC1Ev+0x14>
        for (int i = 0; i < ROWS; ++i)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	3301      	adds	r3, #1
 8005956:	60fb      	str	r3, [r7, #12]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2b06      	cmp	r3, #6
 800595c:	dde4      	ble.n	8005928 <_ZN6MatrixIfLi7ELi9EEC1Ev+0xe>
    }
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4618      	mov	r0, r3
 8005962:	3714      	adds	r7, #20
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <_ZN6MatrixIfLi7ELi7EEC1Ev>:
    Matrix() {
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 8005974:	2300      	movs	r3, #0
 8005976:	60fb      	str	r3, [r7, #12]
 8005978:	e017      	b.n	80059aa <_ZN6MatrixIfLi7ELi7EEC1Ev+0x3e>
            for (int j = 0; j < COLS; ++j)
 800597a:	2300      	movs	r3, #0
 800597c:	60bb      	str	r3, [r7, #8]
 800597e:	e00e      	b.n	800599e <_ZN6MatrixIfLi7ELi7EEC1Ev+0x32>
                data[i][j] = T(0);
 8005980:	6879      	ldr	r1, [r7, #4]
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	4613      	mov	r3, r2
 8005986:	00db      	lsls	r3, r3, #3
 8005988:	1a9b      	subs	r3, r3, r2
 800598a:	68ba      	ldr	r2, [r7, #8]
 800598c:	4413      	add	r3, r2
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	440b      	add	r3, r1
 8005992:	f04f 0200 	mov.w	r2, #0
 8005996:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	3301      	adds	r3, #1
 800599c:	60bb      	str	r3, [r7, #8]
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	2b06      	cmp	r3, #6
 80059a2:	dded      	ble.n	8005980 <_ZN6MatrixIfLi7ELi7EEC1Ev+0x14>
        for (int i = 0; i < ROWS; ++i)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	3301      	adds	r3, #1
 80059a8:	60fb      	str	r3, [r7, #12]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2b06      	cmp	r3, #6
 80059ae:	dde4      	ble.n	800597a <_ZN6MatrixIfLi7ELi7EEC1Ev+0xe>
    }
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4618      	mov	r0, r3
 80059b4:	3714      	adds	r7, #20
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr

080059be <_ZN6MatrixIfLi9ELi7EEC1Ev>:
    Matrix() {
 80059be:	b480      	push	{r7}
 80059c0:	b085      	sub	sp, #20
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 80059c6:	2300      	movs	r3, #0
 80059c8:	60fb      	str	r3, [r7, #12]
 80059ca:	e017      	b.n	80059fc <_ZN6MatrixIfLi9ELi7EEC1Ev+0x3e>
            for (int j = 0; j < COLS; ++j)
 80059cc:	2300      	movs	r3, #0
 80059ce:	60bb      	str	r3, [r7, #8]
 80059d0:	e00e      	b.n	80059f0 <_ZN6MatrixIfLi9ELi7EEC1Ev+0x32>
                data[i][j] = T(0);
 80059d2:	6879      	ldr	r1, [r7, #4]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	4613      	mov	r3, r2
 80059d8:	00db      	lsls	r3, r3, #3
 80059da:	1a9b      	subs	r3, r3, r2
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	4413      	add	r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	440b      	add	r3, r1
 80059e4:	f04f 0200 	mov.w	r2, #0
 80059e8:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	3301      	adds	r3, #1
 80059ee:	60bb      	str	r3, [r7, #8]
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	2b06      	cmp	r3, #6
 80059f4:	dded      	ble.n	80059d2 <_ZN6MatrixIfLi9ELi7EEC1Ev+0x14>
        for (int i = 0; i < ROWS; ++i)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	3301      	adds	r3, #1
 80059fa:	60fb      	str	r3, [r7, #12]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2b08      	cmp	r3, #8
 8005a00:	dde4      	ble.n	80059cc <_ZN6MatrixIfLi9ELi7EEC1Ev+0xe>
    }
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4618      	mov	r0, r3
 8005a06:	3714      	adds	r7, #20
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <_ZN6MatrixIfLi3ELi1EEclEi>:
        // if (row < 0 || row >= ROWS || col < 0 || col >= COLS)
        //     throw std::out_of_range("Matrix index out of bounds");
        return data[row][col];
    }

    T& operator()(int index) {
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
        // static_assert(ROWS == 1 || COLS == 1, "1D indexing only allowed for vectors");
        // if (index < 0 || index >= ROWS * COLS)
        //     throw std::out_of_range("Index out of bounds");
        return (ROWS == 1) ? data[0][index] : data[index][0];
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	4413      	add	r3, r2
    }
 8005a22:	4618      	mov	r0, r3
 8005a24:	370c      	adds	r7, #12
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr

08005a2e <_ZN6MatrixIfLi9ELi1EEclEi>:
    T& operator()(int index) {
 8005a2e:	b480      	push	{r7}
 8005a30:	b083      	sub	sp, #12
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
 8005a36:	6039      	str	r1, [r7, #0]
        return (ROWS == 1) ? data[0][index] : data[index][0];
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	4413      	add	r3, r2
    }
 8005a40:	4618      	mov	r0, r3
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <_ZN6MatrixIfLi9ELi1EE7setZeroEv>:
        for (int i = 0; i < ROWS; ++i)
            for (int j = 0; j < COLS; ++j)
                data[i][j] = (i == j) ? T(1) : T(0);
    }

    void setZero() {
 8005a4c:	b480      	push	{r7}
 8005a4e:	b085      	sub	sp, #20
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 8005a54:	2300      	movs	r3, #0
 8005a56:	60fb      	str	r3, [r7, #12]
 8005a58:	e014      	b.n	8005a84 <_ZN6MatrixIfLi9ELi1EE7setZeroEv+0x38>
            for (int j = 0; j < COLS; ++j)
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	60bb      	str	r3, [r7, #8]
 8005a5e:	e00b      	b.n	8005a78 <_ZN6MatrixIfLi9ELi1EE7setZeroEv+0x2c>
                data[i][j] = T(0);
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	68f9      	ldr	r1, [r7, #12]
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	440b      	add	r3, r1
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	4413      	add	r3, r2
 8005a6c:	f04f 0200 	mov.w	r2, #0
 8005a70:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	3301      	adds	r3, #1
 8005a76:	60bb      	str	r3, [r7, #8]
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	ddf0      	ble.n	8005a60 <_ZN6MatrixIfLi9ELi1EE7setZeroEv+0x14>
        for (int i = 0; i < ROWS; ++i)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	3301      	adds	r3, #1
 8005a82:	60fb      	str	r3, [r7, #12]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2b08      	cmp	r3, #8
 8005a88:	dde7      	ble.n	8005a5a <_ZN6MatrixIfLi9ELi1EE7setZeroEv+0xe>
    }
 8005a8a:	bf00      	nop
 8005a8c:	bf00      	nop
 8005a8e:	3714      	adds	r7, #20
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <_ZN6MatrixIfLi9ELi9EE11setIdentityEv>:
    void setIdentity() {
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	60fb      	str	r3, [r7, #12]
 8005aa4:	e01e      	b.n	8005ae4 <_ZN6MatrixIfLi9ELi9EE11setIdentityEv+0x4c>
            for (int j = 0; j < COLS; ++j)
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	60bb      	str	r3, [r7, #8]
 8005aaa:	e015      	b.n	8005ad8 <_ZN6MatrixIfLi9ELi9EE11setIdentityEv+0x40>
                data[i][j] = (i == j) ? T(1) : T(0);
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d102      	bne.n	8005aba <_ZN6MatrixIfLi9ELi9EE11setIdentityEv+0x22>
 8005ab4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005ab8:	e001      	b.n	8005abe <_ZN6MatrixIfLi9ELi9EE11setIdentityEv+0x26>
 8005aba:	f04f 0100 	mov.w	r1, #0
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	68fa      	ldr	r2, [r7, #12]
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	00db      	lsls	r3, r3, #3
 8005ac6:	4413      	add	r3, r2
 8005ac8:	68ba      	ldr	r2, [r7, #8]
 8005aca:	4413      	add	r3, r2
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	4403      	add	r3, r0
 8005ad0:	6019      	str	r1, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	3301      	adds	r3, #1
 8005ad6:	60bb      	str	r3, [r7, #8]
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	2b08      	cmp	r3, #8
 8005adc:	dde6      	ble.n	8005aac <_ZN6MatrixIfLi9ELi9EE11setIdentityEv+0x14>
        for (int i = 0; i < ROWS; ++i)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	60fb      	str	r3, [r7, #12]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2b08      	cmp	r3, #8
 8005ae8:	dddd      	ble.n	8005aa6 <_ZN6MatrixIfLi9ELi9EE11setIdentityEv+0xe>
    }
 8005aea:	bf00      	nop
 8005aec:	bf00      	nop
 8005aee:	3714      	adds	r7, #20
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <_ZN6MatrixIfLi9ELi9EEclEii>:
    T& operator()(int row, int col) {
 8005af8:	b480      	push	{r7}
 8005afa:	b085      	sub	sp, #20
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	60b9      	str	r1, [r7, #8]
 8005b02:	607a      	str	r2, [r7, #4]
        return data[row][col];
 8005b04:	68ba      	ldr	r2, [r7, #8]
 8005b06:	4613      	mov	r3, r2
 8005b08:	00db      	lsls	r3, r3, #3
 8005b0a:	4413      	add	r3, r2
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	4413      	add	r3, r2
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	4413      	add	r3, r2
    }
 8005b16:	4618      	mov	r0, r3
 8005b18:	3714      	adds	r7, #20
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr

08005b22 <_ZN6MatrixIfLi7ELi1EE7setZeroEv>:
    void setZero() {
 8005b22:	b480      	push	{r7}
 8005b24:	b085      	sub	sp, #20
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	60fb      	str	r3, [r7, #12]
 8005b2e:	e014      	b.n	8005b5a <_ZN6MatrixIfLi7ELi1EE7setZeroEv+0x38>
            for (int j = 0; j < COLS; ++j)
 8005b30:	2300      	movs	r3, #0
 8005b32:	60bb      	str	r3, [r7, #8]
 8005b34:	e00b      	b.n	8005b4e <_ZN6MatrixIfLi7ELi1EE7setZeroEv+0x2c>
                data[i][j] = T(0);
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	68f9      	ldr	r1, [r7, #12]
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	440b      	add	r3, r1
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	4413      	add	r3, r2
 8005b42:	f04f 0200 	mov.w	r2, #0
 8005b46:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	60bb      	str	r3, [r7, #8]
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	ddf0      	ble.n	8005b36 <_ZN6MatrixIfLi7ELi1EE7setZeroEv+0x14>
        for (int i = 0; i < ROWS; ++i)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	3301      	adds	r3, #1
 8005b58:	60fb      	str	r3, [r7, #12]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2b06      	cmp	r3, #6
 8005b5e:	dde7      	ble.n	8005b30 <_ZN6MatrixIfLi7ELi1EE7setZeroEv+0xe>
    }
 8005b60:	bf00      	nop
 8005b62:	bf00      	nop
 8005b64:	3714      	adds	r7, #20
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr

08005b6e <_ZN6MatrixIfLi7ELi1EEclEi>:
    T& operator()(int index) {
 8005b6e:	b480      	push	{r7}
 8005b70:	b083      	sub	sp, #12
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	6078      	str	r0, [r7, #4]
 8005b76:	6039      	str	r1, [r7, #0]
        return (ROWS == 1) ? data[0][index] : data[index][0];
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	4413      	add	r3, r2
    }
 8005b80:	4618      	mov	r0, r3
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <_ZN6MatrixIfLi7ELi9EE7setZeroEv>:
    void setZero() {
 8005b8c:	b480      	push	{r7}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 8005b94:	2300      	movs	r3, #0
 8005b96:	60fb      	str	r3, [r7, #12]
 8005b98:	e017      	b.n	8005bca <_ZN6MatrixIfLi7ELi9EE7setZeroEv+0x3e>
            for (int j = 0; j < COLS; ++j)
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	60bb      	str	r3, [r7, #8]
 8005b9e:	e00e      	b.n	8005bbe <_ZN6MatrixIfLi7ELi9EE7setZeroEv+0x32>
                data[i][j] = T(0);
 8005ba0:	6879      	ldr	r1, [r7, #4]
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	00db      	lsls	r3, r3, #3
 8005ba8:	4413      	add	r3, r2
 8005baa:	68ba      	ldr	r2, [r7, #8]
 8005bac:	4413      	add	r3, r2
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	440b      	add	r3, r1
 8005bb2:	f04f 0200 	mov.w	r2, #0
 8005bb6:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	3301      	adds	r3, #1
 8005bbc:	60bb      	str	r3, [r7, #8]
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	2b08      	cmp	r3, #8
 8005bc2:	dded      	ble.n	8005ba0 <_ZN6MatrixIfLi7ELi9EE7setZeroEv+0x14>
        for (int i = 0; i < ROWS; ++i)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	60fb      	str	r3, [r7, #12]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2b06      	cmp	r3, #6
 8005bce:	dde4      	ble.n	8005b9a <_ZN6MatrixIfLi7ELi9EE7setZeroEv+0xe>
    }
 8005bd0:	bf00      	nop
 8005bd2:	bf00      	nop
 8005bd4:	3714      	adds	r7, #20
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr

08005bde <_ZN6MatrixIfLi7ELi9EEclEii>:
    T& operator()(int row, int col) {
 8005bde:	b480      	push	{r7}
 8005be0:	b085      	sub	sp, #20
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	60f8      	str	r0, [r7, #12]
 8005be6:	60b9      	str	r1, [r7, #8]
 8005be8:	607a      	str	r2, [r7, #4]
        return data[row][col];
 8005bea:	68ba      	ldr	r2, [r7, #8]
 8005bec:	4613      	mov	r3, r2
 8005bee:	00db      	lsls	r3, r3, #3
 8005bf0:	4413      	add	r3, r2
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	4413      	add	r3, r2
    }
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3714      	adds	r7, #20
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <_ZN6MatrixIfLi9ELi9EE7setZeroEv>:
    void setZero() {
 8005c08:	b480      	push	{r7}
 8005c0a:	b085      	sub	sp, #20
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 8005c10:	2300      	movs	r3, #0
 8005c12:	60fb      	str	r3, [r7, #12]
 8005c14:	e017      	b.n	8005c46 <_ZN6MatrixIfLi9ELi9EE7setZeroEv+0x3e>
            for (int j = 0; j < COLS; ++j)
 8005c16:	2300      	movs	r3, #0
 8005c18:	60bb      	str	r3, [r7, #8]
 8005c1a:	e00e      	b.n	8005c3a <_ZN6MatrixIfLi9ELi9EE7setZeroEv+0x32>
                data[i][j] = T(0);
 8005c1c:	6879      	ldr	r1, [r7, #4]
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	4613      	mov	r3, r2
 8005c22:	00db      	lsls	r3, r3, #3
 8005c24:	4413      	add	r3, r2
 8005c26:	68ba      	ldr	r2, [r7, #8]
 8005c28:	4413      	add	r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	440b      	add	r3, r1
 8005c2e:	f04f 0200 	mov.w	r2, #0
 8005c32:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	3301      	adds	r3, #1
 8005c38:	60bb      	str	r3, [r7, #8]
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	2b08      	cmp	r3, #8
 8005c3e:	dded      	ble.n	8005c1c <_ZN6MatrixIfLi9ELi9EE7setZeroEv+0x14>
        for (int i = 0; i < ROWS; ++i)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	3301      	adds	r3, #1
 8005c44:	60fb      	str	r3, [r7, #12]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2b08      	cmp	r3, #8
 8005c4a:	dde4      	ble.n	8005c16 <_ZN6MatrixIfLi9ELi9EE7setZeroEv+0xe>
    }
 8005c4c:	bf00      	nop
 8005c4e:	bf00      	nop
 8005c50:	3714      	adds	r7, #20
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr

08005c5a <_ZN6MatrixIfLi9ELi9EEmLEf>:
    Matrix<T, ROWS, COLS>& operator*=(T scalar) {
 8005c5a:	b480      	push	{r7}
 8005c5c:	b085      	sub	sp, #20
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
 8005c62:	ed87 0a00 	vstr	s0, [r7]
        for (int i = 0; i < ROWS; ++i)
 8005c66:	2300      	movs	r3, #0
 8005c68:	60fb      	str	r3, [r7, #12]
 8005c6a:	e025      	b.n	8005cb8 <_ZN6MatrixIfLi9ELi9EEmLEf+0x5e>
            for (int j = 0; j < COLS; ++j)
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	60bb      	str	r3, [r7, #8]
 8005c70:	e01c      	b.n	8005cac <_ZN6MatrixIfLi9ELi9EEmLEf+0x52>
                data[i][j] *= scalar;
 8005c72:	6879      	ldr	r1, [r7, #4]
 8005c74:	68fa      	ldr	r2, [r7, #12]
 8005c76:	4613      	mov	r3, r2
 8005c78:	00db      	lsls	r3, r3, #3
 8005c7a:	4413      	add	r3, r2
 8005c7c:	68ba      	ldr	r2, [r7, #8]
 8005c7e:	4413      	add	r3, r2
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	440b      	add	r3, r1
 8005c84:	ed93 7a00 	vldr	s14, [r3]
 8005c88:	edd7 7a00 	vldr	s15, [r7]
 8005c8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c90:	6879      	ldr	r1, [r7, #4]
 8005c92:	68fa      	ldr	r2, [r7, #12]
 8005c94:	4613      	mov	r3, r2
 8005c96:	00db      	lsls	r3, r3, #3
 8005c98:	4413      	add	r3, r2
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	440b      	add	r3, r1
 8005ca2:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < COLS; ++j)
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	60bb      	str	r3, [r7, #8]
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	2b08      	cmp	r3, #8
 8005cb0:	dddf      	ble.n	8005c72 <_ZN6MatrixIfLi9ELi9EEmLEf+0x18>
        for (int i = 0; i < ROWS; ++i)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	3301      	adds	r3, #1
 8005cb6:	60fb      	str	r3, [r7, #12]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2b08      	cmp	r3, #8
 8005cbc:	ddd6      	ble.n	8005c6c <_ZN6MatrixIfLi9ELi9EEmLEf+0x12>
        return *this;
 8005cbe:	687b      	ldr	r3, [r7, #4]
    }
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3714      	adds	r7, #20
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <_ZN6MatrixIfLi7ELi7EE11setIdentityEv>:
    void setIdentity() {
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < ROWS; ++i)
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	60fb      	str	r3, [r7, #12]
 8005cd8:	e01e      	b.n	8005d18 <_ZN6MatrixIfLi7ELi7EE11setIdentityEv+0x4c>
            for (int j = 0; j < COLS; ++j)
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60bb      	str	r3, [r7, #8]
 8005cde:	e015      	b.n	8005d0c <_ZN6MatrixIfLi7ELi7EE11setIdentityEv+0x40>
                data[i][j] = (i == j) ? T(1) : T(0);
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d102      	bne.n	8005cee <_ZN6MatrixIfLi7ELi7EE11setIdentityEv+0x22>
 8005ce8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005cec:	e001      	b.n	8005cf2 <_ZN6MatrixIfLi7ELi7EE11setIdentityEv+0x26>
 8005cee:	f04f 0100 	mov.w	r1, #0
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	00db      	lsls	r3, r3, #3
 8005cfa:	1a9b      	subs	r3, r3, r2
 8005cfc:	68ba      	ldr	r2, [r7, #8]
 8005cfe:	4413      	add	r3, r2
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	4403      	add	r3, r0
 8005d04:	6019      	str	r1, [r3, #0]
            for (int j = 0; j < COLS; ++j)
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	60bb      	str	r3, [r7, #8]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	2b06      	cmp	r3, #6
 8005d10:	dde6      	ble.n	8005ce0 <_ZN6MatrixIfLi7ELi7EE11setIdentityEv+0x14>
        for (int i = 0; i < ROWS; ++i)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	3301      	adds	r3, #1
 8005d16:	60fb      	str	r3, [r7, #12]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2b06      	cmp	r3, #6
 8005d1c:	dddd      	ble.n	8005cda <_ZN6MatrixIfLi7ELi7EE11setIdentityEv+0xe>
    }
 8005d1e:	bf00      	nop
 8005d20:	bf00      	nop
 8005d22:	3714      	adds	r7, #20
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <_ZN6MatrixIfLi7ELi7EEclEii>:
    T& operator()(int row, int col) {
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	607a      	str	r2, [r7, #4]
        return data[row][col];
 8005d38:	68ba      	ldr	r2, [r7, #8]
 8005d3a:	4613      	mov	r3, r2
 8005d3c:	00db      	lsls	r3, r3, #3
 8005d3e:	1a9b      	subs	r3, r3, r2
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	4413      	add	r3, r2
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	4413      	add	r3, r2
    }
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3714      	adds	r7, #20
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr

08005d56 <_ZNK6MatrixIfLi9ELi9EEmlILi1EEES_IfLi9EXT_EERKS2_>:
    Matrix<T, ROWS, OTHER_COLS> operator*(const Matrix<T, COLS, OTHER_COLS>& rhs) const {
 8005d56:	b580      	push	{r7, lr}
 8005d58:	ed2d 8b02 	vpush	{d8}
 8005d5c:	b088      	sub	sp, #32
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	60f8      	str	r0, [r7, #12]
 8005d62:	60b9      	str	r1, [r7, #8]
 8005d64:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, OTHER_COLS> result;
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f7ff fd62 	bl	8005830 <_ZN6MatrixIfLi9ELi1EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	61fb      	str	r3, [r7, #28]
 8005d70:	e035      	b.n	8005dde <_ZNK6MatrixIfLi9ELi9EEmlILi1EEES_IfLi9EXT_EERKS2_+0x88>
            for (int j = 0; j < OTHER_COLS; ++j)
 8005d72:	2300      	movs	r3, #0
 8005d74:	61bb      	str	r3, [r7, #24]
 8005d76:	e02c      	b.n	8005dd2 <_ZNK6MatrixIfLi9ELi9EEmlILi1EEES_IfLi9EXT_EERKS2_+0x7c>
                for (int k = 0; k < COLS; ++k)
 8005d78:	2300      	movs	r3, #0
 8005d7a:	617b      	str	r3, [r7, #20]
 8005d7c:	e023      	b.n	8005dc6 <_ZNK6MatrixIfLi9ELi9EEmlILi1EEES_IfLi9EXT_EERKS2_+0x70>
                    result(i, j) += data[i][k] * rhs(k, j);
 8005d7e:	68b9      	ldr	r1, [r7, #8]
 8005d80:	69fa      	ldr	r2, [r7, #28]
 8005d82:	4613      	mov	r3, r2
 8005d84:	00db      	lsls	r3, r3, #3
 8005d86:	4413      	add	r3, r2
 8005d88:	697a      	ldr	r2, [r7, #20]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	440b      	add	r3, r1
 8005d90:	ed93 8a00 	vldr	s16, [r3]
 8005d94:	69ba      	ldr	r2, [r7, #24]
 8005d96:	6979      	ldr	r1, [r7, #20]
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 fd8e 	bl	80068ba <_ZNK6MatrixIfLi9ELi1EEclEii>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	edd3 7a00 	vldr	s15, [r3]
 8005da4:	ee28 8a27 	vmul.f32	s16, s16, s15
 8005da8:	69ba      	ldr	r2, [r7, #24]
 8005daa:	69f9      	ldr	r1, [r7, #28]
 8005dac:	68f8      	ldr	r0, [r7, #12]
 8005dae:	f000 fd72 	bl	8006896 <_ZN6MatrixIfLi9ELi1EEclEii>
 8005db2:	4603      	mov	r3, r0
 8005db4:	edd3 7a00 	vldr	s15, [r3]
 8005db8:	ee78 7a27 	vadd.f32	s15, s16, s15
 8005dbc:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < COLS; ++k)
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	3301      	adds	r3, #1
 8005dc4:	617b      	str	r3, [r7, #20]
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	2b08      	cmp	r3, #8
 8005dca:	ddd8      	ble.n	8005d7e <_ZNK6MatrixIfLi9ELi9EEmlILi1EEES_IfLi9EXT_EERKS2_+0x28>
            for (int j = 0; j < OTHER_COLS; ++j)
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	3301      	adds	r3, #1
 8005dd0:	61bb      	str	r3, [r7, #24]
 8005dd2:	69bb      	ldr	r3, [r7, #24]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	ddcf      	ble.n	8005d78 <_ZNK6MatrixIfLi9ELi9EEmlILi1EEES_IfLi9EXT_EERKS2_+0x22>
        for (int i = 0; i < ROWS; ++i)
 8005dd8:	69fb      	ldr	r3, [r7, #28]
 8005dda:	3301      	adds	r3, #1
 8005ddc:	61fb      	str	r3, [r7, #28]
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	2b08      	cmp	r3, #8
 8005de2:	ddc6      	ble.n	8005d72 <_ZNK6MatrixIfLi9ELi9EEmlILi1EEES_IfLi9EXT_EERKS2_+0x1c>
        return result;
 8005de4:	bf00      	nop
    }
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	3720      	adds	r7, #32
 8005dea:	46bd      	mov	sp, r7
 8005dec:	ecbd 8b02 	vpop	{d8}
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <_ZNK6MatrixIfLi7ELi9EEmlILi9EEES_IfLi7EXT_EERKS_IfLi9EXT_EE>:
    Matrix<T, ROWS, OTHER_COLS> operator*(const Matrix<T, COLS, OTHER_COLS>& rhs) const {
 8005df2:	b580      	push	{r7, lr}
 8005df4:	ed2d 8b02 	vpush	{d8}
 8005df8:	b088      	sub	sp, #32
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	60f8      	str	r0, [r7, #12]
 8005dfe:	60b9      	str	r1, [r7, #8]
 8005e00:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, OTHER_COLS> result;
 8005e02:	68f8      	ldr	r0, [r7, #12]
 8005e04:	f7ff fd89 	bl	800591a <_ZN6MatrixIfLi7ELi9EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 8005e08:	2300      	movs	r3, #0
 8005e0a:	61fb      	str	r3, [r7, #28]
 8005e0c:	e035      	b.n	8005e7a <_ZNK6MatrixIfLi7ELi9EEmlILi9EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x88>
            for (int j = 0; j < OTHER_COLS; ++j)
 8005e0e:	2300      	movs	r3, #0
 8005e10:	61bb      	str	r3, [r7, #24]
 8005e12:	e02c      	b.n	8005e6e <_ZNK6MatrixIfLi7ELi9EEmlILi9EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x7c>
                for (int k = 0; k < COLS; ++k)
 8005e14:	2300      	movs	r3, #0
 8005e16:	617b      	str	r3, [r7, #20]
 8005e18:	e023      	b.n	8005e62 <_ZNK6MatrixIfLi7ELi9EEmlILi9EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x70>
                    result(i, j) += data[i][k] * rhs(k, j);
 8005e1a:	68b9      	ldr	r1, [r7, #8]
 8005e1c:	69fa      	ldr	r2, [r7, #28]
 8005e1e:	4613      	mov	r3, r2
 8005e20:	00db      	lsls	r3, r3, #3
 8005e22:	4413      	add	r3, r2
 8005e24:	697a      	ldr	r2, [r7, #20]
 8005e26:	4413      	add	r3, r2
 8005e28:	009b      	lsls	r3, r3, #2
 8005e2a:	440b      	add	r3, r1
 8005e2c:	ed93 8a00 	vldr	s16, [r3]
 8005e30:	69ba      	ldr	r2, [r7, #24]
 8005e32:	6979      	ldr	r1, [r7, #20]
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 fd52 	bl	80068de <_ZNK6MatrixIfLi9ELi9EEclEii>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	edd3 7a00 	vldr	s15, [r3]
 8005e40:	ee28 8a27 	vmul.f32	s16, s16, s15
 8005e44:	69ba      	ldr	r2, [r7, #24]
 8005e46:	69f9      	ldr	r1, [r7, #28]
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f7ff fec8 	bl	8005bde <_ZN6MatrixIfLi7ELi9EEclEii>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	edd3 7a00 	vldr	s15, [r3]
 8005e54:	ee78 7a27 	vadd.f32	s15, s16, s15
 8005e58:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < COLS; ++k)
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	3301      	adds	r3, #1
 8005e60:	617b      	str	r3, [r7, #20]
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	2b08      	cmp	r3, #8
 8005e66:	ddd8      	ble.n	8005e1a <_ZNK6MatrixIfLi7ELi9EEmlILi9EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x28>
            for (int j = 0; j < OTHER_COLS; ++j)
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	61bb      	str	r3, [r7, #24]
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	2b08      	cmp	r3, #8
 8005e72:	ddcf      	ble.n	8005e14 <_ZNK6MatrixIfLi7ELi9EEmlILi9EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x22>
        for (int i = 0; i < ROWS; ++i)
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	3301      	adds	r3, #1
 8005e78:	61fb      	str	r3, [r7, #28]
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	2b06      	cmp	r3, #6
 8005e7e:	ddc6      	ble.n	8005e0e <_ZNK6MatrixIfLi7ELi9EEmlILi9EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x1c>
        return result;
 8005e80:	bf00      	nop
    }
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	3720      	adds	r7, #32
 8005e86:	46bd      	mov	sp, r7
 8005e88:	ecbd 8b02 	vpop	{d8}
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <_ZNK6MatrixIfLi7ELi9EE9transposeEv>:
    Matrix<T, COLS, ROWS> transpose() const {
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	b084      	sub	sp, #16
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
 8005e96:	6039      	str	r1, [r7, #0]
        Matrix<T, COLS, ROWS> result;
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f7ff fd90 	bl	80059be <_ZN6MatrixIfLi9ELi7EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60fb      	str	r3, [r7, #12]
 8005ea2:	e01b      	b.n	8005edc <_ZNK6MatrixIfLi7ELi9EE9transposeEv+0x4e>
            for (int j = 0; j < COLS; ++j)
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	60bb      	str	r3, [r7, #8]
 8005ea8:	e012      	b.n	8005ed0 <_ZNK6MatrixIfLi7ELi9EE9transposeEv+0x42>
                result(j, i) = data[i][j];
 8005eaa:	68fa      	ldr	r2, [r7, #12]
 8005eac:	68b9      	ldr	r1, [r7, #8]
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 fd2a 	bl	8006908 <_ZN6MatrixIfLi9ELi7EEclEii>
 8005eb4:	6839      	ldr	r1, [r7, #0]
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	4613      	mov	r3, r2
 8005eba:	00db      	lsls	r3, r3, #3
 8005ebc:	4413      	add	r3, r2
 8005ebe:	68ba      	ldr	r2, [r7, #8]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	440b      	add	r3, r1
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	6003      	str	r3, [r0, #0]
            for (int j = 0; j < COLS; ++j)
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	3301      	adds	r3, #1
 8005ece:	60bb      	str	r3, [r7, #8]
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	2b08      	cmp	r3, #8
 8005ed4:	dde9      	ble.n	8005eaa <_ZNK6MatrixIfLi7ELi9EE9transposeEv+0x1c>
        for (int i = 0; i < ROWS; ++i)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	3301      	adds	r3, #1
 8005eda:	60fb      	str	r3, [r7, #12]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2b06      	cmp	r3, #6
 8005ee0:	dde0      	ble.n	8005ea4 <_ZNK6MatrixIfLi7ELi9EE9transposeEv+0x16>
        return result;
 8005ee2:	bf00      	nop
    }
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	3710      	adds	r7, #16
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <_ZNK6MatrixIfLi7ELi9EEmlILi7EEES_IfLi7EXT_EERKS_IfLi9EXT_EE>:
    Matrix<T, ROWS, OTHER_COLS> operator*(const Matrix<T, COLS, OTHER_COLS>& rhs) const {
 8005eec:	b580      	push	{r7, lr}
 8005eee:	ed2d 8b02 	vpush	{d8}
 8005ef2:	b088      	sub	sp, #32
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, OTHER_COLS> result;
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	f7ff fd35 	bl	800596c <_ZN6MatrixIfLi7ELi7EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 8005f02:	2300      	movs	r3, #0
 8005f04:	61fb      	str	r3, [r7, #28]
 8005f06:	e035      	b.n	8005f74 <_ZNK6MatrixIfLi7ELi9EEmlILi7EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x88>
            for (int j = 0; j < OTHER_COLS; ++j)
 8005f08:	2300      	movs	r3, #0
 8005f0a:	61bb      	str	r3, [r7, #24]
 8005f0c:	e02c      	b.n	8005f68 <_ZNK6MatrixIfLi7ELi9EEmlILi7EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x7c>
                for (int k = 0; k < COLS; ++k)
 8005f0e:	2300      	movs	r3, #0
 8005f10:	617b      	str	r3, [r7, #20]
 8005f12:	e023      	b.n	8005f5c <_ZNK6MatrixIfLi7ELi9EEmlILi7EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x70>
                    result(i, j) += data[i][k] * rhs(k, j);
 8005f14:	68b9      	ldr	r1, [r7, #8]
 8005f16:	69fa      	ldr	r2, [r7, #28]
 8005f18:	4613      	mov	r3, r2
 8005f1a:	00db      	lsls	r3, r3, #3
 8005f1c:	4413      	add	r3, r2
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	4413      	add	r3, r2
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	440b      	add	r3, r1
 8005f26:	ed93 8a00 	vldr	s16, [r3]
 8005f2a:	69ba      	ldr	r2, [r7, #24]
 8005f2c:	6979      	ldr	r1, [r7, #20]
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 fcff 	bl	8006932 <_ZNK6MatrixIfLi9ELi7EEclEii>
 8005f34:	4603      	mov	r3, r0
 8005f36:	edd3 7a00 	vldr	s15, [r3]
 8005f3a:	ee28 8a27 	vmul.f32	s16, s16, s15
 8005f3e:	69ba      	ldr	r2, [r7, #24]
 8005f40:	69f9      	ldr	r1, [r7, #28]
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	f7ff fef2 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	edd3 7a00 	vldr	s15, [r3]
 8005f4e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8005f52:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < COLS; ++k)
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	3301      	adds	r3, #1
 8005f5a:	617b      	str	r3, [r7, #20]
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	2b08      	cmp	r3, #8
 8005f60:	ddd8      	ble.n	8005f14 <_ZNK6MatrixIfLi7ELi9EEmlILi7EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x28>
            for (int j = 0; j < OTHER_COLS; ++j)
 8005f62:	69bb      	ldr	r3, [r7, #24]
 8005f64:	3301      	adds	r3, #1
 8005f66:	61bb      	str	r3, [r7, #24]
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	2b06      	cmp	r3, #6
 8005f6c:	ddcf      	ble.n	8005f0e <_ZNK6MatrixIfLi7ELi9EEmlILi7EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x22>
        for (int i = 0; i < ROWS; ++i)
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	3301      	adds	r3, #1
 8005f72:	61fb      	str	r3, [r7, #28]
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	2b06      	cmp	r3, #6
 8005f78:	ddc6      	ble.n	8005f08 <_ZNK6MatrixIfLi7ELi9EEmlILi7EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x1c>
        return result;
 8005f7a:	bf00      	nop
    }
 8005f7c:	68f8      	ldr	r0, [r7, #12]
 8005f7e:	3720      	adds	r7, #32
 8005f80:	46bd      	mov	sp, r7
 8005f82:	ecbd 8b02 	vpop	{d8}
 8005f86:	bd80      	pop	{r7, pc}

08005f88 <_ZNK6MatrixIfLi7ELi7EEplERKS0_>:
    Matrix<T, ROWS, COLS> operator+(const Matrix<T, ROWS, COLS>& rhs) const {
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	ed2d 8b02 	vpush	{d8}
 8005f8e:	b086      	sub	sp, #24
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, COLS> result;
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f7ff fce7 	bl	800596c <_ZN6MatrixIfLi7ELi7EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	617b      	str	r3, [r7, #20]
 8005fa2:	e028      	b.n	8005ff6 <_ZNK6MatrixIfLi7ELi7EEplERKS0_+0x6e>
            for (int j = 0; j < COLS; ++j)
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	613b      	str	r3, [r7, #16]
 8005fa8:	e01f      	b.n	8005fea <_ZNK6MatrixIfLi7ELi7EEplERKS0_+0x62>
                result(i, j) = data[i][j] + rhs(i, j);
 8005faa:	68b9      	ldr	r1, [r7, #8]
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	4613      	mov	r3, r2
 8005fb0:	00db      	lsls	r3, r3, #3
 8005fb2:	1a9b      	subs	r3, r3, r2
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	440b      	add	r3, r1
 8005fbc:	edd3 8a00 	vldr	s17, [r3]
 8005fc0:	693a      	ldr	r2, [r7, #16]
 8005fc2:	6979      	ldr	r1, [r7, #20]
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f000 fcc9 	bl	800695c <_ZNK6MatrixIfLi7ELi7EEclEii>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	ed93 8a00 	vldr	s16, [r3]
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	6979      	ldr	r1, [r7, #20]
 8005fd4:	68f8      	ldr	r0, [r7, #12]
 8005fd6:	f7ff fea9 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	ee78 7a88 	vadd.f32	s15, s17, s16
 8005fe0:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < COLS; ++j)
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	613b      	str	r3, [r7, #16]
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	2b06      	cmp	r3, #6
 8005fee:	dddc      	ble.n	8005faa <_ZNK6MatrixIfLi7ELi7EEplERKS0_+0x22>
        for (int i = 0; i < ROWS; ++i)
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	3301      	adds	r3, #1
 8005ff4:	617b      	str	r3, [r7, #20]
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	2b06      	cmp	r3, #6
 8005ffa:	ddd3      	ble.n	8005fa4 <_ZNK6MatrixIfLi7ELi7EEplERKS0_+0x1c>
        return result;
 8005ffc:	bf00      	nop
    }
 8005ffe:	68f8      	ldr	r0, [r7, #12]
 8006000:	3718      	adds	r7, #24
 8006002:	46bd      	mov	sp, r7
 8006004:	ecbd 8b02 	vpop	{d8}
 8006008:	bd80      	pop	{r7, pc}

0800600a <_ZNK6MatrixIfLi9ELi9EEmlILi7EEES_IfLi9EXT_EERKS2_>:
    Matrix<T, ROWS, OTHER_COLS> operator*(const Matrix<T, COLS, OTHER_COLS>& rhs) const {
 800600a:	b580      	push	{r7, lr}
 800600c:	ed2d 8b02 	vpush	{d8}
 8006010:	b088      	sub	sp, #32
 8006012:	af00      	add	r7, sp, #0
 8006014:	60f8      	str	r0, [r7, #12]
 8006016:	60b9      	str	r1, [r7, #8]
 8006018:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, OTHER_COLS> result;
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f7ff fccf 	bl	80059be <_ZN6MatrixIfLi9ELi7EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 8006020:	2300      	movs	r3, #0
 8006022:	61fb      	str	r3, [r7, #28]
 8006024:	e035      	b.n	8006092 <_ZNK6MatrixIfLi9ELi9EEmlILi7EEES_IfLi9EXT_EERKS2_+0x88>
            for (int j = 0; j < OTHER_COLS; ++j)
 8006026:	2300      	movs	r3, #0
 8006028:	61bb      	str	r3, [r7, #24]
 800602a:	e02c      	b.n	8006086 <_ZNK6MatrixIfLi9ELi9EEmlILi7EEES_IfLi9EXT_EERKS2_+0x7c>
                for (int k = 0; k < COLS; ++k)
 800602c:	2300      	movs	r3, #0
 800602e:	617b      	str	r3, [r7, #20]
 8006030:	e023      	b.n	800607a <_ZNK6MatrixIfLi9ELi9EEmlILi7EEES_IfLi9EXT_EERKS2_+0x70>
                    result(i, j) += data[i][k] * rhs(k, j);
 8006032:	68b9      	ldr	r1, [r7, #8]
 8006034:	69fa      	ldr	r2, [r7, #28]
 8006036:	4613      	mov	r3, r2
 8006038:	00db      	lsls	r3, r3, #3
 800603a:	4413      	add	r3, r2
 800603c:	697a      	ldr	r2, [r7, #20]
 800603e:	4413      	add	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	440b      	add	r3, r1
 8006044:	ed93 8a00 	vldr	s16, [r3]
 8006048:	69ba      	ldr	r2, [r7, #24]
 800604a:	6979      	ldr	r1, [r7, #20]
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f000 fc70 	bl	8006932 <_ZNK6MatrixIfLi9ELi7EEclEii>
 8006052:	4603      	mov	r3, r0
 8006054:	edd3 7a00 	vldr	s15, [r3]
 8006058:	ee28 8a27 	vmul.f32	s16, s16, s15
 800605c:	69ba      	ldr	r2, [r7, #24]
 800605e:	69f9      	ldr	r1, [r7, #28]
 8006060:	68f8      	ldr	r0, [r7, #12]
 8006062:	f000 fc51 	bl	8006908 <_ZN6MatrixIfLi9ELi7EEclEii>
 8006066:	4603      	mov	r3, r0
 8006068:	edd3 7a00 	vldr	s15, [r3]
 800606c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006070:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < COLS; ++k)
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	3301      	adds	r3, #1
 8006078:	617b      	str	r3, [r7, #20]
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	2b08      	cmp	r3, #8
 800607e:	ddd8      	ble.n	8006032 <_ZNK6MatrixIfLi9ELi9EEmlILi7EEES_IfLi9EXT_EERKS2_+0x28>
            for (int j = 0; j < OTHER_COLS; ++j)
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	3301      	adds	r3, #1
 8006084:	61bb      	str	r3, [r7, #24]
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	2b06      	cmp	r3, #6
 800608a:	ddcf      	ble.n	800602c <_ZNK6MatrixIfLi9ELi9EEmlILi7EEES_IfLi9EXT_EERKS2_+0x22>
        for (int i = 0; i < ROWS; ++i)
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	3301      	adds	r3, #1
 8006090:	61fb      	str	r3, [r7, #28]
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	2b08      	cmp	r3, #8
 8006096:	ddc6      	ble.n	8006026 <_ZNK6MatrixIfLi9ELi9EEmlILi7EEES_IfLi9EXT_EERKS2_+0x1c>
        return result;
 8006098:	bf00      	nop
    }
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	3720      	adds	r7, #32
 800609e:	46bd      	mov	sp, r7
 80060a0:	ecbd 8b02 	vpop	{d8}
 80060a4:	bd80      	pop	{r7, pc}

080060a6 <_ZNK6MatrixIfLi7ELi7EE7inverseEv>:
    Matrix<T, ROWS, COLS> inverse() const {
 80060a6:	b580      	push	{r7, lr}
 80060a8:	ed2d 8b02 	vpush	{d8}
 80060ac:	b0be      	sub	sp, #248	@ 0xf8
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
 80060b2:	6039      	str	r1, [r7, #0]
        const int N = ROWS;
 80060b4:	2307      	movs	r3, #7
 80060b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
        Matrix<T, N, N> aug;
 80060ba:	f107 030c 	add.w	r3, r7, #12
 80060be:	4618      	mov	r0, r3
 80060c0:	f7ff fc54 	bl	800596c <_ZN6MatrixIfLi7ELi7EEC1Ev>
        for (int i = 0; i < N; ++i)
 80060c4:	2300      	movs	r3, #0
 80060c6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80060ca:	e027      	b.n	800611c <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x76>
            for (int j = 0; j < N; ++j)
 80060cc:	2300      	movs	r3, #0
 80060ce:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80060d2:	e01a      	b.n	800610a <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x64>
                aug(i, j) = data[i][j];
 80060d4:	f107 030c 	add.w	r3, r7, #12
 80060d8:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 80060dc:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 80060e0:	4618      	mov	r0, r3
 80060e2:	f7ff fe23 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 80060e6:	6839      	ldr	r1, [r7, #0]
 80060e8:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80060ec:	4613      	mov	r3, r2
 80060ee:	00db      	lsls	r3, r3, #3
 80060f0:	1a9b      	subs	r3, r3, r2
 80060f2:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 80060f6:	4413      	add	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	440b      	add	r3, r1
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	6003      	str	r3, [r0, #0]
            for (int j = 0; j < N; ++j)
 8006100:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006104:	3301      	adds	r3, #1
 8006106:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800610a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800610e:	2b06      	cmp	r3, #6
 8006110:	dde0      	ble.n	80060d4 <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x2e>
        for (int i = 0; i < N; ++i)
 8006112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006116:	3301      	adds	r3, #1
 8006118:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800611c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006120:	2b06      	cmp	r3, #6
 8006122:	ddd3      	ble.n	80060cc <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x26>
        Matrix<T, N, N> inv;
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f7ff fc21 	bl	800596c <_ZN6MatrixIfLi7ELi7EEC1Ev>
        for (int i = 0; i < N; ++i)
 800612a:	2300      	movs	r3, #0
 800612c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006130:	e00f      	b.n	8006152 <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0xac>
            inv(i, i) = T(1);
 8006132:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8006136:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f7ff fdf6 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8006140:	4603      	mov	r3, r0
 8006142:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006146:	601a      	str	r2, [r3, #0]
        for (int i = 0; i < N; ++i)
 8006148:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800614c:	3301      	adds	r3, #1
 800614e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006152:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006156:	2b06      	cmp	r3, #6
 8006158:	ddeb      	ble.n	8006132 <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x8c>
        for (int i = 0; i < N; ++i) {
 800615a:	2300      	movs	r3, #0
 800615c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006160:	e0ab      	b.n	80062ba <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x214>
            T pivot = aug(i, i);
 8006162:	f107 030c 	add.w	r3, r7, #12
 8006166:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800616a:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 800616e:	4618      	mov	r0, r3
 8006170:	f7ff fddc 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8006174:	4603      	mov	r3, r0
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
            for (int j = 0; j < N; ++j) {
 800617c:	2300      	movs	r3, #0
 800617e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006182:	e026      	b.n	80061d2 <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x12c>
                aug(i, j) /= pivot;
 8006184:	f107 030c 	add.w	r3, r7, #12
 8006188:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800618c:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8006190:	4618      	mov	r0, r3
 8006192:	f7ff fdcb 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8006196:	4603      	mov	r3, r0
 8006198:	edd3 6a00 	vldr	s13, [r3]
 800619c:	ed97 7a35 	vldr	s14, [r7, #212]	@ 0xd4
 80061a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061a4:	edc3 7a00 	vstr	s15, [r3]
                inv(i, j) /= pivot;
 80061a8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80061ac:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f7ff fdbb 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 80061b6:	4603      	mov	r3, r0
 80061b8:	edd3 6a00 	vldr	s13, [r3]
 80061bc:	ed97 7a35 	vldr	s14, [r7, #212]	@ 0xd4
 80061c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061c4:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < N; ++j) {
 80061c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061cc:	3301      	adds	r3, #1
 80061ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80061d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061d6:	2b06      	cmp	r3, #6
 80061d8:	ddd4      	ble.n	8006184 <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0xde>
            for (int k = 0; k < N; ++k) {
 80061da:	2300      	movs	r3, #0
 80061dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80061e0:	e062      	b.n	80062a8 <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x202>
                if (k == i) continue;
 80061e2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80061e6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d056      	beq.n	800629c <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x1f6>
                T factor = aug(k, i);
 80061ee:	f107 030c 	add.w	r3, r7, #12
 80061f2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 80061f6:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 80061fa:	4618      	mov	r0, r3
 80061fc:	f7ff fd96 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8006200:	4603      	mov	r3, r0
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
                for (int j = 0; j < N; ++j) {
 8006208:	2300      	movs	r3, #0
 800620a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800620e:	e040      	b.n	8006292 <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x1ec>
                    aug(k, j) -= factor * aug(i, j);
 8006210:	f107 030c 	add.w	r3, r7, #12
 8006214:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006218:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 800621c:	4618      	mov	r0, r3
 800621e:	f7ff fd85 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8006222:	4603      	mov	r3, r0
 8006224:	ed93 7a00 	vldr	s14, [r3]
 8006228:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 800622c:	ee27 8a27 	vmul.f32	s16, s14, s15
 8006230:	f107 030c 	add.w	r3, r7, #12
 8006234:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006238:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 800623c:	4618      	mov	r0, r3
 800623e:	f7ff fd75 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 8006242:	4603      	mov	r3, r0
 8006244:	edd3 7a00 	vldr	s15, [r3]
 8006248:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800624c:	edc3 7a00 	vstr	s15, [r3]
                    inv(k, j) -= factor * inv(i, j);
 8006250:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006254:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f7ff fd67 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 800625e:	4603      	mov	r3, r0
 8006260:	ed93 7a00 	vldr	s14, [r3]
 8006264:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 8006268:	ee27 8a27 	vmul.f32	s16, s14, s15
 800626c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006270:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f7ff fd59 	bl	8005d2c <_ZN6MatrixIfLi7ELi7EEclEii>
 800627a:	4603      	mov	r3, r0
 800627c:	edd3 7a00 	vldr	s15, [r3]
 8006280:	ee77 7ac8 	vsub.f32	s15, s15, s16
 8006284:	edc3 7a00 	vstr	s15, [r3]
                for (int j = 0; j < N; ++j) {
 8006288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800628c:	3301      	adds	r3, #1
 800628e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006292:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006296:	2b06      	cmp	r3, #6
 8006298:	ddba      	ble.n	8006210 <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x16a>
 800629a:	e000      	b.n	800629e <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x1f8>
                if (k == i) continue;
 800629c:	bf00      	nop
            for (int k = 0; k < N; ++k) {
 800629e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062a2:	3301      	adds	r3, #1
 80062a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80062a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062ac:	2b06      	cmp	r3, #6
 80062ae:	dd98      	ble.n	80061e2 <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0x13c>
        for (int i = 0; i < N; ++i) {
 80062b0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80062b4:	3301      	adds	r3, #1
 80062b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80062ba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80062be:	2b06      	cmp	r3, #6
 80062c0:	f77f af4f 	ble.w	8006162 <_ZNK6MatrixIfLi7ELi7EE7inverseEv+0xbc>
        return inv;
 80062c4:	bf00      	nop
    }
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	37f8      	adds	r7, #248	@ 0xf8
 80062ca:	46bd      	mov	sp, r7
 80062cc:	ecbd 8b02 	vpop	{d8}
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <_ZNK6MatrixIfLi9ELi7EEmlILi7EEES_IfLi9EXT_EERKS_IfLi7EXT_EE>:
    Matrix<T, ROWS, OTHER_COLS> operator*(const Matrix<T, COLS, OTHER_COLS>& rhs) const {
 80062d2:	b580      	push	{r7, lr}
 80062d4:	ed2d 8b02 	vpush	{d8}
 80062d8:	b088      	sub	sp, #32
 80062da:	af00      	add	r7, sp, #0
 80062dc:	60f8      	str	r0, [r7, #12]
 80062de:	60b9      	str	r1, [r7, #8]
 80062e0:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, OTHER_COLS> result;
 80062e2:	68f8      	ldr	r0, [r7, #12]
 80062e4:	f7ff fb6b 	bl	80059be <_ZN6MatrixIfLi9ELi7EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 80062e8:	2300      	movs	r3, #0
 80062ea:	61fb      	str	r3, [r7, #28]
 80062ec:	e035      	b.n	800635a <_ZNK6MatrixIfLi9ELi7EEmlILi7EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x88>
            for (int j = 0; j < OTHER_COLS; ++j)
 80062ee:	2300      	movs	r3, #0
 80062f0:	61bb      	str	r3, [r7, #24]
 80062f2:	e02c      	b.n	800634e <_ZNK6MatrixIfLi9ELi7EEmlILi7EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x7c>
                for (int k = 0; k < COLS; ++k)
 80062f4:	2300      	movs	r3, #0
 80062f6:	617b      	str	r3, [r7, #20]
 80062f8:	e023      	b.n	8006342 <_ZNK6MatrixIfLi9ELi7EEmlILi7EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x70>
                    result(i, j) += data[i][k] * rhs(k, j);
 80062fa:	68b9      	ldr	r1, [r7, #8]
 80062fc:	69fa      	ldr	r2, [r7, #28]
 80062fe:	4613      	mov	r3, r2
 8006300:	00db      	lsls	r3, r3, #3
 8006302:	1a9b      	subs	r3, r3, r2
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	4413      	add	r3, r2
 8006308:	009b      	lsls	r3, r3, #2
 800630a:	440b      	add	r3, r1
 800630c:	ed93 8a00 	vldr	s16, [r3]
 8006310:	69ba      	ldr	r2, [r7, #24]
 8006312:	6979      	ldr	r1, [r7, #20]
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 fb21 	bl	800695c <_ZNK6MatrixIfLi7ELi7EEclEii>
 800631a:	4603      	mov	r3, r0
 800631c:	edd3 7a00 	vldr	s15, [r3]
 8006320:	ee28 8a27 	vmul.f32	s16, s16, s15
 8006324:	69ba      	ldr	r2, [r7, #24]
 8006326:	69f9      	ldr	r1, [r7, #28]
 8006328:	68f8      	ldr	r0, [r7, #12]
 800632a:	f000 faed 	bl	8006908 <_ZN6MatrixIfLi9ELi7EEclEii>
 800632e:	4603      	mov	r3, r0
 8006330:	edd3 7a00 	vldr	s15, [r3]
 8006334:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006338:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < COLS; ++k)
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	3301      	adds	r3, #1
 8006340:	617b      	str	r3, [r7, #20]
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	2b06      	cmp	r3, #6
 8006346:	ddd8      	ble.n	80062fa <_ZNK6MatrixIfLi9ELi7EEmlILi7EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x28>
            for (int j = 0; j < OTHER_COLS; ++j)
 8006348:	69bb      	ldr	r3, [r7, #24]
 800634a:	3301      	adds	r3, #1
 800634c:	61bb      	str	r3, [r7, #24]
 800634e:	69bb      	ldr	r3, [r7, #24]
 8006350:	2b06      	cmp	r3, #6
 8006352:	ddcf      	ble.n	80062f4 <_ZNK6MatrixIfLi9ELi7EEmlILi7EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x22>
        for (int i = 0; i < ROWS; ++i)
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	3301      	adds	r3, #1
 8006358:	61fb      	str	r3, [r7, #28]
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	2b08      	cmp	r3, #8
 800635e:	ddc6      	ble.n	80062ee <_ZNK6MatrixIfLi9ELi7EEmlILi7EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x1c>
        return result;
 8006360:	bf00      	nop
    }
 8006362:	68f8      	ldr	r0, [r7, #12]
 8006364:	3720      	adds	r7, #32
 8006366:	46bd      	mov	sp, r7
 8006368:	ecbd 8b02 	vpop	{d8}
 800636c:	bd80      	pop	{r7, pc}

0800636e <_ZNK6MatrixIfLi7ELi9EEmlILi1EEES_IfLi7EXT_EERKS_IfLi9EXT_EE>:
    Matrix<T, ROWS, OTHER_COLS> operator*(const Matrix<T, COLS, OTHER_COLS>& rhs) const {
 800636e:	b580      	push	{r7, lr}
 8006370:	ed2d 8b02 	vpush	{d8}
 8006374:	b088      	sub	sp, #32
 8006376:	af00      	add	r7, sp, #0
 8006378:	60f8      	str	r0, [r7, #12]
 800637a:	60b9      	str	r1, [r7, #8]
 800637c:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, OTHER_COLS> result;
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f7ff fa7c 	bl	800587c <_ZN6MatrixIfLi7ELi1EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 8006384:	2300      	movs	r3, #0
 8006386:	61fb      	str	r3, [r7, #28]
 8006388:	e035      	b.n	80063f6 <_ZNK6MatrixIfLi7ELi9EEmlILi1EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x88>
            for (int j = 0; j < OTHER_COLS; ++j)
 800638a:	2300      	movs	r3, #0
 800638c:	61bb      	str	r3, [r7, #24]
 800638e:	e02c      	b.n	80063ea <_ZNK6MatrixIfLi7ELi9EEmlILi1EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x7c>
                for (int k = 0; k < COLS; ++k)
 8006390:	2300      	movs	r3, #0
 8006392:	617b      	str	r3, [r7, #20]
 8006394:	e023      	b.n	80063de <_ZNK6MatrixIfLi7ELi9EEmlILi1EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x70>
                    result(i, j) += data[i][k] * rhs(k, j);
 8006396:	68b9      	ldr	r1, [r7, #8]
 8006398:	69fa      	ldr	r2, [r7, #28]
 800639a:	4613      	mov	r3, r2
 800639c:	00db      	lsls	r3, r3, #3
 800639e:	4413      	add	r3, r2
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	4413      	add	r3, r2
 80063a4:	009b      	lsls	r3, r3, #2
 80063a6:	440b      	add	r3, r1
 80063a8:	ed93 8a00 	vldr	s16, [r3]
 80063ac:	69ba      	ldr	r2, [r7, #24]
 80063ae:	6979      	ldr	r1, [r7, #20]
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 fa82 	bl	80068ba <_ZNK6MatrixIfLi9ELi1EEclEii>
 80063b6:	4603      	mov	r3, r0
 80063b8:	edd3 7a00 	vldr	s15, [r3]
 80063bc:	ee28 8a27 	vmul.f32	s16, s16, s15
 80063c0:	69ba      	ldr	r2, [r7, #24]
 80063c2:	69f9      	ldr	r1, [r7, #28]
 80063c4:	68f8      	ldr	r0, [r7, #12]
 80063c6:	f000 fade 	bl	8006986 <_ZN6MatrixIfLi7ELi1EEclEii>
 80063ca:	4603      	mov	r3, r0
 80063cc:	edd3 7a00 	vldr	s15, [r3]
 80063d0:	ee78 7a27 	vadd.f32	s15, s16, s15
 80063d4:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < COLS; ++k)
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	3301      	adds	r3, #1
 80063dc:	617b      	str	r3, [r7, #20]
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	ddd8      	ble.n	8006396 <_ZNK6MatrixIfLi7ELi9EEmlILi1EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x28>
            for (int j = 0; j < OTHER_COLS; ++j)
 80063e4:	69bb      	ldr	r3, [r7, #24]
 80063e6:	3301      	adds	r3, #1
 80063e8:	61bb      	str	r3, [r7, #24]
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	ddcf      	ble.n	8006390 <_ZNK6MatrixIfLi7ELi9EEmlILi1EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x22>
        for (int i = 0; i < ROWS; ++i)
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	3301      	adds	r3, #1
 80063f4:	61fb      	str	r3, [r7, #28]
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	2b06      	cmp	r3, #6
 80063fa:	ddc6      	ble.n	800638a <_ZNK6MatrixIfLi7ELi9EEmlILi1EEES_IfLi7EXT_EERKS_IfLi9EXT_EE+0x1c>
        return result;
 80063fc:	bf00      	nop
    }
 80063fe:	68f8      	ldr	r0, [r7, #12]
 8006400:	3720      	adds	r7, #32
 8006402:	46bd      	mov	sp, r7
 8006404:	ecbd 8b02 	vpop	{d8}
 8006408:	bd80      	pop	{r7, pc}

0800640a <_ZNK6MatrixIfLi7ELi1EEmiERKS0_>:
    Matrix<T, ROWS, COLS> operator-(const Matrix<T, ROWS, COLS>& rhs) const {
 800640a:	b580      	push	{r7, lr}
 800640c:	ed2d 8b02 	vpush	{d8}
 8006410:	b086      	sub	sp, #24
 8006412:	af00      	add	r7, sp, #0
 8006414:	60f8      	str	r0, [r7, #12]
 8006416:	60b9      	str	r1, [r7, #8]
 8006418:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, COLS> result;
 800641a:	68f8      	ldr	r0, [r7, #12]
 800641c:	f7ff fa2e 	bl	800587c <_ZN6MatrixIfLi7ELi1EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 8006420:	2300      	movs	r3, #0
 8006422:	617b      	str	r3, [r7, #20]
 8006424:	e025      	b.n	8006472 <_ZNK6MatrixIfLi7ELi1EEmiERKS0_+0x68>
            for (int j = 0; j < COLS; ++j)
 8006426:	2300      	movs	r3, #0
 8006428:	613b      	str	r3, [r7, #16]
 800642a:	e01c      	b.n	8006466 <_ZNK6MatrixIfLi7ELi1EEmiERKS0_+0x5c>
                result(i, j) = data[i][j] - rhs(i, j);
 800642c:	68ba      	ldr	r2, [r7, #8]
 800642e:	6979      	ldr	r1, [r7, #20]
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	440b      	add	r3, r1
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	4413      	add	r3, r2
 8006438:	edd3 8a00 	vldr	s17, [r3]
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	6979      	ldr	r1, [r7, #20]
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f000 fab2 	bl	80069aa <_ZNK6MatrixIfLi7ELi1EEclEii>
 8006446:	4603      	mov	r3, r0
 8006448:	ed93 8a00 	vldr	s16, [r3]
 800644c:	693a      	ldr	r2, [r7, #16]
 800644e:	6979      	ldr	r1, [r7, #20]
 8006450:	68f8      	ldr	r0, [r7, #12]
 8006452:	f000 fa98 	bl	8006986 <_ZN6MatrixIfLi7ELi1EEclEii>
 8006456:	4603      	mov	r3, r0
 8006458:	ee78 7ac8 	vsub.f32	s15, s17, s16
 800645c:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < COLS; ++j)
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	3301      	adds	r3, #1
 8006464:	613b      	str	r3, [r7, #16]
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	2b00      	cmp	r3, #0
 800646a:	dddf      	ble.n	800642c <_ZNK6MatrixIfLi7ELi1EEmiERKS0_+0x22>
        for (int i = 0; i < ROWS; ++i)
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	3301      	adds	r3, #1
 8006470:	617b      	str	r3, [r7, #20]
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	2b06      	cmp	r3, #6
 8006476:	ddd6      	ble.n	8006426 <_ZNK6MatrixIfLi7ELi1EEmiERKS0_+0x1c>
        return result;
 8006478:	bf00      	nop
    }
 800647a:	68f8      	ldr	r0, [r7, #12]
 800647c:	3718      	adds	r7, #24
 800647e:	46bd      	mov	sp, r7
 8006480:	ecbd 8b02 	vpop	{d8}
 8006484:	bd80      	pop	{r7, pc}

08006486 <_ZNK6MatrixIfLi9ELi7EEmlILi1EEES_IfLi9EXT_EERKS_IfLi7EXT_EE>:
    Matrix<T, ROWS, OTHER_COLS> operator*(const Matrix<T, COLS, OTHER_COLS>& rhs) const {
 8006486:	b580      	push	{r7, lr}
 8006488:	ed2d 8b02 	vpush	{d8}
 800648c:	b088      	sub	sp, #32
 800648e:	af00      	add	r7, sp, #0
 8006490:	60f8      	str	r0, [r7, #12]
 8006492:	60b9      	str	r1, [r7, #8]
 8006494:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, OTHER_COLS> result;
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f7ff f9ca 	bl	8005830 <_ZN6MatrixIfLi9ELi1EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 800649c:	2300      	movs	r3, #0
 800649e:	61fb      	str	r3, [r7, #28]
 80064a0:	e035      	b.n	800650e <_ZNK6MatrixIfLi9ELi7EEmlILi1EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x88>
            for (int j = 0; j < OTHER_COLS; ++j)
 80064a2:	2300      	movs	r3, #0
 80064a4:	61bb      	str	r3, [r7, #24]
 80064a6:	e02c      	b.n	8006502 <_ZNK6MatrixIfLi9ELi7EEmlILi1EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x7c>
                for (int k = 0; k < COLS; ++k)
 80064a8:	2300      	movs	r3, #0
 80064aa:	617b      	str	r3, [r7, #20]
 80064ac:	e023      	b.n	80064f6 <_ZNK6MatrixIfLi9ELi7EEmlILi1EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x70>
                    result(i, j) += data[i][k] * rhs(k, j);
 80064ae:	68b9      	ldr	r1, [r7, #8]
 80064b0:	69fa      	ldr	r2, [r7, #28]
 80064b2:	4613      	mov	r3, r2
 80064b4:	00db      	lsls	r3, r3, #3
 80064b6:	1a9b      	subs	r3, r3, r2
 80064b8:	697a      	ldr	r2, [r7, #20]
 80064ba:	4413      	add	r3, r2
 80064bc:	009b      	lsls	r3, r3, #2
 80064be:	440b      	add	r3, r1
 80064c0:	ed93 8a00 	vldr	s16, [r3]
 80064c4:	69ba      	ldr	r2, [r7, #24]
 80064c6:	6979      	ldr	r1, [r7, #20]
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 fa6e 	bl	80069aa <_ZNK6MatrixIfLi7ELi1EEclEii>
 80064ce:	4603      	mov	r3, r0
 80064d0:	edd3 7a00 	vldr	s15, [r3]
 80064d4:	ee28 8a27 	vmul.f32	s16, s16, s15
 80064d8:	69ba      	ldr	r2, [r7, #24]
 80064da:	69f9      	ldr	r1, [r7, #28]
 80064dc:	68f8      	ldr	r0, [r7, #12]
 80064de:	f000 f9da 	bl	8006896 <_ZN6MatrixIfLi9ELi1EEclEii>
 80064e2:	4603      	mov	r3, r0
 80064e4:	edd3 7a00 	vldr	s15, [r3]
 80064e8:	ee78 7a27 	vadd.f32	s15, s16, s15
 80064ec:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < COLS; ++k)
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	3301      	adds	r3, #1
 80064f4:	617b      	str	r3, [r7, #20]
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	2b06      	cmp	r3, #6
 80064fa:	ddd8      	ble.n	80064ae <_ZNK6MatrixIfLi9ELi7EEmlILi1EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x28>
            for (int j = 0; j < OTHER_COLS; ++j)
 80064fc:	69bb      	ldr	r3, [r7, #24]
 80064fe:	3301      	adds	r3, #1
 8006500:	61bb      	str	r3, [r7, #24]
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	2b00      	cmp	r3, #0
 8006506:	ddcf      	ble.n	80064a8 <_ZNK6MatrixIfLi9ELi7EEmlILi1EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x22>
        for (int i = 0; i < ROWS; ++i)
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	3301      	adds	r3, #1
 800650c:	61fb      	str	r3, [r7, #28]
 800650e:	69fb      	ldr	r3, [r7, #28]
 8006510:	2b08      	cmp	r3, #8
 8006512:	ddc6      	ble.n	80064a2 <_ZNK6MatrixIfLi9ELi7EEmlILi1EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x1c>
        return result;
 8006514:	bf00      	nop
    }
 8006516:	68f8      	ldr	r0, [r7, #12]
 8006518:	3720      	adds	r7, #32
 800651a:	46bd      	mov	sp, r7
 800651c:	ecbd 8b02 	vpop	{d8}
 8006520:	bd80      	pop	{r7, pc}

08006522 <_ZNK6MatrixIfLi9ELi1EEplERKS0_>:
    Matrix<T, ROWS, COLS> operator+(const Matrix<T, ROWS, COLS>& rhs) const {
 8006522:	b580      	push	{r7, lr}
 8006524:	ed2d 8b02 	vpush	{d8}
 8006528:	b086      	sub	sp, #24
 800652a:	af00      	add	r7, sp, #0
 800652c:	60f8      	str	r0, [r7, #12]
 800652e:	60b9      	str	r1, [r7, #8]
 8006530:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, COLS> result;
 8006532:	68f8      	ldr	r0, [r7, #12]
 8006534:	f7ff f97c 	bl	8005830 <_ZN6MatrixIfLi9ELi1EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 8006538:	2300      	movs	r3, #0
 800653a:	617b      	str	r3, [r7, #20]
 800653c:	e025      	b.n	800658a <_ZNK6MatrixIfLi9ELi1EEplERKS0_+0x68>
            for (int j = 0; j < COLS; ++j)
 800653e:	2300      	movs	r3, #0
 8006540:	613b      	str	r3, [r7, #16]
 8006542:	e01c      	b.n	800657e <_ZNK6MatrixIfLi9ELi1EEplERKS0_+0x5c>
                result(i, j) = data[i][j] + rhs(i, j);
 8006544:	68ba      	ldr	r2, [r7, #8]
 8006546:	6979      	ldr	r1, [r7, #20]
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	440b      	add	r3, r1
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	4413      	add	r3, r2
 8006550:	edd3 8a00 	vldr	s17, [r3]
 8006554:	693a      	ldr	r2, [r7, #16]
 8006556:	6979      	ldr	r1, [r7, #20]
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 f9ae 	bl	80068ba <_ZNK6MatrixIfLi9ELi1EEclEii>
 800655e:	4603      	mov	r3, r0
 8006560:	ed93 8a00 	vldr	s16, [r3]
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	6979      	ldr	r1, [r7, #20]
 8006568:	68f8      	ldr	r0, [r7, #12]
 800656a:	f000 f994 	bl	8006896 <_ZN6MatrixIfLi9ELi1EEclEii>
 800656e:	4603      	mov	r3, r0
 8006570:	ee78 7a88 	vadd.f32	s15, s17, s16
 8006574:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < COLS; ++j)
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	3301      	adds	r3, #1
 800657c:	613b      	str	r3, [r7, #16]
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	2b00      	cmp	r3, #0
 8006582:	dddf      	ble.n	8006544 <_ZNK6MatrixIfLi9ELi1EEplERKS0_+0x22>
        for (int i = 0; i < ROWS; ++i)
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	3301      	adds	r3, #1
 8006588:	617b      	str	r3, [r7, #20]
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	2b08      	cmp	r3, #8
 800658e:	ddd6      	ble.n	800653e <_ZNK6MatrixIfLi9ELi1EEplERKS0_+0x1c>
        return result;
 8006590:	bf00      	nop
    }
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	3718      	adds	r7, #24
 8006596:	46bd      	mov	sp, r7
 8006598:	ecbd 8b02 	vpop	{d8}
 800659c:	bd80      	pop	{r7, pc}

0800659e <_ZNK6MatrixIfLi9ELi7EEmlILi9EEES_IfLi9EXT_EERKS_IfLi7EXT_EE>:
    Matrix<T, ROWS, OTHER_COLS> operator*(const Matrix<T, COLS, OTHER_COLS>& rhs) const {
 800659e:	b580      	push	{r7, lr}
 80065a0:	ed2d 8b02 	vpush	{d8}
 80065a4:	b088      	sub	sp, #32
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	60f8      	str	r0, [r7, #12]
 80065aa:	60b9      	str	r1, [r7, #8]
 80065ac:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, OTHER_COLS> result;
 80065ae:	68f8      	ldr	r0, [r7, #12]
 80065b0:	f7ff f98a 	bl	80058c8 <_ZN6MatrixIfLi9ELi9EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 80065b4:	2300      	movs	r3, #0
 80065b6:	61fb      	str	r3, [r7, #28]
 80065b8:	e035      	b.n	8006626 <_ZNK6MatrixIfLi9ELi7EEmlILi9EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x88>
            for (int j = 0; j < OTHER_COLS; ++j)
 80065ba:	2300      	movs	r3, #0
 80065bc:	61bb      	str	r3, [r7, #24]
 80065be:	e02c      	b.n	800661a <_ZNK6MatrixIfLi9ELi7EEmlILi9EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x7c>
                for (int k = 0; k < COLS; ++k)
 80065c0:	2300      	movs	r3, #0
 80065c2:	617b      	str	r3, [r7, #20]
 80065c4:	e023      	b.n	800660e <_ZNK6MatrixIfLi9ELi7EEmlILi9EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x70>
                    result(i, j) += data[i][k] * rhs(k, j);
 80065c6:	68b9      	ldr	r1, [r7, #8]
 80065c8:	69fa      	ldr	r2, [r7, #28]
 80065ca:	4613      	mov	r3, r2
 80065cc:	00db      	lsls	r3, r3, #3
 80065ce:	1a9b      	subs	r3, r3, r2
 80065d0:	697a      	ldr	r2, [r7, #20]
 80065d2:	4413      	add	r3, r2
 80065d4:	009b      	lsls	r3, r3, #2
 80065d6:	440b      	add	r3, r1
 80065d8:	ed93 8a00 	vldr	s16, [r3]
 80065dc:	69ba      	ldr	r2, [r7, #24]
 80065de:	6979      	ldr	r1, [r7, #20]
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 f9f4 	bl	80069ce <_ZNK6MatrixIfLi7ELi9EEclEii>
 80065e6:	4603      	mov	r3, r0
 80065e8:	edd3 7a00 	vldr	s15, [r3]
 80065ec:	ee28 8a27 	vmul.f32	s16, s16, s15
 80065f0:	69ba      	ldr	r2, [r7, #24]
 80065f2:	69f9      	ldr	r1, [r7, #28]
 80065f4:	68f8      	ldr	r0, [r7, #12]
 80065f6:	f7ff fa7f 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 80065fa:	4603      	mov	r3, r0
 80065fc:	edd3 7a00 	vldr	s15, [r3]
 8006600:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006604:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < COLS; ++k)
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	3301      	adds	r3, #1
 800660c:	617b      	str	r3, [r7, #20]
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	2b06      	cmp	r3, #6
 8006612:	ddd8      	ble.n	80065c6 <_ZNK6MatrixIfLi9ELi7EEmlILi9EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x28>
            for (int j = 0; j < OTHER_COLS; ++j)
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	3301      	adds	r3, #1
 8006618:	61bb      	str	r3, [r7, #24]
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	2b08      	cmp	r3, #8
 800661e:	ddcf      	ble.n	80065c0 <_ZNK6MatrixIfLi9ELi7EEmlILi9EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x22>
        for (int i = 0; i < ROWS; ++i)
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	3301      	adds	r3, #1
 8006624:	61fb      	str	r3, [r7, #28]
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	2b08      	cmp	r3, #8
 800662a:	ddc6      	ble.n	80065ba <_ZNK6MatrixIfLi9ELi7EEmlILi9EEES_IfLi9EXT_EERKS_IfLi7EXT_EE+0x1c>
        return result;
 800662c:	bf00      	nop
    }
 800662e:	68f8      	ldr	r0, [r7, #12]
 8006630:	3720      	adds	r7, #32
 8006632:	46bd      	mov	sp, r7
 8006634:	ecbd 8b02 	vpop	{d8}
 8006638:	bd80      	pop	{r7, pc}

0800663a <_ZNK6MatrixIfLi9ELi9EEmiERKS0_>:
    Matrix<T, ROWS, COLS> operator-(const Matrix<T, ROWS, COLS>& rhs) const {
 800663a:	b580      	push	{r7, lr}
 800663c:	ed2d 8b02 	vpush	{d8}
 8006640:	b086      	sub	sp, #24
 8006642:	af00      	add	r7, sp, #0
 8006644:	60f8      	str	r0, [r7, #12]
 8006646:	60b9      	str	r1, [r7, #8]
 8006648:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, COLS> result;
 800664a:	68f8      	ldr	r0, [r7, #12]
 800664c:	f7ff f93c 	bl	80058c8 <_ZN6MatrixIfLi9ELi9EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 8006650:	2300      	movs	r3, #0
 8006652:	617b      	str	r3, [r7, #20]
 8006654:	e028      	b.n	80066a8 <_ZNK6MatrixIfLi9ELi9EEmiERKS0_+0x6e>
            for (int j = 0; j < COLS; ++j)
 8006656:	2300      	movs	r3, #0
 8006658:	613b      	str	r3, [r7, #16]
 800665a:	e01f      	b.n	800669c <_ZNK6MatrixIfLi9ELi9EEmiERKS0_+0x62>
                result(i, j) = data[i][j] - rhs(i, j);
 800665c:	68b9      	ldr	r1, [r7, #8]
 800665e:	697a      	ldr	r2, [r7, #20]
 8006660:	4613      	mov	r3, r2
 8006662:	00db      	lsls	r3, r3, #3
 8006664:	4413      	add	r3, r2
 8006666:	693a      	ldr	r2, [r7, #16]
 8006668:	4413      	add	r3, r2
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	440b      	add	r3, r1
 800666e:	edd3 8a00 	vldr	s17, [r3]
 8006672:	693a      	ldr	r2, [r7, #16]
 8006674:	6979      	ldr	r1, [r7, #20]
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 f931 	bl	80068de <_ZNK6MatrixIfLi9ELi9EEclEii>
 800667c:	4603      	mov	r3, r0
 800667e:	ed93 8a00 	vldr	s16, [r3]
 8006682:	693a      	ldr	r2, [r7, #16]
 8006684:	6979      	ldr	r1, [r7, #20]
 8006686:	68f8      	ldr	r0, [r7, #12]
 8006688:	f7ff fa36 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 800668c:	4603      	mov	r3, r0
 800668e:	ee78 7ac8 	vsub.f32	s15, s17, s16
 8006692:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < COLS; ++j)
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	3301      	adds	r3, #1
 800669a:	613b      	str	r3, [r7, #16]
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	2b08      	cmp	r3, #8
 80066a0:	dddc      	ble.n	800665c <_ZNK6MatrixIfLi9ELi9EEmiERKS0_+0x22>
        for (int i = 0; i < ROWS; ++i)
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	3301      	adds	r3, #1
 80066a6:	617b      	str	r3, [r7, #20]
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	2b08      	cmp	r3, #8
 80066ac:	ddd3      	ble.n	8006656 <_ZNK6MatrixIfLi9ELi9EEmiERKS0_+0x1c>
        return result;
 80066ae:	bf00      	nop
    }
 80066b0:	68f8      	ldr	r0, [r7, #12]
 80066b2:	3718      	adds	r7, #24
 80066b4:	46bd      	mov	sp, r7
 80066b6:	ecbd 8b02 	vpop	{d8}
 80066ba:	bd80      	pop	{r7, pc}

080066bc <_ZNK6MatrixIfLi9ELi9EEmlILi9EEES_IfLi9EXT_EERKS2_>:
    Matrix<T, ROWS, OTHER_COLS> operator*(const Matrix<T, COLS, OTHER_COLS>& rhs) const {
 80066bc:	b580      	push	{r7, lr}
 80066be:	ed2d 8b02 	vpush	{d8}
 80066c2:	b088      	sub	sp, #32
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, OTHER_COLS> result;
 80066cc:	68f8      	ldr	r0, [r7, #12]
 80066ce:	f7ff f8fb 	bl	80058c8 <_ZN6MatrixIfLi9ELi9EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 80066d2:	2300      	movs	r3, #0
 80066d4:	61fb      	str	r3, [r7, #28]
 80066d6:	e035      	b.n	8006744 <_ZNK6MatrixIfLi9ELi9EEmlILi9EEES_IfLi9EXT_EERKS2_+0x88>
            for (int j = 0; j < OTHER_COLS; ++j)
 80066d8:	2300      	movs	r3, #0
 80066da:	61bb      	str	r3, [r7, #24]
 80066dc:	e02c      	b.n	8006738 <_ZNK6MatrixIfLi9ELi9EEmlILi9EEES_IfLi9EXT_EERKS2_+0x7c>
                for (int k = 0; k < COLS; ++k)
 80066de:	2300      	movs	r3, #0
 80066e0:	617b      	str	r3, [r7, #20]
 80066e2:	e023      	b.n	800672c <_ZNK6MatrixIfLi9ELi9EEmlILi9EEES_IfLi9EXT_EERKS2_+0x70>
                    result(i, j) += data[i][k] * rhs(k, j);
 80066e4:	68b9      	ldr	r1, [r7, #8]
 80066e6:	69fa      	ldr	r2, [r7, #28]
 80066e8:	4613      	mov	r3, r2
 80066ea:	00db      	lsls	r3, r3, #3
 80066ec:	4413      	add	r3, r2
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	4413      	add	r3, r2
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	440b      	add	r3, r1
 80066f6:	ed93 8a00 	vldr	s16, [r3]
 80066fa:	69ba      	ldr	r2, [r7, #24]
 80066fc:	6979      	ldr	r1, [r7, #20]
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f8ed 	bl	80068de <_ZNK6MatrixIfLi9ELi9EEclEii>
 8006704:	4603      	mov	r3, r0
 8006706:	edd3 7a00 	vldr	s15, [r3]
 800670a:	ee28 8a27 	vmul.f32	s16, s16, s15
 800670e:	69ba      	ldr	r2, [r7, #24]
 8006710:	69f9      	ldr	r1, [r7, #28]
 8006712:	68f8      	ldr	r0, [r7, #12]
 8006714:	f7ff f9f0 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8006718:	4603      	mov	r3, r0
 800671a:	edd3 7a00 	vldr	s15, [r3]
 800671e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006722:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < COLS; ++k)
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	3301      	adds	r3, #1
 800672a:	617b      	str	r3, [r7, #20]
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	2b08      	cmp	r3, #8
 8006730:	ddd8      	ble.n	80066e4 <_ZNK6MatrixIfLi9ELi9EEmlILi9EEES_IfLi9EXT_EERKS2_+0x28>
            for (int j = 0; j < OTHER_COLS; ++j)
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	3301      	adds	r3, #1
 8006736:	61bb      	str	r3, [r7, #24]
 8006738:	69bb      	ldr	r3, [r7, #24]
 800673a:	2b08      	cmp	r3, #8
 800673c:	ddcf      	ble.n	80066de <_ZNK6MatrixIfLi9ELi9EEmlILi9EEES_IfLi9EXT_EERKS2_+0x22>
        for (int i = 0; i < ROWS; ++i)
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	3301      	adds	r3, #1
 8006742:	61fb      	str	r3, [r7, #28]
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	2b08      	cmp	r3, #8
 8006748:	ddc6      	ble.n	80066d8 <_ZNK6MatrixIfLi9ELi9EEmlILi9EEES_IfLi9EXT_EERKS2_+0x1c>
        return result;
 800674a:	bf00      	nop
    }
 800674c:	68f8      	ldr	r0, [r7, #12]
 800674e:	3720      	adds	r7, #32
 8006750:	46bd      	mov	sp, r7
 8006752:	ecbd 8b02 	vpop	{d8}
 8006756:	bd80      	pop	{r7, pc}

08006758 <_ZNK6MatrixIfLi9ELi9EE9transposeEv>:
    Matrix<T, COLS, ROWS> transpose() const {
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
        Matrix<T, COLS, ROWS> result;
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f7ff f8b0 	bl	80058c8 <_ZN6MatrixIfLi9ELi9EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 8006768:	2300      	movs	r3, #0
 800676a:	60fb      	str	r3, [r7, #12]
 800676c:	e01b      	b.n	80067a6 <_ZNK6MatrixIfLi9ELi9EE9transposeEv+0x4e>
            for (int j = 0; j < COLS; ++j)
 800676e:	2300      	movs	r3, #0
 8006770:	60bb      	str	r3, [r7, #8]
 8006772:	e012      	b.n	800679a <_ZNK6MatrixIfLi9ELi9EE9transposeEv+0x42>
                result(j, i) = data[i][j];
 8006774:	68fa      	ldr	r2, [r7, #12]
 8006776:	68b9      	ldr	r1, [r7, #8]
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f7ff f9bd 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 800677e:	6839      	ldr	r1, [r7, #0]
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	4613      	mov	r3, r2
 8006784:	00db      	lsls	r3, r3, #3
 8006786:	4413      	add	r3, r2
 8006788:	68ba      	ldr	r2, [r7, #8]
 800678a:	4413      	add	r3, r2
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	440b      	add	r3, r1
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	6003      	str	r3, [r0, #0]
            for (int j = 0; j < COLS; ++j)
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	3301      	adds	r3, #1
 8006798:	60bb      	str	r3, [r7, #8]
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	2b08      	cmp	r3, #8
 800679e:	dde9      	ble.n	8006774 <_ZNK6MatrixIfLi9ELi9EE9transposeEv+0x1c>
        for (int i = 0; i < ROWS; ++i)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	3301      	adds	r3, #1
 80067a4:	60fb      	str	r3, [r7, #12]
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2b08      	cmp	r3, #8
 80067aa:	dde0      	ble.n	800676e <_ZNK6MatrixIfLi9ELi9EE9transposeEv+0x16>
        return result;
 80067ac:	bf00      	nop
    }
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	3710      	adds	r7, #16
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}

080067b6 <_ZNK6MatrixIfLi9ELi7EE9transposeEv>:
    Matrix<T, COLS, ROWS> transpose() const {
 80067b6:	b580      	push	{r7, lr}
 80067b8:	b084      	sub	sp, #16
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	6078      	str	r0, [r7, #4]
 80067be:	6039      	str	r1, [r7, #0]
        Matrix<T, COLS, ROWS> result;
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f7ff f8aa 	bl	800591a <_ZN6MatrixIfLi7ELi9EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 80067c6:	2300      	movs	r3, #0
 80067c8:	60fb      	str	r3, [r7, #12]
 80067ca:	e01b      	b.n	8006804 <_ZNK6MatrixIfLi9ELi7EE9transposeEv+0x4e>
            for (int j = 0; j < COLS; ++j)
 80067cc:	2300      	movs	r3, #0
 80067ce:	60bb      	str	r3, [r7, #8]
 80067d0:	e012      	b.n	80067f8 <_ZNK6MatrixIfLi9ELi7EE9transposeEv+0x42>
                result(j, i) = data[i][j];
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	68b9      	ldr	r1, [r7, #8]
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f7ff fa01 	bl	8005bde <_ZN6MatrixIfLi7ELi9EEclEii>
 80067dc:	6839      	ldr	r1, [r7, #0]
 80067de:	68fa      	ldr	r2, [r7, #12]
 80067e0:	4613      	mov	r3, r2
 80067e2:	00db      	lsls	r3, r3, #3
 80067e4:	1a9b      	subs	r3, r3, r2
 80067e6:	68ba      	ldr	r2, [r7, #8]
 80067e8:	4413      	add	r3, r2
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	440b      	add	r3, r1
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	6003      	str	r3, [r0, #0]
            for (int j = 0; j < COLS; ++j)
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	3301      	adds	r3, #1
 80067f6:	60bb      	str	r3, [r7, #8]
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	2b06      	cmp	r3, #6
 80067fc:	dde9      	ble.n	80067d2 <_ZNK6MatrixIfLi9ELi7EE9transposeEv+0x1c>
        for (int i = 0; i < ROWS; ++i)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	3301      	adds	r3, #1
 8006802:	60fb      	str	r3, [r7, #12]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2b08      	cmp	r3, #8
 8006808:	dde0      	ble.n	80067cc <_ZNK6MatrixIfLi9ELi7EE9transposeEv+0x16>
        return result;
 800680a:	bf00      	nop
    }
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	3710      	adds	r7, #16
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <_ZNK6MatrixIfLi9ELi9EEplERKS0_>:
    Matrix<T, ROWS, COLS> operator+(const Matrix<T, ROWS, COLS>& rhs) const {
 8006814:	b580      	push	{r7, lr}
 8006816:	ed2d 8b02 	vpush	{d8}
 800681a:	b086      	sub	sp, #24
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
        Matrix<T, ROWS, COLS> result;
 8006824:	68f8      	ldr	r0, [r7, #12]
 8006826:	f7ff f84f 	bl	80058c8 <_ZN6MatrixIfLi9ELi9EEC1Ev>
        for (int i = 0; i < ROWS; ++i)
 800682a:	2300      	movs	r3, #0
 800682c:	617b      	str	r3, [r7, #20]
 800682e:	e028      	b.n	8006882 <_ZNK6MatrixIfLi9ELi9EEplERKS0_+0x6e>
            for (int j = 0; j < COLS; ++j)
 8006830:	2300      	movs	r3, #0
 8006832:	613b      	str	r3, [r7, #16]
 8006834:	e01f      	b.n	8006876 <_ZNK6MatrixIfLi9ELi9EEplERKS0_+0x62>
                result(i, j) = data[i][j] + rhs(i, j);
 8006836:	68b9      	ldr	r1, [r7, #8]
 8006838:	697a      	ldr	r2, [r7, #20]
 800683a:	4613      	mov	r3, r2
 800683c:	00db      	lsls	r3, r3, #3
 800683e:	4413      	add	r3, r2
 8006840:	693a      	ldr	r2, [r7, #16]
 8006842:	4413      	add	r3, r2
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	440b      	add	r3, r1
 8006848:	edd3 8a00 	vldr	s17, [r3]
 800684c:	693a      	ldr	r2, [r7, #16]
 800684e:	6979      	ldr	r1, [r7, #20]
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 f844 	bl	80068de <_ZNK6MatrixIfLi9ELi9EEclEii>
 8006856:	4603      	mov	r3, r0
 8006858:	ed93 8a00 	vldr	s16, [r3]
 800685c:	693a      	ldr	r2, [r7, #16]
 800685e:	6979      	ldr	r1, [r7, #20]
 8006860:	68f8      	ldr	r0, [r7, #12]
 8006862:	f7ff f949 	bl	8005af8 <_ZN6MatrixIfLi9ELi9EEclEii>
 8006866:	4603      	mov	r3, r0
 8006868:	ee78 7a88 	vadd.f32	s15, s17, s16
 800686c:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < COLS; ++j)
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	3301      	adds	r3, #1
 8006874:	613b      	str	r3, [r7, #16]
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	2b08      	cmp	r3, #8
 800687a:	dddc      	ble.n	8006836 <_ZNK6MatrixIfLi9ELi9EEplERKS0_+0x22>
        for (int i = 0; i < ROWS; ++i)
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	3301      	adds	r3, #1
 8006880:	617b      	str	r3, [r7, #20]
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	2b08      	cmp	r3, #8
 8006886:	ddd3      	ble.n	8006830 <_ZNK6MatrixIfLi9ELi9EEplERKS0_+0x1c>
        return result;
 8006888:	bf00      	nop
    }
 800688a:	68f8      	ldr	r0, [r7, #12]
 800688c:	3718      	adds	r7, #24
 800688e:	46bd      	mov	sp, r7
 8006890:	ecbd 8b02 	vpop	{d8}
 8006894:	bd80      	pop	{r7, pc}

08006896 <_ZN6MatrixIfLi9ELi1EEclEii>:
    T& operator()(int row, int col) {
 8006896:	b480      	push	{r7}
 8006898:	b085      	sub	sp, #20
 800689a:	af00      	add	r7, sp, #0
 800689c:	60f8      	str	r0, [r7, #12]
 800689e:	60b9      	str	r1, [r7, #8]
 80068a0:	607a      	str	r2, [r7, #4]
        return data[row][col];
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4413      	add	r3, r2
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	68fa      	ldr	r2, [r7, #12]
 80068ac:	4413      	add	r3, r2
    }
 80068ae:	4618      	mov	r0, r3
 80068b0:	3714      	adds	r7, #20
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr

080068ba <_ZNK6MatrixIfLi9ELi1EEclEii>:
    const T& operator()(int row, int col) const {
 80068ba:	b480      	push	{r7}
 80068bc:	b085      	sub	sp, #20
 80068be:	af00      	add	r7, sp, #0
 80068c0:	60f8      	str	r0, [r7, #12]
 80068c2:	60b9      	str	r1, [r7, #8]
 80068c4:	607a      	str	r2, [r7, #4]
        return data[row][col];
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4413      	add	r3, r2
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	68fa      	ldr	r2, [r7, #12]
 80068d0:	4413      	add	r3, r2
    }
 80068d2:	4618      	mov	r0, r3
 80068d4:	3714      	adds	r7, #20
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr

080068de <_ZNK6MatrixIfLi9ELi9EEclEii>:
    const T& operator()(int row, int col) const {
 80068de:	b480      	push	{r7}
 80068e0:	b085      	sub	sp, #20
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	60f8      	str	r0, [r7, #12]
 80068e6:	60b9      	str	r1, [r7, #8]
 80068e8:	607a      	str	r2, [r7, #4]
        return data[row][col];
 80068ea:	68ba      	ldr	r2, [r7, #8]
 80068ec:	4613      	mov	r3, r2
 80068ee:	00db      	lsls	r3, r3, #3
 80068f0:	4413      	add	r3, r2
 80068f2:	687a      	ldr	r2, [r7, #4]
 80068f4:	4413      	add	r3, r2
 80068f6:	009b      	lsls	r3, r3, #2
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	4413      	add	r3, r2
    }
 80068fc:	4618      	mov	r0, r3
 80068fe:	3714      	adds	r7, #20
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <_ZN6MatrixIfLi9ELi7EEclEii>:
    T& operator()(int row, int col) {
 8006908:	b480      	push	{r7}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]
        return data[row][col];
 8006914:	68ba      	ldr	r2, [r7, #8]
 8006916:	4613      	mov	r3, r2
 8006918:	00db      	lsls	r3, r3, #3
 800691a:	1a9b      	subs	r3, r3, r2
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	4413      	add	r3, r2
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	68fa      	ldr	r2, [r7, #12]
 8006924:	4413      	add	r3, r2
    }
 8006926:	4618      	mov	r0, r3
 8006928:	3714      	adds	r7, #20
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr

08006932 <_ZNK6MatrixIfLi9ELi7EEclEii>:
    const T& operator()(int row, int col) const {
 8006932:	b480      	push	{r7}
 8006934:	b085      	sub	sp, #20
 8006936:	af00      	add	r7, sp, #0
 8006938:	60f8      	str	r0, [r7, #12]
 800693a:	60b9      	str	r1, [r7, #8]
 800693c:	607a      	str	r2, [r7, #4]
        return data[row][col];
 800693e:	68ba      	ldr	r2, [r7, #8]
 8006940:	4613      	mov	r3, r2
 8006942:	00db      	lsls	r3, r3, #3
 8006944:	1a9b      	subs	r3, r3, r2
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	4413      	add	r3, r2
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	4413      	add	r3, r2
    }
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr

0800695c <_ZNK6MatrixIfLi7ELi7EEclEii>:
    const T& operator()(int row, int col) const {
 800695c:	b480      	push	{r7}
 800695e:	b085      	sub	sp, #20
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	60b9      	str	r1, [r7, #8]
 8006966:	607a      	str	r2, [r7, #4]
        return data[row][col];
 8006968:	68ba      	ldr	r2, [r7, #8]
 800696a:	4613      	mov	r3, r2
 800696c:	00db      	lsls	r3, r3, #3
 800696e:	1a9b      	subs	r3, r3, r2
 8006970:	687a      	ldr	r2, [r7, #4]
 8006972:	4413      	add	r3, r2
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	4413      	add	r3, r2
    }
 800697a:	4618      	mov	r0, r3
 800697c:	3714      	adds	r7, #20
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr

08006986 <_ZN6MatrixIfLi7ELi1EEclEii>:
    T& operator()(int row, int col) {
 8006986:	b480      	push	{r7}
 8006988:	b085      	sub	sp, #20
 800698a:	af00      	add	r7, sp, #0
 800698c:	60f8      	str	r0, [r7, #12]
 800698e:	60b9      	str	r1, [r7, #8]
 8006990:	607a      	str	r2, [r7, #4]
        return data[row][col];
 8006992:	68ba      	ldr	r2, [r7, #8]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4413      	add	r3, r2
 8006998:	009b      	lsls	r3, r3, #2
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	4413      	add	r3, r2
    }
 800699e:	4618      	mov	r0, r3
 80069a0:	3714      	adds	r7, #20
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr

080069aa <_ZNK6MatrixIfLi7ELi1EEclEii>:
    const T& operator()(int row, int col) const {
 80069aa:	b480      	push	{r7}
 80069ac:	b085      	sub	sp, #20
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	60f8      	str	r0, [r7, #12]
 80069b2:	60b9      	str	r1, [r7, #8]
 80069b4:	607a      	str	r2, [r7, #4]
        return data[row][col];
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	4413      	add	r3, r2
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	4413      	add	r3, r2
    }
 80069c2:	4618      	mov	r0, r3
 80069c4:	3714      	adds	r7, #20
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr

080069ce <_ZNK6MatrixIfLi7ELi9EEclEii>:
    const T& operator()(int row, int col) const {
 80069ce:	b480      	push	{r7}
 80069d0:	b085      	sub	sp, #20
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	60f8      	str	r0, [r7, #12]
 80069d6:	60b9      	str	r1, [r7, #8]
 80069d8:	607a      	str	r2, [r7, #4]
        return data[row][col];
 80069da:	68ba      	ldr	r2, [r7, #8]
 80069dc:	4613      	mov	r3, r2
 80069de:	00db      	lsls	r3, r3, #3
 80069e0:	4413      	add	r3, r2
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	4413      	add	r3, r2
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	4413      	add	r3, r2
    }
 80069ec:	4618      	mov	r0, r3
 80069ee:	3714      	adds	r7, #20
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr

080069f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80069f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006a30 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80069fc:	f7fc fb34 	bl	8003068 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006a00:	480c      	ldr	r0, [pc, #48]	@ (8006a34 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006a02:	490d      	ldr	r1, [pc, #52]	@ (8006a38 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006a04:	4a0d      	ldr	r2, [pc, #52]	@ (8006a3c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006a06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006a08:	e002      	b.n	8006a10 <LoopCopyDataInit>

08006a0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006a0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006a0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006a0e:	3304      	adds	r3, #4

08006a10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006a10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006a12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006a14:	d3f9      	bcc.n	8006a0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006a16:	4a0a      	ldr	r2, [pc, #40]	@ (8006a40 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006a18:	4c0a      	ldr	r4, [pc, #40]	@ (8006a44 <LoopFillZerobss+0x22>)
  movs r3, #0
 8006a1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006a1c:	e001      	b.n	8006a22 <LoopFillZerobss>

08006a1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006a1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006a20:	3204      	adds	r2, #4

08006a22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006a22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006a24:	d3fb      	bcc.n	8006a1e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8006a26:	f00b feb1 	bl	801278c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006a2a:	f7fb fcd5 	bl	80023d8 <main>
  bx  lr    
 8006a2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006a30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006a34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006a38:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8006a3c:	08015348 	.word	0x08015348
  ldr r2, =_sbss
 8006a40:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8006a44:	20001848 	.word	0x20001848

08006a48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006a48:	e7fe      	b.n	8006a48 <ADC_IRQHandler>
	...

08006a4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006a50:	4b0e      	ldr	r3, [pc, #56]	@ (8006a8c <HAL_Init+0x40>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a0d      	ldr	r2, [pc, #52]	@ (8006a8c <HAL_Init+0x40>)
 8006a56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006a5c:	4b0b      	ldr	r3, [pc, #44]	@ (8006a8c <HAL_Init+0x40>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a0a      	ldr	r2, [pc, #40]	@ (8006a8c <HAL_Init+0x40>)
 8006a62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006a66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006a68:	4b08      	ldr	r3, [pc, #32]	@ (8006a8c <HAL_Init+0x40>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a07      	ldr	r2, [pc, #28]	@ (8006a8c <HAL_Init+0x40>)
 8006a6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006a74:	2003      	movs	r0, #3
 8006a76:	f000 fbc1 	bl	80071fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006a7a:	200f      	movs	r0, #15
 8006a7c:	f000 f808 	bl	8006a90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006a80:	f7fc f81a 	bl	8002ab8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006a84:	2300      	movs	r3, #0
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	bd80      	pop	{r7, pc}
 8006a8a:	bf00      	nop
 8006a8c:	40023c00 	.word	0x40023c00

08006a90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006a98:	4b12      	ldr	r3, [pc, #72]	@ (8006ae4 <HAL_InitTick+0x54>)
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	4b12      	ldr	r3, [pc, #72]	@ (8006ae8 <HAL_InitTick+0x58>)
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006aa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8006aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f000 fbd9 	bl	8007266 <HAL_SYSTICK_Config>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d001      	beq.n	8006abe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e00e      	b.n	8006adc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2b0f      	cmp	r3, #15
 8006ac2:	d80a      	bhi.n	8006ada <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	6879      	ldr	r1, [r7, #4]
 8006ac8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006acc:	f000 fba1 	bl	8007212 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006ad0:	4a06      	ldr	r2, [pc, #24]	@ (8006aec <HAL_InitTick+0x5c>)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	e000      	b.n	8006adc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3708      	adds	r7, #8
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}
 8006ae4:	20000000 	.word	0x20000000
 8006ae8:	20000020 	.word	0x20000020
 8006aec:	2000001c 	.word	0x2000001c

08006af0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006af0:	b480      	push	{r7}
 8006af2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006af4:	4b06      	ldr	r3, [pc, #24]	@ (8006b10 <HAL_IncTick+0x20>)
 8006af6:	781b      	ldrb	r3, [r3, #0]
 8006af8:	461a      	mov	r2, r3
 8006afa:	4b06      	ldr	r3, [pc, #24]	@ (8006b14 <HAL_IncTick+0x24>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4413      	add	r3, r2
 8006b00:	4a04      	ldr	r2, [pc, #16]	@ (8006b14 <HAL_IncTick+0x24>)
 8006b02:	6013      	str	r3, [r2, #0]
}
 8006b04:	bf00      	nop
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop
 8006b10:	20000020 	.word	0x20000020
 8006b14:	200013b8 	.word	0x200013b8

08006b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8006b1c:	4b03      	ldr	r3, [pc, #12]	@ (8006b2c <HAL_GetTick+0x14>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	200013b8 	.word	0x200013b8

08006b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b084      	sub	sp, #16
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006b38:	f7ff ffee 	bl	8006b18 <HAL_GetTick>
 8006b3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b48:	d005      	beq.n	8006b56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8006b74 <HAL_Delay+0x44>)
 8006b4c:	781b      	ldrb	r3, [r3, #0]
 8006b4e:	461a      	mov	r2, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	4413      	add	r3, r2
 8006b54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006b56:	bf00      	nop
 8006b58:	f7ff ffde 	bl	8006b18 <HAL_GetTick>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	68fa      	ldr	r2, [r7, #12]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d8f7      	bhi.n	8006b58 <HAL_Delay+0x28>
  {
  }
}
 8006b68:	bf00      	nop
 8006b6a:	bf00      	nop
 8006b6c:	3710      	adds	r7, #16
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	20000020 	.word	0x20000020

08006b78 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b084      	sub	sp, #16
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b80:	2300      	movs	r3, #0
 8006b82:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d101      	bne.n	8006b8e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e033      	b.n	8006bf6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d109      	bne.n	8006baa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f7fb ffb6 	bl	8002b08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bae:	f003 0310 	and.w	r3, r3, #16
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d118      	bne.n	8006be8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006bbe:	f023 0302 	bic.w	r3, r3, #2
 8006bc2:	f043 0202 	orr.w	r2, r3, #2
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f000 f94a 	bl	8006e64 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bda:	f023 0303 	bic.w	r3, r3, #3
 8006bde:	f043 0201 	orr.w	r2, r3, #1
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	641a      	str	r2, [r3, #64]	@ 0x40
 8006be6:	e001      	b.n	8006bec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3710      	adds	r7, #16
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
	...

08006c00 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b085      	sub	sp, #20
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
 8006c08:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d101      	bne.n	8006c1c <HAL_ADC_ConfigChannel+0x1c>
 8006c18:	2302      	movs	r3, #2
 8006c1a:	e113      	b.n	8006e44 <HAL_ADC_ConfigChannel+0x244>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	2b09      	cmp	r3, #9
 8006c2a:	d925      	bls.n	8006c78 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68d9      	ldr	r1, [r3, #12]
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	461a      	mov	r2, r3
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	005b      	lsls	r3, r3, #1
 8006c3e:	4413      	add	r3, r2
 8006c40:	3b1e      	subs	r3, #30
 8006c42:	2207      	movs	r2, #7
 8006c44:	fa02 f303 	lsl.w	r3, r2, r3
 8006c48:	43da      	mvns	r2, r3
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	400a      	ands	r2, r1
 8006c50:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	68d9      	ldr	r1, [r3, #12]
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	689a      	ldr	r2, [r3, #8]
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	4618      	mov	r0, r3
 8006c64:	4603      	mov	r3, r0
 8006c66:	005b      	lsls	r3, r3, #1
 8006c68:	4403      	add	r3, r0
 8006c6a:	3b1e      	subs	r3, #30
 8006c6c:	409a      	lsls	r2, r3
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	430a      	orrs	r2, r1
 8006c74:	60da      	str	r2, [r3, #12]
 8006c76:	e022      	b.n	8006cbe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	6919      	ldr	r1, [r3, #16]
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	461a      	mov	r2, r3
 8006c86:	4613      	mov	r3, r2
 8006c88:	005b      	lsls	r3, r3, #1
 8006c8a:	4413      	add	r3, r2
 8006c8c:	2207      	movs	r2, #7
 8006c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c92:	43da      	mvns	r2, r3
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	400a      	ands	r2, r1
 8006c9a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	6919      	ldr	r1, [r3, #16]
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	689a      	ldr	r2, [r3, #8]
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	4618      	mov	r0, r3
 8006cae:	4603      	mov	r3, r0
 8006cb0:	005b      	lsls	r3, r3, #1
 8006cb2:	4403      	add	r3, r0
 8006cb4:	409a      	lsls	r2, r3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	2b06      	cmp	r3, #6
 8006cc4:	d824      	bhi.n	8006d10 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	685a      	ldr	r2, [r3, #4]
 8006cd0:	4613      	mov	r3, r2
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	4413      	add	r3, r2
 8006cd6:	3b05      	subs	r3, #5
 8006cd8:	221f      	movs	r2, #31
 8006cda:	fa02 f303 	lsl.w	r3, r2, r3
 8006cde:	43da      	mvns	r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	400a      	ands	r2, r1
 8006ce6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	685a      	ldr	r2, [r3, #4]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	4413      	add	r3, r2
 8006d00:	3b05      	subs	r3, #5
 8006d02:	fa00 f203 	lsl.w	r2, r0, r3
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	430a      	orrs	r2, r1
 8006d0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8006d0e:	e04c      	b.n	8006daa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	2b0c      	cmp	r3, #12
 8006d16:	d824      	bhi.n	8006d62 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	685a      	ldr	r2, [r3, #4]
 8006d22:	4613      	mov	r3, r2
 8006d24:	009b      	lsls	r3, r3, #2
 8006d26:	4413      	add	r3, r2
 8006d28:	3b23      	subs	r3, #35	@ 0x23
 8006d2a:	221f      	movs	r2, #31
 8006d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d30:	43da      	mvns	r2, r3
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	400a      	ands	r2, r1
 8006d38:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	4618      	mov	r0, r3
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	685a      	ldr	r2, [r3, #4]
 8006d4c:	4613      	mov	r3, r2
 8006d4e:	009b      	lsls	r3, r3, #2
 8006d50:	4413      	add	r3, r2
 8006d52:	3b23      	subs	r3, #35	@ 0x23
 8006d54:	fa00 f203 	lsl.w	r2, r0, r3
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	430a      	orrs	r2, r1
 8006d5e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006d60:	e023      	b.n	8006daa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	685a      	ldr	r2, [r3, #4]
 8006d6c:	4613      	mov	r3, r2
 8006d6e:	009b      	lsls	r3, r3, #2
 8006d70:	4413      	add	r3, r2
 8006d72:	3b41      	subs	r3, #65	@ 0x41
 8006d74:	221f      	movs	r2, #31
 8006d76:	fa02 f303 	lsl.w	r3, r2, r3
 8006d7a:	43da      	mvns	r2, r3
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	400a      	ands	r2, r1
 8006d82:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	4618      	mov	r0, r3
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	685a      	ldr	r2, [r3, #4]
 8006d96:	4613      	mov	r3, r2
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	4413      	add	r3, r2
 8006d9c:	3b41      	subs	r3, #65	@ 0x41
 8006d9e:	fa00 f203 	lsl.w	r2, r0, r3
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	430a      	orrs	r2, r1
 8006da8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006daa:	4b29      	ldr	r3, [pc, #164]	@ (8006e50 <HAL_ADC_ConfigChannel+0x250>)
 8006dac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a28      	ldr	r2, [pc, #160]	@ (8006e54 <HAL_ADC_ConfigChannel+0x254>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d10f      	bne.n	8006dd8 <HAL_ADC_ConfigChannel+0x1d8>
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2b12      	cmp	r3, #18
 8006dbe:	d10b      	bne.n	8006dd8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a1d      	ldr	r2, [pc, #116]	@ (8006e54 <HAL_ADC_ConfigChannel+0x254>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d12b      	bne.n	8006e3a <HAL_ADC_ConfigChannel+0x23a>
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a1c      	ldr	r2, [pc, #112]	@ (8006e58 <HAL_ADC_ConfigChannel+0x258>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d003      	beq.n	8006df4 <HAL_ADC_ConfigChannel+0x1f4>
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2b11      	cmp	r3, #17
 8006df2:	d122      	bne.n	8006e3a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a11      	ldr	r2, [pc, #68]	@ (8006e58 <HAL_ADC_ConfigChannel+0x258>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d111      	bne.n	8006e3a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006e16:	4b11      	ldr	r3, [pc, #68]	@ (8006e5c <HAL_ADC_ConfigChannel+0x25c>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a11      	ldr	r2, [pc, #68]	@ (8006e60 <HAL_ADC_ConfigChannel+0x260>)
 8006e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e20:	0c9a      	lsrs	r2, r3, #18
 8006e22:	4613      	mov	r3, r2
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	4413      	add	r3, r2
 8006e28:	005b      	lsls	r3, r3, #1
 8006e2a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006e2c:	e002      	b.n	8006e34 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	3b01      	subs	r3, #1
 8006e32:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d1f9      	bne.n	8006e2e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006e42:	2300      	movs	r3, #0
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3714      	adds	r7, #20
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr
 8006e50:	40012300 	.word	0x40012300
 8006e54:	40012000 	.word	0x40012000
 8006e58:	10000012 	.word	0x10000012
 8006e5c:	20000000 	.word	0x20000000
 8006e60:	431bde83 	.word	0x431bde83

08006e64 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b085      	sub	sp, #20
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006e6c:	4b79      	ldr	r3, [pc, #484]	@ (8007054 <ADC_Init+0x1f0>)
 8006e6e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	685a      	ldr	r2, [r3, #4]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	431a      	orrs	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	685a      	ldr	r2, [r3, #4]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e98:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	6859      	ldr	r1, [r3, #4]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	691b      	ldr	r3, [r3, #16]
 8006ea4:	021a      	lsls	r2, r3, #8
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	430a      	orrs	r2, r1
 8006eac:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	685a      	ldr	r2, [r3, #4]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006ebc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	6859      	ldr	r1, [r3, #4]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	689a      	ldr	r2, [r3, #8]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	430a      	orrs	r2, r1
 8006ece:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	689a      	ldr	r2, [r3, #8]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006ede:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	6899      	ldr	r1, [r3, #8]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	68da      	ldr	r2, [r3, #12]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	430a      	orrs	r2, r1
 8006ef0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ef6:	4a58      	ldr	r2, [pc, #352]	@ (8007058 <ADC_Init+0x1f4>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d022      	beq.n	8006f42 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	689a      	ldr	r2, [r3, #8]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006f0a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	6899      	ldr	r1, [r3, #8]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	430a      	orrs	r2, r1
 8006f1c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	689a      	ldr	r2, [r3, #8]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006f2c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	6899      	ldr	r1, [r3, #8]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	430a      	orrs	r2, r1
 8006f3e:	609a      	str	r2, [r3, #8]
 8006f40:	e00f      	b.n	8006f62 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	689a      	ldr	r2, [r3, #8]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006f50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	689a      	ldr	r2, [r3, #8]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006f60:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	689a      	ldr	r2, [r3, #8]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f022 0202 	bic.w	r2, r2, #2
 8006f70:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	6899      	ldr	r1, [r3, #8]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	7e1b      	ldrb	r3, [r3, #24]
 8006f7c:	005a      	lsls	r2, r3, #1
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	430a      	orrs	r2, r1
 8006f84:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d01b      	beq.n	8006fc8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	685a      	ldr	r2, [r3, #4]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f9e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	685a      	ldr	r2, [r3, #4]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006fae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	6859      	ldr	r1, [r3, #4]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	035a      	lsls	r2, r3, #13
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	430a      	orrs	r2, r1
 8006fc4:	605a      	str	r2, [r3, #4]
 8006fc6:	e007      	b.n	8006fd8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	685a      	ldr	r2, [r3, #4]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006fd6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006fe6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	69db      	ldr	r3, [r3, #28]
 8006ff2:	3b01      	subs	r3, #1
 8006ff4:	051a      	lsls	r2, r3, #20
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	430a      	orrs	r2, r1
 8006ffc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	689a      	ldr	r2, [r3, #8]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800700c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	6899      	ldr	r1, [r3, #8]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800701a:	025a      	lsls	r2, r3, #9
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	430a      	orrs	r2, r1
 8007022:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	689a      	ldr	r2, [r3, #8]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007032:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	6899      	ldr	r1, [r3, #8]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	695b      	ldr	r3, [r3, #20]
 800703e:	029a      	lsls	r2, r3, #10
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	430a      	orrs	r2, r1
 8007046:	609a      	str	r2, [r3, #8]
}
 8007048:	bf00      	nop
 800704a:	3714      	adds	r7, #20
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr
 8007054:	40012300 	.word	0x40012300
 8007058:	0f000001 	.word	0x0f000001

0800705c <__NVIC_SetPriorityGrouping>:
{
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f003 0307 	and.w	r3, r3, #7
 800706a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800706c:	4b0c      	ldr	r3, [pc, #48]	@ (80070a0 <__NVIC_SetPriorityGrouping+0x44>)
 800706e:	68db      	ldr	r3, [r3, #12]
 8007070:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007072:	68ba      	ldr	r2, [r7, #8]
 8007074:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007078:	4013      	ands	r3, r2
 800707a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007084:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007088:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800708c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800708e:	4a04      	ldr	r2, [pc, #16]	@ (80070a0 <__NVIC_SetPriorityGrouping+0x44>)
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	60d3      	str	r3, [r2, #12]
}
 8007094:	bf00      	nop
 8007096:	3714      	adds	r7, #20
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr
 80070a0:	e000ed00 	.word	0xe000ed00

080070a4 <__NVIC_GetPriorityGrouping>:
{
 80070a4:	b480      	push	{r7}
 80070a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80070a8:	4b04      	ldr	r3, [pc, #16]	@ (80070bc <__NVIC_GetPriorityGrouping+0x18>)
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	0a1b      	lsrs	r3, r3, #8
 80070ae:	f003 0307 	and.w	r3, r3, #7
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	46bd      	mov	sp, r7
 80070b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ba:	4770      	bx	lr
 80070bc:	e000ed00 	.word	0xe000ed00

080070c0 <__NVIC_EnableIRQ>:
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	4603      	mov	r3, r0
 80070c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80070ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	db0b      	blt.n	80070ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80070d2:	79fb      	ldrb	r3, [r7, #7]
 80070d4:	f003 021f 	and.w	r2, r3, #31
 80070d8:	4907      	ldr	r1, [pc, #28]	@ (80070f8 <__NVIC_EnableIRQ+0x38>)
 80070da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070de:	095b      	lsrs	r3, r3, #5
 80070e0:	2001      	movs	r0, #1
 80070e2:	fa00 f202 	lsl.w	r2, r0, r2
 80070e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80070ea:	bf00      	nop
 80070ec:	370c      	adds	r7, #12
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop
 80070f8:	e000e100 	.word	0xe000e100

080070fc <__NVIC_SetPriority>:
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
 8007102:	4603      	mov	r3, r0
 8007104:	6039      	str	r1, [r7, #0]
 8007106:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800710c:	2b00      	cmp	r3, #0
 800710e:	db0a      	blt.n	8007126 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	b2da      	uxtb	r2, r3
 8007114:	490c      	ldr	r1, [pc, #48]	@ (8007148 <__NVIC_SetPriority+0x4c>)
 8007116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800711a:	0112      	lsls	r2, r2, #4
 800711c:	b2d2      	uxtb	r2, r2
 800711e:	440b      	add	r3, r1
 8007120:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007124:	e00a      	b.n	800713c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	b2da      	uxtb	r2, r3
 800712a:	4908      	ldr	r1, [pc, #32]	@ (800714c <__NVIC_SetPriority+0x50>)
 800712c:	79fb      	ldrb	r3, [r7, #7]
 800712e:	f003 030f 	and.w	r3, r3, #15
 8007132:	3b04      	subs	r3, #4
 8007134:	0112      	lsls	r2, r2, #4
 8007136:	b2d2      	uxtb	r2, r2
 8007138:	440b      	add	r3, r1
 800713a:	761a      	strb	r2, [r3, #24]
}
 800713c:	bf00      	nop
 800713e:	370c      	adds	r7, #12
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr
 8007148:	e000e100 	.word	0xe000e100
 800714c:	e000ed00 	.word	0xe000ed00

08007150 <NVIC_EncodePriority>:
{
 8007150:	b480      	push	{r7}
 8007152:	b089      	sub	sp, #36	@ 0x24
 8007154:	af00      	add	r7, sp, #0
 8007156:	60f8      	str	r0, [r7, #12]
 8007158:	60b9      	str	r1, [r7, #8]
 800715a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f003 0307 	and.w	r3, r3, #7
 8007162:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007164:	69fb      	ldr	r3, [r7, #28]
 8007166:	f1c3 0307 	rsb	r3, r3, #7
 800716a:	2b04      	cmp	r3, #4
 800716c:	bf28      	it	cs
 800716e:	2304      	movcs	r3, #4
 8007170:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007172:	69fb      	ldr	r3, [r7, #28]
 8007174:	3304      	adds	r3, #4
 8007176:	2b06      	cmp	r3, #6
 8007178:	d902      	bls.n	8007180 <NVIC_EncodePriority+0x30>
 800717a:	69fb      	ldr	r3, [r7, #28]
 800717c:	3b03      	subs	r3, #3
 800717e:	e000      	b.n	8007182 <NVIC_EncodePriority+0x32>
 8007180:	2300      	movs	r3, #0
 8007182:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007184:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007188:	69bb      	ldr	r3, [r7, #24]
 800718a:	fa02 f303 	lsl.w	r3, r2, r3
 800718e:	43da      	mvns	r2, r3
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	401a      	ands	r2, r3
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007198:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	fa01 f303 	lsl.w	r3, r1, r3
 80071a2:	43d9      	mvns	r1, r3
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80071a8:	4313      	orrs	r3, r2
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3724      	adds	r7, #36	@ 0x24
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr
	...

080071b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	3b01      	subs	r3, #1
 80071c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80071c8:	d301      	bcc.n	80071ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80071ca:	2301      	movs	r3, #1
 80071cc:	e00f      	b.n	80071ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80071ce:	4a0a      	ldr	r2, [pc, #40]	@ (80071f8 <SysTick_Config+0x40>)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	3b01      	subs	r3, #1
 80071d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80071d6:	210f      	movs	r1, #15
 80071d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071dc:	f7ff ff8e 	bl	80070fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80071e0:	4b05      	ldr	r3, [pc, #20]	@ (80071f8 <SysTick_Config+0x40>)
 80071e2:	2200      	movs	r2, #0
 80071e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80071e6:	4b04      	ldr	r3, [pc, #16]	@ (80071f8 <SysTick_Config+0x40>)
 80071e8:	2207      	movs	r2, #7
 80071ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80071ec:	2300      	movs	r3, #0
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3708      	adds	r7, #8
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	e000e010 	.word	0xe000e010

080071fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b082      	sub	sp, #8
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f7ff ff29 	bl	800705c <__NVIC_SetPriorityGrouping>
}
 800720a:	bf00      	nop
 800720c:	3708      	adds	r7, #8
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}

08007212 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007212:	b580      	push	{r7, lr}
 8007214:	b086      	sub	sp, #24
 8007216:	af00      	add	r7, sp, #0
 8007218:	4603      	mov	r3, r0
 800721a:	60b9      	str	r1, [r7, #8]
 800721c:	607a      	str	r2, [r7, #4]
 800721e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007220:	2300      	movs	r3, #0
 8007222:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007224:	f7ff ff3e 	bl	80070a4 <__NVIC_GetPriorityGrouping>
 8007228:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800722a:	687a      	ldr	r2, [r7, #4]
 800722c:	68b9      	ldr	r1, [r7, #8]
 800722e:	6978      	ldr	r0, [r7, #20]
 8007230:	f7ff ff8e 	bl	8007150 <NVIC_EncodePriority>
 8007234:	4602      	mov	r2, r0
 8007236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800723a:	4611      	mov	r1, r2
 800723c:	4618      	mov	r0, r3
 800723e:	f7ff ff5d 	bl	80070fc <__NVIC_SetPriority>
}
 8007242:	bf00      	nop
 8007244:	3718      	adds	r7, #24
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}

0800724a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800724a:	b580      	push	{r7, lr}
 800724c:	b082      	sub	sp, #8
 800724e:	af00      	add	r7, sp, #0
 8007250:	4603      	mov	r3, r0
 8007252:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007258:	4618      	mov	r0, r3
 800725a:	f7ff ff31 	bl	80070c0 <__NVIC_EnableIRQ>
}
 800725e:	bf00      	nop
 8007260:	3708      	adds	r7, #8
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}

08007266 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007266:	b580      	push	{r7, lr}
 8007268:	b082      	sub	sp, #8
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f7ff ffa2 	bl	80071b8 <SysTick_Config>
 8007274:	4603      	mov	r3, r0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3708      	adds	r7, #8
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}
	...

08007280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007280:	b480      	push	{r7}
 8007282:	b089      	sub	sp, #36	@ 0x24
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800728a:	2300      	movs	r3, #0
 800728c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800728e:	2300      	movs	r3, #0
 8007290:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007292:	2300      	movs	r3, #0
 8007294:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007296:	2300      	movs	r3, #0
 8007298:	61fb      	str	r3, [r7, #28]
 800729a:	e165      	b.n	8007568 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800729c:	2201      	movs	r2, #1
 800729e:	69fb      	ldr	r3, [r7, #28]
 80072a0:	fa02 f303 	lsl.w	r3, r2, r3
 80072a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	697a      	ldr	r2, [r7, #20]
 80072ac:	4013      	ands	r3, r2
 80072ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80072b0:	693a      	ldr	r2, [r7, #16]
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	f040 8154 	bne.w	8007562 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	f003 0303 	and.w	r3, r3, #3
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d005      	beq.n	80072d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d130      	bne.n	8007334 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80072d8:	69fb      	ldr	r3, [r7, #28]
 80072da:	005b      	lsls	r3, r3, #1
 80072dc:	2203      	movs	r2, #3
 80072de:	fa02 f303 	lsl.w	r3, r2, r3
 80072e2:	43db      	mvns	r3, r3
 80072e4:	69ba      	ldr	r2, [r7, #24]
 80072e6:	4013      	ands	r3, r2
 80072e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	68da      	ldr	r2, [r3, #12]
 80072ee:	69fb      	ldr	r3, [r7, #28]
 80072f0:	005b      	lsls	r3, r3, #1
 80072f2:	fa02 f303 	lsl.w	r3, r2, r3
 80072f6:	69ba      	ldr	r2, [r7, #24]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	69ba      	ldr	r2, [r7, #24]
 8007300:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007308:	2201      	movs	r2, #1
 800730a:	69fb      	ldr	r3, [r7, #28]
 800730c:	fa02 f303 	lsl.w	r3, r2, r3
 8007310:	43db      	mvns	r3, r3
 8007312:	69ba      	ldr	r2, [r7, #24]
 8007314:	4013      	ands	r3, r2
 8007316:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	091b      	lsrs	r3, r3, #4
 800731e:	f003 0201 	and.w	r2, r3, #1
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	fa02 f303 	lsl.w	r3, r2, r3
 8007328:	69ba      	ldr	r2, [r7, #24]
 800732a:	4313      	orrs	r3, r2
 800732c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	69ba      	ldr	r2, [r7, #24]
 8007332:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	f003 0303 	and.w	r3, r3, #3
 800733c:	2b03      	cmp	r3, #3
 800733e:	d017      	beq.n	8007370 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007346:	69fb      	ldr	r3, [r7, #28]
 8007348:	005b      	lsls	r3, r3, #1
 800734a:	2203      	movs	r2, #3
 800734c:	fa02 f303 	lsl.w	r3, r2, r3
 8007350:	43db      	mvns	r3, r3
 8007352:	69ba      	ldr	r2, [r7, #24]
 8007354:	4013      	ands	r3, r2
 8007356:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	689a      	ldr	r2, [r3, #8]
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	005b      	lsls	r3, r3, #1
 8007360:	fa02 f303 	lsl.w	r3, r2, r3
 8007364:	69ba      	ldr	r2, [r7, #24]
 8007366:	4313      	orrs	r3, r2
 8007368:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	69ba      	ldr	r2, [r7, #24]
 800736e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	f003 0303 	and.w	r3, r3, #3
 8007378:	2b02      	cmp	r3, #2
 800737a:	d123      	bne.n	80073c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800737c:	69fb      	ldr	r3, [r7, #28]
 800737e:	08da      	lsrs	r2, r3, #3
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	3208      	adds	r2, #8
 8007384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007388:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	f003 0307 	and.w	r3, r3, #7
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	220f      	movs	r2, #15
 8007394:	fa02 f303 	lsl.w	r3, r2, r3
 8007398:	43db      	mvns	r3, r3
 800739a:	69ba      	ldr	r2, [r7, #24]
 800739c:	4013      	ands	r3, r2
 800739e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	691a      	ldr	r2, [r3, #16]
 80073a4:	69fb      	ldr	r3, [r7, #28]
 80073a6:	f003 0307 	and.w	r3, r3, #7
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	fa02 f303 	lsl.w	r3, r2, r3
 80073b0:	69ba      	ldr	r2, [r7, #24]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	08da      	lsrs	r2, r3, #3
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	3208      	adds	r2, #8
 80073be:	69b9      	ldr	r1, [r7, #24]
 80073c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80073ca:	69fb      	ldr	r3, [r7, #28]
 80073cc:	005b      	lsls	r3, r3, #1
 80073ce:	2203      	movs	r2, #3
 80073d0:	fa02 f303 	lsl.w	r3, r2, r3
 80073d4:	43db      	mvns	r3, r3
 80073d6:	69ba      	ldr	r2, [r7, #24]
 80073d8:	4013      	ands	r3, r2
 80073da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	f003 0203 	and.w	r2, r3, #3
 80073e4:	69fb      	ldr	r3, [r7, #28]
 80073e6:	005b      	lsls	r3, r3, #1
 80073e8:	fa02 f303 	lsl.w	r3, r2, r3
 80073ec:	69ba      	ldr	r2, [r7, #24]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	69ba      	ldr	r2, [r7, #24]
 80073f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007400:	2b00      	cmp	r3, #0
 8007402:	f000 80ae 	beq.w	8007562 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007406:	2300      	movs	r3, #0
 8007408:	60fb      	str	r3, [r7, #12]
 800740a:	4b5d      	ldr	r3, [pc, #372]	@ (8007580 <HAL_GPIO_Init+0x300>)
 800740c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800740e:	4a5c      	ldr	r2, [pc, #368]	@ (8007580 <HAL_GPIO_Init+0x300>)
 8007410:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007414:	6453      	str	r3, [r2, #68]	@ 0x44
 8007416:	4b5a      	ldr	r3, [pc, #360]	@ (8007580 <HAL_GPIO_Init+0x300>)
 8007418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800741a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800741e:	60fb      	str	r3, [r7, #12]
 8007420:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007422:	4a58      	ldr	r2, [pc, #352]	@ (8007584 <HAL_GPIO_Init+0x304>)
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	089b      	lsrs	r3, r3, #2
 8007428:	3302      	adds	r3, #2
 800742a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800742e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	f003 0303 	and.w	r3, r3, #3
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	220f      	movs	r2, #15
 800743a:	fa02 f303 	lsl.w	r3, r2, r3
 800743e:	43db      	mvns	r3, r3
 8007440:	69ba      	ldr	r2, [r7, #24]
 8007442:	4013      	ands	r3, r2
 8007444:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a4f      	ldr	r2, [pc, #316]	@ (8007588 <HAL_GPIO_Init+0x308>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d025      	beq.n	800749a <HAL_GPIO_Init+0x21a>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4a4e      	ldr	r2, [pc, #312]	@ (800758c <HAL_GPIO_Init+0x30c>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d01f      	beq.n	8007496 <HAL_GPIO_Init+0x216>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	4a4d      	ldr	r2, [pc, #308]	@ (8007590 <HAL_GPIO_Init+0x310>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d019      	beq.n	8007492 <HAL_GPIO_Init+0x212>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a4c      	ldr	r2, [pc, #304]	@ (8007594 <HAL_GPIO_Init+0x314>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d013      	beq.n	800748e <HAL_GPIO_Init+0x20e>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	4a4b      	ldr	r2, [pc, #300]	@ (8007598 <HAL_GPIO_Init+0x318>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d00d      	beq.n	800748a <HAL_GPIO_Init+0x20a>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	4a4a      	ldr	r2, [pc, #296]	@ (800759c <HAL_GPIO_Init+0x31c>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d007      	beq.n	8007486 <HAL_GPIO_Init+0x206>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	4a49      	ldr	r2, [pc, #292]	@ (80075a0 <HAL_GPIO_Init+0x320>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d101      	bne.n	8007482 <HAL_GPIO_Init+0x202>
 800747e:	2306      	movs	r3, #6
 8007480:	e00c      	b.n	800749c <HAL_GPIO_Init+0x21c>
 8007482:	2307      	movs	r3, #7
 8007484:	e00a      	b.n	800749c <HAL_GPIO_Init+0x21c>
 8007486:	2305      	movs	r3, #5
 8007488:	e008      	b.n	800749c <HAL_GPIO_Init+0x21c>
 800748a:	2304      	movs	r3, #4
 800748c:	e006      	b.n	800749c <HAL_GPIO_Init+0x21c>
 800748e:	2303      	movs	r3, #3
 8007490:	e004      	b.n	800749c <HAL_GPIO_Init+0x21c>
 8007492:	2302      	movs	r3, #2
 8007494:	e002      	b.n	800749c <HAL_GPIO_Init+0x21c>
 8007496:	2301      	movs	r3, #1
 8007498:	e000      	b.n	800749c <HAL_GPIO_Init+0x21c>
 800749a:	2300      	movs	r3, #0
 800749c:	69fa      	ldr	r2, [r7, #28]
 800749e:	f002 0203 	and.w	r2, r2, #3
 80074a2:	0092      	lsls	r2, r2, #2
 80074a4:	4093      	lsls	r3, r2
 80074a6:	69ba      	ldr	r2, [r7, #24]
 80074a8:	4313      	orrs	r3, r2
 80074aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80074ac:	4935      	ldr	r1, [pc, #212]	@ (8007584 <HAL_GPIO_Init+0x304>)
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	089b      	lsrs	r3, r3, #2
 80074b2:	3302      	adds	r3, #2
 80074b4:	69ba      	ldr	r2, [r7, #24]
 80074b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80074ba:	4b3a      	ldr	r3, [pc, #232]	@ (80075a4 <HAL_GPIO_Init+0x324>)
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	43db      	mvns	r3, r3
 80074c4:	69ba      	ldr	r2, [r7, #24]
 80074c6:	4013      	ands	r3, r2
 80074c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d003      	beq.n	80074de <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80074d6:	69ba      	ldr	r2, [r7, #24]
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	4313      	orrs	r3, r2
 80074dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80074de:	4a31      	ldr	r2, [pc, #196]	@ (80075a4 <HAL_GPIO_Init+0x324>)
 80074e0:	69bb      	ldr	r3, [r7, #24]
 80074e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80074e4:	4b2f      	ldr	r3, [pc, #188]	@ (80075a4 <HAL_GPIO_Init+0x324>)
 80074e6:	68db      	ldr	r3, [r3, #12]
 80074e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	43db      	mvns	r3, r3
 80074ee:	69ba      	ldr	r2, [r7, #24]
 80074f0:	4013      	ands	r3, r2
 80074f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d003      	beq.n	8007508 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8007500:	69ba      	ldr	r2, [r7, #24]
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	4313      	orrs	r3, r2
 8007506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007508:	4a26      	ldr	r2, [pc, #152]	@ (80075a4 <HAL_GPIO_Init+0x324>)
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800750e:	4b25      	ldr	r3, [pc, #148]	@ (80075a4 <HAL_GPIO_Init+0x324>)
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	43db      	mvns	r3, r3
 8007518:	69ba      	ldr	r2, [r7, #24]
 800751a:	4013      	ands	r3, r2
 800751c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007526:	2b00      	cmp	r3, #0
 8007528:	d003      	beq.n	8007532 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800752a:	69ba      	ldr	r2, [r7, #24]
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	4313      	orrs	r3, r2
 8007530:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007532:	4a1c      	ldr	r2, [pc, #112]	@ (80075a4 <HAL_GPIO_Init+0x324>)
 8007534:	69bb      	ldr	r3, [r7, #24]
 8007536:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007538:	4b1a      	ldr	r3, [pc, #104]	@ (80075a4 <HAL_GPIO_Init+0x324>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	43db      	mvns	r3, r3
 8007542:	69ba      	ldr	r2, [r7, #24]
 8007544:	4013      	ands	r3, r2
 8007546:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007550:	2b00      	cmp	r3, #0
 8007552:	d003      	beq.n	800755c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007554:	69ba      	ldr	r2, [r7, #24]
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	4313      	orrs	r3, r2
 800755a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800755c:	4a11      	ldr	r2, [pc, #68]	@ (80075a4 <HAL_GPIO_Init+0x324>)
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	3301      	adds	r3, #1
 8007566:	61fb      	str	r3, [r7, #28]
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	2b0f      	cmp	r3, #15
 800756c:	f67f ae96 	bls.w	800729c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007570:	bf00      	nop
 8007572:	bf00      	nop
 8007574:	3724      	adds	r7, #36	@ 0x24
 8007576:	46bd      	mov	sp, r7
 8007578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757c:	4770      	bx	lr
 800757e:	bf00      	nop
 8007580:	40023800 	.word	0x40023800
 8007584:	40013800 	.word	0x40013800
 8007588:	40020000 	.word	0x40020000
 800758c:	40020400 	.word	0x40020400
 8007590:	40020800 	.word	0x40020800
 8007594:	40020c00 	.word	0x40020c00
 8007598:	40021000 	.word	0x40021000
 800759c:	40021400 	.word	0x40021400
 80075a0:	40021800 	.word	0x40021800
 80075a4:	40013c00 	.word	0x40013c00

080075a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	460b      	mov	r3, r1
 80075b2:	807b      	strh	r3, [r7, #2]
 80075b4:	4613      	mov	r3, r2
 80075b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80075b8:	787b      	ldrb	r3, [r7, #1]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d003      	beq.n	80075c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80075be:	887a      	ldrh	r2, [r7, #2]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80075c4:	e003      	b.n	80075ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80075c6:	887b      	ldrh	r3, [r7, #2]
 80075c8:	041a      	lsls	r2, r3, #16
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	619a      	str	r2, [r3, #24]
}
 80075ce:	bf00      	nop
 80075d0:	370c      	adds	r7, #12
 80075d2:	46bd      	mov	sp, r7
 80075d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d8:	4770      	bx	lr
	...

080075dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d101      	bne.n	80075ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	e12b      	b.n	8007846 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d106      	bne.n	8007608 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f7fb fac4 	bl	8002b90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2224      	movs	r2, #36	@ 0x24
 800760c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f022 0201 	bic.w	r2, r2, #1
 800761e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800762e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	681a      	ldr	r2, [r3, #0]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800763e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007640:	f000 fb8c 	bl	8007d5c <HAL_RCC_GetPCLK1Freq>
 8007644:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	4a81      	ldr	r2, [pc, #516]	@ (8007850 <HAL_I2C_Init+0x274>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d807      	bhi.n	8007660 <HAL_I2C_Init+0x84>
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	4a80      	ldr	r2, [pc, #512]	@ (8007854 <HAL_I2C_Init+0x278>)
 8007654:	4293      	cmp	r3, r2
 8007656:	bf94      	ite	ls
 8007658:	2301      	movls	r3, #1
 800765a:	2300      	movhi	r3, #0
 800765c:	b2db      	uxtb	r3, r3
 800765e:	e006      	b.n	800766e <HAL_I2C_Init+0x92>
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	4a7d      	ldr	r2, [pc, #500]	@ (8007858 <HAL_I2C_Init+0x27c>)
 8007664:	4293      	cmp	r3, r2
 8007666:	bf94      	ite	ls
 8007668:	2301      	movls	r3, #1
 800766a:	2300      	movhi	r3, #0
 800766c:	b2db      	uxtb	r3, r3
 800766e:	2b00      	cmp	r3, #0
 8007670:	d001      	beq.n	8007676 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007672:	2301      	movs	r3, #1
 8007674:	e0e7      	b.n	8007846 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	4a78      	ldr	r2, [pc, #480]	@ (800785c <HAL_I2C_Init+0x280>)
 800767a:	fba2 2303 	umull	r2, r3, r2, r3
 800767e:	0c9b      	lsrs	r3, r3, #18
 8007680:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	68ba      	ldr	r2, [r7, #8]
 8007692:	430a      	orrs	r2, r1
 8007694:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	6a1b      	ldr	r3, [r3, #32]
 800769c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	4a6a      	ldr	r2, [pc, #424]	@ (8007850 <HAL_I2C_Init+0x274>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d802      	bhi.n	80076b0 <HAL_I2C_Init+0xd4>
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	3301      	adds	r3, #1
 80076ae:	e009      	b.n	80076c4 <HAL_I2C_Init+0xe8>
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80076b6:	fb02 f303 	mul.w	r3, r2, r3
 80076ba:	4a69      	ldr	r2, [pc, #420]	@ (8007860 <HAL_I2C_Init+0x284>)
 80076bc:	fba2 2303 	umull	r2, r3, r2, r3
 80076c0:	099b      	lsrs	r3, r3, #6
 80076c2:	3301      	adds	r3, #1
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	6812      	ldr	r2, [r2, #0]
 80076c8:	430b      	orrs	r3, r1
 80076ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	69db      	ldr	r3, [r3, #28]
 80076d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80076d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	495c      	ldr	r1, [pc, #368]	@ (8007850 <HAL_I2C_Init+0x274>)
 80076e0:	428b      	cmp	r3, r1
 80076e2:	d819      	bhi.n	8007718 <HAL_I2C_Init+0x13c>
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	1e59      	subs	r1, r3, #1
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	005b      	lsls	r3, r3, #1
 80076ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80076f2:	1c59      	adds	r1, r3, #1
 80076f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80076f8:	400b      	ands	r3, r1
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d00a      	beq.n	8007714 <HAL_I2C_Init+0x138>
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	1e59      	subs	r1, r3, #1
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	005b      	lsls	r3, r3, #1
 8007708:	fbb1 f3f3 	udiv	r3, r1, r3
 800770c:	3301      	adds	r3, #1
 800770e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007712:	e051      	b.n	80077b8 <HAL_I2C_Init+0x1dc>
 8007714:	2304      	movs	r3, #4
 8007716:	e04f      	b.n	80077b8 <HAL_I2C_Init+0x1dc>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d111      	bne.n	8007744 <HAL_I2C_Init+0x168>
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	1e58      	subs	r0, r3, #1
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6859      	ldr	r1, [r3, #4]
 8007728:	460b      	mov	r3, r1
 800772a:	005b      	lsls	r3, r3, #1
 800772c:	440b      	add	r3, r1
 800772e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007732:	3301      	adds	r3, #1
 8007734:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007738:	2b00      	cmp	r3, #0
 800773a:	bf0c      	ite	eq
 800773c:	2301      	moveq	r3, #1
 800773e:	2300      	movne	r3, #0
 8007740:	b2db      	uxtb	r3, r3
 8007742:	e012      	b.n	800776a <HAL_I2C_Init+0x18e>
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	1e58      	subs	r0, r3, #1
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6859      	ldr	r1, [r3, #4]
 800774c:	460b      	mov	r3, r1
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	440b      	add	r3, r1
 8007752:	0099      	lsls	r1, r3, #2
 8007754:	440b      	add	r3, r1
 8007756:	fbb0 f3f3 	udiv	r3, r0, r3
 800775a:	3301      	adds	r3, #1
 800775c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007760:	2b00      	cmp	r3, #0
 8007762:	bf0c      	ite	eq
 8007764:	2301      	moveq	r3, #1
 8007766:	2300      	movne	r3, #0
 8007768:	b2db      	uxtb	r3, r3
 800776a:	2b00      	cmp	r3, #0
 800776c:	d001      	beq.n	8007772 <HAL_I2C_Init+0x196>
 800776e:	2301      	movs	r3, #1
 8007770:	e022      	b.n	80077b8 <HAL_I2C_Init+0x1dc>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d10e      	bne.n	8007798 <HAL_I2C_Init+0x1bc>
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	1e58      	subs	r0, r3, #1
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6859      	ldr	r1, [r3, #4]
 8007782:	460b      	mov	r3, r1
 8007784:	005b      	lsls	r3, r3, #1
 8007786:	440b      	add	r3, r1
 8007788:	fbb0 f3f3 	udiv	r3, r0, r3
 800778c:	3301      	adds	r3, #1
 800778e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007792:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007796:	e00f      	b.n	80077b8 <HAL_I2C_Init+0x1dc>
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	1e58      	subs	r0, r3, #1
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6859      	ldr	r1, [r3, #4]
 80077a0:	460b      	mov	r3, r1
 80077a2:	009b      	lsls	r3, r3, #2
 80077a4:	440b      	add	r3, r1
 80077a6:	0099      	lsls	r1, r3, #2
 80077a8:	440b      	add	r3, r1
 80077aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80077ae:	3301      	adds	r3, #1
 80077b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80077b8:	6879      	ldr	r1, [r7, #4]
 80077ba:	6809      	ldr	r1, [r1, #0]
 80077bc:	4313      	orrs	r3, r2
 80077be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	69da      	ldr	r2, [r3, #28]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6a1b      	ldr	r3, [r3, #32]
 80077d2:	431a      	orrs	r2, r3
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	430a      	orrs	r2, r1
 80077da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80077e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80077ea:	687a      	ldr	r2, [r7, #4]
 80077ec:	6911      	ldr	r1, [r2, #16]
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	68d2      	ldr	r2, [r2, #12]
 80077f2:	4311      	orrs	r1, r2
 80077f4:	687a      	ldr	r2, [r7, #4]
 80077f6:	6812      	ldr	r2, [r2, #0]
 80077f8:	430b      	orrs	r3, r1
 80077fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	695a      	ldr	r2, [r3, #20]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	699b      	ldr	r3, [r3, #24]
 800780e:	431a      	orrs	r2, r3
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	430a      	orrs	r2, r1
 8007816:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	681a      	ldr	r2, [r3, #0]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f042 0201 	orr.w	r2, r2, #1
 8007826:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2200      	movs	r2, #0
 800782c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2220      	movs	r2, #32
 8007832:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2200      	movs	r2, #0
 800783a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2200      	movs	r2, #0
 8007840:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007844:	2300      	movs	r3, #0
}
 8007846:	4618      	mov	r0, r3
 8007848:	3710      	adds	r7, #16
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
 800784e:	bf00      	nop
 8007850:	000186a0 	.word	0x000186a0
 8007854:	001e847f 	.word	0x001e847f
 8007858:	003d08ff 	.word	0x003d08ff
 800785c:	431bde83 	.word	0x431bde83
 8007860:	10624dd3 	.word	0x10624dd3

08007864 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b086      	sub	sp, #24
 8007868:	af02      	add	r7, sp, #8
 800786a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d101      	bne.n	8007876 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	e108      	b.n	8007a88 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8007882:	b2db      	uxtb	r3, r3
 8007884:	2b00      	cmp	r3, #0
 8007886:	d106      	bne.n	8007896 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f7fb fa77 	bl	8002d84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2203      	movs	r2, #3
 800789a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80078a4:	d102      	bne.n	80078ac <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4618      	mov	r0, r3
 80078b2:	f002 f9ed 	bl	8009c90 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6818      	ldr	r0, [r3, #0]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	7c1a      	ldrb	r2, [r3, #16]
 80078be:	f88d 2000 	strb.w	r2, [sp]
 80078c2:	3304      	adds	r3, #4
 80078c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80078c6:	f002 f97f 	bl	8009bc8 <USB_CoreInit>
 80078ca:	4603      	mov	r3, r0
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d005      	beq.n	80078dc <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2202      	movs	r2, #2
 80078d4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	e0d5      	b.n	8007a88 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2100      	movs	r1, #0
 80078e2:	4618      	mov	r0, r3
 80078e4:	f002 f9e5 	bl	8009cb2 <USB_SetCurrentMode>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d005      	beq.n	80078fa <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2202      	movs	r2, #2
 80078f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80078f6:	2301      	movs	r3, #1
 80078f8:	e0c6      	b.n	8007a88 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80078fa:	2300      	movs	r3, #0
 80078fc:	73fb      	strb	r3, [r7, #15]
 80078fe:	e04a      	b.n	8007996 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007900:	7bfa      	ldrb	r2, [r7, #15]
 8007902:	6879      	ldr	r1, [r7, #4]
 8007904:	4613      	mov	r3, r2
 8007906:	00db      	lsls	r3, r3, #3
 8007908:	4413      	add	r3, r2
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	440b      	add	r3, r1
 800790e:	3315      	adds	r3, #21
 8007910:	2201      	movs	r2, #1
 8007912:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007914:	7bfa      	ldrb	r2, [r7, #15]
 8007916:	6879      	ldr	r1, [r7, #4]
 8007918:	4613      	mov	r3, r2
 800791a:	00db      	lsls	r3, r3, #3
 800791c:	4413      	add	r3, r2
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	440b      	add	r3, r1
 8007922:	3314      	adds	r3, #20
 8007924:	7bfa      	ldrb	r2, [r7, #15]
 8007926:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007928:	7bfa      	ldrb	r2, [r7, #15]
 800792a:	7bfb      	ldrb	r3, [r7, #15]
 800792c:	b298      	uxth	r0, r3
 800792e:	6879      	ldr	r1, [r7, #4]
 8007930:	4613      	mov	r3, r2
 8007932:	00db      	lsls	r3, r3, #3
 8007934:	4413      	add	r3, r2
 8007936:	009b      	lsls	r3, r3, #2
 8007938:	440b      	add	r3, r1
 800793a:	332e      	adds	r3, #46	@ 0x2e
 800793c:	4602      	mov	r2, r0
 800793e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007940:	7bfa      	ldrb	r2, [r7, #15]
 8007942:	6879      	ldr	r1, [r7, #4]
 8007944:	4613      	mov	r3, r2
 8007946:	00db      	lsls	r3, r3, #3
 8007948:	4413      	add	r3, r2
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	440b      	add	r3, r1
 800794e:	3318      	adds	r3, #24
 8007950:	2200      	movs	r2, #0
 8007952:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007954:	7bfa      	ldrb	r2, [r7, #15]
 8007956:	6879      	ldr	r1, [r7, #4]
 8007958:	4613      	mov	r3, r2
 800795a:	00db      	lsls	r3, r3, #3
 800795c:	4413      	add	r3, r2
 800795e:	009b      	lsls	r3, r3, #2
 8007960:	440b      	add	r3, r1
 8007962:	331c      	adds	r3, #28
 8007964:	2200      	movs	r2, #0
 8007966:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007968:	7bfa      	ldrb	r2, [r7, #15]
 800796a:	6879      	ldr	r1, [r7, #4]
 800796c:	4613      	mov	r3, r2
 800796e:	00db      	lsls	r3, r3, #3
 8007970:	4413      	add	r3, r2
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	440b      	add	r3, r1
 8007976:	3320      	adds	r3, #32
 8007978:	2200      	movs	r2, #0
 800797a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800797c:	7bfa      	ldrb	r2, [r7, #15]
 800797e:	6879      	ldr	r1, [r7, #4]
 8007980:	4613      	mov	r3, r2
 8007982:	00db      	lsls	r3, r3, #3
 8007984:	4413      	add	r3, r2
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	440b      	add	r3, r1
 800798a:	3324      	adds	r3, #36	@ 0x24
 800798c:	2200      	movs	r2, #0
 800798e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007990:	7bfb      	ldrb	r3, [r7, #15]
 8007992:	3301      	adds	r3, #1
 8007994:	73fb      	strb	r3, [r7, #15]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	791b      	ldrb	r3, [r3, #4]
 800799a:	7bfa      	ldrb	r2, [r7, #15]
 800799c:	429a      	cmp	r2, r3
 800799e:	d3af      	bcc.n	8007900 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80079a0:	2300      	movs	r3, #0
 80079a2:	73fb      	strb	r3, [r7, #15]
 80079a4:	e044      	b.n	8007a30 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80079a6:	7bfa      	ldrb	r2, [r7, #15]
 80079a8:	6879      	ldr	r1, [r7, #4]
 80079aa:	4613      	mov	r3, r2
 80079ac:	00db      	lsls	r3, r3, #3
 80079ae:	4413      	add	r3, r2
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	440b      	add	r3, r1
 80079b4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80079b8:	2200      	movs	r2, #0
 80079ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80079bc:	7bfa      	ldrb	r2, [r7, #15]
 80079be:	6879      	ldr	r1, [r7, #4]
 80079c0:	4613      	mov	r3, r2
 80079c2:	00db      	lsls	r3, r3, #3
 80079c4:	4413      	add	r3, r2
 80079c6:	009b      	lsls	r3, r3, #2
 80079c8:	440b      	add	r3, r1
 80079ca:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80079ce:	7bfa      	ldrb	r2, [r7, #15]
 80079d0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80079d2:	7bfa      	ldrb	r2, [r7, #15]
 80079d4:	6879      	ldr	r1, [r7, #4]
 80079d6:	4613      	mov	r3, r2
 80079d8:	00db      	lsls	r3, r3, #3
 80079da:	4413      	add	r3, r2
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	440b      	add	r3, r1
 80079e0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80079e4:	2200      	movs	r2, #0
 80079e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80079e8:	7bfa      	ldrb	r2, [r7, #15]
 80079ea:	6879      	ldr	r1, [r7, #4]
 80079ec:	4613      	mov	r3, r2
 80079ee:	00db      	lsls	r3, r3, #3
 80079f0:	4413      	add	r3, r2
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	440b      	add	r3, r1
 80079f6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80079fa:	2200      	movs	r2, #0
 80079fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80079fe:	7bfa      	ldrb	r2, [r7, #15]
 8007a00:	6879      	ldr	r1, [r7, #4]
 8007a02:	4613      	mov	r3, r2
 8007a04:	00db      	lsls	r3, r3, #3
 8007a06:	4413      	add	r3, r2
 8007a08:	009b      	lsls	r3, r3, #2
 8007a0a:	440b      	add	r3, r1
 8007a0c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007a10:	2200      	movs	r2, #0
 8007a12:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007a14:	7bfa      	ldrb	r2, [r7, #15]
 8007a16:	6879      	ldr	r1, [r7, #4]
 8007a18:	4613      	mov	r3, r2
 8007a1a:	00db      	lsls	r3, r3, #3
 8007a1c:	4413      	add	r3, r2
 8007a1e:	009b      	lsls	r3, r3, #2
 8007a20:	440b      	add	r3, r1
 8007a22:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007a26:	2200      	movs	r2, #0
 8007a28:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007a2a:	7bfb      	ldrb	r3, [r7, #15]
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	73fb      	strb	r3, [r7, #15]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	791b      	ldrb	r3, [r3, #4]
 8007a34:	7bfa      	ldrb	r2, [r7, #15]
 8007a36:	429a      	cmp	r2, r3
 8007a38:	d3b5      	bcc.n	80079a6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6818      	ldr	r0, [r3, #0]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	7c1a      	ldrb	r2, [r3, #16]
 8007a42:	f88d 2000 	strb.w	r2, [sp]
 8007a46:	3304      	adds	r3, #4
 8007a48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007a4a:	f002 f97f 	bl	8009d4c <USB_DevInit>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d005      	beq.n	8007a60 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2202      	movs	r2, #2
 8007a58:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e013      	b.n	8007a88 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2201      	movs	r2, #1
 8007a6a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	7b1b      	ldrb	r3, [r3, #12]
 8007a72:	2b01      	cmp	r3, #1
 8007a74:	d102      	bne.n	8007a7c <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 f80a 	bl	8007a90 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4618      	mov	r0, r3
 8007a82:	f002 fb3a 	bl	800a0fa <USB_DevDisconnect>

  return HAL_OK;
 8007a86:	2300      	movs	r3, #0
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3710      	adds	r7, #16
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}

08007a90 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b085      	sub	sp, #20
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	699b      	ldr	r3, [r3, #24]
 8007ab2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007abe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ac2:	f043 0303 	orr.w	r3, r3, #3
 8007ac6:	68fa      	ldr	r2, [r7, #12]
 8007ac8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3714      	adds	r7, #20
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b082      	sub	sp, #8
 8007adc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	603b      	str	r3, [r7, #0]
 8007ae6:	4b20      	ldr	r3, [pc, #128]	@ (8007b68 <HAL_PWREx_EnableOverDrive+0x90>)
 8007ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aea:	4a1f      	ldr	r2, [pc, #124]	@ (8007b68 <HAL_PWREx_EnableOverDrive+0x90>)
 8007aec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007af0:	6413      	str	r3, [r2, #64]	@ 0x40
 8007af2:	4b1d      	ldr	r3, [pc, #116]	@ (8007b68 <HAL_PWREx_EnableOverDrive+0x90>)
 8007af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007af6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007afa:	603b      	str	r3, [r7, #0]
 8007afc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007afe:	4b1b      	ldr	r3, [pc, #108]	@ (8007b6c <HAL_PWREx_EnableOverDrive+0x94>)
 8007b00:	2201      	movs	r2, #1
 8007b02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007b04:	f7ff f808 	bl	8006b18 <HAL_GetTick>
 8007b08:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007b0a:	e009      	b.n	8007b20 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007b0c:	f7ff f804 	bl	8006b18 <HAL_GetTick>
 8007b10:	4602      	mov	r2, r0
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	1ad3      	subs	r3, r2, r3
 8007b16:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b1a:	d901      	bls.n	8007b20 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007b1c:	2303      	movs	r3, #3
 8007b1e:	e01f      	b.n	8007b60 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007b20:	4b13      	ldr	r3, [pc, #76]	@ (8007b70 <HAL_PWREx_EnableOverDrive+0x98>)
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b2c:	d1ee      	bne.n	8007b0c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007b2e:	4b11      	ldr	r3, [pc, #68]	@ (8007b74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007b30:	2201      	movs	r2, #1
 8007b32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007b34:	f7fe fff0 	bl	8006b18 <HAL_GetTick>
 8007b38:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007b3a:	e009      	b.n	8007b50 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007b3c:	f7fe ffec 	bl	8006b18 <HAL_GetTick>
 8007b40:	4602      	mov	r2, r0
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	1ad3      	subs	r3, r2, r3
 8007b46:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b4a:	d901      	bls.n	8007b50 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007b4c:	2303      	movs	r3, #3
 8007b4e:	e007      	b.n	8007b60 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007b50:	4b07      	ldr	r3, [pc, #28]	@ (8007b70 <HAL_PWREx_EnableOverDrive+0x98>)
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b5c:	d1ee      	bne.n	8007b3c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3708      	adds	r7, #8
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}
 8007b68:	40023800 	.word	0x40023800
 8007b6c:	420e0040 	.word	0x420e0040
 8007b70:	40007000 	.word	0x40007000
 8007b74:	420e0044 	.word	0x420e0044

08007b78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b084      	sub	sp, #16
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d101      	bne.n	8007b8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e0cc      	b.n	8007d26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b8c:	4b68      	ldr	r3, [pc, #416]	@ (8007d30 <HAL_RCC_ClockConfig+0x1b8>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 030f 	and.w	r3, r3, #15
 8007b94:	683a      	ldr	r2, [r7, #0]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d90c      	bls.n	8007bb4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b9a:	4b65      	ldr	r3, [pc, #404]	@ (8007d30 <HAL_RCC_ClockConfig+0x1b8>)
 8007b9c:	683a      	ldr	r2, [r7, #0]
 8007b9e:	b2d2      	uxtb	r2, r2
 8007ba0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ba2:	4b63      	ldr	r3, [pc, #396]	@ (8007d30 <HAL_RCC_ClockConfig+0x1b8>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 030f 	and.w	r3, r3, #15
 8007baa:	683a      	ldr	r2, [r7, #0]
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d001      	beq.n	8007bb4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	e0b8      	b.n	8007d26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f003 0302 	and.w	r3, r3, #2
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d020      	beq.n	8007c02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f003 0304 	and.w	r3, r3, #4
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d005      	beq.n	8007bd8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007bcc:	4b59      	ldr	r3, [pc, #356]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	4a58      	ldr	r2, [pc, #352]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007bd2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007bd6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f003 0308 	and.w	r3, r3, #8
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d005      	beq.n	8007bf0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007be4:	4b53      	ldr	r3, [pc, #332]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	4a52      	ldr	r2, [pc, #328]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007bea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007bee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bf0:	4b50      	ldr	r3, [pc, #320]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	494d      	ldr	r1, [pc, #308]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f003 0301 	and.w	r3, r3, #1
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d044      	beq.n	8007c98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	2b01      	cmp	r3, #1
 8007c14:	d107      	bne.n	8007c26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c16:	4b47      	ldr	r3, [pc, #284]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d119      	bne.n	8007c56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c22:	2301      	movs	r3, #1
 8007c24:	e07f      	b.n	8007d26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	685b      	ldr	r3, [r3, #4]
 8007c2a:	2b02      	cmp	r3, #2
 8007c2c:	d003      	beq.n	8007c36 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007c32:	2b03      	cmp	r3, #3
 8007c34:	d107      	bne.n	8007c46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c36:	4b3f      	ldr	r3, [pc, #252]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d109      	bne.n	8007c56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	e06f      	b.n	8007d26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c46:	4b3b      	ldr	r3, [pc, #236]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0302 	and.w	r3, r3, #2
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d101      	bne.n	8007c56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e067      	b.n	8007d26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007c56:	4b37      	ldr	r3, [pc, #220]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	f023 0203 	bic.w	r2, r3, #3
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	4934      	ldr	r1, [pc, #208]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007c64:	4313      	orrs	r3, r2
 8007c66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007c68:	f7fe ff56 	bl	8006b18 <HAL_GetTick>
 8007c6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c6e:	e00a      	b.n	8007c86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c70:	f7fe ff52 	bl	8006b18 <HAL_GetTick>
 8007c74:	4602      	mov	r2, r0
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	1ad3      	subs	r3, r2, r3
 8007c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d901      	bls.n	8007c86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007c82:	2303      	movs	r3, #3
 8007c84:	e04f      	b.n	8007d26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c86:	4b2b      	ldr	r3, [pc, #172]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	f003 020c 	and.w	r2, r3, #12
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	009b      	lsls	r3, r3, #2
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d1eb      	bne.n	8007c70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007c98:	4b25      	ldr	r3, [pc, #148]	@ (8007d30 <HAL_RCC_ClockConfig+0x1b8>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 030f 	and.w	r3, r3, #15
 8007ca0:	683a      	ldr	r2, [r7, #0]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d20c      	bcs.n	8007cc0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ca6:	4b22      	ldr	r3, [pc, #136]	@ (8007d30 <HAL_RCC_ClockConfig+0x1b8>)
 8007ca8:	683a      	ldr	r2, [r7, #0]
 8007caa:	b2d2      	uxtb	r2, r2
 8007cac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cae:	4b20      	ldr	r3, [pc, #128]	@ (8007d30 <HAL_RCC_ClockConfig+0x1b8>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f003 030f 	and.w	r3, r3, #15
 8007cb6:	683a      	ldr	r2, [r7, #0]
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d001      	beq.n	8007cc0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	e032      	b.n	8007d26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f003 0304 	and.w	r3, r3, #4
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d008      	beq.n	8007cde <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ccc:	4b19      	ldr	r3, [pc, #100]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	4916      	ldr	r1, [pc, #88]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f003 0308 	and.w	r3, r3, #8
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d009      	beq.n	8007cfe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007cea:	4b12      	ldr	r3, [pc, #72]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	691b      	ldr	r3, [r3, #16]
 8007cf6:	00db      	lsls	r3, r3, #3
 8007cf8:	490e      	ldr	r1, [pc, #56]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007cfe:	f000 fb7f 	bl	8008400 <HAL_RCC_GetSysClockFreq>
 8007d02:	4602      	mov	r2, r0
 8007d04:	4b0b      	ldr	r3, [pc, #44]	@ (8007d34 <HAL_RCC_ClockConfig+0x1bc>)
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	091b      	lsrs	r3, r3, #4
 8007d0a:	f003 030f 	and.w	r3, r3, #15
 8007d0e:	490a      	ldr	r1, [pc, #40]	@ (8007d38 <HAL_RCC_ClockConfig+0x1c0>)
 8007d10:	5ccb      	ldrb	r3, [r1, r3]
 8007d12:	fa22 f303 	lsr.w	r3, r2, r3
 8007d16:	4a09      	ldr	r2, [pc, #36]	@ (8007d3c <HAL_RCC_ClockConfig+0x1c4>)
 8007d18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007d1a:	4b09      	ldr	r3, [pc, #36]	@ (8007d40 <HAL_RCC_ClockConfig+0x1c8>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f7fe feb6 	bl	8006a90 <HAL_InitTick>

  return HAL_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3710      	adds	r7, #16
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}
 8007d2e:	bf00      	nop
 8007d30:	40023c00 	.word	0x40023c00
 8007d34:	40023800 	.word	0x40023800
 8007d38:	080149b0 	.word	0x080149b0
 8007d3c:	20000000 	.word	0x20000000
 8007d40:	2000001c 	.word	0x2000001c

08007d44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d44:	b480      	push	{r7}
 8007d46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d48:	4b03      	ldr	r3, [pc, #12]	@ (8007d58 <HAL_RCC_GetHCLKFreq+0x14>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr
 8007d56:	bf00      	nop
 8007d58:	20000000 	.word	0x20000000

08007d5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007d60:	f7ff fff0 	bl	8007d44 <HAL_RCC_GetHCLKFreq>
 8007d64:	4602      	mov	r2, r0
 8007d66:	4b05      	ldr	r3, [pc, #20]	@ (8007d7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	0a9b      	lsrs	r3, r3, #10
 8007d6c:	f003 0307 	and.w	r3, r3, #7
 8007d70:	4903      	ldr	r1, [pc, #12]	@ (8007d80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d72:	5ccb      	ldrb	r3, [r1, r3]
 8007d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	40023800 	.word	0x40023800
 8007d80:	080149c0 	.word	0x080149c0

08007d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007d88:	f7ff ffdc 	bl	8007d44 <HAL_RCC_GetHCLKFreq>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	4b05      	ldr	r3, [pc, #20]	@ (8007da4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	0b5b      	lsrs	r3, r3, #13
 8007d94:	f003 0307 	and.w	r3, r3, #7
 8007d98:	4903      	ldr	r1, [pc, #12]	@ (8007da8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d9a:	5ccb      	ldrb	r3, [r1, r3]
 8007d9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	bd80      	pop	{r7, pc}
 8007da4:	40023800 	.word	0x40023800
 8007da8:	080149c0 	.word	0x080149c0

08007dac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b08c      	sub	sp, #48	@ 0x30
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007db4:	2300      	movs	r3, #0
 8007db6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8007db8:	2300      	movs	r3, #0
 8007dba:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8007dcc:	2300      	movs	r3, #0
 8007dce:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f003 0301 	and.w	r3, r3, #1
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d010      	beq.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8007de4:	4b6f      	ldr	r3, [pc, #444]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007de6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007dea:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df2:	496c      	ldr	r1, [pc, #432]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007df4:	4313      	orrs	r3, r2
 8007df6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d101      	bne.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8007e02:	2301      	movs	r3, #1
 8007e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f003 0302 	and.w	r3, r3, #2
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d010      	beq.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8007e12:	4b64      	ldr	r3, [pc, #400]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e18:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e20:	4960      	ldr	r1, [pc, #384]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e22:	4313      	orrs	r3, r2
 8007e24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d101      	bne.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8007e30:	2301      	movs	r3, #1
 8007e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f003 0304 	and.w	r3, r3, #4
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d017      	beq.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007e40:	4b58      	ldr	r3, [pc, #352]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e4e:	4955      	ldr	r1, [pc, #340]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e50:	4313      	orrs	r3, r2
 8007e52:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e5e:	d101      	bne.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8007e60:	2301      	movs	r3, #1
 8007e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d101      	bne.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f003 0308 	and.w	r3, r3, #8
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d017      	beq.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007e7c:	4b49      	ldr	r3, [pc, #292]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e82:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e8a:	4946      	ldr	r1, [pc, #280]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007e9a:	d101      	bne.n	8007ea0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d101      	bne.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f003 0320 	and.w	r3, r3, #32
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	f000 808a 	beq.w	8007fce <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007eba:	2300      	movs	r3, #0
 8007ebc:	60bb      	str	r3, [r7, #8]
 8007ebe:	4b39      	ldr	r3, [pc, #228]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec2:	4a38      	ldr	r2, [pc, #224]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007ec4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8007eca:	4b36      	ldr	r3, [pc, #216]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ed2:	60bb      	str	r3, [r7, #8]
 8007ed4:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007ed6:	4b34      	ldr	r3, [pc, #208]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a33      	ldr	r2, [pc, #204]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007edc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ee0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007ee2:	f7fe fe19 	bl	8006b18 <HAL_GetTick>
 8007ee6:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007ee8:	e008      	b.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007eea:	f7fe fe15 	bl	8006b18 <HAL_GetTick>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef2:	1ad3      	subs	r3, r2, r3
 8007ef4:	2b02      	cmp	r3, #2
 8007ef6:	d901      	bls.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8007ef8:	2303      	movs	r3, #3
 8007efa:	e278      	b.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007efc:	4b2a      	ldr	r3, [pc, #168]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d0f0      	beq.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007f08:	4b26      	ldr	r3, [pc, #152]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f10:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007f12:	6a3b      	ldr	r3, [r7, #32]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d02f      	beq.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f20:	6a3a      	ldr	r2, [r7, #32]
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d028      	beq.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007f26:	4b1f      	ldr	r3, [pc, #124]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f2e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007f30:	4b1e      	ldr	r3, [pc, #120]	@ (8007fac <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007f32:	2201      	movs	r2, #1
 8007f34:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007f36:	4b1d      	ldr	r3, [pc, #116]	@ (8007fac <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007f38:	2200      	movs	r2, #0
 8007f3a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007f3c:	4a19      	ldr	r2, [pc, #100]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007f3e:	6a3b      	ldr	r3, [r7, #32]
 8007f40:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007f42:	4b18      	ldr	r3, [pc, #96]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f46:	f003 0301 	and.w	r3, r3, #1
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d114      	bne.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007f4e:	f7fe fde3 	bl	8006b18 <HAL_GetTick>
 8007f52:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f54:	e00a      	b.n	8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f56:	f7fe fddf 	bl	8006b18 <HAL_GetTick>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f5e:	1ad3      	subs	r3, r2, r3
 8007f60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d901      	bls.n	8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8007f68:	2303      	movs	r3, #3
 8007f6a:	e240      	b.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f70:	f003 0302 	and.w	r3, r3, #2
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d0ee      	beq.n	8007f56 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f84:	d114      	bne.n	8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8007f86:	4b07      	ldr	r3, [pc, #28]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f92:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007f96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f9a:	4902      	ldr	r1, [pc, #8]	@ (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007f9c:	4313      	orrs	r3, r2
 8007f9e:	608b      	str	r3, [r1, #8]
 8007fa0:	e00c      	b.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x210>
 8007fa2:	bf00      	nop
 8007fa4:	40023800 	.word	0x40023800
 8007fa8:	40007000 	.word	0x40007000
 8007fac:	42470e40 	.word	0x42470e40
 8007fb0:	4b4a      	ldr	r3, [pc, #296]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	4a49      	ldr	r2, [pc, #292]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007fb6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007fba:	6093      	str	r3, [r2, #8]
 8007fbc:	4b47      	ldr	r3, [pc, #284]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007fbe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007fc8:	4944      	ldr	r1, [pc, #272]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f003 0310 	and.w	r3, r3, #16
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d004      	beq.n	8007fe4 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8007fe0:	4b3f      	ldr	r3, [pc, #252]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8007fe2:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d00a      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007ff0:	4b3a      	ldr	r3, [pc, #232]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007ff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ff6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ffe:	4937      	ldr	r1, [pc, #220]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008000:	4313      	orrs	r3, r2
 8008002:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800800e:	2b00      	cmp	r3, #0
 8008010:	d00a      	beq.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008012:	4b32      	ldr	r3, [pc, #200]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008014:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008018:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008020:	492e      	ldr	r1, [pc, #184]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008022:	4313      	orrs	r3, r2
 8008024:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008030:	2b00      	cmp	r3, #0
 8008032:	d011      	beq.n	8008058 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008034:	4b29      	ldr	r3, [pc, #164]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008036:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800803a:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008042:	4926      	ldr	r1, [pc, #152]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008044:	4313      	orrs	r3, r2
 8008046:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800804e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008052:	d101      	bne.n	8008058 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8008054:	2301      	movs	r3, #1
 8008056:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008060:	2b00      	cmp	r3, #0
 8008062:	d00a      	beq.n	800807a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8008064:	4b1d      	ldr	r3, [pc, #116]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008066:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800806a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008072:	491a      	ldr	r1, [pc, #104]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008074:	4313      	orrs	r3, r2
 8008076:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008082:	2b00      	cmp	r3, #0
 8008084:	d011      	beq.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8008086:	4b15      	ldr	r3, [pc, #84]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008088:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800808c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008094:	4911      	ldr	r1, [pc, #68]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008096:	4313      	orrs	r3, r2
 8008098:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080a4:	d101      	bne.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80080a6:	2301      	movs	r3, #1
 80080a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80080aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d005      	beq.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x310>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080b8:	f040 80ff 	bne.w	80082ba <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80080bc:	4b09      	ldr	r3, [pc, #36]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80080be:	2200      	movs	r2, #0
 80080c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80080c2:	f7fe fd29 	bl	8006b18 <HAL_GetTick>
 80080c6:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80080c8:	e00e      	b.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80080ca:	f7fe fd25 	bl	8006b18 <HAL_GetTick>
 80080ce:	4602      	mov	r2, r0
 80080d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d2:	1ad3      	subs	r3, r2, r3
 80080d4:	2b02      	cmp	r3, #2
 80080d6:	d907      	bls.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80080d8:	2303      	movs	r3, #3
 80080da:	e188      	b.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x642>
 80080dc:	40023800 	.word	0x40023800
 80080e0:	424711e0 	.word	0x424711e0
 80080e4:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80080e8:	4b7e      	ldr	r3, [pc, #504]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d1ea      	bne.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f003 0301 	and.w	r3, r3, #1
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d003      	beq.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008104:	2b00      	cmp	r3, #0
 8008106:	d009      	beq.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8008110:	2b00      	cmp	r3, #0
 8008112:	d028      	beq.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008118:	2b00      	cmp	r3, #0
 800811a:	d124      	bne.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800811c:	4b71      	ldr	r3, [pc, #452]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800811e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008122:	0c1b      	lsrs	r3, r3, #16
 8008124:	f003 0303 	and.w	r3, r3, #3
 8008128:	3301      	adds	r3, #1
 800812a:	005b      	lsls	r3, r3, #1
 800812c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800812e:	4b6d      	ldr	r3, [pc, #436]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008130:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008134:	0e1b      	lsrs	r3, r3, #24
 8008136:	f003 030f 	and.w	r3, r3, #15
 800813a:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	685a      	ldr	r2, [r3, #4]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	019b      	lsls	r3, r3, #6
 8008146:	431a      	orrs	r2, r3
 8008148:	69fb      	ldr	r3, [r7, #28]
 800814a:	085b      	lsrs	r3, r3, #1
 800814c:	3b01      	subs	r3, #1
 800814e:	041b      	lsls	r3, r3, #16
 8008150:	431a      	orrs	r2, r3
 8008152:	69bb      	ldr	r3, [r7, #24]
 8008154:	061b      	lsls	r3, r3, #24
 8008156:	431a      	orrs	r2, r3
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	695b      	ldr	r3, [r3, #20]
 800815c:	071b      	lsls	r3, r3, #28
 800815e:	4961      	ldr	r1, [pc, #388]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008160:	4313      	orrs	r3, r2
 8008162:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f003 0304 	and.w	r3, r3, #4
 800816e:	2b00      	cmp	r3, #0
 8008170:	d004      	beq.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008176:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800817a:	d00a      	beq.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008184:	2b00      	cmp	r3, #0
 8008186:	d035      	beq.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800818c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008190:	d130      	bne.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8008192:	4b54      	ldr	r3, [pc, #336]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008194:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008198:	0c1b      	lsrs	r3, r3, #16
 800819a:	f003 0303 	and.w	r3, r3, #3
 800819e:	3301      	adds	r3, #1
 80081a0:	005b      	lsls	r3, r3, #1
 80081a2:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80081a4:	4b4f      	ldr	r3, [pc, #316]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80081a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80081aa:	0f1b      	lsrs	r3, r3, #28
 80081ac:	f003 0307 	and.w	r3, r3, #7
 80081b0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	685a      	ldr	r2, [r3, #4]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	689b      	ldr	r3, [r3, #8]
 80081ba:	019b      	lsls	r3, r3, #6
 80081bc:	431a      	orrs	r2, r3
 80081be:	69fb      	ldr	r3, [r7, #28]
 80081c0:	085b      	lsrs	r3, r3, #1
 80081c2:	3b01      	subs	r3, #1
 80081c4:	041b      	lsls	r3, r3, #16
 80081c6:	431a      	orrs	r2, r3
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	691b      	ldr	r3, [r3, #16]
 80081cc:	061b      	lsls	r3, r3, #24
 80081ce:	431a      	orrs	r2, r3
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	071b      	lsls	r3, r3, #28
 80081d4:	4943      	ldr	r1, [pc, #268]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80081d6:	4313      	orrs	r3, r2
 80081d8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80081dc:	4b41      	ldr	r3, [pc, #260]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80081de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081e2:	f023 021f 	bic.w	r2, r3, #31
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ea:	3b01      	subs	r3, #1
 80081ec:	493d      	ldr	r1, [pc, #244]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80081ee:	4313      	orrs	r3, r2
 80081f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d029      	beq.n	8008254 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008204:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008208:	d124      	bne.n	8008254 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800820a:	4b36      	ldr	r3, [pc, #216]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800820c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008210:	0c1b      	lsrs	r3, r3, #16
 8008212:	f003 0303 	and.w	r3, r3, #3
 8008216:	3301      	adds	r3, #1
 8008218:	005b      	lsls	r3, r3, #1
 800821a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800821c:	4b31      	ldr	r3, [pc, #196]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800821e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008222:	0f1b      	lsrs	r3, r3, #28
 8008224:	f003 0307 	and.w	r3, r3, #7
 8008228:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	685a      	ldr	r2, [r3, #4]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	019b      	lsls	r3, r3, #6
 8008234:	431a      	orrs	r2, r3
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	68db      	ldr	r3, [r3, #12]
 800823a:	085b      	lsrs	r3, r3, #1
 800823c:	3b01      	subs	r3, #1
 800823e:	041b      	lsls	r3, r3, #16
 8008240:	431a      	orrs	r2, r3
 8008242:	69bb      	ldr	r3, [r7, #24]
 8008244:	061b      	lsls	r3, r3, #24
 8008246:	431a      	orrs	r2, r3
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	071b      	lsls	r3, r3, #28
 800824c:	4925      	ldr	r1, [pc, #148]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800824e:	4313      	orrs	r3, r2
 8008250:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800825c:	2b00      	cmp	r3, #0
 800825e:	d016      	beq.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	685a      	ldr	r2, [r3, #4]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	689b      	ldr	r3, [r3, #8]
 8008268:	019b      	lsls	r3, r3, #6
 800826a:	431a      	orrs	r2, r3
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	68db      	ldr	r3, [r3, #12]
 8008270:	085b      	lsrs	r3, r3, #1
 8008272:	3b01      	subs	r3, #1
 8008274:	041b      	lsls	r3, r3, #16
 8008276:	431a      	orrs	r2, r3
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	061b      	lsls	r3, r3, #24
 800827e:	431a      	orrs	r2, r3
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	695b      	ldr	r3, [r3, #20]
 8008284:	071b      	lsls	r3, r3, #28
 8008286:	4917      	ldr	r1, [pc, #92]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008288:	4313      	orrs	r3, r2
 800828a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800828e:	4b16      	ldr	r3, [pc, #88]	@ (80082e8 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8008290:	2201      	movs	r2, #1
 8008292:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008294:	f7fe fc40 	bl	8006b18 <HAL_GetTick>
 8008298:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800829a:	e008      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800829c:	f7fe fc3c 	bl	8006b18 <HAL_GetTick>
 80082a0:	4602      	mov	r2, r0
 80082a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a4:	1ad3      	subs	r3, r2, r3
 80082a6:	2b02      	cmp	r3, #2
 80082a8:	d901      	bls.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082aa:	2303      	movs	r3, #3
 80082ac:	e09f      	b.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80082ae:	4b0d      	ldr	r3, [pc, #52]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d0f0      	beq.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 80082ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082bc:	2b01      	cmp	r3, #1
 80082be:	f040 8095 	bne.w	80083ec <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80082c2:	4b0a      	ldr	r3, [pc, #40]	@ (80082ec <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80082c4:	2200      	movs	r2, #0
 80082c6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80082c8:	f7fe fc26 	bl	8006b18 <HAL_GetTick>
 80082cc:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80082ce:	e00f      	b.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80082d0:	f7fe fc22 	bl	8006b18 <HAL_GetTick>
 80082d4:	4602      	mov	r2, r0
 80082d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d8:	1ad3      	subs	r3, r2, r3
 80082da:	2b02      	cmp	r3, #2
 80082dc:	d908      	bls.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e085      	b.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x642>
 80082e2:	bf00      	nop
 80082e4:	40023800 	.word	0x40023800
 80082e8:	42470068 	.word	0x42470068
 80082ec:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80082f0:	4b41      	ldr	r3, [pc, #260]	@ (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082fc:	d0e8      	beq.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 0304 	and.w	r3, r3, #4
 8008306:	2b00      	cmp	r3, #0
 8008308:	d003      	beq.n	8008312 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800830e:	2b00      	cmp	r3, #0
 8008310:	d009      	beq.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800831a:	2b00      	cmp	r3, #0
 800831c:	d02b      	beq.n	8008376 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008322:	2b00      	cmp	r3, #0
 8008324:	d127      	bne.n	8008376 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8008326:	4b34      	ldr	r3, [pc, #208]	@ (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800832c:	0c1b      	lsrs	r3, r3, #16
 800832e:	f003 0303 	and.w	r3, r3, #3
 8008332:	3301      	adds	r3, #1
 8008334:	005b      	lsls	r3, r3, #1
 8008336:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	699a      	ldr	r2, [r3, #24]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	69db      	ldr	r3, [r3, #28]
 8008340:	019b      	lsls	r3, r3, #6
 8008342:	431a      	orrs	r2, r3
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	085b      	lsrs	r3, r3, #1
 8008348:	3b01      	subs	r3, #1
 800834a:	041b      	lsls	r3, r3, #16
 800834c:	431a      	orrs	r2, r3
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008352:	061b      	lsls	r3, r3, #24
 8008354:	4928      	ldr	r1, [pc, #160]	@ (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008356:	4313      	orrs	r3, r2
 8008358:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800835c:	4b26      	ldr	r3, [pc, #152]	@ (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800835e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008362:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800836a:	3b01      	subs	r3, #1
 800836c:	021b      	lsls	r3, r3, #8
 800836e:	4922      	ldr	r1, [pc, #136]	@ (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008370:	4313      	orrs	r3, r2
 8008372:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800837e:	2b00      	cmp	r3, #0
 8008380:	d01d      	beq.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008386:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800838a:	d118      	bne.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800838c:	4b1a      	ldr	r3, [pc, #104]	@ (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800838e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008392:	0e1b      	lsrs	r3, r3, #24
 8008394:	f003 030f 	and.w	r3, r3, #15
 8008398:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	699a      	ldr	r2, [r3, #24]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	69db      	ldr	r3, [r3, #28]
 80083a2:	019b      	lsls	r3, r3, #6
 80083a4:	431a      	orrs	r2, r3
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6a1b      	ldr	r3, [r3, #32]
 80083aa:	085b      	lsrs	r3, r3, #1
 80083ac:	3b01      	subs	r3, #1
 80083ae:	041b      	lsls	r3, r3, #16
 80083b0:	431a      	orrs	r2, r3
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	061b      	lsls	r3, r3, #24
 80083b6:	4910      	ldr	r1, [pc, #64]	@ (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80083b8:	4313      	orrs	r3, r2
 80083ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80083be:	4b0f      	ldr	r3, [pc, #60]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80083c0:	2201      	movs	r2, #1
 80083c2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80083c4:	f7fe fba8 	bl	8006b18 <HAL_GetTick>
 80083c8:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80083ca:	e008      	b.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80083cc:	f7fe fba4 	bl	8006b18 <HAL_GetTick>
 80083d0:	4602      	mov	r2, r0
 80083d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d4:	1ad3      	subs	r3, r2, r3
 80083d6:	2b02      	cmp	r3, #2
 80083d8:	d901      	bls.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80083da:	2303      	movs	r3, #3
 80083dc:	e007      	b.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80083de:	4b06      	ldr	r3, [pc, #24]	@ (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80083e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083ea:	d1ef      	bne.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80083ec:	2300      	movs	r3, #0
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3730      	adds	r7, #48	@ 0x30
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}
 80083f6:	bf00      	nop
 80083f8:	40023800 	.word	0x40023800
 80083fc:	42470070 	.word	0x42470070

08008400 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008400:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008404:	b0ae      	sub	sp, #184	@ 0xb8
 8008406:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008408:	2300      	movs	r3, #0
 800840a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800840e:	2300      	movs	r3, #0
 8008410:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8008414:	2300      	movs	r3, #0
 8008416:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800841a:	2300      	movs	r3, #0
 800841c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8008420:	2300      	movs	r3, #0
 8008422:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008426:	4bcb      	ldr	r3, [pc, #812]	@ (8008754 <HAL_RCC_GetSysClockFreq+0x354>)
 8008428:	689b      	ldr	r3, [r3, #8]
 800842a:	f003 030c 	and.w	r3, r3, #12
 800842e:	2b0c      	cmp	r3, #12
 8008430:	f200 8206 	bhi.w	8008840 <HAL_RCC_GetSysClockFreq+0x440>
 8008434:	a201      	add	r2, pc, #4	@ (adr r2, 800843c <HAL_RCC_GetSysClockFreq+0x3c>)
 8008436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800843a:	bf00      	nop
 800843c:	08008471 	.word	0x08008471
 8008440:	08008841 	.word	0x08008841
 8008444:	08008841 	.word	0x08008841
 8008448:	08008841 	.word	0x08008841
 800844c:	08008479 	.word	0x08008479
 8008450:	08008841 	.word	0x08008841
 8008454:	08008841 	.word	0x08008841
 8008458:	08008841 	.word	0x08008841
 800845c:	08008481 	.word	0x08008481
 8008460:	08008841 	.word	0x08008841
 8008464:	08008841 	.word	0x08008841
 8008468:	08008841 	.word	0x08008841
 800846c:	08008671 	.word	0x08008671
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008470:	4bb9      	ldr	r3, [pc, #740]	@ (8008758 <HAL_RCC_GetSysClockFreq+0x358>)
 8008472:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008476:	e1e7      	b.n	8008848 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008478:	4bb8      	ldr	r3, [pc, #736]	@ (800875c <HAL_RCC_GetSysClockFreq+0x35c>)
 800847a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800847e:	e1e3      	b.n	8008848 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008480:	4bb4      	ldr	r3, [pc, #720]	@ (8008754 <HAL_RCC_GetSysClockFreq+0x354>)
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008488:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800848c:	4bb1      	ldr	r3, [pc, #708]	@ (8008754 <HAL_RCC_GetSysClockFreq+0x354>)
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008494:	2b00      	cmp	r3, #0
 8008496:	d071      	beq.n	800857c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008498:	4bae      	ldr	r3, [pc, #696]	@ (8008754 <HAL_RCC_GetSysClockFreq+0x354>)
 800849a:	685b      	ldr	r3, [r3, #4]
 800849c:	099b      	lsrs	r3, r3, #6
 800849e:	2200      	movs	r2, #0
 80084a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80084a4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80084a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80084ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80084b4:	2300      	movs	r3, #0
 80084b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80084ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80084be:	4622      	mov	r2, r4
 80084c0:	462b      	mov	r3, r5
 80084c2:	f04f 0000 	mov.w	r0, #0
 80084c6:	f04f 0100 	mov.w	r1, #0
 80084ca:	0159      	lsls	r1, r3, #5
 80084cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80084d0:	0150      	lsls	r0, r2, #5
 80084d2:	4602      	mov	r2, r0
 80084d4:	460b      	mov	r3, r1
 80084d6:	4621      	mov	r1, r4
 80084d8:	1a51      	subs	r1, r2, r1
 80084da:	6439      	str	r1, [r7, #64]	@ 0x40
 80084dc:	4629      	mov	r1, r5
 80084de:	eb63 0301 	sbc.w	r3, r3, r1
 80084e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80084e4:	f04f 0200 	mov.w	r2, #0
 80084e8:	f04f 0300 	mov.w	r3, #0
 80084ec:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80084f0:	4649      	mov	r1, r9
 80084f2:	018b      	lsls	r3, r1, #6
 80084f4:	4641      	mov	r1, r8
 80084f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80084fa:	4641      	mov	r1, r8
 80084fc:	018a      	lsls	r2, r1, #6
 80084fe:	4641      	mov	r1, r8
 8008500:	1a51      	subs	r1, r2, r1
 8008502:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008504:	4649      	mov	r1, r9
 8008506:	eb63 0301 	sbc.w	r3, r3, r1
 800850a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800850c:	f04f 0200 	mov.w	r2, #0
 8008510:	f04f 0300 	mov.w	r3, #0
 8008514:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8008518:	4649      	mov	r1, r9
 800851a:	00cb      	lsls	r3, r1, #3
 800851c:	4641      	mov	r1, r8
 800851e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008522:	4641      	mov	r1, r8
 8008524:	00ca      	lsls	r2, r1, #3
 8008526:	4610      	mov	r0, r2
 8008528:	4619      	mov	r1, r3
 800852a:	4603      	mov	r3, r0
 800852c:	4622      	mov	r2, r4
 800852e:	189b      	adds	r3, r3, r2
 8008530:	633b      	str	r3, [r7, #48]	@ 0x30
 8008532:	462b      	mov	r3, r5
 8008534:	460a      	mov	r2, r1
 8008536:	eb42 0303 	adc.w	r3, r2, r3
 800853a:	637b      	str	r3, [r7, #52]	@ 0x34
 800853c:	f04f 0200 	mov.w	r2, #0
 8008540:	f04f 0300 	mov.w	r3, #0
 8008544:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008548:	4629      	mov	r1, r5
 800854a:	024b      	lsls	r3, r1, #9
 800854c:	4621      	mov	r1, r4
 800854e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008552:	4621      	mov	r1, r4
 8008554:	024a      	lsls	r2, r1, #9
 8008556:	4610      	mov	r0, r2
 8008558:	4619      	mov	r1, r3
 800855a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800855e:	2200      	movs	r2, #0
 8008560:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008564:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008568:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800856c:	f7f8 fb8c 	bl	8000c88 <__aeabi_uldivmod>
 8008570:	4602      	mov	r2, r0
 8008572:	460b      	mov	r3, r1
 8008574:	4613      	mov	r3, r2
 8008576:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800857a:	e067      	b.n	800864c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800857c:	4b75      	ldr	r3, [pc, #468]	@ (8008754 <HAL_RCC_GetSysClockFreq+0x354>)
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	099b      	lsrs	r3, r3, #6
 8008582:	2200      	movs	r2, #0
 8008584:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008588:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800858c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008590:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008594:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008596:	2300      	movs	r3, #0
 8008598:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800859a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800859e:	4622      	mov	r2, r4
 80085a0:	462b      	mov	r3, r5
 80085a2:	f04f 0000 	mov.w	r0, #0
 80085a6:	f04f 0100 	mov.w	r1, #0
 80085aa:	0159      	lsls	r1, r3, #5
 80085ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80085b0:	0150      	lsls	r0, r2, #5
 80085b2:	4602      	mov	r2, r0
 80085b4:	460b      	mov	r3, r1
 80085b6:	4621      	mov	r1, r4
 80085b8:	1a51      	subs	r1, r2, r1
 80085ba:	62b9      	str	r1, [r7, #40]	@ 0x28
 80085bc:	4629      	mov	r1, r5
 80085be:	eb63 0301 	sbc.w	r3, r3, r1
 80085c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085c4:	f04f 0200 	mov.w	r2, #0
 80085c8:	f04f 0300 	mov.w	r3, #0
 80085cc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80085d0:	4649      	mov	r1, r9
 80085d2:	018b      	lsls	r3, r1, #6
 80085d4:	4641      	mov	r1, r8
 80085d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80085da:	4641      	mov	r1, r8
 80085dc:	018a      	lsls	r2, r1, #6
 80085de:	4641      	mov	r1, r8
 80085e0:	ebb2 0a01 	subs.w	sl, r2, r1
 80085e4:	4649      	mov	r1, r9
 80085e6:	eb63 0b01 	sbc.w	fp, r3, r1
 80085ea:	f04f 0200 	mov.w	r2, #0
 80085ee:	f04f 0300 	mov.w	r3, #0
 80085f2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80085f6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80085fa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80085fe:	4692      	mov	sl, r2
 8008600:	469b      	mov	fp, r3
 8008602:	4623      	mov	r3, r4
 8008604:	eb1a 0303 	adds.w	r3, sl, r3
 8008608:	623b      	str	r3, [r7, #32]
 800860a:	462b      	mov	r3, r5
 800860c:	eb4b 0303 	adc.w	r3, fp, r3
 8008610:	627b      	str	r3, [r7, #36]	@ 0x24
 8008612:	f04f 0200 	mov.w	r2, #0
 8008616:	f04f 0300 	mov.w	r3, #0
 800861a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800861e:	4629      	mov	r1, r5
 8008620:	028b      	lsls	r3, r1, #10
 8008622:	4621      	mov	r1, r4
 8008624:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008628:	4621      	mov	r1, r4
 800862a:	028a      	lsls	r2, r1, #10
 800862c:	4610      	mov	r0, r2
 800862e:	4619      	mov	r1, r3
 8008630:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008634:	2200      	movs	r2, #0
 8008636:	673b      	str	r3, [r7, #112]	@ 0x70
 8008638:	677a      	str	r2, [r7, #116]	@ 0x74
 800863a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800863e:	f7f8 fb23 	bl	8000c88 <__aeabi_uldivmod>
 8008642:	4602      	mov	r2, r0
 8008644:	460b      	mov	r3, r1
 8008646:	4613      	mov	r3, r2
 8008648:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800864c:	4b41      	ldr	r3, [pc, #260]	@ (8008754 <HAL_RCC_GetSysClockFreq+0x354>)
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	0c1b      	lsrs	r3, r3, #16
 8008652:	f003 0303 	and.w	r3, r3, #3
 8008656:	3301      	adds	r3, #1
 8008658:	005b      	lsls	r3, r3, #1
 800865a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800865e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008662:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008666:	fbb2 f3f3 	udiv	r3, r2, r3
 800866a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800866e:	e0eb      	b.n	8008848 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008670:	4b38      	ldr	r3, [pc, #224]	@ (8008754 <HAL_RCC_GetSysClockFreq+0x354>)
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008678:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800867c:	4b35      	ldr	r3, [pc, #212]	@ (8008754 <HAL_RCC_GetSysClockFreq+0x354>)
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008684:	2b00      	cmp	r3, #0
 8008686:	d06b      	beq.n	8008760 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008688:	4b32      	ldr	r3, [pc, #200]	@ (8008754 <HAL_RCC_GetSysClockFreq+0x354>)
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	099b      	lsrs	r3, r3, #6
 800868e:	2200      	movs	r2, #0
 8008690:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008692:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008694:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800869a:	663b      	str	r3, [r7, #96]	@ 0x60
 800869c:	2300      	movs	r3, #0
 800869e:	667b      	str	r3, [r7, #100]	@ 0x64
 80086a0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80086a4:	4622      	mov	r2, r4
 80086a6:	462b      	mov	r3, r5
 80086a8:	f04f 0000 	mov.w	r0, #0
 80086ac:	f04f 0100 	mov.w	r1, #0
 80086b0:	0159      	lsls	r1, r3, #5
 80086b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80086b6:	0150      	lsls	r0, r2, #5
 80086b8:	4602      	mov	r2, r0
 80086ba:	460b      	mov	r3, r1
 80086bc:	4621      	mov	r1, r4
 80086be:	1a51      	subs	r1, r2, r1
 80086c0:	61b9      	str	r1, [r7, #24]
 80086c2:	4629      	mov	r1, r5
 80086c4:	eb63 0301 	sbc.w	r3, r3, r1
 80086c8:	61fb      	str	r3, [r7, #28]
 80086ca:	f04f 0200 	mov.w	r2, #0
 80086ce:	f04f 0300 	mov.w	r3, #0
 80086d2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80086d6:	4659      	mov	r1, fp
 80086d8:	018b      	lsls	r3, r1, #6
 80086da:	4651      	mov	r1, sl
 80086dc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80086e0:	4651      	mov	r1, sl
 80086e2:	018a      	lsls	r2, r1, #6
 80086e4:	4651      	mov	r1, sl
 80086e6:	ebb2 0801 	subs.w	r8, r2, r1
 80086ea:	4659      	mov	r1, fp
 80086ec:	eb63 0901 	sbc.w	r9, r3, r1
 80086f0:	f04f 0200 	mov.w	r2, #0
 80086f4:	f04f 0300 	mov.w	r3, #0
 80086f8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80086fc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008700:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008704:	4690      	mov	r8, r2
 8008706:	4699      	mov	r9, r3
 8008708:	4623      	mov	r3, r4
 800870a:	eb18 0303 	adds.w	r3, r8, r3
 800870e:	613b      	str	r3, [r7, #16]
 8008710:	462b      	mov	r3, r5
 8008712:	eb49 0303 	adc.w	r3, r9, r3
 8008716:	617b      	str	r3, [r7, #20]
 8008718:	f04f 0200 	mov.w	r2, #0
 800871c:	f04f 0300 	mov.w	r3, #0
 8008720:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008724:	4629      	mov	r1, r5
 8008726:	024b      	lsls	r3, r1, #9
 8008728:	4621      	mov	r1, r4
 800872a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800872e:	4621      	mov	r1, r4
 8008730:	024a      	lsls	r2, r1, #9
 8008732:	4610      	mov	r0, r2
 8008734:	4619      	mov	r1, r3
 8008736:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800873a:	2200      	movs	r2, #0
 800873c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800873e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8008740:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008744:	f7f8 faa0 	bl	8000c88 <__aeabi_uldivmod>
 8008748:	4602      	mov	r2, r0
 800874a:	460b      	mov	r3, r1
 800874c:	4613      	mov	r3, r2
 800874e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008752:	e065      	b.n	8008820 <HAL_RCC_GetSysClockFreq+0x420>
 8008754:	40023800 	.word	0x40023800
 8008758:	00f42400 	.word	0x00f42400
 800875c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008760:	4b3d      	ldr	r3, [pc, #244]	@ (8008858 <HAL_RCC_GetSysClockFreq+0x458>)
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	099b      	lsrs	r3, r3, #6
 8008766:	2200      	movs	r2, #0
 8008768:	4618      	mov	r0, r3
 800876a:	4611      	mov	r1, r2
 800876c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008770:	653b      	str	r3, [r7, #80]	@ 0x50
 8008772:	2300      	movs	r3, #0
 8008774:	657b      	str	r3, [r7, #84]	@ 0x54
 8008776:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800877a:	4642      	mov	r2, r8
 800877c:	464b      	mov	r3, r9
 800877e:	f04f 0000 	mov.w	r0, #0
 8008782:	f04f 0100 	mov.w	r1, #0
 8008786:	0159      	lsls	r1, r3, #5
 8008788:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800878c:	0150      	lsls	r0, r2, #5
 800878e:	4602      	mov	r2, r0
 8008790:	460b      	mov	r3, r1
 8008792:	4641      	mov	r1, r8
 8008794:	1a51      	subs	r1, r2, r1
 8008796:	60b9      	str	r1, [r7, #8]
 8008798:	4649      	mov	r1, r9
 800879a:	eb63 0301 	sbc.w	r3, r3, r1
 800879e:	60fb      	str	r3, [r7, #12]
 80087a0:	f04f 0200 	mov.w	r2, #0
 80087a4:	f04f 0300 	mov.w	r3, #0
 80087a8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80087ac:	4659      	mov	r1, fp
 80087ae:	018b      	lsls	r3, r1, #6
 80087b0:	4651      	mov	r1, sl
 80087b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80087b6:	4651      	mov	r1, sl
 80087b8:	018a      	lsls	r2, r1, #6
 80087ba:	4651      	mov	r1, sl
 80087bc:	1a54      	subs	r4, r2, r1
 80087be:	4659      	mov	r1, fp
 80087c0:	eb63 0501 	sbc.w	r5, r3, r1
 80087c4:	f04f 0200 	mov.w	r2, #0
 80087c8:	f04f 0300 	mov.w	r3, #0
 80087cc:	00eb      	lsls	r3, r5, #3
 80087ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80087d2:	00e2      	lsls	r2, r4, #3
 80087d4:	4614      	mov	r4, r2
 80087d6:	461d      	mov	r5, r3
 80087d8:	4643      	mov	r3, r8
 80087da:	18e3      	adds	r3, r4, r3
 80087dc:	603b      	str	r3, [r7, #0]
 80087de:	464b      	mov	r3, r9
 80087e0:	eb45 0303 	adc.w	r3, r5, r3
 80087e4:	607b      	str	r3, [r7, #4]
 80087e6:	f04f 0200 	mov.w	r2, #0
 80087ea:	f04f 0300 	mov.w	r3, #0
 80087ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80087f2:	4629      	mov	r1, r5
 80087f4:	028b      	lsls	r3, r1, #10
 80087f6:	4621      	mov	r1, r4
 80087f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80087fc:	4621      	mov	r1, r4
 80087fe:	028a      	lsls	r2, r1, #10
 8008800:	4610      	mov	r0, r2
 8008802:	4619      	mov	r1, r3
 8008804:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008808:	2200      	movs	r2, #0
 800880a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800880c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800880e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008812:	f7f8 fa39 	bl	8000c88 <__aeabi_uldivmod>
 8008816:	4602      	mov	r2, r0
 8008818:	460b      	mov	r3, r1
 800881a:	4613      	mov	r3, r2
 800881c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008820:	4b0d      	ldr	r3, [pc, #52]	@ (8008858 <HAL_RCC_GetSysClockFreq+0x458>)
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	0f1b      	lsrs	r3, r3, #28
 8008826:	f003 0307 	and.w	r3, r3, #7
 800882a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800882e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008832:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008836:	fbb2 f3f3 	udiv	r3, r2, r3
 800883a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800883e:	e003      	b.n	8008848 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008840:	4b06      	ldr	r3, [pc, #24]	@ (800885c <HAL_RCC_GetSysClockFreq+0x45c>)
 8008842:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008846:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008848:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800884c:	4618      	mov	r0, r3
 800884e:	37b8      	adds	r7, #184	@ 0xb8
 8008850:	46bd      	mov	sp, r7
 8008852:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008856:	bf00      	nop
 8008858:	40023800 	.word	0x40023800
 800885c:	00f42400 	.word	0x00f42400

08008860 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b086      	sub	sp, #24
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d101      	bne.n	8008872 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800886e:	2301      	movs	r3, #1
 8008870:	e28d      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f003 0301 	and.w	r3, r3, #1
 800887a:	2b00      	cmp	r3, #0
 800887c:	f000 8083 	beq.w	8008986 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008880:	4b94      	ldr	r3, [pc, #592]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	f003 030c 	and.w	r3, r3, #12
 8008888:	2b04      	cmp	r3, #4
 800888a:	d019      	beq.n	80088c0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800888c:	4b91      	ldr	r3, [pc, #580]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 800888e:	689b      	ldr	r3, [r3, #8]
 8008890:	f003 030c 	and.w	r3, r3, #12
        || \
 8008894:	2b08      	cmp	r3, #8
 8008896:	d106      	bne.n	80088a6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008898:	4b8e      	ldr	r3, [pc, #568]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80088a4:	d00c      	beq.n	80088c0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80088a6:	4b8b      	ldr	r3, [pc, #556]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80088ae:	2b0c      	cmp	r3, #12
 80088b0:	d112      	bne.n	80088d8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80088b2:	4b88      	ldr	r3, [pc, #544]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80088be:	d10b      	bne.n	80088d8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088c0:	4b84      	ldr	r3, [pc, #528]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d05b      	beq.n	8008984 <HAL_RCC_OscConfig+0x124>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d157      	bne.n	8008984 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80088d4:	2301      	movs	r3, #1
 80088d6:	e25a      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088e0:	d106      	bne.n	80088f0 <HAL_RCC_OscConfig+0x90>
 80088e2:	4b7c      	ldr	r3, [pc, #496]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a7b      	ldr	r2, [pc, #492]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80088e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088ec:	6013      	str	r3, [r2, #0]
 80088ee:	e01d      	b.n	800892c <HAL_RCC_OscConfig+0xcc>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80088f8:	d10c      	bne.n	8008914 <HAL_RCC_OscConfig+0xb4>
 80088fa:	4b76      	ldr	r3, [pc, #472]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a75      	ldr	r2, [pc, #468]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008900:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008904:	6013      	str	r3, [r2, #0]
 8008906:	4b73      	ldr	r3, [pc, #460]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a72      	ldr	r2, [pc, #456]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 800890c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008910:	6013      	str	r3, [r2, #0]
 8008912:	e00b      	b.n	800892c <HAL_RCC_OscConfig+0xcc>
 8008914:	4b6f      	ldr	r3, [pc, #444]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a6e      	ldr	r2, [pc, #440]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 800891a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800891e:	6013      	str	r3, [r2, #0]
 8008920:	4b6c      	ldr	r3, [pc, #432]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	4a6b      	ldr	r2, [pc, #428]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008926:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800892a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d013      	beq.n	800895c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008934:	f7fe f8f0 	bl	8006b18 <HAL_GetTick>
 8008938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800893a:	e008      	b.n	800894e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800893c:	f7fe f8ec 	bl	8006b18 <HAL_GetTick>
 8008940:	4602      	mov	r2, r0
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	1ad3      	subs	r3, r2, r3
 8008946:	2b64      	cmp	r3, #100	@ 0x64
 8008948:	d901      	bls.n	800894e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800894a:	2303      	movs	r3, #3
 800894c:	e21f      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800894e:	4b61      	ldr	r3, [pc, #388]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008956:	2b00      	cmp	r3, #0
 8008958:	d0f0      	beq.n	800893c <HAL_RCC_OscConfig+0xdc>
 800895a:	e014      	b.n	8008986 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800895c:	f7fe f8dc 	bl	8006b18 <HAL_GetTick>
 8008960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008962:	e008      	b.n	8008976 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008964:	f7fe f8d8 	bl	8006b18 <HAL_GetTick>
 8008968:	4602      	mov	r2, r0
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	1ad3      	subs	r3, r2, r3
 800896e:	2b64      	cmp	r3, #100	@ 0x64
 8008970:	d901      	bls.n	8008976 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8008972:	2303      	movs	r3, #3
 8008974:	e20b      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008976:	4b57      	ldr	r3, [pc, #348]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800897e:	2b00      	cmp	r3, #0
 8008980:	d1f0      	bne.n	8008964 <HAL_RCC_OscConfig+0x104>
 8008982:	e000      	b.n	8008986 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f003 0302 	and.w	r3, r3, #2
 800898e:	2b00      	cmp	r3, #0
 8008990:	d06f      	beq.n	8008a72 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008992:	4b50      	ldr	r3, [pc, #320]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	f003 030c 	and.w	r3, r3, #12
 800899a:	2b00      	cmp	r3, #0
 800899c:	d017      	beq.n	80089ce <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800899e:	4b4d      	ldr	r3, [pc, #308]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	f003 030c 	and.w	r3, r3, #12
        || \
 80089a6:	2b08      	cmp	r3, #8
 80089a8:	d105      	bne.n	80089b6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80089aa:	4b4a      	ldr	r3, [pc, #296]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d00b      	beq.n	80089ce <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80089b6:	4b47      	ldr	r3, [pc, #284]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80089b8:	689b      	ldr	r3, [r3, #8]
 80089ba:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80089be:	2b0c      	cmp	r3, #12
 80089c0:	d11c      	bne.n	80089fc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80089c2:	4b44      	ldr	r3, [pc, #272]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d116      	bne.n	80089fc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80089ce:	4b41      	ldr	r3, [pc, #260]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f003 0302 	and.w	r3, r3, #2
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d005      	beq.n	80089e6 <HAL_RCC_OscConfig+0x186>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	68db      	ldr	r3, [r3, #12]
 80089de:	2b01      	cmp	r3, #1
 80089e0:	d001      	beq.n	80089e6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80089e2:	2301      	movs	r3, #1
 80089e4:	e1d3      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089e6:	4b3b      	ldr	r3, [pc, #236]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	691b      	ldr	r3, [r3, #16]
 80089f2:	00db      	lsls	r3, r3, #3
 80089f4:	4937      	ldr	r1, [pc, #220]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 80089f6:	4313      	orrs	r3, r2
 80089f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80089fa:	e03a      	b.n	8008a72 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	68db      	ldr	r3, [r3, #12]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d020      	beq.n	8008a46 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008a04:	4b34      	ldr	r3, [pc, #208]	@ (8008ad8 <HAL_RCC_OscConfig+0x278>)
 8008a06:	2201      	movs	r2, #1
 8008a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a0a:	f7fe f885 	bl	8006b18 <HAL_GetTick>
 8008a0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a10:	e008      	b.n	8008a24 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a12:	f7fe f881 	bl	8006b18 <HAL_GetTick>
 8008a16:	4602      	mov	r2, r0
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	1ad3      	subs	r3, r2, r3
 8008a1c:	2b02      	cmp	r3, #2
 8008a1e:	d901      	bls.n	8008a24 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008a20:	2303      	movs	r3, #3
 8008a22:	e1b4      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a24:	4b2b      	ldr	r3, [pc, #172]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f003 0302 	and.w	r3, r3, #2
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d0f0      	beq.n	8008a12 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a30:	4b28      	ldr	r3, [pc, #160]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	691b      	ldr	r3, [r3, #16]
 8008a3c:	00db      	lsls	r3, r3, #3
 8008a3e:	4925      	ldr	r1, [pc, #148]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008a40:	4313      	orrs	r3, r2
 8008a42:	600b      	str	r3, [r1, #0]
 8008a44:	e015      	b.n	8008a72 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008a46:	4b24      	ldr	r3, [pc, #144]	@ (8008ad8 <HAL_RCC_OscConfig+0x278>)
 8008a48:	2200      	movs	r2, #0
 8008a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a4c:	f7fe f864 	bl	8006b18 <HAL_GetTick>
 8008a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a52:	e008      	b.n	8008a66 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a54:	f7fe f860 	bl	8006b18 <HAL_GetTick>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	1ad3      	subs	r3, r2, r3
 8008a5e:	2b02      	cmp	r3, #2
 8008a60:	d901      	bls.n	8008a66 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008a62:	2303      	movs	r3, #3
 8008a64:	e193      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a66:	4b1b      	ldr	r3, [pc, #108]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f003 0302 	and.w	r3, r3, #2
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d1f0      	bne.n	8008a54 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f003 0308 	and.w	r3, r3, #8
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d036      	beq.n	8008aec <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	695b      	ldr	r3, [r3, #20]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d016      	beq.n	8008ab4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008a86:	4b15      	ldr	r3, [pc, #84]	@ (8008adc <HAL_RCC_OscConfig+0x27c>)
 8008a88:	2201      	movs	r2, #1
 8008a8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a8c:	f7fe f844 	bl	8006b18 <HAL_GetTick>
 8008a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008a92:	e008      	b.n	8008aa6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a94:	f7fe f840 	bl	8006b18 <HAL_GetTick>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	1ad3      	subs	r3, r2, r3
 8008a9e:	2b02      	cmp	r3, #2
 8008aa0:	d901      	bls.n	8008aa6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8008aa2:	2303      	movs	r3, #3
 8008aa4:	e173      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8008ad4 <HAL_RCC_OscConfig+0x274>)
 8008aa8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008aaa:	f003 0302 	and.w	r3, r3, #2
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d0f0      	beq.n	8008a94 <HAL_RCC_OscConfig+0x234>
 8008ab2:	e01b      	b.n	8008aec <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ab4:	4b09      	ldr	r3, [pc, #36]	@ (8008adc <HAL_RCC_OscConfig+0x27c>)
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008aba:	f7fe f82d 	bl	8006b18 <HAL_GetTick>
 8008abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008ac0:	e00e      	b.n	8008ae0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ac2:	f7fe f829 	bl	8006b18 <HAL_GetTick>
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	1ad3      	subs	r3, r2, r3
 8008acc:	2b02      	cmp	r3, #2
 8008ace:	d907      	bls.n	8008ae0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008ad0:	2303      	movs	r3, #3
 8008ad2:	e15c      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
 8008ad4:	40023800 	.word	0x40023800
 8008ad8:	42470000 	.word	0x42470000
 8008adc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008ae0:	4b8a      	ldr	r3, [pc, #552]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008ae2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ae4:	f003 0302 	and.w	r3, r3, #2
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d1ea      	bne.n	8008ac2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f003 0304 	and.w	r3, r3, #4
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	f000 8097 	beq.w	8008c28 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008afa:	2300      	movs	r3, #0
 8008afc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008afe:	4b83      	ldr	r3, [pc, #524]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d10f      	bne.n	8008b2a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	60bb      	str	r3, [r7, #8]
 8008b0e:	4b7f      	ldr	r3, [pc, #508]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b12:	4a7e      	ldr	r2, [pc, #504]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008b14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b18:	6413      	str	r3, [r2, #64]	@ 0x40
 8008b1a:	4b7c      	ldr	r3, [pc, #496]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b22:	60bb      	str	r3, [r7, #8]
 8008b24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008b26:	2301      	movs	r3, #1
 8008b28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b2a:	4b79      	ldr	r3, [pc, #484]	@ (8008d10 <HAL_RCC_OscConfig+0x4b0>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d118      	bne.n	8008b68 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008b36:	4b76      	ldr	r3, [pc, #472]	@ (8008d10 <HAL_RCC_OscConfig+0x4b0>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4a75      	ldr	r2, [pc, #468]	@ (8008d10 <HAL_RCC_OscConfig+0x4b0>)
 8008b3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b42:	f7fd ffe9 	bl	8006b18 <HAL_GetTick>
 8008b46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b48:	e008      	b.n	8008b5c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b4a:	f7fd ffe5 	bl	8006b18 <HAL_GetTick>
 8008b4e:	4602      	mov	r2, r0
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	1ad3      	subs	r3, r2, r3
 8008b54:	2b02      	cmp	r3, #2
 8008b56:	d901      	bls.n	8008b5c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008b58:	2303      	movs	r3, #3
 8008b5a:	e118      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b5c:	4b6c      	ldr	r3, [pc, #432]	@ (8008d10 <HAL_RCC_OscConfig+0x4b0>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d0f0      	beq.n	8008b4a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	689b      	ldr	r3, [r3, #8]
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d106      	bne.n	8008b7e <HAL_RCC_OscConfig+0x31e>
 8008b70:	4b66      	ldr	r3, [pc, #408]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008b72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b74:	4a65      	ldr	r2, [pc, #404]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008b76:	f043 0301 	orr.w	r3, r3, #1
 8008b7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b7c:	e01c      	b.n	8008bb8 <HAL_RCC_OscConfig+0x358>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	689b      	ldr	r3, [r3, #8]
 8008b82:	2b05      	cmp	r3, #5
 8008b84:	d10c      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x340>
 8008b86:	4b61      	ldr	r3, [pc, #388]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b8a:	4a60      	ldr	r2, [pc, #384]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008b8c:	f043 0304 	orr.w	r3, r3, #4
 8008b90:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b92:	4b5e      	ldr	r3, [pc, #376]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008b94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b96:	4a5d      	ldr	r2, [pc, #372]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008b98:	f043 0301 	orr.w	r3, r3, #1
 8008b9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b9e:	e00b      	b.n	8008bb8 <HAL_RCC_OscConfig+0x358>
 8008ba0:	4b5a      	ldr	r3, [pc, #360]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ba4:	4a59      	ldr	r2, [pc, #356]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008ba6:	f023 0301 	bic.w	r3, r3, #1
 8008baa:	6713      	str	r3, [r2, #112]	@ 0x70
 8008bac:	4b57      	ldr	r3, [pc, #348]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008bae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bb0:	4a56      	ldr	r2, [pc, #344]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008bb2:	f023 0304 	bic.w	r3, r3, #4
 8008bb6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d015      	beq.n	8008bec <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bc0:	f7fd ffaa 	bl	8006b18 <HAL_GetTick>
 8008bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008bc6:	e00a      	b.n	8008bde <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bc8:	f7fd ffa6 	bl	8006b18 <HAL_GetTick>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	1ad3      	subs	r3, r2, r3
 8008bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d901      	bls.n	8008bde <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008bda:	2303      	movs	r3, #3
 8008bdc:	e0d7      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008bde:	4b4b      	ldr	r3, [pc, #300]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008be2:	f003 0302 	and.w	r3, r3, #2
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d0ee      	beq.n	8008bc8 <HAL_RCC_OscConfig+0x368>
 8008bea:	e014      	b.n	8008c16 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bec:	f7fd ff94 	bl	8006b18 <HAL_GetTick>
 8008bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008bf2:	e00a      	b.n	8008c0a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bf4:	f7fd ff90 	bl	8006b18 <HAL_GetTick>
 8008bf8:	4602      	mov	r2, r0
 8008bfa:	693b      	ldr	r3, [r7, #16]
 8008bfc:	1ad3      	subs	r3, r2, r3
 8008bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d901      	bls.n	8008c0a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008c06:	2303      	movs	r3, #3
 8008c08:	e0c1      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008c0a:	4b40      	ldr	r3, [pc, #256]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008c0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c0e:	f003 0302 	and.w	r3, r3, #2
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d1ee      	bne.n	8008bf4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008c16:	7dfb      	ldrb	r3, [r7, #23]
 8008c18:	2b01      	cmp	r3, #1
 8008c1a:	d105      	bne.n	8008c28 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c1c:	4b3b      	ldr	r3, [pc, #236]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c20:	4a3a      	ldr	r2, [pc, #232]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008c22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c26:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	699b      	ldr	r3, [r3, #24]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	f000 80ad 	beq.w	8008d8c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008c32:	4b36      	ldr	r3, [pc, #216]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	f003 030c 	and.w	r3, r3, #12
 8008c3a:	2b08      	cmp	r3, #8
 8008c3c:	d060      	beq.n	8008d00 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	699b      	ldr	r3, [r3, #24]
 8008c42:	2b02      	cmp	r3, #2
 8008c44:	d145      	bne.n	8008cd2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c46:	4b33      	ldr	r3, [pc, #204]	@ (8008d14 <HAL_RCC_OscConfig+0x4b4>)
 8008c48:	2200      	movs	r2, #0
 8008c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c4c:	f7fd ff64 	bl	8006b18 <HAL_GetTick>
 8008c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c52:	e008      	b.n	8008c66 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c54:	f7fd ff60 	bl	8006b18 <HAL_GetTick>
 8008c58:	4602      	mov	r2, r0
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	1ad3      	subs	r3, r2, r3
 8008c5e:	2b02      	cmp	r3, #2
 8008c60:	d901      	bls.n	8008c66 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8008c62:	2303      	movs	r3, #3
 8008c64:	e093      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c66:	4b29      	ldr	r3, [pc, #164]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d1f0      	bne.n	8008c54 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	69da      	ldr	r2, [r3, #28]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6a1b      	ldr	r3, [r3, #32]
 8008c7a:	431a      	orrs	r2, r3
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c80:	019b      	lsls	r3, r3, #6
 8008c82:	431a      	orrs	r2, r3
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c88:	085b      	lsrs	r3, r3, #1
 8008c8a:	3b01      	subs	r3, #1
 8008c8c:	041b      	lsls	r3, r3, #16
 8008c8e:	431a      	orrs	r2, r3
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c94:	061b      	lsls	r3, r3, #24
 8008c96:	431a      	orrs	r2, r3
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c9c:	071b      	lsls	r3, r3, #28
 8008c9e:	491b      	ldr	r1, [pc, #108]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8008d14 <HAL_RCC_OscConfig+0x4b4>)
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008caa:	f7fd ff35 	bl	8006b18 <HAL_GetTick>
 8008cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008cb0:	e008      	b.n	8008cc4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cb2:	f7fd ff31 	bl	8006b18 <HAL_GetTick>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	1ad3      	subs	r3, r2, r3
 8008cbc:	2b02      	cmp	r3, #2
 8008cbe:	d901      	bls.n	8008cc4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008cc0:	2303      	movs	r3, #3
 8008cc2:	e064      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008cc4:	4b11      	ldr	r3, [pc, #68]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d0f0      	beq.n	8008cb2 <HAL_RCC_OscConfig+0x452>
 8008cd0:	e05c      	b.n	8008d8c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008cd2:	4b10      	ldr	r3, [pc, #64]	@ (8008d14 <HAL_RCC_OscConfig+0x4b4>)
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cd8:	f7fd ff1e 	bl	8006b18 <HAL_GetTick>
 8008cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008cde:	e008      	b.n	8008cf2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ce0:	f7fd ff1a 	bl	8006b18 <HAL_GetTick>
 8008ce4:	4602      	mov	r2, r0
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	1ad3      	subs	r3, r2, r3
 8008cea:	2b02      	cmp	r3, #2
 8008cec:	d901      	bls.n	8008cf2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008cee:	2303      	movs	r3, #3
 8008cf0:	e04d      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008cf2:	4b06      	ldr	r3, [pc, #24]	@ (8008d0c <HAL_RCC_OscConfig+0x4ac>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d1f0      	bne.n	8008ce0 <HAL_RCC_OscConfig+0x480>
 8008cfe:	e045      	b.n	8008d8c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	699b      	ldr	r3, [r3, #24]
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d107      	bne.n	8008d18 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e040      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
 8008d0c:	40023800 	.word	0x40023800
 8008d10:	40007000 	.word	0x40007000
 8008d14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008d18:	4b1f      	ldr	r3, [pc, #124]	@ (8008d98 <HAL_RCC_OscConfig+0x538>)
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	699b      	ldr	r3, [r3, #24]
 8008d22:	2b01      	cmp	r3, #1
 8008d24:	d030      	beq.n	8008d88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d129      	bne.n	8008d88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d3e:	429a      	cmp	r2, r3
 8008d40:	d122      	bne.n	8008d88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008d42:	68fa      	ldr	r2, [r7, #12]
 8008d44:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008d48:	4013      	ands	r3, r2
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008d4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d119      	bne.n	8008d88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d5e:	085b      	lsrs	r3, r3, #1
 8008d60:	3b01      	subs	r3, #1
 8008d62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d10f      	bne.n	8008d88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d107      	bne.n	8008d88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d82:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008d84:	429a      	cmp	r2, r3
 8008d86:	d001      	beq.n	8008d8c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008d88:	2301      	movs	r3, #1
 8008d8a:	e000      	b.n	8008d8e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008d8c:	2300      	movs	r3, #0
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3718      	adds	r7, #24
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	40023800 	.word	0x40023800

08008d9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b082      	sub	sp, #8
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d101      	bne.n	8008dae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008daa:	2301      	movs	r3, #1
 8008dac:	e07b      	b.n	8008ea6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d108      	bne.n	8008dc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008dbe:	d009      	beq.n	8008dd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	61da      	str	r2, [r3, #28]
 8008dc6:	e005      	b.n	8008dd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d106      	bne.n	8008df4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2200      	movs	r2, #0
 8008dea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f7f9 ff38 	bl	8002c64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2202      	movs	r2, #2
 8008df8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e0a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	689b      	ldr	r3, [r3, #8]
 8008e18:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008e1c:	431a      	orrs	r2, r3
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	68db      	ldr	r3, [r3, #12]
 8008e22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e26:	431a      	orrs	r2, r3
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	f003 0302 	and.w	r3, r3, #2
 8008e30:	431a      	orrs	r2, r3
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	695b      	ldr	r3, [r3, #20]
 8008e36:	f003 0301 	and.w	r3, r3, #1
 8008e3a:	431a      	orrs	r2, r3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	699b      	ldr	r3, [r3, #24]
 8008e40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e44:	431a      	orrs	r2, r3
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	69db      	ldr	r3, [r3, #28]
 8008e4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008e4e:	431a      	orrs	r2, r3
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6a1b      	ldr	r3, [r3, #32]
 8008e54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e58:	ea42 0103 	orr.w	r1, r2, r3
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e60:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	430a      	orrs	r2, r1
 8008e6a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	699b      	ldr	r3, [r3, #24]
 8008e70:	0c1b      	lsrs	r3, r3, #16
 8008e72:	f003 0104 	and.w	r1, r3, #4
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e7a:	f003 0210 	and.w	r2, r3, #16
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	430a      	orrs	r2, r1
 8008e84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	69da      	ldr	r2, [r3, #28]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008e94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2201      	movs	r2, #1
 8008ea0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008ea4:	2300      	movs	r3, #0
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3708      	adds	r7, #8
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}

08008eae <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008eae:	b580      	push	{r7, lr}
 8008eb0:	b088      	sub	sp, #32
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	60f8      	str	r0, [r7, #12]
 8008eb6:	60b9      	str	r1, [r7, #8]
 8008eb8:	603b      	str	r3, [r7, #0]
 8008eba:	4613      	mov	r3, r2
 8008ebc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ebe:	f7fd fe2b 	bl	8006b18 <HAL_GetTick>
 8008ec2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008ec4:	88fb      	ldrh	r3, [r7, #6]
 8008ec6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008ece:	b2db      	uxtb	r3, r3
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	d001      	beq.n	8008ed8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008ed4:	2302      	movs	r3, #2
 8008ed6:	e12a      	b.n	800912e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d002      	beq.n	8008ee4 <HAL_SPI_Transmit+0x36>
 8008ede:	88fb      	ldrh	r3, [r7, #6]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d101      	bne.n	8008ee8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	e122      	b.n	800912e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008eee:	2b01      	cmp	r3, #1
 8008ef0:	d101      	bne.n	8008ef6 <HAL_SPI_Transmit+0x48>
 8008ef2:	2302      	movs	r3, #2
 8008ef4:	e11b      	b.n	800912e <HAL_SPI_Transmit+0x280>
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	2201      	movs	r2, #1
 8008efa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2203      	movs	r2, #3
 8008f02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	68ba      	ldr	r2, [r7, #8]
 8008f10:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	88fa      	ldrh	r2, [r7, #6]
 8008f16:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	88fa      	ldrh	r2, [r7, #6]
 8008f1c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2200      	movs	r2, #0
 8008f22:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2200      	movs	r2, #0
 8008f28:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2200      	movs	r2, #0
 8008f34:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	689b      	ldr	r3, [r3, #8]
 8008f40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f44:	d10f      	bne.n	8008f66 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	681a      	ldr	r2, [r3, #0]
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f54:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	681a      	ldr	r2, [r3, #0]
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008f64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f70:	2b40      	cmp	r3, #64	@ 0x40
 8008f72:	d007      	beq.n	8008f84 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008f82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f8c:	d152      	bne.n	8009034 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	685b      	ldr	r3, [r3, #4]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d002      	beq.n	8008f9c <HAL_SPI_Transmit+0xee>
 8008f96:	8b7b      	ldrh	r3, [r7, #26]
 8008f98:	2b01      	cmp	r3, #1
 8008f9a:	d145      	bne.n	8009028 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fa0:	881a      	ldrh	r2, [r3, #0]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fac:	1c9a      	adds	r2, r3, #2
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008fb6:	b29b      	uxth	r3, r3
 8008fb8:	3b01      	subs	r3, #1
 8008fba:	b29a      	uxth	r2, r3
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008fc0:	e032      	b.n	8009028 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	689b      	ldr	r3, [r3, #8]
 8008fc8:	f003 0302 	and.w	r3, r3, #2
 8008fcc:	2b02      	cmp	r3, #2
 8008fce:	d112      	bne.n	8008ff6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fd4:	881a      	ldrh	r2, [r3, #0]
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fe0:	1c9a      	adds	r2, r3, #2
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	3b01      	subs	r3, #1
 8008fee:	b29a      	uxth	r2, r3
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008ff4:	e018      	b.n	8009028 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ff6:	f7fd fd8f 	bl	8006b18 <HAL_GetTick>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	1ad3      	subs	r3, r2, r3
 8009000:	683a      	ldr	r2, [r7, #0]
 8009002:	429a      	cmp	r2, r3
 8009004:	d803      	bhi.n	800900e <HAL_SPI_Transmit+0x160>
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800900c:	d102      	bne.n	8009014 <HAL_SPI_Transmit+0x166>
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d109      	bne.n	8009028 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	2201      	movs	r2, #1
 8009018:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2200      	movs	r2, #0
 8009020:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009024:	2303      	movs	r3, #3
 8009026:	e082      	b.n	800912e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800902c:	b29b      	uxth	r3, r3
 800902e:	2b00      	cmp	r3, #0
 8009030:	d1c7      	bne.n	8008fc2 <HAL_SPI_Transmit+0x114>
 8009032:	e053      	b.n	80090dc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d002      	beq.n	8009042 <HAL_SPI_Transmit+0x194>
 800903c:	8b7b      	ldrh	r3, [r7, #26]
 800903e:	2b01      	cmp	r3, #1
 8009040:	d147      	bne.n	80090d2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	330c      	adds	r3, #12
 800904c:	7812      	ldrb	r2, [r2, #0]
 800904e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009054:	1c5a      	adds	r2, r3, #1
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800905e:	b29b      	uxth	r3, r3
 8009060:	3b01      	subs	r3, #1
 8009062:	b29a      	uxth	r2, r3
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009068:	e033      	b.n	80090d2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	f003 0302 	and.w	r3, r3, #2
 8009074:	2b02      	cmp	r3, #2
 8009076:	d113      	bne.n	80090a0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	330c      	adds	r3, #12
 8009082:	7812      	ldrb	r2, [r2, #0]
 8009084:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800908a:	1c5a      	adds	r2, r3, #1
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009094:	b29b      	uxth	r3, r3
 8009096:	3b01      	subs	r3, #1
 8009098:	b29a      	uxth	r2, r3
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800909e:	e018      	b.n	80090d2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090a0:	f7fd fd3a 	bl	8006b18 <HAL_GetTick>
 80090a4:	4602      	mov	r2, r0
 80090a6:	69fb      	ldr	r3, [r7, #28]
 80090a8:	1ad3      	subs	r3, r2, r3
 80090aa:	683a      	ldr	r2, [r7, #0]
 80090ac:	429a      	cmp	r2, r3
 80090ae:	d803      	bhi.n	80090b8 <HAL_SPI_Transmit+0x20a>
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090b6:	d102      	bne.n	80090be <HAL_SPI_Transmit+0x210>
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d109      	bne.n	80090d2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	2201      	movs	r2, #1
 80090c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2200      	movs	r2, #0
 80090ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80090ce:	2303      	movs	r3, #3
 80090d0:	e02d      	b.n	800912e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80090d6:	b29b      	uxth	r3, r3
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d1c6      	bne.n	800906a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80090dc:	69fa      	ldr	r2, [r7, #28]
 80090de:	6839      	ldr	r1, [r7, #0]
 80090e0:	68f8      	ldr	r0, [r7, #12]
 80090e2:	f000 fa59 	bl	8009598 <SPI_EndRxTxTransaction>
 80090e6:	4603      	mov	r3, r0
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d002      	beq.n	80090f2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2220      	movs	r2, #32
 80090f0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	689b      	ldr	r3, [r3, #8]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d10a      	bne.n	8009110 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80090fa:	2300      	movs	r3, #0
 80090fc:	617b      	str	r3, [r7, #20]
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	68db      	ldr	r3, [r3, #12]
 8009104:	617b      	str	r3, [r7, #20]
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	617b      	str	r3, [r7, #20]
 800910e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2201      	movs	r2, #1
 8009114:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	2200      	movs	r2, #0
 800911c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009124:	2b00      	cmp	r3, #0
 8009126:	d001      	beq.n	800912c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	e000      	b.n	800912e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800912c:	2300      	movs	r3, #0
  }
}
 800912e:	4618      	mov	r0, r3
 8009130:	3720      	adds	r7, #32
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}

08009136 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009136:	b580      	push	{r7, lr}
 8009138:	b08a      	sub	sp, #40	@ 0x28
 800913a:	af00      	add	r7, sp, #0
 800913c:	60f8      	str	r0, [r7, #12]
 800913e:	60b9      	str	r1, [r7, #8]
 8009140:	607a      	str	r2, [r7, #4]
 8009142:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009144:	2301      	movs	r3, #1
 8009146:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009148:	f7fd fce6 	bl	8006b18 <HAL_GetTick>
 800914c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009154:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	685b      	ldr	r3, [r3, #4]
 800915a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800915c:	887b      	ldrh	r3, [r7, #2]
 800915e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009160:	7ffb      	ldrb	r3, [r7, #31]
 8009162:	2b01      	cmp	r3, #1
 8009164:	d00c      	beq.n	8009180 <HAL_SPI_TransmitReceive+0x4a>
 8009166:	69bb      	ldr	r3, [r7, #24]
 8009168:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800916c:	d106      	bne.n	800917c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	689b      	ldr	r3, [r3, #8]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d102      	bne.n	800917c <HAL_SPI_TransmitReceive+0x46>
 8009176:	7ffb      	ldrb	r3, [r7, #31]
 8009178:	2b04      	cmp	r3, #4
 800917a:	d001      	beq.n	8009180 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800917c:	2302      	movs	r3, #2
 800917e:	e17f      	b.n	8009480 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d005      	beq.n	8009192 <HAL_SPI_TransmitReceive+0x5c>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d002      	beq.n	8009192 <HAL_SPI_TransmitReceive+0x5c>
 800918c:	887b      	ldrh	r3, [r7, #2]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d101      	bne.n	8009196 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8009192:	2301      	movs	r3, #1
 8009194:	e174      	b.n	8009480 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800919c:	2b01      	cmp	r3, #1
 800919e:	d101      	bne.n	80091a4 <HAL_SPI_TransmitReceive+0x6e>
 80091a0:	2302      	movs	r3, #2
 80091a2:	e16d      	b.n	8009480 <HAL_SPI_TransmitReceive+0x34a>
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	2201      	movs	r2, #1
 80091a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	2b04      	cmp	r3, #4
 80091b6:	d003      	beq.n	80091c0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2205      	movs	r2, #5
 80091bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2200      	movs	r2, #0
 80091c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	687a      	ldr	r2, [r7, #4]
 80091ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	887a      	ldrh	r2, [r7, #2]
 80091d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	887a      	ldrh	r2, [r7, #2]
 80091d6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	68ba      	ldr	r2, [r7, #8]
 80091dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	887a      	ldrh	r2, [r7, #2]
 80091e2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	887a      	ldrh	r2, [r7, #2]
 80091e8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	2200      	movs	r2, #0
 80091ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2200      	movs	r2, #0
 80091f4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009200:	2b40      	cmp	r3, #64	@ 0x40
 8009202:	d007      	beq.n	8009214 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009212:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	68db      	ldr	r3, [r3, #12]
 8009218:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800921c:	d17e      	bne.n	800931c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d002      	beq.n	800922c <HAL_SPI_TransmitReceive+0xf6>
 8009226:	8afb      	ldrh	r3, [r7, #22]
 8009228:	2b01      	cmp	r3, #1
 800922a:	d16c      	bne.n	8009306 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009230:	881a      	ldrh	r2, [r3, #0]
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800923c:	1c9a      	adds	r2, r3, #2
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009246:	b29b      	uxth	r3, r3
 8009248:	3b01      	subs	r3, #1
 800924a:	b29a      	uxth	r2, r3
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009250:	e059      	b.n	8009306 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	689b      	ldr	r3, [r3, #8]
 8009258:	f003 0302 	and.w	r3, r3, #2
 800925c:	2b02      	cmp	r3, #2
 800925e:	d11b      	bne.n	8009298 <HAL_SPI_TransmitReceive+0x162>
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009264:	b29b      	uxth	r3, r3
 8009266:	2b00      	cmp	r3, #0
 8009268:	d016      	beq.n	8009298 <HAL_SPI_TransmitReceive+0x162>
 800926a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800926c:	2b01      	cmp	r3, #1
 800926e:	d113      	bne.n	8009298 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009274:	881a      	ldrh	r2, [r3, #0]
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009280:	1c9a      	adds	r2, r3, #2
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800928a:	b29b      	uxth	r3, r3
 800928c:	3b01      	subs	r3, #1
 800928e:	b29a      	uxth	r2, r3
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009294:	2300      	movs	r3, #0
 8009296:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	689b      	ldr	r3, [r3, #8]
 800929e:	f003 0301 	and.w	r3, r3, #1
 80092a2:	2b01      	cmp	r3, #1
 80092a4:	d119      	bne.n	80092da <HAL_SPI_TransmitReceive+0x1a4>
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d014      	beq.n	80092da <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	68da      	ldr	r2, [r3, #12]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ba:	b292      	uxth	r2, r2
 80092bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092c2:	1c9a      	adds	r2, r3, #2
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	3b01      	subs	r3, #1
 80092d0:	b29a      	uxth	r2, r3
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80092d6:	2301      	movs	r3, #1
 80092d8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80092da:	f7fd fc1d 	bl	8006b18 <HAL_GetTick>
 80092de:	4602      	mov	r2, r0
 80092e0:	6a3b      	ldr	r3, [r7, #32]
 80092e2:	1ad3      	subs	r3, r2, r3
 80092e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d80d      	bhi.n	8009306 <HAL_SPI_TransmitReceive+0x1d0>
 80092ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092f0:	d009      	beq.n	8009306 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	2201      	movs	r2, #1
 80092f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2200      	movs	r2, #0
 80092fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009302:	2303      	movs	r3, #3
 8009304:	e0bc      	b.n	8009480 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800930a:	b29b      	uxth	r3, r3
 800930c:	2b00      	cmp	r3, #0
 800930e:	d1a0      	bne.n	8009252 <HAL_SPI_TransmitReceive+0x11c>
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009314:	b29b      	uxth	r3, r3
 8009316:	2b00      	cmp	r3, #0
 8009318:	d19b      	bne.n	8009252 <HAL_SPI_TransmitReceive+0x11c>
 800931a:	e082      	b.n	8009422 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	685b      	ldr	r3, [r3, #4]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d002      	beq.n	800932a <HAL_SPI_TransmitReceive+0x1f4>
 8009324:	8afb      	ldrh	r3, [r7, #22]
 8009326:	2b01      	cmp	r3, #1
 8009328:	d171      	bne.n	800940e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	330c      	adds	r3, #12
 8009334:	7812      	ldrb	r2, [r2, #0]
 8009336:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800933c:	1c5a      	adds	r2, r3, #1
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009346:	b29b      	uxth	r3, r3
 8009348:	3b01      	subs	r3, #1
 800934a:	b29a      	uxth	r2, r3
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009350:	e05d      	b.n	800940e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	689b      	ldr	r3, [r3, #8]
 8009358:	f003 0302 	and.w	r3, r3, #2
 800935c:	2b02      	cmp	r3, #2
 800935e:	d11c      	bne.n	800939a <HAL_SPI_TransmitReceive+0x264>
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009364:	b29b      	uxth	r3, r3
 8009366:	2b00      	cmp	r3, #0
 8009368:	d017      	beq.n	800939a <HAL_SPI_TransmitReceive+0x264>
 800936a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800936c:	2b01      	cmp	r3, #1
 800936e:	d114      	bne.n	800939a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	330c      	adds	r3, #12
 800937a:	7812      	ldrb	r2, [r2, #0]
 800937c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009382:	1c5a      	adds	r2, r3, #1
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800938c:	b29b      	uxth	r3, r3
 800938e:	3b01      	subs	r3, #1
 8009390:	b29a      	uxth	r2, r3
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009396:	2300      	movs	r3, #0
 8009398:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	689b      	ldr	r3, [r3, #8]
 80093a0:	f003 0301 	and.w	r3, r3, #1
 80093a4:	2b01      	cmp	r3, #1
 80093a6:	d119      	bne.n	80093dc <HAL_SPI_TransmitReceive+0x2a6>
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093ac:	b29b      	uxth	r3, r3
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d014      	beq.n	80093dc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	68da      	ldr	r2, [r3, #12]
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093bc:	b2d2      	uxtb	r2, r2
 80093be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093c4:	1c5a      	adds	r2, r3, #1
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093ce:	b29b      	uxth	r3, r3
 80093d0:	3b01      	subs	r3, #1
 80093d2:	b29a      	uxth	r2, r3
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80093d8:	2301      	movs	r3, #1
 80093da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80093dc:	f7fd fb9c 	bl	8006b18 <HAL_GetTick>
 80093e0:	4602      	mov	r2, r0
 80093e2:	6a3b      	ldr	r3, [r7, #32]
 80093e4:	1ad3      	subs	r3, r2, r3
 80093e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d803      	bhi.n	80093f4 <HAL_SPI_TransmitReceive+0x2be>
 80093ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80093f2:	d102      	bne.n	80093fa <HAL_SPI_TransmitReceive+0x2c4>
 80093f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d109      	bne.n	800940e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2201      	movs	r2, #1
 80093fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2200      	movs	r2, #0
 8009406:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800940a:	2303      	movs	r3, #3
 800940c:	e038      	b.n	8009480 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009412:	b29b      	uxth	r3, r3
 8009414:	2b00      	cmp	r3, #0
 8009416:	d19c      	bne.n	8009352 <HAL_SPI_TransmitReceive+0x21c>
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800941c:	b29b      	uxth	r3, r3
 800941e:	2b00      	cmp	r3, #0
 8009420:	d197      	bne.n	8009352 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009422:	6a3a      	ldr	r2, [r7, #32]
 8009424:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f000 f8b6 	bl	8009598 <SPI_EndRxTxTransaction>
 800942c:	4603      	mov	r3, r0
 800942e:	2b00      	cmp	r3, #0
 8009430:	d008      	beq.n	8009444 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2220      	movs	r2, #32
 8009436:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2200      	movs	r2, #0
 800943c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009440:	2301      	movs	r3, #1
 8009442:	e01d      	b.n	8009480 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	689b      	ldr	r3, [r3, #8]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d10a      	bne.n	8009462 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800944c:	2300      	movs	r3, #0
 800944e:	613b      	str	r3, [r7, #16]
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	68db      	ldr	r3, [r3, #12]
 8009456:	613b      	str	r3, [r7, #16]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	689b      	ldr	r3, [r3, #8]
 800945e:	613b      	str	r3, [r7, #16]
 8009460:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2201      	movs	r2, #1
 8009466:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2200      	movs	r2, #0
 800946e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009476:	2b00      	cmp	r3, #0
 8009478:	d001      	beq.n	800947e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800947a:	2301      	movs	r3, #1
 800947c:	e000      	b.n	8009480 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800947e:	2300      	movs	r3, #0
  }
}
 8009480:	4618      	mov	r0, r3
 8009482:	3728      	adds	r7, #40	@ 0x28
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b088      	sub	sp, #32
 800948c:	af00      	add	r7, sp, #0
 800948e:	60f8      	str	r0, [r7, #12]
 8009490:	60b9      	str	r1, [r7, #8]
 8009492:	603b      	str	r3, [r7, #0]
 8009494:	4613      	mov	r3, r2
 8009496:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009498:	f7fd fb3e 	bl	8006b18 <HAL_GetTick>
 800949c:	4602      	mov	r2, r0
 800949e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094a0:	1a9b      	subs	r3, r3, r2
 80094a2:	683a      	ldr	r2, [r7, #0]
 80094a4:	4413      	add	r3, r2
 80094a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80094a8:	f7fd fb36 	bl	8006b18 <HAL_GetTick>
 80094ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80094ae:	4b39      	ldr	r3, [pc, #228]	@ (8009594 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	015b      	lsls	r3, r3, #5
 80094b4:	0d1b      	lsrs	r3, r3, #20
 80094b6:	69fa      	ldr	r2, [r7, #28]
 80094b8:	fb02 f303 	mul.w	r3, r2, r3
 80094bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094be:	e055      	b.n	800956c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80094c6:	d051      	beq.n	800956c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80094c8:	f7fd fb26 	bl	8006b18 <HAL_GetTick>
 80094cc:	4602      	mov	r2, r0
 80094ce:	69bb      	ldr	r3, [r7, #24]
 80094d0:	1ad3      	subs	r3, r2, r3
 80094d2:	69fa      	ldr	r2, [r7, #28]
 80094d4:	429a      	cmp	r2, r3
 80094d6:	d902      	bls.n	80094de <SPI_WaitFlagStateUntilTimeout+0x56>
 80094d8:	69fb      	ldr	r3, [r7, #28]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d13d      	bne.n	800955a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	685a      	ldr	r2, [r3, #4]
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80094ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	685b      	ldr	r3, [r3, #4]
 80094f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80094f6:	d111      	bne.n	800951c <SPI_WaitFlagStateUntilTimeout+0x94>
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	689b      	ldr	r3, [r3, #8]
 80094fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009500:	d004      	beq.n	800950c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	689b      	ldr	r3, [r3, #8]
 8009506:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800950a:	d107      	bne.n	800951c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	681a      	ldr	r2, [r3, #0]
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800951a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009520:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009524:	d10f      	bne.n	8009546 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009534:	601a      	str	r2, [r3, #0]
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	681a      	ldr	r2, [r3, #0]
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009544:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2201      	movs	r2, #1
 800954a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2200      	movs	r2, #0
 8009552:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8009556:	2303      	movs	r3, #3
 8009558:	e018      	b.n	800958c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800955a:	697b      	ldr	r3, [r7, #20]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d102      	bne.n	8009566 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8009560:	2300      	movs	r3, #0
 8009562:	61fb      	str	r3, [r7, #28]
 8009564:	e002      	b.n	800956c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	3b01      	subs	r3, #1
 800956a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	689a      	ldr	r2, [r3, #8]
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	4013      	ands	r3, r2
 8009576:	68ba      	ldr	r2, [r7, #8]
 8009578:	429a      	cmp	r2, r3
 800957a:	bf0c      	ite	eq
 800957c:	2301      	moveq	r3, #1
 800957e:	2300      	movne	r3, #0
 8009580:	b2db      	uxtb	r3, r3
 8009582:	461a      	mov	r2, r3
 8009584:	79fb      	ldrb	r3, [r7, #7]
 8009586:	429a      	cmp	r2, r3
 8009588:	d19a      	bne.n	80094c0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800958a:	2300      	movs	r3, #0
}
 800958c:	4618      	mov	r0, r3
 800958e:	3720      	adds	r7, #32
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}
 8009594:	20000000 	.word	0x20000000

08009598 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b088      	sub	sp, #32
 800959c:	af02      	add	r7, sp, #8
 800959e:	60f8      	str	r0, [r7, #12]
 80095a0:	60b9      	str	r1, [r7, #8]
 80095a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	9300      	str	r3, [sp, #0]
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	2201      	movs	r2, #1
 80095ac:	2102      	movs	r1, #2
 80095ae:	68f8      	ldr	r0, [r7, #12]
 80095b0:	f7ff ff6a 	bl	8009488 <SPI_WaitFlagStateUntilTimeout>
 80095b4:	4603      	mov	r3, r0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d007      	beq.n	80095ca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095be:	f043 0220 	orr.w	r2, r3, #32
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80095c6:	2303      	movs	r3, #3
 80095c8:	e032      	b.n	8009630 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80095ca:	4b1b      	ldr	r3, [pc, #108]	@ (8009638 <SPI_EndRxTxTransaction+0xa0>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	4a1b      	ldr	r2, [pc, #108]	@ (800963c <SPI_EndRxTxTransaction+0xa4>)
 80095d0:	fba2 2303 	umull	r2, r3, r2, r3
 80095d4:	0d5b      	lsrs	r3, r3, #21
 80095d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80095da:	fb02 f303 	mul.w	r3, r2, r3
 80095de:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	685b      	ldr	r3, [r3, #4]
 80095e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80095e8:	d112      	bne.n	8009610 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	9300      	str	r3, [sp, #0]
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	2200      	movs	r2, #0
 80095f2:	2180      	movs	r1, #128	@ 0x80
 80095f4:	68f8      	ldr	r0, [r7, #12]
 80095f6:	f7ff ff47 	bl	8009488 <SPI_WaitFlagStateUntilTimeout>
 80095fa:	4603      	mov	r3, r0
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d016      	beq.n	800962e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009604:	f043 0220 	orr.w	r2, r3, #32
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800960c:	2303      	movs	r3, #3
 800960e:	e00f      	b.n	8009630 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d00a      	beq.n	800962c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	3b01      	subs	r3, #1
 800961a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	689b      	ldr	r3, [r3, #8]
 8009622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009626:	2b80      	cmp	r3, #128	@ 0x80
 8009628:	d0f2      	beq.n	8009610 <SPI_EndRxTxTransaction+0x78>
 800962a:	e000      	b.n	800962e <SPI_EndRxTxTransaction+0x96>
        break;
 800962c:	bf00      	nop
  }

  return HAL_OK;
 800962e:	2300      	movs	r3, #0
}
 8009630:	4618      	mov	r0, r3
 8009632:	3718      	adds	r7, #24
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}
 8009638:	20000000 	.word	0x20000000
 800963c:	165e9f81 	.word	0x165e9f81

08009640 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d101      	bne.n	8009652 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800964e:	2301      	movs	r3, #1
 8009650:	e042      	b.n	80096d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009658:	b2db      	uxtb	r3, r3
 800965a:	2b00      	cmp	r3, #0
 800965c:	d106      	bne.n	800966c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2200      	movs	r2, #0
 8009662:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f7f9 fb44 	bl	8002cf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2224      	movs	r2, #36	@ 0x24
 8009670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	68da      	ldr	r2, [r3, #12]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009682:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f000 f82b 	bl	80096e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	691a      	ldr	r2, [r3, #16]
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009698:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	695a      	ldr	r2, [r3, #20]
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80096a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	68da      	ldr	r2, [r3, #12]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80096b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2200      	movs	r2, #0
 80096be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2220      	movs	r2, #32
 80096c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2220      	movs	r2, #32
 80096cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2200      	movs	r2, #0
 80096d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80096d6:	2300      	movs	r3, #0
}
 80096d8:	4618      	mov	r0, r3
 80096da:	3708      	adds	r7, #8
 80096dc:	46bd      	mov	sp, r7
 80096de:	bd80      	pop	{r7, pc}

080096e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80096e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80096e4:	b0c0      	sub	sp, #256	@ 0x100
 80096e6:	af00      	add	r7, sp, #0
 80096e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80096ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	691b      	ldr	r3, [r3, #16]
 80096f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80096f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096fc:	68d9      	ldr	r1, [r3, #12]
 80096fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009702:	681a      	ldr	r2, [r3, #0]
 8009704:	ea40 0301 	orr.w	r3, r0, r1
 8009708:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800970a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800970e:	689a      	ldr	r2, [r3, #8]
 8009710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009714:	691b      	ldr	r3, [r3, #16]
 8009716:	431a      	orrs	r2, r3
 8009718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800971c:	695b      	ldr	r3, [r3, #20]
 800971e:	431a      	orrs	r2, r3
 8009720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009724:	69db      	ldr	r3, [r3, #28]
 8009726:	4313      	orrs	r3, r2
 8009728:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800972c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	68db      	ldr	r3, [r3, #12]
 8009734:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009738:	f021 010c 	bic.w	r1, r1, #12
 800973c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009740:	681a      	ldr	r2, [r3, #0]
 8009742:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009746:	430b      	orrs	r3, r1
 8009748:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800974a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	695b      	ldr	r3, [r3, #20]
 8009752:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800975a:	6999      	ldr	r1, [r3, #24]
 800975c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	ea40 0301 	orr.w	r3, r0, r1
 8009766:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800976c:	681a      	ldr	r2, [r3, #0]
 800976e:	4b8f      	ldr	r3, [pc, #572]	@ (80099ac <UART_SetConfig+0x2cc>)
 8009770:	429a      	cmp	r2, r3
 8009772:	d005      	beq.n	8009780 <UART_SetConfig+0xa0>
 8009774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009778:	681a      	ldr	r2, [r3, #0]
 800977a:	4b8d      	ldr	r3, [pc, #564]	@ (80099b0 <UART_SetConfig+0x2d0>)
 800977c:	429a      	cmp	r2, r3
 800977e:	d104      	bne.n	800978a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009780:	f7fe fb00 	bl	8007d84 <HAL_RCC_GetPCLK2Freq>
 8009784:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009788:	e003      	b.n	8009792 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800978a:	f7fe fae7 	bl	8007d5c <HAL_RCC_GetPCLK1Freq>
 800978e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009796:	69db      	ldr	r3, [r3, #28]
 8009798:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800979c:	f040 810c 	bne.w	80099b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80097a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097a4:	2200      	movs	r2, #0
 80097a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80097aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80097ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80097b2:	4622      	mov	r2, r4
 80097b4:	462b      	mov	r3, r5
 80097b6:	1891      	adds	r1, r2, r2
 80097b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80097ba:	415b      	adcs	r3, r3
 80097bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80097be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80097c2:	4621      	mov	r1, r4
 80097c4:	eb12 0801 	adds.w	r8, r2, r1
 80097c8:	4629      	mov	r1, r5
 80097ca:	eb43 0901 	adc.w	r9, r3, r1
 80097ce:	f04f 0200 	mov.w	r2, #0
 80097d2:	f04f 0300 	mov.w	r3, #0
 80097d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80097da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80097de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80097e2:	4690      	mov	r8, r2
 80097e4:	4699      	mov	r9, r3
 80097e6:	4623      	mov	r3, r4
 80097e8:	eb18 0303 	adds.w	r3, r8, r3
 80097ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80097f0:	462b      	mov	r3, r5
 80097f2:	eb49 0303 	adc.w	r3, r9, r3
 80097f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80097fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	2200      	movs	r2, #0
 8009802:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009806:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800980a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800980e:	460b      	mov	r3, r1
 8009810:	18db      	adds	r3, r3, r3
 8009812:	653b      	str	r3, [r7, #80]	@ 0x50
 8009814:	4613      	mov	r3, r2
 8009816:	eb42 0303 	adc.w	r3, r2, r3
 800981a:	657b      	str	r3, [r7, #84]	@ 0x54
 800981c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009820:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009824:	f7f7 fa30 	bl	8000c88 <__aeabi_uldivmod>
 8009828:	4602      	mov	r2, r0
 800982a:	460b      	mov	r3, r1
 800982c:	4b61      	ldr	r3, [pc, #388]	@ (80099b4 <UART_SetConfig+0x2d4>)
 800982e:	fba3 2302 	umull	r2, r3, r3, r2
 8009832:	095b      	lsrs	r3, r3, #5
 8009834:	011c      	lsls	r4, r3, #4
 8009836:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800983a:	2200      	movs	r2, #0
 800983c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009840:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009844:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009848:	4642      	mov	r2, r8
 800984a:	464b      	mov	r3, r9
 800984c:	1891      	adds	r1, r2, r2
 800984e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009850:	415b      	adcs	r3, r3
 8009852:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009854:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009858:	4641      	mov	r1, r8
 800985a:	eb12 0a01 	adds.w	sl, r2, r1
 800985e:	4649      	mov	r1, r9
 8009860:	eb43 0b01 	adc.w	fp, r3, r1
 8009864:	f04f 0200 	mov.w	r2, #0
 8009868:	f04f 0300 	mov.w	r3, #0
 800986c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009870:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009874:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009878:	4692      	mov	sl, r2
 800987a:	469b      	mov	fp, r3
 800987c:	4643      	mov	r3, r8
 800987e:	eb1a 0303 	adds.w	r3, sl, r3
 8009882:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009886:	464b      	mov	r3, r9
 8009888:	eb4b 0303 	adc.w	r3, fp, r3
 800988c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	2200      	movs	r2, #0
 8009898:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800989c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80098a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80098a4:	460b      	mov	r3, r1
 80098a6:	18db      	adds	r3, r3, r3
 80098a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80098aa:	4613      	mov	r3, r2
 80098ac:	eb42 0303 	adc.w	r3, r2, r3
 80098b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80098b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80098b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80098ba:	f7f7 f9e5 	bl	8000c88 <__aeabi_uldivmod>
 80098be:	4602      	mov	r2, r0
 80098c0:	460b      	mov	r3, r1
 80098c2:	4611      	mov	r1, r2
 80098c4:	4b3b      	ldr	r3, [pc, #236]	@ (80099b4 <UART_SetConfig+0x2d4>)
 80098c6:	fba3 2301 	umull	r2, r3, r3, r1
 80098ca:	095b      	lsrs	r3, r3, #5
 80098cc:	2264      	movs	r2, #100	@ 0x64
 80098ce:	fb02 f303 	mul.w	r3, r2, r3
 80098d2:	1acb      	subs	r3, r1, r3
 80098d4:	00db      	lsls	r3, r3, #3
 80098d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80098da:	4b36      	ldr	r3, [pc, #216]	@ (80099b4 <UART_SetConfig+0x2d4>)
 80098dc:	fba3 2302 	umull	r2, r3, r3, r2
 80098e0:	095b      	lsrs	r3, r3, #5
 80098e2:	005b      	lsls	r3, r3, #1
 80098e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80098e8:	441c      	add	r4, r3
 80098ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098ee:	2200      	movs	r2, #0
 80098f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80098f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80098f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80098fc:	4642      	mov	r2, r8
 80098fe:	464b      	mov	r3, r9
 8009900:	1891      	adds	r1, r2, r2
 8009902:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009904:	415b      	adcs	r3, r3
 8009906:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009908:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800990c:	4641      	mov	r1, r8
 800990e:	1851      	adds	r1, r2, r1
 8009910:	6339      	str	r1, [r7, #48]	@ 0x30
 8009912:	4649      	mov	r1, r9
 8009914:	414b      	adcs	r3, r1
 8009916:	637b      	str	r3, [r7, #52]	@ 0x34
 8009918:	f04f 0200 	mov.w	r2, #0
 800991c:	f04f 0300 	mov.w	r3, #0
 8009920:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009924:	4659      	mov	r1, fp
 8009926:	00cb      	lsls	r3, r1, #3
 8009928:	4651      	mov	r1, sl
 800992a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800992e:	4651      	mov	r1, sl
 8009930:	00ca      	lsls	r2, r1, #3
 8009932:	4610      	mov	r0, r2
 8009934:	4619      	mov	r1, r3
 8009936:	4603      	mov	r3, r0
 8009938:	4642      	mov	r2, r8
 800993a:	189b      	adds	r3, r3, r2
 800993c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009940:	464b      	mov	r3, r9
 8009942:	460a      	mov	r2, r1
 8009944:	eb42 0303 	adc.w	r3, r2, r3
 8009948:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800994c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009958:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800995c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009960:	460b      	mov	r3, r1
 8009962:	18db      	adds	r3, r3, r3
 8009964:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009966:	4613      	mov	r3, r2
 8009968:	eb42 0303 	adc.w	r3, r2, r3
 800996c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800996e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009972:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009976:	f7f7 f987 	bl	8000c88 <__aeabi_uldivmod>
 800997a:	4602      	mov	r2, r0
 800997c:	460b      	mov	r3, r1
 800997e:	4b0d      	ldr	r3, [pc, #52]	@ (80099b4 <UART_SetConfig+0x2d4>)
 8009980:	fba3 1302 	umull	r1, r3, r3, r2
 8009984:	095b      	lsrs	r3, r3, #5
 8009986:	2164      	movs	r1, #100	@ 0x64
 8009988:	fb01 f303 	mul.w	r3, r1, r3
 800998c:	1ad3      	subs	r3, r2, r3
 800998e:	00db      	lsls	r3, r3, #3
 8009990:	3332      	adds	r3, #50	@ 0x32
 8009992:	4a08      	ldr	r2, [pc, #32]	@ (80099b4 <UART_SetConfig+0x2d4>)
 8009994:	fba2 2303 	umull	r2, r3, r2, r3
 8009998:	095b      	lsrs	r3, r3, #5
 800999a:	f003 0207 	and.w	r2, r3, #7
 800999e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4422      	add	r2, r4
 80099a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80099a8:	e106      	b.n	8009bb8 <UART_SetConfig+0x4d8>
 80099aa:	bf00      	nop
 80099ac:	40011000 	.word	0x40011000
 80099b0:	40011400 	.word	0x40011400
 80099b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80099b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099bc:	2200      	movs	r2, #0
 80099be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80099c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80099c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80099ca:	4642      	mov	r2, r8
 80099cc:	464b      	mov	r3, r9
 80099ce:	1891      	adds	r1, r2, r2
 80099d0:	6239      	str	r1, [r7, #32]
 80099d2:	415b      	adcs	r3, r3
 80099d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80099d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80099da:	4641      	mov	r1, r8
 80099dc:	1854      	adds	r4, r2, r1
 80099de:	4649      	mov	r1, r9
 80099e0:	eb43 0501 	adc.w	r5, r3, r1
 80099e4:	f04f 0200 	mov.w	r2, #0
 80099e8:	f04f 0300 	mov.w	r3, #0
 80099ec:	00eb      	lsls	r3, r5, #3
 80099ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80099f2:	00e2      	lsls	r2, r4, #3
 80099f4:	4614      	mov	r4, r2
 80099f6:	461d      	mov	r5, r3
 80099f8:	4643      	mov	r3, r8
 80099fa:	18e3      	adds	r3, r4, r3
 80099fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009a00:	464b      	mov	r3, r9
 8009a02:	eb45 0303 	adc.w	r3, r5, r3
 8009a06:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	2200      	movs	r2, #0
 8009a12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009a16:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009a1a:	f04f 0200 	mov.w	r2, #0
 8009a1e:	f04f 0300 	mov.w	r3, #0
 8009a22:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009a26:	4629      	mov	r1, r5
 8009a28:	008b      	lsls	r3, r1, #2
 8009a2a:	4621      	mov	r1, r4
 8009a2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a30:	4621      	mov	r1, r4
 8009a32:	008a      	lsls	r2, r1, #2
 8009a34:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009a38:	f7f7 f926 	bl	8000c88 <__aeabi_uldivmod>
 8009a3c:	4602      	mov	r2, r0
 8009a3e:	460b      	mov	r3, r1
 8009a40:	4b60      	ldr	r3, [pc, #384]	@ (8009bc4 <UART_SetConfig+0x4e4>)
 8009a42:	fba3 2302 	umull	r2, r3, r3, r2
 8009a46:	095b      	lsrs	r3, r3, #5
 8009a48:	011c      	lsls	r4, r3, #4
 8009a4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a4e:	2200      	movs	r2, #0
 8009a50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009a54:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009a58:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009a5c:	4642      	mov	r2, r8
 8009a5e:	464b      	mov	r3, r9
 8009a60:	1891      	adds	r1, r2, r2
 8009a62:	61b9      	str	r1, [r7, #24]
 8009a64:	415b      	adcs	r3, r3
 8009a66:	61fb      	str	r3, [r7, #28]
 8009a68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009a6c:	4641      	mov	r1, r8
 8009a6e:	1851      	adds	r1, r2, r1
 8009a70:	6139      	str	r1, [r7, #16]
 8009a72:	4649      	mov	r1, r9
 8009a74:	414b      	adcs	r3, r1
 8009a76:	617b      	str	r3, [r7, #20]
 8009a78:	f04f 0200 	mov.w	r2, #0
 8009a7c:	f04f 0300 	mov.w	r3, #0
 8009a80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009a84:	4659      	mov	r1, fp
 8009a86:	00cb      	lsls	r3, r1, #3
 8009a88:	4651      	mov	r1, sl
 8009a8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a8e:	4651      	mov	r1, sl
 8009a90:	00ca      	lsls	r2, r1, #3
 8009a92:	4610      	mov	r0, r2
 8009a94:	4619      	mov	r1, r3
 8009a96:	4603      	mov	r3, r0
 8009a98:	4642      	mov	r2, r8
 8009a9a:	189b      	adds	r3, r3, r2
 8009a9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009aa0:	464b      	mov	r3, r9
 8009aa2:	460a      	mov	r2, r1
 8009aa4:	eb42 0303 	adc.w	r3, r2, r3
 8009aa8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009ab6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009ab8:	f04f 0200 	mov.w	r2, #0
 8009abc:	f04f 0300 	mov.w	r3, #0
 8009ac0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009ac4:	4649      	mov	r1, r9
 8009ac6:	008b      	lsls	r3, r1, #2
 8009ac8:	4641      	mov	r1, r8
 8009aca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009ace:	4641      	mov	r1, r8
 8009ad0:	008a      	lsls	r2, r1, #2
 8009ad2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009ad6:	f7f7 f8d7 	bl	8000c88 <__aeabi_uldivmod>
 8009ada:	4602      	mov	r2, r0
 8009adc:	460b      	mov	r3, r1
 8009ade:	4611      	mov	r1, r2
 8009ae0:	4b38      	ldr	r3, [pc, #224]	@ (8009bc4 <UART_SetConfig+0x4e4>)
 8009ae2:	fba3 2301 	umull	r2, r3, r3, r1
 8009ae6:	095b      	lsrs	r3, r3, #5
 8009ae8:	2264      	movs	r2, #100	@ 0x64
 8009aea:	fb02 f303 	mul.w	r3, r2, r3
 8009aee:	1acb      	subs	r3, r1, r3
 8009af0:	011b      	lsls	r3, r3, #4
 8009af2:	3332      	adds	r3, #50	@ 0x32
 8009af4:	4a33      	ldr	r2, [pc, #204]	@ (8009bc4 <UART_SetConfig+0x4e4>)
 8009af6:	fba2 2303 	umull	r2, r3, r2, r3
 8009afa:	095b      	lsrs	r3, r3, #5
 8009afc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009b00:	441c      	add	r4, r3
 8009b02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b06:	2200      	movs	r2, #0
 8009b08:	673b      	str	r3, [r7, #112]	@ 0x70
 8009b0a:	677a      	str	r2, [r7, #116]	@ 0x74
 8009b0c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009b10:	4642      	mov	r2, r8
 8009b12:	464b      	mov	r3, r9
 8009b14:	1891      	adds	r1, r2, r2
 8009b16:	60b9      	str	r1, [r7, #8]
 8009b18:	415b      	adcs	r3, r3
 8009b1a:	60fb      	str	r3, [r7, #12]
 8009b1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009b20:	4641      	mov	r1, r8
 8009b22:	1851      	adds	r1, r2, r1
 8009b24:	6039      	str	r1, [r7, #0]
 8009b26:	4649      	mov	r1, r9
 8009b28:	414b      	adcs	r3, r1
 8009b2a:	607b      	str	r3, [r7, #4]
 8009b2c:	f04f 0200 	mov.w	r2, #0
 8009b30:	f04f 0300 	mov.w	r3, #0
 8009b34:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009b38:	4659      	mov	r1, fp
 8009b3a:	00cb      	lsls	r3, r1, #3
 8009b3c:	4651      	mov	r1, sl
 8009b3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009b42:	4651      	mov	r1, sl
 8009b44:	00ca      	lsls	r2, r1, #3
 8009b46:	4610      	mov	r0, r2
 8009b48:	4619      	mov	r1, r3
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	4642      	mov	r2, r8
 8009b4e:	189b      	adds	r3, r3, r2
 8009b50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009b52:	464b      	mov	r3, r9
 8009b54:	460a      	mov	r2, r1
 8009b56:	eb42 0303 	adc.w	r3, r2, r3
 8009b5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b60:	685b      	ldr	r3, [r3, #4]
 8009b62:	2200      	movs	r2, #0
 8009b64:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b66:	667a      	str	r2, [r7, #100]	@ 0x64
 8009b68:	f04f 0200 	mov.w	r2, #0
 8009b6c:	f04f 0300 	mov.w	r3, #0
 8009b70:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009b74:	4649      	mov	r1, r9
 8009b76:	008b      	lsls	r3, r1, #2
 8009b78:	4641      	mov	r1, r8
 8009b7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b7e:	4641      	mov	r1, r8
 8009b80:	008a      	lsls	r2, r1, #2
 8009b82:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009b86:	f7f7 f87f 	bl	8000c88 <__aeabi_uldivmod>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	460b      	mov	r3, r1
 8009b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8009bc4 <UART_SetConfig+0x4e4>)
 8009b90:	fba3 1302 	umull	r1, r3, r3, r2
 8009b94:	095b      	lsrs	r3, r3, #5
 8009b96:	2164      	movs	r1, #100	@ 0x64
 8009b98:	fb01 f303 	mul.w	r3, r1, r3
 8009b9c:	1ad3      	subs	r3, r2, r3
 8009b9e:	011b      	lsls	r3, r3, #4
 8009ba0:	3332      	adds	r3, #50	@ 0x32
 8009ba2:	4a08      	ldr	r2, [pc, #32]	@ (8009bc4 <UART_SetConfig+0x4e4>)
 8009ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8009ba8:	095b      	lsrs	r3, r3, #5
 8009baa:	f003 020f 	and.w	r2, r3, #15
 8009bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	4422      	add	r2, r4
 8009bb6:	609a      	str	r2, [r3, #8]
}
 8009bb8:	bf00      	nop
 8009bba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009bc4:	51eb851f 	.word	0x51eb851f

08009bc8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009bc8:	b084      	sub	sp, #16
 8009bca:	b580      	push	{r7, lr}
 8009bcc:	b084      	sub	sp, #16
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	6078      	str	r0, [r7, #4]
 8009bd2:	f107 001c 	add.w	r0, r7, #28
 8009bd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009bda:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009bde:	2b01      	cmp	r3, #1
 8009be0:	d123      	bne.n	8009c2a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009be6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009bf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009bfa:	687a      	ldr	r2, [r7, #4]
 8009bfc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	68db      	ldr	r3, [r3, #12]
 8009c02:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009c0a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d105      	bne.n	8009c1e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	68db      	ldr	r3, [r3, #12]
 8009c16:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 fa9a 	bl	800a158 <USB_CoreReset>
 8009c24:	4603      	mov	r3, r0
 8009c26:	73fb      	strb	r3, [r7, #15]
 8009c28:	e01b      	b.n	8009c62 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	68db      	ldr	r3, [r3, #12]
 8009c2e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	f000 fa8e 	bl	800a158 <USB_CoreReset>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009c40:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d106      	bne.n	8009c56 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c4c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	639a      	str	r2, [r3, #56]	@ 0x38
 8009c54:	e005      	b.n	8009c62 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c5a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009c62:	7fbb      	ldrb	r3, [r7, #30]
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	d10b      	bne.n	8009c80 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	f043 0206 	orr.w	r2, r3, #6
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	689b      	ldr	r3, [r3, #8]
 8009c78:	f043 0220 	orr.w	r2, r3, #32
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3710      	adds	r7, #16
 8009c86:	46bd      	mov	sp, r7
 8009c88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009c8c:	b004      	add	sp, #16
 8009c8e:	4770      	bx	lr

08009c90 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	f023 0201 	bic.w	r2, r3, #1
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ca4:	2300      	movs	r3, #0
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	370c      	adds	r7, #12
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr

08009cb2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009cb2:	b580      	push	{r7, lr}
 8009cb4:	b084      	sub	sp, #16
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
 8009cba:	460b      	mov	r3, r1
 8009cbc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	68db      	ldr	r3, [r3, #12]
 8009cc6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009cce:	78fb      	ldrb	r3, [r7, #3]
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d115      	bne.n	8009d00 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	68db      	ldr	r3, [r3, #12]
 8009cd8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009ce0:	200a      	movs	r0, #10
 8009ce2:	f7fc ff25 	bl	8006b30 <HAL_Delay>
      ms += 10U;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	330a      	adds	r3, #10
 8009cea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f000 fa25 	bl	800a13c <USB_GetMode>
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	2b01      	cmp	r3, #1
 8009cf6:	d01e      	beq.n	8009d36 <USB_SetCurrentMode+0x84>
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2bc7      	cmp	r3, #199	@ 0xc7
 8009cfc:	d9f0      	bls.n	8009ce0 <USB_SetCurrentMode+0x2e>
 8009cfe:	e01a      	b.n	8009d36 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009d00:	78fb      	ldrb	r3, [r7, #3]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d115      	bne.n	8009d32 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	68db      	ldr	r3, [r3, #12]
 8009d0a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009d12:	200a      	movs	r0, #10
 8009d14:	f7fc ff0c 	bl	8006b30 <HAL_Delay>
      ms += 10U;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	330a      	adds	r3, #10
 8009d1c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f000 fa0c 	bl	800a13c <USB_GetMode>
 8009d24:	4603      	mov	r3, r0
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d005      	beq.n	8009d36 <USB_SetCurrentMode+0x84>
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	2bc7      	cmp	r3, #199	@ 0xc7
 8009d2e:	d9f0      	bls.n	8009d12 <USB_SetCurrentMode+0x60>
 8009d30:	e001      	b.n	8009d36 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009d32:	2301      	movs	r3, #1
 8009d34:	e005      	b.n	8009d42 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	2bc8      	cmp	r3, #200	@ 0xc8
 8009d3a:	d101      	bne.n	8009d40 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	e000      	b.n	8009d42 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009d40:	2300      	movs	r3, #0
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3710      	adds	r7, #16
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
	...

08009d4c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009d4c:	b084      	sub	sp, #16
 8009d4e:	b580      	push	{r7, lr}
 8009d50:	b086      	sub	sp, #24
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
 8009d56:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009d5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009d5e:	2300      	movs	r3, #0
 8009d60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009d66:	2300      	movs	r3, #0
 8009d68:	613b      	str	r3, [r7, #16]
 8009d6a:	e009      	b.n	8009d80 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009d6c:	687a      	ldr	r2, [r7, #4]
 8009d6e:	693b      	ldr	r3, [r7, #16]
 8009d70:	3340      	adds	r3, #64	@ 0x40
 8009d72:	009b      	lsls	r3, r3, #2
 8009d74:	4413      	add	r3, r2
 8009d76:	2200      	movs	r2, #0
 8009d78:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009d7a:	693b      	ldr	r3, [r7, #16]
 8009d7c:	3301      	adds	r3, #1
 8009d7e:	613b      	str	r3, [r7, #16]
 8009d80:	693b      	ldr	r3, [r7, #16]
 8009d82:	2b0e      	cmp	r3, #14
 8009d84:	d9f2      	bls.n	8009d6c <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009d86:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d11c      	bne.n	8009dc8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d94:	685b      	ldr	r3, [r3, #4]
 8009d96:	68fa      	ldr	r2, [r7, #12]
 8009d98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d9c:	f043 0302 	orr.w	r3, r3, #2
 8009da0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009da6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	601a      	str	r2, [r3, #0]
 8009dc6:	e005      	b.n	8009dd4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dcc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009dda:	461a      	mov	r2, r3
 8009ddc:	2300      	movs	r3, #0
 8009dde:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009de0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009de4:	2b01      	cmp	r3, #1
 8009de6:	d10d      	bne.n	8009e04 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009de8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d104      	bne.n	8009dfa <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009df0:	2100      	movs	r1, #0
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	f000 f968 	bl	800a0c8 <USB_SetDevSpeed>
 8009df8:	e008      	b.n	8009e0c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009dfa:	2101      	movs	r1, #1
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	f000 f963 	bl	800a0c8 <USB_SetDevSpeed>
 8009e02:	e003      	b.n	8009e0c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009e04:	2103      	movs	r1, #3
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f000 f95e 	bl	800a0c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009e0c:	2110      	movs	r1, #16
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f000 f8fa 	bl	800a008 <USB_FlushTxFifo>
 8009e14:	4603      	mov	r3, r0
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d001      	beq.n	8009e1e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 f924 	bl	800a06c <USB_FlushRxFifo>
 8009e24:	4603      	mov	r3, r0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d001      	beq.n	8009e2e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e34:	461a      	mov	r2, r3
 8009e36:	2300      	movs	r3, #0
 8009e38:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e40:	461a      	mov	r2, r3
 8009e42:	2300      	movs	r3, #0
 8009e44:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e4c:	461a      	mov	r2, r3
 8009e4e:	2300      	movs	r3, #0
 8009e50:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009e52:	2300      	movs	r3, #0
 8009e54:	613b      	str	r3, [r7, #16]
 8009e56:	e043      	b.n	8009ee0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	015a      	lsls	r2, r3, #5
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	4413      	add	r3, r2
 8009e60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009e6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e6e:	d118      	bne.n	8009ea2 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d10a      	bne.n	8009e8c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	015a      	lsls	r2, r3, #5
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	4413      	add	r3, r2
 8009e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e82:	461a      	mov	r2, r3
 8009e84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009e88:	6013      	str	r3, [r2, #0]
 8009e8a:	e013      	b.n	8009eb4 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	015a      	lsls	r2, r3, #5
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	4413      	add	r3, r2
 8009e94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e98:	461a      	mov	r2, r3
 8009e9a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009e9e:	6013      	str	r3, [r2, #0]
 8009ea0:	e008      	b.n	8009eb4 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	015a      	lsls	r2, r3, #5
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	4413      	add	r3, r2
 8009eaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009eae:	461a      	mov	r2, r3
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	015a      	lsls	r2, r3, #5
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	4413      	add	r3, r2
 8009ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ec0:	461a      	mov	r2, r3
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	015a      	lsls	r2, r3, #5
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	4413      	add	r3, r2
 8009ece:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009ed8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	3301      	adds	r3, #1
 8009ede:	613b      	str	r3, [r7, #16]
 8009ee0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009ee4:	461a      	mov	r2, r3
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	d3b5      	bcc.n	8009e58 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009eec:	2300      	movs	r3, #0
 8009eee:	613b      	str	r3, [r7, #16]
 8009ef0:	e043      	b.n	8009f7a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	015a      	lsls	r2, r3, #5
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	4413      	add	r3, r2
 8009efa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f08:	d118      	bne.n	8009f3c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8009f0a:	693b      	ldr	r3, [r7, #16]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d10a      	bne.n	8009f26 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	015a      	lsls	r2, r3, #5
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	4413      	add	r3, r2
 8009f18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f1c:	461a      	mov	r2, r3
 8009f1e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009f22:	6013      	str	r3, [r2, #0]
 8009f24:	e013      	b.n	8009f4e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	015a      	lsls	r2, r3, #5
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	4413      	add	r3, r2
 8009f2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f32:	461a      	mov	r2, r3
 8009f34:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009f38:	6013      	str	r3, [r2, #0]
 8009f3a:	e008      	b.n	8009f4e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	015a      	lsls	r2, r3, #5
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	4413      	add	r3, r2
 8009f44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f48:	461a      	mov	r2, r3
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	015a      	lsls	r2, r3, #5
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	4413      	add	r3, r2
 8009f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	015a      	lsls	r2, r3, #5
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	4413      	add	r3, r2
 8009f68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009f72:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009f74:	693b      	ldr	r3, [r7, #16]
 8009f76:	3301      	adds	r3, #1
 8009f78:	613b      	str	r3, [r7, #16]
 8009f7a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009f7e:	461a      	mov	r2, r3
 8009f80:	693b      	ldr	r3, [r7, #16]
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d3b5      	bcc.n	8009ef2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f8c:	691b      	ldr	r3, [r3, #16]
 8009f8e:	68fa      	ldr	r2, [r7, #12]
 8009f90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f98:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009fa6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009fa8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d105      	bne.n	8009fbc <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	699b      	ldr	r3, [r3, #24]
 8009fb4:	f043 0210 	orr.w	r2, r3, #16
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	699a      	ldr	r2, [r3, #24]
 8009fc0:	4b10      	ldr	r3, [pc, #64]	@ (800a004 <USB_DevInit+0x2b8>)
 8009fc2:	4313      	orrs	r3, r2
 8009fc4:	687a      	ldr	r2, [r7, #4]
 8009fc6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009fc8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d005      	beq.n	8009fdc <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	699b      	ldr	r3, [r3, #24]
 8009fd4:	f043 0208 	orr.w	r2, r3, #8
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009fdc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d107      	bne.n	8009ff4 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	699b      	ldr	r3, [r3, #24]
 8009fe8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009fec:	f043 0304 	orr.w	r3, r3, #4
 8009ff0:	687a      	ldr	r2, [r7, #4]
 8009ff2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009ff4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3718      	adds	r7, #24
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a000:	b004      	add	sp, #16
 800a002:	4770      	bx	lr
 800a004:	803c3800 	.word	0x803c3800

0800a008 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a008:	b480      	push	{r7}
 800a00a:	b085      	sub	sp, #20
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a012:	2300      	movs	r3, #0
 800a014:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	3301      	adds	r3, #1
 800a01a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a022:	d901      	bls.n	800a028 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a024:	2303      	movs	r3, #3
 800a026:	e01b      	b.n	800a060 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	691b      	ldr	r3, [r3, #16]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	daf2      	bge.n	800a016 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a030:	2300      	movs	r3, #0
 800a032:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	019b      	lsls	r3, r3, #6
 800a038:	f043 0220 	orr.w	r2, r3, #32
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	3301      	adds	r3, #1
 800a044:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a04c:	d901      	bls.n	800a052 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a04e:	2303      	movs	r3, #3
 800a050:	e006      	b.n	800a060 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	691b      	ldr	r3, [r3, #16]
 800a056:	f003 0320 	and.w	r3, r3, #32
 800a05a:	2b20      	cmp	r3, #32
 800a05c:	d0f0      	beq.n	800a040 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a05e:	2300      	movs	r3, #0
}
 800a060:	4618      	mov	r0, r3
 800a062:	3714      	adds	r7, #20
 800a064:	46bd      	mov	sp, r7
 800a066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06a:	4770      	bx	lr

0800a06c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b085      	sub	sp, #20
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a074:	2300      	movs	r3, #0
 800a076:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	3301      	adds	r3, #1
 800a07c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a084:	d901      	bls.n	800a08a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a086:	2303      	movs	r3, #3
 800a088:	e018      	b.n	800a0bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	691b      	ldr	r3, [r3, #16]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	daf2      	bge.n	800a078 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a092:	2300      	movs	r3, #0
 800a094:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2210      	movs	r2, #16
 800a09a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	3301      	adds	r3, #1
 800a0a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a0a8:	d901      	bls.n	800a0ae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a0aa:	2303      	movs	r3, #3
 800a0ac:	e006      	b.n	800a0bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	691b      	ldr	r3, [r3, #16]
 800a0b2:	f003 0310 	and.w	r3, r3, #16
 800a0b6:	2b10      	cmp	r3, #16
 800a0b8:	d0f0      	beq.n	800a09c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a0ba:	2300      	movs	r3, #0
}
 800a0bc:	4618      	mov	r0, r3
 800a0be:	3714      	adds	r7, #20
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr

0800a0c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b085      	sub	sp, #20
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
 800a0d0:	460b      	mov	r3, r1
 800a0d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0de:	681a      	ldr	r2, [r3, #0]
 800a0e0:	78fb      	ldrb	r3, [r7, #3]
 800a0e2:	68f9      	ldr	r1, [r7, #12]
 800a0e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a0ec:	2300      	movs	r3, #0
}
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	3714      	adds	r7, #20
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f8:	4770      	bx	lr

0800a0fa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a0fa:	b480      	push	{r7}
 800a0fc:	b085      	sub	sp, #20
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	68fa      	ldr	r2, [r7, #12]
 800a110:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a114:	f023 0303 	bic.w	r3, r3, #3
 800a118:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	68fa      	ldr	r2, [r7, #12]
 800a124:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a128:	f043 0302 	orr.w	r3, r3, #2
 800a12c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a12e:	2300      	movs	r3, #0
}
 800a130:	4618      	mov	r0, r3
 800a132:	3714      	adds	r7, #20
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	695b      	ldr	r3, [r3, #20]
 800a148:	f003 0301 	and.w	r3, r3, #1
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	370c      	adds	r7, #12
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr

0800a158 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a158:	b480      	push	{r7}
 800a15a:	b085      	sub	sp, #20
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a160:	2300      	movs	r3, #0
 800a162:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	3301      	adds	r3, #1
 800a168:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a170:	d901      	bls.n	800a176 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a172:	2303      	movs	r3, #3
 800a174:	e022      	b.n	800a1bc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	691b      	ldr	r3, [r3, #16]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	daf2      	bge.n	800a164 <USB_CoreReset+0xc>

  count = 10U;
 800a17e:	230a      	movs	r3, #10
 800a180:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a182:	e002      	b.n	800a18a <USB_CoreReset+0x32>
  {
    count--;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	3b01      	subs	r3, #1
 800a188:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d1f9      	bne.n	800a184 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	691b      	ldr	r3, [r3, #16]
 800a194:	f043 0201 	orr.w	r2, r3, #1
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	3301      	adds	r3, #1
 800a1a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1a8:	d901      	bls.n	800a1ae <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a1aa:	2303      	movs	r3, #3
 800a1ac:	e006      	b.n	800a1bc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	691b      	ldr	r3, [r3, #16]
 800a1b2:	f003 0301 	and.w	r3, r3, #1
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	d0f0      	beq.n	800a19c <USB_CoreReset+0x44>

  return HAL_OK;
 800a1ba:	2300      	movs	r3, #0
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3714      	adds	r7, #20
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c6:	4770      	bx	lr

0800a1c8 <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 800a1c8:	b480      	push	{r7}
 800a1ca:	b083      	sub	sp, #12
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800a1d2:	bf00      	nop
 800a1d4:	370c      	adds	r7, #12
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1dc:	4770      	bx	lr

0800a1de <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 800a1de:	b480      	push	{r7}
 800a1e0:	b083      	sub	sp, #12
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	460a      	mov	r2, r1
 800a1e8:	71fb      	strb	r3, [r7, #7]
 800a1ea:	4613      	mov	r3, r2
 800a1ec:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 800a1ee:	bf00      	nop
 800a1f0:	370c      	adds	r7, #12
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f8:	4770      	bx	lr

0800a1fa <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 800a1fa:	b480      	push	{r7}
 800a1fc:	b083      	sub	sp, #12
 800a1fe:	af00      	add	r7, sp, #0
 800a200:	4603      	mov	r3, r0
 800a202:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800a204:	bf00      	nop
 800a206:	370c      	adds	r7, #12
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr

0800a210 <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 800a210:	b480      	push	{r7}
 800a212:	b083      	sub	sp, #12
 800a214:	af00      	add	r7, sp, #0
 800a216:	4603      	mov	r3, r0
 800a218:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800a21a:	bf00      	nop
 800a21c:	370c      	adds	r7, #12
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr

0800a226 <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 800a226:	b480      	push	{r7}
 800a228:	b083      	sub	sp, #12
 800a22a:	af00      	add	r7, sp, #0
 800a22c:	4603      	mov	r3, r0
 800a22e:	71fb      	strb	r3, [r7, #7]
 800a230:	460b      	mov	r3, r1
 800a232:	71bb      	strb	r3, [r7, #6]
 800a234:	4613      	mov	r3, r2
 800a236:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 800a238:	bf00      	nop
 800a23a:	370c      	adds	r7, #12
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr

0800a244 <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 800a244:	b480      	push	{r7}
 800a246:	b083      	sub	sp, #12
 800a248:	af00      	add	r7, sp, #0
 800a24a:	4603      	mov	r3, r0
 800a24c:	6039      	str	r1, [r7, #0]
 800a24e:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 800a250:	bf00      	nop
 800a252:	370c      	adds	r7, #12
 800a254:	46bd      	mov	sp, r7
 800a256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25a:	4770      	bx	lr

0800a25c <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 800a25c:	b480      	push	{r7}
 800a25e:	b083      	sub	sp, #12
 800a260:	af00      	add	r7, sp, #0
 800a262:	4603      	mov	r3, r0
 800a264:	460a      	mov	r2, r1
 800a266:	71fb      	strb	r3, [r7, #7]
 800a268:	4613      	mov	r3, r2
 800a26a:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 800a26c:	bf00      	nop
 800a26e:	370c      	adds	r7, #12
 800a270:	46bd      	mov	sp, r7
 800a272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a276:	4770      	bx	lr

0800a278 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->tx_stream);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->rx_stream);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 800a278:	b580      	push	{r7, lr}
 800a27a:	b086      	sub	sp, #24
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	4603      	mov	r3, r0
 800a280:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 800a282:	79fb      	ldrb	r3, [r7, #7]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d001      	beq.n	800a28c <tud_cdc_n_connected+0x14>
 800a288:	2300      	movs	r3, #0
 800a28a:	e034      	b.n	800a2f6 <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 800a28c:	f001 fca6 	bl	800bbdc <tud_mounted>
 800a290:	4603      	mov	r3, r0
 800a292:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 800a294:	f001 fcb2 	bl	800bbfc <tud_suspended>
 800a298:	4603      	mov	r3, r0
 800a29a:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 800a29c:	7dfb      	ldrb	r3, [r7, #23]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d007      	beq.n	800a2b2 <tud_cdc_n_connected+0x3a>
 800a2a2:	7dbb      	ldrb	r3, [r7, #22]
 800a2a4:	f083 0301 	eor.w	r3, r3, #1
 800a2a8:	b2db      	uxtb	r3, r3
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d001      	beq.n	800a2b2 <tud_cdc_n_connected+0x3a>
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	e000      	b.n	800a2b4 <tud_cdc_n_connected+0x3c>
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	f003 0301 	and.w	r3, r3, #1
 800a2b8:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 800a2ba:	f083 0301 	eor.w	r3, r3, #1
 800a2be:	b2db      	uxtb	r3, r3
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d001      	beq.n	800a2c8 <tud_cdc_n_connected+0x50>
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	e016      	b.n	800a2f6 <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 800a2c8:	79fb      	ldrb	r3, [r7, #7]
 800a2ca:	4a0d      	ldr	r2, [pc, #52]	@ (800a300 <tud_cdc_n_connected+0x88>)
 800a2cc:	21bc      	movs	r1, #188	@ 0xbc
 800a2ce:	fb01 f303 	mul.w	r3, r1, r3
 800a2d2:	4413      	add	r3, r2
 800a2d4:	3303      	adds	r3, #3
 800a2d6:	781b      	ldrb	r3, [r3, #0]
 800a2d8:	613b      	str	r3, [r7, #16]
 800a2da:	2300      	movs	r3, #0
 800a2dc:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800a2de:	7bfb      	ldrb	r3, [r7, #15]
 800a2e0:	693a      	ldr	r2, [r7, #16]
 800a2e2:	fa22 f303 	lsr.w	r3, r2, r3
 800a2e6:	f003 0301 	and.w	r3, r3, #1
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	bf14      	ite	ne
 800a2ee:	2301      	movne	r3, #1
 800a2f0:	2300      	moveq	r3, #0
 800a2f2:	b2db      	uxtb	r3, r3
 800a2f4:	bf00      	nop
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3718      	adds	r7, #24
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
 800a2fe:	bf00      	nop
 800a300:	200013bc 	.word	0x200013bc

0800a304 <tud_cdc_n_write>:
}

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, const void* buffer, uint32_t bufsize) {
 800a304:	b580      	push	{r7, lr}
 800a306:	b086      	sub	sp, #24
 800a308:	af00      	add	r7, sp, #0
 800a30a:	4603      	mov	r3, r0
 800a30c:	60b9      	str	r1, [r7, #8]
 800a30e:	607a      	str	r2, [r7, #4]
 800a310:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800a312:	7bfb      	ldrb	r3, [r7, #15]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d001      	beq.n	800a31c <tud_cdc_n_write+0x18>
 800a318:	2300      	movs	r3, #0
 800a31a:	e00e      	b.n	800a33a <tud_cdc_n_write+0x36>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 800a31c:	7bfb      	ldrb	r3, [r7, #15]
 800a31e:	22bc      	movs	r2, #188	@ 0xbc
 800a320:	fb02 f303 	mul.w	r3, r2, r3
 800a324:	4a07      	ldr	r2, [pc, #28]	@ (800a344 <tud_cdc_n_write+0x40>)
 800a326:	4413      	add	r3, r2
 800a328:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(&p_cdc->tx_stream, buffer, bufsize);
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	330c      	adds	r3, #12
 800a32e:	687a      	ldr	r2, [r7, #4]
 800a330:	68b9      	ldr	r1, [r7, #8]
 800a332:	4618      	mov	r0, r3
 800a334:	f005 ff62 	bl	80101fc <tu_edpt_stream_write>
 800a338:	4603      	mov	r3, r0
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	3718      	adds	r7, #24
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
 800a342:	bf00      	nop
 800a344:	200013bc 	.word	0x200013bc

0800a348 <tud_cdc_n_write_flush>:

uint32_t tud_cdc_n_write_flush(uint8_t itf) {
 800a348:	b580      	push	{r7, lr}
 800a34a:	b084      	sub	sp, #16
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	4603      	mov	r3, r0
 800a350:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800a352:	79fb      	ldrb	r3, [r7, #7]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d001      	beq.n	800a35c <tud_cdc_n_write_flush+0x14>
 800a358:	2300      	movs	r3, #0
 800a35a:	e00c      	b.n	800a376 <tud_cdc_n_write_flush+0x2e>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 800a35c:	79fb      	ldrb	r3, [r7, #7]
 800a35e:	22bc      	movs	r2, #188	@ 0xbc
 800a360:	fb02 f303 	mul.w	r3, r2, r3
 800a364:	4a06      	ldr	r2, [pc, #24]	@ (800a380 <tud_cdc_n_write_flush+0x38>)
 800a366:	4413      	add	r3, r2
 800a368:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(&p_cdc->tx_stream);
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	330c      	adds	r3, #12
 800a36e:	4618      	mov	r0, r3
 800a370:	f005 fec6 	bl	8010100 <tu_edpt_stream_write_xfer>
 800a374:	4603      	mov	r3, r0
}
 800a376:	4618      	mov	r0, r3
 800a378:	3710      	adds	r7, #16
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bd80      	pop	{r7, pc}
 800a37e:	bf00      	nop
 800a380:	200013bc 	.word	0x200013bc

0800a384 <tud_cdc_n_write_available>:

uint32_t tud_cdc_n_write_available(uint8_t itf) {
 800a384:	b580      	push	{r7, lr}
 800a386:	b084      	sub	sp, #16
 800a388:	af00      	add	r7, sp, #0
 800a38a:	4603      	mov	r3, r0
 800a38c:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800a38e:	79fb      	ldrb	r3, [r7, #7]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d001      	beq.n	800a398 <tud_cdc_n_write_available+0x14>
 800a394:	2300      	movs	r3, #0
 800a396:	e00c      	b.n	800a3b2 <tud_cdc_n_write_available+0x2e>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 800a398:	79fb      	ldrb	r3, [r7, #7]
 800a39a:	22bc      	movs	r2, #188	@ 0xbc
 800a39c:	fb02 f303 	mul.w	r3, r2, r3
 800a3a0:	4a06      	ldr	r2, [pc, #24]	@ (800a3bc <tud_cdc_n_write_available+0x38>)
 800a3a2:	4413      	add	r3, r2
 800a3a4:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_available(&p_cdc->tx_stream);
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	330c      	adds	r3, #12
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f005 ff81 	bl	80102b2 <tu_edpt_stream_write_available>
 800a3b0:	4603      	mov	r3, r0
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3710      	adds	r7, #16
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	bf00      	nop
 800a3bc:	200013bc 	.word	0x200013bc

0800a3c0 <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b088      	sub	sp, #32
 800a3c4:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 800a3c6:	22bc      	movs	r2, #188	@ 0xbc
 800a3c8:	2100      	movs	r1, #0
 800a3ca:	4829      	ldr	r0, [pc, #164]	@ (800a470 <cdcd_init+0xb0>)
 800a3cc:	f008 f985 	bl	80126da <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	73fb      	strb	r3, [r7, #15]
 800a3d4:	e044      	b.n	800a460 <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 800a3d6:	7bfb      	ldrb	r3, [r7, #15]
 800a3d8:	22bc      	movs	r2, #188	@ 0xbc
 800a3da:	fb02 f303 	mul.w	r3, r2, r3
 800a3de:	4a24      	ldr	r2, [pc, #144]	@ (800a470 <cdcd_init+0xb0>)
 800a3e0:	4413      	add	r3, r2
 800a3e2:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	22ff      	movs	r2, #255	@ 0xff
 800a3e8:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800a3f0:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 800a3f8:	68bb      	ldr	r3, [r7, #8]
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	2208      	movs	r2, #8
 800a402:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 800a404:	2300      	movs	r3, #0
 800a406:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 800a408:	2300      	movs	r3, #0
 800a40a:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->rx_stream, false, false, false, p_cdc->rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE, epout_buf,
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	337c      	adds	r3, #124	@ 0x7c
 800a416:	2240      	movs	r2, #64	@ 0x40
 800a418:	9203      	str	r2, [sp, #12]
 800a41a:	687a      	ldr	r2, [r7, #4]
 800a41c:	9202      	str	r2, [sp, #8]
 800a41e:	2240      	movs	r2, #64	@ 0x40
 800a420:	9201      	str	r2, [sp, #4]
 800a422:	9300      	str	r3, [sp, #0]
 800a424:	2300      	movs	r3, #0
 800a426:	2200      	movs	r2, #0
 800a428:	2100      	movs	r1, #0
 800a42a:	f005 fd87 	bl	800ff3c <tu_edpt_stream_init>
                        CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->tx_stream, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected, p_cdc->tx_ff_buf,
 800a42e:	68bb      	ldr	r3, [r7, #8]
 800a430:	f103 000c 	add.w	r0, r3, #12
 800a434:	4b0f      	ldr	r3, [pc, #60]	@ (800a474 <cdcd_init+0xb4>)
 800a436:	781b      	ldrb	r3, [r3, #0]
 800a438:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a43c:	b2d9      	uxtb	r1, r3
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	333c      	adds	r3, #60	@ 0x3c
 800a442:	2240      	movs	r2, #64	@ 0x40
 800a444:	9203      	str	r2, [sp, #12]
 800a446:	683a      	ldr	r2, [r7, #0]
 800a448:	9202      	str	r2, [sp, #8]
 800a44a:	2240      	movs	r2, #64	@ 0x40
 800a44c:	9201      	str	r2, [sp, #4]
 800a44e:	9300      	str	r3, [sp, #0]
 800a450:	460b      	mov	r3, r1
 800a452:	2201      	movs	r2, #1
 800a454:	2100      	movs	r1, #0
 800a456:	f005 fd71 	bl	800ff3c <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800a45a:	7bfb      	ldrb	r3, [r7, #15]
 800a45c:	3301      	adds	r3, #1
 800a45e:	73fb      	strb	r3, [r7, #15]
 800a460:	7bfb      	ldrb	r3, [r7, #15]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d0b7      	beq.n	800a3d6 <cdcd_init+0x16>
                        CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
  }
}
 800a466:	bf00      	nop
 800a468:	bf00      	nop
 800a46a:	3710      	adds	r7, #16
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}
 800a470:	200013bc 	.word	0x200013bc
 800a474:	20000024 	.word	0x20000024

0800a478 <cdcd_deinit>:

bool cdcd_deinit(void) {
 800a478:	b480      	push	{r7}
 800a47a:	b085      	sub	sp, #20
 800a47c:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800a47e:	2300      	movs	r3, #0
 800a480:	73fb      	strb	r3, [r7, #15]
 800a482:	e011      	b.n	800a4a8 <cdcd_deinit+0x30>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 800a484:	7bfb      	ldrb	r3, [r7, #15]
 800a486:	22bc      	movs	r2, #188	@ 0xbc
 800a488:	fb02 f303 	mul.w	r3, r2, r3
 800a48c:	4a0b      	ldr	r2, [pc, #44]	@ (800a4bc <cdcd_deinit+0x44>)
 800a48e:	4413      	add	r3, r2
 800a490:	60bb      	str	r3, [r7, #8]
    tu_edpt_stream_deinit(&p_cdc->rx_stream);
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	3324      	adds	r3, #36	@ 0x24
 800a496:	603b      	str	r3, [r7, #0]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
#endif
}
 800a498:	bf00      	nop
    tu_edpt_stream_deinit(&p_cdc->tx_stream);
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	330c      	adds	r3, #12
 800a49e:	607b      	str	r3, [r7, #4]
 800a4a0:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800a4a2:	7bfb      	ldrb	r3, [r7, #15]
 800a4a4:	3301      	adds	r3, #1
 800a4a6:	73fb      	strb	r3, [r7, #15]
 800a4a8:	7bfb      	ldrb	r3, [r7, #15]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d0ea      	beq.n	800a484 <cdcd_deinit+0xc>
  }
  return true;
 800a4ae:	2301      	movs	r3, #1
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3714      	adds	r7, #20
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr
 800a4bc:	200013bc 	.word	0x200013bc

0800a4c0 <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b086      	sub	sp, #24
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	75fb      	strb	r3, [r7, #23]
 800a4ce:	e028      	b.n	800a522 <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 800a4d0:	7dfb      	ldrb	r3, [r7, #23]
 800a4d2:	22bc      	movs	r2, #188	@ 0xbc
 800a4d4:	fb02 f303 	mul.w	r3, r2, r3
 800a4d8:	4a16      	ldr	r2, [pc, #88]	@ (800a534 <cdcd_reset+0x74>)
 800a4da:	4413      	add	r3, r2
 800a4dc:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 800a4de:	2204      	movs	r2, #4
 800a4e0:	2100      	movs	r1, #0
 800a4e2:	6938      	ldr	r0, [r7, #16]
 800a4e4:	f008 f8f9 	bl	80126da <memset>

    tu_fifo_set_overwritable(&p_cdc->tx_stream.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 800a4e8:	693b      	ldr	r3, [r7, #16]
 800a4ea:	f103 0218 	add.w	r2, r3, #24
 800a4ee:	4b12      	ldr	r3, [pc, #72]	@ (800a538 <cdcd_reset+0x78>)
 800a4f0:	781b      	ldrb	r3, [r3, #0]
 800a4f2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a4f6:	b2db      	uxtb	r3, r3
 800a4f8:	4619      	mov	r1, r3
 800a4fa:	4610      	mov	r0, r2
 800a4fc:	f000 fd55 	bl	800afaa <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->rx_stream);
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	3324      	adds	r3, #36	@ 0x24
 800a504:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline bool tu_edpt_stream_is_opened(const tu_edpt_stream_t *s) {
  return s->ep_addr != 0;
}

TU_ATTR_ALWAYS_INLINE static inline void tu_edpt_stream_close(tu_edpt_stream_t* s) {
  s->ep_addr = 0;
 800a506:	68bb      	ldr	r3, [r7, #8]
 800a508:	2200      	movs	r2, #0
 800a50a:	709a      	strb	r2, [r3, #2]
}
 800a50c:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->tx_stream);
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	330c      	adds	r3, #12
 800a512:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	2200      	movs	r2, #0
 800a518:	709a      	strb	r2, [r3, #2]
}
 800a51a:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800a51c:	7dfb      	ldrb	r3, [r7, #23]
 800a51e:	3301      	adds	r3, #1
 800a520:	75fb      	strb	r3, [r7, #23]
 800a522:	7dfb      	ldrb	r3, [r7, #23]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d0d3      	beq.n	800a4d0 <cdcd_reset+0x10>
  }
}
 800a528:	bf00      	nop
 800a52a:	bf00      	nop
 800a52c:	3718      	adds	r7, #24
 800a52e:	46bd      	mov	sp, r7
 800a530:	bd80      	pop	{r7, pc}
 800a532:	bf00      	nop
 800a534:	200013bc 	.word	0x200013bc
 800a538:	20000024 	.word	0x20000024

0800a53c <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b0b2      	sub	sp, #200	@ 0xc8
 800a540:	af00      	add	r7, sp, #0
 800a542:	4603      	mov	r3, r0
 800a544:	6039      	str	r1, [r7, #0]
 800a546:	71fb      	strb	r3, [r7, #7]
 800a548:	4613      	mov	r3, r2
 800a54a:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	795b      	ldrb	r3, [r3, #5]
 800a550:	2b02      	cmp	r3, #2
 800a552:	d103      	bne.n	800a55c <cdcd_open+0x20>
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	799b      	ldrb	r3, [r3, #6]
 800a558:	2b02      	cmp	r3, #2
 800a55a:	d001      	beq.n	800a560 <cdcd_open+0x24>
 800a55c:	2300      	movs	r3, #0
 800a55e:	e206      	b.n	800a96e <cdcd_open+0x432>
 800a560:	2300      	movs	r3, #0
 800a562:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800a566:	2300      	movs	r3, #0
 800a568:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800a56c:	e02a      	b.n	800a5c4 <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 800a56e:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800a572:	22bc      	movs	r2, #188	@ 0xbc
 800a574:	fb02 f303 	mul.w	r3, r2, r3
 800a578:	4aa7      	ldr	r2, [pc, #668]	@ (800a818 <cdcd_open+0x2dc>)
 800a57a:	4413      	add	r3, r2
 800a57c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (ep_addr == p_cdc->rx_stream.ep_addr || ep_addr == p_cdc->tx_stream.ep_addr ||
 800a580:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a584:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800a588:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 800a58c:	429a      	cmp	r2, r3
 800a58e:	d011      	beq.n	800a5b4 <cdcd_open+0x78>
 800a590:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a594:	7b9b      	ldrb	r3, [r3, #14]
 800a596:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 800a59a:	429a      	cmp	r2, r3
 800a59c:	d00a      	beq.n	800a5b4 <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 800a59e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a5a2:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->rx_stream.ep_addr || ep_addr == p_cdc->tx_stream.ep_addr ||
 800a5a4:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 800a5a8:	429a      	cmp	r2, r3
 800a5aa:	d106      	bne.n	800a5ba <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 800a5ac:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d002      	beq.n	800a5ba <cdcd_open+0x7e>
      return idx;
 800a5b4:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800a5b8:	e009      	b.n	800a5ce <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800a5ba:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800a5be:	3301      	adds	r3, #1
 800a5c0:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800a5c4:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d0d0      	beq.n	800a56e <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 800a5cc:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 800a5ce:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 800a5d2:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d00c      	beq.n	800a5f4 <cdcd_open+0xb8>
 800a5da:	4b90      	ldr	r3, [pc, #576]	@ (800a81c <cdcd_open+0x2e0>)
 800a5dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a5e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f003 0301 	and.w	r3, r3, #1
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d000      	beq.n	800a5f0 <cdcd_open+0xb4>
 800a5ee:	be00      	bkpt	0x0000
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	e1bc      	b.n	800a96e <cdcd_open+0x432>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 800a5f4:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 800a5f8:	22bc      	movs	r2, #188	@ 0xbc
 800a5fa:	fb02 f303 	mul.w	r3, r2, r3
 800a5fe:	4a86      	ldr	r2, [pc, #536]	@ (800a818 <cdcd_open+0x2dc>)
 800a600:	4413      	add	r3, r2
 800a602:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 800a606:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a60a:	79fa      	ldrb	r2, [r7, #7]
 800a60c:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	789a      	ldrb	r2, [r3, #2]
 800a612:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a616:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  const uint8_t *desc_end = p_desc + max_len;
 800a61e:	88bb      	ldrh	r3, [r7, #4]
 800a620:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a624:	4413      	add	r3, r2
 800a626:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a630:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a634:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a638:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a63c:	781b      	ldrb	r3, [r3, #0]
 800a63e:	461a      	mov	r2, r3
 800a640:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a644:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 800a646:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 800a64a:	e00b      	b.n	800a664 <cdcd_open+0x128>
 800a64c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a650:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a652:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a654:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a656:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a658:	781b      	ldrb	r3, [r3, #0]
 800a65a:	461a      	mov	r2, r3
 800a65c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a65e:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 800a660:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a664:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a668:	677b      	str	r3, [r7, #116]	@ 0x74
 800a66a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a66e:	673b      	str	r3, [r7, #112]	@ 0x70
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800a670:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a672:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a674:	429a      	cmp	r2, r3
 800a676:	d20d      	bcs.n	800a694 <cdcd_open+0x158>
 800a678:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a67a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a67c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a67e:	66bb      	str	r3, [r7, #104]	@ 0x68
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a680:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a682:	781b      	ldrb	r3, [r3, #0]
 800a684:	461a      	mov	r2, r3
 800a686:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a688:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800a68a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d301      	bcc.n	800a694 <cdcd_open+0x158>
 800a690:	2301      	movs	r3, #1
 800a692:	e000      	b.n	800a696 <cdcd_open+0x15a>
 800a694:	2300      	movs	r3, #0
 800a696:	f003 0301 	and.w	r3, r3, #1
 800a69a:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d007      	beq.n	800a6b0 <cdcd_open+0x174>
 800a6a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a6a4:	667b      	str	r3, [r7, #100]	@ 0x64
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a6a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a6a8:	3301      	adds	r3, #1
 800a6aa:	781b      	ldrb	r3, [r3, #0]
 800a6ac:	2b24      	cmp	r3, #36	@ 0x24
 800a6ae:	d0cd      	beq.n	800a64c <cdcd_open+0x110>
 800a6b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a6b4:	663b      	str	r3, [r7, #96]	@ 0x60
 800a6b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a6b8:	3301      	adds	r3, #1
 800a6ba:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 800a6bc:	2b05      	cmp	r3, #5
 800a6be:	d12e      	bne.n	800a71e <cdcd_open+0x1e2>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 800a6c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a6c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 800a6c8:	79fb      	ldrb	r3, [r7, #7]
 800a6ca:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	f002 fdb2 	bl	800d238 <usbd_edpt_open>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	f083 0301 	eor.w	r3, r3, #1
 800a6da:	b2db      	uxtb	r3, r3
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d00c      	beq.n	800a6fa <cdcd_open+0x1be>
 800a6e0:	4b4e      	ldr	r3, [pc, #312]	@ (800a81c <cdcd_open+0x2e0>)
 800a6e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a6e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f003 0301 	and.w	r3, r3, #1
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d000      	beq.n	800a6f6 <cdcd_open+0x1ba>
 800a6f4:	be00      	bkpt	0x0000
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	e139      	b.n	800a96e <cdcd_open+0x432>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 800a6fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a6fe:	789a      	ldrb	r2, [r3, #2]
 800a700:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a704:	709a      	strb	r2, [r3, #2]
 800a706:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a70a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a70c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a70e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a710:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	461a      	mov	r2, r3
 800a716:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a718:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 800a71a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a71e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a722:	657b      	str	r3, [r7, #84]	@ 0x54
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a724:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a726:	3301      	adds	r3, #1
 800a728:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 800a72a:	2b04      	cmp	r3, #4
 800a72c:	f040 811a 	bne.w	800a964 <cdcd_open+0x428>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 800a730:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a734:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 800a738:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a73c:	795b      	ldrb	r3, [r3, #5]
 800a73e:	2b0a      	cmp	r3, #10
 800a740:	f040 8110 	bne.w	800a964 <cdcd_open+0x428>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 800a744:	2300      	movs	r3, #0
 800a746:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
 800a74a:	e0f5      	b.n	800a938 <cdcd_open+0x3fc>
 800a74c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a750:	653b      	str	r3, [r7, #80]	@ 0x50
 800a752:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a756:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800a758:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a75a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d20d      	bcs.n	800a77c <cdcd_open+0x240>
 800a760:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a762:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a764:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a766:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a768:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a76a:	781b      	ldrb	r3, [r3, #0]
 800a76c:	461a      	mov	r2, r3
 800a76e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a770:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800a772:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a774:	429a      	cmp	r2, r3
 800a776:	d301      	bcc.n	800a77c <cdcd_open+0x240>
 800a778:	2301      	movs	r3, #1
 800a77a:	e000      	b.n	800a77e <cdcd_open+0x242>
 800a77c:	2300      	movs	r3, #0
 800a77e:	f003 0301 	and.w	r3, r3, #1
 800a782:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 800a784:	f083 0301 	eor.w	r3, r3, #1
 800a788:	b2db      	uxtb	r3, r3
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	f040 80dd 	bne.w	800a94a <cdcd_open+0x40e>
 800a790:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a794:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a796:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a798:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a79a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a79c:	781b      	ldrb	r3, [r3, #0]
 800a79e:	461a      	mov	r2, r3
 800a7a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7a2:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 800a7a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 800a7a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a7ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 800a7b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a7b4:	785b      	ldrb	r3, [r3, #1]
 800a7b6:	2b05      	cmp	r3, #5
 800a7b8:	d107      	bne.n	800a7ca <cdcd_open+0x28e>
 800a7ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a7be:	78db      	ldrb	r3, [r3, #3]
 800a7c0:	f003 0303 	and.w	r3, r3, #3
 800a7c4:	b2db      	uxtb	r3, r3
 800a7c6:	2b02      	cmp	r3, #2
 800a7c8:	d00c      	beq.n	800a7e4 <cdcd_open+0x2a8>
 800a7ca:	4b14      	ldr	r3, [pc, #80]	@ (800a81c <cdcd_open+0x2e0>)
 800a7cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a7d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	f003 0301 	and.w	r3, r3, #1
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d000      	beq.n	800a7e0 <cdcd_open+0x2a4>
 800a7de:	be00      	bkpt	0x0000
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	e0c4      	b.n	800a96e <cdcd_open+0x432>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 800a7e4:	79fb      	ldrb	r3, [r7, #7]
 800a7e6:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f002 fd24 	bl	800d238 <usbd_edpt_open>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	f083 0301 	eor.w	r3, r3, #1
 800a7f6:	b2db      	uxtb	r3, r3
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d011      	beq.n	800a820 <cdcd_open+0x2e4>
 800a7fc:	4b07      	ldr	r3, [pc, #28]	@ (800a81c <cdcd_open+0x2e0>)
 800a7fe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a802:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f003 0301 	and.w	r3, r3, #1
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d000      	beq.n	800a812 <cdcd_open+0x2d6>
 800a810:	be00      	bkpt	0x0000
 800a812:	2300      	movs	r3, #0
 800a814:	e0ab      	b.n	800a96e <cdcd_open+0x432>
 800a816:	bf00      	nop
 800a818:	200013bc 	.word	0x200013bc
 800a81c:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 800a820:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a824:	789b      	ldrb	r3, [r3, #2]
 800a826:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a82a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800a82e:	09db      	lsrs	r3, r3, #7
 800a830:	b2db      	uxtb	r3, r3
 800a832:	2b01      	cmp	r3, #1
 800a834:	d135      	bne.n	800a8a2 <cdcd_open+0x366>
          tu_edpt_stream_t *stream_tx = &p_cdc->tx_stream;
 800a836:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a83a:	330c      	adds	r3, #12
 800a83c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a840:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a844:	637b      	str	r3, [r7, #52]	@ 0x34
 800a846:	79fb      	ldrb	r3, [r7, #7]
 800a848:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800a84c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a850:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s->hwid    = hwid;
 800a852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a854:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800a858:	701a      	strb	r2, [r3, #0]
  s->ep_addr = desc_ep->bEndpointAddress;
 800a85a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a85c:	789a      	ldrb	r2, [r3, #2]
 800a85e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a860:	709a      	strb	r2, [r3, #2]
 800a862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a864:	62bb      	str	r3, [r7, #40]	@ 0x28
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800a866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a868:	889b      	ldrh	r3, [r3, #4]
 800a86a:	b29b      	uxth	r3, r3
 800a86c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a870:	b29a      	uxth	r2, r3
  s->mps = tu_edpt_packet_size(desc_ep);
 800a872:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a874:	809a      	strh	r2, [r3, #4]
}
 800a876:	bf00      	nop

          tu_edpt_stream_open(stream_tx, rhport, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 800a878:	4b3f      	ldr	r3, [pc, #252]	@ (800a978 <cdcd_open+0x43c>)
 800a87a:	781b      	ldrb	r3, [r3, #0]
 800a87c:	f003 0302 	and.w	r3, r3, #2
 800a880:	b2db      	uxtb	r3, r3
 800a882:	2b00      	cmp	r3, #0
 800a884:	d004      	beq.n	800a890 <cdcd_open+0x354>
            tu_edpt_stream_write_xfer(stream_tx); // flush pending data
 800a886:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 800a88a:	f005 fc39 	bl	8010100 <tu_edpt_stream_write_xfer>
 800a88e:	e04e      	b.n	800a92e <cdcd_open+0x3f2>
 800a890:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a894:	627b      	str	r3, [r7, #36]	@ 0x24

TU_ATTR_ALWAYS_INLINE static inline void tu_edpt_stream_clear(tu_edpt_stream_t *s) {
  tu_fifo_clear(&s->ff);
 800a896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a898:	330c      	adds	r3, #12
 800a89a:	4618      	mov	r0, r3
 800a89c:	f000 fb75 	bl	800af8a <tu_fifo_clear>
}
 800a8a0:	e045      	b.n	800a92e <cdcd_open+0x3f2>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->rx_stream;
 800a8a2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a8a6:	3324      	adds	r3, #36	@ 0x24
 800a8a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a8ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a8b0:	623b      	str	r3, [r7, #32]
 800a8b2:	79fb      	ldrb	r3, [r7, #7]
 800a8b4:	77fb      	strb	r3, [r7, #31]
 800a8b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a8ba:	61bb      	str	r3, [r7, #24]
  s->hwid    = hwid;
 800a8bc:	6a3b      	ldr	r3, [r7, #32]
 800a8be:	7ffa      	ldrb	r2, [r7, #31]
 800a8c0:	701a      	strb	r2, [r3, #0]
  s->ep_addr = desc_ep->bEndpointAddress;
 800a8c2:	69bb      	ldr	r3, [r7, #24]
 800a8c4:	789a      	ldrb	r2, [r3, #2]
 800a8c6:	6a3b      	ldr	r3, [r7, #32]
 800a8c8:	709a      	strb	r2, [r3, #2]
 800a8ca:	69bb      	ldr	r3, [r7, #24]
 800a8cc:	617b      	str	r3, [r7, #20]
 800a8ce:	697b      	ldr	r3, [r7, #20]
 800a8d0:	889b      	ldrh	r3, [r3, #4]
 800a8d2:	b29b      	uxth	r3, r3
 800a8d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a8d8:	b29a      	uxth	r2, r3
  s->mps = tu_edpt_packet_size(desc_ep);
 800a8da:	6a3b      	ldr	r3, [r7, #32]
 800a8dc:	809a      	strh	r2, [r3, #4]
}
 800a8de:	bf00      	nop

          tu_edpt_stream_open(stream_rx, rhport, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 800a8e0:	4b25      	ldr	r3, [pc, #148]	@ (800a978 <cdcd_open+0x43c>)
 800a8e2:	781b      	ldrb	r3, [r3, #0]
 800a8e4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a8e8:	b2db      	uxtb	r3, r3
 800a8ea:	f083 0301 	eor.w	r3, r3, #1
 800a8ee:	b2db      	uxtb	r3, r3
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d008      	beq.n	800a906 <cdcd_open+0x3ca>
 800a8f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a8f8:	613b      	str	r3, [r7, #16]
  tu_fifo_clear(&s->ff);
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	330c      	adds	r3, #12
 800a8fe:	4618      	mov	r0, r3
 800a900:	f000 fb43 	bl	800af8a <tu_fifo_clear>
}
 800a904:	bf00      	nop
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(stream_rx) > 0, 0); // prepare for incoming data
 800a906:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 800a90a:	f005 fd0d 	bl	8010328 <tu_edpt_stream_read_xfer>
 800a90e:	4603      	mov	r3, r0
 800a910:	2b00      	cmp	r3, #0
 800a912:	d10c      	bne.n	800a92e <cdcd_open+0x3f2>
 800a914:	4b19      	ldr	r3, [pc, #100]	@ (800a97c <cdcd_open+0x440>)
 800a916:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a91a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f003 0301 	and.w	r3, r3, #1
 800a924:	2b00      	cmp	r3, #0
 800a926:	d000      	beq.n	800a92a <cdcd_open+0x3ee>
 800a928:	be00      	bkpt	0x0000
 800a92a:	2300      	movs	r3, #0
 800a92c:	e01f      	b.n	800a96e <cdcd_open+0x432>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 800a92e:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 800a932:	3301      	adds	r3, #1
 800a934:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
 800a938:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a93c:	791b      	ldrb	r3, [r3, #4]
 800a93e:	f897 20c3 	ldrb.w	r2, [r7, #195]	@ 0xc3
 800a942:	429a      	cmp	r2, r3
 800a944:	f4ff af02 	bcc.w	800a74c <cdcd_open+0x210>
 800a948:	e000      	b.n	800a94c <cdcd_open+0x410>
          break;
 800a94a:	bf00      	nop
 800a94c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a950:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a956:	68bb      	ldr	r3, [r7, #8]
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	461a      	mov	r2, r3
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 800a960:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 800a964:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	1ad3      	subs	r3, r2, r3
 800a96c:	b29b      	uxth	r3, r3
}
 800a96e:	4618      	mov	r0, r3
 800a970:	37c8      	adds	r7, #200	@ 0xc8
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}
 800a976:	bf00      	nop
 800a978:	20000024 	.word	0x20000024
 800a97c:	e000edf0 	.word	0xe000edf0

0800a980 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 800a980:	b580      	push	{r7, lr}
 800a982:	b08a      	sub	sp, #40	@ 0x28
 800a984:	af00      	add	r7, sp, #0
 800a986:	4603      	mov	r3, r0
 800a988:	603a      	str	r2, [r7, #0]
 800a98a:	71fb      	strb	r3, [r7, #7]
 800a98c:	460b      	mov	r3, r1
 800a98e:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	781b      	ldrb	r3, [r3, #0]
 800a994:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a998:	b2db      	uxtb	r3, r3
 800a99a:	2b20      	cmp	r3, #32
 800a99c:	d001      	beq.n	800a9a2 <cdcd_control_xfer_cb+0x22>
 800a99e:	2300      	movs	r3, #0
 800a9a0:	e0d9      	b.n	800ab56 <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a9a8:	e014      	b.n	800a9d4 <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 800a9aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a9ae:	22bc      	movs	r2, #188	@ 0xbc
 800a9b0:	fb02 f303 	mul.w	r3, r2, r3
 800a9b4:	4a6a      	ldr	r2, [pc, #424]	@ (800ab60 <cdcd_control_xfer_cb+0x1e0>)
 800a9b6:	4413      	add	r3, r2
 800a9b8:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 800a9ba:	6a3b      	ldr	r3, [r7, #32]
 800a9bc:	785b      	ldrb	r3, [r3, #1]
 800a9be:	461a      	mov	r2, r3
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	889b      	ldrh	r3, [r3, #4]
 800a9c4:	b29b      	uxth	r3, r3
 800a9c6:	429a      	cmp	r2, r3
 800a9c8:	d009      	beq.n	800a9de <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 800a9ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a9d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d0e6      	beq.n	800a9aa <cdcd_control_xfer_cb+0x2a>
 800a9dc:	e000      	b.n	800a9e0 <cdcd_control_xfer_cb+0x60>
      break;
 800a9de:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 800a9e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d001      	beq.n	800a9ec <cdcd_control_xfer_cb+0x6c>
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	e0b4      	b.n	800ab56 <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	785b      	ldrb	r3, [r3, #1]
 800a9f0:	3b20      	subs	r3, #32
 800a9f2:	2b03      	cmp	r3, #3
 800a9f4:	f200 80a5 	bhi.w	800ab42 <cdcd_control_xfer_cb+0x1c2>
 800a9f8:	a201      	add	r2, pc, #4	@ (adr r2, 800aa00 <cdcd_control_xfer_cb+0x80>)
 800a9fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9fe:	bf00      	nop
 800aa00:	0800aa11 	.word	0x0800aa11
 800aa04:	0800aa41 	.word	0x0800aa41
 800aa08:	0800aa59 	.word	0x0800aa59
 800aa0c:	0800ab17 	.word	0x0800ab17
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 800aa10:	79bb      	ldrb	r3, [r7, #6]
 800aa12:	2b01      	cmp	r3, #1
 800aa14:	d107      	bne.n	800aa26 <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800aa16:	6a3b      	ldr	r3, [r7, #32]
 800aa18:	1d1a      	adds	r2, r3, #4
 800aa1a:	79f8      	ldrb	r0, [r7, #7]
 800aa1c:	2307      	movs	r3, #7
 800aa1e:	6839      	ldr	r1, [r7, #0]
 800aa20:	f002 feee 	bl	800d800 <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 800aa24:	e08f      	b.n	800ab46 <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 800aa26:	79bb      	ldrb	r3, [r7, #6]
 800aa28:	2b03      	cmp	r3, #3
 800aa2a:	f040 808c 	bne.w	800ab46 <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 800aa2e:	6a3b      	ldr	r3, [r7, #32]
 800aa30:	1d1a      	adds	r2, r3, #4
 800aa32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aa36:	4611      	mov	r1, r2
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f7ff fc03 	bl	800a244 <tud_cdc_line_coding_cb>
      break;
 800aa3e:	e082      	b.n	800ab46 <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 800aa40:	79bb      	ldrb	r3, [r7, #6]
 800aa42:	2b01      	cmp	r3, #1
 800aa44:	f040 8081 	bne.w	800ab4a <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800aa48:	6a3b      	ldr	r3, [r7, #32]
 800aa4a:	1d1a      	adds	r2, r3, #4
 800aa4c:	79f8      	ldrb	r0, [r7, #7]
 800aa4e:	2307      	movs	r3, #7
 800aa50:	6839      	ldr	r1, [r7, #0]
 800aa52:	f002 fed5 	bl	800d800 <tud_control_xfer>
      }
      break;
 800aa56:	e078      	b.n	800ab4a <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 800aa58:	79bb      	ldrb	r3, [r7, #6]
 800aa5a:	2b01      	cmp	r3, #1
 800aa5c:	d105      	bne.n	800aa6a <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 800aa5e:	79fb      	ldrb	r3, [r7, #7]
 800aa60:	6839      	ldr	r1, [r7, #0]
 800aa62:	4618      	mov	r0, r3
 800aa64:	f002 fe48 	bl	800d6f8 <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 800aa68:	e071      	b.n	800ab4e <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 800aa6a:	79bb      	ldrb	r3, [r7, #6]
 800aa6c:	2b03      	cmp	r3, #3
 800aa6e:	d16e      	bne.n	800ab4e <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	885b      	ldrh	r3, [r3, #2]
 800aa74:	b29b      	uxth	r3, r3
 800aa76:	613b      	str	r3, [r7, #16]
 800aa78:	2300      	movs	r3, #0
 800aa7a:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800aa7c:	7bfb      	ldrb	r3, [r7, #15]
 800aa7e:	693a      	ldr	r2, [r7, #16]
 800aa80:	fa22 f303 	lsr.w	r3, r2, r3
 800aa84:	f003 0301 	and.w	r3, r3, #1
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	bf14      	ite	ne
 800aa8c:	2301      	movne	r3, #1
 800aa8e:	2300      	moveq	r3, #0
 800aa90:	b2db      	uxtb	r3, r3
 800aa92:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	885b      	ldrh	r3, [r3, #2]
 800aa98:	b29b      	uxth	r3, r3
 800aa9a:	61bb      	str	r3, [r7, #24]
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	75fb      	strb	r3, [r7, #23]
 800aaa0:	7dfb      	ldrb	r3, [r7, #23]
 800aaa2:	69ba      	ldr	r2, [r7, #24]
 800aaa4:	fa22 f303 	lsr.w	r3, r2, r3
 800aaa8:	f003 0301 	and.w	r3, r3, #1
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	bf14      	ite	ne
 800aab0:	2301      	movne	r3, #1
 800aab2:	2300      	moveq	r3, #0
 800aab4:	b2db      	uxtb	r3, r3
 800aab6:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	885b      	ldrh	r3, [r3, #2]
 800aabc:	b29b      	uxth	r3, r3
 800aabe:	b2da      	uxtb	r2, r3
 800aac0:	6a3b      	ldr	r3, [r7, #32]
 800aac2:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 800aac4:	4b27      	ldr	r3, [pc, #156]	@ (800ab64 <cdcd_control_xfer_cb+0x1e4>)
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	f003 0304 	and.w	r3, r3, #4
 800aacc:	b2db      	uxtb	r3, r3
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d013      	beq.n	800aafa <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->tx_stream.ff, !dtr);
 800aad2:	6a3b      	ldr	r3, [r7, #32]
 800aad4:	f103 0218 	add.w	r2, r3, #24
 800aad8:	7ffb      	ldrb	r3, [r7, #31]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	bf14      	ite	ne
 800aade:	2301      	movne	r3, #1
 800aae0:	2300      	moveq	r3, #0
 800aae2:	b2db      	uxtb	r3, r3
 800aae4:	f083 0301 	eor.w	r3, r3, #1
 800aae8:	b2db      	uxtb	r3, r3
 800aaea:	f003 0301 	and.w	r3, r3, #1
 800aaee:	b2db      	uxtb	r3, r3
 800aaf0:	4619      	mov	r1, r3
 800aaf2:	4610      	mov	r0, r2
 800aaf4:	f000 fa59 	bl	800afaa <tu_fifo_set_overwritable>
 800aaf8:	e005      	b.n	800ab06 <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->tx_stream.ff, false);
 800aafa:	6a3b      	ldr	r3, [r7, #32]
 800aafc:	3318      	adds	r3, #24
 800aafe:	2100      	movs	r1, #0
 800ab00:	4618      	mov	r0, r3
 800ab02:	f000 fa52 	bl	800afaa <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 800ab06:	7fba      	ldrb	r2, [r7, #30]
 800ab08:	7ff9      	ldrb	r1, [r7, #31]
 800ab0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f7ff fb89 	bl	800a226 <tud_cdc_line_state_cb>
      break;
 800ab14:	e01b      	b.n	800ab4e <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 800ab16:	79bb      	ldrb	r3, [r7, #6]
 800ab18:	2b01      	cmp	r3, #1
 800ab1a:	d105      	bne.n	800ab28 <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 800ab1c:	79fb      	ldrb	r3, [r7, #7]
 800ab1e:	6839      	ldr	r1, [r7, #0]
 800ab20:	4618      	mov	r0, r3
 800ab22:	f002 fde9 	bl	800d6f8 <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 800ab26:	e014      	b.n	800ab52 <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 800ab28:	79bb      	ldrb	r3, [r7, #6]
 800ab2a:	2b03      	cmp	r3, #3
 800ab2c:	d111      	bne.n	800ab52 <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	885b      	ldrh	r3, [r3, #2]
 800ab32:	b29a      	uxth	r2, r3
 800ab34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ab38:	4611      	mov	r1, r2
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f7ff fb8e 	bl	800a25c <tud_cdc_send_break_cb>
      break;
 800ab40:	e007      	b.n	800ab52 <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 800ab42:	2300      	movs	r3, #0
 800ab44:	e007      	b.n	800ab56 <cdcd_control_xfer_cb+0x1d6>
      break;
 800ab46:	bf00      	nop
 800ab48:	e004      	b.n	800ab54 <cdcd_control_xfer_cb+0x1d4>
      break;
 800ab4a:	bf00      	nop
 800ab4c:	e002      	b.n	800ab54 <cdcd_control_xfer_cb+0x1d4>
      break;
 800ab4e:	bf00      	nop
 800ab50:	e000      	b.n	800ab54 <cdcd_control_xfer_cb+0x1d4>
      break;
 800ab52:	bf00      	nop
  }

  return true;
 800ab54:	2301      	movs	r3, #1
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3728      	adds	r7, #40	@ 0x28
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd80      	pop	{r7, pc}
 800ab5e:	bf00      	nop
 800ab60:	200013bc 	.word	0x200013bc
 800ab64:	20000024 	.word	0x20000024

0800ab68 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b098      	sub	sp, #96	@ 0x60
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	603b      	str	r3, [r7, #0]
 800ab70:	4603      	mov	r3, r0
 800ab72:	71fb      	strb	r3, [r7, #7]
 800ab74:	460b      	mov	r3, r1
 800ab76:	71bb      	strb	r3, [r7, #6]
 800ab78:	4613      	mov	r3, r2
 800ab7a:	717b      	strb	r3, [r7, #5]
 800ab7c:	79bb      	ldrb	r3, [r7, #6]
 800ab7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800ab82:	2300      	movs	r3, #0
 800ab84:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ab88:	e026      	b.n	800abd8 <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 800ab8a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800ab8e:	22bc      	movs	r2, #188	@ 0xbc
 800ab90:	fb02 f303 	mul.w	r3, r2, r3
 800ab94:	4a7b      	ldr	r2, [pc, #492]	@ (800ad84 <cdcd_xfer_cb+0x21c>)
 800ab96:	4413      	add	r3, r2
 800ab98:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->rx_stream.ep_addr || ep_addr == p_cdc->tx_stream.ep_addr ||
 800ab9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab9c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800aba0:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800aba4:	429a      	cmp	r2, r3
 800aba6:	d00f      	beq.n	800abc8 <cdcd_xfer_cb+0x60>
 800aba8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abaa:	7b9b      	ldrb	r3, [r3, #14]
 800abac:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800abb0:	429a      	cmp	r2, r3
 800abb2:	d009      	beq.n	800abc8 <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 800abb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abb6:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->rx_stream.ep_addr || ep_addr == p_cdc->tx_stream.ep_addr ||
 800abb8:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800abbc:	429a      	cmp	r2, r3
 800abbe:	d106      	bne.n	800abce <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 800abc0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d002      	beq.n	800abce <cdcd_xfer_cb+0x66>
      return idx;
 800abc8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800abcc:	e009      	b.n	800abe2 <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800abce:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800abd2:	3301      	adds	r3, #1
 800abd4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800abd8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d0d4      	beq.n	800ab8a <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 800abe0:	23ff      	movs	r3, #255	@ 0xff
  (void)rhport;
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 800abe2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 800abe6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800abea:	2b00      	cmp	r3, #0
 800abec:	d00a      	beq.n	800ac04 <cdcd_xfer_cb+0x9c>
 800abee:	4b66      	ldr	r3, [pc, #408]	@ (800ad88 <cdcd_xfer_cb+0x220>)
 800abf0:	647b      	str	r3, [r7, #68]	@ 0x44
 800abf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f003 0301 	and.w	r3, r3, #1
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d000      	beq.n	800ac00 <cdcd_xfer_cb+0x98>
 800abfe:	be00      	bkpt	0x0000
 800ac00:	2300      	movs	r3, #0
 800ac02:	e0ba      	b.n	800ad7a <cdcd_xfer_cb+0x212>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 800ac04:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ac08:	22bc      	movs	r2, #188	@ 0xbc
 800ac0a:	fb02 f303 	mul.w	r3, r2, r3
 800ac0e:	4a5d      	ldr	r2, [pc, #372]	@ (800ad84 <cdcd_xfer_cb+0x21c>)
 800ac10:	4413      	add	r3, r2
 800ac12:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->rx_stream;
 800ac14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac16:	3324      	adds	r3, #36	@ 0x24
 800ac18:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->tx_stream;
 800ac1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac1c:	330c      	adds	r3, #12
 800ac1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 800ac20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac22:	789b      	ldrb	r3, [r3, #2]
 800ac24:	79ba      	ldrb	r2, [r7, #6]
 800ac26:	429a      	cmp	r2, r3
 800ac28:	f040 8088 	bne.w	800ad3c <cdcd_xfer_cb+0x1d4>
 800ac2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	637b      	str	r3, [r7, #52]	@ 0x34
uint32_t tu_edpt_stream_read_xfer(tu_edpt_stream_t *s);

// Complete read transfer by writing EP -> FIFO. Must be called in the transfer complete callback
TU_ATTR_ALWAYS_INLINE static inline
void tu_edpt_stream_read_xfer_complete(tu_edpt_stream_t* s, uint32_t xferred_bytes) {
  if (s->ep_buf != NULL) {
 800ac34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac36:	689b      	ldr	r3, [r3, #8]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d010      	beq.n	800ac5e <cdcd_xfer_cb+0xf6>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t)xferred_bytes);
 800ac3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac3e:	f103 020c 	add.w	r2, r3, #12
 800ac42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac44:	689b      	ldr	r3, [r3, #8]
 800ac46:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ac48:	b289      	uxth	r1, r1
 800ac4a:	633a      	str	r2, [r7, #48]	@ 0x30
 800ac4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac4e:	460b      	mov	r3, r1
 800ac50:	857b      	strh	r3, [r7, #42]	@ 0x2a
// Write API
//--------------------------------------------------------------------+
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode);
bool     tu_fifo_write(tu_fifo_t *f, const void *data);
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_write_n(tu_fifo_t *f, const void *data, uint16_t n) {
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800ac52:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800ac54:	2300      	movs	r3, #0
 800ac56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ac5a:	f000 fcfe 	bl	800b65a <tu_fifo_write_n_access_mode>
  }
}
 800ac5e:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 800ac60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac62:	7adb      	ldrb	r3, [r3, #11]
 800ac64:	2bff      	cmp	r3, #255	@ 0xff
 800ac66:	d04a      	beq.n	800acfe <cdcd_xfer_cb+0x196>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 800ac68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac6a:	330c      	adds	r3, #12
 800ac6c:	f107 020c 	add.w	r2, r7, #12
 800ac70:	4611      	mov	r1, r2
 800ac72:	4618      	mov	r0, r3
 800ac74:	f000 fec0 	bl	800b9f8 <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 800ac78:	8abb      	ldrh	r3, [r7, #20]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d005      	beq.n	800ac8a <cdcd_xfer_cb+0x122>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 800ac7e:	69ba      	ldr	r2, [r7, #24]
 800ac80:	8abb      	ldrh	r3, [r7, #20]
 800ac82:	3b01      	subs	r3, #1
 800ac84:	4413      	add	r3, r2
 800ac86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ac88:	e00a      	b.n	800aca0 <cdcd_xfer_cb+0x138>
      } else if (buf_info.linear.len > 0) {
 800ac8a:	89bb      	ldrh	r3, [r7, #12]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d005      	beq.n	800ac9c <cdcd_xfer_cb+0x134>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 800ac90:	693a      	ldr	r2, [r7, #16]
 800ac92:	89bb      	ldrh	r3, [r7, #12]
 800ac94:	3b01      	subs	r3, #1
 800ac96:	4413      	add	r3, r2
 800ac98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ac9a:	e001      	b.n	800aca0 <cdcd_xfer_cb+0x138>
      } else {
        ptr = NULL;                                      // no data
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 800aca0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d02b      	beq.n	800acfe <cdcd_xfer_cb+0x196>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 800aca6:	2300      	movs	r3, #0
 800aca8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800acaa:	e022      	b.n	800acf2 <cdcd_xfer_cb+0x18a>
          if (p_cdc->wanted_char == (char)*ptr) {
 800acac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acae:	7ada      	ldrb	r2, [r3, #11]
 800acb0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800acb2:	781b      	ldrb	r3, [r3, #0]
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d108      	bne.n	800acca <cdcd_xfer_cb+0x162>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 800acb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acba:	7ada      	ldrb	r2, [r3, #11]
 800acbc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800acc0:	4611      	mov	r1, r2
 800acc2:	4618      	mov	r0, r3
 800acc4:	f7ff fa8b 	bl	800a1de <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 800acc8:	e019      	b.n	800acfe <cdcd_xfer_cb+0x196>
          }

          if (ptr == buf_info.wrapped.ptr) {
 800acca:	69bb      	ldr	r3, [r7, #24]
 800accc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800acce:	429a      	cmp	r2, r3
 800acd0:	d105      	bne.n	800acde <cdcd_xfer_cb+0x176>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 800acd2:	693a      	ldr	r2, [r7, #16]
 800acd4:	89bb      	ldrh	r3, [r7, #12]
 800acd6:	3b01      	subs	r3, #1
 800acd8:	4413      	add	r3, r2
 800acda:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800acdc:	e006      	b.n	800acec <cdcd_xfer_cb+0x184>
          } else if (ptr == buf_info.linear.ptr) {
 800acde:	693b      	ldr	r3, [r7, #16]
 800ace0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ace2:	429a      	cmp	r2, r3
 800ace4:	d00a      	beq.n	800acfc <cdcd_xfer_cb+0x194>
            break;                                         // reached the beginning
          } else {
            ptr--;
 800ace6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ace8:	3b01      	subs	r3, #1
 800acea:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 800acec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acee:	3301      	adds	r3, #1
 800acf0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800acf2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	429a      	cmp	r2, r3
 800acf8:	d3d8      	bcc.n	800acac <cdcd_xfer_cb+0x144>
 800acfa:	e000      	b.n	800acfe <cdcd_xfer_cb+0x196>
            break;                                         // reached the beginning
 800acfc:	bf00      	nop
 800acfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad00:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_fifo_empty(&s->ff);
 800ad02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad04:	330c      	adds	r3, #12
 800ad06:	623b      	str	r3, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_depth(const tu_fifo_t *f) {
  return f->depth;
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_empty(const tu_fifo_t *f) {
  const uint16_t wr_idx = f->wr_idx;
 800ad08:	6a3b      	ldr	r3, [r7, #32]
 800ad0a:	891b      	ldrh	r3, [r3, #8]
 800ad0c:	83fb      	strh	r3, [r7, #30]
  const uint16_t rd_idx = f->rd_idx;
 800ad0e:	6a3b      	ldr	r3, [r7, #32]
 800ad10:	895b      	ldrh	r3, [r3, #10]
 800ad12:	83bb      	strh	r3, [r7, #28]
  return wr_idx == rd_idx;
 800ad14:	8bfa      	ldrh	r2, [r7, #30]
 800ad16:	8bbb      	ldrh	r3, [r7, #28]
 800ad18:	429a      	cmp	r2, r3
 800ad1a:	bf0c      	ite	eq
 800ad1c:	2301      	moveq	r3, #1
 800ad1e:	2300      	movne	r3, #0
 800ad20:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 800ad22:	f083 0301 	eor.w	r3, r3, #1
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d004      	beq.n	800ad36 <cdcd_xfer_cb+0x1ce>
      tud_cdc_rx_cb(itf);
 800ad2c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ad30:	4618      	mov	r0, r3
 800ad32:	f7ff fa49 	bl	800a1c8 <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(stream_rx); // prepare for more data
 800ad36:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800ad38:	f005 faf6 	bl	8010328 <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 800ad3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad3e:	789b      	ldrb	r3, [r3, #2]
 800ad40:	79ba      	ldrb	r2, [r7, #6]
 800ad42:	429a      	cmp	r2, r3
 800ad44:	d10e      	bne.n	800ad64 <cdcd_xfer_cb+0x1fc>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 800ad46:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	f7ff fa55 	bl	800a1fa <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(stream_tx)) {
 800ad50:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800ad52:	f005 f9d5 	bl	8010100 <tu_edpt_stream_write_xfer>
 800ad56:	4603      	mov	r3, r0
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d103      	bne.n	800ad64 <cdcd_xfer_cb+0x1fc>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(stream_tx, xferred_bytes);
 800ad5c:	6839      	ldr	r1, [r7, #0]
 800ad5e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800ad60:	f005 f980 	bl	8010064 <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 800ad64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad66:	789b      	ldrb	r3, [r3, #2]
 800ad68:	79ba      	ldrb	r2, [r7, #6]
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d104      	bne.n	800ad78 <cdcd_xfer_cb+0x210>
    tud_cdc_notify_complete_cb(itf);
 800ad6e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ad72:	4618      	mov	r0, r3
 800ad74:	f7ff fa4c 	bl	800a210 <tud_cdc_notify_complete_cb>
  }

  return true;
 800ad78:	2301      	movs	r3, #1
}
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	3760      	adds	r7, #96	@ 0x60
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	bd80      	pop	{r7, pc}
 800ad82:	bf00      	nop
 800ad84:	200013bc 	.word	0x200013bc
 800ad88:	e000edf0 	.word	0xe000edf0

0800ad8c <dfu_rtd_init>:
//--------------------------------------------------------------------+

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void dfu_rtd_init(void) {
 800ad8c:	b480      	push	{r7}
 800ad8e:	af00      	add	r7, sp, #0
}
 800ad90:	bf00      	nop
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr

0800ad9a <dfu_rtd_deinit>:

bool dfu_rtd_deinit(void) {
 800ad9a:	b480      	push	{r7}
 800ad9c:	af00      	add	r7, sp, #0
  return true;
 800ad9e:	2301      	movs	r3, #1
}
 800ada0:	4618      	mov	r0, r3
 800ada2:	46bd      	mov	sp, r7
 800ada4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada8:	4770      	bx	lr

0800adaa <dfu_rtd_reset>:

void dfu_rtd_reset(uint8_t rhport) {
 800adaa:	b480      	push	{r7}
 800adac:	b083      	sub	sp, #12
 800adae:	af00      	add	r7, sp, #0
 800adb0:	4603      	mov	r3, r0
 800adb2:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
}
 800adb4:	bf00      	nop
 800adb6:	370c      	adds	r7, #12
 800adb8:	46bd      	mov	sp, r7
 800adba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbe:	4770      	bx	lr

0800adc0 <dfu_rtd_open>:

uint16_t dfu_rtd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len)
{
 800adc0:	b480      	push	{r7}
 800adc2:	b08b      	sub	sp, #44	@ 0x2c
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	4603      	mov	r3, r0
 800adc8:	6039      	str	r1, [r7, #0]
 800adca:	71fb      	strb	r3, [r7, #7]
 800adcc:	4613      	mov	r3, r2
 800adce:	80bb      	strh	r3, [r7, #4]
  (void) rhport;
  (void) max_len;

  // Ensure this is DFU Runtime
  TU_VERIFY((itf_desc->bInterfaceSubClass == TUD_DFU_APP_SUBCLASS) &&
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	799b      	ldrb	r3, [r3, #6]
 800add4:	2b01      	cmp	r3, #1
 800add6:	d103      	bne.n	800ade0 <dfu_rtd_open+0x20>
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	79db      	ldrb	r3, [r3, #7]
 800addc:	2b01      	cmp	r3, #1
 800adde:	d001      	beq.n	800ade4 <dfu_rtd_open+0x24>
 800ade0:	2300      	movs	r3, #0
 800ade2:	e025      	b.n	800ae30 <dfu_rtd_open+0x70>
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800ade8:	69bb      	ldr	r3, [r7, #24]
 800adea:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800adec:	697b      	ldr	r3, [r7, #20]
 800adee:	781b      	ldrb	r3, [r3, #0]
 800adf0:	461a      	mov	r2, r3
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	4413      	add	r3, r2
            (itf_desc->bInterfaceProtocol == DFU_PROTOCOL_RT), 0);

  uint8_t const * p_desc = tu_desc_next( itf_desc );
 800adf6:	623b      	str	r3, [r7, #32]
  uint16_t drv_len = sizeof(tusb_desc_interface_t);
 800adf8:	2309      	movs	r3, #9
 800adfa:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800adfc:	6a3b      	ldr	r3, [r7, #32]
 800adfe:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800ae00:	69fb      	ldr	r3, [r7, #28]
 800ae02:	3301      	adds	r3, #1
 800ae04:	781b      	ldrb	r3, [r3, #0]

  if ( TUSB_DESC_FUNCTIONAL == tu_desc_type(p_desc) )
 800ae06:	2b21      	cmp	r3, #33	@ 0x21
 800ae08:	d111      	bne.n	800ae2e <dfu_rtd_open+0x6e>
 800ae0a:	6a3b      	ldr	r3, [r7, #32]
 800ae0c:	60bb      	str	r3, [r7, #8]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	781b      	ldrb	r3, [r3, #0]
  {
    drv_len += tu_desc_len(p_desc);
 800ae12:	461a      	mov	r2, r3
 800ae14:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ae16:	4413      	add	r3, r2
 800ae18:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ae1a:	6a3b      	ldr	r3, [r7, #32]
 800ae1c:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800ae1e:	693b      	ldr	r3, [r7, #16]
 800ae20:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	461a      	mov	r2, r3
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 800ae2c:	623b      	str	r3, [r7, #32]
  }

  return drv_len;
 800ae2e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800ae30:	4618      	mov	r0, r3
 800ae32:	372c      	adds	r7, #44	@ 0x2c
 800ae34:	46bd      	mov	sp, r7
 800ae36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3a:	4770      	bx	lr

0800ae3c <dfu_rtd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool dfu_rtd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b088      	sub	sp, #32
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	4603      	mov	r3, r0
 800ae44:	603a      	str	r2, [r7, #0]
 800ae46:	71fb      	strb	r3, [r7, #7]
 800ae48:	460b      	mov	r3, r1
 800ae4a:	71bb      	strb	r3, [r7, #6]
  // nothing to do with DATA or ACK stage
  if ( stage != CONTROL_STAGE_SETUP ) return true;
 800ae4c:	79bb      	ldrb	r3, [r7, #6]
 800ae4e:	2b01      	cmp	r3, #1
 800ae50:	d001      	beq.n	800ae56 <dfu_rtd_control_xfer_cb+0x1a>
 800ae52:	2301      	movs	r3, #1
 800ae54:	e062      	b.n	800af1c <dfu_rtd_control_xfer_cb+0xe0>

  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	781b      	ldrb	r3, [r3, #0]
 800ae5a:	f003 031f 	and.w	r3, r3, #31
 800ae5e:	b2db      	uxtb	r3, r3
 800ae60:	2b01      	cmp	r3, #1
 800ae62:	d001      	beq.n	800ae68 <dfu_rtd_control_xfer_cb+0x2c>
 800ae64:	2300      	movs	r3, #0
 800ae66:	e059      	b.n	800af1c <dfu_rtd_control_xfer_cb+0xe0>

  // dfu-util will try to claim the interface with SET_INTERFACE request before sending DFU request
  if ( TUSB_REQ_TYPE_STANDARD == request->bmRequestType_bit.type &&
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	781b      	ldrb	r3, [r3, #0]
 800ae6c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ae70:	b2db      	uxtb	r3, r3
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d10a      	bne.n	800ae8c <dfu_rtd_control_xfer_cb+0x50>
       TUSB_REQ_SET_INTERFACE == request->bRequest )
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	785b      	ldrb	r3, [r3, #1]
  if ( TUSB_REQ_TYPE_STANDARD == request->bmRequestType_bit.type &&
 800ae7a:	2b0b      	cmp	r3, #11
 800ae7c:	d106      	bne.n	800ae8c <dfu_rtd_control_xfer_cb+0x50>
  {
    tud_control_status(rhport, request);
 800ae7e:	79fb      	ldrb	r3, [r7, #7]
 800ae80:	6839      	ldr	r1, [r7, #0]
 800ae82:	4618      	mov	r0, r3
 800ae84:	f002 fc38 	bl	800d6f8 <tud_control_status>
    return true;
 800ae88:	2301      	movs	r3, #1
 800ae8a:	e047      	b.n	800af1c <dfu_rtd_control_xfer_cb+0xe0>
  }

  // Handle class request only from here
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	781b      	ldrb	r3, [r3, #0]
 800ae90:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ae94:	b2db      	uxtb	r3, r3
 800ae96:	2b20      	cmp	r3, #32
 800ae98:	d001      	beq.n	800ae9e <dfu_rtd_control_xfer_cb+0x62>
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	e03e      	b.n	800af1c <dfu_rtd_control_xfer_cb+0xe0>

  switch (request->bRequest)
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	785b      	ldrb	r3, [r3, #1]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d002      	beq.n	800aeac <dfu_rtd_control_xfer_cb+0x70>
 800aea6:	2b03      	cmp	r3, #3
 800aea8:	d008      	beq.n	800aebc <dfu_rtd_control_xfer_cb+0x80>
 800aeaa:	e034      	b.n	800af16 <dfu_rtd_control_xfer_cb+0xda>
  {
    case DFU_REQUEST_DETACH:
    {
      TU_LOG_DRV("  DFU RT Request: DETACH\r\n");
      tud_control_status(rhport, request);
 800aeac:	79fb      	ldrb	r3, [r7, #7]
 800aeae:	6839      	ldr	r1, [r7, #0]
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	f002 fc21 	bl	800d6f8 <tud_control_status>
      tud_dfu_runtime_reboot_to_dfu_cb();
 800aeb6:	f7f7 fdb1 	bl	8002a1c <tud_dfu_runtime_reboot_to_dfu_cb>
    }
    break;
 800aeba:	e02e      	b.n	800af1a <dfu_rtd_control_xfer_cb+0xde>
 800aebc:	f107 0308 	add.w	r3, r7, #8
 800aec0:	61fb      	str	r3, [r7, #28]
 800aec2:	2306      	movs	r3, #6
 800aec4:	61bb      	str	r3, [r7, #24]
 800aec6:	2300      	movs	r3, #0
 800aec8:	617b      	str	r3, [r7, #20]
 800aeca:	2306      	movs	r3, #6
 800aecc:	613b      	str	r3, [r7, #16]
  if (dest == NULL) {
 800aece:	69fb      	ldr	r3, [r7, #28]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d102      	bne.n	800aeda <dfu_rtd_control_xfer_cb+0x9e>
    return -1;
 800aed4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aed8:	e011      	b.n	800aefe <dfu_rtd_control_xfer_cb+0xc2>
  if (count == 0u) {
 800aeda:	693b      	ldr	r3, [r7, #16]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d101      	bne.n	800aee4 <dfu_rtd_control_xfer_cb+0xa8>
    return 0;
 800aee0:	2300      	movs	r3, #0
 800aee2:	e00c      	b.n	800aefe <dfu_rtd_control_xfer_cb+0xc2>
  if (count > destsz) {
 800aee4:	69ba      	ldr	r2, [r7, #24]
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	429a      	cmp	r2, r3
 800aeea:	d202      	bcs.n	800aef2 <dfu_rtd_control_xfer_cb+0xb6>
    return -1;
 800aeec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aef0:	e005      	b.n	800aefe <dfu_rtd_control_xfer_cb+0xc2>
  (void) memset(dest, ch, count);
 800aef2:	693a      	ldr	r2, [r7, #16]
 800aef4:	6979      	ldr	r1, [r7, #20]
 800aef6:	69f8      	ldr	r0, [r7, #28]
 800aef8:	f007 fbef 	bl	80126da <memset>
  return 0;
 800aefc:	2300      	movs	r3, #0
    case DFU_REQUEST_GETSTATUS:
    {
      TU_LOG_DRV("  DFU RT Request: GETSTATUS\r\n");
      dfu_status_response_t resp;
      // Status = OK, Poll timeout is ignored during RT, State = APP_IDLE, IString = 0
      TU_VERIFY(tu_memset_s(&resp, sizeof(resp), 0x00, sizeof(resp))==0);
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d001      	beq.n	800af06 <dfu_rtd_control_xfer_cb+0xca>
 800af02:	2300      	movs	r3, #0
 800af04:	e00a      	b.n	800af1c <dfu_rtd_control_xfer_cb+0xe0>
      tud_control_xfer(rhport, request, &resp, sizeof(dfu_status_response_t));
 800af06:	f107 0208 	add.w	r2, r7, #8
 800af0a:	79f8      	ldrb	r0, [r7, #7]
 800af0c:	2306      	movs	r3, #6
 800af0e:	6839      	ldr	r1, [r7, #0]
 800af10:	f002 fc76 	bl	800d800 <tud_control_xfer>
    }
    break;
 800af14:	e001      	b.n	800af1a <dfu_rtd_control_xfer_cb+0xde>

    default:
    {
      TU_LOG_DRV("  DFU RT Unexpected Request: %d\r\n", request->bRequest);
      return false; // stall unsupported request
 800af16:	2300      	movs	r3, #0
 800af18:	e000      	b.n	800af1c <dfu_rtd_control_xfer_cb+0xe0>
    }
  }

  return true;
 800af1a:	2301      	movs	r3, #1
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3720      	adds	r7, #32
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}

0800af24 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 800af24:	b480      	push	{r7}
 800af26:	b085      	sub	sp, #20
 800af28:	af00      	add	r7, sp, #0
 800af2a:	60f8      	str	r0, [r7, #12]
 800af2c:	60b9      	str	r1, [r7, #8]
 800af2e:	4611      	mov	r1, r2
 800af30:	461a      	mov	r2, r3
 800af32:	460b      	mov	r3, r1
 800af34:	80fb      	strh	r3, [r7, #6]
 800af36:	4613      	mov	r3, r2
 800af38:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 800af3a:	88fb      	ldrh	r3, [r7, #6]
 800af3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800af40:	d901      	bls.n	800af46 <tu_fifo_config+0x22>
    return false;
 800af42:	2300      	movs	r3, #0
 800af44:	e01b      	b.n	800af7e <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	68ba      	ldr	r2, [r7, #8]
 800af4a:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	88fa      	ldrh	r2, [r7, #6]
 800af50:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 800af52:	88bb      	ldrh	r3, [r7, #4]
 800af54:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800af58:	b299      	uxth	r1, r3
 800af5a:	68fa      	ldr	r2, [r7, #12]
 800af5c:	88d3      	ldrh	r3, [r2, #6]
 800af5e:	f361 030e 	bfi	r3, r1, #0, #15
 800af62:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 800af64:	68fa      	ldr	r2, [r7, #12]
 800af66:	79d3      	ldrb	r3, [r2, #7]
 800af68:	7e39      	ldrb	r1, [r7, #24]
 800af6a:	f361 13c7 	bfi	r3, r1, #7, #1
 800af6e:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	2200      	movs	r2, #0
 800af74:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	2200      	movs	r2, #0
 800af7a:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800af7c:	2301      	movs	r3, #1
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3714      	adds	r7, #20
 800af82:	46bd      	mov	sp, r7
 800af84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af88:	4770      	bx	lr

0800af8a <tu_fifo_clear>:

// clear fifo by resetting read and write indices
void tu_fifo_clear(tu_fifo_t *f) {
 800af8a:	b480      	push	{r7}
 800af8c:	b083      	sub	sp, #12
 800af8e:	af00      	add	r7, sp, #0
 800af90:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2200      	movs	r2, #0
 800af96:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2200      	movs	r2, #0
 800af9c:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
}
 800af9e:	bf00      	nop
 800afa0:	370c      	adds	r7, #12
 800afa2:	46bd      	mov	sp, r7
 800afa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa8:	4770      	bx	lr

0800afaa <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
void tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 800afaa:	b480      	push	{r7}
 800afac:	b083      	sub	sp, #12
 800afae:	af00      	add	r7, sp, #0
 800afb0:	6078      	str	r0, [r7, #4]
 800afb2:	460b      	mov	r3, r1
 800afb4:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	79db      	ldrb	r3, [r3, #7]
 800afba:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800afbe:	b2db      	uxtb	r3, r3
 800afc0:	78fa      	ldrb	r2, [r7, #3]
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d006      	beq.n	800afd4 <tu_fifo_set_overwritable+0x2a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 800afc6:	687a      	ldr	r2, [r7, #4]
 800afc8:	79d3      	ldrb	r3, [r2, #7]
 800afca:	78f9      	ldrb	r1, [r7, #3]
 800afcc:	f361 13c7 	bfi	r3, r1, #7, #1
 800afd0:	71d3      	strb	r3, [r2, #7]
 800afd2:	e000      	b.n	800afd6 <tu_fifo_set_overwritable+0x2c>
    return;
 800afd4:	bf00      	nop

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
}
 800afd6:	370c      	adds	r7, #12
 800afd8:	46bd      	mov	sp, r7
 800afda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afde:	4770      	bx	lr

0800afe0 <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b08a      	sub	sp, #40	@ 0x28
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	60f8      	str	r0, [r7, #12]
 800afe8:	60b9      	str	r1, [r7, #8]
 800afea:	4613      	mov	r3, r2
 800afec:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 800afee:	88fb      	ldrh	r3, [r7, #6]
 800aff0:	089b      	lsrs	r3, r3, #2
 800aff2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 800aff4:	e00d      	b.n	800b012 <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	623b      	str	r3, [r7, #32]
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	61fb      	str	r3, [r7, #28]
 800b000:	6a3b      	ldr	r3, [r7, #32]
 800b002:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 800b004:	69fb      	ldr	r3, [r7, #28]
 800b006:	69ba      	ldr	r2, [r7, #24]
 800b008:	601a      	str	r2, [r3, #0]
}
 800b00a:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	3304      	adds	r3, #4
 800b010:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 800b012:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b014:	1e5a      	subs	r2, r3, #1
 800b016:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d1ec      	bne.n	800aff6 <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 800b01c:	88fb      	ldrh	r3, [r7, #6]
 800b01e:	b2db      	uxtb	r3, r3
 800b020:	f003 0303 	and.w	r3, r3, #3
 800b024:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 800b028:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d00a      	beq.n	800b046 <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800b036:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800b03a:	f107 0314 	add.w	r3, r7, #20
 800b03e:	4619      	mov	r1, r3
 800b040:	68f8      	ldr	r0, [r7, #12]
 800b042:	f007 fbca 	bl	80127da <memcpy>
  }
}
 800b046:	bf00      	nop
 800b048:	3728      	adds	r7, #40	@ 0x28
 800b04a:	46bd      	mov	sp, r7
 800b04c:	bd80      	pop	{r7, pc}

0800b04e <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 800b04e:	b580      	push	{r7, lr}
 800b050:	b088      	sub	sp, #32
 800b052:	af00      	add	r7, sp, #0
 800b054:	60f8      	str	r0, [r7, #12]
 800b056:	60b9      	str	r1, [r7, #8]
 800b058:	4613      	mov	r3, r2
 800b05a:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 800b05c:	88fb      	ldrh	r3, [r7, #6]
 800b05e:	089b      	lsrs	r3, r3, #2
 800b060:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 800b062:	e008      	b.n	800b076 <ff_pull_fixed_addr_rw32+0x28>
 800b064:	68bb      	ldr	r3, [r7, #8]
 800b066:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 800b068:	69bb      	ldr	r3, [r7, #24]
 800b06a:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	3304      	adds	r3, #4
 800b074:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 800b076:	8bfb      	ldrh	r3, [r7, #30]
 800b078:	1e5a      	subs	r2, r3, #1
 800b07a:	83fa      	strh	r2, [r7, #30]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d1f1      	bne.n	800b064 <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 800b080:	88fb      	ldrh	r3, [r7, #6]
 800b082:	b2db      	uxtb	r3, r3
 800b084:	f003 0303 	and.w	r3, r3, #3
 800b088:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 800b08a:	7f7b      	ldrb	r3, [r7, #29]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d00b      	beq.n	800b0a8 <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 800b090:	2300      	movs	r3, #0
 800b092:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800b094:	7f7a      	ldrb	r2, [r7, #29]
 800b096:	f107 0314 	add.w	r3, r7, #20
 800b09a:	68b9      	ldr	r1, [r7, #8]
 800b09c:	4618      	mov	r0, r3
 800b09e:	f007 fb9c 	bl	80127da <memcpy>
    *reg_tx = tmp32;
 800b0a2:	697a      	ldr	r2, [r7, #20]
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	601a      	str	r2, [r3, #0]
  }
}
 800b0a8:	bf00      	nop
 800b0aa:	3720      	adds	r7, #32
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}

0800b0b0 <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b092      	sub	sp, #72	@ 0x48
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	60f8      	str	r0, [r7, #12]
 800b0b8:	60b9      	str	r1, [r7, #8]
 800b0ba:	4611      	mov	r1, r2
 800b0bc:	461a      	mov	r2, r3
 800b0be:	460b      	mov	r3, r1
 800b0c0:	80fb      	strh	r3, [r7, #6]
 800b0c2:	4613      	mov	r3, r2
 800b0c4:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	889a      	ldrh	r2, [r3, #4]
 800b0ca:	88bb      	ldrh	r3, [r7, #4]
 800b0cc:	1ad3      	subs	r3, r2, r3
 800b0ce:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 800b0d0:	88fa      	ldrh	r2, [r7, #6]
 800b0d2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b0d4:	1ad3      	subs	r3, r2, r3
 800b0d6:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	88db      	ldrh	r3, [r3, #6]
 800b0dc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b0e0:	b29b      	uxth	r3, r3
 800b0e2:	461a      	mov	r2, r3
 800b0e4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b0e6:	fb13 f302 	smulbb	r3, r3, r2
 800b0ea:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	88db      	ldrh	r3, [r3, #6]
 800b0f0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b0f4:	b29b      	uxth	r3, r3
 800b0f6:	461a      	mov	r2, r3
 800b0f8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b0fa:	fb13 f302 	smulbb	r3, r3, r2
 800b0fe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	88ba      	ldrh	r2, [r7, #4]
 800b108:	68f9      	ldr	r1, [r7, #12]
 800b10a:	88c9      	ldrh	r1, [r1, #6]
 800b10c:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800b110:	b289      	uxth	r1, r1
 800b112:	fb01 f202 	mul.w	r2, r1, r2
 800b116:	4413      	add	r3, r2
 800b118:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800b11a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d002      	beq.n	800b128 <ff_push_n+0x78>
 800b122:	2b01      	cmp	r3, #1
 800b124:	d023      	beq.n	800b16e <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800b126:	e0ba      	b.n	800b29e <ff_push_n+0x1ee>
      if (n <= lin_count) {
 800b128:	88fa      	ldrh	r2, [r7, #6]
 800b12a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b12c:	429a      	cmp	r2, r3
 800b12e:	d80d      	bhi.n	800b14c <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 800b130:	88fb      	ldrh	r3, [r7, #6]
 800b132:	68fa      	ldr	r2, [r7, #12]
 800b134:	88d2      	ldrh	r2, [r2, #6]
 800b136:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b13a:	b292      	uxth	r2, r2
 800b13c:	fb02 f303 	mul.w	r3, r2, r3
 800b140:	461a      	mov	r2, r3
 800b142:	68b9      	ldr	r1, [r7, #8]
 800b144:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800b146:	f007 fb48 	bl	80127da <memcpy>
      break;
 800b14a:	e0a8      	b.n	800b29e <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 800b14c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b14e:	461a      	mov	r2, r3
 800b150:	68b9      	ldr	r1, [r7, #8]
 800b152:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800b154:	f007 fb41 	bl	80127da <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	6818      	ldr	r0, [r3, #0]
 800b15c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b15e:	68ba      	ldr	r2, [r7, #8]
 800b160:	4413      	add	r3, r2
 800b162:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800b166:	4619      	mov	r1, r3
 800b168:	f007 fb37 	bl	80127da <memcpy>
      break;
 800b16c:	e097      	b.n	800b29e <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800b172:	88fa      	ldrh	r2, [r7, #6]
 800b174:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b176:	429a      	cmp	r2, r3
 800b178:	d80f      	bhi.n	800b19a <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	88db      	ldrh	r3, [r3, #6]
 800b17e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b182:	b29b      	uxth	r3, r3
 800b184:	461a      	mov	r2, r3
 800b186:	88fb      	ldrh	r3, [r7, #6]
 800b188:	fb13 f302 	smulbb	r3, r3, r2
 800b18c:	b29b      	uxth	r3, r3
 800b18e:	461a      	mov	r2, r3
 800b190:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b192:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800b194:	f7ff ff24 	bl	800afe0 <ff_push_fixed_addr_rw32>
      break;
 800b198:	e080      	b.n	800b29c <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800b19a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b19c:	f023 0303 	bic.w	r3, r3, #3
 800b1a0:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 800b1a2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b1a4:	461a      	mov	r2, r3
 800b1a6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b1a8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800b1aa:	f7ff ff19 	bl	800afe0 <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800b1ae:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b1b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b1b2:	4413      	add	r3, r2
 800b1b4:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800b1b6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b1b8:	b2db      	uxtb	r3, r3
 800b1ba:	f003 0303 	and.w	r3, r3, #3
 800b1be:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800b1c2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d05a      	beq.n	800b280 <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800b1ca:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800b1ce:	b29b      	uxth	r3, r3
 800b1d0:	f1c3 0304 	rsb	r3, r3, #4
 800b1d4:	b29a      	uxth	r2, r3
 800b1d6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b1da:	82fb      	strh	r3, [r7, #22]
 800b1dc:	4613      	mov	r3, r2
 800b1de:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800b1e0:	8afa      	ldrh	r2, [r7, #22]
 800b1e2:	8abb      	ldrh	r3, [r7, #20]
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	bf28      	it	cs
 800b1e8:	4613      	movcs	r3, r2
 800b1ea:	b29b      	uxth	r3, r3
 800b1ec:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 800b1f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b1fc:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b1fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b200:	627a      	str	r2, [r7, #36]	@ 0x24
 800b202:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800b206:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 800b20a:	61fb      	str	r3, [r7, #28]
 800b20c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b210:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 800b212:	2300      	movs	r3, #0
 800b214:	76bb      	strb	r3, [r7, #26]
 800b216:	e00b      	b.n	800b230 <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 800b218:	7ebb      	ldrb	r3, [r7, #26]
 800b21a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b21c:	4413      	add	r3, r2
 800b21e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b220:	b2d2      	uxtb	r2, r2
 800b222:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800b224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b226:	0a1b      	lsrs	r3, r3, #8
 800b228:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 800b22a:	7ebb      	ldrb	r3, [r7, #26]
 800b22c:	3301      	adds	r3, #1
 800b22e:	76bb      	strb	r3, [r7, #26]
 800b230:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800b234:	7ebb      	ldrb	r3, [r7, #26]
 800b236:	429a      	cmp	r2, r3
 800b238:	d8ee      	bhi.n	800b218 <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 800b23a:	2300      	movs	r3, #0
 800b23c:	767b      	strb	r3, [r7, #25]
 800b23e:	e00b      	b.n	800b258 <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 800b240:	7e7b      	ldrb	r3, [r7, #25]
 800b242:	69fa      	ldr	r2, [r7, #28]
 800b244:	4413      	add	r3, r2
 800b246:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b248:	b2d2      	uxtb	r2, r2
 800b24a:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800b24c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b24e:	0a1b      	lsrs	r3, r3, #8
 800b250:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 800b252:	7e7b      	ldrb	r3, [r7, #25]
 800b254:	3301      	adds	r3, #1
 800b256:	767b      	strb	r3, [r7, #25]
 800b258:	7efa      	ldrb	r2, [r7, #27]
 800b25a:	7e7b      	ldrb	r3, [r7, #25]
 800b25c:	429a      	cmp	r2, r3
 800b25e:	d8ef      	bhi.n	800b240 <ff_push_n+0x190>
}
 800b260:	bf00      	nop
          wrap_bytes -= remrem;
 800b262:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b266:	b29b      	uxth	r3, r3
 800b268:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800b26c:	1ad3      	subs	r3, r2, r3
 800b26e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	681a      	ldr	r2, [r3, #0]
 800b276:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b27a:	4413      	add	r3, r2
 800b27c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b27e:	e002      	b.n	800b286 <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800b286:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d006      	beq.n	800b29c <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 800b28e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b292:	461a      	mov	r2, r3
 800b294:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b296:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800b298:	f7ff fea2 	bl	800afe0 <ff_push_fixed_addr_rw32>
      break;
 800b29c:	bf00      	nop
  }
}
 800b29e:	bf00      	nop
 800b2a0:	3748      	adds	r7, #72	@ 0x48
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}

0800b2a6 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 800b2a6:	b580      	push	{r7, lr}
 800b2a8:	b092      	sub	sp, #72	@ 0x48
 800b2aa:	af00      	add	r7, sp, #0
 800b2ac:	60f8      	str	r0, [r7, #12]
 800b2ae:	60b9      	str	r1, [r7, #8]
 800b2b0:	4611      	mov	r1, r2
 800b2b2:	461a      	mov	r2, r3
 800b2b4:	460b      	mov	r3, r1
 800b2b6:	80fb      	strh	r3, [r7, #6]
 800b2b8:	4613      	mov	r3, r2
 800b2ba:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	889a      	ldrh	r2, [r3, #4]
 800b2c0:	88bb      	ldrh	r3, [r7, #4]
 800b2c2:	1ad3      	subs	r3, r2, r3
 800b2c4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 800b2c6:	88fa      	ldrh	r2, [r7, #6]
 800b2c8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b2ca:	1ad3      	subs	r3, r2, r3
 800b2cc:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	88db      	ldrh	r3, [r3, #6]
 800b2d2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b2d6:	b29b      	uxth	r3, r3
 800b2d8:	461a      	mov	r2, r3
 800b2da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b2dc:	fb13 f302 	smulbb	r3, r3, r2
 800b2e0:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	88db      	ldrh	r3, [r3, #6]
 800b2e6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b2ea:	b29b      	uxth	r3, r3
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b2f0:	fb13 f302 	smulbb	r3, r3, r2
 800b2f4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	88ba      	ldrh	r2, [r7, #4]
 800b2fe:	68f9      	ldr	r1, [r7, #12]
 800b300:	88c9      	ldrh	r1, [r1, #6]
 800b302:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800b306:	b289      	uxth	r1, r1
 800b308:	fb01 f202 	mul.w	r2, r1, r2
 800b30c:	4413      	add	r3, r2
 800b30e:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800b310:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800b314:	2b00      	cmp	r3, #0
 800b316:	d002      	beq.n	800b31e <ff_pull_n+0x78>
 800b318:	2b01      	cmp	r3, #1
 800b31a:	d023      	beq.n	800b364 <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800b31c:	e0c7      	b.n	800b4ae <ff_pull_n+0x208>
      if (n <= lin_count) {
 800b31e:	88fa      	ldrh	r2, [r7, #6]
 800b320:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b322:	429a      	cmp	r2, r3
 800b324:	d80d      	bhi.n	800b342 <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 800b326:	88fb      	ldrh	r3, [r7, #6]
 800b328:	68fa      	ldr	r2, [r7, #12]
 800b32a:	88d2      	ldrh	r2, [r2, #6]
 800b32c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b330:	b292      	uxth	r2, r2
 800b332:	fb02 f303 	mul.w	r3, r2, r3
 800b336:	461a      	mov	r2, r3
 800b338:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b33a:	68b8      	ldr	r0, [r7, #8]
 800b33c:	f007 fa4d 	bl	80127da <memcpy>
      break;
 800b340:	e0b5      	b.n	800b4ae <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 800b342:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b344:	461a      	mov	r2, r3
 800b346:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b348:	68b8      	ldr	r0, [r7, #8]
 800b34a:	f007 fa46 	bl	80127da <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 800b34e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b350:	68ba      	ldr	r2, [r7, #8]
 800b352:	18d0      	adds	r0, r2, r3
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800b35c:	4619      	mov	r1, r3
 800b35e:	f007 fa3c 	bl	80127da <memcpy>
      break;
 800b362:	e0a4      	b.n	800b4ae <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800b368:	88fa      	ldrh	r2, [r7, #6]
 800b36a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b36c:	429a      	cmp	r2, r3
 800b36e:	d80f      	bhi.n	800b390 <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	88db      	ldrh	r3, [r3, #6]
 800b374:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b378:	b29b      	uxth	r3, r3
 800b37a:	461a      	mov	r2, r3
 800b37c:	88fb      	ldrh	r3, [r7, #6]
 800b37e:	fb13 f302 	smulbb	r3, r3, r2
 800b382:	b29b      	uxth	r3, r3
 800b384:	461a      	mov	r2, r3
 800b386:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b388:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800b38a:	f7ff fe60 	bl	800b04e <ff_pull_fixed_addr_rw32>
      break;
 800b38e:	e08d      	b.n	800b4ac <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800b390:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b392:	f023 0303 	bic.w	r3, r3, #3
 800b396:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 800b398:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b39a:	461a      	mov	r2, r3
 800b39c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b39e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800b3a0:	f7ff fe55 	bl	800b04e <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800b3a4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b3a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b3a8:	4413      	add	r3, r2
 800b3aa:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800b3ac:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b3ae:	b2db      	uxtb	r3, r3
 800b3b0:	f003 0303 	and.w	r3, r3, #3
 800b3b4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800b3b8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d067      	beq.n	800b490 <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800b3c0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800b3c4:	b29b      	uxth	r3, r3
 800b3c6:	f1c3 0304 	rsb	r3, r3, #4
 800b3ca:	b29a      	uxth	r2, r3
 800b3cc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b3d0:	827b      	strh	r3, [r7, #18]
 800b3d2:	4613      	mov	r3, r2
 800b3d4:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800b3d6:	8a7a      	ldrh	r2, [r7, #18]
 800b3d8:	8a3b      	ldrh	r3, [r7, #16]
 800b3da:	4293      	cmp	r3, r2
 800b3dc:	bf28      	it	cs
 800b3de:	4613      	movcs	r3, r2
 800b3e0:	b29b      	uxth	r3, r3
 800b3e2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b3ec:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b3ee:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800b3f2:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 800b3f6:	623b      	str	r3, [r7, #32]
 800b3f8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b3fc:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 800b3fe:	2300      	movs	r3, #0
 800b400:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 800b402:	2300      	movs	r3, #0
 800b404:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800b406:	2300      	movs	r3, #0
 800b408:	75bb      	strb	r3, [r7, #22]
 800b40a:	e010      	b.n	800b42e <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 800b40c:	7dbb      	ldrb	r3, [r7, #22]
 800b40e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b410:	4413      	add	r3, r2
 800b412:	781b      	ldrb	r3, [r3, #0]
 800b414:	461a      	mov	r2, r3
 800b416:	7dfb      	ldrb	r3, [r7, #23]
 800b418:	fa02 f303 	lsl.w	r3, r2, r3
 800b41c:	69ba      	ldr	r2, [r7, #24]
 800b41e:	4313      	orrs	r3, r2
 800b420:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800b422:	7dfb      	ldrb	r3, [r7, #23]
 800b424:	3308      	adds	r3, #8
 800b426:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800b428:	7dbb      	ldrb	r3, [r7, #22]
 800b42a:	3301      	adds	r3, #1
 800b42c:	75bb      	strb	r3, [r7, #22]
 800b42e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b432:	7dbb      	ldrb	r3, [r7, #22]
 800b434:	429a      	cmp	r2, r3
 800b436:	d8e9      	bhi.n	800b40c <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 800b438:	2300      	movs	r3, #0
 800b43a:	757b      	strb	r3, [r7, #21]
 800b43c:	e010      	b.n	800b460 <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 800b43e:	7d7b      	ldrb	r3, [r7, #21]
 800b440:	6a3a      	ldr	r2, [r7, #32]
 800b442:	4413      	add	r3, r2
 800b444:	781b      	ldrb	r3, [r3, #0]
 800b446:	461a      	mov	r2, r3
 800b448:	7dfb      	ldrb	r3, [r7, #23]
 800b44a:	fa02 f303 	lsl.w	r3, r2, r3
 800b44e:	69ba      	ldr	r2, [r7, #24]
 800b450:	4313      	orrs	r3, r2
 800b452:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800b454:	7dfb      	ldrb	r3, [r7, #23]
 800b456:	3308      	adds	r3, #8
 800b458:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 800b45a:	7d7b      	ldrb	r3, [r7, #21]
 800b45c:	3301      	adds	r3, #1
 800b45e:	757b      	strb	r3, [r7, #21]
 800b460:	7ffa      	ldrb	r2, [r7, #31]
 800b462:	7d7b      	ldrb	r3, [r7, #21]
 800b464:	429a      	cmp	r2, r3
 800b466:	d8ea      	bhi.n	800b43e <ff_pull_n+0x198>
  return result;
 800b468:	69bb      	ldr	r3, [r7, #24]
 800b46a:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 800b46c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b46e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b470:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 800b472:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b476:	b29b      	uxth	r3, r3
 800b478:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800b47c:	1ad3      	subs	r3, r2, r3
 800b47e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	681a      	ldr	r2, [r3, #0]
 800b486:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b48a:	4413      	add	r3, r2
 800b48c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b48e:	e002      	b.n	800b496 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800b496:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d006      	beq.n	800b4ac <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 800b49e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b4a2:	461a      	mov	r2, r3
 800b4a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b4a6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800b4a8:	f7ff fdd1 	bl	800b04e <ff_pull_fixed_addr_rw32>
      break;
 800b4ac:	bf00      	nop
  }
}
 800b4ae:	bf00      	nop
 800b4b0:	3748      	adds	r7, #72	@ 0x48
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}

0800b4b6 <advance_index>:
// Index Helper
//--------------------------------------------------------------------+

// Advance an absolute index
// "absolute" index is only in the range of [0..2*depth)
static uint16_t advance_index(uint16_t depth, uint16_t idx, uint16_t offset) {
 800b4b6:	b480      	push	{r7}
 800b4b8:	b085      	sub	sp, #20
 800b4ba:	af00      	add	r7, sp, #0
 800b4bc:	4603      	mov	r3, r0
 800b4be:	80fb      	strh	r3, [r7, #6]
 800b4c0:	460b      	mov	r3, r1
 800b4c2:	80bb      	strh	r3, [r7, #4]
 800b4c4:	4613      	mov	r3, r2
 800b4c6:	807b      	strh	r3, [r7, #2]
  // We limit the index space of p such that a correct wrap around happens
  // Check for a wrap around or if we are in unused index space - This has to be checked first!!
  // We are exploiting the wrap around to the correct index
  uint16_t new_idx = (uint16_t)(idx + offset);
 800b4c8:	88ba      	ldrh	r2, [r7, #4]
 800b4ca:	887b      	ldrh	r3, [r7, #2]
 800b4cc:	4413      	add	r3, r2
 800b4ce:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800b4d0:	88ba      	ldrh	r2, [r7, #4]
 800b4d2:	89fb      	ldrh	r3, [r7, #14]
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d804      	bhi.n	800b4e2 <advance_index+0x2c>
 800b4d8:	89fa      	ldrh	r2, [r7, #14]
 800b4da:	88fb      	ldrh	r3, [r7, #6]
 800b4dc:	005b      	lsls	r3, r3, #1
 800b4de:	429a      	cmp	r2, r3
 800b4e0:	db08      	blt.n	800b4f4 <advance_index+0x3e>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800b4e2:	88fb      	ldrh	r3, [r7, #6]
 800b4e4:	005b      	lsls	r3, r3, #1
 800b4e6:	b29b      	uxth	r3, r3
 800b4e8:	425b      	negs	r3, r3
 800b4ea:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800b4ec:	89fa      	ldrh	r2, [r7, #14]
 800b4ee:	89bb      	ldrh	r3, [r7, #12]
 800b4f0:	4413      	add	r3, r2
 800b4f2:	81fb      	strh	r3, [r7, #14]
  }

  return new_idx;
 800b4f4:	89fb      	ldrh	r3, [r7, #14]
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3714      	adds	r7, #20
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b500:	4770      	bx	lr

0800b502 <correct_read_index>:
  return idx;
}

// Works on local copies of w
// When an overwritable fifo is overflowed, rd_idx will be re-index so that it forms a full fifo
static uint16_t correct_read_index(tu_fifo_t *f, uint16_t wr_idx) {
 800b502:	b480      	push	{r7}
 800b504:	b085      	sub	sp, #20
 800b506:	af00      	add	r7, sp, #0
 800b508:	6078      	str	r0, [r7, #4]
 800b50a:	460b      	mov	r3, r1
 800b50c:	807b      	strh	r3, [r7, #2]
  uint16_t rd_idx;
  if (wr_idx >= f->depth) {
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	889b      	ldrh	r3, [r3, #4]
 800b512:	887a      	ldrh	r2, [r7, #2]
 800b514:	429a      	cmp	r2, r3
 800b516:	d305      	bcc.n	800b524 <correct_read_index+0x22>
    rd_idx = wr_idx - f->depth;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	889b      	ldrh	r3, [r3, #4]
 800b51c:	887a      	ldrh	r2, [r7, #2]
 800b51e:	1ad3      	subs	r3, r2, r3
 800b520:	81fb      	strh	r3, [r7, #14]
 800b522:	e004      	b.n	800b52e <correct_read_index+0x2c>
  } else {
    rd_idx = wr_idx + f->depth;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	889a      	ldrh	r2, [r3, #4]
 800b528:	887b      	ldrh	r3, [r7, #2]
 800b52a:	4413      	add	r3, r2
 800b52c:	81fb      	strh	r3, [r7, #14]
  }

  f->rd_idx = rd_idx;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	89fa      	ldrh	r2, [r7, #14]
 800b532:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800b534:	89fb      	ldrh	r3, [r7, #14]
}
 800b536:	4618      	mov	r0, r3
 800b538:	3714      	adds	r7, #20
 800b53a:	46bd      	mov	sp, r7
 800b53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b540:	4770      	bx	lr

0800b542 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 800b542:	b580      	push	{r7, lr}
 800b544:	b08c      	sub	sp, #48	@ 0x30
 800b546:	af02      	add	r7, sp, #8
 800b548:	60f8      	str	r0, [r7, #12]
 800b54a:	60b9      	str	r1, [r7, #8]
 800b54c:	4611      	mov	r1, r2
 800b54e:	461a      	mov	r2, r3
 800b550:	460b      	mov	r3, r1
 800b552:	80fb      	strh	r3, [r7, #6]
 800b554:	4613      	mov	r3, r2
 800b556:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	889b      	ldrh	r3, [r3, #4]
 800b55c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800b55e:	88bb      	ldrh	r3, [r7, #4]
 800b560:	843b      	strh	r3, [r7, #32]
 800b562:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800b564:	83fb      	strh	r3, [r7, #30]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800b566:	8c3a      	ldrh	r2, [r7, #32]
 800b568:	8bfb      	ldrh	r3, [r7, #30]
 800b56a:	1ad3      	subs	r3, r2, r3
 800b56c:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 800b56e:	69bb      	ldr	r3, [r7, #24]
 800b570:	2b00      	cmp	r3, #0
 800b572:	db02      	blt.n	800b57a <tu_fifo_peek_n_access_mode+0x38>
    return (uint16_t)diff;
 800b574:	69bb      	ldr	r3, [r7, #24]
 800b576:	b29b      	uxth	r3, r3
 800b578:	e006      	b.n	800b588 <tu_fifo_peek_n_access_mode+0x46>
    return (uint16_t)(2 * depth + diff);
 800b57a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b57c:	005b      	lsls	r3, r3, #1
 800b57e:	b29a      	uxth	r2, r3
 800b580:	69bb      	ldr	r3, [r7, #24]
 800b582:	b29b      	uxth	r3, r3
 800b584:	4413      	add	r3, r2
 800b586:	b29b      	uxth	r3, r3
 800b588:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 800b58a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d101      	bne.n	800b594 <tu_fifo_peek_n_access_mode+0x52>
    return 0; // nothing to peek
 800b590:	2300      	movs	r3, #0
 800b592:	e02f      	b.n	800b5f4 <tu_fifo_peek_n_access_mode+0xb2>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	889b      	ldrh	r3, [r3, #4]
 800b598:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b59a:	429a      	cmp	r2, r3
 800b59c:	d909      	bls.n	800b5b2 <tu_fifo_peek_n_access_mode+0x70>
    rd_idx = correct_read_index(f, wr_idx);
 800b59e:	88bb      	ldrh	r3, [r7, #4]
 800b5a0:	4619      	mov	r1, r3
 800b5a2:	68f8      	ldr	r0, [r7, #12]
 800b5a4:	f7ff ffad 	bl	800b502 <correct_read_index>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	889b      	ldrh	r3, [r3, #4]
 800b5b0:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 800b5b2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b5b4:	88fb      	ldrh	r3, [r7, #6]
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d201      	bcs.n	800b5be <tu_fifo_peek_n_access_mode+0x7c>
    n = count; // limit to available count
 800b5ba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b5bc:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	889b      	ldrh	r3, [r3, #4]
 800b5c2:	82fb      	strh	r3, [r7, #22]
 800b5c4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800b5c6:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 800b5c8:	e003      	b.n	800b5d2 <tu_fifo_peek_n_access_mode+0x90>
    idx -= depth;
 800b5ca:	8aba      	ldrh	r2, [r7, #20]
 800b5cc:	8afb      	ldrh	r3, [r7, #22]
 800b5ce:	1ad3      	subs	r3, r2, r3
 800b5d0:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 800b5d2:	8afa      	ldrh	r2, [r7, #22]
 800b5d4:	8abb      	ldrh	r3, [r7, #20]
 800b5d6:	429a      	cmp	r2, r3
 800b5d8:	d9f7      	bls.n	800b5ca <tu_fifo_peek_n_access_mode+0x88>
  return idx;
 800b5da:	8abb      	ldrh	r3, [r7, #20]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800b5dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 800b5de:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800b5e0:	88fa      	ldrh	r2, [r7, #6]
 800b5e2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800b5e6:	9300      	str	r3, [sp, #0]
 800b5e8:	460b      	mov	r3, r1
 800b5ea:	68b9      	ldr	r1, [r7, #8]
 800b5ec:	68f8      	ldr	r0, [r7, #12]
 800b5ee:	f7ff fe5a 	bl	800b2a6 <ff_pull_n>

  return n;
 800b5f2:	88fb      	ldrh	r3, [r7, #6]
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3728      	adds	r7, #40	@ 0x28
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}

0800b5fc <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b086      	sub	sp, #24
 800b600:	af02      	add	r7, sp, #8
 800b602:	60f8      	str	r0, [r7, #12]
 800b604:	60b9      	str	r1, [r7, #8]
 800b606:	4611      	mov	r1, r2
 800b608:	461a      	mov	r2, r3
 800b60a:	460b      	mov	r3, r1
 800b60c:	80fb      	strh	r3, [r7, #6]
 800b60e:	4613      	mov	r3, r2
 800b610:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	891b      	ldrh	r3, [r3, #8]
 800b616:	b298      	uxth	r0, r3
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	895b      	ldrh	r3, [r3, #10]
 800b61c:	b29b      	uxth	r3, r3
 800b61e:	88f9      	ldrh	r1, [r7, #6]
 800b620:	797a      	ldrb	r2, [r7, #5]
 800b622:	9201      	str	r2, [sp, #4]
 800b624:	9300      	str	r3, [sp, #0]
 800b626:	4603      	mov	r3, r0
 800b628:	460a      	mov	r2, r1
 800b62a:	68b9      	ldr	r1, [r7, #8]
 800b62c:	68f8      	ldr	r0, [r7, #12]
 800b62e:	f7ff ff88 	bl	800b542 <tu_fifo_peek_n_access_mode>
 800b632:	4603      	mov	r3, r0
 800b634:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	8898      	ldrh	r0, [r3, #4]
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	895b      	ldrh	r3, [r3, #10]
 800b63e:	b29b      	uxth	r3, r3
 800b640:	88fa      	ldrh	r2, [r7, #6]
 800b642:	4619      	mov	r1, r3
 800b644:	f7ff ff37 	bl	800b4b6 <advance_index>
 800b648:	4603      	mov	r3, r0
 800b64a:	461a      	mov	r2, r3
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 800b650:	88fb      	ldrh	r3, [r7, #6]
}
 800b652:	4618      	mov	r0, r3
 800b654:	3710      	adds	r7, #16
 800b656:	46bd      	mov	sp, r7
 800b658:	bd80      	pop	{r7, pc}

0800b65a <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800b65a:	b580      	push	{r7, lr}
 800b65c:	b094      	sub	sp, #80	@ 0x50
 800b65e:	af02      	add	r7, sp, #8
 800b660:	60f8      	str	r0, [r7, #12]
 800b662:	60b9      	str	r1, [r7, #8]
 800b664:	4611      	mov	r1, r2
 800b666:	461a      	mov	r2, r3
 800b668:	460b      	mov	r3, r1
 800b66a:	80fb      	strh	r3, [r7, #6]
 800b66c:	4613      	mov	r3, r2
 800b66e:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 800b670:	88fb      	ldrh	r3, [r7, #6]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d101      	bne.n	800b67a <tu_fifo_write_n_access_mode+0x20>
    return 0;
 800b676:	2300      	movs	r3, #0
 800b678:	e0c1      	b.n	800b7fe <tu_fifo_write_n_access_mode+0x1a4>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	891b      	ldrh	r3, [r3, #8]
 800b67e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  uint16_t rd_idx = f->rd_idx;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	895b      	ldrh	r3, [r3, #10]
 800b686:	87fb      	strh	r3, [r7, #62]	@ 0x3e

  const uint8_t *buf8 = (const uint8_t *)data;
 800b688:	68bb      	ldr	r3, [r7, #8]
 800b68a:	643b      	str	r3, [r7, #64]	@ 0x40

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	79db      	ldrb	r3, [r3, #7]
 800b690:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800b694:	b2db      	uxtb	r3, r3
 800b696:	f083 0301 	eor.w	r3, r3, #1
 800b69a:	b2db      	uxtb	r3, r3
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d036      	beq.n	800b70e <tu_fifo_write_n_access_mode+0xb4>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	889b      	ldrh	r3, [r3, #4]
 800b6a4:	867b      	strh	r3, [r7, #50]	@ 0x32
 800b6a6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b6aa:	863b      	strh	r3, [r7, #48]	@ 0x30
 800b6ac:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b6ae:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b6b0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b6b2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800b6b4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800b6b6:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800b6b8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b6ba:	853b      	strh	r3, [r7, #40]	@ 0x28
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800b6bc:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800b6be:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b6c0:	1ad3      	subs	r3, r2, r3
 800b6c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (diff >= 0) {
 800b6c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	db02      	blt.n	800b6d0 <tu_fifo_write_n_access_mode+0x76>
    return (uint16_t)diff;
 800b6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6cc:	b29b      	uxth	r3, r3
 800b6ce:	e006      	b.n	800b6de <tu_fifo_write_n_access_mode+0x84>
    return (uint16_t)(2 * depth + diff);
 800b6d0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800b6d2:	005b      	lsls	r3, r3, #1
 800b6d4:	b29a      	uxth	r2, r3
 800b6d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6d8:	b29b      	uxth	r3, r3
 800b6da:	4413      	add	r3, r2
 800b6dc:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800b6de:	847b      	strh	r3, [r7, #34]	@ 0x22
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800b6e0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800b6e2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b6e4:	429a      	cmp	r2, r3
 800b6e6:	d904      	bls.n	800b6f2 <tu_fifo_write_n_access_mode+0x98>
 800b6e8:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800b6ea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b6ec:	1ad3      	subs	r3, r2, r3
 800b6ee:	b29b      	uxth	r3, r3
 800b6f0:	e000      	b.n	800b6f4 <tu_fifo_write_n_access_mode+0x9a>
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800b6f6:	88fb      	ldrh	r3, [r7, #6]
 800b6f8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b6fa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b6fc:	86bb      	strh	r3, [r7, #52]	@ 0x34
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800b6fe:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b700:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800b702:	4293      	cmp	r3, r2
 800b704:	bf28      	it	cs
 800b706:	4613      	movcs	r3, r2
 800b708:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 800b70a:	80fb      	strh	r3, [r7, #6]
 800b70c:	e04d      	b.n	800b7aa <tu_fifo_write_n_access_mode+0x150>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	889b      	ldrh	r3, [r3, #4]
 800b712:	88fa      	ldrh	r2, [r7, #6]
 800b714:	429a      	cmp	r2, r3
 800b716:	d318      	bcc.n	800b74a <tu_fifo_write_n_access_mode+0xf0>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 800b718:	797b      	ldrb	r3, [r7, #5]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d10e      	bne.n	800b73c <tu_fifo_write_n_access_mode+0xe2>
        buf8 += (n - f->depth) * f->item_size;
 800b71e:	88fb      	ldrh	r3, [r7, #6]
 800b720:	68fa      	ldr	r2, [r7, #12]
 800b722:	8892      	ldrh	r2, [r2, #4]
 800b724:	1a9b      	subs	r3, r3, r2
 800b726:	68fa      	ldr	r2, [r7, #12]
 800b728:	88d2      	ldrh	r2, [r2, #6]
 800b72a:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b72e:	b292      	uxth	r2, r2
 800b730:	fb02 f303 	mul.w	r3, r2, r3
 800b734:	461a      	mov	r2, r3
 800b736:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b738:	4413      	add	r3, r2
 800b73a:	643b      	str	r3, [r7, #64]	@ 0x40
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	889b      	ldrh	r3, [r3, #4]
 800b740:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 800b742:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b744:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800b748:	e02f      	b.n	800b7aa <tu_fifo_write_n_access_mode+0x150>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	889b      	ldrh	r3, [r3, #4]
 800b74e:	843b      	strh	r3, [r7, #32]
 800b750:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b754:	83fb      	strh	r3, [r7, #30]
 800b756:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b758:	83bb      	strh	r3, [r7, #28]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800b75a:	8bfa      	ldrh	r2, [r7, #30]
 800b75c:	8bbb      	ldrh	r3, [r7, #28]
 800b75e:	1ad3      	subs	r3, r2, r3
 800b760:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 800b762:	69bb      	ldr	r3, [r7, #24]
 800b764:	2b00      	cmp	r3, #0
 800b766:	db02      	blt.n	800b76e <tu_fifo_write_n_access_mode+0x114>
    return (uint16_t)diff;
 800b768:	69bb      	ldr	r3, [r7, #24]
 800b76a:	b29b      	uxth	r3, r3
 800b76c:	e006      	b.n	800b77c <tu_fifo_write_n_access_mode+0x122>
    return (uint16_t)(2 * depth + diff);
 800b76e:	8c3b      	ldrh	r3, [r7, #32]
 800b770:	005b      	lsls	r3, r3, #1
 800b772:	b29a      	uxth	r2, r3
 800b774:	69bb      	ldr	r3, [r7, #24]
 800b776:	b29b      	uxth	r3, r3
 800b778:	4413      	add	r3, r2
 800b77a:	b29b      	uxth	r3, r3
 800b77c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
      if (overflowable_count + n >= 2 * f->depth) {
 800b77e:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800b780:	88fb      	ldrh	r3, [r7, #6]
 800b782:	441a      	add	r2, r3
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	889b      	ldrh	r3, [r3, #4]
 800b788:	005b      	lsls	r3, r3, #1
 800b78a:	429a      	cmp	r2, r3
 800b78c:	db0d      	blt.n	800b7aa <tu_fifo_write_n_access_mode+0x150>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	8898      	ldrh	r0, [r3, #4]
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	889a      	ldrh	r2, [r3, #4]
 800b796:	88fb      	ldrh	r3, [r7, #6]
 800b798:	1ad3      	subs	r3, r2, r3
 800b79a:	b29a      	uxth	r2, r3
 800b79c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b79e:	4619      	mov	r1, r3
 800b7a0:	f7ff fe89 	bl	800b4b6 <advance_index>
 800b7a4:	4603      	mov	r3, r0
 800b7a6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 800b7aa:	88fb      	ldrh	r3, [r7, #6]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d025      	beq.n	800b7fc <tu_fifo_write_n_access_mode+0x1a2>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	889b      	ldrh	r3, [r3, #4]
 800b7b4:	82fb      	strh	r3, [r7, #22]
 800b7b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b7ba:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 800b7bc:	e003      	b.n	800b7c6 <tu_fifo_write_n_access_mode+0x16c>
    idx -= depth;
 800b7be:	8aba      	ldrh	r2, [r7, #20]
 800b7c0:	8afb      	ldrh	r3, [r7, #22]
 800b7c2:	1ad3      	subs	r3, r2, r3
 800b7c4:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 800b7c6:	8afa      	ldrh	r2, [r7, #22]
 800b7c8:	8abb      	ldrh	r3, [r7, #20]
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	d9f7      	bls.n	800b7be <tu_fifo_write_n_access_mode+0x164>
  return idx;
 800b7ce:	8abb      	ldrh	r3, [r7, #20]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800b7d0:	873b      	strh	r3, [r7, #56]	@ 0x38
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 800b7d2:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 800b7d4:	88fa      	ldrh	r2, [r7, #6]
 800b7d6:	797b      	ldrb	r3, [r7, #5]
 800b7d8:	9300      	str	r3, [sp, #0]
 800b7da:	460b      	mov	r3, r1
 800b7dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b7de:	68f8      	ldr	r0, [r7, #12]
 800b7e0:	f7ff fc66 	bl	800b0b0 <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	889b      	ldrh	r3, [r3, #4]
 800b7e8:	88fa      	ldrh	r2, [r7, #6]
 800b7ea:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	f7ff fe61 	bl	800b4b6 <advance_index>
 800b7f4:	4603      	mov	r3, r0
 800b7f6:	461a      	mov	r2, r3
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 800b7fc:	88fb      	ldrh	r3, [r7, #6]
}
 800b7fe:	4618      	mov	r0, r3
 800b800:	3748      	adds	r7, #72	@ 0x48
 800b802:	46bd      	mov	sp, r7
 800b804:	bd80      	pop	{r7, pc}

0800b806 <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 800b806:	b580      	push	{r7, lr}
 800b808:	b08a      	sub	sp, #40	@ 0x28
 800b80a:	af00      	add	r7, sp, #0
 800b80c:	60f8      	str	r0, [r7, #12]
 800b80e:	60b9      	str	r1, [r7, #8]
 800b810:	4611      	mov	r1, r2
 800b812:	461a      	mov	r2, r3
 800b814:	460b      	mov	r3, r1
 800b816:	80fb      	strh	r3, [r7, #6]
 800b818:	4613      	mov	r3, r2
 800b81a:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	889b      	ldrh	r3, [r3, #4]
 800b820:	847b      	strh	r3, [r7, #34]	@ 0x22
 800b822:	88fb      	ldrh	r3, [r7, #6]
 800b824:	843b      	strh	r3, [r7, #32]
 800b826:	88bb      	ldrh	r3, [r7, #4]
 800b828:	83fb      	strh	r3, [r7, #30]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800b82a:	8c3a      	ldrh	r2, [r7, #32]
 800b82c:	8bfb      	ldrh	r3, [r7, #30]
 800b82e:	1ad3      	subs	r3, r2, r3
 800b830:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 800b832:	69bb      	ldr	r3, [r7, #24]
 800b834:	2b00      	cmp	r3, #0
 800b836:	db02      	blt.n	800b83e <ff_peek_local+0x38>
    return (uint16_t)diff;
 800b838:	69bb      	ldr	r3, [r7, #24]
 800b83a:	b29b      	uxth	r3, r3
 800b83c:	e006      	b.n	800b84c <ff_peek_local+0x46>
    return (uint16_t)(2 * depth + diff);
 800b83e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b840:	005b      	lsls	r3, r3, #1
 800b842:	b29a      	uxth	r2, r3
 800b844:	69bb      	ldr	r3, [r7, #24]
 800b846:	b29b      	uxth	r3, r3
 800b848:	4413      	add	r3, r2
 800b84a:	b29b      	uxth	r3, r3
 800b84c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 800b84e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b850:	2b00      	cmp	r3, #0
 800b852:	d101      	bne.n	800b858 <ff_peek_local+0x52>
    return false; // nothing to peek
 800b854:	2300      	movs	r3, #0
 800b856:	e030      	b.n	800b8ba <ff_peek_local+0xb4>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	889b      	ldrh	r3, [r3, #4]
 800b85c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b85e:	429a      	cmp	r2, r3
 800b860:	d906      	bls.n	800b870 <ff_peek_local+0x6a>
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800b862:	88fb      	ldrh	r3, [r7, #6]
 800b864:	4619      	mov	r1, r3
 800b866:	68f8      	ldr	r0, [r7, #12]
 800b868:	f7ff fe4b 	bl	800b502 <correct_read_index>
 800b86c:	4603      	mov	r3, r0
 800b86e:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	889b      	ldrh	r3, [r3, #4]
 800b874:	82fb      	strh	r3, [r7, #22]
 800b876:	88bb      	ldrh	r3, [r7, #4]
 800b878:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 800b87a:	e003      	b.n	800b884 <ff_peek_local+0x7e>
    idx -= depth;
 800b87c:	8aba      	ldrh	r2, [r7, #20]
 800b87e:	8afb      	ldrh	r3, [r7, #22]
 800b880:	1ad3      	subs	r3, r2, r3
 800b882:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 800b884:	8afa      	ldrh	r2, [r7, #22]
 800b886:	8abb      	ldrh	r3, [r7, #20]
 800b888:	429a      	cmp	r2, r3
 800b88a:	d9f7      	bls.n	800b87c <ff_peek_local+0x76>
  return idx;
 800b88c:	8abb      	ldrh	r3, [r7, #20]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800b88e:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b896:	68f9      	ldr	r1, [r7, #12]
 800b898:	88c9      	ldrh	r1, [r1, #6]
 800b89a:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800b89e:	b289      	uxth	r1, r1
 800b8a0:	fb01 f202 	mul.w	r2, r1, r2
 800b8a4:	1899      	adds	r1, r3, r2
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	88db      	ldrh	r3, [r3, #6]
 800b8aa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b8ae:	b29b      	uxth	r3, r3
 800b8b0:	461a      	mov	r2, r3
 800b8b2:	68b8      	ldr	r0, [r7, #8]
 800b8b4:	f006 ff91 	bl	80127da <memcpy>

  return true;
 800b8b8:	2301      	movs	r3, #1
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3728      	adds	r7, #40	@ 0x28
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}

0800b8c2 <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 800b8c2:	b580      	push	{r7, lr}
 800b8c4:	b084      	sub	sp, #16
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	6078      	str	r0, [r7, #4]
 800b8ca:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	891b      	ldrh	r3, [r3, #8]
 800b8d0:	b29a      	uxth	r2, r3
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	895b      	ldrh	r3, [r3, #10]
 800b8d6:	b29b      	uxth	r3, r3
 800b8d8:	6839      	ldr	r1, [r7, #0]
 800b8da:	6878      	ldr	r0, [r7, #4]
 800b8dc:	f7ff ff93 	bl	800b806 <ff_peek_local>
 800b8e0:	4603      	mov	r3, r0
 800b8e2:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 800b8e4:	7bfb      	ldrb	r3, [r7, #15]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d00c      	beq.n	800b904 <tu_fifo_read+0x42>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	8898      	ldrh	r0, [r3, #4]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	895b      	ldrh	r3, [r3, #10]
 800b8f2:	b29b      	uxth	r3, r3
 800b8f4:	2201      	movs	r2, #1
 800b8f6:	4619      	mov	r1, r3
 800b8f8:	f7ff fddd 	bl	800b4b6 <advance_index>
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	461a      	mov	r2, r3
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 800b904:	7bfb      	ldrb	r3, [r7, #15]
}
 800b906:	4618      	mov	r0, r3
 800b908:	3710      	adds	r7, #16
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}

0800b90e <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 800b90e:	b580      	push	{r7, lr}
 800b910:	b08a      	sub	sp, #40	@ 0x28
 800b912:	af00      	add	r7, sp, #0
 800b914:	6078      	str	r0, [r7, #4]
 800b916:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	891b      	ldrh	r3, [r3, #8]
 800b91c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	61fb      	str	r3, [r7, #28]
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800b922:	69fb      	ldr	r3, [r7, #28]
 800b924:	8899      	ldrh	r1, [r3, #4]
 800b926:	69fb      	ldr	r3, [r7, #28]
 800b928:	891b      	ldrh	r3, [r3, #8]
 800b92a:	b29a      	uxth	r2, r3
 800b92c:	69fb      	ldr	r3, [r7, #28]
 800b92e:	895b      	ldrh	r3, [r3, #10]
 800b930:	b29b      	uxth	r3, r3
 800b932:	8379      	strh	r1, [r7, #26]
 800b934:	833a      	strh	r2, [r7, #24]
 800b936:	82fb      	strh	r3, [r7, #22]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800b938:	8b3a      	ldrh	r2, [r7, #24]
 800b93a:	8afb      	ldrh	r3, [r7, #22]
 800b93c:	1ad3      	subs	r3, r2, r3
 800b93e:	613b      	str	r3, [r7, #16]
  if (diff >= 0) {
 800b940:	693b      	ldr	r3, [r7, #16]
 800b942:	2b00      	cmp	r3, #0
 800b944:	db02      	blt.n	800b94c <tu_fifo_write+0x3e>
    return (uint16_t)diff;
 800b946:	693b      	ldr	r3, [r7, #16]
 800b948:	b29b      	uxth	r3, r3
 800b94a:	e006      	b.n	800b95a <tu_fifo_write+0x4c>
    return (uint16_t)(2 * depth + diff);
 800b94c:	8b7b      	ldrh	r3, [r7, #26]
 800b94e:	005b      	lsls	r3, r3, #1
 800b950:	b29a      	uxth	r2, r3
 800b952:	693b      	ldr	r3, [r7, #16]
 800b954:	b29b      	uxth	r3, r3
 800b956:	4413      	add	r3, r2
 800b958:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800b95a:	69fa      	ldr	r2, [r7, #28]
 800b95c:	8892      	ldrh	r2, [r2, #4]
 800b95e:	4293      	cmp	r3, r2
 800b960:	bf2c      	ite	cs
 800b962:	2301      	movcs	r3, #1
 800b964:	2300      	movcc	r3, #0
 800b966:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d00d      	beq.n	800b988 <tu_fifo_write+0x7a>
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	79db      	ldrb	r3, [r3, #7]
 800b970:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800b974:	b2db      	uxtb	r3, r3
 800b976:	f083 0301 	eor.w	r3, r3, #1
 800b97a:	b2db      	uxtb	r3, r3
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d003      	beq.n	800b988 <tu_fifo_write+0x7a>
    ret = false;
 800b980:	2300      	movs	r3, #0
 800b982:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b986:	e031      	b.n	800b9ec <tu_fifo_write+0xde>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	889b      	ldrh	r3, [r3, #4]
 800b98c:	81fb      	strh	r3, [r7, #14]
 800b98e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b990:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800b992:	e003      	b.n	800b99c <tu_fifo_write+0x8e>
    idx -= depth;
 800b994:	89ba      	ldrh	r2, [r7, #12]
 800b996:	89fb      	ldrh	r3, [r7, #14]
 800b998:	1ad3      	subs	r3, r2, r3
 800b99a:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800b99c:	89fa      	ldrh	r2, [r7, #14]
 800b99e:	89bb      	ldrh	r3, [r7, #12]
 800b9a0:	429a      	cmp	r2, r3
 800b9a2:	d9f7      	bls.n	800b994 <tu_fifo_write+0x86>
  return idx;
 800b9a4:	89bb      	ldrh	r3, [r7, #12]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800b9a6:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800b9ae:	6879      	ldr	r1, [r7, #4]
 800b9b0:	88c9      	ldrh	r1, [r1, #6]
 800b9b2:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800b9b6:	b289      	uxth	r1, r1
 800b9b8:	fb01 f202 	mul.w	r2, r1, r2
 800b9bc:	1898      	adds	r0, r3, r2
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	88db      	ldrh	r3, [r3, #6]
 800b9c2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b9c6:	b29b      	uxth	r3, r3
 800b9c8:	461a      	mov	r2, r3
 800b9ca:	6839      	ldr	r1, [r7, #0]
 800b9cc:	f006 ff05 	bl	80127da <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	889b      	ldrh	r3, [r3, #4]
 800b9d4:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800b9d6:	2201      	movs	r2, #1
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f7ff fd6c 	bl	800b4b6 <advance_index>
 800b9de:	4603      	mov	r3, r0
 800b9e0:	461a      	mov	r2, r3
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	811a      	strh	r2, [r3, #8]
    ret       = true;
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 800b9ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3728      	adds	r7, #40	@ 0x28
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b08a      	sub	sp, #40	@ 0x28
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
 800ba00:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	891b      	ldrh	r3, [r3, #8]
 800ba06:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	895b      	ldrh	r3, [r3, #10]
 800ba0c:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	889b      	ldrh	r3, [r3, #4]
 800ba12:	83bb      	strh	r3, [r7, #28]
 800ba14:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ba16:	837b      	strh	r3, [r7, #26]
 800ba18:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ba1a:	833b      	strh	r3, [r7, #24]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800ba1c:	8b7a      	ldrh	r2, [r7, #26]
 800ba1e:	8b3b      	ldrh	r3, [r7, #24]
 800ba20:	1ad3      	subs	r3, r2, r3
 800ba22:	617b      	str	r3, [r7, #20]
  if (diff >= 0) {
 800ba24:	697b      	ldr	r3, [r7, #20]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	db02      	blt.n	800ba30 <tu_fifo_get_read_info+0x38>
    return (uint16_t)diff;
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	b29b      	uxth	r3, r3
 800ba2e:	e006      	b.n	800ba3e <tu_fifo_get_read_info+0x46>
    return (uint16_t)(2 * depth + diff);
 800ba30:	8bbb      	ldrh	r3, [r7, #28]
 800ba32:	005b      	lsls	r3, r3, #1
 800ba34:	b29a      	uxth	r2, r3
 800ba36:	697b      	ldr	r3, [r7, #20]
 800ba38:	b29b      	uxth	r3, r3
 800ba3a:	4413      	add	r3, r2
 800ba3c:	b29b      	uxth	r3, r3
 800ba3e:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	889b      	ldrh	r3, [r3, #4]
 800ba44:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ba46:	429a      	cmp	r2, r3
 800ba48:	d909      	bls.n	800ba5e <tu_fifo_get_read_info+0x66>
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800ba4a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ba4c:	4619      	mov	r1, r3
 800ba4e:	6878      	ldr	r0, [r7, #4]
 800ba50:	f7ff fd57 	bl	800b502 <correct_read_index>
 800ba54:	4603      	mov	r3, r0
 800ba56:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	889b      	ldrh	r3, [r3, #4]
 800ba5c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 800ba5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d10c      	bne.n	800ba7e <tu_fifo_get_read_info+0x86>
    info->linear.len  = 0;
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	2200      	movs	r2, #0
 800ba68:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 800ba6a:	683b      	ldr	r3, [r7, #0]
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	2200      	movs	r2, #0
 800ba74:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 800ba76:	683b      	ldr	r3, [r7, #0]
 800ba78:	2200      	movs	r2, #0
 800ba7a:	60da      	str	r2, [r3, #12]
    return;
 800ba7c:	e045      	b.n	800bb0a <tu_fifo_get_read_info+0x112>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	889b      	ldrh	r3, [r3, #4]
 800ba82:	81fb      	strh	r3, [r7, #14]
 800ba84:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ba86:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800ba88:	e003      	b.n	800ba92 <tu_fifo_get_read_info+0x9a>
    idx -= depth;
 800ba8a:	89ba      	ldrh	r2, [r7, #12]
 800ba8c:	89fb      	ldrh	r3, [r7, #14]
 800ba8e:	1ad3      	subs	r3, r2, r3
 800ba90:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800ba92:	89fa      	ldrh	r2, [r7, #14]
 800ba94:	89bb      	ldrh	r3, [r7, #12]
 800ba96:	429a      	cmp	r2, r3
 800ba98:	d9f7      	bls.n	800ba8a <tu_fifo_get_read_info+0x92>
  return idx;
 800ba9a:	89bb      	ldrh	r3, [r7, #12]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800ba9c:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	889b      	ldrh	r3, [r3, #4]
 800baa2:	827b      	strh	r3, [r7, #18]
 800baa4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800baa6:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800baa8:	e003      	b.n	800bab2 <tu_fifo_get_read_info+0xba>
    idx -= depth;
 800baaa:	8a3a      	ldrh	r2, [r7, #16]
 800baac:	8a7b      	ldrh	r3, [r7, #18]
 800baae:	1ad3      	subs	r3, r2, r3
 800bab0:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800bab2:	8a7a      	ldrh	r2, [r7, #18]
 800bab4:	8a3b      	ldrh	r3, [r7, #16]
 800bab6:	429a      	cmp	r2, r3
 800bab8:	d9f7      	bls.n	800baaa <tu_fifo_get_read_info+0xb2>
  return idx;
 800baba:	8a3b      	ldrh	r3, [r7, #16]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800babc:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681a      	ldr	r2, [r3, #0]
 800bac2:	8bfb      	ldrh	r3, [r7, #30]
 800bac4:	441a      	add	r2, r3
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 800baca:	8c3a      	ldrh	r2, [r7, #32]
 800bacc:	8bfb      	ldrh	r3, [r7, #30]
 800bace:	429a      	cmp	r2, r3
 800bad0:	d909      	bls.n	800bae6 <tu_fifo_get_read_info+0xee>
    // Non wrapping case
    info->linear.len = cnt;
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bad6:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 800bad8:	683b      	ldr	r3, [r7, #0]
 800bada:	2200      	movs	r2, #0
 800badc:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 800bade:	683b      	ldr	r3, [r7, #0]
 800bae0:	2200      	movs	r2, #0
 800bae2:	60da      	str	r2, [r3, #12]
 800bae4:	e011      	b.n	800bb0a <tu_fifo_get_read_info+0x112>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	889a      	ldrh	r2, [r3, #4]
 800baea:	8bfb      	ldrh	r3, [r7, #30]
 800baec:	1ad3      	subs	r3, r2, r3
 800baee:	b29a      	uxth	r2, r3
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	881b      	ldrh	r3, [r3, #0]
 800baf8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bafa:	1ad3      	subs	r3, r2, r3
 800bafc:	b29a      	uxth	r2, r3
 800bafe:	683b      	ldr	r3, [r7, #0]
 800bb00:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681a      	ldr	r2, [r3, #0]
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	60da      	str	r2, [r3, #12]
  }
}
 800bb0a:	3728      	adds	r7, #40	@ 0x28
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}

0800bb10 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 800bb10:	b480      	push	{r7}
 800bb12:	b083      	sub	sp, #12
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	4603      	mov	r3, r0
 800bb18:	6039      	str	r1, [r7, #0]
 800bb1a:	71fb      	strb	r3, [r7, #7]
 800bb1c:	4613      	mov	r3, r2
 800bb1e:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 800bb20:	bf00      	nop
 800bb22:	370c      	adds	r7, #12
 800bb24:	46bd      	mov	sp, r7
 800bb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2a:	4770      	bx	lr

0800bb2c <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 800bb2c:	b480      	push	{r7}
 800bb2e:	b083      	sub	sp, #12
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 800bb34:	bf00      	nop
 800bb36:	370c      	adds	r7, #12
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3e:	4770      	bx	lr

0800bb40 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
  return NULL;
}

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 800bb40:	b480      	push	{r7}
 800bb42:	af00      	add	r7, sp, #0
  return NULL;
 800bb44:	2300      	movs	r3, #0
}
 800bb46:	4618      	mov	r0, r3
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4e:	4770      	bx	lr

0800bb50 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 800bb50:	b480      	push	{r7}
 800bb52:	b083      	sub	sp, #12
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	4603      	mov	r3, r0
 800bb58:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 800bb5a:	2300      	movs	r3, #0
}
 800bb5c:	4618      	mov	r0, r3
 800bb5e:	370c      	adds	r7, #12
 800bb60:	46bd      	mov	sp, r7
 800bb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb66:	4770      	bx	lr

0800bb68 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 800bb68:	b480      	push	{r7}
 800bb6a:	af00      	add	r7, sp, #0
}
 800bb6c:	bf00      	nop
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb74:	4770      	bx	lr

0800bb76 <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 800bb76:	b480      	push	{r7}
 800bb78:	af00      	add	r7, sp, #0
}
 800bb7a:	bf00      	nop
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb82:	4770      	bx	lr

0800bb84 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 800bb84:	b480      	push	{r7}
 800bb86:	b083      	sub	sp, #12
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 800bb8e:	bf00      	nop
 800bb90:	370c      	adds	r7, #12
 800bb92:	46bd      	mov	sp, r7
 800bb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb98:	4770      	bx	lr

0800bb9a <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 800bb9a:	b480      	push	{r7}
 800bb9c:	af00      	add	r7, sp, #0
}
 800bb9e:	bf00      	nop
 800bba0:	46bd      	mov	sp, r7
 800bba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba6:	4770      	bx	lr

0800bba8 <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 800bba8:	b480      	push	{r7}
 800bbaa:	b083      	sub	sp, #12
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
 800bbb0:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 800bbb2:	2301      	movs	r3, #1
}
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	370c      	adds	r7, #12
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbbe:	4770      	bx	lr

0800bbc0 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 800bbc0:	b480      	push	{r7}
 800bbc2:	b083      	sub	sp, #12
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	2200      	movs	r2, #0
 800bbcc:	701a      	strb	r2, [r3, #0]
  return NULL;
 800bbce:	2300      	movs	r3, #0
}
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	370c      	adds	r7, #12
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbda:	4770      	bx	lr

0800bbdc <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 800bbdc:	b480      	push	{r7}
 800bbde:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 800bbe0:	4b05      	ldr	r3, [pc, #20]	@ (800bbf8 <tud_mounted+0x1c>)
 800bbe2:	791b      	ldrb	r3, [r3, #4]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	bf14      	ite	ne
 800bbe8:	2301      	movne	r3, #1
 800bbea:	2300      	moveq	r3, #0
 800bbec:	b2db      	uxtb	r3, r3
}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf6:	4770      	bx	lr
 800bbf8:	20001478 	.word	0x20001478

0800bbfc <tud_suspended>:

bool tud_suspended(void) {
 800bbfc:	b480      	push	{r7}
 800bbfe:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 800bc00:	4b06      	ldr	r3, [pc, #24]	@ (800bc1c <tud_suspended+0x20>)
 800bc02:	789b      	ldrb	r3, [r3, #2]
 800bc04:	b2db      	uxtb	r3, r3
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	bf14      	ite	ne
 800bc0a:	2301      	movne	r3, #1
 800bc0c:	2300      	moveq	r3, #0
 800bc0e:	b2db      	uxtb	r3, r3
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	46bd      	mov	sp, r7
 800bc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc18:	4770      	bx	lr
 800bc1a:	bf00      	nop
 800bc1c:	20001478 	.word	0x20001478

0800bc20 <tud_inited>:

void tud_sof_cb_enable(bool en) {
  usbd_sof_enable(_usbd_rhport, SOF_CONSUMER_USER, en);
}

bool tud_inited(void) {
 800bc20:	b480      	push	{r7}
 800bc22:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 800bc24:	4b05      	ldr	r3, [pc, #20]	@ (800bc3c <tud_inited+0x1c>)
 800bc26:	781b      	ldrb	r3, [r3, #0]
 800bc28:	2bff      	cmp	r3, #255	@ 0xff
 800bc2a:	bf14      	ite	ne
 800bc2c:	2301      	movne	r3, #1
 800bc2e:	2300      	moveq	r3, #0
 800bc30:	b2db      	uxtb	r3, r3
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	46bd      	mov	sp, r7
 800bc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3a:	4770      	bx	lr
 800bc3c:	20000025 	.word	0x20000025

0800bc40 <tud_rhport_init>:

bool tud_configure(uint8_t rhport, uint32_t cfg_id, const void* cfg_param) {
  return dcd_configure(rhport, cfg_id, cfg_param);
}

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b08e      	sub	sp, #56	@ 0x38
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	4603      	mov	r3, r0
 800bc48:	6039      	str	r1, [r7, #0]
 800bc4a:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 800bc4c:	f7ff ffe8 	bl	800bc20 <tud_inited>
 800bc50:	4603      	mov	r3, r0
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d001      	beq.n	800bc5a <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 800bc56:	2301      	movs	r3, #1
 800bc58:	e0b0      	b.n	800bdbc <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d10a      	bne.n	800bc76 <tud_rhport_init+0x36>
 800bc60:	4b58      	ldr	r3, [pc, #352]	@ (800bdc4 <tud_rhport_init+0x184>)
 800bc62:	61fb      	str	r3, [r7, #28]
 800bc64:	69fb      	ldr	r3, [r7, #28]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	f003 0301 	and.w	r3, r3, #1
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d000      	beq.n	800bc72 <tud_rhport_init+0x32>
 800bc70:	be00      	bkpt	0x0000
 800bc72:	2300      	movs	r3, #0
 800bc74:	e0a2      	b.n	800bdbc <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 800bc76:	222f      	movs	r2, #47	@ 0x2f
 800bc78:	2100      	movs	r1, #0
 800bc7a:	4853      	ldr	r0, [pc, #332]	@ (800bdc8 <tud_rhport_init+0x188>)
 800bc7c:	f006 fd2d 	bl	80126da <memset>
  _usbd_queued_setup = 0;
 800bc80:	4b52      	ldr	r3, [pc, #328]	@ (800bdcc <tud_rhport_init+0x18c>)
 800bc82:	2200      	movs	r2, #0
 800bc84:	701a      	strb	r2, [r3, #0]
 800bc86:	4b52      	ldr	r3, [pc, #328]	@ (800bdd0 <tud_rhport_init+0x190>)
 800bc88:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 800bc8a:	bf00      	nop
 800bc8c:	4b51      	ldr	r3, [pc, #324]	@ (800bdd4 <tud_rhport_init+0x194>)
 800bc8e:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 800bc90:	69bb      	ldr	r3, [r7, #24]
 800bc92:	3304      	adds	r3, #4
 800bc94:	4618      	mov	r0, r3
 800bc96:	f7ff f978 	bl	800af8a <tu_fifo_clear>
  return (osal_queue_t) qdef;
 800bc9a:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 800bc9c:	4a4e      	ldr	r2, [pc, #312]	@ (800bdd8 <tud_rhport_init+0x198>)
 800bc9e:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 800bca0:	4b4d      	ldr	r3, [pc, #308]	@ (800bdd8 <tud_rhport_init+0x198>)
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d10a      	bne.n	800bcbe <tud_rhport_init+0x7e>
 800bca8:	4b46      	ldr	r3, [pc, #280]	@ (800bdc4 <tud_rhport_init+0x184>)
 800bcaa:	623b      	str	r3, [r7, #32]
 800bcac:	6a3b      	ldr	r3, [r7, #32]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	f003 0301 	and.w	r3, r3, #1
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d000      	beq.n	800bcba <tud_rhport_init+0x7a>
 800bcb8:	be00      	bkpt	0x0000
 800bcba:	2300      	movs	r3, #0
 800bcbc:	e07e      	b.n	800bdbc <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 800bcbe:	4847      	ldr	r0, [pc, #284]	@ (800bddc <tud_rhport_init+0x19c>)
 800bcc0:	f7ff ff7e 	bl	800bbc0 <usbd_app_driver_get_cb>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	4a46      	ldr	r2, [pc, #280]	@ (800bde0 <tud_rhport_init+0x1a0>)
 800bcc8:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 800bcca:	4b44      	ldr	r3, [pc, #272]	@ (800bddc <tud_rhport_init+0x19c>)
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	2bfd      	cmp	r3, #253	@ 0xfd
 800bcd0:	d90a      	bls.n	800bce8 <tud_rhport_init+0xa8>
 800bcd2:	4b3c      	ldr	r3, [pc, #240]	@ (800bdc4 <tud_rhport_init+0x184>)
 800bcd4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bcd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	f003 0301 	and.w	r3, r3, #1
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d000      	beq.n	800bce4 <tud_rhport_init+0xa4>
 800bce2:	be00      	bkpt	0x0000
 800bce4:	2300      	movs	r3, #0
 800bce6:	e069      	b.n	800bdbc <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800bce8:	2300      	movs	r3, #0
 800bcea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800bcee:	e03f      	b.n	800bd70 <tud_rhport_init+0x130>
 800bcf0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bcf4:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800bcfa:	4b38      	ldr	r3, [pc, #224]	@ (800bddc <tud_rhport_init+0x19c>)
 800bcfc:	781b      	ldrb	r3, [r3, #0]
 800bcfe:	7cfa      	ldrb	r2, [r7, #19]
 800bd00:	429a      	cmp	r2, r3
 800bd02:	d209      	bcs.n	800bd18 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 800bd04:	4b36      	ldr	r3, [pc, #216]	@ (800bde0 <tud_rhport_init+0x1a0>)
 800bd06:	6819      	ldr	r1, [r3, #0]
 800bd08:	7cfa      	ldrb	r2, [r7, #19]
 800bd0a:	4613      	mov	r3, r2
 800bd0c:	00db      	lsls	r3, r3, #3
 800bd0e:	4413      	add	r3, r2
 800bd10:	009b      	lsls	r3, r3, #2
 800bd12:	440b      	add	r3, r1
 800bd14:	60fb      	str	r3, [r7, #12]
 800bd16:	e00f      	b.n	800bd38 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 800bd18:	4b30      	ldr	r3, [pc, #192]	@ (800bddc <tud_rhport_init+0x19c>)
 800bd1a:	781b      	ldrb	r3, [r3, #0]
 800bd1c:	7cfa      	ldrb	r2, [r7, #19]
 800bd1e:	1ad3      	subs	r3, r2, r3
 800bd20:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800bd22:	7cfb      	ldrb	r3, [r7, #19]
 800bd24:	2b01      	cmp	r3, #1
 800bd26:	d807      	bhi.n	800bd38 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 800bd28:	7cfa      	ldrb	r2, [r7, #19]
 800bd2a:	4613      	mov	r3, r2
 800bd2c:	00db      	lsls	r3, r3, #3
 800bd2e:	4413      	add	r3, r2
 800bd30:	009b      	lsls	r3, r3, #2
 800bd32:	4a2c      	ldr	r2, [pc, #176]	@ (800bde4 <tud_rhport_init+0x1a4>)
 800bd34:	4413      	add	r3, r2
 800bd36:	60fb      	str	r3, [r7, #12]
  return driver;
 800bd38:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800bd3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 800bd3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d003      	beq.n	800bd4a <tud_rhport_init+0x10a>
 800bd42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd44:	685b      	ldr	r3, [r3, #4]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d10a      	bne.n	800bd60 <tud_rhport_init+0x120>
 800bd4a:	4b1e      	ldr	r3, [pc, #120]	@ (800bdc4 <tud_rhport_init+0x184>)
 800bd4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bd4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	f003 0301 	and.w	r3, r3, #1
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d000      	beq.n	800bd5c <tud_rhport_init+0x11c>
 800bd5a:	be00      	bkpt	0x0000
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	e02d      	b.n	800bdbc <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 800bd60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd62:	685b      	ldr	r3, [r3, #4]
 800bd64:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800bd66:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bd6a:	3301      	adds	r3, #1
 800bd6c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800bd70:	4b1a      	ldr	r3, [pc, #104]	@ (800bddc <tud_rhport_init+0x19c>)
 800bd72:	781b      	ldrb	r3, [r3, #0]
 800bd74:	3302      	adds	r3, #2
 800bd76:	b2db      	uxtb	r3, r3
 800bd78:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800bd7c:	429a      	cmp	r2, r3
 800bd7e:	d3b7      	bcc.n	800bcf0 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 800bd80:	4a19      	ldr	r2, [pc, #100]	@ (800bde8 <tud_rhport_init+0x1a8>)
 800bd82:	79fb      	ldrb	r3, [r7, #7]
 800bd84:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 800bd86:	79fb      	ldrb	r3, [r7, #7]
 800bd88:	6839      	ldr	r1, [r7, #0]
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f002 fb74 	bl	800e478 <dcd_init>
 800bd90:	4603      	mov	r3, r0
 800bd92:	f083 0301 	eor.w	r3, r3, #1
 800bd96:	b2db      	uxtb	r3, r3
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d00a      	beq.n	800bdb2 <tud_rhport_init+0x172>
 800bd9c:	4b09      	ldr	r3, [pc, #36]	@ (800bdc4 <tud_rhport_init+0x184>)
 800bd9e:	633b      	str	r3, [r7, #48]	@ 0x30
 800bda0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	f003 0301 	and.w	r3, r3, #1
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d000      	beq.n	800bdae <tud_rhport_init+0x16e>
 800bdac:	be00      	bkpt	0x0000
 800bdae:	2300      	movs	r3, #0
 800bdb0:	e004      	b.n	800bdbc <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 800bdb2:	79fb      	ldrb	r3, [r7, #7]
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	f002 fbf9 	bl	800e5ac <dcd_int_enable>

  return true;
 800bdba:	2301      	movs	r3, #1
}
 800bdbc:	4618      	mov	r0, r3
 800bdbe:	3738      	adds	r7, #56	@ 0x38
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	bd80      	pop	{r7, pc}
 800bdc4:	e000edf0 	.word	0xe000edf0
 800bdc8:	20001478 	.word	0x20001478
 800bdcc:	200014a7 	.word	0x200014a7
 800bdd0:	20000028 	.word	0x20000028
 800bdd4:	20000030 	.word	0x20000030
 800bdd8:	20001570 	.word	0x20001570
 800bddc:	200014ac 	.word	0x200014ac
 800bde0:	200014a8 	.word	0x200014a8
 800bde4:	08014b18 	.word	0x08014b18
 800bde8:	20000025 	.word	0x20000025

0800bdec <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b088      	sub	sp, #32
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	4603      	mov	r3, r0
 800bdf4:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	77fb      	strb	r3, [r7, #31]
 800bdfa:	e039      	b.n	800be70 <configuration_reset+0x84>
 800bdfc:	7ffb      	ldrb	r3, [r7, #31]
 800bdfe:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800be00:	2300      	movs	r3, #0
 800be02:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800be04:	4b28      	ldr	r3, [pc, #160]	@ (800bea8 <configuration_reset+0xbc>)
 800be06:	781b      	ldrb	r3, [r3, #0]
 800be08:	7cfa      	ldrb	r2, [r7, #19]
 800be0a:	429a      	cmp	r2, r3
 800be0c:	d209      	bcs.n	800be22 <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 800be0e:	4b27      	ldr	r3, [pc, #156]	@ (800beac <configuration_reset+0xc0>)
 800be10:	6819      	ldr	r1, [r3, #0]
 800be12:	7cfa      	ldrb	r2, [r7, #19]
 800be14:	4613      	mov	r3, r2
 800be16:	00db      	lsls	r3, r3, #3
 800be18:	4413      	add	r3, r2
 800be1a:	009b      	lsls	r3, r3, #2
 800be1c:	440b      	add	r3, r1
 800be1e:	60fb      	str	r3, [r7, #12]
 800be20:	e00f      	b.n	800be42 <configuration_reset+0x56>
    drvid -= _app_driver_count;
 800be22:	4b21      	ldr	r3, [pc, #132]	@ (800bea8 <configuration_reset+0xbc>)
 800be24:	781b      	ldrb	r3, [r3, #0]
 800be26:	7cfa      	ldrb	r2, [r7, #19]
 800be28:	1ad3      	subs	r3, r2, r3
 800be2a:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800be2c:	7cfb      	ldrb	r3, [r7, #19]
 800be2e:	2b01      	cmp	r3, #1
 800be30:	d807      	bhi.n	800be42 <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 800be32:	7cfa      	ldrb	r2, [r7, #19]
 800be34:	4613      	mov	r3, r2
 800be36:	00db      	lsls	r3, r3, #3
 800be38:	4413      	add	r3, r2
 800be3a:	009b      	lsls	r3, r3, #2
 800be3c:	4a1c      	ldr	r2, [pc, #112]	@ (800beb0 <configuration_reset+0xc4>)
 800be3e:	4413      	add	r3, r2
 800be40:	60fb      	str	r3, [r7, #12]
  return driver;
 800be42:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800be44:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 800be46:	69bb      	ldr	r3, [r7, #24]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d109      	bne.n	800be60 <configuration_reset+0x74>
 800be4c:	4b19      	ldr	r3, [pc, #100]	@ (800beb4 <configuration_reset+0xc8>)
 800be4e:	617b      	str	r3, [r7, #20]
 800be50:	697b      	ldr	r3, [r7, #20]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f003 0301 	and.w	r3, r3, #1
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d020      	beq.n	800be9e <configuration_reset+0xb2>
 800be5c:	be00      	bkpt	0x0000
 800be5e:	e01e      	b.n	800be9e <configuration_reset+0xb2>
    driver->reset(rhport);
 800be60:	69bb      	ldr	r3, [r7, #24]
 800be62:	68db      	ldr	r3, [r3, #12]
 800be64:	79fa      	ldrb	r2, [r7, #7]
 800be66:	4610      	mov	r0, r2
 800be68:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800be6a:	7ffb      	ldrb	r3, [r7, #31]
 800be6c:	3301      	adds	r3, #1
 800be6e:	77fb      	strb	r3, [r7, #31]
 800be70:	4b0d      	ldr	r3, [pc, #52]	@ (800bea8 <configuration_reset+0xbc>)
 800be72:	781b      	ldrb	r3, [r3, #0]
 800be74:	3302      	adds	r3, #2
 800be76:	b2db      	uxtb	r3, r3
 800be78:	7ffa      	ldrb	r2, [r7, #31]
 800be7a:	429a      	cmp	r2, r3
 800be7c:	d3be      	bcc.n	800bdfc <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 800be7e:	222f      	movs	r2, #47	@ 0x2f
 800be80:	2100      	movs	r1, #0
 800be82:	480d      	ldr	r0, [pc, #52]	@ (800beb8 <configuration_reset+0xcc>)
 800be84:	f006 fc29 	bl	80126da <memset>
  (void)memset(_usbd_dev.itf2drv, TUSB_INDEX_INVALID_8, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800be88:	2210      	movs	r2, #16
 800be8a:	21ff      	movs	r1, #255	@ 0xff
 800be8c:	480b      	ldr	r0, [pc, #44]	@ (800bebc <configuration_reset+0xd0>)
 800be8e:	f006 fc24 	bl	80126da <memset>
  (void)memset(_usbd_dev.ep2drv, TUSB_INDEX_INVALID_8, sizeof(_usbd_dev.ep2drv));   // invalid mapping
 800be92:	220c      	movs	r2, #12
 800be94:	21ff      	movs	r1, #255	@ 0xff
 800be96:	480a      	ldr	r0, [pc, #40]	@ (800bec0 <configuration_reset+0xd4>)
 800be98:	f006 fc1f 	bl	80126da <memset>
 800be9c:	e000      	b.n	800bea0 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 800be9e:	bf00      	nop
}
 800bea0:	3720      	adds	r7, #32
 800bea2:	46bd      	mov	sp, r7
 800bea4:	bd80      	pop	{r7, pc}
 800bea6:	bf00      	nop
 800bea8:	200014ac 	.word	0x200014ac
 800beac:	200014a8 	.word	0x200014a8
 800beb0:	08014b18 	.word	0x08014b18
 800beb4:	e000edf0 	.word	0xe000edf0
 800beb8:	20001478 	.word	0x20001478
 800bebc:	2000147f 	.word	0x2000147f
 800bec0:	2000148f 	.word	0x2000148f

0800bec4 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b082      	sub	sp, #8
 800bec8:	af00      	add	r7, sp, #0
 800beca:	4603      	mov	r3, r0
 800becc:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 800bece:	79fb      	ldrb	r3, [r7, #7]
 800bed0:	4618      	mov	r0, r3
 800bed2:	f7ff ff8b 	bl	800bdec <configuration_reset>
  usbd_control_reset();
 800bed6:	f001 fd03 	bl	800d8e0 <usbd_control_reset>
}
 800beda:	bf00      	nop
 800bedc:	3708      	adds	r7, #8
 800bede:	46bd      	mov	sp, r7
 800bee0:	bd80      	pop	{r7, pc}
	...

0800bee4 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 800bee4:	b590      	push	{r4, r7, lr}
 800bee6:	b093      	sub	sp, #76	@ 0x4c
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
 800beec:	460b      	mov	r3, r1
 800beee:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 800bef0:	f7ff fe96 	bl	800bc20 <tud_inited>
 800bef4:	4603      	mov	r3, r0
 800bef6:	f083 0301 	eor.w	r3, r3, #1
 800befa:	b2db      	uxtb	r3, r3
 800befc:	2b00      	cmp	r3, #0
 800befe:	f040 818b 	bne.w	800c218 <tud_task_ext+0x334>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 800bf02:	4bb2      	ldr	r3, [pc, #712]	@ (800c1cc <tud_task_ext+0x2e8>)
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	633b      	str	r3, [r7, #48]	@ 0x30
 800bf08:	f107 030c 	add.w	r3, r7, #12
 800bf0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 800bf12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	2000      	movs	r0, #0
 800bf18:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 800bf1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf1c:	3304      	adds	r3, #4
 800bf1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bf20:	4618      	mov	r0, r3
 800bf22:	f7ff fcce 	bl	800b8c2 <tu_fifo_read>
 800bf26:	4603      	mov	r3, r0
 800bf28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 800bf2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	2001      	movs	r0, #1
 800bf32:	4798      	blx	r3

  return success;
 800bf34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf38:	f083 0301 	eor.w	r3, r3, #1
 800bf3c:	b2db      	uxtb	r3, r3
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	f040 816c 	bne.w	800c21c <tud_task_ext+0x338>
      TU_LOG_USBD("\r\n"); // extra line for setup
    }
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 800bf44:	7b7b      	ldrb	r3, [r7, #13]
 800bf46:	3b01      	subs	r3, #1
 800bf48:	2b07      	cmp	r3, #7
 800bf4a:	f200 814d 	bhi.w	800c1e8 <tud_task_ext+0x304>
 800bf4e:	a201      	add	r2, pc, #4	@ (adr r2, 800bf54 <tud_task_ext+0x70>)
 800bf50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf54:	0800bf75 	.word	0x0800bf75
 800bf58:	0800bf85 	.word	0x0800bf85
 800bf5c:	0800c19b 	.word	0x0800c19b
 800bf60:	0800c155 	.word	0x0800c155
 800bf64:	0800c17b 	.word	0x0800c17b
 800bf68:	0800bf93 	.word	0x0800bf93
 800bf6c:	0800c03f 	.word	0x0800c03f
 800bf70:	0800c18b 	.word	0x0800c18b
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 800bf74:	7b3b      	ldrb	r3, [r7, #12]
 800bf76:	4618      	mov	r0, r3
 800bf78:	f7ff ffa4 	bl	800bec4 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 800bf7c:	7c3a      	ldrb	r2, [r7, #16]
 800bf7e:	4b94      	ldr	r3, [pc, #592]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800bf80:	715a      	strb	r2, [r3, #5]
        break;
 800bf82:	e148      	b.n	800c216 <tud_task_ext+0x332>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 800bf84:	7b3b      	ldrb	r3, [r7, #12]
 800bf86:	4618      	mov	r0, r3
 800bf88:	f7ff ff9c 	bl	800bec4 <usbd_reset>
        tud_umount_cb();
 800bf8c:	f7ff fdf3 	bl	800bb76 <tud_umount_cb>
        break;
 800bf90:	e141      	b.n	800c216 <tud_task_ext+0x332>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 800bf92:	4b90      	ldr	r3, [pc, #576]	@ (800c1d4 <tud_task_ext+0x2f0>)
 800bf94:	781b      	ldrb	r3, [r3, #0]
 800bf96:	b2db      	uxtb	r3, r3
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d10a      	bne.n	800bfb2 <tud_task_ext+0xce>
 800bf9c:	4b8e      	ldr	r3, [pc, #568]	@ (800c1d8 <tud_task_ext+0x2f4>)
 800bf9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bfa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	f003 0301 	and.w	r3, r3, #1
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	f000 8139 	beq.w	800c220 <tud_task_ext+0x33c>
 800bfae:	be00      	bkpt	0x0000
 800bfb0:	e136      	b.n	800c220 <tud_task_ext+0x33c>
        _usbd_queued_setup--;
 800bfb2:	4b88      	ldr	r3, [pc, #544]	@ (800c1d4 <tud_task_ext+0x2f0>)
 800bfb4:	781b      	ldrb	r3, [r3, #0]
 800bfb6:	b2db      	uxtb	r3, r3
 800bfb8:	3b01      	subs	r3, #1
 800bfba:	b2da      	uxtb	r2, r3
 800bfbc:	4b85      	ldr	r3, [pc, #532]	@ (800c1d4 <tud_task_ext+0x2f0>)
 800bfbe:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 800bfc0:	4b84      	ldr	r3, [pc, #528]	@ (800c1d4 <tud_task_ext+0x2f0>)
 800bfc2:	781b      	ldrb	r3, [r3, #0]
 800bfc4:	b2db      	uxtb	r3, r3
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	f040 8118 	bne.w	800c1fc <tud_task_ext+0x318>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 800bfcc:	4b80      	ldr	r3, [pc, #512]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800bfce:	2201      	movs	r2, #1
 800bfd0:	701a      	strb	r2, [r3, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800bfd2:	4a7f      	ldr	r2, [pc, #508]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800bfd4:	f892 3023 	ldrb.w	r3, [r2, #35]	@ 0x23
 800bfd8:	f023 0301 	bic.w	r3, r3, #1
 800bfdc:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800bfe0:	4a7b      	ldr	r2, [pc, #492]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800bfe2:	f892 3023 	ldrb.w	r3, [r2, #35]	@ 0x23
 800bfe6:	f023 0304 	bic.w	r3, r3, #4
 800bfea:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 800bfee:	4a78      	ldr	r2, [pc, #480]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800bff0:	f892 3024 	ldrb.w	r3, [r2, #36]	@ 0x24
 800bff4:	f023 0301 	bic.w	r3, r3, #1
 800bff8:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 800bffc:	4a74      	ldr	r2, [pc, #464]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800bffe:	f892 3024 	ldrb.w	r3, [r2, #36]	@ 0x24
 800c002:	f023 0304 	bic.w	r3, r3, #4
 800c006:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 800c00a:	7b3a      	ldrb	r2, [r7, #12]
 800c00c:	f107 030c 	add.w	r3, r7, #12
 800c010:	3304      	adds	r3, #4
 800c012:	4619      	mov	r1, r3
 800c014:	4610      	mov	r0, r2
 800c016:	f000 f923 	bl	800c260 <process_control_request>
 800c01a:	4603      	mov	r3, r0
 800c01c:	f083 0301 	eor.w	r3, r3, #1
 800c020:	b2db      	uxtb	r3, r3
 800c022:	2b00      	cmp	r3, #0
 800c024:	f000 80ec 	beq.w	800c200 <tud_task_ext+0x31c>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 800c028:	7b3b      	ldrb	r3, [r7, #12]
 800c02a:	2100      	movs	r1, #0
 800c02c:	4618      	mov	r0, r3
 800c02e:	f002 fd4d 	bl	800eacc <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 800c032:	7b3b      	ldrb	r3, [r7, #12]
 800c034:	2180      	movs	r1, #128	@ 0x80
 800c036:	4618      	mov	r0, r3
 800c038:	f002 fd48 	bl	800eacc <dcd_edpt_stall>
        }
        break;
 800c03c:	e0e0      	b.n	800c200 <tud_task_ext+0x31c>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 800c03e:	7c3b      	ldrb	r3, [r7, #16]
 800c040:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c044:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c048:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c04c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c050:	f003 030f 	and.w	r3, r3, #15
 800c054:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 800c056:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800c05a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c05e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c062:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c066:	09db      	lsrs	r3, r3, #7
 800c068:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800c06a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800c06e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800c072:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800c076:	4956      	ldr	r1, [pc, #344]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800c078:	0052      	lsls	r2, r2, #1
 800c07a:	440a      	add	r2, r1
 800c07c:	4413      	add	r3, r2
 800c07e:	f103 0220 	add.w	r2, r3, #32
 800c082:	78d3      	ldrb	r3, [r2, #3]
 800c084:	f023 0301 	bic.w	r3, r3, #1
 800c088:	70d3      	strb	r3, [r2, #3]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800c08a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800c08e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800c092:	494f      	ldr	r1, [pc, #316]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800c094:	0052      	lsls	r2, r2, #1
 800c096:	440a      	add	r2, r1
 800c098:	4413      	add	r3, r2
 800c09a:	f103 0220 	add.w	r2, r3, #32
 800c09e:	78d3      	ldrb	r3, [r2, #3]
 800c0a0:	f023 0304 	bic.w	r3, r3, #4
 800c0a4:	70d3      	strb	r3, [r2, #3]

        if (0 == epnum) {
 800c0a6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d107      	bne.n	800c0be <tud_task_ext+0x1da>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800c0ae:	7b38      	ldrb	r0, [r7, #12]
 800c0b0:	7c7a      	ldrb	r2, [r7, #17]
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800c0b8:	f001 fc48 	bl	800d94c <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 800c0bc:	e0ab      	b.n	800c216 <tud_task_ext+0x332>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800c0be:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800c0c2:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800c0c6:	4942      	ldr	r1, [pc, #264]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800c0c8:	0052      	lsls	r2, r2, #1
 800c0ca:	440a      	add	r2, r1
 800c0cc:	4413      	add	r3, r2
 800c0ce:	3317      	adds	r3, #23
 800c0d0:	781b      	ldrb	r3, [r3, #0]
 800c0d2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800c0da:	4b40      	ldr	r3, [pc, #256]	@ (800c1dc <tud_task_ext+0x2f8>)
 800c0dc:	781b      	ldrb	r3, [r3, #0]
 800c0de:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800c0e2:	429a      	cmp	r2, r3
 800c0e4:	d20a      	bcs.n	800c0fc <tud_task_ext+0x218>
    driver = &_app_driver[drvid];
 800c0e6:	4b3e      	ldr	r3, [pc, #248]	@ (800c1e0 <tud_task_ext+0x2fc>)
 800c0e8:	6819      	ldr	r1, [r3, #0]
 800c0ea:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800c0ee:	4613      	mov	r3, r2
 800c0f0:	00db      	lsls	r3, r3, #3
 800c0f2:	4413      	add	r3, r2
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	440b      	add	r3, r1
 800c0f8:	623b      	str	r3, [r7, #32]
 800c0fa:	e013      	b.n	800c124 <tud_task_ext+0x240>
    drvid -= _app_driver_count;
 800c0fc:	4b37      	ldr	r3, [pc, #220]	@ (800c1dc <tud_task_ext+0x2f8>)
 800c0fe:	781b      	ldrb	r3, [r3, #0]
 800c100:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800c104:	1ad3      	subs	r3, r2, r3
 800c106:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800c10a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c10e:	2b01      	cmp	r3, #1
 800c110:	d808      	bhi.n	800c124 <tud_task_ext+0x240>
      driver = &_usbd_driver[drvid];
 800c112:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800c116:	4613      	mov	r3, r2
 800c118:	00db      	lsls	r3, r3, #3
 800c11a:	4413      	add	r3, r2
 800c11c:	009b      	lsls	r3, r3, #2
 800c11e:	4a31      	ldr	r2, [pc, #196]	@ (800c1e4 <tud_task_ext+0x300>)
 800c120:	4413      	add	r3, r2
 800c122:	623b      	str	r3, [r7, #32]
  return driver;
 800c124:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800c126:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 800c128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d109      	bne.n	800c142 <tud_task_ext+0x25e>
 800c12e:	4b2a      	ldr	r3, [pc, #168]	@ (800c1d8 <tud_task_ext+0x2f4>)
 800c130:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c132:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	f003 0301 	and.w	r3, r3, #1
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d072      	beq.n	800c224 <tud_task_ext+0x340>
 800c13e:	be00      	bkpt	0x0000
 800c140:	e070      	b.n	800c224 <tud_task_ext+0x340>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800c142:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c144:	699c      	ldr	r4, [r3, #24]
 800c146:	7b38      	ldrb	r0, [r7, #12]
 800c148:	7c7a      	ldrb	r2, [r7, #17]
 800c14a:	697b      	ldr	r3, [r7, #20]
 800c14c:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800c150:	47a0      	blx	r4
        break;
 800c152:	e060      	b.n	800c216 <tud_task_ext+0x332>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 800c154:	4b1e      	ldr	r3, [pc, #120]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800c156:	781b      	ldrb	r3, [r3, #0]
 800c158:	b2db      	uxtb	r3, r3
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d052      	beq.n	800c204 <tud_task_ext+0x320>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800c15e:	4b1c      	ldr	r3, [pc, #112]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800c160:	78db      	ldrb	r3, [r3, #3]
 800c162:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800c166:	b2db      	uxtb	r3, r3
 800c168:	2b00      	cmp	r3, #0
 800c16a:	bf14      	ite	ne
 800c16c:	2301      	movne	r3, #1
 800c16e:	2300      	moveq	r3, #0
 800c170:	b2db      	uxtb	r3, r3
 800c172:	4618      	mov	r0, r3
 800c174:	f7ff fd06 	bl	800bb84 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800c178:	e044      	b.n	800c204 <tud_task_ext+0x320>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 800c17a:	4b15      	ldr	r3, [pc, #84]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800c17c:	781b      	ldrb	r3, [r3, #0]
 800c17e:	b2db      	uxtb	r3, r3
 800c180:	2b00      	cmp	r3, #0
 800c182:	d041      	beq.n	800c208 <tud_task_ext+0x324>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 800c184:	f7ff fd09 	bl	800bb9a <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800c188:	e03e      	b.n	800c208 <tud_task_ext+0x324>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 800c18a:	693b      	ldr	r3, [r7, #16]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d03d      	beq.n	800c20c <tud_task_ext+0x328>
          event.func_call.func(event.func_call.param);
 800c190:	693b      	ldr	r3, [r7, #16]
 800c192:	697a      	ldr	r2, [r7, #20]
 800c194:	4610      	mov	r0, r2
 800c196:	4798      	blx	r3
        }
        break;
 800c198:	e038      	b.n	800c20c <tud_task_ext+0x328>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800c19a:	4b0d      	ldr	r3, [pc, #52]	@ (800c1d0 <tud_task_ext+0x2ec>)
 800c19c:	799b      	ldrb	r3, [r3, #6]
 800c19e:	b2db      	uxtb	r3, r3
 800c1a0:	61fb      	str	r3, [r7, #28]
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800c1a6:	7efb      	ldrb	r3, [r7, #27]
 800c1a8:	69fa      	ldr	r2, [r7, #28]
 800c1aa:	fa22 f303 	lsr.w	r3, r2, r3
 800c1ae:	f003 0301 	and.w	r3, r3, #1
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	bf14      	ite	ne
 800c1b6:	2301      	movne	r3, #1
 800c1b8:	2300      	moveq	r3, #0
 800c1ba:	b2db      	uxtb	r3, r3
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d027      	beq.n	800c210 <tud_task_ext+0x32c>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 800c1c0:	693b      	ldr	r3, [r7, #16]
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	f7ff fcb2 	bl	800bb2c <tud_sof_cb>
        }
      break;
 800c1c8:	e022      	b.n	800c210 <tud_task_ext+0x32c>
 800c1ca:	bf00      	nop
 800c1cc:	20001570 	.word	0x20001570
 800c1d0:	20001478 	.word	0x20001478
 800c1d4:	200014a7 	.word	0x200014a7
 800c1d8:	e000edf0 	.word	0xe000edf0
 800c1dc:	200014ac 	.word	0x200014ac
 800c1e0:	200014a8 	.word	0x200014a8
 800c1e4:	08014b18 	.word	0x08014b18

      default:
        TU_BREAKPOINT();
 800c1e8:	4b10      	ldr	r3, [pc, #64]	@ (800c22c <tud_task_ext+0x348>)
 800c1ea:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	f003 0301 	and.w	r3, r3, #1
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d00d      	beq.n	800c214 <tud_task_ext+0x330>
 800c1f8:	be00      	bkpt	0x0000
        break;
 800c1fa:	e00b      	b.n	800c214 <tud_task_ext+0x330>
          break;
 800c1fc:	bf00      	nop
 800c1fe:	e680      	b.n	800bf02 <tud_task_ext+0x1e>
        break;
 800c200:	bf00      	nop
 800c202:	e67e      	b.n	800bf02 <tud_task_ext+0x1e>
        break;
 800c204:	bf00      	nop
 800c206:	e67c      	b.n	800bf02 <tud_task_ext+0x1e>
        break;
 800c208:	bf00      	nop
 800c20a:	e67a      	b.n	800bf02 <tud_task_ext+0x1e>
        break;
 800c20c:	bf00      	nop
 800c20e:	e678      	b.n	800bf02 <tud_task_ext+0x1e>
      break;
 800c210:	bf00      	nop
 800c212:	e676      	b.n	800bf02 <tud_task_ext+0x1e>
        break;
 800c214:	bf00      	nop
  while (1) {
 800c216:	e674      	b.n	800bf02 <tud_task_ext+0x1e>
    return;
 800c218:	bf00      	nop
 800c21a:	e004      	b.n	800c226 <tud_task_ext+0x342>
      return;
 800c21c:	bf00      	nop
 800c21e:	e002      	b.n	800c226 <tud_task_ext+0x342>
        TU_ASSERT(_usbd_queued_setup > 0,);
 800c220:	bf00      	nop
 800c222:	e000      	b.n	800c226 <tud_task_ext+0x342>
          TU_ASSERT(driver,);
 800c224:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 800c226:	374c      	adds	r7, #76	@ 0x4c
 800c228:	46bd      	mov	sp, r7
 800c22a:	bd90      	pop	{r4, r7, pc}
 800c22c:	e000edf0 	.word	0xe000edf0

0800c230 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 800c230:	b580      	push	{r7, lr}
 800c232:	b084      	sub	sp, #16
 800c234:	af00      	add	r7, sp, #0
 800c236:	4603      	mov	r3, r0
 800c238:	60b9      	str	r1, [r7, #8]
 800c23a:	607a      	str	r2, [r7, #4]
 800c23c:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800c23e:	68bb      	ldr	r3, [r7, #8]
 800c240:	695b      	ldr	r3, [r3, #20]
 800c242:	4618      	mov	r0, r3
 800c244:	f001 fb58 	bl	800d8f8 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	695b      	ldr	r3, [r3, #20]
 800c24c:	7bf8      	ldrb	r0, [r7, #15]
 800c24e:	687a      	ldr	r2, [r7, #4]
 800c250:	2101      	movs	r1, #1
 800c252:	4798      	blx	r3
 800c254:	4603      	mov	r3, r0
}
 800c256:	4618      	mov	r0, r3
 800c258:	3710      	adds	r7, #16
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bd80      	pop	{r7, pc}
	...

0800c260 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 800c260:	b580      	push	{r7, lr}
 800c262:	b09a      	sub	sp, #104	@ 0x68
 800c264:	af00      	add	r7, sp, #0
 800c266:	4603      	mov	r3, r0
 800c268:	6039      	str	r1, [r7, #0]
 800c26a:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 800c26c:	2000      	movs	r0, #0
 800c26e:	f001 fb43 	bl	800d8f8 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800c272:	683b      	ldr	r3, [r7, #0]
 800c274:	781b      	ldrb	r3, [r3, #0]
 800c276:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c27a:	b2db      	uxtb	r3, r3
 800c27c:	2b60      	cmp	r3, #96	@ 0x60
 800c27e:	d10a      	bne.n	800c296 <process_control_request+0x36>
 800c280:	4ba6      	ldr	r3, [pc, #664]	@ (800c51c <process_control_request+0x2bc>)
 800c282:	633b      	str	r3, [r7, #48]	@ 0x30
 800c284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	f003 0301 	and.w	r3, r3, #1
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d000      	beq.n	800c292 <process_control_request+0x32>
 800c290:	be00      	bkpt	0x0000
 800c292:	2300      	movs	r3, #0
 800c294:	e2be      	b.n	800c814 <process_control_request+0x5b4>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 800c296:	683b      	ldr	r3, [r7, #0]
 800c298:	781b      	ldrb	r3, [r3, #0]
 800c29a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c29e:	b2db      	uxtb	r3, r3
 800c2a0:	2b40      	cmp	r3, #64	@ 0x40
 800c2a2:	d10a      	bne.n	800c2ba <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800c2a4:	489e      	ldr	r0, [pc, #632]	@ (800c520 <process_control_request+0x2c0>)
 800c2a6:	f001 fb27 	bl	800d8f8 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800c2aa:	79fb      	ldrb	r3, [r7, #7]
 800c2ac:	683a      	ldr	r2, [r7, #0]
 800c2ae:	2101      	movs	r1, #1
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	f7f6 fff5 	bl	80032a0 <tud_vendor_control_xfer_cb>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	e2ac      	b.n	800c814 <process_control_request+0x5b4>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 800c2ba:	683b      	ldr	r3, [r7, #0]
 800c2bc:	781b      	ldrb	r3, [r3, #0]
 800c2be:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800c2c2:	b2db      	uxtb	r3, r3
 800c2c4:	2b02      	cmp	r3, #2
 800c2c6:	f000 81c3 	beq.w	800c650 <process_control_request+0x3f0>
 800c2ca:	2b02      	cmp	r3, #2
 800c2cc:	f300 8295 	bgt.w	800c7fa <process_control_request+0x59a>
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d003      	beq.n	800c2dc <process_control_request+0x7c>
 800c2d4:	2b01      	cmp	r3, #1
 800c2d6:	f000 8145 	beq.w	800c564 <process_control_request+0x304>
 800c2da:	e28e      	b.n	800c7fa <process_control_request+0x59a>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	781b      	ldrb	r3, [r3, #0]
 800c2e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c2e4:	b2db      	uxtb	r3, r3
 800c2e6:	2b20      	cmp	r3, #32
 800c2e8:	d14a      	bne.n	800c380 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	889b      	ldrh	r3, [r3, #4]
 800c2ee:	b29b      	uxth	r3, r3
 800c2f0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800c2f2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c2f4:	b2db      	uxtb	r3, r3
 800c2f6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800c2fa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c2fe:	2b0f      	cmp	r3, #15
 800c300:	d901      	bls.n	800c306 <process_control_request+0xa6>
 800c302:	2300      	movs	r3, #0
 800c304:	e286      	b.n	800c814 <process_control_request+0x5b4>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800c306:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c30a:	4a86      	ldr	r2, [pc, #536]	@ (800c524 <process_control_request+0x2c4>)
 800c30c:	4413      	add	r3, r2
 800c30e:	79db      	ldrb	r3, [r3, #7]
 800c310:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 800c314:	2300      	movs	r3, #0
 800c316:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 800c318:	4b83      	ldr	r3, [pc, #524]	@ (800c528 <process_control_request+0x2c8>)
 800c31a:	781b      	ldrb	r3, [r3, #0]
 800c31c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800c320:	429a      	cmp	r2, r3
 800c322:	d20a      	bcs.n	800c33a <process_control_request+0xda>
    driver = &_app_driver[drvid];
 800c324:	4b81      	ldr	r3, [pc, #516]	@ (800c52c <process_control_request+0x2cc>)
 800c326:	6819      	ldr	r1, [r3, #0]
 800c328:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800c32c:	4613      	mov	r3, r2
 800c32e:	00db      	lsls	r3, r3, #3
 800c330:	4413      	add	r3, r2
 800c332:	009b      	lsls	r3, r3, #2
 800c334:	440b      	add	r3, r1
 800c336:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c338:	e013      	b.n	800c362 <process_control_request+0x102>
    drvid -= _app_driver_count;
 800c33a:	4b7b      	ldr	r3, [pc, #492]	@ (800c528 <process_control_request+0x2c8>)
 800c33c:	781b      	ldrb	r3, [r3, #0]
 800c33e:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800c342:	1ad3      	subs	r3, r2, r3
 800c344:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800c348:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800c34c:	2b01      	cmp	r3, #1
 800c34e:	d808      	bhi.n	800c362 <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 800c350:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800c354:	4613      	mov	r3, r2
 800c356:	00db      	lsls	r3, r3, #3
 800c358:	4413      	add	r3, r2
 800c35a:	009b      	lsls	r3, r3, #2
 800c35c:	4a74      	ldr	r2, [pc, #464]	@ (800c530 <process_control_request+0x2d0>)
 800c35e:	4413      	add	r3, r2
 800c360:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 800c362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800c364:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 800c366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d101      	bne.n	800c370 <process_control_request+0x110>
 800c36c:	2300      	movs	r3, #0
 800c36e:	e251      	b.n	800c814 <process_control_request+0x5b4>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 800c370:	79fb      	ldrb	r3, [r7, #7]
 800c372:	683a      	ldr	r2, [r7, #0]
 800c374:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c376:	4618      	mov	r0, r3
 800c378:	f7ff ff5a 	bl	800c230 <invoke_class_control>
 800c37c:	4603      	mov	r3, r0
 800c37e:	e249      	b.n	800c814 <process_control_request+0x5b4>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	781b      	ldrb	r3, [r3, #0]
 800c384:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c388:	b2db      	uxtb	r3, r3
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d00a      	beq.n	800c3a4 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 800c38e:	4b63      	ldr	r3, [pc, #396]	@ (800c51c <process_control_request+0x2bc>)
 800c390:	643b      	str	r3, [r7, #64]	@ 0x40
 800c392:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	f003 0301 	and.w	r3, r3, #1
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d000      	beq.n	800c3a0 <process_control_request+0x140>
 800c39e:	be00      	bkpt	0x0000
        return false;
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	e237      	b.n	800c814 <process_control_request+0x5b4>
      }

      switch (p_request->bRequest) { //-V2520
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	785b      	ldrb	r3, [r3, #1]
 800c3a8:	2b09      	cmp	r3, #9
 800c3aa:	f200 80ce 	bhi.w	800c54a <process_control_request+0x2ea>
 800c3ae:	a201      	add	r2, pc, #4	@ (adr r2, 800c3b4 <process_control_request+0x154>)
 800c3b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3b4:	0800c535 	.word	0x0800c535
 800c3b8:	0800c4f7 	.word	0x0800c4f7
 800c3bc:	0800c54b 	.word	0x0800c54b
 800c3c0:	0800c4d1 	.word	0x0800c4d1
 800c3c4:	0800c54b 	.word	0x0800c54b
 800c3c8:	0800c3dd 	.word	0x0800c3dd
 800c3cc:	0800c4b7 	.word	0x0800c4b7
 800c3d0:	0800c54b 	.word	0x0800c54b
 800c3d4:	0800c3fd 	.word	0x0800c3fd
 800c3d8:	0800c413 	.word	0x0800c413
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800c3dc:	6838      	ldr	r0, [r7, #0]
 800c3de:	f001 fa9b 	bl	800d918 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 800c3e2:	683b      	ldr	r3, [r7, #0]
 800c3e4:	885b      	ldrh	r3, [r3, #2]
 800c3e6:	b29b      	uxth	r3, r3
 800c3e8:	b2da      	uxtb	r2, r3
 800c3ea:	79fb      	ldrb	r3, [r7, #7]
 800c3ec:	4611      	mov	r1, r2
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	f002 f92c 	bl	800e64c <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 800c3f4:	4b4b      	ldr	r3, [pc, #300]	@ (800c524 <process_control_request+0x2c4>)
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	705a      	strb	r2, [r3, #1]
        break;
 800c3fa:	e0b2      	b.n	800c562 <process_control_request+0x302>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800c3fc:	4b49      	ldr	r3, [pc, #292]	@ (800c524 <process_control_request+0x2c4>)
 800c3fe:	791b      	ldrb	r3, [r3, #4]
 800c400:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800c402:	f107 0213 	add.w	r2, r7, #19
 800c406:	79f8      	ldrb	r0, [r7, #7]
 800c408:	2301      	movs	r3, #1
 800c40a:	6839      	ldr	r1, [r7, #0]
 800c40c:	f001 f9f8 	bl	800d800 <tud_control_xfer>
        }
        break;
 800c410:	e0a7      	b.n	800c562 <process_control_request+0x302>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	885b      	ldrh	r3, [r3, #2]
 800c416:	b29b      	uxth	r3, r3
 800c418:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 800c41c:	4b41      	ldr	r3, [pc, #260]	@ (800c524 <process_control_request+0x2c4>)
 800c41e:	791b      	ldrb	r3, [r3, #4]
 800c420:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800c424:	429a      	cmp	r2, r3
 800c426:	d040      	beq.n	800c4aa <process_control_request+0x24a>
            if (_usbd_dev.cfg_num != 0) {
 800c428:	4b3e      	ldr	r3, [pc, #248]	@ (800c524 <process_control_request+0x2c4>)
 800c42a:	791b      	ldrb	r3, [r3, #4]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d014      	beq.n	800c45a <process_control_request+0x1fa>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 800c430:	79fb      	ldrb	r3, [r7, #7]
 800c432:	2100      	movs	r1, #0
 800c434:	4618      	mov	r0, r3
 800c436:	f002 f987 	bl	800e748 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 800c43a:	79fb      	ldrb	r3, [r7, #7]
 800c43c:	4618      	mov	r0, r3
 800c43e:	f002 f9f3 	bl	800e828 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 800c442:	4b38      	ldr	r3, [pc, #224]	@ (800c524 <process_control_request+0x2c4>)
 800c444:	795b      	ldrb	r3, [r3, #5]
 800c446:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 800c44a:	79fb      	ldrb	r3, [r7, #7]
 800c44c:	4618      	mov	r0, r3
 800c44e:	f7ff fccd 	bl	800bdec <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 800c452:	4a34      	ldr	r2, [pc, #208]	@ (800c524 <process_control_request+0x2c4>)
 800c454:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800c458:	7153      	strb	r3, [r2, #5]
            }

            _usbd_dev.cfg_num = cfg_num;
 800c45a:	4a32      	ldr	r2, [pc, #200]	@ (800c524 <process_control_request+0x2c4>)
 800c45c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c460:	7113      	strb	r3, [r2, #4]

            // Handle the new configuration
            if (cfg_num == 0) {
 800c462:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c466:	2b00      	cmp	r3, #0
 800c468:	d102      	bne.n	800c470 <process_control_request+0x210>
              tud_umount_cb();
 800c46a:	f7ff fb84 	bl	800bb76 <tud_umount_cb>
 800c46e:	e01c      	b.n	800c4aa <process_control_request+0x24a>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 800c470:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800c474:	79fb      	ldrb	r3, [r7, #7]
 800c476:	4611      	mov	r1, r2
 800c478:	4618      	mov	r0, r3
 800c47a:	f000 f9d1 	bl	800c820 <process_set_config>
 800c47e:	4603      	mov	r3, r0
 800c480:	f083 0301 	eor.w	r3, r3, #1
 800c484:	b2db      	uxtb	r3, r3
 800c486:	2b00      	cmp	r3, #0
 800c488:	d00d      	beq.n	800c4a6 <process_control_request+0x246>
                _usbd_dev.cfg_num = 0;
 800c48a:	4b26      	ldr	r3, [pc, #152]	@ (800c524 <process_control_request+0x2c4>)
 800c48c:	2200      	movs	r2, #0
 800c48e:	711a      	strb	r2, [r3, #4]
                TU_ASSERT(false);
 800c490:	4b22      	ldr	r3, [pc, #136]	@ (800c51c <process_control_request+0x2bc>)
 800c492:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c494:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	f003 0301 	and.w	r3, r3, #1
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d000      	beq.n	800c4a2 <process_control_request+0x242>
 800c4a0:	be00      	bkpt	0x0000
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	e1b6      	b.n	800c814 <process_control_request+0x5b4>
              }
              tud_mount_cb();
 800c4a6:	f7ff fb5f 	bl	800bb68 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 800c4aa:	79fb      	ldrb	r3, [r7, #7]
 800c4ac:	6839      	ldr	r1, [r7, #0]
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	f001 f922 	bl	800d6f8 <tud_control_status>
        }
        break;
 800c4b4:	e055      	b.n	800c562 <process_control_request+0x302>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 800c4b6:	79fb      	ldrb	r3, [r7, #7]
 800c4b8:	6839      	ldr	r1, [r7, #0]
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	f000 fad8 	bl	800ca70 <process_get_descriptor>
 800c4c0:	4603      	mov	r3, r0
 800c4c2:	f083 0301 	eor.w	r3, r3, #1
 800c4c6:	b2db      	uxtb	r3, r3
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d049      	beq.n	800c560 <process_control_request+0x300>
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	e1a1      	b.n	800c814 <process_control_request+0x5b4>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 800c4d0:	683b      	ldr	r3, [r7, #0]
 800c4d2:	885b      	ldrh	r3, [r3, #2]
 800c4d4:	b29b      	uxth	r3, r3
 800c4d6:	2b01      	cmp	r3, #1
 800c4d8:	d10b      	bne.n	800c4f2 <process_control_request+0x292>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = 1;
 800c4da:	4a12      	ldr	r2, [pc, #72]	@ (800c524 <process_control_request+0x2c4>)
 800c4dc:	78d3      	ldrb	r3, [r2, #3]
 800c4de:	f043 0302 	orr.w	r3, r3, #2
 800c4e2:	70d3      	strb	r3, [r2, #3]
              tud_control_status(rhport, p_request);
 800c4e4:	79fb      	ldrb	r3, [r7, #7]
 800c4e6:	6839      	ldr	r1, [r7, #0]
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	f001 f905 	bl	800d6f8 <tud_control_status>
              break;
 800c4ee:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 800c4f0:	e037      	b.n	800c562 <process_control_request+0x302>
            default: return false;
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	e18e      	b.n	800c814 <process_control_request+0x5b4>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	885b      	ldrh	r3, [r3, #2]
 800c4fa:	b29b      	uxth	r3, r3
 800c4fc:	2b01      	cmp	r3, #1
 800c4fe:	d001      	beq.n	800c504 <process_control_request+0x2a4>
 800c500:	2300      	movs	r3, #0
 800c502:	e187      	b.n	800c814 <process_control_request+0x5b4>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = 0;
 800c504:	4a07      	ldr	r2, [pc, #28]	@ (800c524 <process_control_request+0x2c4>)
 800c506:	78d3      	ldrb	r3, [r2, #3]
 800c508:	f023 0302 	bic.w	r3, r3, #2
 800c50c:	70d3      	strb	r3, [r2, #3]
          tud_control_status(rhport, p_request);
 800c50e:	79fb      	ldrb	r3, [r7, #7]
 800c510:	6839      	ldr	r1, [r7, #0]
 800c512:	4618      	mov	r0, r3
 800c514:	f001 f8f0 	bl	800d6f8 <tud_control_status>
          break;
 800c518:	e023      	b.n	800c562 <process_control_request+0x302>
 800c51a:	bf00      	nop
 800c51c:	e000edf0 	.word	0xe000edf0
 800c520:	080032a1 	.word	0x080032a1
 800c524:	20001478 	.word	0x20001478
 800c528:	200014ac 	.word	0x200014ac
 800c52c:	200014a8 	.word	0x200014a8
 800c530:	08014b18 	.word	0x08014b18

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered TODO must invoke callback to get actual status
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t)_usbd_dev.dev_state_bm;
 800c534:	4ba5      	ldr	r3, [pc, #660]	@ (800c7cc <process_control_request+0x56c>)
 800c536:	78db      	ldrb	r3, [r3, #3]
 800c538:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 800c53a:	f107 0210 	add.w	r2, r7, #16
 800c53e:	79f8      	ldrb	r0, [r7, #7]
 800c540:	2302      	movs	r3, #2
 800c542:	6839      	ldr	r1, [r7, #0]
 800c544:	f001 f95c 	bl	800d800 <tud_control_xfer>
          break;
 800c548:	e00b      	b.n	800c562 <process_control_request+0x302>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 800c54a:	4ba1      	ldr	r3, [pc, #644]	@ (800c7d0 <process_control_request+0x570>)
 800c54c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c54e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	f003 0301 	and.w	r3, r3, #1
 800c556:	2b00      	cmp	r3, #0
 800c558:	d000      	beq.n	800c55c <process_control_request+0x2fc>
 800c55a:	be00      	bkpt	0x0000
 800c55c:	2300      	movs	r3, #0
 800c55e:	e159      	b.n	800c814 <process_control_request+0x5b4>
        break;
 800c560:	bf00      	nop
      }
    break;
 800c562:	e156      	b.n	800c812 <process_control_request+0x5b2>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 800c564:	683b      	ldr	r3, [r7, #0]
 800c566:	889b      	ldrh	r3, [r3, #4]
 800c568:	b29b      	uxth	r3, r3
 800c56a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c56c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c56e:	b2db      	uxtb	r3, r3
 800c570:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800c574:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c578:	2b0f      	cmp	r3, #15
 800c57a:	d901      	bls.n	800c580 <process_control_request+0x320>
 800c57c:	2300      	movs	r3, #0
 800c57e:	e149      	b.n	800c814 <process_control_request+0x5b4>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800c580:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c584:	4a91      	ldr	r2, [pc, #580]	@ (800c7cc <process_control_request+0x56c>)
 800c586:	4413      	add	r3, r2
 800c588:	79db      	ldrb	r3, [r3, #7]
 800c58a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 800c58e:	2300      	movs	r3, #0
 800c590:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800c592:	4b90      	ldr	r3, [pc, #576]	@ (800c7d4 <process_control_request+0x574>)
 800c594:	781b      	ldrb	r3, [r3, #0]
 800c596:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800c59a:	429a      	cmp	r2, r3
 800c59c:	d20a      	bcs.n	800c5b4 <process_control_request+0x354>
    driver = &_app_driver[drvid];
 800c59e:	4b8e      	ldr	r3, [pc, #568]	@ (800c7d8 <process_control_request+0x578>)
 800c5a0:	6819      	ldr	r1, [r3, #0]
 800c5a2:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800c5a6:	4613      	mov	r3, r2
 800c5a8:	00db      	lsls	r3, r3, #3
 800c5aa:	4413      	add	r3, r2
 800c5ac:	009b      	lsls	r3, r3, #2
 800c5ae:	440b      	add	r3, r1
 800c5b0:	623b      	str	r3, [r7, #32]
 800c5b2:	e013      	b.n	800c5dc <process_control_request+0x37c>
    drvid -= _app_driver_count;
 800c5b4:	4b87      	ldr	r3, [pc, #540]	@ (800c7d4 <process_control_request+0x574>)
 800c5b6:	781b      	ldrb	r3, [r3, #0]
 800c5b8:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800c5bc:	1ad3      	subs	r3, r2, r3
 800c5be:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800c5c2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c5c6:	2b01      	cmp	r3, #1
 800c5c8:	d808      	bhi.n	800c5dc <process_control_request+0x37c>
      driver = &_usbd_driver[drvid];
 800c5ca:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800c5ce:	4613      	mov	r3, r2
 800c5d0:	00db      	lsls	r3, r3, #3
 800c5d2:	4413      	add	r3, r2
 800c5d4:	009b      	lsls	r3, r3, #2
 800c5d6:	4a81      	ldr	r2, [pc, #516]	@ (800c7dc <process_control_request+0x57c>)
 800c5d8:	4413      	add	r3, r2
 800c5da:	623b      	str	r3, [r7, #32]
  return driver;
 800c5dc:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800c5de:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 800c5e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d101      	bne.n	800c5ea <process_control_request+0x38a>
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	e114      	b.n	800c814 <process_control_request+0x5b4>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 800c5ea:	79fb      	ldrb	r3, [r7, #7]
 800c5ec:	683a      	ldr	r2, [r7, #0]
 800c5ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	f7ff fe1d 	bl	800c230 <invoke_class_control>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	f083 0301 	eor.w	r3, r3, #1
 800c5fc:	b2db      	uxtb	r3, r3
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	f000 8106 	beq.w	800c810 <process_control_request+0x5b0>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 800c604:	683b      	ldr	r3, [r7, #0]
 800c606:	781b      	ldrb	r3, [r3, #0]
 800c608:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c60c:	b2db      	uxtb	r3, r3
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d001      	beq.n	800c616 <process_control_request+0x3b6>
 800c612:	2300      	movs	r3, #0
 800c614:	e0fe      	b.n	800c814 <process_control_request+0x5b4>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 800c616:	2000      	movs	r0, #0
 800c618:	f001 f96e 	bl	800d8f8 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	785b      	ldrb	r3, [r3, #1]
 800c620:	2b0a      	cmp	r3, #10
 800c622:	d002      	beq.n	800c62a <process_control_request+0x3ca>
 800c624:	2b0b      	cmp	r3, #11
 800c626:	d00a      	beq.n	800c63e <process_control_request+0x3de>
 800c628:	e00f      	b.n	800c64a <process_control_request+0x3ea>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 800c62a:	2300      	movs	r3, #0
 800c62c:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 800c62e:	f107 020f 	add.w	r2, r7, #15
 800c632:	79f8      	ldrb	r0, [r7, #7]
 800c634:	2301      	movs	r3, #1
 800c636:	6839      	ldr	r1, [r7, #0]
 800c638:	f001 f8e2 	bl	800d800 <tud_control_xfer>
            break;
 800c63c:	e007      	b.n	800c64e <process_control_request+0x3ee>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 800c63e:	79fb      	ldrb	r3, [r7, #7]
 800c640:	6839      	ldr	r1, [r7, #0]
 800c642:	4618      	mov	r0, r3
 800c644:	f001 f858 	bl	800d6f8 <tud_control_status>
            break;
 800c648:	e001      	b.n	800c64e <process_control_request+0x3ee>

          default: return false;
 800c64a:	2300      	movs	r3, #0
 800c64c:	e0e2      	b.n	800c814 <process_control_request+0x5b4>
        }
      }
      break;
 800c64e:	e0df      	b.n	800c810 <process_control_request+0x5b0>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	889b      	ldrh	r3, [r3, #4]
 800c654:	b29b      	uxth	r3, r3
 800c656:	83bb      	strh	r3, [r7, #28]
 800c658:	8bbb      	ldrh	r3, [r7, #28]
 800c65a:	b2db      	uxtb	r3, r3
 800c65c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c660:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c664:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c666:	7fbb      	ldrb	r3, [r7, #30]
 800c668:	f003 030f 	and.w	r3, r3, #15
 800c66c:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 800c66e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 800c672:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c676:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c678:	7ffb      	ldrb	r3, [r7, #31]
 800c67a:	09db      	lsrs	r3, r3, #7
 800c67c:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 800c67e:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 800c682:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800c686:	2b05      	cmp	r3, #5
 800c688:	d90a      	bls.n	800c6a0 <process_control_request+0x440>
 800c68a:	4b51      	ldr	r3, [pc, #324]	@ (800c7d0 <process_control_request+0x570>)
 800c68c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c68e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	f003 0301 	and.w	r3, r3, #1
 800c696:	2b00      	cmp	r3, #0
 800c698:	d000      	beq.n	800c69c <process_control_request+0x43c>
 800c69a:	be00      	bkpt	0x0000
 800c69c:	2300      	movs	r3, #0
 800c69e:	e0b9      	b.n	800c814 <process_control_request+0x5b4>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800c6a0:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 800c6a4:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 800c6a8:	4948      	ldr	r1, [pc, #288]	@ (800c7cc <process_control_request+0x56c>)
 800c6aa:	0052      	lsls	r2, r2, #1
 800c6ac:	440a      	add	r2, r1
 800c6ae:	4413      	add	r3, r2
 800c6b0:	3317      	adds	r3, #23
 800c6b2:	781b      	ldrb	r3, [r3, #0]
 800c6b4:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800c6ba:	4b46      	ldr	r3, [pc, #280]	@ (800c7d4 <process_control_request+0x574>)
 800c6bc:	781b      	ldrb	r3, [r3, #0]
 800c6be:	7efa      	ldrb	r2, [r7, #27]
 800c6c0:	429a      	cmp	r2, r3
 800c6c2:	d209      	bcs.n	800c6d8 <process_control_request+0x478>
    driver = &_app_driver[drvid];
 800c6c4:	4b44      	ldr	r3, [pc, #272]	@ (800c7d8 <process_control_request+0x578>)
 800c6c6:	6819      	ldr	r1, [r3, #0]
 800c6c8:	7efa      	ldrb	r2, [r7, #27]
 800c6ca:	4613      	mov	r3, r2
 800c6cc:	00db      	lsls	r3, r3, #3
 800c6ce:	4413      	add	r3, r2
 800c6d0:	009b      	lsls	r3, r3, #2
 800c6d2:	440b      	add	r3, r1
 800c6d4:	617b      	str	r3, [r7, #20]
 800c6d6:	e00f      	b.n	800c6f8 <process_control_request+0x498>
    drvid -= _app_driver_count;
 800c6d8:	4b3e      	ldr	r3, [pc, #248]	@ (800c7d4 <process_control_request+0x574>)
 800c6da:	781b      	ldrb	r3, [r3, #0]
 800c6dc:	7efa      	ldrb	r2, [r7, #27]
 800c6de:	1ad3      	subs	r3, r2, r3
 800c6e0:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800c6e2:	7efb      	ldrb	r3, [r7, #27]
 800c6e4:	2b01      	cmp	r3, #1
 800c6e6:	d807      	bhi.n	800c6f8 <process_control_request+0x498>
      driver = &_usbd_driver[drvid];
 800c6e8:	7efa      	ldrb	r2, [r7, #27]
 800c6ea:	4613      	mov	r3, r2
 800c6ec:	00db      	lsls	r3, r3, #3
 800c6ee:	4413      	add	r3, r2
 800c6f0:	009b      	lsls	r3, r3, #2
 800c6f2:	4a3a      	ldr	r2, [pc, #232]	@ (800c7dc <process_control_request+0x57c>)
 800c6f4:	4413      	add	r3, r2
 800c6f6:	617b      	str	r3, [r7, #20]
  return driver;
 800c6f8:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800c6fa:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	781b      	ldrb	r3, [r3, #0]
 800c700:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c704:	b2db      	uxtb	r3, r3
 800c706:	2b00      	cmp	r3, #0
 800c708:	d00c      	beq.n	800c724 <process_control_request+0x4c4>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800c70a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d101      	bne.n	800c714 <process_control_request+0x4b4>
 800c710:	2300      	movs	r3, #0
 800c712:	e07f      	b.n	800c814 <process_control_request+0x5b4>
        return invoke_class_control(rhport, driver, p_request);
 800c714:	79fb      	ldrb	r3, [r7, #7]
 800c716:	683a      	ldr	r2, [r7, #0]
 800c718:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800c71a:	4618      	mov	r0, r3
 800c71c:	f7ff fd88 	bl	800c230 <invoke_class_control>
 800c720:	4603      	mov	r3, r0
 800c722:	e077      	b.n	800c814 <process_control_request+0x5b4>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 800c724:	683b      	ldr	r3, [r7, #0]
 800c726:	785b      	ldrb	r3, [r3, #1]
 800c728:	2b03      	cmp	r3, #3
 800c72a:	d01c      	beq.n	800c766 <process_control_request+0x506>
 800c72c:	2b03      	cmp	r3, #3
 800c72e:	dc57      	bgt.n	800c7e0 <process_control_request+0x580>
 800c730:	2b00      	cmp	r3, #0
 800c732:	d002      	beq.n	800c73a <process_control_request+0x4da>
 800c734:	2b01      	cmp	r3, #1
 800c736:	d016      	beq.n	800c766 <process_control_request+0x506>
 800c738:	e052      	b.n	800c7e0 <process_control_request+0x580>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 800c73a:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c73e:	79fb      	ldrb	r3, [r7, #7]
 800c740:	4611      	mov	r1, r2
 800c742:	4618      	mov	r0, r3
 800c744:	f000 ff80 	bl	800d648 <usbd_edpt_stalled>
 800c748:	4603      	mov	r3, r0
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d001      	beq.n	800c752 <process_control_request+0x4f2>
 800c74e:	2301      	movs	r3, #1
 800c750:	e000      	b.n	800c754 <process_control_request+0x4f4>
 800c752:	2300      	movs	r3, #0
 800c754:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 800c756:	f107 020c 	add.w	r2, r7, #12
 800c75a:	79f8      	ldrb	r0, [r7, #7]
 800c75c:	2302      	movs	r3, #2
 800c75e:	6839      	ldr	r1, [r7, #0]
 800c760:	f001 f84e 	bl	800d800 <tud_control_xfer>
          }
          break;
 800c764:	e048      	b.n	800c7f8 <process_control_request+0x598>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 800c766:	683b      	ldr	r3, [r7, #0]
 800c768:	885b      	ldrh	r3, [r3, #2]
 800c76a:	b29b      	uxth	r3, r3
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d112      	bne.n	800c796 <process_control_request+0x536>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	785b      	ldrb	r3, [r3, #1]
 800c774:	2b01      	cmp	r3, #1
 800c776:	d107      	bne.n	800c788 <process_control_request+0x528>
                usbd_edpt_clear_stall(rhport, ep_addr);
 800c778:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c77c:	79fb      	ldrb	r3, [r7, #7]
 800c77e:	4611      	mov	r1, r2
 800c780:	4618      	mov	r0, r3
 800c782:	f000 ff23 	bl	800d5cc <usbd_edpt_clear_stall>
 800c786:	e006      	b.n	800c796 <process_control_request+0x536>
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 800c788:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c78c:	79fb      	ldrb	r3, [r7, #7]
 800c78e:	4611      	mov	r1, r2
 800c790:	4618      	mov	r0, r3
 800c792:	f000 fedd 	bl	800d550 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 800c796:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d02c      	beq.n	800c7f6 <process_control_request+0x596>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 800c79c:	79fb      	ldrb	r3, [r7, #7]
 800c79e:	683a      	ldr	r2, [r7, #0]
 800c7a0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f7ff fd44 	bl	800c230 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 800c7a8:	2000      	movs	r0, #0
 800c7aa:	f001 f8a5 	bl	800d8f8 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 800c7ae:	4b07      	ldr	r3, [pc, #28]	@ (800c7cc <process_control_request+0x56c>)
 800c7b0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c7b4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c7b8:	b2db      	uxtb	r3, r3
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d11b      	bne.n	800c7f6 <process_control_request+0x596>
                tud_control_status(rhport, p_request);
 800c7be:	79fb      	ldrb	r3, [r7, #7]
 800c7c0:	6839      	ldr	r1, [r7, #0]
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f000 ff98 	bl	800d6f8 <tud_control_status>
              }
            }
          }
          break;
 800c7c8:	e015      	b.n	800c7f6 <process_control_request+0x596>
 800c7ca:	bf00      	nop
 800c7cc:	20001478 	.word	0x20001478
 800c7d0:	e000edf0 	.word	0xe000edf0
 800c7d4:	200014ac 	.word	0x200014ac
 800c7d8:	200014a8 	.word	0x200014a8
 800c7dc:	08014b18 	.word	0x08014b18

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 800c7e0:	4b0e      	ldr	r3, [pc, #56]	@ (800c81c <process_control_request+0x5bc>)
 800c7e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c7e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	f003 0301 	and.w	r3, r3, #1
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d000      	beq.n	800c7f2 <process_control_request+0x592>
 800c7f0:	be00      	bkpt	0x0000
            return false;
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	e00e      	b.n	800c814 <process_control_request+0x5b4>
          break;
 800c7f6:	bf00      	nop
        }
      }
      break;
 800c7f8:	e00b      	b.n	800c812 <process_control_request+0x5b2>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 800c7fa:	4b08      	ldr	r3, [pc, #32]	@ (800c81c <process_control_request+0x5bc>)
 800c7fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800c7fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	f003 0301 	and.w	r3, r3, #1
 800c806:	2b00      	cmp	r3, #0
 800c808:	d000      	beq.n	800c80c <process_control_request+0x5ac>
 800c80a:	be00      	bkpt	0x0000
      return false;
 800c80c:	2300      	movs	r3, #0
 800c80e:	e001      	b.n	800c814 <process_control_request+0x5b4>
      break;
 800c810:	bf00      	nop
  }

  return true;
 800c812:	2301      	movs	r3, #1
}
 800c814:	4618      	mov	r0, r3
 800c816:	3768      	adds	r7, #104	@ 0x68
 800c818:	46bd      	mov	sp, r7
 800c81a:	bd80      	pop	{r7, pc}
 800c81c:	e000edf0 	.word	0xe000edf0

0800c820 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num) {
 800c820:	b580      	push	{r7, lr}
 800c822:	b09c      	sub	sp, #112	@ 0x70
 800c824:	af02      	add	r7, sp, #8
 800c826:	4603      	mov	r3, r0
 800c828:	460a      	mov	r2, r1
 800c82a:	71fb      	strb	r3, [r7, #7]
 800c82c:	4613      	mov	r3, r2
 800c82e:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  const tusb_desc_configuration_t *desc_cfg =
    (const tusb_desc_configuration_t *)tud_descriptor_configuration_cb(cfg_num - 1);
 800c830:	79bb      	ldrb	r3, [r7, #6]
 800c832:	3b01      	subs	r3, #1
 800c834:	b2db      	uxtb	r3, r3
 800c836:	4618      	mov	r0, r3
 800c838:	f7f6 fcbc 	bl	80031b4 <tud_descriptor_configuration_cb>
 800c83c:	65f8      	str	r0, [r7, #92]	@ 0x5c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800c83e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c840:	2b00      	cmp	r3, #0
 800c842:	d003      	beq.n	800c84c <process_set_config+0x2c>
 800c844:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c846:	785b      	ldrb	r3, [r3, #1]
 800c848:	2b02      	cmp	r3, #2
 800c84a:	d00a      	beq.n	800c862 <process_set_config+0x42>
 800c84c:	4b81      	ldr	r3, [pc, #516]	@ (800ca54 <process_set_config+0x234>)
 800c84e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	f003 0301 	and.w	r3, r3, #1
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d000      	beq.n	800c85e <process_set_config+0x3e>
 800c85c:	be00      	bkpt	0x0000
 800c85e:	2300      	movs	r3, #0
 800c860:	e0f4      	b.n	800ca4c <process_set_config+0x22c>

  // Parse configuration descriptor
  _usbd_dev.self_powered = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED) ? 1u : 0u;
 800c862:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c864:	79db      	ldrb	r3, [r3, #7]
 800c866:	119b      	asrs	r3, r3, #6
 800c868:	f003 0301 	and.w	r3, r3, #1
 800c86c:	b2d9      	uxtb	r1, r3
 800c86e:	4a7a      	ldr	r2, [pc, #488]	@ (800ca58 <process_set_config+0x238>)
 800c870:	78d3      	ldrb	r3, [r2, #3]
 800c872:	f361 0300 	bfi	r3, r1, #0, #1
 800c876:	70d3      	strb	r3, [r2, #3]

  // Parse interface descriptor
  const uint8_t *p_desc   = ((const uint8_t *)desc_cfg) + sizeof(tusb_desc_configuration_t);
 800c878:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c87a:	3309      	adds	r3, #9
 800c87c:	667b      	str	r3, [r7, #100]	@ 0x64
  const uint8_t *desc_end = ((const uint8_t *)desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800c87e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c880:	885b      	ldrh	r3, [r3, #2]
 800c882:	b29b      	uxth	r3, r3
 800c884:	461a      	mov	r2, r3
 800c886:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c888:	4413      	add	r3, r2
 800c88a:	65bb      	str	r3, [r7, #88]	@ 0x58

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800c88c:	e0c0      	b.n	800ca10 <process_set_config+0x1f0>
 800c88e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c890:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800c892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c894:	3301      	adds	r3, #1
 800c896:	781b      	ldrb	r3, [r3, #0]
    // Class will always start with Interface Association (if any) and then Interface descriptor
    if (TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc)) {
 800c898:	2b0b      	cmp	r3, #11
 800c89a:	d10a      	bne.n	800c8b2 <process_set_config+0x92>
 800c89c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c89e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c8a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c8a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8a6:	781b      	ldrb	r3, [r3, #0]
 800c8a8:	461a      	mov	r2, r3
 800c8aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8ac:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc); // next to Interface
 800c8ae:	667b      	str	r3, [r7, #100]	@ 0x64
      continue;
 800c8b0:	e0ae      	b.n	800ca10 <process_set_config+0x1f0>
 800c8b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8b4:	627b      	str	r3, [r7, #36]	@ 0x24
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800c8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8b8:	3301      	adds	r3, #1
 800c8ba:	781b      	ldrb	r3, [r3, #0]
    }

    TU_ASSERT(TUSB_DESC_INTERFACE == tu_desc_type(p_desc));
 800c8bc:	2b04      	cmp	r3, #4
 800c8be:	d00a      	beq.n	800c8d6 <process_set_config+0xb6>
 800c8c0:	4b64      	ldr	r3, [pc, #400]	@ (800ca54 <process_set_config+0x234>)
 800c8c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c8c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	f003 0301 	and.w	r3, r3, #1
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d000      	beq.n	800c8d2 <process_set_config+0xb2>
 800c8d0:	be00      	bkpt	0x0000
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	e0ba      	b.n	800ca4c <process_set_config+0x22c>
    const tusb_desc_interface_t *desc_itf = (const tusb_desc_interface_t *)p_desc;
 800c8d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8d8:	657b      	str	r3, [r7, #84]	@ 0x54

    // Find driver for this interface
    const uint16_t remaining_len = (uint16_t)(desc_end - p_desc);
 800c8da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c8dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8de:	1ad3      	subs	r3, r2, r3
 800c8e0:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    uint8_t        drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++) {
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 800c8ea:	e076      	b.n	800c9da <process_set_config+0x1ba>
 800c8ec:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800c8f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  usbd_class_driver_t const *driver = NULL;
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	61fb      	str	r3, [r7, #28]
  if (drvid < _app_driver_count) {
 800c8f8:	4b58      	ldr	r3, [pc, #352]	@ (800ca5c <process_set_config+0x23c>)
 800c8fa:	781b      	ldrb	r3, [r3, #0]
 800c8fc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800c900:	429a      	cmp	r2, r3
 800c902:	d20a      	bcs.n	800c91a <process_set_config+0xfa>
    driver = &_app_driver[drvid];
 800c904:	4b56      	ldr	r3, [pc, #344]	@ (800ca60 <process_set_config+0x240>)
 800c906:	6819      	ldr	r1, [r3, #0]
 800c908:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800c90c:	4613      	mov	r3, r2
 800c90e:	00db      	lsls	r3, r3, #3
 800c910:	4413      	add	r3, r2
 800c912:	009b      	lsls	r3, r3, #2
 800c914:	440b      	add	r3, r1
 800c916:	61fb      	str	r3, [r7, #28]
 800c918:	e013      	b.n	800c942 <process_set_config+0x122>
    drvid -= _app_driver_count;
 800c91a:	4b50      	ldr	r3, [pc, #320]	@ (800ca5c <process_set_config+0x23c>)
 800c91c:	781b      	ldrb	r3, [r3, #0]
 800c91e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800c922:	1ad3      	subs	r3, r2, r3
 800c924:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800c928:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c92c:	2b01      	cmp	r3, #1
 800c92e:	d808      	bhi.n	800c942 <process_set_config+0x122>
      driver = &_usbd_driver[drvid];
 800c930:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800c934:	4613      	mov	r3, r2
 800c936:	00db      	lsls	r3, r3, #3
 800c938:	4413      	add	r3, r2
 800c93a:	009b      	lsls	r3, r3, #2
 800c93c:	4a49      	ldr	r2, [pc, #292]	@ (800ca64 <process_set_config+0x244>)
 800c93e:	4413      	add	r3, r2
 800c940:	61fb      	str	r3, [r7, #28]
  return driver;
 800c942:	69fb      	ldr	r3, [r7, #28]
      const usbd_class_driver_t *driver = get_driver(drv_id);
 800c944:	64fb      	str	r3, [r7, #76]	@ 0x4c
      TU_ASSERT(driver);
 800c946:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d10a      	bne.n	800c962 <process_set_config+0x142>
 800c94c:	4b41      	ldr	r3, [pc, #260]	@ (800ca54 <process_set_config+0x234>)
 800c94e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c950:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f003 0301 	and.w	r3, r3, #1
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d000      	beq.n	800c95e <process_set_config+0x13e>
 800c95c:	be00      	bkpt	0x0000
 800c95e:	2300      	movs	r3, #0
 800c960:	e074      	b.n	800ca4c <process_set_config+0x22c>
      const uint16_t drv_len = driver->open(rhport, desc_itf, remaining_len);
 800c962:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c964:	691b      	ldr	r3, [r3, #16]
 800c966:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 800c96a:	79f8      	ldrb	r0, [r7, #7]
 800c96c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c96e:	4798      	blx	r3
 800c970:	4603      	mov	r3, r0
 800c972:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((sizeof(tusb_desc_interface_t) <= drv_len) && (drv_len <= remaining_len)) {
 800c976:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800c97a:	2b08      	cmp	r3, #8
 800c97c:	d928      	bls.n	800c9d0 <process_set_config+0x1b0>
 800c97e:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 800c982:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800c986:	429a      	cmp	r2, r3
 800c988:	d822      	bhi.n	800c9d0 <process_set_config+0x1b0>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // bind found driver to all interfaces and endpoint within drv_len
        TU_ASSERT(tu_bind_driver_to_ep_itf(drv_id, _usbd_dev.ep2drv, _usbd_dev.itf2drv, CFG_TUD_INTERFACE_MAX, p_desc,
 800c98a:	f897 0063 	ldrb.w	r0, [r7, #99]	@ 0x63
 800c98e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800c992:	9301      	str	r3, [sp, #4]
 800c994:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c996:	9300      	str	r3, [sp, #0]
 800c998:	2310      	movs	r3, #16
 800c99a:	4a33      	ldr	r2, [pc, #204]	@ (800ca68 <process_set_config+0x248>)
 800c99c:	4933      	ldr	r1, [pc, #204]	@ (800ca6c <process_set_config+0x24c>)
 800c99e:	f003 fa3f 	bl	800fe20 <tu_bind_driver_to_ep_itf>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	f083 0301 	eor.w	r3, r3, #1
 800c9a8:	b2db      	uxtb	r3, r3
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d00a      	beq.n	800c9c4 <process_set_config+0x1a4>
 800c9ae:	4b29      	ldr	r3, [pc, #164]	@ (800ca54 <process_set_config+0x234>)
 800c9b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	f003 0301 	and.w	r3, r3, #1
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d000      	beq.n	800c9c0 <process_set_config+0x1a0>
 800c9be:	be00      	bkpt	0x0000
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	e043      	b.n	800ca4c <process_set_config+0x22c>
                                           drv_len));

        p_desc += drv_len; // next Interface
 800c9c4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800c9c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c9ca:	4413      	add	r3, r2
 800c9cc:	667b      	str	r3, [r7, #100]	@ 0x64
        break; // exit driver find loop
 800c9ce:	e00c      	b.n	800c9ea <process_set_config+0x1ca>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++) {
 800c9d0:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800c9d4:	3301      	adds	r3, #1
 800c9d6:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 800c9da:	4b20      	ldr	r3, [pc, #128]	@ (800ca5c <process_set_config+0x23c>)
 800c9dc:	781b      	ldrb	r3, [r3, #0]
 800c9de:	3302      	adds	r3, #2
 800c9e0:	b2db      	uxtb	r3, r3
 800c9e2:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 800c9e6:	429a      	cmp	r2, r3
 800c9e8:	d380      	bcc.n	800c8ec <process_set_config+0xcc>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 800c9ea:	4b1c      	ldr	r3, [pc, #112]	@ (800ca5c <process_set_config+0x23c>)
 800c9ec:	781b      	ldrb	r3, [r3, #0]
 800c9ee:	3302      	adds	r3, #2
 800c9f0:	b2db      	uxtb	r3, r3
 800c9f2:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 800c9f6:	429a      	cmp	r2, r3
 800c9f8:	d30a      	bcc.n	800ca10 <process_set_config+0x1f0>
 800c9fa:	4b16      	ldr	r3, [pc, #88]	@ (800ca54 <process_set_config+0x234>)
 800c9fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	f003 0301 	and.w	r3, r3, #1
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d000      	beq.n	800ca0c <process_set_config+0x1ec>
 800ca0a:	be00      	bkpt	0x0000
 800ca0c:	2300      	movs	r3, #0
 800ca0e:	e01d      	b.n	800ca4c <process_set_config+0x22c>
 800ca10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ca12:	61bb      	str	r3, [r7, #24]
 800ca14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ca16:	617b      	str	r3, [r7, #20]
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800ca18:	69ba      	ldr	r2, [r7, #24]
 800ca1a:	697b      	ldr	r3, [r7, #20]
 800ca1c:	429a      	cmp	r2, r3
 800ca1e:	d20d      	bcs.n	800ca3c <process_set_config+0x21c>
 800ca20:	69bb      	ldr	r3, [r7, #24]
 800ca22:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800ca24:	693b      	ldr	r3, [r7, #16]
 800ca26:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	781b      	ldrb	r3, [r3, #0]
 800ca2c:	461a      	mov	r2, r3
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800ca32:	697a      	ldr	r2, [r7, #20]
 800ca34:	429a      	cmp	r2, r3
 800ca36:	d301      	bcc.n	800ca3c <process_set_config+0x21c>
 800ca38:	2301      	movs	r3, #1
 800ca3a:	e000      	b.n	800ca3e <process_set_config+0x21e>
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	f003 0301 	and.w	r3, r3, #1
 800ca42:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	f47f af22 	bne.w	800c88e <process_set_config+0x6e>
  }

  return true;
 800ca4a:	2301      	movs	r3, #1
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	3768      	adds	r7, #104	@ 0x68
 800ca50:	46bd      	mov	sp, r7
 800ca52:	bd80      	pop	{r7, pc}
 800ca54:	e000edf0 	.word	0xe000edf0
 800ca58:	20001478 	.word	0x20001478
 800ca5c:	200014ac 	.word	0x200014ac
 800ca60:	200014a8 	.word	0x200014a8
 800ca64:	08014b18 	.word	0x08014b18
 800ca68:	2000147f 	.word	0x2000147f
 800ca6c:	2000148f 	.word	0x2000148f

0800ca70 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b094      	sub	sp, #80	@ 0x50
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	4603      	mov	r3, r0
 800ca78:	6039      	str	r1, [r7, #0]
 800ca7a:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800ca7c:	683b      	ldr	r3, [r7, #0]
 800ca7e:	885b      	ldrh	r3, [r3, #2]
 800ca80:	b29b      	uxth	r3, r3
 800ca82:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800ca84:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ca86:	0a1b      	lsrs	r3, r3, #8
 800ca88:	b29b      	uxth	r3, r3
 800ca8a:	b2db      	uxtb	r3, r3
 800ca8c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	885b      	ldrh	r3, [r3, #2]
 800ca94:	b29b      	uxth	r3, r3
 800ca96:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800ca98:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ca9a:	b2db      	uxtb	r3, r3
 800ca9c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 800caa0:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800caa4:	3b01      	subs	r3, #1
 800caa6:	2b0e      	cmp	r3, #14
 800caa8:	f200 80b4 	bhi.w	800cc14 <process_get_descriptor+0x1a4>
 800caac:	a201      	add	r2, pc, #4	@ (adr r2, 800cab4 <process_get_descriptor+0x44>)
 800caae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cab2:	bf00      	nop
 800cab4:	0800caf1 	.word	0x0800caf1
 800cab8:	0800cb55 	.word	0x0800cb55
 800cabc:	0800cbbb 	.word	0x0800cbbb
 800cac0:	0800cc15 	.word	0x0800cc15
 800cac4:	0800cc15 	.word	0x0800cc15
 800cac8:	0800cbef 	.word	0x0800cbef
 800cacc:	0800cb55 	.word	0x0800cb55
 800cad0:	0800cc15 	.word	0x0800cc15
 800cad4:	0800cc15 	.word	0x0800cc15
 800cad8:	0800cc15 	.word	0x0800cc15
 800cadc:	0800cc15 	.word	0x0800cc15
 800cae0:	0800cc15 	.word	0x0800cc15
 800cae4:	0800cc15 	.word	0x0800cc15
 800cae8:	0800cc15 	.word	0x0800cc15
 800caec:	0800cb23 	.word	0x0800cb23
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800caf0:	f7f6 fb56 	bl	80031a0 <tud_descriptor_device_cb>
 800caf4:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 800caf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d10a      	bne.n	800cb12 <process_get_descriptor+0xa2>
 800cafc:	4b48      	ldr	r3, [pc, #288]	@ (800cc20 <process_get_descriptor+0x1b0>)
 800cafe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	f003 0301 	and.w	r3, r3, #1
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d000      	beq.n	800cb0e <process_get_descriptor+0x9e>
 800cb0c:	be00      	bkpt	0x0000
 800cb0e:	2300      	movs	r3, #0
 800cb10:	e081      	b.n	800cc16 <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800cb12:	79f8      	ldrb	r0, [r7, #7]
 800cb14:	2312      	movs	r3, #18
 800cb16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb18:	6839      	ldr	r1, [r7, #0]
 800cb1a:	f000 fe71 	bl	800d800 <tud_control_xfer>
 800cb1e:	4603      	mov	r3, r0
 800cb20:	e079      	b.n	800cc16 <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800cb22:	f7f6 fbb3 	bl	800328c <tud_descriptor_bos_cb>
 800cb26:	4603      	mov	r3, r0
 800cb28:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 800cb2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d101      	bne.n	800cb34 <process_get_descriptor+0xc4>
 800cb30:	2300      	movs	r3, #0
 800cb32:	e070      	b.n	800cc16 <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 800cb34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb36:	3302      	adds	r3, #2
 800cb38:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800cb3a:	6a3b      	ldr	r3, [r7, #32]
 800cb3c:	881b      	ldrh	r3, [r3, #0]
 800cb3e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 800cb42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cb44:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800cb48:	79f8      	ldrb	r0, [r7, #7]
 800cb4a:	6839      	ldr	r1, [r7, #0]
 800cb4c:	f000 fe58 	bl	800d800 <tud_control_xfer>
 800cb50:	4603      	mov	r3, r0
 800cb52:	e060      	b.n	800cc16 <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 800cb54:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800cb58:	2b02      	cmp	r3, #2
 800cb5a:	d114      	bne.n	800cb86 <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 800cb5c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800cb60:	4618      	mov	r0, r3
 800cb62:	f7f6 fb27 	bl	80031b4 <tud_descriptor_configuration_cb>
 800cb66:	4603      	mov	r3, r0
 800cb68:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 800cb6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d116      	bne.n	800cb9e <process_get_descriptor+0x12e>
 800cb70:	4b2b      	ldr	r3, [pc, #172]	@ (800cc20 <process_get_descriptor+0x1b0>)
 800cb72:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	f003 0301 	and.w	r3, r3, #1
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d000      	beq.n	800cb82 <process_get_descriptor+0x112>
 800cb80:	be00      	bkpt	0x0000
 800cb82:	2300      	movs	r3, #0
 800cb84:	e047      	b.n	800cc16 <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800cb86:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	f7fe ffe0 	bl	800bb50 <tud_descriptor_other_speed_configuration_cb>
 800cb90:	4603      	mov	r3, r0
 800cb92:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 800cb94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d101      	bne.n	800cb9e <process_get_descriptor+0x12e>
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	e03b      	b.n	800cc16 <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 800cb9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cba0:	3302      	adds	r3, #2
 800cba2:	61fb      	str	r3, [r7, #28]
 800cba4:	69fb      	ldr	r3, [r7, #28]
 800cba6:	881b      	ldrh	r3, [r3, #0]
 800cba8:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 800cbaa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cbac:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800cbae:	79f8      	ldrb	r0, [r7, #7]
 800cbb0:	6839      	ldr	r1, [r7, #0]
 800cbb2:	f000 fe25 	bl	800d800 <tud_control_xfer>
 800cbb6:	4603      	mov	r3, r0
 800cbb8:	e02d      	b.n	800cc16 <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 800cbba:	683b      	ldr	r3, [r7, #0]
 800cbbc:	889b      	ldrh	r3, [r3, #4]
 800cbbe:	b29a      	uxth	r2, r3
 800cbc0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800cbc4:	4611      	mov	r1, r2
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f7f6 fb02 	bl	80031d0 <tud_descriptor_string_cb>
 800cbcc:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 800cbce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d101      	bne.n	800cbd8 <process_get_descriptor+0x168>
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	e01e      	b.n	800cc16 <process_get_descriptor+0x1a6>
 800cbd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbda:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800cbdc:	69bb      	ldr	r3, [r7, #24]
 800cbde:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 800cbe0:	79f8      	ldrb	r0, [r7, #7]
 800cbe2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cbe4:	6839      	ldr	r1, [r7, #0]
 800cbe6:	f000 fe0b 	bl	800d800 <tud_control_xfer>
 800cbea:	4603      	mov	r3, r0
 800cbec:	e013      	b.n	800cc16 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800cbee:	f7fe ffa7 	bl	800bb40 <tud_descriptor_device_qualifier_cb>
 800cbf2:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 800cbf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d101      	bne.n	800cbfe <process_get_descriptor+0x18e>
 800cbfa:	2300      	movs	r3, #0
 800cbfc:	e00b      	b.n	800cc16 <process_get_descriptor+0x1a6>
 800cbfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc00:	617b      	str	r3, [r7, #20]
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800cc06:	79f8      	ldrb	r0, [r7, #7]
 800cc08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cc0a:	6839      	ldr	r1, [r7, #0]
 800cc0c:	f000 fdf8 	bl	800d800 <tud_control_xfer>
 800cc10:	4603      	mov	r3, r0
 800cc12:	e000      	b.n	800cc16 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 800cc14:	2300      	movs	r3, #0
  }
}
 800cc16:	4618      	mov	r0, r3
 800cc18:	3750      	adds	r7, #80	@ 0x50
 800cc1a:	46bd      	mov	sp, r7
 800cc1c:	bd80      	pop	{r7, pc}
 800cc1e:	bf00      	nop
 800cc20:	e000edf0 	.word	0xe000edf0

0800cc24 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 800cc24:	b590      	push	{r4, r7, lr}
 800cc26:	b0a5      	sub	sp, #148	@ 0x94
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	6078      	str	r0, [r7, #4]
 800cc2c:	460b      	mov	r3, r1
 800cc2e:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 800cc30:	2300      	movs	r3, #0
 800cc32:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	785b      	ldrb	r3, [r3, #1]
 800cc3a:	3b02      	subs	r3, #2
 800cc3c:	2b05      	cmp	r3, #5
 800cc3e:	f200 822b 	bhi.w	800d098 <dcd_event_handler+0x474>
 800cc42:	a201      	add	r2, pc, #4	@ (adr r2, 800cc48 <dcd_event_handler+0x24>)
 800cc44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc48:	0800cc61 	.word	0x0800cc61
 800cc4c:	0800ccb5 	.word	0x0800ccb5
 800cc50:	0800cc81 	.word	0x0800cc81
 800cc54:	0800cc9b 	.word	0x0800cc9b
 800cc58:	0800cef3 	.word	0x0800cef3
 800cc5c:	0800cf25 	.word	0x0800cf25
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 800cc60:	4ba9      	ldr	r3, [pc, #676]	@ (800cf08 <dcd_event_handler+0x2e4>)
 800cc62:	2200      	movs	r2, #0
 800cc64:	701a      	strb	r2, [r3, #0]
      _usbd_dev.addressed = 0;
 800cc66:	4ba8      	ldr	r3, [pc, #672]	@ (800cf08 <dcd_event_handler+0x2e4>)
 800cc68:	2200      	movs	r2, #0
 800cc6a:	705a      	strb	r2, [r3, #1]
      _usbd_dev.cfg_num = 0;
 800cc6c:	4ba6      	ldr	r3, [pc, #664]	@ (800cf08 <dcd_event_handler+0x2e4>)
 800cc6e:	2200      	movs	r2, #0
 800cc70:	711a      	strb	r2, [r3, #4]
      _usbd_dev.suspended = 0;
 800cc72:	4ba5      	ldr	r3, [pc, #660]	@ (800cf08 <dcd_event_handler+0x2e4>)
 800cc74:	2200      	movs	r2, #0
 800cc76:	709a      	strb	r2, [r3, #2]
      send = true;
 800cc78:	2301      	movs	r3, #1
 800cc7a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800cc7e:	e216      	b.n	800d0ae <dcd_event_handler+0x48a>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 800cc80:	4ba1      	ldr	r3, [pc, #644]	@ (800cf08 <dcd_event_handler+0x2e4>)
 800cc82:	781b      	ldrb	r3, [r3, #0]
 800cc84:	b2db      	uxtb	r3, r3
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	f000 820a 	beq.w	800d0a0 <dcd_event_handler+0x47c>
        _usbd_dev.suspended = 1;
 800cc8c:	4b9e      	ldr	r3, [pc, #632]	@ (800cf08 <dcd_event_handler+0x2e4>)
 800cc8e:	2201      	movs	r2, #1
 800cc90:	709a      	strb	r2, [r3, #2]
        send = true;
 800cc92:	2301      	movs	r3, #1
 800cc94:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800cc98:	e202      	b.n	800d0a0 <dcd_event_handler+0x47c>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 800cc9a:	4b9b      	ldr	r3, [pc, #620]	@ (800cf08 <dcd_event_handler+0x2e4>)
 800cc9c:	781b      	ldrb	r3, [r3, #0]
 800cc9e:	b2db      	uxtb	r3, r3
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	f000 81ff 	beq.w	800d0a4 <dcd_event_handler+0x480>
        _usbd_dev.suspended = 0;
 800cca6:	4b98      	ldr	r3, [pc, #608]	@ (800cf08 <dcd_event_handler+0x2e4>)
 800cca8:	2200      	movs	r2, #0
 800ccaa:	709a      	strb	r2, [r3, #2]
        send = true;
 800ccac:	2301      	movs	r3, #1
 800ccae:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800ccb2:	e1f7      	b.n	800d0a4 <dcd_event_handler+0x480>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800ccba:	e044      	b.n	800cd46 <dcd_event_handler+0x122>
 800ccbc:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800ccc0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 800ccc8:	4b90      	ldr	r3, [pc, #576]	@ (800cf0c <dcd_event_handler+0x2e8>)
 800ccca:	781b      	ldrb	r3, [r3, #0]
 800cccc:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800ccd0:	429a      	cmp	r2, r3
 800ccd2:	d20a      	bcs.n	800ccea <dcd_event_handler+0xc6>
    driver = &_app_driver[drvid];
 800ccd4:	4b8e      	ldr	r3, [pc, #568]	@ (800cf10 <dcd_event_handler+0x2ec>)
 800ccd6:	6819      	ldr	r1, [r3, #0]
 800ccd8:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800ccdc:	4613      	mov	r3, r2
 800ccde:	00db      	lsls	r3, r3, #3
 800cce0:	4413      	add	r3, r2
 800cce2:	009b      	lsls	r3, r3, #2
 800cce4:	440b      	add	r3, r1
 800cce6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cce8:	e013      	b.n	800cd12 <dcd_event_handler+0xee>
    drvid -= _app_driver_count;
 800ccea:	4b88      	ldr	r3, [pc, #544]	@ (800cf0c <dcd_event_handler+0x2e8>)
 800ccec:	781b      	ldrb	r3, [r3, #0]
 800ccee:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800ccf2:	1ad3      	subs	r3, r2, r3
 800ccf4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800ccf8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ccfc:	2b01      	cmp	r3, #1
 800ccfe:	d808      	bhi.n	800cd12 <dcd_event_handler+0xee>
      driver = &_usbd_driver[drvid];
 800cd00:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800cd04:	4613      	mov	r3, r2
 800cd06:	00db      	lsls	r3, r3, #3
 800cd08:	4413      	add	r3, r2
 800cd0a:	009b      	lsls	r3, r3, #2
 800cd0c:	4a81      	ldr	r2, [pc, #516]	@ (800cf14 <dcd_event_handler+0x2f0>)
 800cd0e:	4413      	add	r3, r2
 800cd10:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 800cd12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 800cd14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 800cd18:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d00d      	beq.n	800cd3c <dcd_event_handler+0x118>
 800cd20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cd24:	6a1b      	ldr	r3, [r3, #32]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d008      	beq.n	800cd3c <dcd_event_handler+0x118>
          driver->sof(event->rhport, event->sof.frame_count);
 800cd2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cd2e:	6a1b      	ldr	r3, [r3, #32]
 800cd30:	687a      	ldr	r2, [r7, #4]
 800cd32:	7810      	ldrb	r0, [r2, #0]
 800cd34:	687a      	ldr	r2, [r7, #4]
 800cd36:	6852      	ldr	r2, [r2, #4]
 800cd38:	4611      	mov	r1, r2
 800cd3a:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800cd3c:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800cd40:	3301      	adds	r3, #1
 800cd42:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800cd46:	4b71      	ldr	r3, [pc, #452]	@ (800cf0c <dcd_event_handler+0x2e8>)
 800cd48:	781b      	ldrb	r3, [r3, #0]
 800cd4a:	3302      	adds	r3, #2
 800cd4c:	b2db      	uxtb	r3, r3
 800cd4e:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800cd52:	429a      	cmp	r2, r3
 800cd54:	d3b2      	bcc.n	800ccbc <dcd_event_handler+0x98>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 800cd56:	4b6c      	ldr	r3, [pc, #432]	@ (800cf08 <dcd_event_handler+0x2e4>)
 800cd58:	789b      	ldrb	r3, [r3, #2]
 800cd5a:	b2db      	uxtb	r3, r3
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d058      	beq.n	800ce12 <dcd_event_handler+0x1ee>
        _usbd_dev.suspended = 0;
 800cd60:	4b69      	ldr	r3, [pc, #420]	@ (800cf08 <dcd_event_handler+0x2e4>)
 800cd62:	2200      	movs	r2, #0
 800cd64:	709a      	strb	r2, [r3, #2]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 800cd66:	f107 0314 	add.w	r3, r7, #20
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	601a      	str	r2, [r3, #0]
 800cd6e:	605a      	str	r2, [r3, #4]
 800cd70:	609a      	str	r2, [r3, #8]
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	781b      	ldrb	r3, [r3, #0]
 800cd76:	753b      	strb	r3, [r7, #20]
 800cd78:	2305      	movs	r3, #5
 800cd7a:	757b      	strb	r3, [r7, #21]
 800cd7c:	f107 0314 	add.w	r3, r7, #20
 800cd80:	677b      	str	r3, [r7, #116]	@ 0x74
 800cd82:	78fb      	ldrb	r3, [r7, #3]
 800cd84:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800cd88:	4b63      	ldr	r3, [pc, #396]	@ (800cf18 <dcd_event_handler+0x2f4>)
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cd8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd90:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cd92:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800cd96:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 800cd9a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cd9e:	f083 0301 	eor.w	r3, r3, #1
 800cda2:	b2db      	uxtb	r3, r3
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d003      	beq.n	800cdb0 <dcd_event_handler+0x18c>
    qhdl->interrupt_set(false);
 800cda8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	2000      	movs	r0, #0
 800cdae:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 800cdb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cdb2:	3304      	adds	r3, #4
 800cdb4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	f7fe fda9 	bl	800b90e <tu_fifo_write>
 800cdbc:	4603      	mov	r3, r0
 800cdbe:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 800cdc2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cdc6:	f083 0301 	eor.w	r3, r3, #1
 800cdca:	b2db      	uxtb	r3, r3
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d003      	beq.n	800cdd8 <dcd_event_handler+0x1b4>
    qhdl->interrupt_set(true);
 800cdd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	2001      	movs	r0, #1
 800cdd6:	4798      	blx	r3
  }

  return success;
 800cdd8:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800cddc:	f083 0301 	eor.w	r3, r3, #1
 800cde0:	b2db      	uxtb	r3, r3
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d009      	beq.n	800cdfa <dcd_event_handler+0x1d6>
 800cde6:	4b4d      	ldr	r3, [pc, #308]	@ (800cf1c <dcd_event_handler+0x2f8>)
 800cde8:	663b      	str	r3, [r7, #96]	@ 0x60
 800cdea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	f003 0301 	and.w	r3, r3, #1
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d00c      	beq.n	800ce10 <dcd_event_handler+0x1ec>
 800cdf6:	be00      	bkpt	0x0000
 800cdf8:	e00a      	b.n	800ce10 <dcd_event_handler+0x1ec>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800cdfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cdfc:	7818      	ldrb	r0, [r3, #0]
 800cdfe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ce00:	785b      	ldrb	r3, [r3, #1]
 800ce02:	4619      	mov	r1, r3
 800ce04:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800ce08:	461a      	mov	r2, r3
 800ce0a:	f7fe fe81 	bl	800bb10 <tud_event_hook_cb>
  return true;
 800ce0e:	e000      	b.n	800ce12 <dcd_event_handler+0x1ee>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800ce10:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800ce12:	4b3d      	ldr	r3, [pc, #244]	@ (800cf08 <dcd_event_handler+0x2e4>)
 800ce14:	799b      	ldrb	r3, [r3, #6]
 800ce16:	b2db      	uxtb	r3, r3
 800ce18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800ce20:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800ce24:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ce26:	fa22 f303 	lsr.w	r3, r2, r3
 800ce2a:	f003 0301 	and.w	r3, r3, #1
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	bf14      	ite	ne
 800ce32:	2301      	movne	r3, #1
 800ce34:	2300      	moveq	r3, #0
 800ce36:	b2db      	uxtb	r3, r3
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	f000 8135 	beq.w	800d0a8 <dcd_event_handler+0x484>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 800ce3e:	f107 0308 	add.w	r3, r7, #8
 800ce42:	2200      	movs	r2, #0
 800ce44:	601a      	str	r2, [r3, #0]
 800ce46:	605a      	str	r2, [r3, #4]
 800ce48:	609a      	str	r2, [r3, #8]
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	781b      	ldrb	r3, [r3, #0]
 800ce4e:	723b      	strb	r3, [r7, #8]
 800ce50:	2303      	movs	r3, #3
 800ce52:	727b      	strb	r3, [r7, #9]
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	60fb      	str	r3, [r7, #12]
 800ce5a:	f107 0308 	add.w	r3, r7, #8
 800ce5e:	657b      	str	r3, [r7, #84]	@ 0x54
 800ce60:	78fb      	ldrb	r3, [r7, #3]
 800ce62:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800ce66:	4b2c      	ldr	r3, [pc, #176]	@ (800cf18 <dcd_event_handler+0x2f4>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ce6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce70:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800ce74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 800ce78:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ce7c:	f083 0301 	eor.w	r3, r3, #1
 800ce80:	b2db      	uxtb	r3, r3
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d003      	beq.n	800ce8e <dcd_event_handler+0x26a>
    qhdl->interrupt_set(false);
 800ce86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	2000      	movs	r0, #0
 800ce8c:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800ce8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce90:	3304      	adds	r3, #4
 800ce92:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800ce94:	4618      	mov	r0, r3
 800ce96:	f7fe fd3a 	bl	800b90e <tu_fifo_write>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 800cea0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cea4:	f083 0301 	eor.w	r3, r3, #1
 800cea8:	b2db      	uxtb	r3, r3
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d003      	beq.n	800ceb6 <dcd_event_handler+0x292>
    qhdl->interrupt_set(true);
 800ceae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	2001      	movs	r0, #1
 800ceb4:	4798      	blx	r3
  return success;
 800ceb6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ceba:	f083 0301 	eor.w	r3, r3, #1
 800cebe:	b2db      	uxtb	r3, r3
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d009      	beq.n	800ced8 <dcd_event_handler+0x2b4>
 800cec4:	4b15      	ldr	r3, [pc, #84]	@ (800cf1c <dcd_event_handler+0x2f8>)
 800cec6:	643b      	str	r3, [r7, #64]	@ 0x40
 800cec8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	f003 0301 	and.w	r3, r3, #1
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d00c      	beq.n	800ceee <dcd_event_handler+0x2ca>
 800ced4:	be00      	bkpt	0x0000
 800ced6:	e00a      	b.n	800ceee <dcd_event_handler+0x2ca>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800ced8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ceda:	7818      	ldrb	r0, [r3, #0]
 800cedc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cede:	785b      	ldrb	r3, [r3, #1]
 800cee0:	4619      	mov	r1, r3
 800cee2:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800cee6:	461a      	mov	r2, r3
 800cee8:	f7fe fe12 	bl	800bb10 <tud_event_hook_cb>
  return true;
 800ceec:	e000      	b.n	800cef0 <dcd_event_handler+0x2cc>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800ceee:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 800cef0:	e0da      	b.n	800d0a8 <dcd_event_handler+0x484>

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 800cef2:	4b0b      	ldr	r3, [pc, #44]	@ (800cf20 <dcd_event_handler+0x2fc>)
 800cef4:	781b      	ldrb	r3, [r3, #0]
 800cef6:	b2db      	uxtb	r3, r3
 800cef8:	3301      	adds	r3, #1
 800cefa:	b2da      	uxtb	r2, r3
 800cefc:	4b08      	ldr	r3, [pc, #32]	@ (800cf20 <dcd_event_handler+0x2fc>)
 800cefe:	701a      	strb	r2, [r3, #0]
      send = true;
 800cf00:	2301      	movs	r3, #1
 800cf02:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800cf06:	e0d2      	b.n	800d0ae <dcd_event_handler+0x48a>
 800cf08:	20001478 	.word	0x20001478
 800cf0c:	200014ac 	.word	0x200014ac
 800cf10:	200014a8 	.word	0x200014a8
 800cf14:	08014b18 	.word	0x08014b18
 800cf18:	20001570 	.word	0x20001570
 800cf1c:	e000edf0 	.word	0xe000edf0
 800cf20:	200014a7 	.word	0x200014a7

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	791b      	ldrb	r3, [r3, #4]
 800cf28:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 800cf2c:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800cf30:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800cf34:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800cf38:	f003 030f 	and.w	r3, r3, #15
 800cf3c:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 800cf3e:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 800cf42:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800cf46:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800cf4a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cf4e:	09db      	lsrs	r3, r3, #7
 800cf50:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800cf52:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 800cf56:	2301      	movs	r3, #1
 800cf58:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 800cf5c:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	f000 80a3 	beq.w	800d0ac <dcd_event_handler+0x488>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800cf66:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800cf6a:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800cf6e:	4979      	ldr	r1, [pc, #484]	@ (800d154 <dcd_event_handler+0x530>)
 800cf70:	0052      	lsls	r2, r2, #1
 800cf72:	440a      	add	r2, r1
 800cf74:	4413      	add	r3, r2
 800cf76:	3317      	adds	r3, #23
 800cf78:	781b      	ldrb	r3, [r3, #0]
 800cf7a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 800cf7e:	2300      	movs	r3, #0
 800cf80:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 800cf82:	4b75      	ldr	r3, [pc, #468]	@ (800d158 <dcd_event_handler+0x534>)
 800cf84:	781b      	ldrb	r3, [r3, #0]
 800cf86:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800cf8a:	429a      	cmp	r2, r3
 800cf8c:	d20a      	bcs.n	800cfa4 <dcd_event_handler+0x380>
    driver = &_app_driver[drvid];
 800cf8e:	4b73      	ldr	r3, [pc, #460]	@ (800d15c <dcd_event_handler+0x538>)
 800cf90:	6819      	ldr	r1, [r3, #0]
 800cf92:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800cf96:	4613      	mov	r3, r2
 800cf98:	00db      	lsls	r3, r3, #3
 800cf9a:	4413      	add	r3, r2
 800cf9c:	009b      	lsls	r3, r3, #2
 800cf9e:	440b      	add	r3, r1
 800cfa0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cfa2:	e013      	b.n	800cfcc <dcd_event_handler+0x3a8>
    drvid -= _app_driver_count;
 800cfa4:	4b6c      	ldr	r3, [pc, #432]	@ (800d158 <dcd_event_handler+0x534>)
 800cfa6:	781b      	ldrb	r3, [r3, #0]
 800cfa8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800cfac:	1ad3      	subs	r3, r2, r3
 800cfae:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800cfb2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800cfb6:	2b01      	cmp	r3, #1
 800cfb8:	d808      	bhi.n	800cfcc <dcd_event_handler+0x3a8>
      driver = &_usbd_driver[drvid];
 800cfba:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800cfbe:	4613      	mov	r3, r2
 800cfc0:	00db      	lsls	r3, r3, #3
 800cfc2:	4413      	add	r3, r2
 800cfc4:	009b      	lsls	r3, r3, #2
 800cfc6:	4a66      	ldr	r2, [pc, #408]	@ (800d160 <dcd_event_handler+0x53c>)
 800cfc8:	4413      	add	r3, r2
 800cfca:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 800cfcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800cfce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 800cfd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d068      	beq.n	800d0ac <dcd_event_handler+0x488>
 800cfda:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cfde:	69db      	ldr	r3, [r3, #28]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d063      	beq.n	800d0ac <dcd_event_handler+0x488>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800cfe4:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800cfe8:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800cfec:	4959      	ldr	r1, [pc, #356]	@ (800d154 <dcd_event_handler+0x530>)
 800cfee:	0052      	lsls	r2, r2, #1
 800cff0:	440a      	add	r2, r1
 800cff2:	4413      	add	r3, r2
 800cff4:	f103 0220 	add.w	r2, r3, #32
 800cff8:	78d3      	ldrb	r3, [r2, #3]
 800cffa:	f023 0301 	bic.w	r3, r3, #1
 800cffe:	70d3      	strb	r3, [r2, #3]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800d000:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800d004:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800d008:	4952      	ldr	r1, [pc, #328]	@ (800d154 <dcd_event_handler+0x530>)
 800d00a:	0052      	lsls	r2, r2, #1
 800d00c:	440a      	add	r2, r1
 800d00e:	4413      	add	r3, r2
 800d010:	f103 0220 	add.w	r2, r3, #32
 800d014:	78d3      	ldrb	r3, [r2, #3]
 800d016:	f023 0304 	bic.w	r3, r3, #4
 800d01a:	70d3      	strb	r3, [r2, #3]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 800d01c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d020:	69dc      	ldr	r4, [r3, #28]
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	7818      	ldrb	r0, [r3, #0]
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	795a      	ldrb	r2, [r3, #5]
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	689b      	ldr	r3, [r3, #8]
 800d02e:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 800d032:	47a0      	blx	r4
 800d034:	4603      	mov	r3, r0
 800d036:	2b00      	cmp	r3, #0
 800d038:	bf14      	ite	ne
 800d03a:	2301      	movne	r3, #1
 800d03c:	2300      	moveq	r3, #0
 800d03e:	b2db      	uxtb	r3, r3
 800d040:	f083 0301 	eor.w	r3, r3, #1
 800d044:	b2db      	uxtb	r3, r3
 800d046:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800d04a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d04e:	f003 0301 	and.w	r3, r3, #1
 800d052:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 800d056:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d026      	beq.n	800d0ac <dcd_event_handler+0x488>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 800d05e:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800d062:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800d066:	493b      	ldr	r1, [pc, #236]	@ (800d154 <dcd_event_handler+0x530>)
 800d068:	0052      	lsls	r2, r2, #1
 800d06a:	440a      	add	r2, r1
 800d06c:	4413      	add	r3, r2
 800d06e:	f103 0220 	add.w	r2, r3, #32
 800d072:	78d3      	ldrb	r3, [r2, #3]
 800d074:	f043 0301 	orr.w	r3, r3, #1
 800d078:	70d3      	strb	r3, [r2, #3]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 800d07a:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800d07e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800d082:	4934      	ldr	r1, [pc, #208]	@ (800d154 <dcd_event_handler+0x530>)
 800d084:	0052      	lsls	r2, r2, #1
 800d086:	440a      	add	r2, r1
 800d088:	4413      	add	r3, r2
 800d08a:	f103 0220 	add.w	r2, r3, #32
 800d08e:	78d3      	ldrb	r3, [r2, #3]
 800d090:	f043 0304 	orr.w	r3, r3, #4
 800d094:	70d3      	strb	r3, [r2, #3]
          }
        }
      }
      break;
 800d096:	e009      	b.n	800d0ac <dcd_event_handler+0x488>
    }

    default:
      send = true;
 800d098:	2301      	movs	r3, #1
 800d09a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800d09e:	e006      	b.n	800d0ae <dcd_event_handler+0x48a>
      break;
 800d0a0:	bf00      	nop
 800d0a2:	e004      	b.n	800d0ae <dcd_event_handler+0x48a>
      break;
 800d0a4:	bf00      	nop
 800d0a6:	e002      	b.n	800d0ae <dcd_event_handler+0x48a>
      break;
 800d0a8:	bf00      	nop
 800d0aa:	e000      	b.n	800d0ae <dcd_event_handler+0x48a>
      break;
 800d0ac:	bf00      	nop
  }

  if (send) {
 800d0ae:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d049      	beq.n	800d14a <dcd_event_handler+0x526>
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d0ba:	78fb      	ldrb	r3, [r7, #3]
 800d0bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800d0c0:	4b28      	ldr	r3, [pc, #160]	@ (800d164 <dcd_event_handler+0x540>)
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d0c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d0ca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d0ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800d0d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d0d6:	f083 0301 	eor.w	r3, r3, #1
 800d0da:	b2db      	uxtb	r3, r3
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d003      	beq.n	800d0e8 <dcd_event_handler+0x4c4>
    qhdl->interrupt_set(false);
 800d0e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	2000      	movs	r0, #0
 800d0e6:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800d0e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0ea:	3304      	adds	r3, #4
 800d0ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	f7fe fc0d 	bl	800b90e <tu_fifo_write>
 800d0f4:	4603      	mov	r3, r0
 800d0f6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 800d0fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d0fe:	f083 0301 	eor.w	r3, r3, #1
 800d102:	b2db      	uxtb	r3, r3
 800d104:	2b00      	cmp	r3, #0
 800d106:	d003      	beq.n	800d110 <dcd_event_handler+0x4ec>
    qhdl->interrupt_set(true);
 800d108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	2001      	movs	r0, #1
 800d10e:	4798      	blx	r3
  return success;
 800d110:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d114:	f083 0301 	eor.w	r3, r3, #1
 800d118:	b2db      	uxtb	r3, r3
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d009      	beq.n	800d132 <dcd_event_handler+0x50e>
 800d11e:	4b12      	ldr	r3, [pc, #72]	@ (800d168 <dcd_event_handler+0x544>)
 800d120:	623b      	str	r3, [r7, #32]
 800d122:	6a3b      	ldr	r3, [r7, #32]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	f003 0301 	and.w	r3, r3, #1
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d00c      	beq.n	800d148 <dcd_event_handler+0x524>
 800d12e:	be00      	bkpt	0x0000
 800d130:	e00a      	b.n	800d148 <dcd_event_handler+0x524>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800d132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d134:	7818      	ldrb	r0, [r3, #0]
 800d136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d138:	785b      	ldrb	r3, [r3, #1]
 800d13a:	4619      	mov	r1, r3
 800d13c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d140:	461a      	mov	r2, r3
 800d142:	f7fe fce5 	bl	800bb10 <tud_event_hook_cb>
  return true;
 800d146:	e000      	b.n	800d14a <dcd_event_handler+0x526>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800d148:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 800d14a:	bf00      	nop
 800d14c:	3794      	adds	r7, #148	@ 0x94
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd90      	pop	{r4, r7, pc}
 800d152:	bf00      	nop
 800d154:	20001478 	.word	0x20001478
 800d158:	200014ac 	.word	0x200014ac
 800d15c:	200014a8 	.word	0x200014a8
 800d160:	08014b18 	.word	0x08014b18
 800d164:	20001570 	.word	0x20001570
 800d168:	e000edf0 	.word	0xe000edf0

0800d16c <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b082      	sub	sp, #8
 800d170:	af00      	add	r7, sp, #0
 800d172:	4603      	mov	r3, r0
 800d174:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800d176:	79fb      	ldrb	r3, [r7, #7]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d005      	beq.n	800d188 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 800d17c:	4b07      	ldr	r3, [pc, #28]	@ (800d19c <usbd_int_set+0x30>)
 800d17e:	781b      	ldrb	r3, [r3, #0]
 800d180:	4618      	mov	r0, r3
 800d182:	f001 fa13 	bl	800e5ac <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800d186:	e004      	b.n	800d192 <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 800d188:	4b04      	ldr	r3, [pc, #16]	@ (800d19c <usbd_int_set+0x30>)
 800d18a:	781b      	ldrb	r3, [r3, #0]
 800d18c:	4618      	mov	r0, r3
 800d18e:	f001 fa35 	bl	800e5fc <dcd_int_disable>
}
 800d192:	bf00      	nop
 800d194:	3708      	adds	r7, #8
 800d196:	46bd      	mov	sp, r7
 800d198:	bd80      	pop	{r7, pc}
 800d19a:	bf00      	nop
 800d19c:	20000025 	.word	0x20000025

0800d1a0 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 800d1a0:	b580      	push	{r7, lr}
 800d1a2:	b084      	sub	sp, #16
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	71fb      	strb	r3, [r7, #7]
 800d1aa:	4b0e      	ldr	r3, [pc, #56]	@ (800d1e4 <usbd_spin_lock+0x44>)
 800d1ac:	60fb      	str	r3, [r7, #12]
 800d1ae:	79fb      	ldrb	r3, [r7, #7]
 800d1b0:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800d1b2:	7afb      	ldrb	r3, [r7, #11]
 800d1b4:	f083 0301 	eor.w	r3, r3, #1
 800d1b8:	b2db      	uxtb	r3, r3
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d007      	beq.n	800d1ce <usbd_spin_lock+0x2e>
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	685b      	ldr	r3, [r3, #4]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d103      	bne.n	800d1ce <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	2000      	movs	r0, #0
 800d1cc:	4798      	blx	r3
  ctx->nested_count++;
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	685b      	ldr	r3, [r3, #4]
 800d1d2:	1c5a      	adds	r2, r3, #1
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	605a      	str	r2, [r3, #4]
}
 800d1d8:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 800d1da:	bf00      	nop
 800d1dc:	3710      	adds	r7, #16
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}
 800d1e2:	bf00      	nop
 800d1e4:	20000028 	.word	0x20000028

0800d1e8 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b084      	sub	sp, #16
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	71fb      	strb	r3, [r7, #7]
 800d1f2:	4b10      	ldr	r3, [pc, #64]	@ (800d234 <usbd_spin_unlock+0x4c>)
 800d1f4:	60fb      	str	r3, [r7, #12]
 800d1f6:	79fb      	ldrb	r3, [r7, #7]
 800d1f8:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	685b      	ldr	r3, [r3, #4]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d013      	beq.n	800d22a <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	685b      	ldr	r3, [r3, #4]
 800d206:	1e5a      	subs	r2, r3, #1
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 800d20c:	7afb      	ldrb	r3, [r7, #11]
 800d20e:	f083 0301 	eor.w	r3, r3, #1
 800d212:	b2db      	uxtb	r3, r3
 800d214:	2b00      	cmp	r3, #0
 800d216:	d009      	beq.n	800d22c <usbd_spin_unlock+0x44>
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	685b      	ldr	r3, [r3, #4]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d105      	bne.n	800d22c <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	2001      	movs	r0, #1
 800d226:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 800d228:	e000      	b.n	800d22c <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 800d22a:	bf00      	nop
 800d22c:	bf00      	nop
 800d22e:	3710      	adds	r7, #16
 800d230:	46bd      	mov	sp, r7
 800d232:	bd80      	pop	{r7, pc}
 800d234:	20000028 	.word	0x20000028

0800d238 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 800d238:	b580      	push	{r7, lr}
 800d23a:	b088      	sub	sp, #32
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	4603      	mov	r3, r0
 800d240:	6039      	str	r1, [r7, #0]
 800d242:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 800d244:	4b1b      	ldr	r3, [pc, #108]	@ (800d2b4 <usbd_edpt_open+0x7c>)
 800d246:	781b      	ldrb	r3, [r3, #0]
 800d248:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 800d24a:	683b      	ldr	r3, [r7, #0]
 800d24c:	789b      	ldrb	r3, [r3, #2]
 800d24e:	75fb      	strb	r3, [r7, #23]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d250:	7dfb      	ldrb	r3, [r7, #23]
 800d252:	f003 030f 	and.w	r3, r3, #15
 800d256:	b2db      	uxtb	r3, r3
 800d258:	2b05      	cmp	r3, #5
 800d25a:	d90a      	bls.n	800d272 <usbd_edpt_open+0x3a>
 800d25c:	4b16      	ldr	r3, [pc, #88]	@ (800d2b8 <usbd_edpt_open+0x80>)
 800d25e:	61bb      	str	r3, [r7, #24]
 800d260:	69bb      	ldr	r3, [r7, #24]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	f003 0301 	and.w	r3, r3, #1
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d000      	beq.n	800d26e <usbd_edpt_open+0x36>
 800d26c:	be00      	bkpt	0x0000
 800d26e:	2300      	movs	r3, #0
 800d270:	e01c      	b.n	800d2ac <usbd_edpt_open+0x74>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t)_usbd_dev.speed));
 800d272:	4b12      	ldr	r3, [pc, #72]	@ (800d2bc <usbd_edpt_open+0x84>)
 800d274:	795a      	ldrb	r2, [r3, #5]
 800d276:	683b      	ldr	r3, [r7, #0]
 800d278:	613b      	str	r3, [r7, #16]
 800d27a:	4613      	mov	r3, r2
 800d27c:	73fb      	strb	r3, [r7, #15]
  return true;
 800d27e:	2301      	movs	r3, #1
 800d280:	f083 0301 	eor.w	r3, r3, #1
 800d284:	b2db      	uxtb	r3, r3
 800d286:	2b00      	cmp	r3, #0
 800d288:	d00a      	beq.n	800d2a0 <usbd_edpt_open+0x68>
 800d28a:	4b0b      	ldr	r3, [pc, #44]	@ (800d2b8 <usbd_edpt_open+0x80>)
 800d28c:	61fb      	str	r3, [r7, #28]
 800d28e:	69fb      	ldr	r3, [r7, #28]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	f003 0301 	and.w	r3, r3, #1
 800d296:	2b00      	cmp	r3, #0
 800d298:	d000      	beq.n	800d29c <usbd_edpt_open+0x64>
 800d29a:	be00      	bkpt	0x0000
 800d29c:	2300      	movs	r3, #0
 800d29e:	e005      	b.n	800d2ac <usbd_edpt_open+0x74>

  return dcd_edpt_open(rhport, desc_ep);
 800d2a0:	79fb      	ldrb	r3, [r7, #7]
 800d2a2:	6839      	ldr	r1, [r7, #0]
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	f001 fa85 	bl	800e7b4 <dcd_edpt_open>
 800d2aa:	4603      	mov	r3, r0
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	3720      	adds	r7, #32
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}
 800d2b4:	20000025 	.word	0x20000025
 800d2b8:	e000edf0 	.word	0xe000edf0
 800d2bc:	20001478 	.word	0x20001478

0800d2c0 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b086      	sub	sp, #24
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	4603      	mov	r3, r0
 800d2c8:	460a      	mov	r2, r1
 800d2ca:	71fb      	strb	r3, [r7, #7]
 800d2cc:	4613      	mov	r3, r2
 800d2ce:	71bb      	strb	r3, [r7, #6]
 800d2d0:	79bb      	ldrb	r3, [r7, #6]
 800d2d2:	73bb      	strb	r3, [r7, #14]
 800d2d4:	7bbb      	ldrb	r3, [r7, #14]
 800d2d6:	f003 030f 	and.w	r3, r3, #15
 800d2da:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800d2dc:	75fb      	strb	r3, [r7, #23]
 800d2de:	79bb      	ldrb	r3, [r7, #6]
 800d2e0:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d2e2:	7bfb      	ldrb	r3, [r7, #15]
 800d2e4:	09db      	lsrs	r3, r3, #7
 800d2e6:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800d2e8:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800d2ea:	7dfa      	ldrb	r2, [r7, #23]
 800d2ec:	7dbb      	ldrb	r3, [r7, #22]
 800d2ee:	0052      	lsls	r2, r2, #1
 800d2f0:	4413      	add	r3, r2
 800d2f2:	3320      	adds	r3, #32
 800d2f4:	4a06      	ldr	r2, [pc, #24]	@ (800d310 <usbd_edpt_claim+0x50>)
 800d2f6:	4413      	add	r3, r2
 800d2f8:	3303      	adds	r3, #3
 800d2fa:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800d2fc:	2100      	movs	r1, #0
 800d2fe:	6938      	ldr	r0, [r7, #16]
 800d300:	f002 fd27 	bl	800fd52 <tu_edpt_claim>
 800d304:	4603      	mov	r3, r0
}
 800d306:	4618      	mov	r0, r3
 800d308:	3718      	adds	r7, #24
 800d30a:	46bd      	mov	sp, r7
 800d30c:	bd80      	pop	{r7, pc}
 800d30e:	bf00      	nop
 800d310:	20001478 	.word	0x20001478

0800d314 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 800d314:	b580      	push	{r7, lr}
 800d316:	b086      	sub	sp, #24
 800d318:	af00      	add	r7, sp, #0
 800d31a:	4603      	mov	r3, r0
 800d31c:	460a      	mov	r2, r1
 800d31e:	71fb      	strb	r3, [r7, #7]
 800d320:	4613      	mov	r3, r2
 800d322:	71bb      	strb	r3, [r7, #6]
 800d324:	79bb      	ldrb	r3, [r7, #6]
 800d326:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d328:	7bbb      	ldrb	r3, [r7, #14]
 800d32a:	f003 030f 	and.w	r3, r3, #15
 800d32e:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800d330:	75fb      	strb	r3, [r7, #23]
 800d332:	79bb      	ldrb	r3, [r7, #6]
 800d334:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d336:	7bfb      	ldrb	r3, [r7, #15]
 800d338:	09db      	lsrs	r3, r3, #7
 800d33a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800d33c:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800d33e:	7dfa      	ldrb	r2, [r7, #23]
 800d340:	7dbb      	ldrb	r3, [r7, #22]
 800d342:	0052      	lsls	r2, r2, #1
 800d344:	4413      	add	r3, r2
 800d346:	3320      	adds	r3, #32
 800d348:	4a06      	ldr	r2, [pc, #24]	@ (800d364 <usbd_edpt_release+0x50>)
 800d34a:	4413      	add	r3, r2
 800d34c:	3303      	adds	r3, #3
 800d34e:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 800d350:	2100      	movs	r1, #0
 800d352:	6938      	ldr	r0, [r7, #16]
 800d354:	f002 fd39 	bl	800fdca <tu_edpt_release>
 800d358:	4603      	mov	r3, r0
}
 800d35a:	4618      	mov	r0, r3
 800d35c:	3718      	adds	r7, #24
 800d35e:	46bd      	mov	sp, r7
 800d360:	bd80      	pop	{r7, pc}
 800d362:	bf00      	nop
 800d364:	20001478 	.word	0x20001478

0800d368 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800d368:	b580      	push	{r7, lr}
 800d36a:	b088      	sub	sp, #32
 800d36c:	af02      	add	r7, sp, #8
 800d36e:	603a      	str	r2, [r7, #0]
 800d370:	461a      	mov	r2, r3
 800d372:	4603      	mov	r3, r0
 800d374:	71fb      	strb	r3, [r7, #7]
 800d376:	460b      	mov	r3, r1
 800d378:	71bb      	strb	r3, [r7, #6]
 800d37a:	4613      	mov	r3, r2
 800d37c:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 800d37e:	4b34      	ldr	r3, [pc, #208]	@ (800d450 <usbd_edpt_xfer+0xe8>)
 800d380:	781b      	ldrb	r3, [r3, #0]
 800d382:	71fb      	strb	r3, [r7, #7]
 800d384:	79bb      	ldrb	r3, [r7, #6]
 800d386:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d388:	7abb      	ldrb	r3, [r7, #10]
 800d38a:	f003 030f 	and.w	r3, r3, #15
 800d38e:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800d390:	75fb      	strb	r3, [r7, #23]
 800d392:	79bb      	ldrb	r3, [r7, #6]
 800d394:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d396:	7afb      	ldrb	r3, [r7, #11]
 800d398:	09db      	lsrs	r3, r3, #7
 800d39a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800d39c:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800d39e:	7dfa      	ldrb	r2, [r7, #23]
 800d3a0:	7dbb      	ldrb	r3, [r7, #22]
 800d3a2:	492c      	ldr	r1, [pc, #176]	@ (800d454 <usbd_edpt_xfer+0xec>)
 800d3a4:	0052      	lsls	r2, r2, #1
 800d3a6:	440a      	add	r2, r1
 800d3a8:	4413      	add	r3, r2
 800d3aa:	3320      	adds	r3, #32
 800d3ac:	78db      	ldrb	r3, [r3, #3]
 800d3ae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d3b2:	b2db      	uxtb	r3, r3
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d00a      	beq.n	800d3ce <usbd_edpt_xfer+0x66>
 800d3b8:	4b27      	ldr	r3, [pc, #156]	@ (800d458 <usbd_edpt_xfer+0xf0>)
 800d3ba:	60fb      	str	r3, [r7, #12]
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	f003 0301 	and.w	r3, r3, #1
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d000      	beq.n	800d3ca <usbd_edpt_xfer+0x62>
 800d3c8:	be00      	bkpt	0x0000
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	e03c      	b.n	800d448 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800d3ce:	7dfa      	ldrb	r2, [r7, #23]
 800d3d0:	7dbb      	ldrb	r3, [r7, #22]
 800d3d2:	4920      	ldr	r1, [pc, #128]	@ (800d454 <usbd_edpt_xfer+0xec>)
 800d3d4:	0052      	lsls	r2, r2, #1
 800d3d6:	440a      	add	r2, r1
 800d3d8:	4413      	add	r3, r2
 800d3da:	f103 0220 	add.w	r2, r3, #32
 800d3de:	78d3      	ldrb	r3, [r2, #3]
 800d3e0:	f043 0301 	orr.w	r3, r3, #1
 800d3e4:	70d3      	strb	r3, [r2, #3]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800d3e6:	88ba      	ldrh	r2, [r7, #4]
 800d3e8:	79b9      	ldrb	r1, [r7, #6]
 800d3ea:	79f8      	ldrb	r0, [r7, #7]
 800d3ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d3f0:	9300      	str	r3, [sp, #0]
 800d3f2:	4613      	mov	r3, r2
 800d3f4:	683a      	ldr	r2, [r7, #0]
 800d3f6:	f001 faaf 	bl	800e958 <dcd_edpt_xfer>
 800d3fa:	4603      	mov	r3, r0
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d001      	beq.n	800d404 <usbd_edpt_xfer+0x9c>
    return true;
 800d400:	2301      	movs	r3, #1
 800d402:	e021      	b.n	800d448 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800d404:	7dfa      	ldrb	r2, [r7, #23]
 800d406:	7dbb      	ldrb	r3, [r7, #22]
 800d408:	4912      	ldr	r1, [pc, #72]	@ (800d454 <usbd_edpt_xfer+0xec>)
 800d40a:	0052      	lsls	r2, r2, #1
 800d40c:	440a      	add	r2, r1
 800d40e:	4413      	add	r3, r2
 800d410:	f103 0220 	add.w	r2, r3, #32
 800d414:	78d3      	ldrb	r3, [r2, #3]
 800d416:	f023 0301 	bic.w	r3, r3, #1
 800d41a:	70d3      	strb	r3, [r2, #3]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800d41c:	7dfa      	ldrb	r2, [r7, #23]
 800d41e:	7dbb      	ldrb	r3, [r7, #22]
 800d420:	490c      	ldr	r1, [pc, #48]	@ (800d454 <usbd_edpt_xfer+0xec>)
 800d422:	0052      	lsls	r2, r2, #1
 800d424:	440a      	add	r2, r1
 800d426:	4413      	add	r3, r2
 800d428:	f103 0220 	add.w	r2, r3, #32
 800d42c:	78d3      	ldrb	r3, [r2, #3]
 800d42e:	f023 0304 	bic.w	r3, r3, #4
 800d432:	70d3      	strb	r3, [r2, #3]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 800d434:	4b08      	ldr	r3, [pc, #32]	@ (800d458 <usbd_edpt_xfer+0xf0>)
 800d436:	613b      	str	r3, [r7, #16]
 800d438:	693b      	ldr	r3, [r7, #16]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f003 0301 	and.w	r3, r3, #1
 800d440:	2b00      	cmp	r3, #0
 800d442:	d000      	beq.n	800d446 <usbd_edpt_xfer+0xde>
 800d444:	be00      	bkpt	0x0000
    return false;
 800d446:	2300      	movs	r3, #0
  }
}
 800d448:	4618      	mov	r0, r3
 800d44a:	3718      	adds	r7, #24
 800d44c:	46bd      	mov	sp, r7
 800d44e:	bd80      	pop	{r7, pc}
 800d450:	20000025 	.word	0x20000025
 800d454:	20001478 	.word	0x20001478
 800d458:	e000edf0 	.word	0xe000edf0

0800d45c <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b088      	sub	sp, #32
 800d460:	af02      	add	r7, sp, #8
 800d462:	603a      	str	r2, [r7, #0]
 800d464:	461a      	mov	r2, r3
 800d466:	4603      	mov	r3, r0
 800d468:	71fb      	strb	r3, [r7, #7]
 800d46a:	460b      	mov	r3, r1
 800d46c:	71bb      	strb	r3, [r7, #6]
 800d46e:	4613      	mov	r3, r2
 800d470:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 800d472:	4b34      	ldr	r3, [pc, #208]	@ (800d544 <usbd_edpt_xfer_fifo+0xe8>)
 800d474:	781b      	ldrb	r3, [r3, #0]
 800d476:	71fb      	strb	r3, [r7, #7]
 800d478:	79bb      	ldrb	r3, [r7, #6]
 800d47a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d47c:	7abb      	ldrb	r3, [r7, #10]
 800d47e:	f003 030f 	and.w	r3, r3, #15
 800d482:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800d484:	75fb      	strb	r3, [r7, #23]
 800d486:	79bb      	ldrb	r3, [r7, #6]
 800d488:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d48a:	7afb      	ldrb	r3, [r7, #11]
 800d48c:	09db      	lsrs	r3, r3, #7
 800d48e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800d490:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue FIFO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800d492:	7dfa      	ldrb	r2, [r7, #23]
 800d494:	7dbb      	ldrb	r3, [r7, #22]
 800d496:	492c      	ldr	r1, [pc, #176]	@ (800d548 <usbd_edpt_xfer_fifo+0xec>)
 800d498:	0052      	lsls	r2, r2, #1
 800d49a:	440a      	add	r2, r1
 800d49c:	4413      	add	r3, r2
 800d49e:	3320      	adds	r3, #32
 800d4a0:	78db      	ldrb	r3, [r3, #3]
 800d4a2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d4a6:	b2db      	uxtb	r3, r3
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d00a      	beq.n	800d4c2 <usbd_edpt_xfer_fifo+0x66>
 800d4ac:	4b27      	ldr	r3, [pc, #156]	@ (800d54c <usbd_edpt_xfer_fifo+0xf0>)
 800d4ae:	60fb      	str	r3, [r7, #12]
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	f003 0301 	and.w	r3, r3, #1
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d000      	beq.n	800d4be <usbd_edpt_xfer_fifo+0x62>
 800d4bc:	be00      	bkpt	0x0000
 800d4be:	2300      	movs	r3, #0
 800d4c0:	e03c      	b.n	800d53c <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800d4c2:	7dfa      	ldrb	r2, [r7, #23]
 800d4c4:	7dbb      	ldrb	r3, [r7, #22]
 800d4c6:	4920      	ldr	r1, [pc, #128]	@ (800d548 <usbd_edpt_xfer_fifo+0xec>)
 800d4c8:	0052      	lsls	r2, r2, #1
 800d4ca:	440a      	add	r2, r1
 800d4cc:	4413      	add	r3, r2
 800d4ce:	f103 0220 	add.w	r2, r3, #32
 800d4d2:	78d3      	ldrb	r3, [r2, #3]
 800d4d4:	f043 0301 	orr.w	r3, r3, #1
 800d4d8:	70d3      	strb	r3, [r2, #3]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800d4da:	88ba      	ldrh	r2, [r7, #4]
 800d4dc:	79b9      	ldrb	r1, [r7, #6]
 800d4de:	79f8      	ldrb	r0, [r7, #7]
 800d4e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d4e4:	9300      	str	r3, [sp, #0]
 800d4e6:	4613      	mov	r3, r2
 800d4e8:	683a      	ldr	r2, [r7, #0]
 800d4ea:	f001 fa8d 	bl	800ea08 <dcd_edpt_xfer_fifo>
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d001      	beq.n	800d4f8 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 800d4f4:	2301      	movs	r3, #1
 800d4f6:	e021      	b.n	800d53c <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800d4f8:	7dfa      	ldrb	r2, [r7, #23]
 800d4fa:	7dbb      	ldrb	r3, [r7, #22]
 800d4fc:	4912      	ldr	r1, [pc, #72]	@ (800d548 <usbd_edpt_xfer_fifo+0xec>)
 800d4fe:	0052      	lsls	r2, r2, #1
 800d500:	440a      	add	r2, r1
 800d502:	4413      	add	r3, r2
 800d504:	f103 0220 	add.w	r2, r3, #32
 800d508:	78d3      	ldrb	r3, [r2, #3]
 800d50a:	f023 0301 	bic.w	r3, r3, #1
 800d50e:	70d3      	strb	r3, [r2, #3]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800d510:	7dfa      	ldrb	r2, [r7, #23]
 800d512:	7dbb      	ldrb	r3, [r7, #22]
 800d514:	490c      	ldr	r1, [pc, #48]	@ (800d548 <usbd_edpt_xfer_fifo+0xec>)
 800d516:	0052      	lsls	r2, r2, #1
 800d518:	440a      	add	r2, r1
 800d51a:	4413      	add	r3, r2
 800d51c:	f103 0220 	add.w	r2, r3, #32
 800d520:	78d3      	ldrb	r3, [r2, #3]
 800d522:	f023 0304 	bic.w	r3, r3, #4
 800d526:	70d3      	strb	r3, [r2, #3]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 800d528:	4b08      	ldr	r3, [pc, #32]	@ (800d54c <usbd_edpt_xfer_fifo+0xf0>)
 800d52a:	613b      	str	r3, [r7, #16]
 800d52c:	693b      	ldr	r3, [r7, #16]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	f003 0301 	and.w	r3, r3, #1
 800d534:	2b00      	cmp	r3, #0
 800d536:	d000      	beq.n	800d53a <usbd_edpt_xfer_fifo+0xde>
 800d538:	be00      	bkpt	0x0000
    return false;
 800d53a:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 800d53c:	4618      	mov	r0, r3
 800d53e:	3718      	adds	r7, #24
 800d540:	46bd      	mov	sp, r7
 800d542:	bd80      	pop	{r7, pc}
 800d544:	20000025 	.word	0x20000025
 800d548:	20001478 	.word	0x20001478
 800d54c:	e000edf0 	.word	0xe000edf0

0800d550 <usbd_edpt_stall>:
  uint8_t const dir = tu_edpt_dir(ep_addr);

  return _usbd_dev.ep_status[epnum][dir].busy;
}

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800d550:	b580      	push	{r7, lr}
 800d552:	b084      	sub	sp, #16
 800d554:	af00      	add	r7, sp, #0
 800d556:	4603      	mov	r3, r0
 800d558:	460a      	mov	r2, r1
 800d55a:	71fb      	strb	r3, [r7, #7]
 800d55c:	4613      	mov	r3, r2
 800d55e:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800d560:	4b18      	ldr	r3, [pc, #96]	@ (800d5c4 <usbd_edpt_stall+0x74>)
 800d562:	781b      	ldrb	r3, [r3, #0]
 800d564:	71fb      	strb	r3, [r7, #7]
 800d566:	79bb      	ldrb	r3, [r7, #6]
 800d568:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d56a:	7b3b      	ldrb	r3, [r7, #12]
 800d56c:	f003 030f 	and.w	r3, r3, #15
 800d570:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800d572:	73fb      	strb	r3, [r7, #15]
 800d574:	79bb      	ldrb	r3, [r7, #6]
 800d576:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d578:	7b7b      	ldrb	r3, [r7, #13]
 800d57a:	09db      	lsrs	r3, r3, #7
 800d57c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800d57e:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 800d580:	79ba      	ldrb	r2, [r7, #6]
 800d582:	79fb      	ldrb	r3, [r7, #7]
 800d584:	4611      	mov	r1, r2
 800d586:	4618      	mov	r0, r3
 800d588:	f001 faa0 	bl	800eacc <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800d58c:	7bfa      	ldrb	r2, [r7, #15]
 800d58e:	7bbb      	ldrb	r3, [r7, #14]
 800d590:	490d      	ldr	r1, [pc, #52]	@ (800d5c8 <usbd_edpt_stall+0x78>)
 800d592:	0052      	lsls	r2, r2, #1
 800d594:	440a      	add	r2, r1
 800d596:	4413      	add	r3, r2
 800d598:	f103 0220 	add.w	r2, r3, #32
 800d59c:	78d3      	ldrb	r3, [r2, #3]
 800d59e:	f043 0302 	orr.w	r3, r3, #2
 800d5a2:	70d3      	strb	r3, [r2, #3]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800d5a4:	7bfa      	ldrb	r2, [r7, #15]
 800d5a6:	7bbb      	ldrb	r3, [r7, #14]
 800d5a8:	4907      	ldr	r1, [pc, #28]	@ (800d5c8 <usbd_edpt_stall+0x78>)
 800d5aa:	0052      	lsls	r2, r2, #1
 800d5ac:	440a      	add	r2, r1
 800d5ae:	4413      	add	r3, r2
 800d5b0:	f103 0220 	add.w	r2, r3, #32
 800d5b4:	78d3      	ldrb	r3, [r2, #3]
 800d5b6:	f043 0301 	orr.w	r3, r3, #1
 800d5ba:	70d3      	strb	r3, [r2, #3]
}
 800d5bc:	bf00      	nop
 800d5be:	3710      	adds	r7, #16
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}
 800d5c4:	20000025 	.word	0x20000025
 800d5c8:	20001478 	.word	0x20001478

0800d5cc <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	b084      	sub	sp, #16
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	4603      	mov	r3, r0
 800d5d4:	460a      	mov	r2, r1
 800d5d6:	71fb      	strb	r3, [r7, #7]
 800d5d8:	4613      	mov	r3, r2
 800d5da:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800d5dc:	4b18      	ldr	r3, [pc, #96]	@ (800d640 <usbd_edpt_clear_stall+0x74>)
 800d5de:	781b      	ldrb	r3, [r3, #0]
 800d5e0:	71fb      	strb	r3, [r7, #7]
 800d5e2:	79bb      	ldrb	r3, [r7, #6]
 800d5e4:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d5e6:	7b3b      	ldrb	r3, [r7, #12]
 800d5e8:	f003 030f 	and.w	r3, r3, #15
 800d5ec:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800d5ee:	73fb      	strb	r3, [r7, #15]
 800d5f0:	79bb      	ldrb	r3, [r7, #6]
 800d5f2:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d5f4:	7b7b      	ldrb	r3, [r7, #13]
 800d5f6:	09db      	lsrs	r3, r3, #7
 800d5f8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800d5fa:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 800d5fc:	79ba      	ldrb	r2, [r7, #6]
 800d5fe:	79fb      	ldrb	r3, [r7, #7]
 800d600:	4611      	mov	r1, r2
 800d602:	4618      	mov	r0, r3
 800d604:	f001 fa98 	bl	800eb38 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 800d608:	7bfa      	ldrb	r2, [r7, #15]
 800d60a:	7bbb      	ldrb	r3, [r7, #14]
 800d60c:	490d      	ldr	r1, [pc, #52]	@ (800d644 <usbd_edpt_clear_stall+0x78>)
 800d60e:	0052      	lsls	r2, r2, #1
 800d610:	440a      	add	r2, r1
 800d612:	4413      	add	r3, r2
 800d614:	f103 0220 	add.w	r2, r3, #32
 800d618:	78d3      	ldrb	r3, [r2, #3]
 800d61a:	f023 0302 	bic.w	r3, r3, #2
 800d61e:	70d3      	strb	r3, [r2, #3]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 800d620:	7bfa      	ldrb	r2, [r7, #15]
 800d622:	7bbb      	ldrb	r3, [r7, #14]
 800d624:	4907      	ldr	r1, [pc, #28]	@ (800d644 <usbd_edpt_clear_stall+0x78>)
 800d626:	0052      	lsls	r2, r2, #1
 800d628:	440a      	add	r2, r1
 800d62a:	4413      	add	r3, r2
 800d62c:	f103 0220 	add.w	r2, r3, #32
 800d630:	78d3      	ldrb	r3, [r2, #3]
 800d632:	f023 0301 	bic.w	r3, r3, #1
 800d636:	70d3      	strb	r3, [r2, #3]
}
 800d638:	bf00      	nop
 800d63a:	3710      	adds	r7, #16
 800d63c:	46bd      	mov	sp, r7
 800d63e:	bd80      	pop	{r7, pc}
 800d640:	20000025 	.word	0x20000025
 800d644:	20001478 	.word	0x20001478

0800d648 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 800d648:	b480      	push	{r7}
 800d64a:	b085      	sub	sp, #20
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	4603      	mov	r3, r0
 800d650:	460a      	mov	r2, r1
 800d652:	71fb      	strb	r3, [r7, #7]
 800d654:	4613      	mov	r3, r2
 800d656:	71bb      	strb	r3, [r7, #6]
 800d658:	79bb      	ldrb	r3, [r7, #6]
 800d65a:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d65c:	7b3b      	ldrb	r3, [r7, #12]
 800d65e:	f003 030f 	and.w	r3, r3, #15
 800d662:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800d664:	73fb      	strb	r3, [r7, #15]
 800d666:	79bb      	ldrb	r3, [r7, #6]
 800d668:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d66a:	7b7b      	ldrb	r3, [r7, #13]
 800d66c:	09db      	lsrs	r3, r3, #7
 800d66e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800d670:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800d672:	7bfa      	ldrb	r2, [r7, #15]
 800d674:	7bbb      	ldrb	r3, [r7, #14]
 800d676:	490a      	ldr	r1, [pc, #40]	@ (800d6a0 <usbd_edpt_stalled+0x58>)
 800d678:	0052      	lsls	r2, r2, #1
 800d67a:	440a      	add	r2, r1
 800d67c:	4413      	add	r3, r2
 800d67e:	3320      	adds	r3, #32
 800d680:	78db      	ldrb	r3, [r3, #3]
 800d682:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800d686:	b2db      	uxtb	r3, r3
 800d688:	2b00      	cmp	r3, #0
 800d68a:	bf14      	ite	ne
 800d68c:	2301      	movne	r3, #1
 800d68e:	2300      	moveq	r3, #0
 800d690:	b2db      	uxtb	r3, r3
}
 800d692:	4618      	mov	r0, r3
 800d694:	3714      	adds	r7, #20
 800d696:	46bd      	mov	sp, r7
 800d698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69c:	4770      	bx	lr
 800d69e:	bf00      	nop
 800d6a0:	20001478 	.word	0x20001478

0800d6a4 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 800d6a4:	b480      	push	{r7}
 800d6a6:	b083      	sub	sp, #12
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	6039      	str	r1, [r7, #0]
 800d6ae:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 800d6b0:	bf00      	nop
 800d6b2:	370c      	adds	r7, #12
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ba:	4770      	bx	lr

0800d6bc <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800d6bc:	b580      	push	{r7, lr}
 800d6be:	b086      	sub	sp, #24
 800d6c0:	af02      	add	r7, sp, #8
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	6039      	str	r1, [r7, #0]
 800d6c6:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800d6c8:	683b      	ldr	r3, [r7, #0]
 800d6ca:	781b      	ldrb	r3, [r3, #0]
 800d6cc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d6d0:	b2db      	uxtb	r3, r3
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d001      	beq.n	800d6da <status_stage_xact+0x1e>
 800d6d6:	2300      	movs	r3, #0
 800d6d8:	e000      	b.n	800d6dc <status_stage_xact+0x20>
 800d6da:	2380      	movs	r3, #128	@ 0x80
 800d6dc:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 800d6de:	7bf9      	ldrb	r1, [r7, #15]
 800d6e0:	79f8      	ldrb	r0, [r7, #7]
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	9300      	str	r3, [sp, #0]
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	f7ff fe3d 	bl	800d368 <usbd_edpt_xfer>
 800d6ee:	4603      	mov	r3, r0
}
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	3710      	adds	r7, #16
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	bd80      	pop	{r7, pc}

0800d6f8 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b082      	sub	sp, #8
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	4603      	mov	r3, r0
 800d700:	6039      	str	r1, [r7, #0]
 800d702:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 800d704:	4b0b      	ldr	r3, [pc, #44]	@ (800d734 <tud_control_status+0x3c>)
 800d706:	683a      	ldr	r2, [r7, #0]
 800d708:	6810      	ldr	r0, [r2, #0]
 800d70a:	6851      	ldr	r1, [r2, #4]
 800d70c:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800d70e:	4b09      	ldr	r3, [pc, #36]	@ (800d734 <tud_control_status+0x3c>)
 800d710:	2200      	movs	r2, #0
 800d712:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800d714:	4b07      	ldr	r3, [pc, #28]	@ (800d734 <tud_control_status+0x3c>)
 800d716:	2200      	movs	r2, #0
 800d718:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800d71a:	4b06      	ldr	r3, [pc, #24]	@ (800d734 <tud_control_status+0x3c>)
 800d71c:	2200      	movs	r2, #0
 800d71e:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 800d720:	79fb      	ldrb	r3, [r7, #7]
 800d722:	6839      	ldr	r1, [r7, #0]
 800d724:	4618      	mov	r0, r3
 800d726:	f7ff ffc9 	bl	800d6bc <status_stage_xact>
 800d72a:	4603      	mov	r3, r0
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	3708      	adds	r7, #8
 800d730:	46bd      	mov	sp, r7
 800d732:	bd80      	pop	{r7, pc}
 800d734:	20001574 	.word	0x20001574

0800d738 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 800d738:	b590      	push	{r4, r7, lr}
 800d73a:	b08b      	sub	sp, #44	@ 0x2c
 800d73c:	af02      	add	r7, sp, #8
 800d73e:	4603      	mov	r3, r0
 800d740:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 800d742:	4b2d      	ldr	r3, [pc, #180]	@ (800d7f8 <data_stage_xact+0xc0>)
 800d744:	899a      	ldrh	r2, [r3, #12]
 800d746:	4b2c      	ldr	r3, [pc, #176]	@ (800d7f8 <data_stage_xact+0xc0>)
 800d748:	89db      	ldrh	r3, [r3, #14]
 800d74a:	1ad3      	subs	r3, r2, r3
 800d74c:	b29b      	uxth	r3, r3
 800d74e:	837b      	strh	r3, [r7, #26]
 800d750:	2340      	movs	r3, #64	@ 0x40
 800d752:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800d754:	8b7a      	ldrh	r2, [r7, #26]
 800d756:	8b3b      	ldrh	r3, [r7, #24]
 800d758:	4293      	cmp	r3, r2
 800d75a:	bf28      	it	cs
 800d75c:	4613      	movcs	r3, r2
 800d75e:	b29b      	uxth	r3, r3
 800d760:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 800d762:	2300      	movs	r3, #0
 800d764:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 800d766:	4b24      	ldr	r3, [pc, #144]	@ (800d7f8 <data_stage_xact+0xc0>)
 800d768:	781b      	ldrb	r3, [r3, #0]
 800d76a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d76e:	b2db      	uxtb	r3, r3
 800d770:	2b00      	cmp	r3, #0
 800d772:	d02f      	beq.n	800d7d4 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 800d774:	2380      	movs	r3, #128	@ 0x80
 800d776:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 800d778:	8bbb      	ldrh	r3, [r7, #28]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d02a      	beq.n	800d7d4 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800d77e:	4b1e      	ldr	r3, [pc, #120]	@ (800d7f8 <data_stage_xact+0xc0>)
 800d780:	689a      	ldr	r2, [r3, #8]
 800d782:	8bbb      	ldrh	r3, [r7, #28]
 800d784:	491d      	ldr	r1, [pc, #116]	@ (800d7fc <data_stage_xact+0xc4>)
 800d786:	6179      	str	r1, [r7, #20]
 800d788:	2140      	movs	r1, #64	@ 0x40
 800d78a:	6139      	str	r1, [r7, #16]
 800d78c:	60fa      	str	r2, [r7, #12]
 800d78e:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 800d790:	697b      	ldr	r3, [r7, #20]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d102      	bne.n	800d79c <data_stage_xact+0x64>
    return -1;
 800d796:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d79a:	e017      	b.n	800d7cc <data_stage_xact+0x94>
  if (count == 0u) {
 800d79c:	68bb      	ldr	r3, [r7, #8]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d101      	bne.n	800d7a6 <data_stage_xact+0x6e>
    return 0;
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	e012      	b.n	800d7cc <data_stage_xact+0x94>
  if (src == NULL) {
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d102      	bne.n	800d7b2 <data_stage_xact+0x7a>
    return -1;
 800d7ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d7b0:	e00c      	b.n	800d7cc <data_stage_xact+0x94>
  if (count > destsz) {
 800d7b2:	693a      	ldr	r2, [r7, #16]
 800d7b4:	68bb      	ldr	r3, [r7, #8]
 800d7b6:	429a      	cmp	r2, r3
 800d7b8:	d202      	bcs.n	800d7c0 <data_stage_xact+0x88>
    return -1;
 800d7ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d7be:	e005      	b.n	800d7cc <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 800d7c0:	68ba      	ldr	r2, [r7, #8]
 800d7c2:	68f9      	ldr	r1, [r7, #12]
 800d7c4:	6978      	ldr	r0, [r7, #20]
 800d7c6:	f005 f808 	bl	80127da <memcpy>
  return 0;
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d001      	beq.n	800d7d4 <data_stage_xact+0x9c>
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	e00d      	b.n	800d7f0 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 800d7d4:	8bbb      	ldrh	r3, [r7, #28]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d001      	beq.n	800d7de <data_stage_xact+0xa6>
 800d7da:	4a08      	ldr	r2, [pc, #32]	@ (800d7fc <data_stage_xact+0xc4>)
 800d7dc:	e000      	b.n	800d7e0 <data_stage_xact+0xa8>
 800d7de:	2200      	movs	r2, #0
 800d7e0:	8bbb      	ldrh	r3, [r7, #28]
 800d7e2:	7ff9      	ldrb	r1, [r7, #31]
 800d7e4:	79f8      	ldrb	r0, [r7, #7]
 800d7e6:	2400      	movs	r4, #0
 800d7e8:	9400      	str	r4, [sp, #0]
 800d7ea:	f7ff fdbd 	bl	800d368 <usbd_edpt_xfer>
 800d7ee:	4603      	mov	r3, r0
}
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	3724      	adds	r7, #36	@ 0x24
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd90      	pop	{r4, r7, pc}
 800d7f8:	20001574 	.word	0x20001574
 800d7fc:	20001588 	.word	0x20001588

0800d800 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 800d800:	b580      	push	{r7, lr}
 800d802:	b088      	sub	sp, #32
 800d804:	af00      	add	r7, sp, #0
 800d806:	60b9      	str	r1, [r7, #8]
 800d808:	607a      	str	r2, [r7, #4]
 800d80a:	461a      	mov	r2, r3
 800d80c:	4603      	mov	r3, r0
 800d80e:	73fb      	strb	r3, [r7, #15]
 800d810:	4613      	mov	r3, r2
 800d812:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 800d814:	4b30      	ldr	r3, [pc, #192]	@ (800d8d8 <tud_control_xfer+0xd8>)
 800d816:	68ba      	ldr	r2, [r7, #8]
 800d818:	6810      	ldr	r0, [r2, #0]
 800d81a:	6851      	ldr	r1, [r2, #4]
 800d81c:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 800d81e:	4a2e      	ldr	r2, [pc, #184]	@ (800d8d8 <tud_control_xfer+0xd8>)
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 800d824:	4b2c      	ldr	r3, [pc, #176]	@ (800d8d8 <tud_control_xfer+0xd8>)
 800d826:	2200      	movs	r2, #0
 800d828:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 800d82a:	68bb      	ldr	r3, [r7, #8]
 800d82c:	88db      	ldrh	r3, [r3, #6]
 800d82e:	b29a      	uxth	r2, r3
 800d830:	89bb      	ldrh	r3, [r7, #12]
 800d832:	827b      	strh	r3, [r7, #18]
 800d834:	4613      	mov	r3, r2
 800d836:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800d838:	8a7a      	ldrh	r2, [r7, #18]
 800d83a:	8a3b      	ldrh	r3, [r7, #16]
 800d83c:	4293      	cmp	r3, r2
 800d83e:	bf28      	it	cs
 800d840:	4613      	movcs	r3, r2
 800d842:	b29a      	uxth	r2, r3
 800d844:	4b24      	ldr	r3, [pc, #144]	@ (800d8d8 <tud_control_xfer+0xd8>)
 800d846:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 800d848:	68bb      	ldr	r3, [r7, #8]
 800d84a:	88db      	ldrh	r3, [r3, #6]
 800d84c:	b29b      	uxth	r3, r3
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d026      	beq.n	800d8a0 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 800d852:	4b21      	ldr	r3, [pc, #132]	@ (800d8d8 <tud_control_xfer+0xd8>)
 800d854:	899b      	ldrh	r3, [r3, #12]
 800d856:	2b00      	cmp	r3, #0
 800d858:	d00d      	beq.n	800d876 <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d10a      	bne.n	800d876 <tud_control_xfer+0x76>
 800d860:	4b1e      	ldr	r3, [pc, #120]	@ (800d8dc <tud_control_xfer+0xdc>)
 800d862:	61bb      	str	r3, [r7, #24]
 800d864:	69bb      	ldr	r3, [r7, #24]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	f003 0301 	and.w	r3, r3, #1
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d000      	beq.n	800d872 <tud_control_xfer+0x72>
 800d870:	be00      	bkpt	0x0000
 800d872:	2300      	movs	r3, #0
 800d874:	e02b      	b.n	800d8ce <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 800d876:	7bfb      	ldrb	r3, [r7, #15]
 800d878:	4618      	mov	r0, r3
 800d87a:	f7ff ff5d 	bl	800d738 <data_stage_xact>
 800d87e:	4603      	mov	r3, r0
 800d880:	f083 0301 	eor.w	r3, r3, #1
 800d884:	b2db      	uxtb	r3, r3
 800d886:	2b00      	cmp	r3, #0
 800d888:	d020      	beq.n	800d8cc <tud_control_xfer+0xcc>
 800d88a:	4b14      	ldr	r3, [pc, #80]	@ (800d8dc <tud_control_xfer+0xdc>)
 800d88c:	617b      	str	r3, [r7, #20]
 800d88e:	697b      	ldr	r3, [r7, #20]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	f003 0301 	and.w	r3, r3, #1
 800d896:	2b00      	cmp	r3, #0
 800d898:	d000      	beq.n	800d89c <tud_control_xfer+0x9c>
 800d89a:	be00      	bkpt	0x0000
 800d89c:	2300      	movs	r3, #0
 800d89e:	e016      	b.n	800d8ce <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 800d8a0:	7bfb      	ldrb	r3, [r7, #15]
 800d8a2:	68b9      	ldr	r1, [r7, #8]
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	f7ff ff09 	bl	800d6bc <status_stage_xact>
 800d8aa:	4603      	mov	r3, r0
 800d8ac:	f083 0301 	eor.w	r3, r3, #1
 800d8b0:	b2db      	uxtb	r3, r3
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d00a      	beq.n	800d8cc <tud_control_xfer+0xcc>
 800d8b6:	4b09      	ldr	r3, [pc, #36]	@ (800d8dc <tud_control_xfer+0xdc>)
 800d8b8:	61fb      	str	r3, [r7, #28]
 800d8ba:	69fb      	ldr	r3, [r7, #28]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	f003 0301 	and.w	r3, r3, #1
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d000      	beq.n	800d8c8 <tud_control_xfer+0xc8>
 800d8c6:	be00      	bkpt	0x0000
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	e000      	b.n	800d8ce <tud_control_xfer+0xce>
  }

  return true;
 800d8cc:	2301      	movs	r3, #1
}
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	3720      	adds	r7, #32
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	bd80      	pop	{r7, pc}
 800d8d6:	bf00      	nop
 800d8d8:	20001574 	.word	0x20001574
 800d8dc:	e000edf0 	.word	0xe000edf0

0800d8e0 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 800d8e4:	2214      	movs	r2, #20
 800d8e6:	2100      	movs	r1, #0
 800d8e8:	4802      	ldr	r0, [pc, #8]	@ (800d8f4 <usbd_control_reset+0x14>)
 800d8ea:	f004 fef6 	bl	80126da <memset>
}
 800d8ee:	bf00      	nop
 800d8f0:	bd80      	pop	{r7, pc}
 800d8f2:	bf00      	nop
 800d8f4:	20001574 	.word	0x20001574

0800d8f8 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 800d8f8:	b480      	push	{r7}
 800d8fa:	b083      	sub	sp, #12
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 800d900:	4a04      	ldr	r2, [pc, #16]	@ (800d914 <usbd_control_set_complete_callback+0x1c>)
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	6113      	str	r3, [r2, #16]
}
 800d906:	bf00      	nop
 800d908:	370c      	adds	r7, #12
 800d90a:	46bd      	mov	sp, r7
 800d90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d910:	4770      	bx	lr
 800d912:	bf00      	nop
 800d914:	20001574 	.word	0x20001574

0800d918 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 800d918:	b480      	push	{r7}
 800d91a:	b083      	sub	sp, #12
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 800d920:	4b09      	ldr	r3, [pc, #36]	@ (800d948 <usbd_control_set_request+0x30>)
 800d922:	687a      	ldr	r2, [r7, #4]
 800d924:	6810      	ldr	r0, [r2, #0]
 800d926:	6851      	ldr	r1, [r2, #4]
 800d928:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800d92a:	4b07      	ldr	r3, [pc, #28]	@ (800d948 <usbd_control_set_request+0x30>)
 800d92c:	2200      	movs	r2, #0
 800d92e:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800d930:	4b05      	ldr	r3, [pc, #20]	@ (800d948 <usbd_control_set_request+0x30>)
 800d932:	2200      	movs	r2, #0
 800d934:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800d936:	4b04      	ldr	r3, [pc, #16]	@ (800d948 <usbd_control_set_request+0x30>)
 800d938:	2200      	movs	r2, #0
 800d93a:	819a      	strh	r2, [r3, #12]
}
 800d93c:	bf00      	nop
 800d93e:	370c      	adds	r7, #12
 800d940:	46bd      	mov	sp, r7
 800d942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d946:	4770      	bx	lr
 800d948:	20001574 	.word	0x20001574

0800d94c <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b088      	sub	sp, #32
 800d950:	af00      	add	r7, sp, #0
 800d952:	603b      	str	r3, [r7, #0]
 800d954:	4603      	mov	r3, r0
 800d956:	71fb      	strb	r3, [r7, #7]
 800d958:	460b      	mov	r3, r1
 800d95a:	71bb      	strb	r3, [r7, #6]
 800d95c:	4613      	mov	r3, r2
 800d95e:	717b      	strb	r3, [r7, #5]
 800d960:	79bb      	ldrb	r3, [r7, #6]
 800d962:	73fb      	strb	r3, [r7, #15]
 800d964:	7bfb      	ldrb	r3, [r7, #15]
 800d966:	09db      	lsrs	r3, r3, #7
 800d968:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 800d96a:	4a4f      	ldr	r2, [pc, #316]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d96c:	7812      	ldrb	r2, [r2, #0]
 800d96e:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 800d972:	b2d2      	uxtb	r2, r2
 800d974:	4293      	cmp	r3, r2
 800d976:	d01e      	beq.n	800d9b6 <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d00a      	beq.n	800d994 <usbd_control_xfer_cb+0x48>
 800d97e:	4b4b      	ldr	r3, [pc, #300]	@ (800daac <usbd_control_xfer_cb+0x160>)
 800d980:	613b      	str	r3, [r7, #16]
 800d982:	693b      	ldr	r3, [r7, #16]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	f003 0301 	and.w	r3, r3, #1
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d000      	beq.n	800d990 <usbd_control_xfer_cb+0x44>
 800d98e:	be00      	bkpt	0x0000
 800d990:	2300      	movs	r3, #0
 800d992:	e084      	b.n	800da9e <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 800d994:	79fb      	ldrb	r3, [r7, #7]
 800d996:	4944      	ldr	r1, [pc, #272]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d998:	4618      	mov	r0, r3
 800d99a:	f7ff fe83 	bl	800d6a4 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 800d99e:	4b42      	ldr	r3, [pc, #264]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d9a0:	691b      	ldr	r3, [r3, #16]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d005      	beq.n	800d9b2 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800d9a6:	4b40      	ldr	r3, [pc, #256]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d9a8:	691b      	ldr	r3, [r3, #16]
 800d9aa:	79f8      	ldrb	r0, [r7, #7]
 800d9ac:	4a3e      	ldr	r2, [pc, #248]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d9ae:	2103      	movs	r1, #3
 800d9b0:	4798      	blx	r3
    }

    return true;
 800d9b2:	2301      	movs	r3, #1
 800d9b4:	e073      	b.n	800da9e <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800d9b6:	4b3c      	ldr	r3, [pc, #240]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d9b8:	781b      	ldrb	r3, [r3, #0]
 800d9ba:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d9be:	b2db      	uxtb	r3, r3
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d10c      	bne.n	800d9de <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 800d9c4:	4b38      	ldr	r3, [pc, #224]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d9c6:	689b      	ldr	r3, [r3, #8]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d101      	bne.n	800d9d0 <usbd_control_xfer_cb+0x84>
 800d9cc:	2300      	movs	r3, #0
 800d9ce:	e066      	b.n	800da9e <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 800d9d0:	4b35      	ldr	r3, [pc, #212]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d9d2:	689b      	ldr	r3, [r3, #8]
 800d9d4:	683a      	ldr	r2, [r7, #0]
 800d9d6:	4936      	ldr	r1, [pc, #216]	@ (800dab0 <usbd_control_xfer_cb+0x164>)
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f004 fefe 	bl	80127da <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800d9de:	4b32      	ldr	r3, [pc, #200]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d9e0:	89da      	ldrh	r2, [r3, #14]
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	b29b      	uxth	r3, r3
 800d9e6:	4413      	add	r3, r2
 800d9e8:	b29a      	uxth	r2, r3
 800d9ea:	4b2f      	ldr	r3, [pc, #188]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d9ec:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800d9ee:	4b2e      	ldr	r3, [pc, #184]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d9f0:	689a      	ldr	r2, [r3, #8]
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	4413      	add	r3, r2
 800d9f6:	4a2c      	ldr	r2, [pc, #176]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d9f8:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 800d9fa:	4b2b      	ldr	r3, [pc, #172]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800d9fc:	88da      	ldrh	r2, [r3, #6]
 800d9fe:	4b2a      	ldr	r3, [pc, #168]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800da00:	89db      	ldrh	r3, [r3, #14]
 800da02:	429a      	cmp	r2, r3
 800da04:	d002      	beq.n	800da0c <usbd_control_xfer_cb+0xc0>
 800da06:	683b      	ldr	r3, [r7, #0]
 800da08:	2b3f      	cmp	r3, #63	@ 0x3f
 800da0a:	d831      	bhi.n	800da70 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 800da0c:	2301      	movs	r3, #1
 800da0e:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 800da10:	4b25      	ldr	r3, [pc, #148]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800da12:	691b      	ldr	r3, [r3, #16]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d007      	beq.n	800da28 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800da18:	4b23      	ldr	r3, [pc, #140]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800da1a:	691b      	ldr	r3, [r3, #16]
 800da1c:	79f8      	ldrb	r0, [r7, #7]
 800da1e:	4a22      	ldr	r2, [pc, #136]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800da20:	2102      	movs	r1, #2
 800da22:	4798      	blx	r3
 800da24:	4603      	mov	r3, r0
 800da26:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 800da28:	7ffb      	ldrb	r3, [r7, #31]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d015      	beq.n	800da5a <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 800da2e:	79fb      	ldrb	r3, [r7, #7]
 800da30:	491d      	ldr	r1, [pc, #116]	@ (800daa8 <usbd_control_xfer_cb+0x15c>)
 800da32:	4618      	mov	r0, r3
 800da34:	f7ff fe42 	bl	800d6bc <status_stage_xact>
 800da38:	4603      	mov	r3, r0
 800da3a:	f083 0301 	eor.w	r3, r3, #1
 800da3e:	b2db      	uxtb	r3, r3
 800da40:	2b00      	cmp	r3, #0
 800da42:	d02a      	beq.n	800da9a <usbd_control_xfer_cb+0x14e>
 800da44:	4b19      	ldr	r3, [pc, #100]	@ (800daac <usbd_control_xfer_cb+0x160>)
 800da46:	617b      	str	r3, [r7, #20]
 800da48:	697b      	ldr	r3, [r7, #20]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	f003 0301 	and.w	r3, r3, #1
 800da50:	2b00      	cmp	r3, #0
 800da52:	d000      	beq.n	800da56 <usbd_control_xfer_cb+0x10a>
 800da54:	be00      	bkpt	0x0000
 800da56:	2300      	movs	r3, #0
 800da58:	e021      	b.n	800da9e <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 800da5a:	79fb      	ldrb	r3, [r7, #7]
 800da5c:	2100      	movs	r1, #0
 800da5e:	4618      	mov	r0, r3
 800da60:	f001 f834 	bl	800eacc <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800da64:	79fb      	ldrb	r3, [r7, #7]
 800da66:	2180      	movs	r1, #128	@ 0x80
 800da68:	4618      	mov	r0, r3
 800da6a:	f001 f82f 	bl	800eacc <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800da6e:	e014      	b.n	800da9a <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 800da70:	79fb      	ldrb	r3, [r7, #7]
 800da72:	4618      	mov	r0, r3
 800da74:	f7ff fe60 	bl	800d738 <data_stage_xact>
 800da78:	4603      	mov	r3, r0
 800da7a:	f083 0301 	eor.w	r3, r3, #1
 800da7e:	b2db      	uxtb	r3, r3
 800da80:	2b00      	cmp	r3, #0
 800da82:	d00b      	beq.n	800da9c <usbd_control_xfer_cb+0x150>
 800da84:	4b09      	ldr	r3, [pc, #36]	@ (800daac <usbd_control_xfer_cb+0x160>)
 800da86:	61bb      	str	r3, [r7, #24]
 800da88:	69bb      	ldr	r3, [r7, #24]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	f003 0301 	and.w	r3, r3, #1
 800da90:	2b00      	cmp	r3, #0
 800da92:	d000      	beq.n	800da96 <usbd_control_xfer_cb+0x14a>
 800da94:	be00      	bkpt	0x0000
 800da96:	2300      	movs	r3, #0
 800da98:	e001      	b.n	800da9e <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800da9a:	bf00      	nop
  }

  return true;
 800da9c:	2301      	movs	r3, #1
}
 800da9e:	4618      	mov	r0, r3
 800daa0:	3720      	adds	r7, #32
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd80      	pop	{r7, pc}
 800daa6:	bf00      	nop
 800daa8:	20001574 	.word	0x20001574
 800daac:	e000edf0 	.word	0xe000edf0
 800dab0:	20001588 	.word	0x20001588

0800dab4 <__NVIC_EnableIRQ>:
{
 800dab4:	b480      	push	{r7}
 800dab6:	b083      	sub	sp, #12
 800dab8:	af00      	add	r7, sp, #0
 800daba:	4603      	mov	r3, r0
 800dabc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800dabe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	db0b      	blt.n	800dade <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800dac6:	79fb      	ldrb	r3, [r7, #7]
 800dac8:	f003 021f 	and.w	r2, r3, #31
 800dacc:	4907      	ldr	r1, [pc, #28]	@ (800daec <__NVIC_EnableIRQ+0x38>)
 800dace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dad2:	095b      	lsrs	r3, r3, #5
 800dad4:	2001      	movs	r0, #1
 800dad6:	fa00 f202 	lsl.w	r2, r0, r2
 800dada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800dade:	bf00      	nop
 800dae0:	370c      	adds	r7, #12
 800dae2:	46bd      	mov	sp, r7
 800dae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae8:	4770      	bx	lr
 800daea:	bf00      	nop
 800daec:	e000e100 	.word	0xe000e100

0800daf0 <__NVIC_DisableIRQ>:
{
 800daf0:	b480      	push	{r7}
 800daf2:	b083      	sub	sp, #12
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	4603      	mov	r3, r0
 800daf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800dafa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dafe:	2b00      	cmp	r3, #0
 800db00:	db12      	blt.n	800db28 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800db02:	79fb      	ldrb	r3, [r7, #7]
 800db04:	f003 021f 	and.w	r2, r3, #31
 800db08:	490a      	ldr	r1, [pc, #40]	@ (800db34 <__NVIC_DisableIRQ+0x44>)
 800db0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800db0e:	095b      	lsrs	r3, r3, #5
 800db10:	2001      	movs	r0, #1
 800db12:	fa00 f202 	lsl.w	r2, r0, r2
 800db16:	3320      	adds	r3, #32
 800db18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800db1c:	f3bf 8f4f 	dsb	sy
}
 800db20:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800db22:	f3bf 8f6f 	isb	sy
}
 800db26:	bf00      	nop
}
 800db28:	bf00      	nop
 800db2a:	370c      	adds	r7, #12
 800db2c:	46bd      	mov	sp, r7
 800db2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db32:	4770      	bx	lr
 800db34:	e000e100 	.word	0xe000e100

0800db38 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 800db38:	b480      	push	{r7}
 800db3a:	b087      	sub	sp, #28
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	4603      	mov	r3, r0
 800db40:	71fb      	strb	r3, [r7, #7]
 800db42:	79fb      	ldrb	r3, [r7, #7]
 800db44:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800db46:	7cfb      	ldrb	r3, [r7, #19]
 800db48:	2b01      	cmp	r3, #1
 800db4a:	d901      	bls.n	800db50 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 800db4c:	2300      	movs	r3, #0
 800db4e:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800db50:	7cfb      	ldrb	r3, [r7, #19]
 800db52:	4a15      	ldr	r2, [pc, #84]	@ (800dba8 <dma_setup_prepare+0x70>)
 800db54:	011b      	lsls	r3, r3, #4
 800db56:	4413      	add	r3, r2
 800db58:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800db5a:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 800db5c:	697b      	ldr	r3, [r7, #20]
 800db5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db60:	4a12      	ldr	r2, [pc, #72]	@ (800dbac <dma_setup_prepare+0x74>)
 800db62:	4293      	cmp	r3, r2
 800db64:	d909      	bls.n	800db7a <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800db66:	697b      	ldr	r3, [r7, #20]
 800db68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800db6c:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	0fdb      	lsrs	r3, r3, #31
 800db74:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800db76:	2b00      	cmp	r3, #0
 800db78:	d110      	bne.n	800db9c <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 800db7a:	697b      	ldr	r3, [r7, #20]
 800db7c:	4a0c      	ldr	r2, [pc, #48]	@ (800dbb0 <dma_setup_prepare+0x78>)
 800db7e:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 800db82:	4a0c      	ldr	r2, [pc, #48]	@ (800dbb4 <dma_setup_prepare+0x7c>)
 800db84:	697b      	ldr	r3, [r7, #20]
 800db86:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 800db8a:	697b      	ldr	r3, [r7, #20]
 800db8c:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800db90:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 800db94:	697b      	ldr	r3, [r7, #20]
 800db96:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 800db9a:	e000      	b.n	800db9e <dma_setup_prepare+0x66>
      return;
 800db9c:	bf00      	nop
}
 800db9e:	371c      	adds	r7, #28
 800dba0:	46bd      	mov	sp, r7
 800dba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba6:	4770      	bx	lr
 800dba8:	08014b60 	.word	0x08014b60
 800dbac:	4f543009 	.word	0x4f543009
 800dbb0:	20080008 	.word	0x20080008
 800dbb4:	200016f0 	.word	0x200016f0

0800dbb8 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size, bool is_bulk) {
 800dbb8:	b490      	push	{r4, r7}
 800dbba:	b090      	sub	sp, #64	@ 0x40
 800dbbc:	af00      	add	r7, sp, #0
 800dbbe:	4604      	mov	r4, r0
 800dbc0:	4608      	mov	r0, r1
 800dbc2:	4611      	mov	r1, r2
 800dbc4:	461a      	mov	r2, r3
 800dbc6:	4623      	mov	r3, r4
 800dbc8:	71fb      	strb	r3, [r7, #7]
 800dbca:	4603      	mov	r3, r0
 800dbcc:	71bb      	strb	r3, [r7, #6]
 800dbce:	460b      	mov	r3, r1
 800dbd0:	80bb      	strh	r3, [r7, #4]
 800dbd2:	4613      	mov	r3, r2
 800dbd4:	70fb      	strb	r3, [r7, #3]
 800dbd6:	79fb      	ldrb	r3, [r7, #7]
 800dbd8:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800dbda:	7e7b      	ldrb	r3, [r7, #25]
 800dbdc:	2b01      	cmp	r3, #1
 800dbde:	d901      	bls.n	800dbe4 <dfifo_alloc+0x2c>
    rhport = 0;
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800dbe4:	7e7b      	ldrb	r3, [r7, #25]
 800dbe6:	4a6a      	ldr	r2, [pc, #424]	@ (800dd90 <dfifo_alloc+0x1d8>)
 800dbe8:	011b      	lsls	r3, r3, #4
 800dbea:	4413      	add	r3, r2
 800dbec:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800dbee:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800dbf0:	79fb      	ldrb	r3, [r7, #7]
 800dbf2:	011b      	lsls	r3, r3, #4
 800dbf4:	4a66      	ldr	r2, [pc, #408]	@ (800dd90 <dfifo_alloc+0x1d8>)
 800dbf6:	4413      	add	r3, r2
 800dbf8:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 800dbfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbfc:	7a1b      	ldrb	r3, [r3, #8]
 800dbfe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800dc02:	79bb      	ldrb	r3, [r7, #6]
 800dc04:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800dc06:	7ebb      	ldrb	r3, [r7, #26]
 800dc08:	f003 030f 	and.w	r3, r3, #15
 800dc0c:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800dc0e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800dc12:	79bb      	ldrb	r3, [r7, #6]
 800dc14:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800dc16:	7efb      	ldrb	r3, [r7, #27]
 800dc18:	09db      	lsrs	r3, r3, #7
 800dc1a:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800dc1c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 800dc20:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800dc24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800dc28:	429a      	cmp	r2, r3
 800dc2a:	d30a      	bcc.n	800dc42 <dfifo_alloc+0x8a>
 800dc2c:	4b59      	ldr	r3, [pc, #356]	@ (800dd94 <dfifo_alloc+0x1dc>)
 800dc2e:	61fb      	str	r3, [r7, #28]
 800dc30:	69fb      	ldr	r3, [r7, #28]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	f003 0301 	and.w	r3, r3, #1
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d000      	beq.n	800dc3e <dfifo_alloc+0x86>
 800dc3c:	be00      	bkpt	0x0000
 800dc3e:	2300      	movs	r3, #0
 800dc40:	e0a0      	b.n	800dd84 <dfifo_alloc+0x1cc>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 800dc42:	88bb      	ldrh	r3, [r7, #4]
 800dc44:	617b      	str	r3, [r7, #20]
 800dc46:	2304      	movs	r3, #4
 800dc48:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800dc4a:	697a      	ldr	r2, [r7, #20]
 800dc4c:	693b      	ldr	r3, [r7, #16]
 800dc4e:	4413      	add	r3, r2
 800dc50:	1e5a      	subs	r2, r3, #1
 800dc52:	693b      	ldr	r3, [r7, #16]
 800dc54:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc58:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 800dc5a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d12a      	bne.n	800dcb8 <dfifo_alloc+0x100>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800dc62:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800dc64:	009b      	lsls	r3, r3, #2
 800dc66:	b29b      	uxth	r3, r3
 800dc68:	81fb      	strh	r3, [r7, #14]
 800dc6a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800dc6e:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800dc70:	89fb      	ldrh	r3, [r7, #14]
 800dc72:	089b      	lsrs	r3, r3, #2
 800dc74:	b29b      	uxth	r3, r3
 800dc76:	f103 0208 	add.w	r2, r3, #8
 800dc7a:	7b7b      	ldrb	r3, [r7, #13]
 800dc7c:	4413      	add	r3, r2
 800dc7e:	b29b      	uxth	r3, r3
 800dc80:	005b      	lsls	r3, r3, #1
 800dc82:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800dc84:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 800dc86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dc8a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800dc8c:	429a      	cmp	r2, r3
 800dc8e:	d278      	bcs.n	800dd82 <dfifo_alloc+0x1ca>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 800dc90:	4b41      	ldr	r3, [pc, #260]	@ (800dd98 <dfifo_alloc+0x1e0>)
 800dc92:	889b      	ldrh	r3, [r3, #4]
 800dc94:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800dc96:	429a      	cmp	r2, r3
 800dc98:	d90a      	bls.n	800dcb0 <dfifo_alloc+0xf8>
 800dc9a:	4b3e      	ldr	r3, [pc, #248]	@ (800dd94 <dfifo_alloc+0x1dc>)
 800dc9c:	623b      	str	r3, [r7, #32]
 800dc9e:	6a3b      	ldr	r3, [r7, #32]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	f003 0301 	and.w	r3, r3, #1
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d000      	beq.n	800dcac <dfifo_alloc+0xf4>
 800dcaa:	be00      	bkpt	0x0000
 800dcac:	2300      	movs	r3, #0
 800dcae:	e069      	b.n	800dd84 <dfifo_alloc+0x1cc>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 800dcb0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800dcb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcb4:	625a      	str	r2, [r3, #36]	@ 0x24
 800dcb6:	e064      	b.n	800dd82 <dfifo_alloc+0x1ca>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 800dcb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcba:	7a5b      	ldrb	r3, [r3, #9]
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d016      	beq.n	800dcee <dfifo_alloc+0x136>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 800dcc0:	4b35      	ldr	r3, [pc, #212]	@ (800dd98 <dfifo_alloc+0x1e0>)
 800dcc2:	799a      	ldrb	r2, [r3, #6]
 800dcc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcc6:	7a5b      	ldrb	r3, [r3, #9]
 800dcc8:	429a      	cmp	r2, r3
 800dcca:	d30a      	bcc.n	800dce2 <dfifo_alloc+0x12a>
 800dccc:	4b31      	ldr	r3, [pc, #196]	@ (800dd94 <dfifo_alloc+0x1dc>)
 800dcce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dcd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	f003 0301 	and.w	r3, r3, #1
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d000      	beq.n	800dcde <dfifo_alloc+0x126>
 800dcdc:	be00      	bkpt	0x0000
 800dcde:	2300      	movs	r3, #0
 800dce0:	e050      	b.n	800dd84 <dfifo_alloc+0x1cc>
      _dcd_data.allocated_epin_count++;
 800dce2:	4b2d      	ldr	r3, [pc, #180]	@ (800dd98 <dfifo_alloc+0x1e0>)
 800dce4:	799b      	ldrb	r3, [r3, #6]
 800dce6:	3301      	adds	r3, #1
 800dce8:	b2da      	uxtb	r2, r3
 800dcea:	4b2b      	ldr	r3, [pc, #172]	@ (800dd98 <dfifo_alloc+0x1e0>)
 800dcec:	719a      	strb	r2, [r3, #6]
    }

    // Enable double buffering if configured, only effective for non-periodic endpoints
    // Since we queue only 1 control transfer at a time, it's only applicable for bulk IN endpoints
    if (((_tud_cfg.bm_double_buffered & (1 << epnum)) != 0) && epnum > 0 && is_bulk) {
 800dcee:	4b2b      	ldr	r3, [pc, #172]	@ (800dd9c <dfifo_alloc+0x1e4>)
 800dcf0:	881b      	ldrh	r3, [r3, #0]
 800dcf2:	461a      	mov	r2, r3
 800dcf4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800dcf8:	fa42 f303 	asr.w	r3, r2, r3
 800dcfc:	f003 0301 	and.w	r3, r3, #1
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d009      	beq.n	800dd18 <dfifo_alloc+0x160>
 800dd04:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d005      	beq.n	800dd18 <dfifo_alloc+0x160>
 800dd0c:	78fb      	ldrb	r3, [r7, #3]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d002      	beq.n	800dd18 <dfifo_alloc+0x160>
      fifo_size *= 2;
 800dd12:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800dd14:	005b      	lsls	r3, r3, #1
 800dd16:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 800dd18:	4b1f      	ldr	r3, [pc, #124]	@ (800dd98 <dfifo_alloc+0x1e0>)
 800dd1a:	889b      	ldrh	r3, [r3, #4]
 800dd1c:	4619      	mov	r1, r3
 800dd1e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800dd20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd24:	4413      	add	r3, r2
 800dd26:	4299      	cmp	r1, r3
 800dd28:	d20a      	bcs.n	800dd40 <dfifo_alloc+0x188>
 800dd2a:	4b1a      	ldr	r3, [pc, #104]	@ (800dd94 <dfifo_alloc+0x1dc>)
 800dd2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dd2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	f003 0301 	and.w	r3, r3, #1
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d000      	beq.n	800dd3c <dfifo_alloc+0x184>
 800dd3a:	be00      	bkpt	0x0000
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	e021      	b.n	800dd84 <dfifo_alloc+0x1cc>
    _dcd_data.dfifo_top -= fifo_size;
 800dd40:	4b15      	ldr	r3, [pc, #84]	@ (800dd98 <dfifo_alloc+0x1e0>)
 800dd42:	889a      	ldrh	r2, [r3, #4]
 800dd44:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800dd46:	1ad3      	subs	r3, r2, r3
 800dd48:	b29a      	uxth	r2, r3
 800dd4a:	4b13      	ldr	r3, [pc, #76]	@ (800dd98 <dfifo_alloc+0x1e0>)
 800dd4c:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 800dd4e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d107      	bne.n	800dd66 <dfifo_alloc+0x1ae>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 800dd56:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800dd58:	041b      	lsls	r3, r3, #16
 800dd5a:	4a0f      	ldr	r2, [pc, #60]	@ (800dd98 <dfifo_alloc+0x1e0>)
 800dd5c:	8892      	ldrh	r2, [r2, #4]
 800dd5e:	431a      	orrs	r2, r3
 800dd60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd62:	629a      	str	r2, [r3, #40]	@ 0x28
 800dd64:	e00d      	b.n	800dd82 <dfifo_alloc+0x1ca>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 800dd66:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800dd68:	041a      	lsls	r2, r3, #16
 800dd6a:	4b0b      	ldr	r3, [pc, #44]	@ (800dd98 <dfifo_alloc+0x1e0>)
 800dd6c:	889b      	ldrh	r3, [r3, #4]
 800dd6e:	4619      	mov	r1, r3
 800dd70:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800dd74:	3b01      	subs	r3, #1
 800dd76:	430a      	orrs	r2, r1
 800dd78:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800dd7a:	3340      	adds	r3, #64	@ 0x40
 800dd7c:	009b      	lsls	r3, r3, #2
 800dd7e:	440b      	add	r3, r1
 800dd80:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 800dd82:	2301      	movs	r3, #1
}
 800dd84:	4618      	mov	r0, r3
 800dd86:	3740      	adds	r7, #64	@ 0x40
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	bc90      	pop	{r4, r7}
 800dd8c:	4770      	bx	lr
 800dd8e:	bf00      	nop
 800dd90:	08014b60 	.word	0x08014b60
 800dd94:	e000edf0 	.word	0xe000edf0
 800dd98:	200016e8 	.word	0x200016e8
 800dd9c:	200016f8 	.word	0x200016f8

0800dda0 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 800dda0:	b580      	push	{r7, lr}
 800dda2:	b088      	sub	sp, #32
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	4603      	mov	r3, r0
 800dda8:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800ddaa:	79fb      	ldrb	r3, [r7, #7]
 800ddac:	011b      	lsls	r3, r3, #4
 800ddae:	4a27      	ldr	r2, [pc, #156]	@ (800de4c <dfifo_device_init+0xac>)
 800ddb0:	4413      	add	r3, r2
 800ddb2:	61fb      	str	r3, [r7, #28]
 800ddb4:	79fb      	ldrb	r3, [r7, #7]
 800ddb6:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ddb8:	7b3b      	ldrb	r3, [r7, #12]
 800ddba:	2b01      	cmp	r3, #1
 800ddbc:	d901      	bls.n	800ddc2 <dfifo_device_init+0x22>
    rhport = 0;
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ddc2:	7b3b      	ldrb	r3, [r7, #12]
 800ddc4:	4a21      	ldr	r2, [pc, #132]	@ (800de4c <dfifo_device_init+0xac>)
 800ddc6:	011b      	lsls	r3, r3, #4
 800ddc8:	4413      	add	r3, r2
 800ddca:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ddcc:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800ddce:	69fb      	ldr	r3, [r7, #28]
 800ddd0:	7a1b      	ldrb	r3, [r3, #8]
 800ddd2:	2240      	movs	r2, #64	@ 0x40
 800ddd4:	81fa      	strh	r2, [r7, #14]
 800ddd6:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800ddd8:	89fb      	ldrh	r3, [r7, #14]
 800ddda:	089b      	lsrs	r3, r3, #2
 800dddc:	b29b      	uxth	r3, r3
 800ddde:	f103 0208 	add.w	r2, r3, #8
 800dde2:	7b7b      	ldrb	r3, [r7, #13]
 800dde4:	4413      	add	r3, r2
 800dde6:	b29b      	uxth	r3, r3
 800dde8:	005b      	lsls	r3, r3, #1
 800ddea:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800ddec:	461a      	mov	r2, r3
 800ddee:	69bb      	ldr	r3, [r7, #24]
 800ddf0:	625a      	str	r2, [r3, #36]	@ 0x24
 800ddf2:	69bb      	ldr	r3, [r7, #24]
 800ddf4:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ddf6:	693b      	ldr	r3, [r7, #16]
 800ddf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ddfa:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800ddfc:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 800ddfe:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 800de00:	69fb      	ldr	r3, [r7, #28]
 800de02:	68db      	ldr	r3, [r3, #12]
 800de04:	089b      	lsrs	r3, r3, #2
 800de06:	b29a      	uxth	r2, r3
 800de08:	4b11      	ldr	r3, [pc, #68]	@ (800de50 <dfifo_device_init+0xb0>)
 800de0a:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 800de0c:	7dfb      	ldrb	r3, [r7, #23]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d009      	beq.n	800de26 <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 800de12:	4b0f      	ldr	r3, [pc, #60]	@ (800de50 <dfifo_device_init+0xb0>)
 800de14:	889a      	ldrh	r2, [r3, #4]
 800de16:	69fb      	ldr	r3, [r7, #28]
 800de18:	7a1b      	ldrb	r3, [r3, #8]
 800de1a:	005b      	lsls	r3, r3, #1
 800de1c:	b29b      	uxth	r3, r3
 800de1e:	1ad3      	subs	r3, r2, r3
 800de20:	b29a      	uxth	r2, r3
 800de22:	4b0b      	ldr	r3, [pc, #44]	@ (800de50 <dfifo_device_init+0xb0>)
 800de24:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 800de26:	4b0a      	ldr	r3, [pc, #40]	@ (800de50 <dfifo_device_init+0xb0>)
 800de28:	889b      	ldrh	r3, [r3, #4]
 800de2a:	461a      	mov	r2, r3
 800de2c:	4613      	mov	r3, r2
 800de2e:	041b      	lsls	r3, r3, #16
 800de30:	441a      	add	r2, r3
 800de32:	69bb      	ldr	r3, [r7, #24]
 800de34:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE, false);
 800de36:	79f8      	ldrb	r0, [r7, #7]
 800de38:	2300      	movs	r3, #0
 800de3a:	2240      	movs	r2, #64	@ 0x40
 800de3c:	2180      	movs	r1, #128	@ 0x80
 800de3e:	f7ff febb 	bl	800dbb8 <dfifo_alloc>
}
 800de42:	bf00      	nop
 800de44:	3720      	adds	r7, #32
 800de46:	46bd      	mov	sp, r7
 800de48:	bd80      	pop	{r7, pc}
 800de4a:	bf00      	nop
 800de4c:	08014b60 	.word	0x08014b60
 800de50:	200016e8 	.word	0x200016e8

0800de54 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 800de54:	b480      	push	{r7}
 800de56:	b08b      	sub	sp, #44	@ 0x2c
 800de58:	af00      	add	r7, sp, #0
 800de5a:	4603      	mov	r3, r0
 800de5c:	6039      	str	r1, [r7, #0]
 800de5e:	71fb      	strb	r3, [r7, #7]
 800de60:	79fb      	ldrb	r3, [r7, #7]
 800de62:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800de64:	7c7b      	ldrb	r3, [r7, #17]
 800de66:	2b01      	cmp	r3, #1
 800de68:	d901      	bls.n	800de6e <edpt_activate+0x1a>
    rhport = 0;
 800de6a:	2300      	movs	r3, #0
 800de6c:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800de6e:	7c7b      	ldrb	r3, [r7, #17]
 800de70:	4a4f      	ldr	r2, [pc, #316]	@ (800dfb0 <edpt_activate+0x15c>)
 800de72:	011b      	lsls	r3, r3, #4
 800de74:	4413      	add	r3, r2
 800de76:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800de78:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 800de7a:	683b      	ldr	r3, [r7, #0]
 800de7c:	789b      	ldrb	r3, [r3, #2]
 800de7e:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800de80:	7cbb      	ldrb	r3, [r7, #18]
 800de82:	f003 030f 	and.w	r3, r3, #15
 800de86:	b2db      	uxtb	r3, r3
 800de88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 800de8c:	683b      	ldr	r3, [r7, #0]
 800de8e:	789b      	ldrb	r3, [r3, #2]
 800de90:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800de92:	7cfb      	ldrb	r3, [r7, #19]
 800de94:	09db      	lsrs	r3, r3, #7
 800de96:	b2db      	uxtb	r3, r3
 800de98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800de9c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800dea0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800dea4:	0052      	lsls	r2, r2, #1
 800dea6:	4413      	add	r3, r2
 800dea8:	011b      	lsls	r3, r3, #4
 800deaa:	4a42      	ldr	r2, [pc, #264]	@ (800dfb4 <edpt_activate+0x160>)
 800deac:	4413      	add	r3, r2
 800deae:	61fb      	str	r3, [r7, #28]
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800deb4:	697b      	ldr	r3, [r7, #20]
 800deb6:	889b      	ldrh	r3, [r3, #4]
 800deb8:	b29b      	uxth	r3, r3
 800deba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800debe:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 800dec0:	69fb      	ldr	r3, [r7, #28]
 800dec2:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800dec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dec6:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800deca:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 800decc:	7b3b      	ldrb	r3, [r7, #12]
 800dece:	f003 0306 	and.w	r3, r3, #6
 800ded2:	b2db      	uxtb	r3, r3
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d109      	bne.n	800deec <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 800ded8:	683b      	ldr	r3, [r7, #0]
 800deda:	799b      	ldrb	r3, [r3, #6]
 800dedc:	3b01      	subs	r3, #1
 800dede:	2201      	movs	r2, #1
 800dee0:	fa02 f303 	lsl.w	r3, r2, r3
 800dee4:	b2da      	uxtb	r2, r3
 800dee6:	69fb      	ldr	r3, [r7, #28]
 800dee8:	731a      	strb	r2, [r3, #12]
 800deea:	e003      	b.n	800def4 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 800deec:	683b      	ldr	r3, [r7, #0]
 800deee:	799a      	ldrb	r2, [r3, #6]
 800def0:	69fb      	ldr	r3, [r7, #28]
 800def2:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 800def4:	2300      	movs	r3, #0
 800def6:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 800def8:	69fb      	ldr	r3, [r7, #28]
 800defa:	895b      	ldrh	r3, [r3, #10]
 800defc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800df00:	b29a      	uxth	r2, r3
 800df02:	893b      	ldrh	r3, [r7, #8]
 800df04:	f362 030a 	bfi	r3, r2, #0, #11
 800df08:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 800df0a:	7a7b      	ldrb	r3, [r7, #9]
 800df0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df10:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 800df12:	683b      	ldr	r3, [r7, #0]
 800df14:	78db      	ldrb	r3, [r3, #3]
 800df16:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800df1a:	b2da      	uxtb	r2, r3
 800df1c:	7abb      	ldrb	r3, [r7, #10]
 800df1e:	f362 0383 	bfi	r3, r2, #2, #2
 800df22:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 800df24:	683b      	ldr	r3, [r7, #0]
 800df26:	78db      	ldrb	r3, [r3, #3]
 800df28:	f003 0303 	and.w	r3, r3, #3
 800df2c:	b2db      	uxtb	r3, r3
 800df2e:	2b01      	cmp	r3, #1
 800df30:	d003      	beq.n	800df3a <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 800df32:	7afb      	ldrb	r3, [r7, #11]
 800df34:	f043 0310 	orr.w	r3, r3, #16
 800df38:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 800df3a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800df3e:	2b01      	cmp	r3, #1
 800df40:	d108      	bne.n	800df54 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 800df42:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800df46:	f003 030f 	and.w	r3, r3, #15
 800df4a:	b2da      	uxtb	r2, r3
 800df4c:	897b      	ldrh	r3, [r7, #10]
 800df4e:	f362 1389 	bfi	r3, r2, #6, #4
 800df52:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800df54:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800df58:	2b01      	cmp	r3, #1
 800df5a:	bf14      	ite	ne
 800df5c:	2301      	movne	r3, #1
 800df5e:	2300      	moveq	r3, #0
 800df60:	b2db      	uxtb	r3, r3
 800df62:	461a      	mov	r2, r3
 800df64:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800df68:	0112      	lsls	r2, r2, #4
 800df6a:	4413      	add	r3, r2
 800df6c:	3348      	adds	r3, #72	@ 0x48
 800df6e:	015b      	lsls	r3, r3, #5
 800df70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df72:	4413      	add	r3, r2
 800df74:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800df76:	68ba      	ldr	r2, [r7, #8]
 800df78:	69bb      	ldr	r3, [r7, #24]
 800df7a:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 800df7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df7e:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800df82:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800df86:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 800df8a:	2901      	cmp	r1, #1
 800df8c:	d101      	bne.n	800df92 <edpt_activate+0x13e>
 800df8e:	2100      	movs	r1, #0
 800df90:	e000      	b.n	800df94 <edpt_activate+0x140>
 800df92:	2110      	movs	r1, #16
 800df94:	440b      	add	r3, r1
 800df96:	2101      	movs	r1, #1
 800df98:	fa01 f303 	lsl.w	r3, r1, r3
 800df9c:	431a      	orrs	r2, r3
 800df9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfa0:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800dfa4:	bf00      	nop
 800dfa6:	372c      	adds	r7, #44	@ 0x2c
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfae:	4770      	bx	lr
 800dfb0:	08014b60 	.word	0x08014b60
 800dfb4:	200015c8 	.word	0x200015c8

0800dfb8 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 800dfb8:	b480      	push	{r7}
 800dfba:	b08d      	sub	sp, #52	@ 0x34
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	4603      	mov	r3, r0
 800dfc0:	71fb      	strb	r3, [r7, #7]
 800dfc2:	460b      	mov	r3, r1
 800dfc4:	71bb      	strb	r3, [r7, #6]
 800dfc6:	4613      	mov	r3, r2
 800dfc8:	717b      	strb	r3, [r7, #5]
 800dfca:	79fb      	ldrb	r3, [r7, #7]
 800dfcc:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800dfce:	7f7b      	ldrb	r3, [r7, #29]
 800dfd0:	2b01      	cmp	r3, #1
 800dfd2:	d901      	bls.n	800dfd8 <edpt_disable+0x20>
    rhport = 0;
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800dfd8:	7f7b      	ldrb	r3, [r7, #29]
 800dfda:	4a5e      	ldr	r2, [pc, #376]	@ (800e154 <edpt_disable+0x19c>)
 800dfdc:	011b      	lsls	r3, r3, #4
 800dfde:	4413      	add	r3, r2
 800dfe0:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800dfe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dfe4:	79bb      	ldrb	r3, [r7, #6]
 800dfe6:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800dfe8:	7fbb      	ldrb	r3, [r7, #30]
 800dfea:	f003 030f 	and.w	r3, r3, #15
 800dfee:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800dff0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dff4:	79bb      	ldrb	r3, [r7, #6]
 800dff6:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800dff8:	7ffb      	ldrb	r3, [r7, #31]
 800dffa:	09db      	lsrs	r3, r3, #7
 800dffc:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800dffe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800e002:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800e006:	2b01      	cmp	r3, #1
 800e008:	bf14      	ite	ne
 800e00a:	2301      	movne	r3, #1
 800e00c:	2300      	moveq	r3, #0
 800e00e:	b2db      	uxtb	r3, r3
 800e010:	461a      	mov	r2, r3
 800e012:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e016:	0112      	lsls	r2, r2, #4
 800e018:	4413      	add	r3, r2
 800e01a:	3348      	adds	r3, #72	@ 0x48
 800e01c:	015b      	lsls	r3, r3, #5
 800e01e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e020:	4413      	add	r3, r2
 800e022:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 800e024:	797b      	ldrb	r3, [r7, #5]
 800e026:	2b00      	cmp	r3, #0
 800e028:	d002      	beq.n	800e030 <edpt_disable+0x78>
 800e02a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800e02e:	e000      	b.n	800e032 <edpt_disable+0x7a>
 800e030:	2300      	movs	r3, #0
 800e032:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 800e034:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800e038:	2b01      	cmp	r3, #1
 800e03a:	d145      	bne.n	800e0c8 <edpt_disable+0x110>
 800e03c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e03e:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800e040:	69bb      	ldr	r3, [r7, #24]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	0fdb      	lsrs	r3, r3, #31
 800e046:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 800e048:	f083 0301 	eor.w	r3, r3, #1
 800e04c:	b2db      	uxtb	r3, r3
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d008      	beq.n	800e064 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800e052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e054:	681a      	ldr	r2, [r3, #0]
 800e056:	6a3b      	ldr	r3, [r7, #32]
 800e058:	4313      	orrs	r3, r2
 800e05a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e05e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e060:	601a      	str	r2, [r3, #0]
 800e062:	e01e      	b.n	800e0a2 <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800e064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e06e:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 800e070:	bf00      	nop
 800e072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e074:	689b      	ldr	r3, [r3, #8]
 800e076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d0f9      	beq.n	800e072 <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 800e07e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e080:	681a      	ldr	r2, [r3, #0]
 800e082:	6a3b      	ldr	r3, [r7, #32]
 800e084:	4313      	orrs	r3, r2
 800e086:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e08a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e08c:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 800e08e:	bf00      	nop
 800e090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e092:	689b      	ldr	r3, [r3, #8]
 800e094:	f003 0302 	and.w	r3, r3, #2
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d0f9      	beq.n	800e090 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 800e09c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e09e:	2202      	movs	r2, #2
 800e0a0:	609a      	str	r2, [r3, #8]
 800e0a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0a4:	617b      	str	r3, [r7, #20]
 800e0a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e0aa:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800e0ac:	7cfb      	ldrb	r3, [r7, #19]
 800e0ae:	019b      	lsls	r3, r3, #6
 800e0b0:	f043 0220 	orr.w	r2, r3, #32
 800e0b4:	697b      	ldr	r3, [r7, #20]
 800e0b6:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800e0b8:	bf00      	nop
 800e0ba:	697b      	ldr	r3, [r7, #20]
 800e0bc:	691b      	ldr	r3, [r3, #16]
 800e0be:	f003 0320 	and.w	r3, r3, #32
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d1f9      	bne.n	800e0ba <edpt_disable+0x102>
}
 800e0c6:	e03f      	b.n	800e148 <edpt_disable+0x190>
 800e0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ca:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	0fdb      	lsrs	r3, r3, #31
 800e0d2:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800e0d4:	f083 0301 	eor.w	r3, r3, #1
 800e0d8:	b2db      	uxtb	r3, r3
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d103      	bne.n	800e0e6 <edpt_disable+0x12e>
 800e0de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d106      	bne.n	800e0f4 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800e0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0e8:	681a      	ldr	r2, [r3, #0]
 800e0ea:	6a3b      	ldr	r3, [r7, #32]
 800e0ec:	431a      	orrs	r2, r3
 800e0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0f0:	601a      	str	r2, [r3, #0]
 800e0f2:	e029      	b.n	800e148 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800e0f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0f6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800e0fa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800e0fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e100:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 800e104:	bf00      	nop
 800e106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e108:	695b      	ldr	r3, [r3, #20]
 800e10a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d0f9      	beq.n	800e106 <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 800e112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e114:	681a      	ldr	r2, [r3, #0]
 800e116:	6a3b      	ldr	r3, [r7, #32]
 800e118:	4313      	orrs	r3, r2
 800e11a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e11e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e120:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 800e122:	bf00      	nop
 800e124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e126:	689b      	ldr	r3, [r3, #8]
 800e128:	f003 0302 	and.w	r3, r3, #2
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d0f9      	beq.n	800e124 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 800e130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e132:	2202      	movs	r2, #2
 800e134:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 800e136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e138:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800e13c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800e140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e142:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 800e146:	bf00      	nop
 800e148:	bf00      	nop
 800e14a:	3734      	adds	r7, #52	@ 0x34
 800e14c:	46bd      	mov	sp, r7
 800e14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e152:	4770      	bx	lr
 800e154:	08014b60 	.word	0x08014b60

0800e158 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 800e158:	b580      	push	{r7, lr}
 800e15a:	b08c      	sub	sp, #48	@ 0x30
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	4603      	mov	r3, r0
 800e160:	460a      	mov	r2, r1
 800e162:	71fb      	strb	r3, [r7, #7]
 800e164:	4613      	mov	r3, r2
 800e166:	71bb      	strb	r3, [r7, #6]
 800e168:	79fb      	ldrb	r3, [r7, #7]
 800e16a:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e16c:	7cfb      	ldrb	r3, [r7, #19]
 800e16e:	2b01      	cmp	r3, #1
 800e170:	d901      	bls.n	800e176 <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800e172:	2300      	movs	r3, #0
 800e174:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e176:	7cfb      	ldrb	r3, [r7, #19]
 800e178:	4a37      	ldr	r2, [pc, #220]	@ (800e258 <epin_write_tx_fifo+0x100>)
 800e17a:	011b      	lsls	r3, r3, #4
 800e17c:	4413      	add	r3, r2
 800e17e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e180:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800e182:	79bb      	ldrb	r3, [r7, #6]
 800e184:	3348      	adds	r3, #72	@ 0x48
 800e186:	015b      	lsls	r3, r3, #5
 800e188:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e18a:	4413      	add	r3, r2
 800e18c:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800e18e:	79bb      	ldrb	r3, [r7, #6]
 800e190:	015b      	lsls	r3, r3, #5
 800e192:	3310      	adds	r3, #16
 800e194:	4a31      	ldr	r2, [pc, #196]	@ (800e25c <epin_write_tx_fifo+0x104>)
 800e196:	4413      	add	r3, r2
 800e198:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800e19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e19c:	691b      	ldr	r3, [r3, #16]
 800e19e:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 800e1a0:	897b      	ldrh	r3, [r7, #10]
 800e1a2:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800e1a6:	b29b      	uxth	r3, r3
 800e1a8:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800e1b2:	e045      	b.n	800e240 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800e1b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1b6:	691b      	ldr	r3, [r3, #16]
 800e1b8:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 800e1ba:	68bb      	ldr	r3, [r7, #8]
 800e1bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e1c0:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800e1c2:	6a3b      	ldr	r3, [r7, #32]
 800e1c4:	895a      	ldrh	r2, [r3, #10]
 800e1c6:	8bbb      	ldrh	r3, [r7, #28]
 800e1c8:	823b      	strh	r3, [r7, #16]
 800e1ca:	4613      	mov	r3, r2
 800e1cc:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800e1ce:	8a3a      	ldrh	r2, [r7, #16]
 800e1d0:	89fb      	ldrh	r3, [r7, #14]
 800e1d2:	4293      	cmp	r3, r2
 800e1d4:	bf28      	it	cs
 800e1d6:	4613      	movcs	r3, r2
 800e1d8:	b29b      	uxth	r3, r3
 800e1da:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 800e1dc:	8b7a      	ldrh	r2, [r7, #26]
 800e1de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1e0:	699b      	ldr	r3, [r3, #24]
 800e1e2:	0099      	lsls	r1, r3, #2
 800e1e4:	4b1e      	ldr	r3, [pc, #120]	@ (800e260 <epin_write_tx_fifo+0x108>)
 800e1e6:	400b      	ands	r3, r1
 800e1e8:	429a      	cmp	r2, r3
 800e1ea:	d82e      	bhi.n	800e24a <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 800e1ec:	6a3b      	ldr	r3, [r7, #32]
 800e1ee:	685b      	ldr	r3, [r3, #4]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d011      	beq.n	800e218 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800e1f4:	79bb      	ldrb	r3, [r7, #6]
 800e1f6:	3301      	adds	r3, #1
 800e1f8:	031b      	lsls	r3, r3, #12
 800e1fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e1fc:	4413      	add	r3, r2
 800e1fe:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 800e200:	6a3b      	ldr	r3, [r7, #32]
 800e202:	6858      	ldr	r0, [r3, #4]
 800e204:	8b7a      	ldrh	r2, [r7, #26]
 800e206:	2301      	movs	r3, #1
 800e208:	6979      	ldr	r1, [r7, #20]
 800e20a:	f7fd f9f7 	bl	800b5fc <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800e20e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e210:	8b7b      	ldrh	r3, [r7, #26]
 800e212:	4413      	add	r3, r2
 800e214:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800e216:	e010      	b.n	800e23a <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 800e218:	6a3b      	ldr	r3, [r7, #32]
 800e21a:	681a      	ldr	r2, [r3, #0]
 800e21c:	8b7b      	ldrh	r3, [r7, #26]
 800e21e:	79b9      	ldrb	r1, [r7, #6]
 800e220:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e222:	f001 fd4c 	bl	800fcbe <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 800e226:	6a3b      	ldr	r3, [r7, #32]
 800e228:	681a      	ldr	r2, [r3, #0]
 800e22a:	8b7b      	ldrh	r3, [r7, #26]
 800e22c:	441a      	add	r2, r3
 800e22e:	6a3b      	ldr	r3, [r7, #32]
 800e230:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 800e232:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e234:	8b7b      	ldrh	r3, [r7, #26]
 800e236:	4413      	add	r3, r2
 800e238:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 800e23a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800e23c:	3301      	adds	r3, #1
 800e23e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800e240:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800e242:	8bfb      	ldrh	r3, [r7, #30]
 800e244:	429a      	cmp	r2, r3
 800e246:	d3b5      	bcc.n	800e1b4 <epin_write_tx_fifo+0x5c>
 800e248:	e000      	b.n	800e24c <epin_write_tx_fifo+0xf4>
      break;
 800e24a:	bf00      	nop
    }
  }
  return total_bytes_written;
 800e24c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800e24e:	4618      	mov	r0, r3
 800e250:	3730      	adds	r7, #48	@ 0x30
 800e252:	46bd      	mov	sp, r7
 800e254:	bd80      	pop	{r7, pc}
 800e256:	bf00      	nop
 800e258:	08014b60 	.word	0x08014b60
 800e25c:	200015c8 	.word	0x200015c8
 800e260:	0003fffc 	.word	0x0003fffc

0800e264 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800e264:	b580      	push	{r7, lr}
 800e266:	b092      	sub	sp, #72	@ 0x48
 800e268:	af00      	add	r7, sp, #0
 800e26a:	4603      	mov	r3, r0
 800e26c:	71fb      	strb	r3, [r7, #7]
 800e26e:	460b      	mov	r3, r1
 800e270:	71bb      	strb	r3, [r7, #6]
 800e272:	4613      	mov	r3, r2
 800e274:	717b      	strb	r3, [r7, #5]
 800e276:	79fb      	ldrb	r3, [r7, #7]
 800e278:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e27c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e280:	2b01      	cmp	r3, #1
 800e282:	d902      	bls.n	800e28a <edpt_schedule_packets+0x26>
    rhport = 0;
 800e284:	2300      	movs	r3, #0
 800e286:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e28a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e28e:	4a77      	ldr	r2, [pc, #476]	@ (800e46c <edpt_schedule_packets+0x208>)
 800e290:	011b      	lsls	r3, r3, #4
 800e292:	4413      	add	r3, r2
 800e294:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e296:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 800e298:	79ba      	ldrb	r2, [r7, #6]
 800e29a:	797b      	ldrb	r3, [r7, #5]
 800e29c:	0052      	lsls	r2, r2, #1
 800e29e:	4413      	add	r3, r2
 800e2a0:	011b      	lsls	r3, r3, #4
 800e2a2:	4a73      	ldr	r2, [pc, #460]	@ (800e470 <edpt_schedule_packets+0x20c>)
 800e2a4:	4413      	add	r3, r2
 800e2a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800e2a8:	797b      	ldrb	r3, [r7, #5]
 800e2aa:	2b01      	cmp	r3, #1
 800e2ac:	bf14      	ite	ne
 800e2ae:	2301      	movne	r3, #1
 800e2b0:	2300      	moveq	r3, #0
 800e2b2:	b2db      	uxtb	r3, r3
 800e2b4:	461a      	mov	r2, r3
 800e2b6:	79bb      	ldrb	r3, [r7, #6]
 800e2b8:	0112      	lsls	r2, r2, #4
 800e2ba:	4413      	add	r3, r2
 800e2bc:	3348      	adds	r3, #72	@ 0x48
 800e2be:	015b      	lsls	r3, r3, #5
 800e2c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e2c2:	4413      	add	r3, r2
 800e2c4:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800e2c6:	79bb      	ldrb	r3, [r7, #6]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d11e      	bne.n	800e30a <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800e2cc:	797b      	ldrb	r3, [r7, #5]
 800e2ce:	4a69      	ldr	r2, [pc, #420]	@ (800e474 <edpt_schedule_packets+0x210>)
 800e2d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e2d4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800e2d6:	2340      	movs	r3, #64	@ 0x40
 800e2d8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800e2da:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800e2dc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e2de:	4293      	cmp	r3, r2
 800e2e0:	bf28      	it	cs
 800e2e2:	4613      	movcs	r3, r2
 800e2e4:	b29b      	uxth	r3, r3
 800e2e6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800e2ea:	797b      	ldrb	r3, [r7, #5]
 800e2ec:	4a61      	ldr	r2, [pc, #388]	@ (800e474 <edpt_schedule_packets+0x210>)
 800e2ee:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800e2f2:	797b      	ldrb	r3, [r7, #5]
 800e2f4:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800e2f8:	1a8a      	subs	r2, r1, r2
 800e2fa:	b291      	uxth	r1, r2
 800e2fc:	4a5d      	ldr	r2, [pc, #372]	@ (800e474 <edpt_schedule_packets+0x210>)
 800e2fe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800e302:	2301      	movs	r3, #1
 800e304:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800e308:	e019      	b.n	800e33e <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800e30a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e30c:	891b      	ldrh	r3, [r3, #8]
 800e30e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800e312:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800e316:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e318:	8952      	ldrh	r2, [r2, #10]
 800e31a:	627b      	str	r3, [r7, #36]	@ 0x24
 800e31c:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800e31e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e320:	6a3b      	ldr	r3, [r7, #32]
 800e322:	4413      	add	r3, r2
 800e324:	1e5a      	subs	r2, r3, #1
 800e326:	6a3b      	ldr	r3, [r7, #32]
 800e328:	fbb2 f3f3 	udiv	r3, r2, r3
 800e32c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800e330:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800e334:	2b00      	cmp	r3, #0
 800e336:	d102      	bne.n	800e33e <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800e338:	2301      	movs	r3, #1
 800e33a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800e33e:	2300      	movs	r3, #0
 800e340:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800e342:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800e346:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800e34a:	69bb      	ldr	r3, [r7, #24]
 800e34c:	f362 0312 	bfi	r3, r2, #0, #19
 800e350:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800e352:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800e356:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e35a:	b29a      	uxth	r2, r3
 800e35c:	8b7b      	ldrh	r3, [r7, #26]
 800e35e:	f362 03cc 	bfi	r3, r2, #3, #10
 800e362:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800e364:	69ba      	ldr	r2, [r7, #24]
 800e366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e368:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800e36a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800e370:	7dfb      	ldrb	r3, [r7, #23]
 800e372:	f043 0304 	orr.w	r3, r3, #4
 800e376:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800e378:	7dfb      	ldrb	r3, [r7, #23]
 800e37a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e37e:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800e380:	7dbb      	ldrb	r3, [r7, #22]
 800e382:	f003 030c 	and.w	r3, r3, #12
 800e386:	b2db      	uxtb	r3, r3
 800e388:	2b04      	cmp	r3, #4
 800e38a:	d116      	bne.n	800e3ba <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800e38c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e38e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800e392:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800e39a:	b29b      	uxth	r3, r3
 800e39c:	f003 0301 	and.w	r3, r3, #1
 800e3a0:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800e3a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d004      	beq.n	800e3b2 <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800e3a8:	7dfb      	ldrb	r3, [r7, #23]
 800e3aa:	f043 0310 	orr.w	r3, r3, #16
 800e3ae:	75fb      	strb	r3, [r7, #23]
 800e3b0:	e003      	b.n	800e3ba <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800e3b2:	7dfb      	ldrb	r3, [r7, #23]
 800e3b4:	f043 0320 	orr.w	r3, r3, #32
 800e3b8:	75fb      	strb	r3, [r7, #23]
 800e3ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e3bc:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800e3be:	69fb      	ldr	r3, [r7, #28]
 800e3c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e3c2:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800e3c4:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800e3c6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800e3ca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d021      	beq.n	800e416 <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800e3d2:	797b      	ldrb	r3, [r7, #5]
 800e3d4:	2b01      	cmp	r3, #1
 800e3d6:	d10b      	bne.n	800e3f0 <edpt_schedule_packets+0x18c>
 800e3d8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d007      	beq.n	800e3f0 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800e3e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800e3e8:	4611      	mov	r1, r2
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f7fd fbdc 	bl	800bba8 <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800e3f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	461a      	mov	r2, r3
 800e3f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3f8:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800e3fa:	697a      	ldr	r2, [r7, #20]
 800e3fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3fe:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800e400:	79bb      	ldrb	r3, [r7, #6]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d12e      	bne.n	800e464 <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800e406:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e408:	681a      	ldr	r2, [r3, #0]
 800e40a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800e40e:	441a      	add	r2, r3
 800e410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e412:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800e414:	e026      	b.n	800e464 <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800e416:	697a      	ldr	r2, [r7, #20]
 800e418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e41a:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800e41c:	797b      	ldrb	r3, [r7, #5]
 800e41e:	2b01      	cmp	r3, #1
 800e420:	d120      	bne.n	800e464 <edpt_schedule_packets+0x200>
 800e422:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800e426:	2b00      	cmp	r3, #0
 800e428:	d01c      	beq.n	800e464 <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800e42a:	79ba      	ldrb	r2, [r7, #6]
 800e42c:	79fb      	ldrb	r3, [r7, #7]
 800e42e:	4611      	mov	r1, r2
 800e430:	4618      	mov	r0, r3
 800e432:	f7ff fe91 	bl	800e158 <epin_write_tx_fifo>
 800e436:	4603      	mov	r3, r0
 800e438:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800e43a:	79bb      	ldrb	r3, [r7, #6]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d011      	beq.n	800e464 <edpt_schedule_packets+0x200>
 800e440:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e442:	891b      	ldrh	r3, [r3, #8]
 800e444:	461a      	mov	r2, r3
 800e446:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800e448:	1ad3      	subs	r3, r2, r3
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	dd0a      	ble.n	800e464 <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800e44e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e450:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800e454:	79bb      	ldrb	r3, [r7, #6]
 800e456:	2101      	movs	r1, #1
 800e458:	fa01 f303 	lsl.w	r3, r1, r3
 800e45c:	431a      	orrs	r2, r3
 800e45e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e460:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800e464:	bf00      	nop
 800e466:	3748      	adds	r7, #72	@ 0x48
 800e468:	46bd      	mov	sp, r7
 800e46a:	bd80      	pop	{r7, pc}
 800e46c:	08014b60 	.word	0x08014b60
 800e470:	200015c8 	.word	0x200015c8
 800e474:	200016e8 	.word	0x200016e8

0800e478 <dcd_init>:
  const tud_configure_param_t* const cfg = (const tud_configure_param_t*) cfg_param;
  _tud_cfg = cfg->dwc2;
  return true;
}

bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800e478:	b580      	push	{r7, lr}
 800e47a:	b08c      	sub	sp, #48	@ 0x30
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	4603      	mov	r3, r0
 800e480:	6039      	str	r1, [r7, #0]
 800e482:	71fb      	strb	r3, [r7, #7]
 800e484:	79fb      	ldrb	r3, [r7, #7]
 800e486:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e488:	7dfb      	ldrb	r3, [r7, #23]
 800e48a:	2b01      	cmp	r3, #1
 800e48c:	d901      	bls.n	800e492 <dcd_init+0x1a>
    rhport = 0;
 800e48e:	2300      	movs	r3, #0
 800e490:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e492:	7dfb      	ldrb	r3, [r7, #23]
 800e494:	4a41      	ldr	r2, [pc, #260]	@ (800e59c <dcd_init+0x124>)
 800e496:	011b      	lsls	r3, r3, #4
 800e498:	4413      	add	r3, r2
 800e49a:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e49c:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 800e49e:	2208      	movs	r2, #8
 800e4a0:	2100      	movs	r1, #0
 800e4a2:	483f      	ldr	r0, [pc, #252]	@ (800e5a0 <dcd_init+0x128>)
 800e4a4:	f004 f919 	bl	80126da <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800e4a8:	2101      	movs	r1, #1
 800e4aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e4ac:	f001 fb0c 	bl	800fac8 <dwc2_core_is_highspeed>
 800e4b0:	4603      	mov	r3, r0
 800e4b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e4b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4b8:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800e4ba:	69bb      	ldr	r3, [r7, #24]
 800e4bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e4be:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800e4c0:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800e4c2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800e4c6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800e4ca:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800e4ce:	79fb      	ldrb	r3, [r7, #7]
 800e4d0:	4618      	mov	r0, r3
 800e4d2:	f001 fb17 	bl	800fb04 <dwc2_core_init>
 800e4d6:	4603      	mov	r3, r0
 800e4d8:	f083 0301 	eor.w	r3, r3, #1
 800e4dc:	b2db      	uxtb	r3, r3
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d00a      	beq.n	800e4f8 <dcd_init+0x80>
 800e4e2:	4b30      	ldr	r3, [pc, #192]	@ (800e5a4 <dcd_init+0x12c>)
 800e4e4:	61fb      	str	r3, [r7, #28]
 800e4e6:	69fb      	ldr	r3, [r7, #28]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	f003 0301 	and.w	r3, r3, #1
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d000      	beq.n	800e4f4 <dcd_init+0x7c>
 800e4f2:	be00      	bkpt	0x0000
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	e04c      	b.n	800e592 <dcd_init+0x11a>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 800e4f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4fa:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800e4fe:	f023 0303 	bic.w	r3, r3, #3
 800e502:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800e504:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d00d      	beq.n	800e528 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800e50c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e50e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e510:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800e512:	7b3b      	ldrb	r3, [r7, #12]
 800e514:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800e518:	b2db      	uxtb	r3, r3
 800e51a:	2b80      	cmp	r3, #128	@ 0x80
 800e51c:	d108      	bne.n	800e530 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800e51e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e520:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e524:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e526:	e003      	b.n	800e530 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800e528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e52a:	f043 0303 	orr.w	r3, r3, #3
 800e52e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 800e530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e532:	f043 0304 	orr.w	r3, r3, #4
 800e536:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800e538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e53a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e53c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 800e540:	79fb      	ldrb	r3, [r7, #7]
 800e542:	4618      	mov	r0, r3
 800e544:	f000 f8de 	bl	800e704 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800e548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e54a:	68db      	ldr	r3, [r3, #12]
 800e54c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800e550:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e556:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800e558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800e560:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800e564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e566:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 800e568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e56a:	699a      	ldr	r2, [r3, #24]
 800e56c:	4b0e      	ldr	r3, [pc, #56]	@ (800e5a8 <dcd_init+0x130>)
 800e56e:	4313      	orrs	r3, r2
 800e570:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e572:	6193      	str	r3, [r2, #24]

  uint32_t gahbcfg = dwc2->gahbcfg;
 800e574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e576:	689b      	ldr	r3, [r3, #8]
 800e578:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800e57a:	6a3b      	ldr	r3, [r7, #32]
 800e57c:	f043 0301 	orr.w	r3, r3, #1
 800e580:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 800e582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e584:	6a3a      	ldr	r2, [r7, #32]
 800e586:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 800e588:	79fb      	ldrb	r3, [r7, #7]
 800e58a:	4618      	mov	r0, r3
 800e58c:	f000 f898 	bl	800e6c0 <dcd_connect>
  return true;
 800e590:	2301      	movs	r3, #1
}
 800e592:	4618      	mov	r0, r3
 800e594:	3730      	adds	r7, #48	@ 0x30
 800e596:	46bd      	mov	sp, r7
 800e598:	bd80      	pop	{r7, pc}
 800e59a:	bf00      	nop
 800e59c:	08014b60 	.word	0x08014b60
 800e5a0:	200016e8 	.word	0x200016e8
 800e5a4:	e000edf0 	.word	0xe000edf0
 800e5a8:	80003004 	.word	0x80003004

0800e5ac <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b084      	sub	sp, #16
 800e5b0:	af00      	add	r7, sp, #0
 800e5b2:	4603      	mov	r3, r0
 800e5b4:	71fb      	strb	r3, [r7, #7]
 800e5b6:	79fb      	ldrb	r3, [r7, #7]
 800e5b8:	73fb      	strb	r3, [r7, #15]
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	73bb      	strb	r3, [r7, #14]
 800e5be:	2301      	movs	r3, #1
 800e5c0:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800e5c2:	7bfb      	ldrb	r3, [r7, #15]
 800e5c4:	4a0c      	ldr	r2, [pc, #48]	@ (800e5f8 <dcd_int_enable+0x4c>)
 800e5c6:	011b      	lsls	r3, r3, #4
 800e5c8:	4413      	add	r3, r2
 800e5ca:	3304      	adds	r3, #4
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800e5d0:	7b7b      	ldrb	r3, [r7, #13]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d005      	beq.n	800e5e2 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 800e5d6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800e5da:	4618      	mov	r0, r3
 800e5dc:	f7ff fa6a 	bl	800dab4 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 800e5e0:	e004      	b.n	800e5ec <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 800e5e2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	f7ff fa82 	bl	800daf0 <__NVIC_DisableIRQ>
}
 800e5ec:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800e5ee:	bf00      	nop
 800e5f0:	3710      	adds	r7, #16
 800e5f2:	46bd      	mov	sp, r7
 800e5f4:	bd80      	pop	{r7, pc}
 800e5f6:	bf00      	nop
 800e5f8:	08014b60 	.word	0x08014b60

0800e5fc <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	b084      	sub	sp, #16
 800e600:	af00      	add	r7, sp, #0
 800e602:	4603      	mov	r3, r0
 800e604:	71fb      	strb	r3, [r7, #7]
 800e606:	79fb      	ldrb	r3, [r7, #7]
 800e608:	73fb      	strb	r3, [r7, #15]
 800e60a:	2301      	movs	r3, #1
 800e60c:	73bb      	strb	r3, [r7, #14]
 800e60e:	2300      	movs	r3, #0
 800e610:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800e612:	7bfb      	ldrb	r3, [r7, #15]
 800e614:	4a0c      	ldr	r2, [pc, #48]	@ (800e648 <dcd_int_disable+0x4c>)
 800e616:	011b      	lsls	r3, r3, #4
 800e618:	4413      	add	r3, r2
 800e61a:	3304      	adds	r3, #4
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800e620:	7b7b      	ldrb	r3, [r7, #13]
 800e622:	2b00      	cmp	r3, #0
 800e624:	d005      	beq.n	800e632 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 800e626:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800e62a:	4618      	mov	r0, r3
 800e62c:	f7ff fa42 	bl	800dab4 <__NVIC_EnableIRQ>
}
 800e630:	e004      	b.n	800e63c <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 800e632:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800e636:	4618      	mov	r0, r3
 800e638:	f7ff fa5a 	bl	800daf0 <__NVIC_DisableIRQ>
}
 800e63c:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800e63e:	bf00      	nop
 800e640:	3710      	adds	r7, #16
 800e642:	46bd      	mov	sp, r7
 800e644:	bd80      	pop	{r7, pc}
 800e646:	bf00      	nop
 800e648:	08014b60 	.word	0x08014b60

0800e64c <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 800e64c:	b580      	push	{r7, lr}
 800e64e:	b086      	sub	sp, #24
 800e650:	af02      	add	r7, sp, #8
 800e652:	4603      	mov	r3, r0
 800e654:	460a      	mov	r2, r1
 800e656:	71fb      	strb	r3, [r7, #7]
 800e658:	4613      	mov	r3, r2
 800e65a:	71bb      	strb	r3, [r7, #6]
 800e65c:	79fb      	ldrb	r3, [r7, #7]
 800e65e:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e660:	7a7b      	ldrb	r3, [r7, #9]
 800e662:	2b01      	cmp	r3, #1
 800e664:	d901      	bls.n	800e66a <dcd_set_address+0x1e>
    rhport = 0;
 800e666:	2300      	movs	r3, #0
 800e668:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e66a:	7a7b      	ldrb	r3, [r7, #9]
 800e66c:	4a13      	ldr	r2, [pc, #76]	@ (800e6bc <dcd_set_address+0x70>)
 800e66e:	011b      	lsls	r3, r3, #4
 800e670:	4413      	add	r3, r2
 800e672:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e674:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800e67c:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 800e680:	79bb      	ldrb	r3, [r7, #6]
 800e682:	011b      	lsls	r3, r3, #4
 800e684:	431a      	orrs	r2, r3
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800e68c:	2300      	movs	r3, #0
 800e68e:	72fb      	strb	r3, [r7, #11]
 800e690:	2301      	movs	r3, #1
 800e692:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 800e694:	7abb      	ldrb	r3, [r7, #10]
 800e696:	2b01      	cmp	r3, #1
 800e698:	d101      	bne.n	800e69e <dcd_set_address+0x52>
 800e69a:	2280      	movs	r2, #128	@ 0x80
 800e69c:	e000      	b.n	800e6a0 <dcd_set_address+0x54>
 800e69e:	2200      	movs	r2, #0
 800e6a0:	7afb      	ldrb	r3, [r7, #11]
 800e6a2:	4313      	orrs	r3, r2
 800e6a4:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 800e6a6:	79f8      	ldrb	r0, [r7, #7]
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	9300      	str	r3, [sp, #0]
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	2200      	movs	r2, #0
 800e6b0:	f000 f952 	bl	800e958 <dcd_edpt_xfer>
}
 800e6b4:	bf00      	nop
 800e6b6:	3710      	adds	r7, #16
 800e6b8:	46bd      	mov	sp, r7
 800e6ba:	bd80      	pop	{r7, pc}
 800e6bc:	08014b60 	.word	0x08014b60

0800e6c0 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 800e6c0:	b480      	push	{r7}
 800e6c2:	b085      	sub	sp, #20
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	71fb      	strb	r3, [r7, #7]
 800e6ca:	79fb      	ldrb	r3, [r7, #7]
 800e6cc:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e6ce:	7afb      	ldrb	r3, [r7, #11]
 800e6d0:	2b01      	cmp	r3, #1
 800e6d2:	d901      	bls.n	800e6d8 <dcd_connect+0x18>
    rhport = 0;
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e6d8:	7afb      	ldrb	r3, [r7, #11]
 800e6da:	4a09      	ldr	r2, [pc, #36]	@ (800e700 <dcd_connect+0x40>)
 800e6dc:	011b      	lsls	r3, r3, #4
 800e6de:	4413      	add	r3, r2
 800e6e0:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e6e2:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800e6ea:	f023 0202 	bic.w	r2, r3, #2
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800e6f4:	bf00      	nop
 800e6f6:	3714      	adds	r7, #20
 800e6f8:	46bd      	mov	sp, r7
 800e6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6fe:	4770      	bx	lr
 800e700:	08014b60 	.word	0x08014b60

0800e704 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 800e704:	b480      	push	{r7}
 800e706:	b085      	sub	sp, #20
 800e708:	af00      	add	r7, sp, #0
 800e70a:	4603      	mov	r3, r0
 800e70c:	71fb      	strb	r3, [r7, #7]
 800e70e:	79fb      	ldrb	r3, [r7, #7]
 800e710:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e712:	7afb      	ldrb	r3, [r7, #11]
 800e714:	2b01      	cmp	r3, #1
 800e716:	d901      	bls.n	800e71c <dcd_disconnect+0x18>
    rhport = 0;
 800e718:	2300      	movs	r3, #0
 800e71a:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e71c:	7afb      	ldrb	r3, [r7, #11]
 800e71e:	4a09      	ldr	r2, [pc, #36]	@ (800e744 <dcd_disconnect+0x40>)
 800e720:	011b      	lsls	r3, r3, #4
 800e722:	4413      	add	r3, r2
 800e724:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e726:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800e72e:	f043 0202 	orr.w	r2, r3, #2
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800e738:	bf00      	nop
 800e73a:	3714      	adds	r7, #20
 800e73c:	46bd      	mov	sp, r7
 800e73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e742:	4770      	bx	lr
 800e744:	08014b60 	.word	0x08014b60

0800e748 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 800e748:	b480      	push	{r7}
 800e74a:	b085      	sub	sp, #20
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	4603      	mov	r3, r0
 800e750:	460a      	mov	r2, r1
 800e752:	71fb      	strb	r3, [r7, #7]
 800e754:	4613      	mov	r3, r2
 800e756:	71bb      	strb	r3, [r7, #6]
 800e758:	79fb      	ldrb	r3, [r7, #7]
 800e75a:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e75c:	7afb      	ldrb	r3, [r7, #11]
 800e75e:	2b01      	cmp	r3, #1
 800e760:	d901      	bls.n	800e766 <dcd_sof_enable+0x1e>
    rhport = 0;
 800e762:	2300      	movs	r3, #0
 800e764:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e766:	7afb      	ldrb	r3, [r7, #11]
 800e768:	4a10      	ldr	r2, [pc, #64]	@ (800e7ac <dcd_sof_enable+0x64>)
 800e76a:	011b      	lsls	r3, r3, #4
 800e76c:	4413      	add	r3, r2
 800e76e:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e770:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 800e772:	4a0f      	ldr	r2, [pc, #60]	@ (800e7b0 <dcd_sof_enable+0x68>)
 800e774:	79bb      	ldrb	r3, [r7, #6]
 800e776:	71d3      	strb	r3, [r2, #7]

  if (en) {
 800e778:	79bb      	ldrb	r3, [r7, #6]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d009      	beq.n	800e792 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	2208      	movs	r2, #8
 800e782:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	699b      	ldr	r3, [r3, #24]
 800e788:	f043 0208 	orr.w	r2, r3, #8
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 800e790:	e005      	b.n	800e79e <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	699b      	ldr	r3, [r3, #24]
 800e796:	f023 0208 	bic.w	r2, r3, #8
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	619a      	str	r2, [r3, #24]
}
 800e79e:	bf00      	nop
 800e7a0:	3714      	adds	r7, #20
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a8:	4770      	bx	lr
 800e7aa:	bf00      	nop
 800e7ac:	08014b60 	.word	0x08014b60
 800e7b0:	200016e8 	.word	0x200016e8

0800e7b4 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 800e7b4:	b580      	push	{r7, lr}
 800e7b6:	b084      	sub	sp, #16
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	4603      	mov	r3, r0
 800e7bc:	6039      	str	r1, [r7, #0]
 800e7be:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt),
 800e7c0:	683b      	ldr	r3, [r7, #0]
 800e7c2:	7899      	ldrb	r1, [r3, #2]
 800e7c4:	683b      	ldr	r3, [r7, #0]
 800e7c6:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800e7c8:	68bb      	ldr	r3, [r7, #8]
 800e7ca:	889b      	ldrh	r3, [r3, #4]
 800e7cc:	b29b      	uxth	r3, r3
 800e7ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e7d2:	b29a      	uxth	r2, r3
 800e7d4:	683b      	ldr	r3, [r7, #0]
 800e7d6:	78db      	ldrb	r3, [r3, #3]
 800e7d8:	f003 0303 	and.w	r3, r3, #3
 800e7dc:	b2db      	uxtb	r3, r3
 800e7de:	2b02      	cmp	r3, #2
 800e7e0:	bf0c      	ite	eq
 800e7e2:	2301      	moveq	r3, #1
 800e7e4:	2300      	movne	r3, #0
 800e7e6:	b2db      	uxtb	r3, r3
 800e7e8:	79f8      	ldrb	r0, [r7, #7]
 800e7ea:	f7ff f9e5 	bl	800dbb8 <dfifo_alloc>
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	f083 0301 	eor.w	r3, r3, #1
 800e7f4:	b2db      	uxtb	r3, r3
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d00a      	beq.n	800e810 <dcd_edpt_open+0x5c>
 800e7fa:	4b0a      	ldr	r3, [pc, #40]	@ (800e824 <dcd_edpt_open+0x70>)
 800e7fc:	60fb      	str	r3, [r7, #12]
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	f003 0301 	and.w	r3, r3, #1
 800e806:	2b00      	cmp	r3, #0
 800e808:	d000      	beq.n	800e80c <dcd_edpt_open+0x58>
 800e80a:	be00      	bkpt	0x0000
 800e80c:	2300      	movs	r3, #0
 800e80e:	e005      	b.n	800e81c <dcd_edpt_open+0x68>
                       desc_edpt->bmAttributes.xfer == TUSB_XFER_BULK));
  edpt_activate(rhport, desc_edpt);
 800e810:	79fb      	ldrb	r3, [r7, #7]
 800e812:	6839      	ldr	r1, [r7, #0]
 800e814:	4618      	mov	r0, r3
 800e816:	f7ff fb1d 	bl	800de54 <edpt_activate>
  return true;
 800e81a:	2301      	movs	r3, #1
}
 800e81c:	4618      	mov	r0, r3
 800e81e:	3710      	adds	r7, #16
 800e820:	46bd      	mov	sp, r7
 800e822:	bd80      	pop	{r7, pc}
 800e824:	e000edf0 	.word	0xe000edf0

0800e828 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 800e828:	b580      	push	{r7, lr}
 800e82a:	b08c      	sub	sp, #48	@ 0x30
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	4603      	mov	r3, r0
 800e830:	71fb      	strb	r3, [r7, #7]
 800e832:	79fb      	ldrb	r3, [r7, #7]
 800e834:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e836:	7ffb      	ldrb	r3, [r7, #31]
 800e838:	2b01      	cmp	r3, #1
 800e83a:	d901      	bls.n	800e840 <dcd_edpt_close_all+0x18>
    rhport = 0;
 800e83c:	2300      	movs	r3, #0
 800e83e:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e840:	7ffb      	ldrb	r3, [r7, #31]
 800e842:	4a42      	ldr	r2, [pc, #264]	@ (800e94c <dcd_edpt_close_all+0x124>)
 800e844:	011b      	lsls	r3, r3, #4
 800e846:	4413      	add	r3, r2
 800e848:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e84a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800e84c:	79fb      	ldrb	r3, [r7, #7]
 800e84e:	4a3f      	ldr	r2, [pc, #252]	@ (800e94c <dcd_edpt_close_all+0x124>)
 800e850:	011b      	lsls	r3, r3, #4
 800e852:	4413      	add	r3, r2
 800e854:	3308      	adds	r3, #8
 800e856:	781b      	ldrb	r3, [r3, #0]
 800e858:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 800e85c:	2000      	movs	r0, #0
 800e85e:	f7fe fc9f 	bl	800d1a0 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 800e862:	4b3b      	ldr	r3, [pc, #236]	@ (800e950 <dcd_edpt_close_all+0x128>)
 800e864:	2200      	movs	r2, #0
 800e866:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 800e868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e86a:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800e86e:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 800e872:	2301      	movs	r3, #1
 800e874:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e878:	e038      	b.n	800e8ec <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 800e87a:	2300      	movs	r3, #0
 800e87c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800e880:	e02b      	b.n	800e8da <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 800e882:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800e886:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e88a:	0112      	lsls	r2, r2, #4
 800e88c:	4413      	add	r3, r2
 800e88e:	3348      	adds	r3, #72	@ 0x48
 800e890:	015b      	lsls	r3, r3, #5
 800e892:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e894:	4413      	add	r3, r2
 800e896:	623b      	str	r3, [r7, #32]
 800e898:	6a3b      	ldr	r3, [r7, #32]
 800e89a:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800e89c:	69bb      	ldr	r3, [r7, #24]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	0fdb      	lsrs	r3, r3, #31
 800e8a2:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d005      	beq.n	800e8b4 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 800e8a8:	6a3b      	ldr	r3, [r7, #32]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800e8b0:	6a3b      	ldr	r3, [r7, #32]
 800e8b2:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 800e8b4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800e8b8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e8bc:	f1c3 0301 	rsb	r3, r3, #1
 800e8c0:	4924      	ldr	r1, [pc, #144]	@ (800e954 <dcd_edpt_close_all+0x12c>)
 800e8c2:	0052      	lsls	r2, r2, #1
 800e8c4:	4413      	add	r3, r2
 800e8c6:	011b      	lsls	r3, r3, #4
 800e8c8:	440b      	add	r3, r1
 800e8ca:	330a      	adds	r3, #10
 800e8cc:	2200      	movs	r2, #0
 800e8ce:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 800e8d0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e8d4:	3301      	adds	r3, #1
 800e8d6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800e8da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e8de:	2b01      	cmp	r3, #1
 800e8e0:	d9cf      	bls.n	800e882 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 800e8e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e8e6:	3301      	adds	r3, #1
 800e8e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e8ec:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800e8f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e8f4:	429a      	cmp	r2, r3
 800e8f6:	d3c0      	bcc.n	800e87a <dcd_edpt_close_all+0x52>
 800e8f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8fa:	613b      	str	r3, [r7, #16]
 800e8fc:	2310      	movs	r3, #16
 800e8fe:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800e900:	7bfb      	ldrb	r3, [r7, #15]
 800e902:	019b      	lsls	r3, r3, #6
 800e904:	f043 0220 	orr.w	r2, r3, #32
 800e908:	693b      	ldr	r3, [r7, #16]
 800e90a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800e90c:	bf00      	nop
 800e90e:	693b      	ldr	r3, [r7, #16]
 800e910:	691b      	ldr	r3, [r3, #16]
 800e912:	f003 0320 	and.w	r3, r3, #32
 800e916:	2b00      	cmp	r3, #0
 800e918:	d1f9      	bne.n	800e90e <dcd_edpt_close_all+0xe6>
}
 800e91a:	bf00      	nop
 800e91c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e91e:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800e920:	697b      	ldr	r3, [r7, #20]
 800e922:	2210      	movs	r2, #16
 800e924:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800e926:	bf00      	nop
 800e928:	697b      	ldr	r3, [r7, #20]
 800e92a:	691b      	ldr	r3, [r3, #16]
 800e92c:	f003 0310 	and.w	r3, r3, #16
 800e930:	2b00      	cmp	r3, #0
 800e932:	d1f9      	bne.n	800e928 <dcd_edpt_close_all+0x100>
}
 800e934:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 800e936:	79fb      	ldrb	r3, [r7, #7]
 800e938:	4618      	mov	r0, r3
 800e93a:	f7ff fa31 	bl	800dda0 <dfifo_device_init>

  usbd_spin_unlock(false);
 800e93e:	2000      	movs	r0, #0
 800e940:	f7fe fc52 	bl	800d1e8 <usbd_spin_unlock>
}
 800e944:	bf00      	nop
 800e946:	3730      	adds	r7, #48	@ 0x30
 800e948:	46bd      	mov	sp, r7
 800e94a:	bd80      	pop	{r7, pc}
 800e94c:	08014b60 	.word	0x08014b60
 800e950:	200016e8 	.word	0x200016e8
 800e954:	200015c8 	.word	0x200015c8

0800e958 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800e958:	b580      	push	{r7, lr}
 800e95a:	b086      	sub	sp, #24
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	603a      	str	r2, [r7, #0]
 800e960:	461a      	mov	r2, r3
 800e962:	4603      	mov	r3, r0
 800e964:	71fb      	strb	r3, [r7, #7]
 800e966:	460b      	mov	r3, r1
 800e968:	71bb      	strb	r3, [r7, #6]
 800e96a:	4613      	mov	r3, r2
 800e96c:	80bb      	strh	r3, [r7, #4]
 800e96e:	79bb      	ldrb	r3, [r7, #6]
 800e970:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e972:	7bbb      	ldrb	r3, [r7, #14]
 800e974:	f003 030f 	and.w	r3, r3, #15
 800e978:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e97a:	75bb      	strb	r3, [r7, #22]
 800e97c:	79bb      	ldrb	r3, [r7, #6]
 800e97e:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e980:	7bfb      	ldrb	r3, [r7, #15]
 800e982:	09db      	lsrs	r3, r3, #7
 800e984:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800e986:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800e988:	7dba      	ldrb	r2, [r7, #22]
 800e98a:	7d7b      	ldrb	r3, [r7, #21]
 800e98c:	0052      	lsls	r2, r2, #1
 800e98e:	4413      	add	r3, r2
 800e990:	011b      	lsls	r3, r3, #4
 800e992:	4a1b      	ldr	r2, [pc, #108]	@ (800ea00 <dcd_edpt_xfer+0xa8>)
 800e994:	4413      	add	r3, r2
 800e996:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800e998:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e99c:	4618      	mov	r0, r3
 800e99e:	f7fe fbff 	bl	800d1a0 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800e9a2:	693b      	ldr	r3, [r7, #16]
 800e9a4:	895b      	ldrh	r3, [r3, #10]
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d102      	bne.n	800e9b0 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	75fb      	strb	r3, [r7, #23]
 800e9ae:	e01c      	b.n	800e9ea <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 800e9b0:	693b      	ldr	r3, [r7, #16]
 800e9b2:	683a      	ldr	r2, [r7, #0]
 800e9b4:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 800e9b6:	693b      	ldr	r3, [r7, #16]
 800e9b8:	2200      	movs	r2, #0
 800e9ba:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800e9bc:	693b      	ldr	r3, [r7, #16]
 800e9be:	88ba      	ldrh	r2, [r7, #4]
 800e9c0:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800e9c2:	693b      	ldr	r3, [r7, #16]
 800e9c4:	7b1a      	ldrb	r2, [r3, #12]
 800e9c6:	693b      	ldr	r3, [r7, #16]
 800e9c8:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 800e9ca:	7dbb      	ldrb	r3, [r7, #22]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d104      	bne.n	800e9da <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 800e9d0:	7d7b      	ldrb	r3, [r7, #21]
 800e9d2:	490c      	ldr	r1, [pc, #48]	@ (800ea04 <dcd_edpt_xfer+0xac>)
 800e9d4:	88ba      	ldrh	r2, [r7, #4]
 800e9d6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 800e9da:	7d7a      	ldrb	r2, [r7, #21]
 800e9dc:	7db9      	ldrb	r1, [r7, #22]
 800e9de:	79fb      	ldrb	r3, [r7, #7]
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	f7ff fc3f 	bl	800e264 <edpt_schedule_packets>
    ret = true;
 800e9e6:	2301      	movs	r3, #1
 800e9e8:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800e9ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	f7fe fbfa 	bl	800d1e8 <usbd_spin_unlock>

  return ret;
 800e9f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e9f6:	4618      	mov	r0, r3
 800e9f8:	3718      	adds	r7, #24
 800e9fa:	46bd      	mov	sp, r7
 800e9fc:	bd80      	pop	{r7, pc}
 800e9fe:	bf00      	nop
 800ea00:	200015c8 	.word	0x200015c8
 800ea04:	200016e8 	.word	0x200016e8

0800ea08 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800ea08:	b580      	push	{r7, lr}
 800ea0a:	b086      	sub	sp, #24
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	603a      	str	r2, [r7, #0]
 800ea10:	461a      	mov	r2, r3
 800ea12:	4603      	mov	r3, r0
 800ea14:	71fb      	strb	r3, [r7, #7]
 800ea16:	460b      	mov	r3, r1
 800ea18:	71bb      	strb	r3, [r7, #6]
 800ea1a:	4613      	mov	r3, r2
 800ea1c:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 800ea1e:	683b      	ldr	r3, [r7, #0]
 800ea20:	88db      	ldrh	r3, [r3, #6]
 800ea22:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800ea26:	b29b      	uxth	r3, r3
 800ea28:	2b01      	cmp	r3, #1
 800ea2a:	d00a      	beq.n	800ea42 <dcd_edpt_xfer_fifo+0x3a>
 800ea2c:	4b25      	ldr	r3, [pc, #148]	@ (800eac4 <dcd_edpt_xfer_fifo+0xbc>)
 800ea2e:	60fb      	str	r3, [r7, #12]
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	f003 0301 	and.w	r3, r3, #1
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d000      	beq.n	800ea3e <dcd_edpt_xfer_fifo+0x36>
 800ea3c:	be00      	bkpt	0x0000
 800ea3e:	2300      	movs	r3, #0
 800ea40:	e03b      	b.n	800eaba <dcd_edpt_xfer_fifo+0xb2>
 800ea42:	79bb      	ldrb	r3, [r7, #6]
 800ea44:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ea46:	7abb      	ldrb	r3, [r7, #10]
 800ea48:	f003 030f 	and.w	r3, r3, #15
 800ea4c:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ea4e:	75bb      	strb	r3, [r7, #22]
 800ea50:	79bb      	ldrb	r3, [r7, #6]
 800ea52:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ea54:	7afb      	ldrb	r3, [r7, #11]
 800ea56:	09db      	lsrs	r3, r3, #7
 800ea58:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ea5a:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800ea5c:	7dba      	ldrb	r2, [r7, #22]
 800ea5e:	7d7b      	ldrb	r3, [r7, #21]
 800ea60:	0052      	lsls	r2, r2, #1
 800ea62:	4413      	add	r3, r2
 800ea64:	011b      	lsls	r3, r3, #4
 800ea66:	4a18      	ldr	r2, [pc, #96]	@ (800eac8 <dcd_edpt_xfer_fifo+0xc0>)
 800ea68:	4413      	add	r3, r2
 800ea6a:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800ea6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ea70:	4618      	mov	r0, r3
 800ea72:	f7fe fb95 	bl	800d1a0 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800ea76:	693b      	ldr	r3, [r7, #16]
 800ea78:	895b      	ldrh	r3, [r3, #10]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d102      	bne.n	800ea84 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 800ea7e:	2300      	movs	r3, #0
 800ea80:	75fb      	strb	r3, [r7, #23]
 800ea82:	e014      	b.n	800eaae <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 800ea84:	693b      	ldr	r3, [r7, #16]
 800ea86:	2200      	movs	r2, #0
 800ea88:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 800ea8a:	693b      	ldr	r3, [r7, #16]
 800ea8c:	683a      	ldr	r2, [r7, #0]
 800ea8e:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800ea90:	693b      	ldr	r3, [r7, #16]
 800ea92:	88ba      	ldrh	r2, [r7, #4]
 800ea94:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800ea96:	693b      	ldr	r3, [r7, #16]
 800ea98:	7b1a      	ldrb	r2, [r3, #12]
 800ea9a:	693b      	ldr	r3, [r7, #16]
 800ea9c:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 800ea9e:	7d7a      	ldrb	r2, [r7, #21]
 800eaa0:	7db9      	ldrb	r1, [r7, #22]
 800eaa2:	79fb      	ldrb	r3, [r7, #7]
 800eaa4:	4618      	mov	r0, r3
 800eaa6:	f7ff fbdd 	bl	800e264 <edpt_schedule_packets>
    ret = true;
 800eaaa:	2301      	movs	r3, #1
 800eaac:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800eaae:	f897 3020 	ldrb.w	r3, [r7, #32]
 800eab2:	4618      	mov	r0, r3
 800eab4:	f7fe fb98 	bl	800d1e8 <usbd_spin_unlock>

  return ret;
 800eab8:	7dfb      	ldrb	r3, [r7, #23]
}
 800eaba:	4618      	mov	r0, r3
 800eabc:	3718      	adds	r7, #24
 800eabe:	46bd      	mov	sp, r7
 800eac0:	bd80      	pop	{r7, pc}
 800eac2:	bf00      	nop
 800eac4:	e000edf0 	.word	0xe000edf0
 800eac8:	200015c8 	.word	0x200015c8

0800eacc <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800eacc:	b580      	push	{r7, lr}
 800eace:	b086      	sub	sp, #24
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	4603      	mov	r3, r0
 800ead4:	460a      	mov	r2, r1
 800ead6:	71fb      	strb	r3, [r7, #7]
 800ead8:	4613      	mov	r3, r2
 800eada:	71bb      	strb	r3, [r7, #6]
 800eadc:	79fb      	ldrb	r3, [r7, #7]
 800eade:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800eae0:	7cbb      	ldrb	r3, [r7, #18]
 800eae2:	2b01      	cmp	r3, #1
 800eae4:	d901      	bls.n	800eaea <dcd_edpt_stall+0x1e>
    rhport = 0;
 800eae6:	2300      	movs	r3, #0
 800eae8:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800eaea:	7cbb      	ldrb	r3, [r7, #18]
 800eaec:	4a11      	ldr	r2, [pc, #68]	@ (800eb34 <dcd_edpt_stall+0x68>)
 800eaee:	011b      	lsls	r3, r3, #4
 800eaf0:	4413      	add	r3, r2
 800eaf2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800eaf4:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 800eaf6:	79b9      	ldrb	r1, [r7, #6]
 800eaf8:	79fb      	ldrb	r3, [r7, #7]
 800eafa:	2201      	movs	r2, #1
 800eafc:	4618      	mov	r0, r3
 800eafe:	f7ff fa5b 	bl	800dfb8 <edpt_disable>
 800eb02:	79bb      	ldrb	r3, [r7, #6]
 800eb04:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800eb06:	7cfb      	ldrb	r3, [r7, #19]
 800eb08:	f003 030f 	and.w	r3, r3, #15
 800eb0c:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d10b      	bne.n	800eb2a <dcd_edpt_stall+0x5e>
 800eb12:	697b      	ldr	r3, [r7, #20]
 800eb14:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800eb1a:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800eb1c:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d003      	beq.n	800eb2a <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 800eb22:	79fb      	ldrb	r3, [r7, #7]
 800eb24:	4618      	mov	r0, r3
 800eb26:	f7ff f807 	bl	800db38 <dma_setup_prepare>
    }
  }
}
 800eb2a:	bf00      	nop
 800eb2c:	3718      	adds	r7, #24
 800eb2e:	46bd      	mov	sp, r7
 800eb30:	bd80      	pop	{r7, pc}
 800eb32:	bf00      	nop
 800eb34:	08014b60 	.word	0x08014b60

0800eb38 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800eb38:	b480      	push	{r7}
 800eb3a:	b087      	sub	sp, #28
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	4603      	mov	r3, r0
 800eb40:	460a      	mov	r2, r1
 800eb42:	71fb      	strb	r3, [r7, #7]
 800eb44:	4613      	mov	r3, r2
 800eb46:	71bb      	strb	r3, [r7, #6]
 800eb48:	79fb      	ldrb	r3, [r7, #7]
 800eb4a:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800eb4c:	7a7b      	ldrb	r3, [r7, #9]
 800eb4e:	2b01      	cmp	r3, #1
 800eb50:	d901      	bls.n	800eb56 <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 800eb52:	2300      	movs	r3, #0
 800eb54:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800eb56:	7a7b      	ldrb	r3, [r7, #9]
 800eb58:	4a19      	ldr	r2, [pc, #100]	@ (800ebc0 <dcd_edpt_clear_stall+0x88>)
 800eb5a:	011b      	lsls	r3, r3, #4
 800eb5c:	4413      	add	r3, r2
 800eb5e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800eb60:	617b      	str	r3, [r7, #20]
 800eb62:	79bb      	ldrb	r3, [r7, #6]
 800eb64:	72bb      	strb	r3, [r7, #10]
 800eb66:	7abb      	ldrb	r3, [r7, #10]
 800eb68:	f003 030f 	and.w	r3, r3, #15
 800eb6c:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800eb6e:	74fb      	strb	r3, [r7, #19]
 800eb70:	79bb      	ldrb	r3, [r7, #6]
 800eb72:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800eb74:	7afb      	ldrb	r3, [r7, #11]
 800eb76:	09db      	lsrs	r3, r3, #7
 800eb78:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800eb7a:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800eb7c:	7cbb      	ldrb	r3, [r7, #18]
 800eb7e:	2b01      	cmp	r3, #1
 800eb80:	bf14      	ite	ne
 800eb82:	2301      	movne	r3, #1
 800eb84:	2300      	moveq	r3, #0
 800eb86:	b2db      	uxtb	r3, r3
 800eb88:	461a      	mov	r2, r3
 800eb8a:	7cfb      	ldrb	r3, [r7, #19]
 800eb8c:	0112      	lsls	r2, r2, #4
 800eb8e:	4413      	add	r3, r2
 800eb90:	3348      	adds	r3, #72	@ 0x48
 800eb92:	015b      	lsls	r3, r3, #5
 800eb94:	697a      	ldr	r2, [r7, #20]
 800eb96:	4413      	add	r3, r2
 800eb98:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	601a      	str	r2, [r3, #0]
}
 800ebb2:	bf00      	nop
 800ebb4:	371c      	adds	r7, #28
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebbc:	4770      	bx	lr
 800ebbe:	bf00      	nop
 800ebc0:	08014b60 	.word	0x08014b60

0800ebc4 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 800ebc4:	b580      	push	{r7, lr}
 800ebc6:	b090      	sub	sp, #64	@ 0x40
 800ebc8:	af00      	add	r7, sp, #0
 800ebca:	4603      	mov	r3, r0
 800ebcc:	71fb      	strb	r3, [r7, #7]
 800ebce:	79fb      	ldrb	r3, [r7, #7]
 800ebd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ebd4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ebd8:	2b01      	cmp	r3, #1
 800ebda:	d902      	bls.n	800ebe2 <handle_bus_reset+0x1e>
    rhport = 0;
 800ebdc:	2300      	movs	r3, #0
 800ebde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ebe2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ebe6:	4a75      	ldr	r2, [pc, #468]	@ (800edbc <handle_bus_reset+0x1f8>)
 800ebe8:	011b      	lsls	r3, r3, #4
 800ebea:	4413      	add	r3, r2
 800ebec:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800ebee:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ebf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ebf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ebf8:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 800ebfa:	7a7b      	ldrb	r3, [r7, #9]
 800ebfc:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800ec00:	b2db      	uxtb	r3, r3
 800ec02:	3301      	adds	r3, #1
 800ec04:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 800ec06:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 800ec0a:	f44f 7290 	mov.w	r2, #288	@ 0x120
 800ec0e:	2100      	movs	r1, #0
 800ec10:	486b      	ldr	r0, [pc, #428]	@ (800edc0 <handle_bus_reset+0x1fc>)
 800ec12:	f003 fd62 	bl	80126da <memset>

  _dcd_data.sof_en = false;
 800ec16:	4b6b      	ldr	r3, [pc, #428]	@ (800edc4 <handle_bus_reset+0x200>)
 800ec18:	2200      	movs	r2, #0
 800ec1a:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 800ec1c:	4b69      	ldr	r3, [pc, #420]	@ (800edc4 <handle_bus_reset+0x200>)
 800ec1e:	2200      	movs	r2, #0
 800ec20:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800ec22:	2300      	movs	r3, #0
 800ec24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ec28:	e014      	b.n	800ec54 <handle_bus_reset+0x90>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 800ec2a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ec2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ec30:	3358      	adds	r3, #88	@ 0x58
 800ec32:	015b      	lsls	r3, r3, #5
 800ec34:	4413      	add	r3, r2
 800ec36:	681a      	ldr	r2, [r3, #0]
 800ec38:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ec3c:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800ec40:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ec42:	3358      	adds	r3, #88	@ 0x58
 800ec44:	015b      	lsls	r3, r3, #5
 800ec46:	440b      	add	r3, r1
 800ec48:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800ec4a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ec4e:	3301      	adds	r3, #1
 800ec50:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ec54:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ec58:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ec5c:	429a      	cmp	r2, r3
 800ec5e:	d3e4      	bcc.n	800ec2a <handle_bus_reset+0x66>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800ec60:	2300      	movs	r3, #0
 800ec62:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800ec66:	e019      	b.n	800ec9c <handle_bus_reset+0xd8>
    dwc2_dep_t* dep = &dwc2->epin[n];
 800ec68:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ec6c:	3348      	adds	r3, #72	@ 0x48
 800ec6e:	015b      	lsls	r3, r3, #5
 800ec70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ec72:	4413      	add	r3, r2
 800ec74:	633b      	str	r3, [r7, #48]	@ 0x30
 800ec76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec78:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 800ec7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	0fdb      	lsrs	r3, r3, #31
 800ec80:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d005      	beq.n	800ec92 <handle_bus_reset+0xce>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 800ec86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800ec8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec90:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800ec92:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ec96:	3301      	adds	r3, #1
 800ec98:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800ec9c:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800eca0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eca4:	429a      	cmp	r2, r3
 800eca6:	d3df      	bcc.n	800ec68 <handle_bus_reset+0xa4>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 800eca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecaa:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800ecae:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 800ecb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecb4:	2209      	movs	r2, #9
 800ecb6:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 800ecba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecbc:	2209      	movs	r2, #9
 800ecbe:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 800ecc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecc4:	61fb      	str	r3, [r7, #28]
 800ecc6:	2310      	movs	r3, #16
 800ecc8:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800ecca:	7efb      	ldrb	r3, [r7, #27]
 800eccc:	019b      	lsls	r3, r3, #6
 800ecce:	f043 0220 	orr.w	r2, r3, #32
 800ecd2:	69fb      	ldr	r3, [r7, #28]
 800ecd4:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800ecd6:	bf00      	nop
 800ecd8:	69fb      	ldr	r3, [r7, #28]
 800ecda:	691b      	ldr	r3, [r3, #16]
 800ecdc:	f003 0320 	and.w	r3, r3, #32
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d1f9      	bne.n	800ecd8 <handle_bus_reset+0x114>
}
 800ece4:	bf00      	nop
 800ece6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ece8:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800ecea:	6a3b      	ldr	r3, [r7, #32]
 800ecec:	2210      	movs	r2, #16
 800ecee:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800ecf0:	bf00      	nop
 800ecf2:	6a3b      	ldr	r3, [r7, #32]
 800ecf4:	691b      	ldr	r3, [r3, #16]
 800ecf6:	f003 0310 	and.w	r3, r3, #16
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d1f9      	bne.n	800ecf2 <handle_bus_reset+0x12e>
}
 800ecfe:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 800ed00:	79fb      	ldrb	r3, [r7, #7]
 800ed02:	4618      	mov	r0, r3
 800ed04:	f7ff f84c 	bl	800dda0 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 800ed08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed0a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800ed0e:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 800ed10:	8a3b      	ldrh	r3, [r7, #16]
 800ed12:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800ed16:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 800ed18:	693a      	ldr	r2, [r7, #16]
 800ed1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed1c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 800ed20:	2300      	movs	r3, #0
 800ed22:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 800ed26:	2300      	movs	r3, #0
 800ed28:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800ed2c:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 800ed2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed30:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800ed34:	f023 0203 	bic.w	r2, r3, #3
 800ed38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed3a:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 800ed3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed40:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800ed44:	f023 0203 	bic.w	r2, r3, #3
 800ed48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed4a:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 800ed4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed50:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800ed54:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800ed58:	431a      	orrs	r2, r3
 800ed5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed5c:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 800ed60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed62:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800ed66:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800ed6a:	431a      	orrs	r2, r3
 800ed6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed6e:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800ed72:	4b13      	ldr	r3, [pc, #76]	@ (800edc0 <handle_bus_reset+0x1fc>)
 800ed74:	2240      	movs	r2, #64	@ 0x40
 800ed76:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800ed78:	4b11      	ldr	r3, [pc, #68]	@ (800edc0 <handle_bus_reset+0x1fc>)
 800ed7a:	2240      	movs	r2, #64	@ 0x40
 800ed7c:	835a      	strh	r2, [r3, #26]
 800ed7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed80:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ed86:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800ed88:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d004      	beq.n	800ed98 <handle_bus_reset+0x1d4>
    dma_setup_prepare(rhport);
 800ed8e:	79fb      	ldrb	r3, [r7, #7]
 800ed90:	4618      	mov	r0, r3
 800ed92:	f7fe fed1 	bl	800db38 <dma_setup_prepare>
 800ed96:	e007      	b.n	800eda8 <handle_bus_reset+0x1e4>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800ed98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed9a:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 800ed9e:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800eda2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eda4:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 800eda8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edaa:	699b      	ldr	r3, [r3, #24]
 800edac:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 800edb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edb2:	619a      	str	r2, [r3, #24]
}
 800edb4:	bf00      	nop
 800edb6:	3740      	adds	r7, #64	@ 0x40
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}
 800edbc:	08014b60 	.word	0x08014b60
 800edc0:	200015c8 	.word	0x200015c8
 800edc4:	200016e8 	.word	0x200016e8

0800edc8 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 800edc8:	b580      	push	{r7, lr}
 800edca:	b08a      	sub	sp, #40	@ 0x28
 800edcc:	af00      	add	r7, sp, #0
 800edce:	4603      	mov	r3, r0
 800edd0:	71fb      	strb	r3, [r7, #7]
 800edd2:	79fb      	ldrb	r3, [r7, #7]
 800edd4:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800edd6:	7ffb      	ldrb	r3, [r7, #31]
 800edd8:	2b01      	cmp	r3, #1
 800edda:	d901      	bls.n	800ede0 <handle_enum_done+0x18>
    rhport = 0;
 800eddc:	2300      	movs	r3, #0
 800edde:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ede0:	7ffb      	ldrb	r3, [r7, #31]
 800ede2:	4a1b      	ldr	r2, [pc, #108]	@ (800ee50 <handle_enum_done+0x88>)
 800ede4:	011b      	lsls	r3, r3, #4
 800ede6:	4413      	add	r3, r2
 800ede8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800edea:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800edec:	6a3b      	ldr	r3, [r7, #32]
 800edee:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800edf2:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 800edf4:	7e3b      	ldrb	r3, [r7, #24]
 800edf6:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800edfa:	b2db      	uxtb	r3, r3
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d002      	beq.n	800ee06 <handle_enum_done+0x3e>
 800ee00:	2b02      	cmp	r3, #2
 800ee02:	d004      	beq.n	800ee0e <handle_enum_done+0x46>
 800ee04:	e007      	b.n	800ee16 <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 800ee06:	2302      	movs	r3, #2
 800ee08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800ee0c:	e007      	b.n	800ee1e <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 800ee0e:	2301      	movs	r3, #1
 800ee10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800ee14:	e003      	b.n	800ee1e <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 800ee16:	2300      	movs	r3, #0
 800ee18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800ee1c:	bf00      	nop
 800ee1e:	79fb      	ldrb	r3, [r7, #7]
 800ee20:	77bb      	strb	r3, [r7, #30]
 800ee22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ee26:	777b      	strb	r3, [r7, #29]
 800ee28:	2301      	movs	r3, #1
 800ee2a:	773b      	strb	r3, [r7, #28]
}

// helper to send bus reset event
TU_ATTR_ALWAYS_INLINE static inline  void dcd_event_bus_reset (uint8_t rhport, tusb_speed_t speed, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800ee2c:	7fbb      	ldrb	r3, [r7, #30]
 800ee2e:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 800ee30:	2301      	movs	r3, #1
 800ee32:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 800ee34:	7f7b      	ldrb	r3, [r7, #29]
 800ee36:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 800ee38:	7f3a      	ldrb	r2, [r7, #28]
 800ee3a:	f107 030c 	add.w	r3, r7, #12
 800ee3e:	4611      	mov	r1, r2
 800ee40:	4618      	mov	r0, r3
 800ee42:	f7fd feef 	bl	800cc24 <dcd_event_handler>
}
 800ee46:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 800ee48:	bf00      	nop
 800ee4a:	3728      	adds	r7, #40	@ 0x28
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	bd80      	pop	{r7, pc}
 800ee50:	08014b60 	.word	0x08014b60

0800ee54 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 800ee54:	b580      	push	{r7, lr}
 800ee56:	b08c      	sub	sp, #48	@ 0x30
 800ee58:	af00      	add	r7, sp, #0
 800ee5a:	4603      	mov	r3, r0
 800ee5c:	71fb      	strb	r3, [r7, #7]
 800ee5e:	79fb      	ldrb	r3, [r7, #7]
 800ee60:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ee62:	7cfb      	ldrb	r3, [r7, #19]
 800ee64:	2b01      	cmp	r3, #1
 800ee66:	d901      	bls.n	800ee6c <handle_rxflvl_irq+0x18>
    rhport = 0;
 800ee68:	2300      	movs	r3, #0
 800ee6a:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ee6c:	7cfb      	ldrb	r3, [r7, #19]
 800ee6e:	4a45      	ldr	r2, [pc, #276]	@ (800ef84 <handle_rxflvl_irq+0x130>)
 800ee70:	011b      	lsls	r3, r3, #4
 800ee72:	4413      	add	r3, r2
 800ee74:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ee76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800ee78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ee7e:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 800ee80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee82:	6a1b      	ldr	r3, [r3, #32]
 800ee84:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 800ee86:	7b3b      	ldrb	r3, [r7, #12]
 800ee88:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ee8c:	b2db      	uxtb	r3, r3
 800ee8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 800ee92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ee96:	3358      	adds	r3, #88	@ 0x58
 800ee98:	015b      	lsls	r3, r3, #5
 800ee9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee9c:	4413      	add	r3, r2
 800ee9e:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 800eea0:	7bbb      	ldrb	r3, [r7, #14]
 800eea2:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800eea6:	b2db      	uxtb	r3, r3
 800eea8:	3b01      	subs	r3, #1
 800eeaa:	2b05      	cmp	r3, #5
 800eeac:	d862      	bhi.n	800ef74 <handle_rxflvl_irq+0x120>
 800eeae:	a201      	add	r2, pc, #4	@ (adr r2, 800eeb4 <handle_rxflvl_irq+0x60>)
 800eeb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eeb4:	0800ef75 	.word	0x0800ef75
 800eeb8:	0800eef3 	.word	0x0800eef3
 800eebc:	0800ef75 	.word	0x0800ef75
 800eec0:	0800eee5 	.word	0x0800eee5
 800eec4:	0800ef75 	.word	0x0800ef75
 800eec8:	0800eecd 	.word	0x0800eecd
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 800eecc:	4b2e      	ldr	r3, [pc, #184]	@ (800ef88 <handle_rxflvl_irq+0x134>)
 800eece:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 800eed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eed2:	681a      	ldr	r2, [r3, #0]
 800eed4:	69fb      	ldr	r3, [r7, #28]
 800eed6:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 800eed8:	69fb      	ldr	r3, [r7, #28]
 800eeda:	3304      	adds	r3, #4
 800eedc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eede:	6812      	ldr	r2, [r2, #0]
 800eee0:	601a      	str	r2, [r3, #0]
      break;
 800eee2:	e04a      	b.n	800ef7a <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800eee4:	6a3b      	ldr	r3, [r7, #32]
 800eee6:	691b      	ldr	r3, [r3, #16]
 800eee8:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800eeec:	6a3b      	ldr	r3, [r7, #32]
 800eeee:	611a      	str	r2, [r3, #16]
      break;
 800eef0:	e043      	b.n	800ef7a <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 800eef2:	89bb      	ldrh	r3, [r7, #12]
 800eef4:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800eef8:	b29b      	uxth	r3, r3
 800eefa:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800eefc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ef00:	015b      	lsls	r3, r3, #5
 800ef02:	4a22      	ldr	r2, [pc, #136]	@ (800ef8c <handle_rxflvl_irq+0x138>)
 800ef04:	4413      	add	r3, r2
 800ef06:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 800ef08:	8b7b      	ldrh	r3, [r7, #26]
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d018      	beq.n	800ef40 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 800ef0e:	697b      	ldr	r3, [r7, #20]
 800ef10:	685b      	ldr	r3, [r3, #4]
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d007      	beq.n	800ef26 <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 800ef16:	697b      	ldr	r3, [r7, #20]
 800ef18:	6858      	ldr	r0, [r3, #4]
 800ef1a:	8b7a      	ldrh	r2, [r7, #26]
 800ef1c:	2301      	movs	r3, #1
 800ef1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ef20:	f7fc fb9b 	bl	800b65a <tu_fifo_write_n_access_mode>
 800ef24:	e00c      	b.n	800ef40 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 800ef26:	697b      	ldr	r3, [r7, #20]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	8b7a      	ldrh	r2, [r7, #26]
 800ef2c:	4619      	mov	r1, r3
 800ef2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ef30:	f000 fe74 	bl	800fc1c <dfifo_read_packet>
          xfer->buffer += byte_count;
 800ef34:	697b      	ldr	r3, [r7, #20]
 800ef36:	681a      	ldr	r2, [r3, #0]
 800ef38:	8b7b      	ldrh	r3, [r7, #26]
 800ef3a:	441a      	add	r2, r3
 800ef3c:	697b      	ldr	r3, [r7, #20]
 800ef3e:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 800ef40:	697b      	ldr	r3, [r7, #20]
 800ef42:	895b      	ldrh	r3, [r3, #10]
 800ef44:	8b7a      	ldrh	r2, [r7, #26]
 800ef46:	429a      	cmp	r2, r3
 800ef48:	d216      	bcs.n	800ef78 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 800ef4a:	6a3b      	ldr	r3, [r7, #32]
 800ef4c:	691b      	ldr	r3, [r3, #16]
 800ef4e:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 800ef50:	697b      	ldr	r3, [r7, #20]
 800ef52:	891a      	ldrh	r2, [r3, #8]
 800ef54:	68bb      	ldr	r3, [r7, #8]
 800ef56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ef5a:	b29b      	uxth	r3, r3
 800ef5c:	1ad3      	subs	r3, r2, r3
 800ef5e:	b29a      	uxth	r2, r3
 800ef60:	697b      	ldr	r3, [r7, #20]
 800ef62:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 800ef64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d105      	bne.n	800ef78 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 800ef6c:	4b08      	ldr	r3, [pc, #32]	@ (800ef90 <handle_rxflvl_irq+0x13c>)
 800ef6e:	2200      	movs	r2, #0
 800ef70:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 800ef72:	e001      	b.n	800ef78 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 800ef74:	bf00      	nop
 800ef76:	e000      	b.n	800ef7a <handle_rxflvl_irq+0x126>
      break;
 800ef78:	bf00      	nop
  }
}
 800ef7a:	bf00      	nop
 800ef7c:	3730      	adds	r7, #48	@ 0x30
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	bd80      	pop	{r7, pc}
 800ef82:	bf00      	nop
 800ef84:	08014b60 	.word	0x08014b60
 800ef88:	200016f0 	.word	0x200016f0
 800ef8c:	200015c8 	.word	0x200015c8
 800ef90:	200016e8 	.word	0x200016e8

0800ef94 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 800ef94:	b580      	push	{r7, lr}
 800ef96:	b090      	sub	sp, #64	@ 0x40
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	603a      	str	r2, [r7, #0]
 800ef9e:	71fb      	strb	r3, [r7, #7]
 800efa0:	460b      	mov	r3, r1
 800efa2:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 800efa4:	783b      	ldrb	r3, [r7, #0]
 800efa6:	f003 0308 	and.w	r3, r3, #8
 800efaa:	b2db      	uxtb	r3, r3
 800efac:	2b00      	cmp	r3, #0
 800efae:	d03d      	beq.n	800f02c <handle_epout_slave+0x98>
 800efb0:	79fb      	ldrb	r3, [r7, #7]
 800efb2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800efb6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800efba:	2b01      	cmp	r3, #1
 800efbc:	d902      	bls.n	800efc4 <handle_epout_slave+0x30>
    rhport = 0;
 800efbe:	2300      	movs	r3, #0
 800efc0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800efc4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800efc8:	4a3f      	ldr	r2, [pc, #252]	@ (800f0c8 <handle_epout_slave+0x134>)
 800efca:	011b      	lsls	r3, r3, #4
 800efcc:	4413      	add	r3, r2
 800efce:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 800efd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800efd4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800efd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efd8:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 800efda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	0fdb      	lsrs	r3, r3, #31
 800efe0:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d005      	beq.n	800eff2 <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 800efe6:	79fb      	ldrb	r3, [r7, #7]
 800efe8:	2200      	movs	r2, #0
 800efea:	2180      	movs	r1, #128	@ 0x80
 800efec:	4618      	mov	r0, r3
 800efee:	f7fe ffe3 	bl	800dfb8 <edpt_disable>
 800eff2:	79fb      	ldrb	r3, [r7, #7]
 800eff4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800eff8:	4b34      	ldr	r3, [pc, #208]	@ (800f0cc <handle_epout_slave+0x138>)
 800effa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800effc:	2301      	movs	r3, #1
 800effe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

// helper to send setup received
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_setup_received(uint8_t rhport, uint8_t const * setup, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800f002:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f006:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 800f008:	2306      	movs	r3, #6
 800f00a:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 800f00c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f00e:	f107 0318 	add.w	r3, r7, #24
 800f012:	6810      	ldr	r0, [r2, #0]
 800f014:	6851      	ldr	r1, [r2, #4]
 800f016:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 800f018:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800f01c:	f107 0314 	add.w	r3, r7, #20
 800f020:	4611      	mov	r1, r2
 800f022:	4618      	mov	r0, r3
 800f024:	f7fd fdfe 	bl	800cc24 <dcd_event_handler>
}
 800f028:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 800f02a:	e04a      	b.n	800f0c2 <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 800f02c:	783b      	ldrb	r3, [r7, #0]
 800f02e:	f003 0301 	and.w	r3, r3, #1
 800f032:	b2db      	uxtb	r3, r3
 800f034:	2b00      	cmp	r3, #0
 800f036:	d044      	beq.n	800f0c2 <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 800f038:	783b      	ldrb	r3, [r7, #0]
 800f03a:	f003 0320 	and.w	r3, r3, #32
 800f03e:	b2db      	uxtb	r3, r3
 800f040:	2b00      	cmp	r3, #0
 800f042:	d13e      	bne.n	800f0c2 <handle_epout_slave+0x12e>
 800f044:	787b      	ldrb	r3, [r7, #1]
 800f046:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f04a:	b2db      	uxtb	r3, r3
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d138      	bne.n	800f0c2 <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800f050:	79bb      	ldrb	r3, [r7, #6]
 800f052:	015b      	lsls	r3, r3, #5
 800f054:	4a1e      	ldr	r2, [pc, #120]	@ (800f0d0 <handle_epout_slave+0x13c>)
 800f056:	4413      	add	r3, r2
 800f058:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 800f05a:	79bb      	ldrb	r3, [r7, #6]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d10a      	bne.n	800f076 <handle_epout_slave+0xe2>
 800f060:	4b1c      	ldr	r3, [pc, #112]	@ (800f0d4 <handle_epout_slave+0x140>)
 800f062:	881b      	ldrh	r3, [r3, #0]
 800f064:	2b00      	cmp	r3, #0
 800f066:	d006      	beq.n	800f076 <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 800f068:	79b9      	ldrb	r1, [r7, #6]
 800f06a:	79fb      	ldrb	r3, [r7, #7]
 800f06c:	2200      	movs	r2, #0
 800f06e:	4618      	mov	r0, r3
 800f070:	f7ff f8f8 	bl	800e264 <edpt_schedule_packets>
 800f074:	e025      	b.n	800f0c2 <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800f076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f078:	891b      	ldrh	r3, [r3, #8]
 800f07a:	461a      	mov	r2, r3
 800f07c:	79fb      	ldrb	r3, [r7, #7]
 800f07e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f082:	79bb      	ldrb	r3, [r7, #6]
 800f084:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800f088:	627a      	str	r2, [r7, #36]	@ 0x24
 800f08a:	2300      	movs	r3, #0
 800f08c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f090:	2301      	movs	r3, #1
 800f092:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800f096:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800f09a:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800f09c:	2307      	movs	r3, #7
 800f09e:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800f0a0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800f0a4:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800f0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0a8:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800f0aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f0ae:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800f0b0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800f0b4:	f107 0308 	add.w	r3, r7, #8
 800f0b8:	4611      	mov	r1, r2
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	f7fd fdb2 	bl	800cc24 <dcd_event_handler>
}
 800f0c0:	bf00      	nop
      }
    }
  }
}
 800f0c2:	3740      	adds	r7, #64	@ 0x40
 800f0c4:	46bd      	mov	sp, r7
 800f0c6:	bd80      	pop	{r7, pc}
 800f0c8:	08014b60 	.word	0x08014b60
 800f0cc:	200016f0 	.word	0x200016f0
 800f0d0:	200015c8 	.word	0x200015c8
 800f0d4:	200016e8 	.word	0x200016e8

0800f0d8 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 800f0d8:	b580      	push	{r7, lr}
 800f0da:	b08e      	sub	sp, #56	@ 0x38
 800f0dc:	af00      	add	r7, sp, #0
 800f0de:	4603      	mov	r3, r0
 800f0e0:	603a      	str	r2, [r7, #0]
 800f0e2:	71fb      	strb	r3, [r7, #7]
 800f0e4:	460b      	mov	r3, r1
 800f0e6:	71bb      	strb	r3, [r7, #6]
 800f0e8:	79fb      	ldrb	r3, [r7, #7]
 800f0ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f0ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f0f2:	2b01      	cmp	r3, #1
 800f0f4:	d902      	bls.n	800f0fc <handle_epin_slave+0x24>
    rhport = 0;
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f0fc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f100:	4a42      	ldr	r2, [pc, #264]	@ (800f20c <handle_epin_slave+0x134>)
 800f102:	011b      	lsls	r3, r3, #4
 800f104:	4413      	add	r3, r2
 800f106:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f108:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 800f10a:	79bb      	ldrb	r3, [r7, #6]
 800f10c:	3348      	adds	r3, #72	@ 0x48
 800f10e:	015b      	lsls	r3, r3, #5
 800f110:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f112:	4413      	add	r3, r2
 800f114:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800f116:	79bb      	ldrb	r3, [r7, #6]
 800f118:	015b      	lsls	r3, r3, #5
 800f11a:	3310      	adds	r3, #16
 800f11c:	4a3c      	ldr	r2, [pc, #240]	@ (800f210 <handle_epin_slave+0x138>)
 800f11e:	4413      	add	r3, r2
 800f120:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 800f122:	783b      	ldrb	r3, [r7, #0]
 800f124:	f003 0301 	and.w	r3, r3, #1
 800f128:	b2db      	uxtb	r3, r3
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d037      	beq.n	800f19e <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 800f12e:	79bb      	ldrb	r3, [r7, #6]
 800f130:	2b00      	cmp	r3, #0
 800f132:	d10a      	bne.n	800f14a <handle_epin_slave+0x72>
 800f134:	4b37      	ldr	r3, [pc, #220]	@ (800f214 <handle_epin_slave+0x13c>)
 800f136:	885b      	ldrh	r3, [r3, #2]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d006      	beq.n	800f14a <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 800f13c:	79b9      	ldrb	r1, [r7, #6]
 800f13e:	79fb      	ldrb	r3, [r7, #7]
 800f140:	2201      	movs	r2, #1
 800f142:	4618      	mov	r0, r3
 800f144:	f7ff f88e 	bl	800e264 <edpt_schedule_packets>
 800f148:	e029      	b.n	800f19e <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800f14a:	79bb      	ldrb	r3, [r7, #6]
 800f14c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800f150:	b2d9      	uxtb	r1, r3
 800f152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f154:	891b      	ldrh	r3, [r3, #8]
 800f156:	461a      	mov	r2, r3
 800f158:	79fb      	ldrb	r3, [r7, #7]
 800f15a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f15e:	460b      	mov	r3, r1
 800f160:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800f164:	627a      	str	r2, [r7, #36]	@ 0x24
 800f166:	2300      	movs	r3, #0
 800f168:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f16c:	2301      	movs	r3, #1
 800f16e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800f172:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800f176:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800f178:	2307      	movs	r3, #7
 800f17a:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800f17c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800f180:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800f182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f184:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800f186:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f18a:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800f18c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800f190:	f107 030c 	add.w	r3, r7, #12
 800f194:	4611      	mov	r1, r2
 800f196:	4618      	mov	r0, r3
 800f198:	f7fd fd44 	bl	800cc24 <dcd_event_handler>
}
 800f19c:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 800f19e:	783b      	ldrb	r3, [r7, #0]
 800f1a0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f1a4:	b2db      	uxtb	r3, r3
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d02c      	beq.n	800f204 <handle_epin_slave+0x12c>
 800f1aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1ac:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 800f1b0:	61fb      	str	r3, [r7, #28]
 800f1b2:	79bb      	ldrb	r3, [r7, #6]
 800f1b4:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800f1b6:	7efb      	ldrb	r3, [r7, #27]
 800f1b8:	69fa      	ldr	r2, [r7, #28]
 800f1ba:	fa22 f303 	lsr.w	r3, r2, r3
 800f1be:	f003 0301 	and.w	r3, r3, #1
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	bf14      	ite	ne
 800f1c6:	2301      	movne	r3, #1
 800f1c8:	2300      	moveq	r3, #0
 800f1ca:	b2db      	uxtb	r3, r3
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d019      	beq.n	800f204 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 800f1d0:	79ba      	ldrb	r2, [r7, #6]
 800f1d2:	79fb      	ldrb	r3, [r7, #7]
 800f1d4:	4611      	mov	r1, r2
 800f1d6:	4618      	mov	r0, r3
 800f1d8:	f7fe ffbe 	bl	800e158 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800f1dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1de:	691b      	ldr	r3, [r3, #16]
 800f1e0:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 800f1e2:	68bb      	ldr	r3, [r7, #8]
 800f1e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d10b      	bne.n	800f204 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 800f1ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1ee:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800f1f2:	79bb      	ldrb	r3, [r7, #6]
 800f1f4:	2101      	movs	r1, #1
 800f1f6:	fa01 f303 	lsl.w	r3, r1, r3
 800f1fa:	43db      	mvns	r3, r3
 800f1fc:	401a      	ands	r2, r3
 800f1fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f200:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 800f204:	bf00      	nop
 800f206:	3738      	adds	r7, #56	@ 0x38
 800f208:	46bd      	mov	sp, r7
 800f20a:	bd80      	pop	{r7, pc}
 800f20c:	08014b60 	.word	0x08014b60
 800f210:	200015c8 	.word	0x200015c8
 800f214:	200016e8 	.word	0x200016e8

0800f218 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 800f218:	b580      	push	{r7, lr}
 800f21a:	b090      	sub	sp, #64	@ 0x40
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	4603      	mov	r3, r0
 800f220:	460a      	mov	r2, r1
 800f222:	71fb      	strb	r3, [r7, #7]
 800f224:	4613      	mov	r3, r2
 800f226:	71bb      	strb	r3, [r7, #6]
 800f228:	79fb      	ldrb	r3, [r7, #7]
 800f22a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f22e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f232:	2b01      	cmp	r3, #1
 800f234:	d902      	bls.n	800f23c <handle_ep_irq+0x24>
    rhport = 0;
 800f236:	2300      	movs	r3, #0
 800f238:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f23c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f240:	4a3e      	ldr	r2, [pc, #248]	@ (800f33c <handle_ep_irq+0x124>)
 800f242:	011b      	lsls	r3, r3, #4
 800f244:	4413      	add	r3, r2
 800f246:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f248:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f24a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f24c:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f250:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f252:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800f254:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800f256:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800f25a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f25c:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f25e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f260:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f262:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 800f264:	7c7b      	ldrb	r3, [r7, #17]
 800f266:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800f26a:	b2db      	uxtb	r3, r3
 800f26c:	3301      	adds	r3, #1
 800f26e:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800f270:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 800f274:	79bb      	ldrb	r3, [r7, #6]
 800f276:	2b01      	cmp	r3, #1
 800f278:	d101      	bne.n	800f27e <handle_ep_irq+0x66>
 800f27a:	2300      	movs	r3, #0
 800f27c:	e000      	b.n	800f280 <handle_ep_irq+0x68>
 800f27e:	2310      	movs	r3, #16
 800f280:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 800f284:	79bb      	ldrb	r3, [r7, #6]
 800f286:	2b01      	cmp	r3, #1
 800f288:	bf14      	ite	ne
 800f28a:	2301      	movne	r3, #1
 800f28c:	2300      	moveq	r3, #0
 800f28e:	b2db      	uxtb	r3, r3
 800f290:	025b      	lsls	r3, r3, #9
 800f292:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f296:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f298:	4413      	add	r3, r2
 800f29a:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800f29c:	2300      	movs	r3, #0
 800f29e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800f2a2:	e03f      	b.n	800f324 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 800f2a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2a6:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 800f2aa:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800f2ae:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800f2b2:	440a      	add	r2, r1
 800f2b4:	b2d2      	uxtb	r2, r2
 800f2b6:	61fb      	str	r3, [r7, #28]
 800f2b8:	4613      	mov	r3, r2
 800f2ba:	76fb      	strb	r3, [r7, #27]
 800f2bc:	7efb      	ldrb	r3, [r7, #27]
 800f2be:	69fa      	ldr	r2, [r7, #28]
 800f2c0:	fa22 f303 	lsr.w	r3, r2, r3
 800f2c4:	f003 0301 	and.w	r3, r3, #1
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	bf14      	ite	ne
 800f2cc:	2301      	movne	r3, #1
 800f2ce:	2300      	moveq	r3, #0
 800f2d0:	b2db      	uxtb	r3, r3
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d021      	beq.n	800f31a <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 800f2d6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f2da:	015b      	lsls	r3, r3, #5
 800f2dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f2de:	4413      	add	r3, r2
 800f2e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 800f2e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2e4:	689b      	ldr	r3, [r3, #8]
 800f2e6:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 800f2e8:	68fa      	ldr	r2, [r7, #12]
 800f2ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2ec:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 800f2ee:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d111      	bne.n	800f31a <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 800f2f6:	79bb      	ldrb	r3, [r7, #6]
 800f2f8:	2b01      	cmp	r3, #1
 800f2fa:	d107      	bne.n	800f30c <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 800f2fc:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800f300:	79fb      	ldrb	r3, [r7, #7]
 800f302:	68fa      	ldr	r2, [r7, #12]
 800f304:	4618      	mov	r0, r3
 800f306:	f7ff fee7 	bl	800f0d8 <handle_epin_slave>
 800f30a:	e006      	b.n	800f31a <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 800f30c:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800f310:	79fb      	ldrb	r3, [r7, #7]
 800f312:	68fa      	ldr	r2, [r7, #12]
 800f314:	4618      	mov	r0, r3
 800f316:	f7ff fe3d 	bl	800ef94 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800f31a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f31e:	3301      	adds	r3, #1
 800f320:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800f324:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800f328:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800f32c:	429a      	cmp	r2, r3
 800f32e:	d3b9      	bcc.n	800f2a4 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 800f330:	bf00      	nop
 800f332:	bf00      	nop
 800f334:	3740      	adds	r7, #64	@ 0x40
 800f336:	46bd      	mov	sp, r7
 800f338:	bd80      	pop	{r7, pc}
 800f33a:	bf00      	nop
 800f33c:	08014b60 	.word	0x08014b60

0800f340 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 800f340:	b580      	push	{r7, lr}
 800f342:	b096      	sub	sp, #88	@ 0x58
 800f344:	af00      	add	r7, sp, #0
 800f346:	4603      	mov	r3, r0
 800f348:	71fb      	strb	r3, [r7, #7]
 800f34a:	79fb      	ldrb	r3, [r7, #7]
 800f34c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f350:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f354:	2b01      	cmp	r3, #1
 800f356:	d902      	bls.n	800f35e <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 800f358:	2300      	movs	r3, #0
 800f35a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f35e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f362:	4a64      	ldr	r2, [pc, #400]	@ (800f4f4 <handle_incomplete_iso_in+0x1b4>)
 800f364:	011b      	lsls	r3, r3, #4
 800f366:	4413      	add	r3, r2
 800f368:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 800f36a:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 800f36c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f36e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800f372:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 800f374:	6a3b      	ldr	r3, [r7, #32]
 800f376:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800f37a:	b29b      	uxth	r3, r3
 800f37c:	f003 0301 	and.w	r3, r3, #1
 800f380:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f382:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f384:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f388:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f38a:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 800f38c:	7f7b      	ldrb	r3, [r7, #29]
 800f38e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800f392:	b2db      	uxtb	r3, r3
 800f394:	3301      	adds	r3, #1
 800f396:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800f398:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800f39c:	2300      	movs	r3, #0
 800f39e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800f3a2:	e09a      	b.n	800f4da <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 800f3a4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f3a8:	3348      	adds	r3, #72	@ 0x48
 800f3aa:	015b      	lsls	r3, r3, #5
 800f3ac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f3ae:	4413      	add	r3, r2
 800f3b0:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 800f3b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 800f3b8:	7efb      	ldrb	r3, [r7, #27]
 800f3ba:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f3be:	b2db      	uxtb	r3, r3
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	f000 8085 	beq.w	800f4d0 <handle_incomplete_iso_in+0x190>
 800f3c6:	7ebb      	ldrb	r3, [r7, #26]
 800f3c8:	f003 030c 	and.w	r3, r3, #12
 800f3cc:	b2db      	uxtb	r3, r3
 800f3ce:	2b04      	cmp	r3, #4
 800f3d0:	d17e      	bne.n	800f4d0 <handle_incomplete_iso_in+0x190>
 800f3d2:	7ebb      	ldrb	r3, [r7, #26]
 800f3d4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800f3d8:	b2db      	uxtb	r3, r3
 800f3da:	461a      	mov	r2, r3
 800f3dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f3de:	4293      	cmp	r3, r2
 800f3e0:	d176      	bne.n	800f4d0 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800f3e2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f3e6:	015b      	lsls	r3, r3, #5
 800f3e8:	3310      	adds	r3, #16
 800f3ea:	4a43      	ldr	r2, [pc, #268]	@ (800f4f8 <handle_incomplete_iso_in+0x1b8>)
 800f3ec:	4413      	add	r3, r2
 800f3ee:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 800f3f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f3f2:	7b5b      	ldrb	r3, [r3, #13]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d038      	beq.n	800f46a <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 800f3f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f3fa:	7b5b      	ldrb	r3, [r3, #13]
 800f3fc:	3b01      	subs	r3, #1
 800f3fe:	b2da      	uxtb	r2, r3
 800f400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f402:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 800f404:	2300      	movs	r3, #0
 800f406:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 800f408:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f40a:	891b      	ldrh	r3, [r3, #8]
 800f40c:	461a      	mov	r2, r3
 800f40e:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800f412:	68bb      	ldr	r3, [r7, #8]
 800f414:	f362 0312 	bfi	r3, r2, #0, #19
 800f418:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 800f41a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f41c:	891b      	ldrh	r3, [r3, #8]
 800f41e:	461a      	mov	r2, r3
 800f420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f422:	895b      	ldrh	r3, [r3, #10]
 800f424:	637a      	str	r2, [r7, #52]	@ 0x34
 800f426:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800f428:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f42a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f42c:	4413      	add	r3, r2
 800f42e:	1e5a      	subs	r2, r3, #1
 800f430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f432:	fbb2 f3f3 	udiv	r3, r2, r3
 800f436:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f43a:	b29a      	uxth	r2, r3
 800f43c:	897b      	ldrh	r3, [r7, #10]
 800f43e:	f362 03cc 	bfi	r3, r2, #3, #10
 800f442:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 800f444:	68ba      	ldr	r2, [r7, #8]
 800f446:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f448:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 800f44a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d004      	beq.n	800f45a <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 800f450:	7efb      	ldrb	r3, [r7, #27]
 800f452:	f043 0310 	orr.w	r3, r3, #16
 800f456:	76fb      	strb	r3, [r7, #27]
 800f458:	e003      	b.n	800f462 <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 800f45a:	7efb      	ldrb	r3, [r7, #27]
 800f45c:	f043 0320 	orr.w	r3, r3, #32
 800f460:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 800f462:	69ba      	ldr	r2, [r7, #24]
 800f464:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f466:	601a      	str	r2, [r3, #0]
 800f468:	e032      	b.n	800f4d0 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 800f46a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f46e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800f472:	b2d9      	uxtb	r1, r3
 800f474:	79fb      	ldrb	r3, [r7, #7]
 800f476:	2200      	movs	r2, #0
 800f478:	4618      	mov	r0, r3
 800f47a:	f7fe fd9d 	bl	800dfb8 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 800f47e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f482:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800f486:	b2da      	uxtb	r2, r3
 800f488:	79fb      	ldrb	r3, [r7, #7]
 800f48a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f48e:	4613      	mov	r3, r2
 800f490:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800f494:	2300      	movs	r3, #0
 800f496:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f498:	2301      	movs	r3, #1
 800f49a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f49e:	2301      	movs	r3, #1
 800f4a0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 800f4a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f4a8:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800f4aa:	2307      	movs	r3, #7
 800f4ac:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800f4ae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f4b2:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800f4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4b6:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800f4b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f4bc:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800f4be:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800f4c2:	f107 030c 	add.w	r3, r7, #12
 800f4c6:	4611      	mov	r1, r2
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	f7fd fbab 	bl	800cc24 <dcd_event_handler>
}
 800f4ce:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800f4d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f4d4:	3301      	adds	r3, #1
 800f4d6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800f4da:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800f4de:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800f4e2:	429a      	cmp	r2, r3
 800f4e4:	f4ff af5e 	bcc.w	800f3a4 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 800f4e8:	bf00      	nop
 800f4ea:	bf00      	nop
 800f4ec:	3758      	adds	r7, #88	@ 0x58
 800f4ee:	46bd      	mov	sp, r7
 800f4f0:	bd80      	pop	{r7, pc}
 800f4f2:	bf00      	nop
 800f4f4:	08014b60 	.word	0x08014b60
 800f4f8:	200015c8 	.word	0x200015c8

0800f4fc <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 800f4fc:	b580      	push	{r7, lr}
 800f4fe:	b098      	sub	sp, #96	@ 0x60
 800f500:	af00      	add	r7, sp, #0
 800f502:	4603      	mov	r3, r0
 800f504:	71fb      	strb	r3, [r7, #7]
 800f506:	79fb      	ldrb	r3, [r7, #7]
 800f508:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f50c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800f510:	2b01      	cmp	r3, #1
 800f512:	d902      	bls.n	800f51a <dcd_int_handler+0x1e>
    rhport = 0;
 800f514:	2300      	movs	r3, #0
 800f516:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f51a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800f51e:	4a94      	ldr	r2, [pc, #592]	@ (800f770 <dcd_int_handler+0x274>)
 800f520:	011b      	lsls	r3, r3, #4
 800f522:	4413      	add	r3, r2
 800f524:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f526:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 800f528:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f52a:	699b      	ldr	r3, [r3, #24]
 800f52c:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 800f52e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f530:	695b      	ldr	r3, [r3, #20]
 800f532:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f534:	4013      	ands	r3, r2
 800f536:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 800f538:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f53a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d00d      	beq.n	800f55e <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 800f542:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f544:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800f548:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 800f54a:	2001      	movs	r0, #1
 800f54c:	f7fd fe28 	bl	800d1a0 <usbd_spin_lock>
    handle_bus_reset(rhport);
 800f550:	79fb      	ldrb	r3, [r7, #7]
 800f552:	4618      	mov	r0, r3
 800f554:	f7ff fb36 	bl	800ebc4 <handle_bus_reset>
    usbd_spin_unlock(true);
 800f558:	2001      	movs	r0, #1
 800f55a:	f7fd fe45 	bl	800d1e8 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 800f55e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f560:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f564:	2b00      	cmp	r3, #0
 800f566:	d011      	beq.n	800f58c <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 800f568:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f56a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800f56e:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 800f570:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f572:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f576:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800f578:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f57a:	699b      	ldr	r3, [r3, #24]
 800f57c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800f580:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f582:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 800f584:	79fb      	ldrb	r3, [r7, #7]
 800f586:	4618      	mov	r0, r3
 800f588:	f7ff fc1e 	bl	800edc8 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 800f58c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f58e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f592:	2b00      	cmp	r3, #0
 800f594:	d023      	beq.n	800f5de <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 800f596:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f598:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f59c:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 800f59e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f5a0:	699b      	ldr	r3, [r3, #24]
 800f5a2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f5a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f5a8:	619a      	str	r2, [r3, #24]
 800f5aa:	79fb      	ldrb	r3, [r7, #7]
 800f5ac:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800f5b0:	2304      	movs	r3, #4
 800f5b2:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800f5b6:	2301      	movs	r3, #1
 800f5b8:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 800f5bc:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800f5c0:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 800f5c4:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800f5c8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 800f5cc:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 800f5d0:	f107 0320 	add.w	r3, r7, #32
 800f5d4:	4611      	mov	r1, r2
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	f7fd fb24 	bl	800cc24 <dcd_event_handler>
}
 800f5dc:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 800f5de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	da23      	bge.n	800f62c <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 800f5e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f5e6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f5ea:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800f5ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f5ee:	699b      	ldr	r3, [r3, #24]
 800f5f0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800f5f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f5f6:	619a      	str	r2, [r3, #24]
 800f5f8:	79fb      	ldrb	r3, [r7, #7]
 800f5fa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800f5fe:	2305      	movs	r3, #5
 800f600:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800f604:	2301      	movs	r3, #1
 800f606:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 800f60a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800f60e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 800f612:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800f616:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 800f61a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800f61e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800f622:	4611      	mov	r1, r2
 800f624:	4618      	mov	r0, r3
 800f626:	f7fd fafd 	bl	800cc24 <dcd_event_handler>
}
 800f62a:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 800f62c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f62e:	f003 0304 	and.w	r3, r3, #4
 800f632:	2b00      	cmp	r3, #0
 800f634:	d022      	beq.n	800f67c <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 800f636:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f638:	685b      	ldr	r3, [r3, #4]
 800f63a:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 800f63c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f63e:	f003 0304 	and.w	r3, r3, #4
 800f642:	2b00      	cmp	r3, #0
 800f644:	d017      	beq.n	800f676 <dcd_int_handler+0x17a>
 800f646:	79fb      	ldrb	r3, [r7, #7]
 800f648:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800f64c:	2302      	movs	r3, #2
 800f64e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f652:	2301      	movs	r3, #1
 800f654:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 800f658:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800f65c:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 800f65e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f662:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 800f664:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800f668:	f107 0314 	add.w	r3, r7, #20
 800f66c:	4611      	mov	r1, r2
 800f66e:	4618      	mov	r0, r3
 800f670:	f7fd fad8 	bl	800cc24 <dcd_event_handler>
}
 800f674:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 800f676:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f678:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f67a:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 800f67c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f67e:	f003 0308 	and.w	r3, r3, #8
 800f682:	2b00      	cmp	r3, #0
 800f684:	d034      	beq.n	800f6f0 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 800f686:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f688:	2208      	movs	r2, #8
 800f68a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800f68c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f68e:	699b      	ldr	r3, [r3, #24]
 800f690:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800f694:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f696:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 800f698:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f69a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800f69e:	0a1b      	lsrs	r3, r3, #8
 800f6a0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800f6a4:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 800f6a6:	4b33      	ldr	r3, [pc, #204]	@ (800f774 <dcd_int_handler+0x278>)
 800f6a8:	79db      	ldrb	r3, [r3, #7]
 800f6aa:	f083 0301 	eor.w	r3, r3, #1
 800f6ae:	b2db      	uxtb	r3, r3
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d005      	beq.n	800f6c0 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 800f6b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f6b6:	699b      	ldr	r3, [r3, #24]
 800f6b8:	f023 0208 	bic.w	r2, r3, #8
 800f6bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f6be:	619a      	str	r2, [r3, #24]
 800f6c0:	79fb      	ldrb	r3, [r7, #7]
 800f6c2:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800f6c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f6ca:	2301      	movs	r3, #1
 800f6cc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800f6d0:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800f6d4:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 800f6d6:	2303      	movs	r3, #3
 800f6d8:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 800f6da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6dc:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 800f6de:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800f6e2:	f107 0308 	add.w	r3, r7, #8
 800f6e6:	4611      	mov	r1, r2
 800f6e8:	4618      	mov	r0, r3
 800f6ea:	f7fd fa9b 	bl	800cc24 <dcd_event_handler>
}
 800f6ee:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 800f6f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f6f2:	f003 0310 	and.w	r3, r3, #16
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d015      	beq.n	800f726 <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 800f6fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f6fc:	699b      	ldr	r3, [r3, #24]
 800f6fe:	f023 0210 	bic.w	r2, r3, #16
 800f702:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f704:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 800f706:	79fb      	ldrb	r3, [r7, #7]
 800f708:	4618      	mov	r0, r3
 800f70a:	f7ff fba3 	bl	800ee54 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 800f70e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f710:	695b      	ldr	r3, [r3, #20]
 800f712:	f003 0310 	and.w	r3, r3, #16
 800f716:	2b00      	cmp	r3, #0
 800f718:	d1f5      	bne.n	800f706 <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 800f71a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f71c:	699b      	ldr	r3, [r3, #24]
 800f71e:	f043 0210 	orr.w	r2, r3, #16
 800f722:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f724:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 800f726:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f728:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d004      	beq.n	800f73a <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 800f730:	79fb      	ldrb	r3, [r7, #7]
 800f732:	2100      	movs	r1, #0
 800f734:	4618      	mov	r0, r3
 800f736:	f7ff fd6f 	bl	800f218 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 800f73a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f73c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800f740:	2b00      	cmp	r3, #0
 800f742:	d004      	beq.n	800f74e <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 800f744:	79fb      	ldrb	r3, [r7, #7]
 800f746:	2101      	movs	r1, #1
 800f748:	4618      	mov	r0, r3
 800f74a:	f7ff fd65 	bl	800f218 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 800f74e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f750:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f754:	2b00      	cmp	r3, #0
 800f756:	d007      	beq.n	800f768 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 800f758:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f75a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f75e:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 800f760:	79fb      	ldrb	r3, [r7, #7]
 800f762:	4618      	mov	r0, r3
 800f764:	f7ff fdec 	bl	800f340 <handle_incomplete_iso_in>
  }
}
 800f768:	bf00      	nop
 800f76a:	3760      	adds	r7, #96	@ 0x60
 800f76c:	46bd      	mov	sp, r7
 800f76e:	bd80      	pop	{r7, pc}
 800f770:	08014b60 	.word	0x08014b60
 800f774:	200016e8 	.word	0x200016e8

0800f778 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800f778:	b480      	push	{r7}
 800f77a:	b083      	sub	sp, #12
 800f77c:	af00      	add	r7, sp, #0
 800f77e:	6078      	str	r0, [r7, #4]
 800f780:	460b      	mov	r3, r1
 800f782:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800f784:	78fb      	ldrb	r3, [r7, #3]
 800f786:	2b00      	cmp	r3, #0
 800f788:	d110      	bne.n	800f7ac <dwc2_phy_init+0x34>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f78e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	639a      	str	r2, [r3, #56]	@ 0x38
      RCC->AHB1LPENR &= ~RCC_AHB1LPENR_USB1OTGHSULPILPEN;
    }
    #endif

    #if defined(USB_OTG_HS_PERIPH_BASE) && defined(RCC_AHB1LPENR_OTGHSULPILPEN)
    if ( USB_OTG_HS_PERIPH_BASE == (uint32_t) dwc2 ) {
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	4a0a      	ldr	r2, [pc, #40]	@ (800f7c4 <dwc2_phy_init+0x4c>)
 800f79a:	4293      	cmp	r3, r2
 800f79c:	d10c      	bne.n	800f7b8 <dwc2_phy_init+0x40>
      RCC->AHB1LPENR &= ~RCC_AHB1LPENR_OTGHSULPILPEN;
 800f79e:	4b0a      	ldr	r3, [pc, #40]	@ (800f7c8 <dwc2_phy_init+0x50>)
 800f7a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7a2:	4a09      	ldr	r2, [pc, #36]	@ (800f7c8 <dwc2_phy_init+0x50>)
 800f7a4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f7a8:	6513      	str	r3, [r2, #80]	@ 0x50
      #else

      #endif
    }
  }
}
 800f7aa:	e005      	b.n	800f7b8 <dwc2_phy_init+0x40>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7b0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800f7b8:	bf00      	nop
 800f7ba:	370c      	adds	r7, #12
 800f7bc:	46bd      	mov	sp, r7
 800f7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7c2:	4770      	bx	lr
 800f7c4:	40040000 	.word	0x40040000
 800f7c8:	40023800 	.word	0x40023800

0800f7cc <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800f7cc:	b480      	push	{r7}
 800f7ce:	b085      	sub	sp, #20
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
 800f7d4:	460b      	mov	r3, r1
 800f7d6:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800f7d8:	78fb      	ldrb	r3, [r7, #3]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d152      	bne.n	800f884 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 800f7de:	4b2c      	ldr	r3, [pc, #176]	@ (800f890 <dwc2_phy_update+0xc4>)
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	4a2c      	ldr	r2, [pc, #176]	@ (800f894 <dwc2_phy_update+0xc8>)
 800f7e4:	4293      	cmp	r3, r2
 800f7e6:	d302      	bcc.n	800f7ee <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 800f7e8:	2306      	movs	r3, #6
 800f7ea:	60fb      	str	r3, [r7, #12]
 800f7ec:	e041      	b.n	800f872 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 800f7ee:	4b28      	ldr	r3, [pc, #160]	@ (800f890 <dwc2_phy_update+0xc4>)
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	4a29      	ldr	r2, [pc, #164]	@ (800f898 <dwc2_phy_update+0xcc>)
 800f7f4:	4293      	cmp	r3, r2
 800f7f6:	d902      	bls.n	800f7fe <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 800f7f8:	2307      	movs	r3, #7
 800f7fa:	60fb      	str	r3, [r7, #12]
 800f7fc:	e039      	b.n	800f872 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 800f7fe:	4b24      	ldr	r3, [pc, #144]	@ (800f890 <dwc2_phy_update+0xc4>)
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	4a26      	ldr	r2, [pc, #152]	@ (800f89c <dwc2_phy_update+0xd0>)
 800f804:	4293      	cmp	r3, r2
 800f806:	d302      	bcc.n	800f80e <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 800f808:	2308      	movs	r3, #8
 800f80a:	60fb      	str	r3, [r7, #12]
 800f80c:	e031      	b.n	800f872 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 800f80e:	4b20      	ldr	r3, [pc, #128]	@ (800f890 <dwc2_phy_update+0xc4>)
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	4a23      	ldr	r2, [pc, #140]	@ (800f8a0 <dwc2_phy_update+0xd4>)
 800f814:	4293      	cmp	r3, r2
 800f816:	d902      	bls.n	800f81e <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 800f818:	2309      	movs	r3, #9
 800f81a:	60fb      	str	r3, [r7, #12]
 800f81c:	e029      	b.n	800f872 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 800f81e:	4b1c      	ldr	r3, [pc, #112]	@ (800f890 <dwc2_phy_update+0xc4>)
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	4a20      	ldr	r2, [pc, #128]	@ (800f8a4 <dwc2_phy_update+0xd8>)
 800f824:	4293      	cmp	r3, r2
 800f826:	d902      	bls.n	800f82e <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 800f828:	230a      	movs	r3, #10
 800f82a:	60fb      	str	r3, [r7, #12]
 800f82c:	e021      	b.n	800f872 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 800f82e:	4b18      	ldr	r3, [pc, #96]	@ (800f890 <dwc2_phy_update+0xc4>)
 800f830:	681b      	ldr	r3, [r3, #0]
 800f832:	4a1d      	ldr	r2, [pc, #116]	@ (800f8a8 <dwc2_phy_update+0xdc>)
 800f834:	4293      	cmp	r3, r2
 800f836:	d902      	bls.n	800f83e <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 800f838:	230b      	movs	r3, #11
 800f83a:	60fb      	str	r3, [r7, #12]
 800f83c:	e019      	b.n	800f872 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 800f83e:	4b14      	ldr	r3, [pc, #80]	@ (800f890 <dwc2_phy_update+0xc4>)
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	4a1a      	ldr	r2, [pc, #104]	@ (800f8ac <dwc2_phy_update+0xe0>)
 800f844:	4293      	cmp	r3, r2
 800f846:	d302      	bcc.n	800f84e <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 800f848:	230c      	movs	r3, #12
 800f84a:	60fb      	str	r3, [r7, #12]
 800f84c:	e011      	b.n	800f872 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 800f84e:	4b10      	ldr	r3, [pc, #64]	@ (800f890 <dwc2_phy_update+0xc4>)
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	4a17      	ldr	r2, [pc, #92]	@ (800f8b0 <dwc2_phy_update+0xe4>)
 800f854:	4293      	cmp	r3, r2
 800f856:	d302      	bcc.n	800f85e <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 800f858:	230d      	movs	r3, #13
 800f85a:	60fb      	str	r3, [r7, #12]
 800f85c:	e009      	b.n	800f872 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 800f85e:	4b0c      	ldr	r3, [pc, #48]	@ (800f890 <dwc2_phy_update+0xc4>)
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	4a14      	ldr	r2, [pc, #80]	@ (800f8b4 <dwc2_phy_update+0xe8>)
 800f864:	4293      	cmp	r3, r2
 800f866:	d302      	bcc.n	800f86e <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 800f868:	230e      	movs	r3, #14
 800f86a:	60fb      	str	r3, [r7, #12]
 800f86c:	e001      	b.n	800f872 <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 800f86e:	230f      	movs	r3, #15
 800f870:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	68db      	ldr	r3, [r3, #12]
 800f876:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	029b      	lsls	r3, r3, #10
 800f87e:	431a      	orrs	r2, r3
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	60da      	str	r2, [r3, #12]
  }
}
 800f884:	bf00      	nop
 800f886:	3714      	adds	r7, #20
 800f888:	46bd      	mov	sp, r7
 800f88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f88e:	4770      	bx	lr
 800f890:	20000000 	.word	0x20000000
 800f894:	01e84800 	.word	0x01e84800
 800f898:	01a39ddf 	.word	0x01a39ddf
 800f89c:	016e3600 	.word	0x016e3600
 800f8a0:	014ca43f 	.word	0x014ca43f
 800f8a4:	01312cff 	.word	0x01312cff
 800f8a8:	011a499f 	.word	0x011a499f
 800f8ac:	01067380 	.word	0x01067380
 800f8b0:	00f42400 	.word	0x00f42400
 800f8b4:	00e4e1c0 	.word	0x00e4e1c0

0800f8b8 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 800f8b8:	b480      	push	{r7}
 800f8ba:	b085      	sub	sp, #20
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 800f8c0:	bf00      	nop
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	691b      	ldr	r3, [r3, #16]
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	dafb      	bge.n	800f8c2 <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f8ce:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	691b      	ldr	r3, [r3, #16]
 800f8d4:	f043 0201 	orr.w	r2, r3, #1
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	b29b      	uxth	r3, r3
 800f8e0:	f244 2209 	movw	r2, #16905	@ 0x4209
 800f8e4:	4293      	cmp	r3, r2
 800f8e6:	d807      	bhi.n	800f8f8 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 800f8e8:	bf00      	nop
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	691b      	ldr	r3, [r3, #16]
 800f8ee:	f003 0301 	and.w	r3, r3, #1
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d1f9      	bne.n	800f8ea <reset_core+0x32>
 800f8f6:	e010      	b.n	800f91a <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 800f8f8:	bf00      	nop
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	691b      	ldr	r3, [r3, #16]
 800f8fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f902:	2b00      	cmp	r3, #0
 800f904:	d0f9      	beq.n	800f8fa <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	691b      	ldr	r3, [r3, #16]
 800f90a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f90e:	f023 0301 	bic.w	r3, r3, #1
 800f912:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 800f91a:	bf00      	nop
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	691b      	ldr	r3, [r3, #16]
 800f920:	2b00      	cmp	r3, #0
 800f922:	dafb      	bge.n	800f91c <reset_core+0x64>
}
 800f924:	bf00      	nop
 800f926:	bf00      	nop
 800f928:	3714      	adds	r7, #20
 800f92a:	46bd      	mov	sp, r7
 800f92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f930:	4770      	bx	lr

0800f932 <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 800f932:	b580      	push	{r7, lr}
 800f934:	b084      	sub	sp, #16
 800f936:	af00      	add	r7, sp, #0
 800f938:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	68db      	ldr	r3, [r3, #12]
 800f93e:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f946:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	68fa      	ldr	r2, [r7, #12]
 800f94c:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800f94e:	2100      	movs	r1, #0
 800f950:	6878      	ldr	r0, [r7, #4]
 800f952:	f7ff ff11 	bl	800f778 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800f956:	6878      	ldr	r0, [r7, #4]
 800f958:	f7ff ffae 	bl	800f8b8 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800f962:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800f96a:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	68fa      	ldr	r2, [r7, #12]
 800f970:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800f972:	2100      	movs	r1, #0
 800f974:	6878      	ldr	r0, [r7, #4]
 800f976:	f7ff ff29 	bl	800f7cc <dwc2_phy_update>
}
 800f97a:	bf00      	nop
 800f97c:	3710      	adds	r7, #16
 800f97e:	46bd      	mov	sp, r7
 800f980:	bd80      	pop	{r7, pc}

0800f982 <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 800f982:	b580      	push	{r7, lr}
 800f984:	b086      	sub	sp, #24
 800f986:	af00      	add	r7, sp, #0
 800f988:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	68db      	ldr	r3, [r3, #12]
 800f98e:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f994:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f99a:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 800f99c:	7a7b      	ldrb	r3, [r7, #9]
 800f99e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f9a2:	b2db      	uxtb	r3, r3
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d002      	beq.n	800f9ae <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 800f9a8:	2310      	movs	r3, #16
 800f9aa:	74fb      	strb	r3, [r7, #19]
 800f9ac:	e001      	b.n	800f9b2 <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 800f9ae:	2308      	movs	r3, #8
 800f9b0:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 800f9b2:	697b      	ldr	r3, [r7, #20]
 800f9b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f9b8:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800f9ba:	7b3b      	ldrb	r3, [r7, #12]
 800f9bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f9c0:	b2db      	uxtb	r3, r3
 800f9c2:	2b80      	cmp	r3, #128	@ 0x80
 800f9c4:	d114      	bne.n	800f9f0 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 800f9c6:	697b      	ldr	r3, [r7, #20]
 800f9c8:	f043 0310 	orr.w	r3, r3, #16
 800f9cc:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 800f9ce:	697b      	ldr	r3, [r7, #20]
 800f9d0:	f023 0308 	bic.w	r3, r3, #8
 800f9d4:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 800f9d6:	697b      	ldr	r3, [r7, #20]
 800f9d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f9dc:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 800f9de:	697b      	ldr	r3, [r7, #20]
 800f9e0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800f9e4:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 800f9e6:	697b      	ldr	r3, [r7, #20]
 800f9e8:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 800f9ec:	617b      	str	r3, [r7, #20]
 800f9ee:	e00f      	b.n	800fa10 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 800f9f0:	697b      	ldr	r3, [r7, #20]
 800f9f2:	f023 0310 	bic.w	r3, r3, #16
 800f9f6:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 800f9f8:	7cfb      	ldrb	r3, [r7, #19]
 800f9fa:	2b10      	cmp	r3, #16
 800f9fc:	d104      	bne.n	800fa08 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 800f9fe:	697b      	ldr	r3, [r7, #20]
 800fa00:	f043 0308 	orr.w	r3, r3, #8
 800fa04:	617b      	str	r3, [r7, #20]
 800fa06:	e003      	b.n	800fa10 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 800fa08:	697b      	ldr	r3, [r7, #20]
 800fa0a:	f023 0308 	bic.w	r3, r3, #8
 800fa0e:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	697a      	ldr	r2, [r7, #20]
 800fa14:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 800fa16:	7b3b      	ldrb	r3, [r7, #12]
 800fa18:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800fa1c:	b2db      	uxtb	r3, r3
 800fa1e:	4619      	mov	r1, r3
 800fa20:	6878      	ldr	r0, [r7, #4]
 800fa22:	f7ff fea9 	bl	800f778 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800fa26:	6878      	ldr	r0, [r7, #4]
 800fa28:	f7ff ff46 	bl	800f8b8 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800fa2c:	697b      	ldr	r3, [r7, #20]
 800fa2e:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800fa32:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 800fa34:	7cfb      	ldrb	r3, [r7, #19]
 800fa36:	2b10      	cmp	r3, #16
 800fa38:	d102      	bne.n	800fa40 <phy_hs_init+0xbe>
 800fa3a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800fa3e:	e001      	b.n	800fa44 <phy_hs_init+0xc2>
 800fa40:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800fa44:	697a      	ldr	r2, [r7, #20]
 800fa46:	4313      	orrs	r3, r2
 800fa48:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	697a      	ldr	r2, [r7, #20]
 800fa4e:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 800fa50:	7b3b      	ldrb	r3, [r7, #12]
 800fa52:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800fa56:	b2db      	uxtb	r3, r3
 800fa58:	4619      	mov	r1, r3
 800fa5a:	6878      	ldr	r0, [r7, #4]
 800fa5c:	f7ff feb6 	bl	800f7cc <dwc2_phy_update>
}
 800fa60:	bf00      	nop
 800fa62:	3718      	adds	r7, #24
 800fa64:	46bd      	mov	sp, r7
 800fa66:	bd80      	pop	{r7, pc}

0800fa68 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 800fa68:	b480      	push	{r7}
 800fa6a:	b085      	sub	sp, #20
 800fa6c:	af00      	add	r7, sp, #0
 800fa6e:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa74:	0c1b      	lsrs	r3, r3, #16
 800fa76:	041b      	lsls	r3, r3, #16
 800fa78:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	4a0e      	ldr	r2, [pc, #56]	@ (800fab8 <check_dwc2+0x50>)
 800fa7e:	4293      	cmp	r3, r2
 800fa80:	d012      	beq.n	800faa8 <check_dwc2+0x40>
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	4a0d      	ldr	r2, [pc, #52]	@ (800fabc <check_dwc2+0x54>)
 800fa86:	4293      	cmp	r3, r2
 800fa88:	d00e      	beq.n	800faa8 <check_dwc2+0x40>
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	4a0c      	ldr	r2, [pc, #48]	@ (800fac0 <check_dwc2+0x58>)
 800fa8e:	4293      	cmp	r3, r2
 800fa90:	d00a      	beq.n	800faa8 <check_dwc2+0x40>
 800fa92:	4b0c      	ldr	r3, [pc, #48]	@ (800fac4 <check_dwc2+0x5c>)
 800fa94:	60bb      	str	r3, [r7, #8]
 800fa96:	68bb      	ldr	r3, [r7, #8]
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	f003 0301 	and.w	r3, r3, #1
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d000      	beq.n	800faa4 <check_dwc2+0x3c>
 800faa2:	be00      	bkpt	0x0000
 800faa4:	2300      	movs	r3, #0
 800faa6:	e000      	b.n	800faaa <check_dwc2+0x42>
#endif

  return true;
 800faa8:	2301      	movs	r3, #1
}
 800faaa:	4618      	mov	r0, r3
 800faac:	3714      	adds	r7, #20
 800faae:	46bd      	mov	sp, r7
 800fab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab4:	4770      	bx	lr
 800fab6:	bf00      	nop
 800fab8:	4f540000 	.word	0x4f540000
 800fabc:	55310000 	.word	0x55310000
 800fac0:	55320000 	.word	0x55320000
 800fac4:	e000edf0 	.word	0xe000edf0

0800fac8 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 800fac8:	b480      	push	{r7}
 800faca:	b085      	sub	sp, #20
 800facc:	af00      	add	r7, sp, #0
 800face:	6078      	str	r0, [r7, #4]
 800fad0:	460b      	mov	r3, r1
 800fad2:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 800fad4:	78fb      	ldrb	r3, [r7, #3]
 800fad6:	2b01      	cmp	r3, #1
 800fad8:	d101      	bne.n	800fade <dwc2_core_is_highspeed+0x16>
    return false;
 800fada:	2300      	movs	r3, #0
 800fadc:	e00b      	b.n	800faf6 <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fae2:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 800fae4:	7b3b      	ldrb	r3, [r7, #12]
 800fae6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800faea:	b2db      	uxtb	r3, r3
 800faec:	2b00      	cmp	r3, #0
 800faee:	bf14      	ite	ne
 800faf0:	2301      	movne	r3, #1
 800faf2:	2300      	moveq	r3, #0
 800faf4:	b2db      	uxtb	r3, r3
}
 800faf6:	4618      	mov	r0, r3
 800faf8:	3714      	adds	r7, #20
 800fafa:	46bd      	mov	sp, r7
 800fafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb00:	4770      	bx	lr
	...

0800fb04 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 800fb04:	b580      	push	{r7, lr}
 800fb06:	b088      	sub	sp, #32
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	4603      	mov	r3, r0
 800fb0c:	71fb      	strb	r3, [r7, #7]
 800fb0e:	460b      	mov	r3, r1
 800fb10:	71bb      	strb	r3, [r7, #6]
 800fb12:	4613      	mov	r3, r2
 800fb14:	717b      	strb	r3, [r7, #5]
 800fb16:	79fb      	ldrb	r3, [r7, #7]
 800fb18:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fb1a:	7dfb      	ldrb	r3, [r7, #23]
 800fb1c:	2b01      	cmp	r3, #1
 800fb1e:	d901      	bls.n	800fb24 <dwc2_core_init+0x20>
    rhport = 0;
 800fb20:	2300      	movs	r3, #0
 800fb22:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fb24:	7dfb      	ldrb	r3, [r7, #23]
 800fb26:	4a3b      	ldr	r2, [pc, #236]	@ (800fc14 <dwc2_core_init+0x110>)
 800fb28:	011b      	lsls	r3, r3, #4
 800fb2a:	4413      	add	r3, r2
 800fb2c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fb2e:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 800fb30:	69f8      	ldr	r0, [r7, #28]
 800fb32:	f7ff ff99 	bl	800fa68 <check_dwc2>
 800fb36:	4603      	mov	r3, r0
 800fb38:	f083 0301 	eor.w	r3, r3, #1
 800fb3c:	b2db      	uxtb	r3, r3
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d00a      	beq.n	800fb58 <dwc2_core_init+0x54>
 800fb42:	4b35      	ldr	r3, [pc, #212]	@ (800fc18 <dwc2_core_init+0x114>)
 800fb44:	61bb      	str	r3, [r7, #24]
 800fb46:	69bb      	ldr	r3, [r7, #24]
 800fb48:	681b      	ldr	r3, [r3, #0]
 800fb4a:	f003 0301 	and.w	r3, r3, #1
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d000      	beq.n	800fb54 <dwc2_core_init+0x50>
 800fb52:	be00      	bkpt	0x0000
 800fb54:	2300      	movs	r3, #0
 800fb56:	e058      	b.n	800fc0a <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 800fb58:	69fb      	ldr	r3, [r7, #28]
 800fb5a:	689b      	ldr	r3, [r3, #8]
 800fb5c:	f023 0201 	bic.w	r2, r3, #1
 800fb60:	69fb      	ldr	r3, [r7, #28]
 800fb62:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 800fb64:	79bb      	ldrb	r3, [r7, #6]
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d003      	beq.n	800fb72 <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 800fb6a:	69f8      	ldr	r0, [r7, #28]
 800fb6c:	f7ff ff09 	bl	800f982 <phy_hs_init>
 800fb70:	e002      	b.n	800fb78 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 800fb72:	69f8      	ldr	r0, [r7, #28]
 800fb74:	f7ff fedd 	bl	800f932 <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 800fb78:	69fb      	ldr	r3, [r7, #28]
 800fb7a:	68db      	ldr	r3, [r3, #12]
 800fb7c:	f043 0207 	orr.w	r2, r3, #7
 800fb80:	69fb      	ldr	r3, [r7, #28]
 800fb82:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 800fb84:	69fb      	ldr	r3, [r7, #28]
 800fb86:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800fb8a:	f023 020f 	bic.w	r2, r3, #15
 800fb8e:	69fb      	ldr	r3, [r7, #28]
 800fb90:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 800fb94:	69fb      	ldr	r3, [r7, #28]
 800fb96:	60fb      	str	r3, [r7, #12]
 800fb98:	2310      	movs	r3, #16
 800fb9a:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800fb9c:	7afb      	ldrb	r3, [r7, #11]
 800fb9e:	019b      	lsls	r3, r3, #6
 800fba0:	f043 0220 	orr.w	r2, r3, #32
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800fba8:	bf00      	nop
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	691b      	ldr	r3, [r3, #16]
 800fbae:	f003 0320 	and.w	r3, r3, #32
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d1f9      	bne.n	800fbaa <dwc2_core_init+0xa6>
}
 800fbb6:	bf00      	nop
 800fbb8:	69fb      	ldr	r3, [r7, #28]
 800fbba:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800fbbc:	693b      	ldr	r3, [r7, #16]
 800fbbe:	2210      	movs	r2, #16
 800fbc0:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800fbc2:	bf00      	nop
 800fbc4:	693b      	ldr	r3, [r7, #16]
 800fbc6:	691b      	ldr	r3, [r3, #16]
 800fbc8:	f003 0310 	and.w	r3, r3, #16
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d1f9      	bne.n	800fbc4 <dwc2_core_init+0xc0>
}
 800fbd0:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 800fbd2:	69fb      	ldr	r3, [r7, #28]
 800fbd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800fbd8:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 800fbda:	69fb      	ldr	r3, [r7, #28]
 800fbdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800fbe0:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 800fbe2:	69fb      	ldr	r3, [r7, #28]
 800fbe4:	2200      	movs	r2, #0
 800fbe6:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 800fbe8:	797b      	ldrb	r3, [r7, #5]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d006      	beq.n	800fbfc <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 800fbee:	69fb      	ldr	r3, [r7, #28]
 800fbf0:	689b      	ldr	r3, [r3, #8]
 800fbf2:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 800fbf6:	69fb      	ldr	r3, [r7, #28]
 800fbf8:	609a      	str	r2, [r3, #8]
 800fbfa:	e005      	b.n	800fc08 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 800fbfc:	69fb      	ldr	r3, [r7, #28]
 800fbfe:	699b      	ldr	r3, [r3, #24]
 800fc00:	f043 0210 	orr.w	r2, r3, #16
 800fc04:	69fb      	ldr	r3, [r7, #28]
 800fc06:	619a      	str	r2, [r3, #24]
  }

  return true;
 800fc08:	2301      	movs	r3, #1
}
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	3720      	adds	r7, #32
 800fc0e:	46bd      	mov	sp, r7
 800fc10:	bd80      	pop	{r7, pc}
 800fc12:	bf00      	nop
 800fc14:	08014b80 	.word	0x08014b80
 800fc18:	e000edf0 	.word	0xe000edf0

0800fc1c <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 800fc1c:	b480      	push	{r7}
 800fc1e:	b08f      	sub	sp, #60	@ 0x3c
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	60f8      	str	r0, [r7, #12]
 800fc24:	60b9      	str	r1, [r7, #8]
 800fc26:	4613      	mov	r3, r2
 800fc28:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800fc30:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 800fc32:	88fb      	ldrh	r3, [r7, #6]
 800fc34:	089b      	lsrs	r3, r3, #2
 800fc36:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 800fc38:	e00b      	b.n	800fc52 <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 800fc3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	68ba      	ldr	r2, [r7, #8]
 800fc40:	627a      	str	r2, [r7, #36]	@ 0x24
 800fc42:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 800fc44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc46:	6a3a      	ldr	r2, [r7, #32]
 800fc48:	601a      	str	r2, [r3, #0]
}
 800fc4a:	bf00      	nop
    dst += 4;
 800fc4c:	68bb      	ldr	r3, [r7, #8]
 800fc4e:	3304      	adds	r3, #4
 800fc50:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 800fc52:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800fc54:	1e5a      	subs	r2, r3, #1
 800fc56:	86fa      	strh	r2, [r7, #54]	@ 0x36
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d1ee      	bne.n	800fc3a <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 800fc5c:	88fb      	ldrh	r3, [r7, #6]
 800fc5e:	b2db      	uxtb	r3, r3
 800fc60:	f003 0303 	and.w	r3, r3, #3
 800fc64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 800fc68:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d020      	beq.n	800fcb2 <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 800fc70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fc76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc78:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 800fc7a:	69fb      	ldr	r3, [r7, #28]
 800fc7c:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 800fc7e:	68bb      	ldr	r3, [r7, #8]
 800fc80:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 800fc82:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fc86:	2b01      	cmp	r3, #1
 800fc88:	d907      	bls.n	800fc9a <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 800fc8a:	68bb      	ldr	r3, [r7, #8]
 800fc8c:	3301      	adds	r3, #1
 800fc8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fc90:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 800fc92:	69ba      	ldr	r2, [r7, #24]
 800fc94:	0a12      	lsrs	r2, r2, #8
 800fc96:	b2d2      	uxtb	r2, r2
 800fc98:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 800fc9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fc9e:	2b02      	cmp	r3, #2
 800fca0:	d907      	bls.n	800fcb2 <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 800fca2:	68bb      	ldr	r3, [r7, #8]
 800fca4:	3302      	adds	r3, #2
 800fca6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fca8:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 800fcaa:	697a      	ldr	r2, [r7, #20]
 800fcac:	0c12      	lsrs	r2, r2, #16
 800fcae:	b2d2      	uxtb	r2, r2
 800fcb0:	701a      	strb	r2, [r3, #0]
    }
  }
}
 800fcb2:	bf00      	nop
 800fcb4:	373c      	adds	r7, #60	@ 0x3c
 800fcb6:	46bd      	mov	sp, r7
 800fcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcbc:	4770      	bx	lr

0800fcbe <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 800fcbe:	b480      	push	{r7}
 800fcc0:	b08b      	sub	sp, #44	@ 0x2c
 800fcc2:	af00      	add	r7, sp, #0
 800fcc4:	60f8      	str	r0, [r7, #12]
 800fcc6:	607a      	str	r2, [r7, #4]
 800fcc8:	461a      	mov	r2, r3
 800fcca:	460b      	mov	r3, r1
 800fccc:	72fb      	strb	r3, [r7, #11]
 800fcce:	4613      	mov	r3, r2
 800fcd0:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 800fcd2:	7afb      	ldrb	r3, [r7, #11]
 800fcd4:	3301      	adds	r3, #1
 800fcd6:	031b      	lsls	r3, r3, #12
 800fcd8:	68fa      	ldr	r2, [r7, #12]
 800fcda:	4413      	add	r3, r2
 800fcdc:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 800fcde:	893b      	ldrh	r3, [r7, #8]
 800fce0:	089b      	lsrs	r3, r3, #2
 800fce2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 800fce4:	e008      	b.n	800fcf8 <dfifo_write_packet+0x3a>
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 800fcea:	697b      	ldr	r3, [r7, #20]
 800fcec:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 800fcee:	69fb      	ldr	r3, [r7, #28]
 800fcf0:	601a      	str	r2, [r3, #0]
    src += 4;
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	3304      	adds	r3, #4
 800fcf6:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 800fcf8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fcfa:	1e5a      	subs	r2, r3, #1
 800fcfc:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d1f1      	bne.n	800fce6 <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 800fd02:	893b      	ldrh	r3, [r7, #8]
 800fd04:	b2db      	uxtb	r3, r3
 800fd06:	f003 0303 	and.w	r3, r3, #3
 800fd0a:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 800fd0c:	7efb      	ldrb	r3, [r7, #27]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d019      	beq.n	800fd46 <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	781b      	ldrb	r3, [r3, #0]
 800fd16:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 800fd18:	7efb      	ldrb	r3, [r7, #27]
 800fd1a:	2b01      	cmp	r3, #1
 800fd1c:	d906      	bls.n	800fd2c <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	3301      	adds	r3, #1
 800fd22:	781b      	ldrb	r3, [r3, #0]
 800fd24:	021b      	lsls	r3, r3, #8
 800fd26:	6a3a      	ldr	r2, [r7, #32]
 800fd28:	4313      	orrs	r3, r2
 800fd2a:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 800fd2c:	7efb      	ldrb	r3, [r7, #27]
 800fd2e:	2b02      	cmp	r3, #2
 800fd30:	d906      	bls.n	800fd40 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	3302      	adds	r3, #2
 800fd36:	781b      	ldrb	r3, [r3, #0]
 800fd38:	041b      	lsls	r3, r3, #16
 800fd3a:	6a3a      	ldr	r2, [r7, #32]
 800fd3c:	4313      	orrs	r3, r2
 800fd3e:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 800fd40:	69fb      	ldr	r3, [r7, #28]
 800fd42:	6a3a      	ldr	r2, [r7, #32]
 800fd44:	601a      	str	r2, [r3, #0]
  }
}
 800fd46:	bf00      	nop
 800fd48:	372c      	adds	r7, #44	@ 0x2c
 800fd4a:	46bd      	mov	sp, r7
 800fd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd50:	4770      	bx	lr

0800fd52 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800fd52:	b480      	push	{r7}
 800fd54:	b085      	sub	sp, #20
 800fd56:	af00      	add	r7, sp, #0
 800fd58:	6078      	str	r0, [r7, #4]
 800fd5a:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	781b      	ldrb	r3, [r3, #0]
 800fd60:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800fd64:	b2db      	uxtb	r3, r3
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d001      	beq.n	800fd6e <tu_edpt_claim+0x1c>
 800fd6a:	2300      	movs	r3, #0
 800fd6c:	e027      	b.n	800fdbe <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	781b      	ldrb	r3, [r3, #0]
 800fd72:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800fd76:	b2db      	uxtb	r3, r3
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d001      	beq.n	800fd80 <tu_edpt_claim+0x2e>
 800fd7c:	2300      	movs	r3, #0
 800fd7e:	e01e      	b.n	800fdbe <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	781b      	ldrb	r3, [r3, #0]
 800fd84:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800fd88:	b2db      	uxtb	r3, r3
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d108      	bne.n	800fda0 <tu_edpt_claim+0x4e>
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	781b      	ldrb	r3, [r3, #0]
 800fd92:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800fd96:	b2db      	uxtb	r3, r3
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d101      	bne.n	800fda0 <tu_edpt_claim+0x4e>
 800fd9c:	2301      	movs	r3, #1
 800fd9e:	e000      	b.n	800fda2 <tu_edpt_claim+0x50>
 800fda0:	2300      	movs	r3, #0
 800fda2:	73fb      	strb	r3, [r7, #15]
 800fda4:	7bfb      	ldrb	r3, [r7, #15]
 800fda6:	f003 0301 	and.w	r3, r3, #1
 800fdaa:	73fb      	strb	r3, [r7, #15]
  if (available) {
 800fdac:	7bfb      	ldrb	r3, [r7, #15]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d004      	beq.n	800fdbc <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 800fdb2:	687a      	ldr	r2, [r7, #4]
 800fdb4:	7813      	ldrb	r3, [r2, #0]
 800fdb6:	f043 0304 	orr.w	r3, r3, #4
 800fdba:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 800fdbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800fdbe:	4618      	mov	r0, r3
 800fdc0:	3714      	adds	r7, #20
 800fdc2:	46bd      	mov	sp, r7
 800fdc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdc8:	4770      	bx	lr

0800fdca <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800fdca:	b480      	push	{r7}
 800fdcc:	b085      	sub	sp, #20
 800fdce:	af00      	add	r7, sp, #0
 800fdd0:	6078      	str	r0, [r7, #4]
 800fdd2:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	781b      	ldrb	r3, [r3, #0]
 800fdd8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800fddc:	b2db      	uxtb	r3, r3
 800fdde:	2b01      	cmp	r3, #1
 800fde0:	d108      	bne.n	800fdf4 <tu_edpt_release+0x2a>
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	781b      	ldrb	r3, [r3, #0]
 800fde6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800fdea:	b2db      	uxtb	r3, r3
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d101      	bne.n	800fdf4 <tu_edpt_release+0x2a>
 800fdf0:	2301      	movs	r3, #1
 800fdf2:	e000      	b.n	800fdf6 <tu_edpt_release+0x2c>
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	73fb      	strb	r3, [r7, #15]
 800fdf8:	7bfb      	ldrb	r3, [r7, #15]
 800fdfa:	f003 0301 	and.w	r3, r3, #1
 800fdfe:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 800fe00:	7bfb      	ldrb	r3, [r7, #15]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d004      	beq.n	800fe10 <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 800fe06:	687a      	ldr	r2, [r7, #4]
 800fe08:	7813      	ldrb	r3, [r2, #0]
 800fe0a:	f023 0304 	bic.w	r3, r3, #4
 800fe0e:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 800fe10:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe12:	4618      	mov	r0, r3
 800fe14:	3714      	adds	r7, #20
 800fe16:	46bd      	mov	sp, r7
 800fe18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe1c:	4770      	bx	lr
	...

0800fe20 <tu_bind_driver_to_ep_itf>:
  return true;
}
#endif

bool tu_bind_driver_to_ep_itf(uint8_t driver_id, uint8_t ep2drv[][2], uint8_t itf2drv[], uint8_t itf_max,
                              const uint8_t *p_desc, uint16_t desc_len) {
 800fe20:	b480      	push	{r7}
 800fe22:	b093      	sub	sp, #76	@ 0x4c
 800fe24:	af00      	add	r7, sp, #0
 800fe26:	60b9      	str	r1, [r7, #8]
 800fe28:	607a      	str	r2, [r7, #4]
 800fe2a:	461a      	mov	r2, r3
 800fe2c:	4603      	mov	r3, r0
 800fe2e:	73fb      	strb	r3, [r7, #15]
 800fe30:	4613      	mov	r3, r2
 800fe32:	73bb      	strb	r3, [r7, #14]
  const uint8_t *desc_end = p_desc + desc_len;
 800fe34:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800fe38:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800fe3a:	4413      	add	r3, r2
 800fe3c:	647b      	str	r3, [r7, #68]	@ 0x44
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800fe3e:	e058      	b.n	800fef2 <tu_bind_driver_to_ep_itf+0xd2>
 800fe40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fe42:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800fe44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe46:	3301      	adds	r3, #1
 800fe48:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 800fe4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    if (desc_type == TUSB_DESC_ENDPOINT) {
 800fe4e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800fe52:	2b05      	cmp	r3, #5
 800fe54:	d122      	bne.n	800fe9c <tu_bind_driver_to_ep_itf+0x7c>
      const uint8_t ep_addr  = ((const tusb_desc_endpoint_t *)p_desc)->bEndpointAddress;
 800fe56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fe58:	789b      	ldrb	r3, [r3, #2]
 800fe5a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800fe5e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800fe62:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800fe66:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800fe6a:	f003 030f 	and.w	r3, r3, #15
 800fe6e:	b2db      	uxtb	r3, r3
      const uint8_t ep_num   = tu_edpt_number(ep_addr);
 800fe70:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800fe74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800fe78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800fe7c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fe80:	09db      	lsrs	r3, r3, #7
 800fe82:	b2db      	uxtb	r3, r3
      const uint8_t ep_dir   = tu_edpt_dir(ep_addr);
 800fe84:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      ep2drv[ep_num][ep_dir] = driver_id;
 800fe88:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800fe8c:	005b      	lsls	r3, r3, #1
 800fe8e:	68ba      	ldr	r2, [r7, #8]
 800fe90:	441a      	add	r2, r3
 800fe92:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800fe96:	7bf9      	ldrb	r1, [r7, #15]
 800fe98:	54d1      	strb	r1, [r2, r3]
 800fe9a:	e020      	b.n	800fede <tu_bind_driver_to_ep_itf+0xbe>
    } else if (desc_type == TUSB_DESC_INTERFACE) {
 800fe9c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800fea0:	2b04      	cmp	r3, #4
 800fea2:	d11c      	bne.n	800fede <tu_bind_driver_to_ep_itf+0xbe>
      const tusb_desc_interface_t *desc_itf = (const tusb_desc_interface_t *)p_desc;
 800fea4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if (desc_itf->bAlternateSetting == 0) {
 800fea8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800feaa:	78db      	ldrb	r3, [r3, #3]
 800feac:	2b00      	cmp	r3, #0
 800feae:	d116      	bne.n	800fede <tu_bind_driver_to_ep_itf+0xbe>
        TU_ASSERT(desc_itf->bInterfaceNumber < itf_max);
 800feb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800feb2:	789b      	ldrb	r3, [r3, #2]
 800feb4:	7bba      	ldrb	r2, [r7, #14]
 800feb6:	429a      	cmp	r2, r3
 800feb8:	d80a      	bhi.n	800fed0 <tu_bind_driver_to_ep_itf+0xb0>
 800feba:	4b1f      	ldr	r3, [pc, #124]	@ (800ff38 <tu_bind_driver_to_ep_itf+0x118>)
 800febc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800febe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	f003 0301 	and.w	r3, r3, #1
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d000      	beq.n	800fecc <tu_bind_driver_to_ep_itf+0xac>
 800feca:	be00      	bkpt	0x0000
 800fecc:	2300      	movs	r3, #0
 800fece:	e02d      	b.n	800ff2c <tu_bind_driver_to_ep_itf+0x10c>
        itf2drv[desc_itf->bInterfaceNumber] = driver_id;
 800fed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fed2:	789b      	ldrb	r3, [r3, #2]
 800fed4:	461a      	mov	r2, r3
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	4413      	add	r3, r2
 800feda:	7bfa      	ldrb	r2, [r7, #15]
 800fedc:	701a      	strb	r2, [r3, #0]
 800fede:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fee0:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const* desc8 = (uint8_t const*) desc;
 800fee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fee4:	627b      	str	r3, [r7, #36]	@ 0x24
  return desc8 + desc8[DESC_OFFSET_LEN];
 800fee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fee8:	781b      	ldrb	r3, [r3, #0]
 800feea:	461a      	mov	r2, r3
 800feec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800feee:	4413      	add	r3, r2
      }
    }

    p_desc = tu_desc_next(p_desc);
 800fef0:	653b      	str	r3, [r7, #80]	@ 0x50
 800fef2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fef4:	623b      	str	r3, [r7, #32]
 800fef6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fef8:	61fb      	str	r3, [r7, #28]
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800fefa:	6a3a      	ldr	r2, [r7, #32]
 800fefc:	69fb      	ldr	r3, [r7, #28]
 800fefe:	429a      	cmp	r2, r3
 800ff00:	d20d      	bcs.n	800ff1e <tu_bind_driver_to_ep_itf+0xfe>
 800ff02:	6a3b      	ldr	r3, [r7, #32]
 800ff04:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800ff06:	69bb      	ldr	r3, [r7, #24]
 800ff08:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800ff0a:	697b      	ldr	r3, [r7, #20]
 800ff0c:	781b      	ldrb	r3, [r3, #0]
 800ff0e:	461a      	mov	r2, r3
 800ff10:	697b      	ldr	r3, [r7, #20]
 800ff12:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800ff14:	69fa      	ldr	r2, [r7, #28]
 800ff16:	429a      	cmp	r2, r3
 800ff18:	d301      	bcc.n	800ff1e <tu_bind_driver_to_ep_itf+0xfe>
 800ff1a:	2301      	movs	r3, #1
 800ff1c:	e000      	b.n	800ff20 <tu_bind_driver_to_ep_itf+0x100>
 800ff1e:	2300      	movs	r3, #0
 800ff20:	f003 0301 	and.w	r3, r3, #1
 800ff24:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d18a      	bne.n	800fe40 <tu_bind_driver_to_ep_itf+0x20>
  }
  return true;
 800ff2a:	2301      	movs	r3, #1
}
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	374c      	adds	r7, #76	@ 0x4c
 800ff30:	46bd      	mov	sp, r7
 800ff32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff36:	4770      	bx	lr
 800ff38:	e000edf0 	.word	0xe000edf0

0800ff3c <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t *s, bool is_host, bool is_tx, bool overwritable, void *ff_buf,
                         uint16_t ff_bufsize, uint8_t *ep_buf, uint16_t ep_bufsize) {
 800ff3c:	b580      	push	{r7, lr}
 800ff3e:	b084      	sub	sp, #16
 800ff40:	af02      	add	r7, sp, #8
 800ff42:	6078      	str	r0, [r7, #4]
 800ff44:	4608      	mov	r0, r1
 800ff46:	4611      	mov	r1, r2
 800ff48:	461a      	mov	r2, r3
 800ff4a:	4603      	mov	r3, r0
 800ff4c:	70fb      	strb	r3, [r7, #3]
 800ff4e:	460b      	mov	r3, r1
 800ff50:	70bb      	strb	r3, [r7, #2]
 800ff52:	4613      	mov	r3, r2
 800ff54:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  #if CFG_TUSB_EDPT_STREAM_NO_FIFO_ENABLED == 0 // FIFO is required
  if (ff_buf == NULL || ff_bufsize == 0) {
 800ff56:	693b      	ldr	r3, [r7, #16]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d002      	beq.n	800ff62 <tu_edpt_stream_init+0x26>
 800ff5c:	8abb      	ldrh	r3, [r7, #20]
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d101      	bne.n	800ff66 <tu_edpt_stream_init+0x2a>
    return false;
 800ff62:	2300      	movs	r3, #0
 800ff64:	e013      	b.n	800ff8e <tu_edpt_stream_init+0x52>
  }
  #endif

  s->is_host = is_host;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	78fa      	ldrb	r2, [r7, #3]
 800ff6a:	705a      	strb	r2, [r3, #1]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	f103 000c 	add.w	r0, r3, #12
 800ff72:	8aba      	ldrh	r2, [r7, #20]
 800ff74:	787b      	ldrb	r3, [r7, #1]
 800ff76:	9300      	str	r3, [sp, #0]
 800ff78:	2301      	movs	r3, #1
 800ff7a:	6939      	ldr	r1, [r7, #16]
 800ff7c:	f7fa ffd2 	bl	800af24 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	69ba      	ldr	r2, [r7, #24]
 800ff84:	609a      	str	r2, [r3, #8]
  s->ep_bufsize = ep_bufsize;
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	8bba      	ldrh	r2, [r7, #28]
 800ff8a:	80da      	strh	r2, [r3, #6]

  return true;
 800ff8c:	2301      	movs	r3, #1
}
 800ff8e:	4618      	mov	r0, r3
 800ff90:	3708      	adds	r7, #8
 800ff92:	46bd      	mov	sp, r7
 800ff94:	bd80      	pop	{r7, pc}

0800ff96 <stream_claim>:

static bool stream_claim(tu_edpt_stream_t *s) {
 800ff96:	b580      	push	{r7, lr}
 800ff98:	b082      	sub	sp, #8
 800ff9a:	af00      	add	r7, sp, #0
 800ff9c:	6078      	str	r0, [r7, #4]
  TU_VERIFY(s->ep_addr != 0); // must be opened
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	789b      	ldrb	r3, [r3, #2]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d101      	bne.n	800ffaa <stream_claim+0x14>
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	e00e      	b.n	800ffc8 <stream_claim+0x32>
  if (s->is_host) {
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	785b      	ldrb	r3, [r3, #1]
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d109      	bne.n	800ffc6 <stream_claim+0x30>
    #if CFG_TUH_ENABLED
    return usbh_edpt_claim(s->hwid, s->ep_addr);
  #endif
  } else {
    #if CFG_TUD_ENABLED
    return usbd_edpt_claim(s->hwid, s->ep_addr);
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	781a      	ldrb	r2, [r3, #0]
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	789b      	ldrb	r3, [r3, #2]
 800ffba:	4619      	mov	r1, r3
 800ffbc:	4610      	mov	r0, r2
 800ffbe:	f7fd f97f 	bl	800d2c0 <usbd_edpt_claim>
 800ffc2:	4603      	mov	r3, r0
 800ffc4:	e000      	b.n	800ffc8 <stream_claim+0x32>
  #endif
  }
  return false;
 800ffc6:	2300      	movs	r3, #0
}
 800ffc8:	4618      	mov	r0, r3
 800ffca:	3708      	adds	r7, #8
 800ffcc:	46bd      	mov	sp, r7
 800ffce:	bd80      	pop	{r7, pc}

0800ffd0 <stream_xfer>:

static bool stream_xfer(tu_edpt_stream_t *s, uint16_t count) {
 800ffd0:	b590      	push	{r4, r7, lr}
 800ffd2:	b085      	sub	sp, #20
 800ffd4:	af02      	add	r7, sp, #8
 800ffd6:	6078      	str	r0, [r7, #4]
 800ffd8:	460b      	mov	r3, r1
 800ffda:	807b      	strh	r3, [r7, #2]
  if (s->is_host) {
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	785b      	ldrb	r3, [r3, #1]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d123      	bne.n	801002c <stream_xfer+0x5c>
    #if CFG_TUH_ENABLED
    return usbh_edpt_xfer(s->hwid, s->ep_addr, count ? s->ep_buf : NULL, count);
  #endif
  } else {
    #if CFG_TUD_ENABLED
    if (s->ep_buf == NULL) {
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	689b      	ldr	r3, [r3, #8]
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d10d      	bne.n	8010008 <stream_xfer+0x38>
      return usbd_edpt_xfer_fifo(s->hwid, s->ep_addr, &s->ff, count, false);
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	7818      	ldrb	r0, [r3, #0]
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	7899      	ldrb	r1, [r3, #2]
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	f103 020c 	add.w	r2, r3, #12
 800fffa:	887b      	ldrh	r3, [r7, #2]
 800fffc:	2400      	movs	r4, #0
 800fffe:	9400      	str	r4, [sp, #0]
 8010000:	f7fd fa2c 	bl	800d45c <usbd_edpt_xfer_fifo>
 8010004:	4603      	mov	r3, r0
 8010006:	e012      	b.n	801002e <stream_xfer+0x5e>
    } else {
      return usbd_edpt_xfer(s->hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	7818      	ldrb	r0, [r3, #0]
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	7899      	ldrb	r1, [r3, #2]
 8010010:	887b      	ldrh	r3, [r7, #2]
 8010012:	2b00      	cmp	r3, #0
 8010014:	d002      	beq.n	801001c <stream_xfer+0x4c>
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	689a      	ldr	r2, [r3, #8]
 801001a:	e000      	b.n	801001e <stream_xfer+0x4e>
 801001c:	2200      	movs	r2, #0
 801001e:	887b      	ldrh	r3, [r7, #2]
 8010020:	2400      	movs	r4, #0
 8010022:	9400      	str	r4, [sp, #0]
 8010024:	f7fd f9a0 	bl	800d368 <usbd_edpt_xfer>
 8010028:	4603      	mov	r3, r0
 801002a:	e000      	b.n	801002e <stream_xfer+0x5e>
    }
  #endif
  }
  return false;
 801002c:	2300      	movs	r3, #0
}
 801002e:	4618      	mov	r0, r3
 8010030:	370c      	adds	r7, #12
 8010032:	46bd      	mov	sp, r7
 8010034:	bd90      	pop	{r4, r7, pc}

08010036 <stream_release>:

static bool stream_release(tu_edpt_stream_t *s) {
 8010036:	b580      	push	{r7, lr}
 8010038:	b082      	sub	sp, #8
 801003a:	af00      	add	r7, sp, #0
 801003c:	6078      	str	r0, [r7, #4]
  if (s->is_host) {
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	785b      	ldrb	r3, [r3, #1]
 8010042:	2b00      	cmp	r3, #0
 8010044:	d109      	bne.n	801005a <stream_release+0x24>
    #if CFG_TUH_ENABLED
    return usbh_edpt_release(s->hwid, s->ep_addr);
  #endif
  } else {
    #if CFG_TUD_ENABLED
    return usbd_edpt_release(s->hwid, s->ep_addr);
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	781a      	ldrb	r2, [r3, #0]
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	789b      	ldrb	r3, [r3, #2]
 801004e:	4619      	mov	r1, r3
 8010050:	4610      	mov	r0, r2
 8010052:	f7fd f95f 	bl	800d314 <usbd_edpt_release>
 8010056:	4603      	mov	r3, r0
 8010058:	e000      	b.n	801005c <stream_release+0x26>
  #endif
  }
  return false;
 801005a:	2300      	movs	r3, #0
}
 801005c:	4618      	mov	r0, r3
 801005e:	3708      	adds	r7, #8
 8010060:	46bd      	mov	sp, r7
 8010062:	bd80      	pop	{r7, pc}

08010064 <tu_edpt_stream_write_zlp_if_needed>:

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(tu_edpt_stream_t *s, uint32_t last_xferred_bytes) {
 8010064:	b580      	push	{r7, lr}
 8010066:	b086      	sub	sp, #24
 8010068:	af00      	add	r7, sp, #0
 801006a:	6078      	str	r0, [r7, #4]
 801006c:	6039      	str	r1, [r7, #0]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (s->mps - 1))));
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	330c      	adds	r3, #12
 8010072:	613b      	str	r3, [r7, #16]
  const uint16_t wr_idx = f->wr_idx;
 8010074:	693b      	ldr	r3, [r7, #16]
 8010076:	891b      	ldrh	r3, [r3, #8]
 8010078:	81fb      	strh	r3, [r7, #14]
  const uint16_t rd_idx = f->rd_idx;
 801007a:	693b      	ldr	r3, [r7, #16]
 801007c:	895b      	ldrh	r3, [r3, #10]
 801007e:	81bb      	strh	r3, [r7, #12]
  return wr_idx == rd_idx;
 8010080:	89fa      	ldrh	r2, [r7, #14]
 8010082:	89bb      	ldrh	r3, [r7, #12]
 8010084:	429a      	cmp	r2, r3
 8010086:	bf0c      	ite	eq
 8010088:	2301      	moveq	r3, #1
 801008a:	2300      	movne	r3, #0
 801008c:	b2db      	uxtb	r3, r3
 801008e:	f083 0301 	eor.w	r3, r3, #1
 8010092:	b2db      	uxtb	r3, r3
 8010094:	2b00      	cmp	r3, #0
 8010096:	d10a      	bne.n	80100ae <tu_edpt_stream_write_zlp_if_needed+0x4a>
 8010098:	683b      	ldr	r3, [r7, #0]
 801009a:	2b00      	cmp	r3, #0
 801009c:	d007      	beq.n	80100ae <tu_edpt_stream_write_zlp_if_needed+0x4a>
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	889b      	ldrh	r3, [r3, #4]
 80100a2:	3b01      	subs	r3, #1
 80100a4:	461a      	mov	r2, r3
 80100a6:	683b      	ldr	r3, [r7, #0]
 80100a8:	4013      	ands	r3, r2
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d001      	beq.n	80100b2 <tu_edpt_stream_write_zlp_if_needed+0x4e>
 80100ae:	2300      	movs	r3, #0
 80100b0:	e020      	b.n	80100f4 <tu_edpt_stream_write_zlp_if_needed+0x90>
  TU_VERIFY(stream_claim(s));
 80100b2:	6878      	ldr	r0, [r7, #4]
 80100b4:	f7ff ff6f 	bl	800ff96 <stream_claim>
 80100b8:	4603      	mov	r3, r0
 80100ba:	f083 0301 	eor.w	r3, r3, #1
 80100be:	b2db      	uxtb	r3, r3
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d001      	beq.n	80100c8 <tu_edpt_stream_write_zlp_if_needed+0x64>
 80100c4:	2300      	movs	r3, #0
 80100c6:	e015      	b.n	80100f4 <tu_edpt_stream_write_zlp_if_needed+0x90>
  TU_ASSERT(stream_xfer(s, 0));
 80100c8:	2100      	movs	r1, #0
 80100ca:	6878      	ldr	r0, [r7, #4]
 80100cc:	f7ff ff80 	bl	800ffd0 <stream_xfer>
 80100d0:	4603      	mov	r3, r0
 80100d2:	f083 0301 	eor.w	r3, r3, #1
 80100d6:	b2db      	uxtb	r3, r3
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d00a      	beq.n	80100f2 <tu_edpt_stream_write_zlp_if_needed+0x8e>
 80100dc:	4b07      	ldr	r3, [pc, #28]	@ (80100fc <tu_edpt_stream_write_zlp_if_needed+0x98>)
 80100de:	617b      	str	r3, [r7, #20]
 80100e0:	697b      	ldr	r3, [r7, #20]
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	f003 0301 	and.w	r3, r3, #1
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d000      	beq.n	80100ee <tu_edpt_stream_write_zlp_if_needed+0x8a>
 80100ec:	be00      	bkpt	0x0000
 80100ee:	2300      	movs	r3, #0
 80100f0:	e000      	b.n	80100f4 <tu_edpt_stream_write_zlp_if_needed+0x90>
  return true;
 80100f2:	2301      	movs	r3, #1
}
 80100f4:	4618      	mov	r0, r3
 80100f6:	3718      	adds	r7, #24
 80100f8:	46bd      	mov	sp, r7
 80100fa:	bd80      	pop	{r7, pc}
 80100fc:	e000edf0 	.word	0xe000edf0

08010100 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(tu_edpt_stream_t *s) {
 8010100:	b580      	push	{r7, lr}
 8010102:	b08c      	sub	sp, #48	@ 0x30
 8010104:	af00      	add	r7, sp, #0
 8010106:	6078      	str	r0, [r7, #4]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	330c      	adds	r3, #12
 801010c:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 801010e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010110:	8899      	ldrh	r1, [r3, #4]
 8010112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010114:	891b      	ldrh	r3, [r3, #8]
 8010116:	b29a      	uxth	r2, r3
 8010118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801011a:	895b      	ldrh	r3, [r3, #10]
 801011c:	b29b      	uxth	r3, r3
 801011e:	8479      	strh	r1, [r7, #34]	@ 0x22
 8010120:	843a      	strh	r2, [r7, #32]
 8010122:	83fb      	strh	r3, [r7, #30]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8010124:	8c3a      	ldrh	r2, [r7, #32]
 8010126:	8bfb      	ldrh	r3, [r7, #30]
 8010128:	1ad3      	subs	r3, r2, r3
 801012a:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 801012c:	69bb      	ldr	r3, [r7, #24]
 801012e:	2b00      	cmp	r3, #0
 8010130:	db02      	blt.n	8010138 <tu_edpt_stream_write_xfer+0x38>
    return (uint16_t)diff;
 8010132:	69bb      	ldr	r3, [r7, #24]
 8010134:	b29b      	uxth	r3, r3
 8010136:	e006      	b.n	8010146 <tu_edpt_stream_write_xfer+0x46>
    return (uint16_t)(2 * depth + diff);
 8010138:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801013a:	005b      	lsls	r3, r3, #1
 801013c:	b29a      	uxth	r2, r3
 801013e:	69bb      	ldr	r3, [r7, #24]
 8010140:	b29b      	uxth	r3, r3
 8010142:	4413      	add	r3, r2
 8010144:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8010146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010148:	8892      	ldrh	r2, [r2, #4]
 801014a:	82fb      	strh	r3, [r7, #22]
 801014c:	4613      	mov	r3, r2
 801014e:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8010150:	8afa      	ldrh	r2, [r7, #22]
 8010152:	8abb      	ldrh	r3, [r7, #20]
 8010154:	4293      	cmp	r3, r2
 8010156:	bf28      	it	cs
 8010158:	4613      	movcs	r3, r2
 801015a:	b29b      	uxth	r3, r3
 801015c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 801015e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010160:	2b00      	cmp	r3, #0
 8010162:	d101      	bne.n	8010168 <tu_edpt_stream_write_xfer+0x68>
 8010164:	2300      	movs	r3, #0
 8010166:	e043      	b.n	80101f0 <tu_edpt_stream_write_xfer+0xf0>
  TU_VERIFY(stream_claim(s), 0);
 8010168:	6878      	ldr	r0, [r7, #4]
 801016a:	f7ff ff14 	bl	800ff96 <stream_claim>
 801016e:	4603      	mov	r3, r0
 8010170:	f083 0301 	eor.w	r3, r3, #1
 8010174:	b2db      	uxtb	r3, r3
 8010176:	2b00      	cmp	r3, #0
 8010178:	d001      	beq.n	801017e <tu_edpt_stream_write_xfer+0x7e>
 801017a:	2300      	movs	r3, #0
 801017c:	e038      	b.n	80101f0 <tu_edpt_stream_write_xfer+0xf0>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	689b      	ldr	r3, [r3, #8]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d102      	bne.n	801018c <tu_edpt_stream_write_xfer+0x8c>
    count = ff_count;
 8010186:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010188:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801018a:	e012      	b.n	80101b2 <tu_edpt_stream_write_xfer+0xb2>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	f103 020c 	add.w	r2, r3, #12
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	689b      	ldr	r3, [r3, #8]
 8010196:	6879      	ldr	r1, [r7, #4]
 8010198:	88c9      	ldrh	r1, [r1, #6]
 801019a:	613a      	str	r2, [r7, #16]
 801019c:	60fb      	str	r3, [r7, #12]
 801019e:	460b      	mov	r3, r1
 80101a0:	817b      	strh	r3, [r7, #10]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 80101a2:	897a      	ldrh	r2, [r7, #10]
 80101a4:	2300      	movs	r3, #0
 80101a6:	68f9      	ldr	r1, [r7, #12]
 80101a8:	6938      	ldr	r0, [r7, #16]
 80101aa:	f7fb fa27 	bl	800b5fc <tu_fifo_read_n_access_mode>
 80101ae:	4603      	mov	r3, r0
 80101b0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  }

  if (count > 0) {
 80101b2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d017      	beq.n	80101e8 <tu_edpt_stream_write_xfer+0xe8>
    TU_ASSERT(stream_xfer(s, count), 0);
 80101b8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80101ba:	4619      	mov	r1, r3
 80101bc:	6878      	ldr	r0, [r7, #4]
 80101be:	f7ff ff07 	bl	800ffd0 <stream_xfer>
 80101c2:	4603      	mov	r3, r0
 80101c4:	f083 0301 	eor.w	r3, r3, #1
 80101c8:	b2db      	uxtb	r3, r3
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d00a      	beq.n	80101e4 <tu_edpt_stream_write_xfer+0xe4>
 80101ce:	4b0a      	ldr	r3, [pc, #40]	@ (80101f8 <tu_edpt_stream_write_xfer+0xf8>)
 80101d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80101d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	f003 0301 	and.w	r3, r3, #1
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d000      	beq.n	80101e0 <tu_edpt_stream_write_xfer+0xe0>
 80101de:	be00      	bkpt	0x0000
 80101e0:	2300      	movs	r3, #0
 80101e2:	e005      	b.n	80101f0 <tu_edpt_stream_write_xfer+0xf0>
    return count;
 80101e4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80101e6:	e003      	b.n	80101f0 <tu_edpt_stream_write_xfer+0xf0>
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(s);
 80101e8:	6878      	ldr	r0, [r7, #4]
 80101ea:	f7ff ff24 	bl	8010036 <stream_release>
    return 0;
 80101ee:	2300      	movs	r3, #0
  }
}
 80101f0:	4618      	mov	r0, r3
 80101f2:	3730      	adds	r7, #48	@ 0x30
 80101f4:	46bd      	mov	sp, r7
 80101f6:	bd80      	pop	{r7, pc}
 80101f8:	e000edf0 	.word	0xe000edf0

080101fc <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b08e      	sub	sp, #56	@ 0x38
 8010200:	af00      	add	r7, sp, #0
 8010202:	60f8      	str	r0, [r7, #12]
 8010204:	60b9      	str	r1, [r7, #8]
 8010206:	607a      	str	r2, [r7, #4]
  TU_VERIFY(bufsize > 0);
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	2b00      	cmp	r3, #0
 801020c:	d101      	bne.n	8010212 <tu_edpt_stream_write+0x16>
 801020e:	2300      	movs	r3, #0
 8010210:	e04b      	b.n	80102aa <tu_edpt_stream_write+0xae>

    return xact_len;
  } else
  #endif
  {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	330c      	adds	r3, #12
 8010216:	687a      	ldr	r2, [r7, #4]
 8010218:	b292      	uxth	r2, r2
 801021a:	61fb      	str	r3, [r7, #28]
 801021c:	68bb      	ldr	r3, [r7, #8]
 801021e:	61bb      	str	r3, [r7, #24]
 8010220:	4613      	mov	r3, r2
 8010222:	82fb      	strh	r3, [r7, #22]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8010224:	8afa      	ldrh	r2, [r7, #22]
 8010226:	2300      	movs	r3, #0
 8010228:	69b9      	ldr	r1, [r7, #24]
 801022a:	69f8      	ldr	r0, [r7, #28]
 801022c:	f7fb fa15 	bl	800b65a <tu_fifo_write_n_access_mode>
 8010230:	4603      	mov	r3, r0
 8010232:	86fb      	strh	r3, [r7, #54]	@ 0x36

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    if ((tu_fifo_count(&s->ff) >= s->mps) || (tu_fifo_depth(&s->ff) < s->mps)) {
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	330c      	adds	r3, #12
 8010238:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 801023a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801023c:	8899      	ldrh	r1, [r3, #4]
 801023e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010240:	891b      	ldrh	r3, [r3, #8]
 8010242:	b29a      	uxth	r2, r3
 8010244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010246:	895b      	ldrh	r3, [r3, #10]
 8010248:	b29b      	uxth	r3, r3
 801024a:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 801024c:	85ba      	strh	r2, [r7, #44]	@ 0x2c
 801024e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8010250:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8010252:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010254:	1ad3      	subs	r3, r2, r3
 8010256:	627b      	str	r3, [r7, #36]	@ 0x24
  if (diff >= 0) {
 8010258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801025a:	2b00      	cmp	r3, #0
 801025c:	db02      	blt.n	8010264 <tu_edpt_stream_write+0x68>
    return (uint16_t)diff;
 801025e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010260:	b29b      	uxth	r3, r3
 8010262:	e006      	b.n	8010272 <tu_edpt_stream_write+0x76>
    return (uint16_t)(2 * depth + diff);
 8010264:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010266:	005b      	lsls	r3, r3, #1
 8010268:	b29a      	uxth	r2, r3
 801026a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801026c:	b29b      	uxth	r3, r3
 801026e:	4413      	add	r3, r2
 8010270:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8010272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010274:	8892      	ldrh	r2, [r2, #4]
 8010276:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010278:	4613      	mov	r3, r2
 801027a:	843b      	strh	r3, [r7, #32]
 801027c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801027e:	8c3b      	ldrh	r3, [r7, #32]
 8010280:	4293      	cmp	r3, r2
 8010282:	bf28      	it	cs
 8010284:	4613      	movcs	r3, r2
 8010286:	b29a      	uxth	r2, r3
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	889b      	ldrh	r3, [r3, #4]
 801028c:	429a      	cmp	r2, r3
 801028e:	d208      	bcs.n	80102a2 <tu_edpt_stream_write+0xa6>
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	330c      	adds	r3, #12
 8010294:	613b      	str	r3, [r7, #16]
  return f->depth;
 8010296:	693b      	ldr	r3, [r7, #16]
 8010298:	889a      	ldrh	r2, [r3, #4]
 801029a:	68fb      	ldr	r3, [r7, #12]
 801029c:	889b      	ldrh	r3, [r3, #4]
 801029e:	429a      	cmp	r2, r3
 80102a0:	d202      	bcs.n	80102a8 <tu_edpt_stream_write+0xac>
      tu_edpt_stream_write_xfer(s);
 80102a2:	68f8      	ldr	r0, [r7, #12]
 80102a4:	f7ff ff2c 	bl	8010100 <tu_edpt_stream_write_xfer>
    }
    return ret;
 80102a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
  }
}
 80102aa:	4618      	mov	r0, r3
 80102ac:	3738      	adds	r7, #56	@ 0x38
 80102ae:	46bd      	mov	sp, r7
 80102b0:	bd80      	pop	{r7, pc}

080102b2 <tu_edpt_stream_write_available>:

uint32_t tu_edpt_stream_write_available(tu_edpt_stream_t *s) {
 80102b2:	b480      	push	{r7}
 80102b4:	b089      	sub	sp, #36	@ 0x24
 80102b6:	af00      	add	r7, sp, #0
 80102b8:	6078      	str	r0, [r7, #4]
    }
    return is_busy ? 0 : s->ep_bufsize;
  } else
  #endif
  {
    return (uint32_t)tu_fifo_remaining(&s->ff);
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	330c      	adds	r3, #12
 80102be:	61fb      	str	r3, [r7, #28]
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 80102c0:	69fb      	ldr	r3, [r7, #28]
 80102c2:	8899      	ldrh	r1, [r3, #4]
 80102c4:	69fb      	ldr	r3, [r7, #28]
 80102c6:	891b      	ldrh	r3, [r3, #8]
 80102c8:	b29a      	uxth	r2, r3
 80102ca:	69fb      	ldr	r3, [r7, #28]
 80102cc:	895b      	ldrh	r3, [r3, #10]
 80102ce:	b29b      	uxth	r3, r3
 80102d0:	8379      	strh	r1, [r7, #26]
 80102d2:	833a      	strh	r2, [r7, #24]
 80102d4:	82fb      	strh	r3, [r7, #22]
 80102d6:	8b7b      	ldrh	r3, [r7, #26]
 80102d8:	82bb      	strh	r3, [r7, #20]
 80102da:	8b3b      	ldrh	r3, [r7, #24]
 80102dc:	827b      	strh	r3, [r7, #18]
 80102de:	8afb      	ldrh	r3, [r7, #22]
 80102e0:	823b      	strh	r3, [r7, #16]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 80102e2:	8a7a      	ldrh	r2, [r7, #18]
 80102e4:	8a3b      	ldrh	r3, [r7, #16]
 80102e6:	1ad3      	subs	r3, r2, r3
 80102e8:	60fb      	str	r3, [r7, #12]
  if (diff >= 0) {
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	db02      	blt.n	80102f6 <tu_edpt_stream_write_available+0x44>
    return (uint16_t)diff;
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	b29b      	uxth	r3, r3
 80102f4:	e006      	b.n	8010304 <tu_edpt_stream_write_available+0x52>
    return (uint16_t)(2 * depth + diff);
 80102f6:	8abb      	ldrh	r3, [r7, #20]
 80102f8:	005b      	lsls	r3, r3, #1
 80102fa:	b29a      	uxth	r2, r3
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	b29b      	uxth	r3, r3
 8010300:	4413      	add	r3, r2
 8010302:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8010304:	817b      	strh	r3, [r7, #10]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8010306:	8b7a      	ldrh	r2, [r7, #26]
 8010308:	897b      	ldrh	r3, [r7, #10]
 801030a:	429a      	cmp	r2, r3
 801030c:	d904      	bls.n	8010318 <tu_edpt_stream_write_available+0x66>
 801030e:	8b7a      	ldrh	r2, [r7, #26]
 8010310:	897b      	ldrh	r3, [r7, #10]
 8010312:	1ad3      	subs	r3, r2, r3
 8010314:	b29b      	uxth	r3, r3
 8010316:	e000      	b.n	801031a <tu_edpt_stream_write_available+0x68>
 8010318:	2300      	movs	r3, #0
  }
}
 801031a:	4618      	mov	r0, r3
 801031c:	3724      	adds	r7, #36	@ 0x24
 801031e:	46bd      	mov	sp, r7
 8010320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010324:	4770      	bx	lr
	...

08010328 <tu_edpt_stream_read_xfer>:

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(tu_edpt_stream_t *s) {
 8010328:	b580      	push	{r7, lr}
 801032a:	b092      	sub	sp, #72	@ 0x48
 801032c:	af00      	add	r7, sp, #0
 801032e:	6078      	str	r0, [r7, #4]
    TU_ASSERT(stream_xfer(s, s->ep_bufsize), 0);
    return s->ep_bufsize;
  } else
  #endif
  {
    uint16_t available = tu_fifo_remaining(&s->ff);
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	330c      	adds	r3, #12
 8010334:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 8010336:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010338:	8899      	ldrh	r1, [r3, #4]
 801033a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801033c:	891b      	ldrh	r3, [r3, #8]
 801033e:	b29a      	uxth	r2, r3
 8010340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010342:	895b      	ldrh	r3, [r3, #10]
 8010344:	b29b      	uxth	r3, r3
 8010346:	8779      	strh	r1, [r7, #58]	@ 0x3a
 8010348:	873a      	strh	r2, [r7, #56]	@ 0x38
 801034a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801034c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801034e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8010350:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8010352:	867b      	strh	r3, [r7, #50]	@ 0x32
 8010354:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010356:	863b      	strh	r3, [r7, #48]	@ 0x30
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8010358:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 801035a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801035c:	1ad3      	subs	r3, r2, r3
 801035e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (diff >= 0) {
 8010360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010362:	2b00      	cmp	r3, #0
 8010364:	db02      	blt.n	801036c <tu_edpt_stream_read_xfer+0x44>
    return (uint16_t)diff;
 8010366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010368:	b29b      	uxth	r3, r3
 801036a:	e006      	b.n	801037a <tu_edpt_stream_read_xfer+0x52>
    return (uint16_t)(2 * depth + diff);
 801036c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801036e:	005b      	lsls	r3, r3, #1
 8010370:	b29a      	uxth	r2, r3
 8010372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010374:	b29b      	uxth	r3, r3
 8010376:	4413      	add	r3, r2
 8010378:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 801037a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 801037c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801037e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010380:	429a      	cmp	r2, r3
 8010382:	d904      	bls.n	801038e <tu_edpt_stream_read_xfer+0x66>
 8010384:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8010386:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010388:	1ad3      	subs	r3, r2, r3
 801038a:	b29b      	uxth	r3, r3
 801038c:	e000      	b.n	8010390 <tu_edpt_stream_read_xfer+0x68>
 801038e:	2300      	movs	r3, #0
 8010390:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= s->mps);
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	889b      	ldrh	r3, [r3, #4]
 8010398:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801039c:	429a      	cmp	r2, r3
 801039e:	d201      	bcs.n	80103a4 <tu_edpt_stream_read_xfer+0x7c>
 80103a0:	2300      	movs	r3, #0
 80103a2:	e07e      	b.n	80104a2 <tu_edpt_stream_read_xfer+0x17a>
    TU_VERIFY(stream_claim(s), 0);
 80103a4:	6878      	ldr	r0, [r7, #4]
 80103a6:	f7ff fdf6 	bl	800ff96 <stream_claim>
 80103aa:	4603      	mov	r3, r0
 80103ac:	f083 0301 	eor.w	r3, r3, #1
 80103b0:	b2db      	uxtb	r3, r3
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d001      	beq.n	80103ba <tu_edpt_stream_read_xfer+0x92>
 80103b6:	2300      	movs	r3, #0
 80103b8:	e073      	b.n	80104a2 <tu_edpt_stream_read_xfer+0x17a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	330c      	adds	r3, #12
 80103be:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 80103c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103c2:	8899      	ldrh	r1, [r3, #4]
 80103c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103c6:	891b      	ldrh	r3, [r3, #8]
 80103c8:	b29a      	uxth	r2, r3
 80103ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103cc:	895b      	ldrh	r3, [r3, #10]
 80103ce:	b29b      	uxth	r3, r3
 80103d0:	8479      	strh	r1, [r7, #34]	@ 0x22
 80103d2:	843a      	strh	r2, [r7, #32]
 80103d4:	83fb      	strh	r3, [r7, #30]
 80103d6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80103d8:	83bb      	strh	r3, [r7, #28]
 80103da:	8c3b      	ldrh	r3, [r7, #32]
 80103dc:	837b      	strh	r3, [r7, #26]
 80103de:	8bfb      	ldrh	r3, [r7, #30]
 80103e0:	833b      	strh	r3, [r7, #24]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 80103e2:	8b7a      	ldrh	r2, [r7, #26]
 80103e4:	8b3b      	ldrh	r3, [r7, #24]
 80103e6:	1ad3      	subs	r3, r2, r3
 80103e8:	617b      	str	r3, [r7, #20]
  if (diff >= 0) {
 80103ea:	697b      	ldr	r3, [r7, #20]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	db02      	blt.n	80103f6 <tu_edpt_stream_read_xfer+0xce>
    return (uint16_t)diff;
 80103f0:	697b      	ldr	r3, [r7, #20]
 80103f2:	b29b      	uxth	r3, r3
 80103f4:	e006      	b.n	8010404 <tu_edpt_stream_read_xfer+0xdc>
    return (uint16_t)(2 * depth + diff);
 80103f6:	8bbb      	ldrh	r3, [r7, #28]
 80103f8:	005b      	lsls	r3, r3, #1
 80103fa:	b29a      	uxth	r2, r3
 80103fc:	697b      	ldr	r3, [r7, #20]
 80103fe:	b29b      	uxth	r3, r3
 8010400:	4413      	add	r3, r2
 8010402:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8010404:	827b      	strh	r3, [r7, #18]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8010406:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8010408:	8a7b      	ldrh	r3, [r7, #18]
 801040a:	429a      	cmp	r2, r3
 801040c:	d904      	bls.n	8010418 <tu_edpt_stream_read_xfer+0xf0>
 801040e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8010410:	8a7b      	ldrh	r3, [r7, #18]
 8010412:	1ad3      	subs	r3, r2, r3
 8010414:	b29b      	uxth	r3, r3
 8010416:	e000      	b.n	801041a <tu_edpt_stream_read_xfer+0xf2>
 8010418:	2300      	movs	r3, #0
 801041a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

    if (available >= s->mps) {
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	889b      	ldrh	r3, [r3, #4]
 8010422:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8010426:	429a      	cmp	r2, r3
 8010428:	d337      	bcc.n	801049a <tu_edpt_stream_read_xfer+0x172>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(s->mps - 1));
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	889b      	ldrh	r3, [r3, #4]
 801042e:	425b      	negs	r3, r3
 8010430:	b29b      	uxth	r3, r3
 8010432:	b21a      	sxth	r2, r3
 8010434:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 8010438:	4013      	ands	r3, r2
 801043a:	b21b      	sxth	r3, r3
 801043c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      if (s->ep_buf != NULL) {
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	689b      	ldr	r3, [r3, #8]
 8010444:	2b00      	cmp	r3, #0
 8010446:	d00e      	beq.n	8010466 <tu_edpt_stream_read_xfer+0x13e>
        count = tu_min16(count, s->ep_bufsize);
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	88da      	ldrh	r2, [r3, #6]
 801044c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8010450:	823b      	strh	r3, [r7, #16]
 8010452:	4613      	mov	r3, r2
 8010454:	81fb      	strh	r3, [r7, #14]
 8010456:	8a3a      	ldrh	r2, [r7, #16]
 8010458:	89fb      	ldrh	r3, [r7, #14]
 801045a:	4293      	cmp	r3, r2
 801045c:	bf28      	it	cs
 801045e:	4613      	movcs	r3, r2
 8010460:	b29b      	uxth	r3, r3
 8010462:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      }
      TU_ASSERT(stream_xfer(s, count), 0);
 8010466:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801046a:	4619      	mov	r1, r3
 801046c:	6878      	ldr	r0, [r7, #4]
 801046e:	f7ff fdaf 	bl	800ffd0 <stream_xfer>
 8010472:	4603      	mov	r3, r0
 8010474:	f083 0301 	eor.w	r3, r3, #1
 8010478:	b2db      	uxtb	r3, r3
 801047a:	2b00      	cmp	r3, #0
 801047c:	d00a      	beq.n	8010494 <tu_edpt_stream_read_xfer+0x16c>
 801047e:	4b0b      	ldr	r3, [pc, #44]	@ (80104ac <tu_edpt_stream_read_xfer+0x184>)
 8010480:	643b      	str	r3, [r7, #64]	@ 0x40
 8010482:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	f003 0301 	and.w	r3, r3, #1
 801048a:	2b00      	cmp	r3, #0
 801048c:	d000      	beq.n	8010490 <tu_edpt_stream_read_xfer+0x168>
 801048e:	be00      	bkpt	0x0000
 8010490:	2300      	movs	r3, #0
 8010492:	e006      	b.n	80104a2 <tu_edpt_stream_read_xfer+0x17a>
      return count;
 8010494:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8010498:	e003      	b.n	80104a2 <tu_edpt_stream_read_xfer+0x17a>
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(s);
 801049a:	6878      	ldr	r0, [r7, #4]
 801049c:	f7ff fdcb 	bl	8010036 <stream_release>
      return 0;
 80104a0:	2300      	movs	r3, #0
    }
  }
}
 80104a2:	4618      	mov	r0, r3
 80104a4:	3748      	adds	r7, #72	@ 0x48
 80104a6:	46bd      	mov	sp, r7
 80104a8:	bd80      	pop	{r7, pc}
 80104aa:	bf00      	nop
 80104ac:	e000edf0 	.word	0xe000edf0

080104b0 <asinf>:
 80104b0:	b508      	push	{r3, lr}
 80104b2:	ed2d 8b02 	vpush	{d8}
 80104b6:	eeb0 8a40 	vmov.f32	s16, s0
 80104ba:	f000 f9ef 	bl	801089c <__ieee754_asinf>
 80104be:	eeb4 8a48 	vcmp.f32	s16, s16
 80104c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104c6:	eef0 8a40 	vmov.f32	s17, s0
 80104ca:	d615      	bvs.n	80104f8 <asinf+0x48>
 80104cc:	eeb0 0a48 	vmov.f32	s0, s16
 80104d0:	f000 f8d6 	bl	8010680 <fabsf>
 80104d4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80104d8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80104dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104e0:	dd0a      	ble.n	80104f8 <asinf+0x48>
 80104e2:	f002 f94d 	bl	8012780 <__errno>
 80104e6:	ecbd 8b02 	vpop	{d8}
 80104ea:	2321      	movs	r3, #33	@ 0x21
 80104ec:	6003      	str	r3, [r0, #0]
 80104ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80104f2:	4804      	ldr	r0, [pc, #16]	@ (8010504 <asinf+0x54>)
 80104f4:	f000 b928 	b.w	8010748 <nanf>
 80104f8:	eeb0 0a68 	vmov.f32	s0, s17
 80104fc:	ecbd 8b02 	vpop	{d8}
 8010500:	bd08      	pop	{r3, pc}
 8010502:	bf00      	nop
 8010504:	08014d10 	.word	0x08014d10

08010508 <atan2f>:
 8010508:	f000 baac 	b.w	8010a64 <__ieee754_atan2f>

0801050c <powf>:
 801050c:	b508      	push	{r3, lr}
 801050e:	ed2d 8b04 	vpush	{d8-d9}
 8010512:	eeb0 8a60 	vmov.f32	s16, s1
 8010516:	eeb0 9a40 	vmov.f32	s18, s0
 801051a:	f000 fb43 	bl	8010ba4 <__ieee754_powf>
 801051e:	eeb4 8a48 	vcmp.f32	s16, s16
 8010522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010526:	eef0 8a40 	vmov.f32	s17, s0
 801052a:	d63e      	bvs.n	80105aa <powf+0x9e>
 801052c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8010530:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010534:	d112      	bne.n	801055c <powf+0x50>
 8010536:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801053a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801053e:	d039      	beq.n	80105b4 <powf+0xa8>
 8010540:	eeb0 0a48 	vmov.f32	s0, s16
 8010544:	f000 f8ea 	bl	801071c <finitef>
 8010548:	b378      	cbz	r0, 80105aa <powf+0x9e>
 801054a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801054e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010552:	d52a      	bpl.n	80105aa <powf+0x9e>
 8010554:	f002 f914 	bl	8012780 <__errno>
 8010558:	2322      	movs	r3, #34	@ 0x22
 801055a:	e014      	b.n	8010586 <powf+0x7a>
 801055c:	f000 f8de 	bl	801071c <finitef>
 8010560:	b998      	cbnz	r0, 801058a <powf+0x7e>
 8010562:	eeb0 0a49 	vmov.f32	s0, s18
 8010566:	f000 f8d9 	bl	801071c <finitef>
 801056a:	b170      	cbz	r0, 801058a <powf+0x7e>
 801056c:	eeb0 0a48 	vmov.f32	s0, s16
 8010570:	f000 f8d4 	bl	801071c <finitef>
 8010574:	b148      	cbz	r0, 801058a <powf+0x7e>
 8010576:	eef4 8a68 	vcmp.f32	s17, s17
 801057a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801057e:	d7e9      	bvc.n	8010554 <powf+0x48>
 8010580:	f002 f8fe 	bl	8012780 <__errno>
 8010584:	2321      	movs	r3, #33	@ 0x21
 8010586:	6003      	str	r3, [r0, #0]
 8010588:	e00f      	b.n	80105aa <powf+0x9e>
 801058a:	eef5 8a40 	vcmp.f32	s17, #0.0
 801058e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010592:	d10a      	bne.n	80105aa <powf+0x9e>
 8010594:	eeb0 0a49 	vmov.f32	s0, s18
 8010598:	f000 f8c0 	bl	801071c <finitef>
 801059c:	b128      	cbz	r0, 80105aa <powf+0x9e>
 801059e:	eeb0 0a48 	vmov.f32	s0, s16
 80105a2:	f000 f8bb 	bl	801071c <finitef>
 80105a6:	2800      	cmp	r0, #0
 80105a8:	d1d4      	bne.n	8010554 <powf+0x48>
 80105aa:	eeb0 0a68 	vmov.f32	s0, s17
 80105ae:	ecbd 8b04 	vpop	{d8-d9}
 80105b2:	bd08      	pop	{r3, pc}
 80105b4:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80105b8:	e7f7      	b.n	80105aa <powf+0x9e>
	...

080105bc <sqrtf>:
 80105bc:	b508      	push	{r3, lr}
 80105be:	ed2d 8b02 	vpush	{d8}
 80105c2:	eeb0 8a40 	vmov.f32	s16, s0
 80105c6:	f000 f8c5 	bl	8010754 <__ieee754_sqrtf>
 80105ca:	eeb4 8a48 	vcmp.f32	s16, s16
 80105ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105d2:	d60c      	bvs.n	80105ee <sqrtf+0x32>
 80105d4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80105f4 <sqrtf+0x38>
 80105d8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80105dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105e0:	d505      	bpl.n	80105ee <sqrtf+0x32>
 80105e2:	f002 f8cd 	bl	8012780 <__errno>
 80105e6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80105ea:	2321      	movs	r3, #33	@ 0x21
 80105ec:	6003      	str	r3, [r0, #0]
 80105ee:	ecbd 8b02 	vpop	{d8}
 80105f2:	bd08      	pop	{r3, pc}
 80105f4:	00000000 	.word	0x00000000

080105f8 <cosf>:
 80105f8:	ee10 3a10 	vmov	r3, s0
 80105fc:	b507      	push	{r0, r1, r2, lr}
 80105fe:	4a1e      	ldr	r2, [pc, #120]	@ (8010678 <cosf+0x80>)
 8010600:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010604:	4293      	cmp	r3, r2
 8010606:	d806      	bhi.n	8010616 <cosf+0x1e>
 8010608:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 801067c <cosf+0x84>
 801060c:	b003      	add	sp, #12
 801060e:	f85d eb04 	ldr.w	lr, [sp], #4
 8010612:	f000 b8a3 	b.w	801075c <__kernel_cosf>
 8010616:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801061a:	d304      	bcc.n	8010626 <cosf+0x2e>
 801061c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010620:	b003      	add	sp, #12
 8010622:	f85d fb04 	ldr.w	pc, [sp], #4
 8010626:	4668      	mov	r0, sp
 8010628:	f000 fd8a 	bl	8011140 <__ieee754_rem_pio2f>
 801062c:	f000 0003 	and.w	r0, r0, #3
 8010630:	2801      	cmp	r0, #1
 8010632:	d009      	beq.n	8010648 <cosf+0x50>
 8010634:	2802      	cmp	r0, #2
 8010636:	d010      	beq.n	801065a <cosf+0x62>
 8010638:	b9b0      	cbnz	r0, 8010668 <cosf+0x70>
 801063a:	eddd 0a01 	vldr	s1, [sp, #4]
 801063e:	ed9d 0a00 	vldr	s0, [sp]
 8010642:	f000 f88b 	bl	801075c <__kernel_cosf>
 8010646:	e7eb      	b.n	8010620 <cosf+0x28>
 8010648:	eddd 0a01 	vldr	s1, [sp, #4]
 801064c:	ed9d 0a00 	vldr	s0, [sp]
 8010650:	f000 f8dc 	bl	801080c <__kernel_sinf>
 8010654:	eeb1 0a40 	vneg.f32	s0, s0
 8010658:	e7e2      	b.n	8010620 <cosf+0x28>
 801065a:	eddd 0a01 	vldr	s1, [sp, #4]
 801065e:	ed9d 0a00 	vldr	s0, [sp]
 8010662:	f000 f87b 	bl	801075c <__kernel_cosf>
 8010666:	e7f5      	b.n	8010654 <cosf+0x5c>
 8010668:	eddd 0a01 	vldr	s1, [sp, #4]
 801066c:	ed9d 0a00 	vldr	s0, [sp]
 8010670:	2001      	movs	r0, #1
 8010672:	f000 f8cb 	bl	801080c <__kernel_sinf>
 8010676:	e7d3      	b.n	8010620 <cosf+0x28>
 8010678:	3f490fd8 	.word	0x3f490fd8
 801067c:	00000000 	.word	0x00000000

08010680 <fabsf>:
 8010680:	ee10 3a10 	vmov	r3, s0
 8010684:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010688:	ee00 3a10 	vmov	s0, r3
 801068c:	4770      	bx	lr
	...

08010690 <sinf>:
 8010690:	ee10 3a10 	vmov	r3, s0
 8010694:	b507      	push	{r0, r1, r2, lr}
 8010696:	4a1f      	ldr	r2, [pc, #124]	@ (8010714 <sinf+0x84>)
 8010698:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801069c:	4293      	cmp	r3, r2
 801069e:	d807      	bhi.n	80106b0 <sinf+0x20>
 80106a0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8010718 <sinf+0x88>
 80106a4:	2000      	movs	r0, #0
 80106a6:	b003      	add	sp, #12
 80106a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80106ac:	f000 b8ae 	b.w	801080c <__kernel_sinf>
 80106b0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80106b4:	d304      	bcc.n	80106c0 <sinf+0x30>
 80106b6:	ee30 0a40 	vsub.f32	s0, s0, s0
 80106ba:	b003      	add	sp, #12
 80106bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80106c0:	4668      	mov	r0, sp
 80106c2:	f000 fd3d 	bl	8011140 <__ieee754_rem_pio2f>
 80106c6:	f000 0003 	and.w	r0, r0, #3
 80106ca:	2801      	cmp	r0, #1
 80106cc:	d00a      	beq.n	80106e4 <sinf+0x54>
 80106ce:	2802      	cmp	r0, #2
 80106d0:	d00f      	beq.n	80106f2 <sinf+0x62>
 80106d2:	b9c0      	cbnz	r0, 8010706 <sinf+0x76>
 80106d4:	eddd 0a01 	vldr	s1, [sp, #4]
 80106d8:	ed9d 0a00 	vldr	s0, [sp]
 80106dc:	2001      	movs	r0, #1
 80106de:	f000 f895 	bl	801080c <__kernel_sinf>
 80106e2:	e7ea      	b.n	80106ba <sinf+0x2a>
 80106e4:	eddd 0a01 	vldr	s1, [sp, #4]
 80106e8:	ed9d 0a00 	vldr	s0, [sp]
 80106ec:	f000 f836 	bl	801075c <__kernel_cosf>
 80106f0:	e7e3      	b.n	80106ba <sinf+0x2a>
 80106f2:	eddd 0a01 	vldr	s1, [sp, #4]
 80106f6:	ed9d 0a00 	vldr	s0, [sp]
 80106fa:	2001      	movs	r0, #1
 80106fc:	f000 f886 	bl	801080c <__kernel_sinf>
 8010700:	eeb1 0a40 	vneg.f32	s0, s0
 8010704:	e7d9      	b.n	80106ba <sinf+0x2a>
 8010706:	eddd 0a01 	vldr	s1, [sp, #4]
 801070a:	ed9d 0a00 	vldr	s0, [sp]
 801070e:	f000 f825 	bl	801075c <__kernel_cosf>
 8010712:	e7f5      	b.n	8010700 <sinf+0x70>
 8010714:	3f490fd8 	.word	0x3f490fd8
 8010718:	00000000 	.word	0x00000000

0801071c <finitef>:
 801071c:	ee10 3a10 	vmov	r3, s0
 8010720:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8010724:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8010728:	bfac      	ite	ge
 801072a:	2000      	movge	r0, #0
 801072c:	2001      	movlt	r0, #1
 801072e:	4770      	bx	lr

08010730 <copysignf>:
 8010730:	ee10 2a10 	vmov	r2, s0
 8010734:	ee10 3a90 	vmov	r3, s1
 8010738:	f362 031e 	bfi	r3, r2, #0, #31
 801073c:	ee00 3a90 	vmov	s1, r3
 8010740:	eeb0 0a60 	vmov.f32	s0, s1
 8010744:	4770      	bx	lr
	...

08010748 <nanf>:
 8010748:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010750 <nanf+0x8>
 801074c:	4770      	bx	lr
 801074e:	bf00      	nop
 8010750:	7fc00000 	.word	0x7fc00000

08010754 <__ieee754_sqrtf>:
 8010754:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010758:	4770      	bx	lr
	...

0801075c <__kernel_cosf>:
 801075c:	ee10 3a10 	vmov	r3, s0
 8010760:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010764:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8010768:	eef0 6a40 	vmov.f32	s13, s0
 801076c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010770:	d204      	bcs.n	801077c <__kernel_cosf+0x20>
 8010772:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8010776:	ee17 2a90 	vmov	r2, s15
 801077a:	b342      	cbz	r2, 80107ce <__kernel_cosf+0x72>
 801077c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8010780:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80107ec <__kernel_cosf+0x90>
 8010784:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80107f0 <__kernel_cosf+0x94>
 8010788:	4a1a      	ldr	r2, [pc, #104]	@ (80107f4 <__kernel_cosf+0x98>)
 801078a:	eea7 6a27 	vfma.f32	s12, s14, s15
 801078e:	4293      	cmp	r3, r2
 8010790:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80107f8 <__kernel_cosf+0x9c>
 8010794:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010798:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80107fc <__kernel_cosf+0xa0>
 801079c:	eea7 6a87 	vfma.f32	s12, s15, s14
 80107a0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8010800 <__kernel_cosf+0xa4>
 80107a4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80107a8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8010804 <__kernel_cosf+0xa8>
 80107ac:	eea7 6a87 	vfma.f32	s12, s15, s14
 80107b0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80107b4:	ee26 6a07 	vmul.f32	s12, s12, s14
 80107b8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80107bc:	eee7 0a06 	vfma.f32	s1, s14, s12
 80107c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80107c4:	d804      	bhi.n	80107d0 <__kernel_cosf+0x74>
 80107c6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80107ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 80107ce:	4770      	bx	lr
 80107d0:	4a0d      	ldr	r2, [pc, #52]	@ (8010808 <__kernel_cosf+0xac>)
 80107d2:	4293      	cmp	r3, r2
 80107d4:	bf9a      	itte	ls
 80107d6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80107da:	ee07 3a10 	vmovls	s14, r3
 80107de:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80107e2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80107e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80107ea:	e7ec      	b.n	80107c6 <__kernel_cosf+0x6a>
 80107ec:	ad47d74e 	.word	0xad47d74e
 80107f0:	310f74f6 	.word	0x310f74f6
 80107f4:	3e999999 	.word	0x3e999999
 80107f8:	b493f27c 	.word	0xb493f27c
 80107fc:	37d00d01 	.word	0x37d00d01
 8010800:	bab60b61 	.word	0xbab60b61
 8010804:	3d2aaaab 	.word	0x3d2aaaab
 8010808:	3f480000 	.word	0x3f480000

0801080c <__kernel_sinf>:
 801080c:	ee10 3a10 	vmov	r3, s0
 8010810:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010814:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8010818:	d204      	bcs.n	8010824 <__kernel_sinf+0x18>
 801081a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801081e:	ee17 3a90 	vmov	r3, s15
 8010822:	b35b      	cbz	r3, 801087c <__kernel_sinf+0x70>
 8010824:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010828:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010880 <__kernel_sinf+0x74>
 801082c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8010884 <__kernel_sinf+0x78>
 8010830:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010834:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8010888 <__kernel_sinf+0x7c>
 8010838:	eee6 7a07 	vfma.f32	s15, s12, s14
 801083c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 801088c <__kernel_sinf+0x80>
 8010840:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010844:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8010890 <__kernel_sinf+0x84>
 8010848:	ee60 6a07 	vmul.f32	s13, s0, s14
 801084c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010850:	b930      	cbnz	r0, 8010860 <__kernel_sinf+0x54>
 8010852:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8010894 <__kernel_sinf+0x88>
 8010856:	eea7 6a27 	vfma.f32	s12, s14, s15
 801085a:	eea6 0a26 	vfma.f32	s0, s12, s13
 801085e:	4770      	bx	lr
 8010860:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8010864:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8010868:	eee0 7a86 	vfma.f32	s15, s1, s12
 801086c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8010870:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8010898 <__kernel_sinf+0x8c>
 8010874:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8010878:	ee30 0a60 	vsub.f32	s0, s0, s1
 801087c:	4770      	bx	lr
 801087e:	bf00      	nop
 8010880:	2f2ec9d3 	.word	0x2f2ec9d3
 8010884:	b2d72f34 	.word	0xb2d72f34
 8010888:	3638ef1b 	.word	0x3638ef1b
 801088c:	b9500d01 	.word	0xb9500d01
 8010890:	3c088889 	.word	0x3c088889
 8010894:	be2aaaab 	.word	0xbe2aaaab
 8010898:	3e2aaaab 	.word	0x3e2aaaab

0801089c <__ieee754_asinf>:
 801089c:	b538      	push	{r3, r4, r5, lr}
 801089e:	ee10 5a10 	vmov	r5, s0
 80108a2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80108a6:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80108aa:	ed2d 8b04 	vpush	{d8-d9}
 80108ae:	d10c      	bne.n	80108ca <__ieee754_asinf+0x2e>
 80108b0:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8010a24 <__ieee754_asinf+0x188>
 80108b4:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8010a28 <__ieee754_asinf+0x18c>
 80108b8:	ee60 7a27 	vmul.f32	s15, s0, s15
 80108bc:	eee0 7a07 	vfma.f32	s15, s0, s14
 80108c0:	eeb0 0a67 	vmov.f32	s0, s15
 80108c4:	ecbd 8b04 	vpop	{d8-d9}
 80108c8:	bd38      	pop	{r3, r4, r5, pc}
 80108ca:	d904      	bls.n	80108d6 <__ieee754_asinf+0x3a>
 80108cc:	ee70 7a40 	vsub.f32	s15, s0, s0
 80108d0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80108d4:	e7f6      	b.n	80108c4 <__ieee754_asinf+0x28>
 80108d6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80108da:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80108de:	d20b      	bcs.n	80108f8 <__ieee754_asinf+0x5c>
 80108e0:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80108e4:	d252      	bcs.n	801098c <__ieee754_asinf+0xf0>
 80108e6:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8010a2c <__ieee754_asinf+0x190>
 80108ea:	ee70 7a27 	vadd.f32	s15, s0, s15
 80108ee:	eef4 7ae8 	vcmpe.f32	s15, s17
 80108f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108f6:	dce5      	bgt.n	80108c4 <__ieee754_asinf+0x28>
 80108f8:	f7ff fec2 	bl	8010680 <fabsf>
 80108fc:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8010900:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010904:	ee28 8a27 	vmul.f32	s16, s16, s15
 8010908:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8010a30 <__ieee754_asinf+0x194>
 801090c:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8010a34 <__ieee754_asinf+0x198>
 8010910:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8010a38 <__ieee754_asinf+0x19c>
 8010914:	eea8 7a27 	vfma.f32	s14, s16, s15
 8010918:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8010a3c <__ieee754_asinf+0x1a0>
 801091c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8010920:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8010a40 <__ieee754_asinf+0x1a4>
 8010924:	eea7 7a88 	vfma.f32	s14, s15, s16
 8010928:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8010a44 <__ieee754_asinf+0x1a8>
 801092c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8010930:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8010a48 <__ieee754_asinf+0x1ac>
 8010934:	eea7 9a88 	vfma.f32	s18, s15, s16
 8010938:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8010a4c <__ieee754_asinf+0x1b0>
 801093c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8010940:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8010a50 <__ieee754_asinf+0x1b4>
 8010944:	eea7 7a88 	vfma.f32	s14, s15, s16
 8010948:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8010a54 <__ieee754_asinf+0x1b8>
 801094c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8010950:	eeb0 0a48 	vmov.f32	s0, s16
 8010954:	eee7 8a88 	vfma.f32	s17, s15, s16
 8010958:	f7ff fefc 	bl	8010754 <__ieee754_sqrtf>
 801095c:	4b3e      	ldr	r3, [pc, #248]	@ (8010a58 <__ieee754_asinf+0x1bc>)
 801095e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8010962:	429c      	cmp	r4, r3
 8010964:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8010968:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801096c:	d93d      	bls.n	80109ea <__ieee754_asinf+0x14e>
 801096e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8010972:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8010a5c <__ieee754_asinf+0x1c0>
 8010976:	eee0 7a26 	vfma.f32	s15, s0, s13
 801097a:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8010a28 <__ieee754_asinf+0x18c>
 801097e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010982:	2d00      	cmp	r5, #0
 8010984:	bfd8      	it	le
 8010986:	eeb1 0a40 	vnegle.f32	s0, s0
 801098a:	e79b      	b.n	80108c4 <__ieee754_asinf+0x28>
 801098c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8010990:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8010a34 <__ieee754_asinf+0x198>
 8010994:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8010a30 <__ieee754_asinf+0x194>
 8010998:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8010a48 <__ieee754_asinf+0x1ac>
 801099c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80109a0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8010a3c <__ieee754_asinf+0x1a0>
 80109a4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80109a8:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8010a40 <__ieee754_asinf+0x1a4>
 80109ac:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80109b0:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8010a44 <__ieee754_asinf+0x1a8>
 80109b4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80109b8:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8010a38 <__ieee754_asinf+0x19c>
 80109bc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80109c0:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8010a4c <__ieee754_asinf+0x1b0>
 80109c4:	eee7 6a86 	vfma.f32	s13, s15, s12
 80109c8:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8010a50 <__ieee754_asinf+0x1b4>
 80109cc:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80109d0:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8010a54 <__ieee754_asinf+0x1b8>
 80109d4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80109d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80109dc:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80109e0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80109e4:	eea0 0a27 	vfma.f32	s0, s0, s15
 80109e8:	e76c      	b.n	80108c4 <__ieee754_asinf+0x28>
 80109ea:	ee10 3a10 	vmov	r3, s0
 80109ee:	f36f 030b 	bfc	r3, #0, #12
 80109f2:	ee07 3a10 	vmov	s14, r3
 80109f6:	eea7 8a47 	vfms.f32	s16, s14, s14
 80109fa:	ee70 5a00 	vadd.f32	s11, s0, s0
 80109fe:	ee30 0a07 	vadd.f32	s0, s0, s14
 8010a02:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8010a24 <__ieee754_asinf+0x188>
 8010a06:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8010a0a:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8010a60 <__ieee754_asinf+0x1c4>
 8010a0e:	eee5 7a66 	vfms.f32	s15, s10, s13
 8010a12:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8010a16:	eeb0 6a40 	vmov.f32	s12, s0
 8010a1a:	eea7 6a66 	vfms.f32	s12, s14, s13
 8010a1e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8010a22:	e7ac      	b.n	801097e <__ieee754_asinf+0xe2>
 8010a24:	b33bbd2e 	.word	0xb33bbd2e
 8010a28:	3fc90fdb 	.word	0x3fc90fdb
 8010a2c:	7149f2ca 	.word	0x7149f2ca
 8010a30:	3a4f7f04 	.word	0x3a4f7f04
 8010a34:	3811ef08 	.word	0x3811ef08
 8010a38:	3e2aaaab 	.word	0x3e2aaaab
 8010a3c:	bd241146 	.word	0xbd241146
 8010a40:	3e4e0aa8 	.word	0x3e4e0aa8
 8010a44:	bea6b090 	.word	0xbea6b090
 8010a48:	3d9dc62e 	.word	0x3d9dc62e
 8010a4c:	bf303361 	.word	0xbf303361
 8010a50:	4001572d 	.word	0x4001572d
 8010a54:	c019d139 	.word	0xc019d139
 8010a58:	3f799999 	.word	0x3f799999
 8010a5c:	333bbd2e 	.word	0x333bbd2e
 8010a60:	3f490fdb 	.word	0x3f490fdb

08010a64 <__ieee754_atan2f>:
 8010a64:	ee10 2a90 	vmov	r2, s1
 8010a68:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8010a6c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010a70:	b510      	push	{r4, lr}
 8010a72:	eef0 7a40 	vmov.f32	s15, s0
 8010a76:	d806      	bhi.n	8010a86 <__ieee754_atan2f+0x22>
 8010a78:	ee10 0a10 	vmov	r0, s0
 8010a7c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8010a80:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010a84:	d904      	bls.n	8010a90 <__ieee754_atan2f+0x2c>
 8010a86:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8010a8a:	eeb0 0a67 	vmov.f32	s0, s15
 8010a8e:	bd10      	pop	{r4, pc}
 8010a90:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8010a94:	d103      	bne.n	8010a9e <__ieee754_atan2f+0x3a>
 8010a96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010a9a:	f000 bc81 	b.w	80113a0 <atanf>
 8010a9e:	1794      	asrs	r4, r2, #30
 8010aa0:	f004 0402 	and.w	r4, r4, #2
 8010aa4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8010aa8:	b943      	cbnz	r3, 8010abc <__ieee754_atan2f+0x58>
 8010aaa:	2c02      	cmp	r4, #2
 8010aac:	d05e      	beq.n	8010b6c <__ieee754_atan2f+0x108>
 8010aae:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010b80 <__ieee754_atan2f+0x11c>
 8010ab2:	2c03      	cmp	r4, #3
 8010ab4:	bf08      	it	eq
 8010ab6:	eef0 7a47 	vmoveq.f32	s15, s14
 8010aba:	e7e6      	b.n	8010a8a <__ieee754_atan2f+0x26>
 8010abc:	b941      	cbnz	r1, 8010ad0 <__ieee754_atan2f+0x6c>
 8010abe:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8010b84 <__ieee754_atan2f+0x120>
 8010ac2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010b88 <__ieee754_atan2f+0x124>
 8010ac6:	2800      	cmp	r0, #0
 8010ac8:	bfa8      	it	ge
 8010aca:	eef0 7a47 	vmovge.f32	s15, s14
 8010ace:	e7dc      	b.n	8010a8a <__ieee754_atan2f+0x26>
 8010ad0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010ad4:	d110      	bne.n	8010af8 <__ieee754_atan2f+0x94>
 8010ad6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010ada:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 8010ade:	d107      	bne.n	8010af0 <__ieee754_atan2f+0x8c>
 8010ae0:	2c02      	cmp	r4, #2
 8010ae2:	d846      	bhi.n	8010b72 <__ieee754_atan2f+0x10e>
 8010ae4:	4b29      	ldr	r3, [pc, #164]	@ (8010b8c <__ieee754_atan2f+0x128>)
 8010ae6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010aea:	edd3 7a00 	vldr	s15, [r3]
 8010aee:	e7cc      	b.n	8010a8a <__ieee754_atan2f+0x26>
 8010af0:	2c02      	cmp	r4, #2
 8010af2:	d841      	bhi.n	8010b78 <__ieee754_atan2f+0x114>
 8010af4:	4b26      	ldr	r3, [pc, #152]	@ (8010b90 <__ieee754_atan2f+0x12c>)
 8010af6:	e7f6      	b.n	8010ae6 <__ieee754_atan2f+0x82>
 8010af8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010afc:	d0df      	beq.n	8010abe <__ieee754_atan2f+0x5a>
 8010afe:	1a5b      	subs	r3, r3, r1
 8010b00:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8010b04:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8010b08:	da1a      	bge.n	8010b40 <__ieee754_atan2f+0xdc>
 8010b0a:	2a00      	cmp	r2, #0
 8010b0c:	da01      	bge.n	8010b12 <__ieee754_atan2f+0xae>
 8010b0e:	313c      	adds	r1, #60	@ 0x3c
 8010b10:	db19      	blt.n	8010b46 <__ieee754_atan2f+0xe2>
 8010b12:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8010b16:	f7ff fdb3 	bl	8010680 <fabsf>
 8010b1a:	f000 fc41 	bl	80113a0 <atanf>
 8010b1e:	eef0 7a40 	vmov.f32	s15, s0
 8010b22:	2c01      	cmp	r4, #1
 8010b24:	d012      	beq.n	8010b4c <__ieee754_atan2f+0xe8>
 8010b26:	2c02      	cmp	r4, #2
 8010b28:	d017      	beq.n	8010b5a <__ieee754_atan2f+0xf6>
 8010b2a:	2c00      	cmp	r4, #0
 8010b2c:	d0ad      	beq.n	8010a8a <__ieee754_atan2f+0x26>
 8010b2e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8010b94 <__ieee754_atan2f+0x130>
 8010b32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010b36:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8010b98 <__ieee754_atan2f+0x134>
 8010b3a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010b3e:	e7a4      	b.n	8010a8a <__ieee754_atan2f+0x26>
 8010b40:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8010b88 <__ieee754_atan2f+0x124>
 8010b44:	e7ed      	b.n	8010b22 <__ieee754_atan2f+0xbe>
 8010b46:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010b9c <__ieee754_atan2f+0x138>
 8010b4a:	e7ea      	b.n	8010b22 <__ieee754_atan2f+0xbe>
 8010b4c:	ee17 3a90 	vmov	r3, s15
 8010b50:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8010b54:	ee07 3a90 	vmov	s15, r3
 8010b58:	e797      	b.n	8010a8a <__ieee754_atan2f+0x26>
 8010b5a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8010b94 <__ieee754_atan2f+0x130>
 8010b5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010b62:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8010b98 <__ieee754_atan2f+0x134>
 8010b66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010b6a:	e78e      	b.n	8010a8a <__ieee754_atan2f+0x26>
 8010b6c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8010b98 <__ieee754_atan2f+0x134>
 8010b70:	e78b      	b.n	8010a8a <__ieee754_atan2f+0x26>
 8010b72:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8010ba0 <__ieee754_atan2f+0x13c>
 8010b76:	e788      	b.n	8010a8a <__ieee754_atan2f+0x26>
 8010b78:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8010b9c <__ieee754_atan2f+0x138>
 8010b7c:	e785      	b.n	8010a8a <__ieee754_atan2f+0x26>
 8010b7e:	bf00      	nop
 8010b80:	c0490fdb 	.word	0xc0490fdb
 8010b84:	bfc90fdb 	.word	0xbfc90fdb
 8010b88:	3fc90fdb 	.word	0x3fc90fdb
 8010b8c:	08014d20 	.word	0x08014d20
 8010b90:	08014d14 	.word	0x08014d14
 8010b94:	33bbbd2e 	.word	0x33bbbd2e
 8010b98:	40490fdb 	.word	0x40490fdb
 8010b9c:	00000000 	.word	0x00000000
 8010ba0:	3f490fdb 	.word	0x3f490fdb

08010ba4 <__ieee754_powf>:
 8010ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ba8:	ee10 4a90 	vmov	r4, s1
 8010bac:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8010bb0:	ed2d 8b02 	vpush	{d8}
 8010bb4:	ee10 6a10 	vmov	r6, s0
 8010bb8:	eeb0 8a40 	vmov.f32	s16, s0
 8010bbc:	eef0 8a60 	vmov.f32	s17, s1
 8010bc0:	d10c      	bne.n	8010bdc <__ieee754_powf+0x38>
 8010bc2:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8010bc6:	0076      	lsls	r6, r6, #1
 8010bc8:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8010bcc:	f240 8274 	bls.w	80110b8 <__ieee754_powf+0x514>
 8010bd0:	ee38 0a28 	vadd.f32	s0, s16, s17
 8010bd4:	ecbd 8b02 	vpop	{d8}
 8010bd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010bdc:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8010be0:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8010be4:	d802      	bhi.n	8010bec <__ieee754_powf+0x48>
 8010be6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8010bea:	d908      	bls.n	8010bfe <__ieee754_powf+0x5a>
 8010bec:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8010bf0:	d1ee      	bne.n	8010bd0 <__ieee754_powf+0x2c>
 8010bf2:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8010bf6:	0064      	lsls	r4, r4, #1
 8010bf8:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8010bfc:	e7e6      	b.n	8010bcc <__ieee754_powf+0x28>
 8010bfe:	2e00      	cmp	r6, #0
 8010c00:	da1f      	bge.n	8010c42 <__ieee754_powf+0x9e>
 8010c02:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8010c06:	f080 8260 	bcs.w	80110ca <__ieee754_powf+0x526>
 8010c0a:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8010c0e:	d32f      	bcc.n	8010c70 <__ieee754_powf+0xcc>
 8010c10:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8010c14:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8010c18:	fa49 f503 	asr.w	r5, r9, r3
 8010c1c:	fa05 f303 	lsl.w	r3, r5, r3
 8010c20:	454b      	cmp	r3, r9
 8010c22:	d123      	bne.n	8010c6c <__ieee754_powf+0xc8>
 8010c24:	f005 0501 	and.w	r5, r5, #1
 8010c28:	f1c5 0502 	rsb	r5, r5, #2
 8010c2c:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8010c30:	d11f      	bne.n	8010c72 <__ieee754_powf+0xce>
 8010c32:	2c00      	cmp	r4, #0
 8010c34:	f280 8246 	bge.w	80110c4 <__ieee754_powf+0x520>
 8010c38:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010c3c:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8010c40:	e7c8      	b.n	8010bd4 <__ieee754_powf+0x30>
 8010c42:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8010c46:	d111      	bne.n	8010c6c <__ieee754_powf+0xc8>
 8010c48:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8010c4c:	f000 8234 	beq.w	80110b8 <__ieee754_powf+0x514>
 8010c50:	d906      	bls.n	8010c60 <__ieee754_powf+0xbc>
 8010c52:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8010f68 <__ieee754_powf+0x3c4>
 8010c56:	2c00      	cmp	r4, #0
 8010c58:	bfa8      	it	ge
 8010c5a:	eeb0 0a68 	vmovge.f32	s0, s17
 8010c5e:	e7b9      	b.n	8010bd4 <__ieee754_powf+0x30>
 8010c60:	2c00      	cmp	r4, #0
 8010c62:	f280 822c 	bge.w	80110be <__ieee754_powf+0x51a>
 8010c66:	eeb1 0a68 	vneg.f32	s0, s17
 8010c6a:	e7b3      	b.n	8010bd4 <__ieee754_powf+0x30>
 8010c6c:	2500      	movs	r5, #0
 8010c6e:	e7dd      	b.n	8010c2c <__ieee754_powf+0x88>
 8010c70:	2500      	movs	r5, #0
 8010c72:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8010c76:	d102      	bne.n	8010c7e <__ieee754_powf+0xda>
 8010c78:	ee28 0a08 	vmul.f32	s0, s16, s16
 8010c7c:	e7aa      	b.n	8010bd4 <__ieee754_powf+0x30>
 8010c7e:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8010c82:	f040 8227 	bne.w	80110d4 <__ieee754_powf+0x530>
 8010c86:	2e00      	cmp	r6, #0
 8010c88:	f2c0 8224 	blt.w	80110d4 <__ieee754_powf+0x530>
 8010c8c:	eeb0 0a48 	vmov.f32	s0, s16
 8010c90:	ecbd 8b02 	vpop	{d8}
 8010c94:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c98:	f7ff bd5c 	b.w	8010754 <__ieee754_sqrtf>
 8010c9c:	2d01      	cmp	r5, #1
 8010c9e:	d199      	bne.n	8010bd4 <__ieee754_powf+0x30>
 8010ca0:	eeb1 0a40 	vneg.f32	s0, s0
 8010ca4:	e796      	b.n	8010bd4 <__ieee754_powf+0x30>
 8010ca6:	0ff0      	lsrs	r0, r6, #31
 8010ca8:	3801      	subs	r0, #1
 8010caa:	ea55 0300 	orrs.w	r3, r5, r0
 8010cae:	d104      	bne.n	8010cba <__ieee754_powf+0x116>
 8010cb0:	ee38 8a48 	vsub.f32	s16, s16, s16
 8010cb4:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8010cb8:	e78c      	b.n	8010bd4 <__ieee754_powf+0x30>
 8010cba:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8010cbe:	d96d      	bls.n	8010d9c <__ieee754_powf+0x1f8>
 8010cc0:	4baa      	ldr	r3, [pc, #680]	@ (8010f6c <__ieee754_powf+0x3c8>)
 8010cc2:	4598      	cmp	r8, r3
 8010cc4:	d808      	bhi.n	8010cd8 <__ieee754_powf+0x134>
 8010cc6:	2c00      	cmp	r4, #0
 8010cc8:	da0b      	bge.n	8010ce2 <__ieee754_powf+0x13e>
 8010cca:	2000      	movs	r0, #0
 8010ccc:	ecbd 8b02 	vpop	{d8}
 8010cd0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010cd4:	f000 bcbe 	b.w	8011654 <__math_oflowf>
 8010cd8:	4ba5      	ldr	r3, [pc, #660]	@ (8010f70 <__ieee754_powf+0x3cc>)
 8010cda:	4598      	cmp	r8, r3
 8010cdc:	d908      	bls.n	8010cf0 <__ieee754_powf+0x14c>
 8010cde:	2c00      	cmp	r4, #0
 8010ce0:	dcf3      	bgt.n	8010cca <__ieee754_powf+0x126>
 8010ce2:	2000      	movs	r0, #0
 8010ce4:	ecbd 8b02 	vpop	{d8}
 8010ce8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010cec:	f000 bcac 	b.w	8011648 <__math_uflowf>
 8010cf0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010cf4:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010cf8:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8010f74 <__ieee754_powf+0x3d0>
 8010cfc:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8010d00:	eee0 6a67 	vfms.f32	s13, s0, s15
 8010d04:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010d08:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8010d0c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010d10:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8010f78 <__ieee754_powf+0x3d4>
 8010d14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010d18:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8010f7c <__ieee754_powf+0x3d8>
 8010d1c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8010d20:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8010f80 <__ieee754_powf+0x3dc>
 8010d24:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010d28:	eeb0 7a67 	vmov.f32	s14, s15
 8010d2c:	eea0 7a26 	vfma.f32	s14, s0, s13
 8010d30:	ee17 3a10 	vmov	r3, s14
 8010d34:	f36f 030b 	bfc	r3, #0, #12
 8010d38:	ee07 3a10 	vmov	s14, r3
 8010d3c:	eeb0 6a47 	vmov.f32	s12, s14
 8010d40:	eea0 6a66 	vfms.f32	s12, s0, s13
 8010d44:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8010d48:	3d01      	subs	r5, #1
 8010d4a:	4305      	orrs	r5, r0
 8010d4c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010d50:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8010d54:	f36f 040b 	bfc	r4, #0, #12
 8010d58:	bf18      	it	ne
 8010d5a:	eeb0 8a66 	vmovne.f32	s16, s13
 8010d5e:	ee06 4a90 	vmov	s13, r4
 8010d62:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8010d66:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8010d6a:	ee67 7a26 	vmul.f32	s15, s14, s13
 8010d6e:	eee6 0a07 	vfma.f32	s1, s12, s14
 8010d72:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8010d76:	ee17 1a10 	vmov	r1, s14
 8010d7a:	2900      	cmp	r1, #0
 8010d7c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010d80:	f340 80dd 	ble.w	8010f3e <__ieee754_powf+0x39a>
 8010d84:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8010d88:	f240 80ca 	bls.w	8010f20 <__ieee754_powf+0x37c>
 8010d8c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d94:	bf4c      	ite	mi
 8010d96:	2001      	movmi	r0, #1
 8010d98:	2000      	movpl	r0, #0
 8010d9a:	e797      	b.n	8010ccc <__ieee754_powf+0x128>
 8010d9c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8010da0:	bf01      	itttt	eq
 8010da2:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8010f84 <__ieee754_powf+0x3e0>
 8010da6:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8010daa:	f06f 0317 	mvneq.w	r3, #23
 8010dae:	ee17 7a90 	vmoveq	r7, s15
 8010db2:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8010db6:	bf18      	it	ne
 8010db8:	2300      	movne	r3, #0
 8010dba:	3a7f      	subs	r2, #127	@ 0x7f
 8010dbc:	441a      	add	r2, r3
 8010dbe:	4b72      	ldr	r3, [pc, #456]	@ (8010f88 <__ieee754_powf+0x3e4>)
 8010dc0:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8010dc4:	429f      	cmp	r7, r3
 8010dc6:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8010dca:	dd06      	ble.n	8010dda <__ieee754_powf+0x236>
 8010dcc:	4b6f      	ldr	r3, [pc, #444]	@ (8010f8c <__ieee754_powf+0x3e8>)
 8010dce:	429f      	cmp	r7, r3
 8010dd0:	f340 80a4 	ble.w	8010f1c <__ieee754_powf+0x378>
 8010dd4:	3201      	adds	r2, #1
 8010dd6:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8010dda:	2600      	movs	r6, #0
 8010ddc:	4b6c      	ldr	r3, [pc, #432]	@ (8010f90 <__ieee754_powf+0x3ec>)
 8010dde:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8010de2:	ee07 1a10 	vmov	s14, r1
 8010de6:	edd3 5a00 	vldr	s11, [r3]
 8010dea:	4b6a      	ldr	r3, [pc, #424]	@ (8010f94 <__ieee754_powf+0x3f0>)
 8010dec:	ee75 7a87 	vadd.f32	s15, s11, s14
 8010df0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010df4:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8010df8:	1049      	asrs	r1, r1, #1
 8010dfa:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8010dfe:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8010e02:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8010e06:	ee37 6a65 	vsub.f32	s12, s14, s11
 8010e0a:	ee07 1a90 	vmov	s15, r1
 8010e0e:	ee26 5a24 	vmul.f32	s10, s12, s9
 8010e12:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8010e16:	ee15 7a10 	vmov	r7, s10
 8010e1a:	401f      	ands	r7, r3
 8010e1c:	ee06 7a90 	vmov	s13, r7
 8010e20:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8010e24:	ee37 7a65 	vsub.f32	s14, s14, s11
 8010e28:	ee65 7a05 	vmul.f32	s15, s10, s10
 8010e2c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8010e30:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8010f98 <__ieee754_powf+0x3f4>
 8010e34:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8010f9c <__ieee754_powf+0x3f8>
 8010e38:	eee7 5a87 	vfma.f32	s11, s15, s14
 8010e3c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8010fa0 <__ieee754_powf+0x3fc>
 8010e40:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8010e44:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8010f74 <__ieee754_powf+0x3d0>
 8010e48:	eee7 5a27 	vfma.f32	s11, s14, s15
 8010e4c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8010fa4 <__ieee754_powf+0x400>
 8010e50:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8010e54:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8010fa8 <__ieee754_powf+0x404>
 8010e58:	ee26 6a24 	vmul.f32	s12, s12, s9
 8010e5c:	eee7 5a27 	vfma.f32	s11, s14, s15
 8010e60:	ee35 7a26 	vadd.f32	s14, s10, s13
 8010e64:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8010e68:	ee27 7a06 	vmul.f32	s14, s14, s12
 8010e6c:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8010e70:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8010e74:	eef0 5a67 	vmov.f32	s11, s15
 8010e78:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8010e7c:	ee75 5a87 	vadd.f32	s11, s11, s14
 8010e80:	ee15 1a90 	vmov	r1, s11
 8010e84:	4019      	ands	r1, r3
 8010e86:	ee05 1a90 	vmov	s11, r1
 8010e8a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8010e8e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8010e92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010e96:	ee67 7a85 	vmul.f32	s15, s15, s10
 8010e9a:	eee6 7a25 	vfma.f32	s15, s12, s11
 8010e9e:	eeb0 6a67 	vmov.f32	s12, s15
 8010ea2:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8010ea6:	ee16 1a10 	vmov	r1, s12
 8010eaa:	4019      	ands	r1, r3
 8010eac:	ee06 1a10 	vmov	s12, r1
 8010eb0:	eeb0 7a46 	vmov.f32	s14, s12
 8010eb4:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8010eb8:	493c      	ldr	r1, [pc, #240]	@ (8010fac <__ieee754_powf+0x408>)
 8010eba:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8010ebe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010ec2:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8010fb0 <__ieee754_powf+0x40c>
 8010ec6:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8010fb4 <__ieee754_powf+0x410>
 8010eca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010ece:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8010fb8 <__ieee754_powf+0x414>
 8010ed2:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010ed6:	ed91 7a00 	vldr	s14, [r1]
 8010eda:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010ede:	ee07 2a10 	vmov	s14, r2
 8010ee2:	4a36      	ldr	r2, [pc, #216]	@ (8010fbc <__ieee754_powf+0x418>)
 8010ee4:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8010ee8:	eeb0 7a67 	vmov.f32	s14, s15
 8010eec:	eea6 7a25 	vfma.f32	s14, s12, s11
 8010ef0:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8010ef4:	ed92 5a00 	vldr	s10, [r2]
 8010ef8:	ee37 7a05 	vadd.f32	s14, s14, s10
 8010efc:	ee37 7a26 	vadd.f32	s14, s14, s13
 8010f00:	ee17 2a10 	vmov	r2, s14
 8010f04:	401a      	ands	r2, r3
 8010f06:	ee07 2a10 	vmov	s14, r2
 8010f0a:	ee77 6a66 	vsub.f32	s13, s14, s13
 8010f0e:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8010f12:	eee6 6a65 	vfms.f32	s13, s12, s11
 8010f16:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010f1a:	e715      	b.n	8010d48 <__ieee754_powf+0x1a4>
 8010f1c:	2601      	movs	r6, #1
 8010f1e:	e75d      	b.n	8010ddc <__ieee754_powf+0x238>
 8010f20:	d152      	bne.n	8010fc8 <__ieee754_powf+0x424>
 8010f22:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8010fc0 <__ieee754_powf+0x41c>
 8010f26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010f2a:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8010f2e:	eef4 6ac7 	vcmpe.f32	s13, s14
 8010f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f36:	f73f af29 	bgt.w	8010d8c <__ieee754_powf+0x1e8>
 8010f3a:	2386      	movs	r3, #134	@ 0x86
 8010f3c:	e048      	b.n	8010fd0 <__ieee754_powf+0x42c>
 8010f3e:	4a21      	ldr	r2, [pc, #132]	@ (8010fc4 <__ieee754_powf+0x420>)
 8010f40:	4293      	cmp	r3, r2
 8010f42:	d907      	bls.n	8010f54 <__ieee754_powf+0x3b0>
 8010f44:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f4c:	bf4c      	ite	mi
 8010f4e:	2001      	movmi	r0, #1
 8010f50:	2000      	movpl	r0, #0
 8010f52:	e6c7      	b.n	8010ce4 <__ieee754_powf+0x140>
 8010f54:	d138      	bne.n	8010fc8 <__ieee754_powf+0x424>
 8010f56:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010f5a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8010f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f62:	dbea      	blt.n	8010f3a <__ieee754_powf+0x396>
 8010f64:	e7ee      	b.n	8010f44 <__ieee754_powf+0x3a0>
 8010f66:	bf00      	nop
 8010f68:	00000000 	.word	0x00000000
 8010f6c:	3f7ffff3 	.word	0x3f7ffff3
 8010f70:	3f800007 	.word	0x3f800007
 8010f74:	3eaaaaab 	.word	0x3eaaaaab
 8010f78:	3fb8aa00 	.word	0x3fb8aa00
 8010f7c:	3fb8aa3b 	.word	0x3fb8aa3b
 8010f80:	36eca570 	.word	0x36eca570
 8010f84:	4b800000 	.word	0x4b800000
 8010f88:	001cc471 	.word	0x001cc471
 8010f8c:	005db3d6 	.word	0x005db3d6
 8010f90:	08014d3c 	.word	0x08014d3c
 8010f94:	fffff000 	.word	0xfffff000
 8010f98:	3e6c3255 	.word	0x3e6c3255
 8010f9c:	3e53f142 	.word	0x3e53f142
 8010fa0:	3e8ba305 	.word	0x3e8ba305
 8010fa4:	3edb6db7 	.word	0x3edb6db7
 8010fa8:	3f19999a 	.word	0x3f19999a
 8010fac:	08014d2c 	.word	0x08014d2c
 8010fb0:	3f76384f 	.word	0x3f76384f
 8010fb4:	3f763800 	.word	0x3f763800
 8010fb8:	369dc3a0 	.word	0x369dc3a0
 8010fbc:	08014d34 	.word	0x08014d34
 8010fc0:	3338aa3c 	.word	0x3338aa3c
 8010fc4:	43160000 	.word	0x43160000
 8010fc8:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8010fcc:	d96f      	bls.n	80110ae <__ieee754_powf+0x50a>
 8010fce:	15db      	asrs	r3, r3, #23
 8010fd0:	3b7e      	subs	r3, #126	@ 0x7e
 8010fd2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8010fd6:	4118      	asrs	r0, r3
 8010fd8:	4408      	add	r0, r1
 8010fda:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8010fde:	4a4e      	ldr	r2, [pc, #312]	@ (8011118 <__ieee754_powf+0x574>)
 8010fe0:	3b7f      	subs	r3, #127	@ 0x7f
 8010fe2:	411a      	asrs	r2, r3
 8010fe4:	4002      	ands	r2, r0
 8010fe6:	ee07 2a10 	vmov	s14, r2
 8010fea:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8010fee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8010ff2:	f1c3 0317 	rsb	r3, r3, #23
 8010ff6:	4118      	asrs	r0, r3
 8010ff8:	2900      	cmp	r1, #0
 8010ffa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010ffe:	bfb8      	it	lt
 8011000:	4240      	neglt	r0, r0
 8011002:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8011006:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 801111c <__ieee754_powf+0x578>
 801100a:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8011120 <__ieee754_powf+0x57c>
 801100e:	ee16 3a90 	vmov	r3, s13
 8011012:	f36f 030b 	bfc	r3, #0, #12
 8011016:	ee06 3a90 	vmov	s13, r3
 801101a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801101e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011022:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8011026:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8011124 <__ieee754_powf+0x580>
 801102a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801102e:	eee0 7a87 	vfma.f32	s15, s1, s14
 8011032:	eeb0 7a67 	vmov.f32	s14, s15
 8011036:	eea6 7a86 	vfma.f32	s14, s13, s12
 801103a:	eef0 5a47 	vmov.f32	s11, s14
 801103e:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8011042:	ee67 6a07 	vmul.f32	s13, s14, s14
 8011046:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801104a:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8011128 <__ieee754_powf+0x584>
 801104e:	eddf 5a37 	vldr	s11, [pc, #220]	@ 801112c <__ieee754_powf+0x588>
 8011052:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8011056:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8011130 <__ieee754_powf+0x58c>
 801105a:	eee6 5a26 	vfma.f32	s11, s12, s13
 801105e:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8011134 <__ieee754_powf+0x590>
 8011062:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8011066:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011138 <__ieee754_powf+0x594>
 801106a:	eee6 5a26 	vfma.f32	s11, s12, s13
 801106e:	eeb0 6a47 	vmov.f32	s12, s14
 8011072:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8011076:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801107a:	ee67 5a06 	vmul.f32	s11, s14, s12
 801107e:	ee36 6a66 	vsub.f32	s12, s12, s13
 8011082:	eee7 7a27 	vfma.f32	s15, s14, s15
 8011086:	eec5 6a86 	vdiv.f32	s13, s11, s12
 801108a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801108e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011092:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011096:	ee10 3a10 	vmov	r3, s0
 801109a:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 801109e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80110a2:	da06      	bge.n	80110b2 <__ieee754_powf+0x50e>
 80110a4:	f000 fa50 	bl	8011548 <scalbnf>
 80110a8:	ee20 0a08 	vmul.f32	s0, s0, s16
 80110ac:	e592      	b.n	8010bd4 <__ieee754_powf+0x30>
 80110ae:	2000      	movs	r0, #0
 80110b0:	e7a7      	b.n	8011002 <__ieee754_powf+0x45e>
 80110b2:	ee00 3a10 	vmov	s0, r3
 80110b6:	e7f7      	b.n	80110a8 <__ieee754_powf+0x504>
 80110b8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80110bc:	e58a      	b.n	8010bd4 <__ieee754_powf+0x30>
 80110be:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 801113c <__ieee754_powf+0x598>
 80110c2:	e587      	b.n	8010bd4 <__ieee754_powf+0x30>
 80110c4:	eeb0 0a48 	vmov.f32	s0, s16
 80110c8:	e584      	b.n	8010bd4 <__ieee754_powf+0x30>
 80110ca:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80110ce:	f43f adbb 	beq.w	8010c48 <__ieee754_powf+0xa4>
 80110d2:	2502      	movs	r5, #2
 80110d4:	eeb0 0a48 	vmov.f32	s0, s16
 80110d8:	f7ff fad2 	bl	8010680 <fabsf>
 80110dc:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 80110e0:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 80110e4:	4647      	mov	r7, r8
 80110e6:	d003      	beq.n	80110f0 <__ieee754_powf+0x54c>
 80110e8:	f1b8 0f00 	cmp.w	r8, #0
 80110ec:	f47f addb 	bne.w	8010ca6 <__ieee754_powf+0x102>
 80110f0:	2c00      	cmp	r4, #0
 80110f2:	bfbc      	itt	lt
 80110f4:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 80110f8:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80110fc:	2e00      	cmp	r6, #0
 80110fe:	f6bf ad69 	bge.w	8010bd4 <__ieee754_powf+0x30>
 8011102:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8011106:	ea58 0805 	orrs.w	r8, r8, r5
 801110a:	f47f adc7 	bne.w	8010c9c <__ieee754_powf+0xf8>
 801110e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8011112:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8011116:	e55d      	b.n	8010bd4 <__ieee754_powf+0x30>
 8011118:	ff800000 	.word	0xff800000
 801111c:	3f317218 	.word	0x3f317218
 8011120:	3f317200 	.word	0x3f317200
 8011124:	35bfbe8c 	.word	0x35bfbe8c
 8011128:	b5ddea0e 	.word	0xb5ddea0e
 801112c:	3331bb4c 	.word	0x3331bb4c
 8011130:	388ab355 	.word	0x388ab355
 8011134:	bb360b61 	.word	0xbb360b61
 8011138:	3e2aaaab 	.word	0x3e2aaaab
 801113c:	00000000 	.word	0x00000000

08011140 <__ieee754_rem_pio2f>:
 8011140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011142:	ee10 6a10 	vmov	r6, s0
 8011146:	4b88      	ldr	r3, [pc, #544]	@ (8011368 <__ieee754_rem_pio2f+0x228>)
 8011148:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 801114c:	429d      	cmp	r5, r3
 801114e:	b087      	sub	sp, #28
 8011150:	4604      	mov	r4, r0
 8011152:	d805      	bhi.n	8011160 <__ieee754_rem_pio2f+0x20>
 8011154:	2300      	movs	r3, #0
 8011156:	ed80 0a00 	vstr	s0, [r0]
 801115a:	6043      	str	r3, [r0, #4]
 801115c:	2000      	movs	r0, #0
 801115e:	e022      	b.n	80111a6 <__ieee754_rem_pio2f+0x66>
 8011160:	4b82      	ldr	r3, [pc, #520]	@ (801136c <__ieee754_rem_pio2f+0x22c>)
 8011162:	429d      	cmp	r5, r3
 8011164:	d83a      	bhi.n	80111dc <__ieee754_rem_pio2f+0x9c>
 8011166:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801116a:	2e00      	cmp	r6, #0
 801116c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8011370 <__ieee754_rem_pio2f+0x230>
 8011170:	4a80      	ldr	r2, [pc, #512]	@ (8011374 <__ieee754_rem_pio2f+0x234>)
 8011172:	f023 030f 	bic.w	r3, r3, #15
 8011176:	dd18      	ble.n	80111aa <__ieee754_rem_pio2f+0x6a>
 8011178:	4293      	cmp	r3, r2
 801117a:	ee70 7a47 	vsub.f32	s15, s0, s14
 801117e:	bf09      	itett	eq
 8011180:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8011378 <__ieee754_rem_pio2f+0x238>
 8011184:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 801137c <__ieee754_rem_pio2f+0x23c>
 8011188:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8011380 <__ieee754_rem_pio2f+0x240>
 801118c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8011190:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8011194:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011198:	ed80 7a00 	vstr	s14, [r0]
 801119c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80111a0:	edc0 7a01 	vstr	s15, [r0, #4]
 80111a4:	2001      	movs	r0, #1
 80111a6:	b007      	add	sp, #28
 80111a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80111aa:	4293      	cmp	r3, r2
 80111ac:	ee70 7a07 	vadd.f32	s15, s0, s14
 80111b0:	bf09      	itett	eq
 80111b2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8011378 <__ieee754_rem_pio2f+0x238>
 80111b6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 801137c <__ieee754_rem_pio2f+0x23c>
 80111ba:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8011380 <__ieee754_rem_pio2f+0x240>
 80111be:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80111c2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80111c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80111ca:	ed80 7a00 	vstr	s14, [r0]
 80111ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80111d2:	edc0 7a01 	vstr	s15, [r0, #4]
 80111d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80111da:	e7e4      	b.n	80111a6 <__ieee754_rem_pio2f+0x66>
 80111dc:	4b69      	ldr	r3, [pc, #420]	@ (8011384 <__ieee754_rem_pio2f+0x244>)
 80111de:	429d      	cmp	r5, r3
 80111e0:	d873      	bhi.n	80112ca <__ieee754_rem_pio2f+0x18a>
 80111e2:	f7ff fa4d 	bl	8010680 <fabsf>
 80111e6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8011388 <__ieee754_rem_pio2f+0x248>
 80111ea:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80111ee:	eee0 7a07 	vfma.f32	s15, s0, s14
 80111f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80111f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80111fa:	ee17 0a90 	vmov	r0, s15
 80111fe:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8011370 <__ieee754_rem_pio2f+0x230>
 8011202:	eea7 0a67 	vfms.f32	s0, s14, s15
 8011206:	281f      	cmp	r0, #31
 8011208:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801137c <__ieee754_rem_pio2f+0x23c>
 801120c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011210:	eeb1 6a47 	vneg.f32	s12, s14
 8011214:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011218:	ee16 1a90 	vmov	r1, s13
 801121c:	dc09      	bgt.n	8011232 <__ieee754_rem_pio2f+0xf2>
 801121e:	4a5b      	ldr	r2, [pc, #364]	@ (801138c <__ieee754_rem_pio2f+0x24c>)
 8011220:	1e47      	subs	r7, r0, #1
 8011222:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8011226:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 801122a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801122e:	4293      	cmp	r3, r2
 8011230:	d107      	bne.n	8011242 <__ieee754_rem_pio2f+0x102>
 8011232:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8011236:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 801123a:	2a08      	cmp	r2, #8
 801123c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8011240:	dc14      	bgt.n	801126c <__ieee754_rem_pio2f+0x12c>
 8011242:	6021      	str	r1, [r4, #0]
 8011244:	ed94 7a00 	vldr	s14, [r4]
 8011248:	ee30 0a47 	vsub.f32	s0, s0, s14
 801124c:	2e00      	cmp	r6, #0
 801124e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011252:	ed84 0a01 	vstr	s0, [r4, #4]
 8011256:	daa6      	bge.n	80111a6 <__ieee754_rem_pio2f+0x66>
 8011258:	eeb1 7a47 	vneg.f32	s14, s14
 801125c:	eeb1 0a40 	vneg.f32	s0, s0
 8011260:	ed84 7a00 	vstr	s14, [r4]
 8011264:	ed84 0a01 	vstr	s0, [r4, #4]
 8011268:	4240      	negs	r0, r0
 801126a:	e79c      	b.n	80111a6 <__ieee754_rem_pio2f+0x66>
 801126c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8011378 <__ieee754_rem_pio2f+0x238>
 8011270:	eef0 6a40 	vmov.f32	s13, s0
 8011274:	eee6 6a25 	vfma.f32	s13, s12, s11
 8011278:	ee70 7a66 	vsub.f32	s15, s0, s13
 801127c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8011280:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8011380 <__ieee754_rem_pio2f+0x240>
 8011284:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8011288:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801128c:	ee15 2a90 	vmov	r2, s11
 8011290:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8011294:	1a5b      	subs	r3, r3, r1
 8011296:	2b19      	cmp	r3, #25
 8011298:	dc04      	bgt.n	80112a4 <__ieee754_rem_pio2f+0x164>
 801129a:	edc4 5a00 	vstr	s11, [r4]
 801129e:	eeb0 0a66 	vmov.f32	s0, s13
 80112a2:	e7cf      	b.n	8011244 <__ieee754_rem_pio2f+0x104>
 80112a4:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8011390 <__ieee754_rem_pio2f+0x250>
 80112a8:	eeb0 0a66 	vmov.f32	s0, s13
 80112ac:	eea6 0a25 	vfma.f32	s0, s12, s11
 80112b0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80112b4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8011394 <__ieee754_rem_pio2f+0x254>
 80112b8:	eee6 7a25 	vfma.f32	s15, s12, s11
 80112bc:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80112c0:	ee30 7a67 	vsub.f32	s14, s0, s15
 80112c4:	ed84 7a00 	vstr	s14, [r4]
 80112c8:	e7bc      	b.n	8011244 <__ieee754_rem_pio2f+0x104>
 80112ca:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80112ce:	d306      	bcc.n	80112de <__ieee754_rem_pio2f+0x19e>
 80112d0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80112d4:	edc0 7a01 	vstr	s15, [r0, #4]
 80112d8:	edc0 7a00 	vstr	s15, [r0]
 80112dc:	e73e      	b.n	801115c <__ieee754_rem_pio2f+0x1c>
 80112de:	15ea      	asrs	r2, r5, #23
 80112e0:	3a86      	subs	r2, #134	@ 0x86
 80112e2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80112e6:	ee07 3a90 	vmov	s15, r3
 80112ea:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80112ee:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8011398 <__ieee754_rem_pio2f+0x258>
 80112f2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80112f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80112fa:	ed8d 7a03 	vstr	s14, [sp, #12]
 80112fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011302:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8011306:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801130a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801130e:	ed8d 7a04 	vstr	s14, [sp, #16]
 8011312:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011316:	eef5 7a40 	vcmp.f32	s15, #0.0
 801131a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801131e:	edcd 7a05 	vstr	s15, [sp, #20]
 8011322:	d11e      	bne.n	8011362 <__ieee754_rem_pio2f+0x222>
 8011324:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8011328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801132c:	bf0c      	ite	eq
 801132e:	2301      	moveq	r3, #1
 8011330:	2302      	movne	r3, #2
 8011332:	491a      	ldr	r1, [pc, #104]	@ (801139c <__ieee754_rem_pio2f+0x25c>)
 8011334:	9101      	str	r1, [sp, #4]
 8011336:	2102      	movs	r1, #2
 8011338:	9100      	str	r1, [sp, #0]
 801133a:	a803      	add	r0, sp, #12
 801133c:	4621      	mov	r1, r4
 801133e:	f000 f98f 	bl	8011660 <__kernel_rem_pio2f>
 8011342:	2e00      	cmp	r6, #0
 8011344:	f6bf af2f 	bge.w	80111a6 <__ieee754_rem_pio2f+0x66>
 8011348:	edd4 7a00 	vldr	s15, [r4]
 801134c:	eef1 7a67 	vneg.f32	s15, s15
 8011350:	edc4 7a00 	vstr	s15, [r4]
 8011354:	edd4 7a01 	vldr	s15, [r4, #4]
 8011358:	eef1 7a67 	vneg.f32	s15, s15
 801135c:	edc4 7a01 	vstr	s15, [r4, #4]
 8011360:	e782      	b.n	8011268 <__ieee754_rem_pio2f+0x128>
 8011362:	2303      	movs	r3, #3
 8011364:	e7e5      	b.n	8011332 <__ieee754_rem_pio2f+0x1f2>
 8011366:	bf00      	nop
 8011368:	3f490fd8 	.word	0x3f490fd8
 801136c:	4016cbe3 	.word	0x4016cbe3
 8011370:	3fc90f80 	.word	0x3fc90f80
 8011374:	3fc90fd0 	.word	0x3fc90fd0
 8011378:	37354400 	.word	0x37354400
 801137c:	37354443 	.word	0x37354443
 8011380:	2e85a308 	.word	0x2e85a308
 8011384:	43490f80 	.word	0x43490f80
 8011388:	3f22f984 	.word	0x3f22f984
 801138c:	08014d44 	.word	0x08014d44
 8011390:	2e85a300 	.word	0x2e85a300
 8011394:	248d3132 	.word	0x248d3132
 8011398:	43800000 	.word	0x43800000
 801139c:	08014dc4 	.word	0x08014dc4

080113a0 <atanf>:
 80113a0:	b538      	push	{r3, r4, r5, lr}
 80113a2:	ee10 5a10 	vmov	r5, s0
 80113a6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80113aa:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80113ae:	eef0 7a40 	vmov.f32	s15, s0
 80113b2:	d310      	bcc.n	80113d6 <atanf+0x36>
 80113b4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80113b8:	d904      	bls.n	80113c4 <atanf+0x24>
 80113ba:	ee70 7a00 	vadd.f32	s15, s0, s0
 80113be:	eeb0 0a67 	vmov.f32	s0, s15
 80113c2:	bd38      	pop	{r3, r4, r5, pc}
 80113c4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80114fc <atanf+0x15c>
 80113c8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8011500 <atanf+0x160>
 80113cc:	2d00      	cmp	r5, #0
 80113ce:	bfc8      	it	gt
 80113d0:	eef0 7a47 	vmovgt.f32	s15, s14
 80113d4:	e7f3      	b.n	80113be <atanf+0x1e>
 80113d6:	4b4b      	ldr	r3, [pc, #300]	@ (8011504 <atanf+0x164>)
 80113d8:	429c      	cmp	r4, r3
 80113da:	d810      	bhi.n	80113fe <atanf+0x5e>
 80113dc:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80113e0:	d20a      	bcs.n	80113f8 <atanf+0x58>
 80113e2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8011508 <atanf+0x168>
 80113e6:	ee30 7a07 	vadd.f32	s14, s0, s14
 80113ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80113ee:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80113f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113f6:	dce2      	bgt.n	80113be <atanf+0x1e>
 80113f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80113fc:	e013      	b.n	8011426 <atanf+0x86>
 80113fe:	f7ff f93f 	bl	8010680 <fabsf>
 8011402:	4b42      	ldr	r3, [pc, #264]	@ (801150c <atanf+0x16c>)
 8011404:	429c      	cmp	r4, r3
 8011406:	d84f      	bhi.n	80114a8 <atanf+0x108>
 8011408:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 801140c:	429c      	cmp	r4, r3
 801140e:	d841      	bhi.n	8011494 <atanf+0xf4>
 8011410:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8011414:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011418:	eea0 7a27 	vfma.f32	s14, s0, s15
 801141c:	2300      	movs	r3, #0
 801141e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011422:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011426:	1c5a      	adds	r2, r3, #1
 8011428:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801142c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8011510 <atanf+0x170>
 8011430:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8011514 <atanf+0x174>
 8011434:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8011518 <atanf+0x178>
 8011438:	ee66 6a06 	vmul.f32	s13, s12, s12
 801143c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8011440:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 801151c <atanf+0x17c>
 8011444:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011448:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8011520 <atanf+0x180>
 801144c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011450:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8011524 <atanf+0x184>
 8011454:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011458:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8011528 <atanf+0x188>
 801145c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011460:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 801152c <atanf+0x18c>
 8011464:	eea6 5a87 	vfma.f32	s10, s13, s14
 8011468:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8011530 <atanf+0x190>
 801146c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011470:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8011534 <atanf+0x194>
 8011474:	eea7 5a26 	vfma.f32	s10, s14, s13
 8011478:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8011538 <atanf+0x198>
 801147c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011480:	ee27 7a26 	vmul.f32	s14, s14, s13
 8011484:	eea5 7a86 	vfma.f32	s14, s11, s12
 8011488:	ee27 7a87 	vmul.f32	s14, s15, s14
 801148c:	d121      	bne.n	80114d2 <atanf+0x132>
 801148e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011492:	e794      	b.n	80113be <atanf+0x1e>
 8011494:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011498:	ee30 7a67 	vsub.f32	s14, s0, s15
 801149c:	ee30 0a27 	vadd.f32	s0, s0, s15
 80114a0:	2301      	movs	r3, #1
 80114a2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80114a6:	e7be      	b.n	8011426 <atanf+0x86>
 80114a8:	4b24      	ldr	r3, [pc, #144]	@ (801153c <atanf+0x19c>)
 80114aa:	429c      	cmp	r4, r3
 80114ac:	d80b      	bhi.n	80114c6 <atanf+0x126>
 80114ae:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80114b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80114b6:	eea0 7a27 	vfma.f32	s14, s0, s15
 80114ba:	2302      	movs	r3, #2
 80114bc:	ee70 6a67 	vsub.f32	s13, s0, s15
 80114c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80114c4:	e7af      	b.n	8011426 <atanf+0x86>
 80114c6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80114ca:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80114ce:	2303      	movs	r3, #3
 80114d0:	e7a9      	b.n	8011426 <atanf+0x86>
 80114d2:	4a1b      	ldr	r2, [pc, #108]	@ (8011540 <atanf+0x1a0>)
 80114d4:	491b      	ldr	r1, [pc, #108]	@ (8011544 <atanf+0x1a4>)
 80114d6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80114da:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80114de:	edd3 6a00 	vldr	s13, [r3]
 80114e2:	ee37 7a66 	vsub.f32	s14, s14, s13
 80114e6:	2d00      	cmp	r5, #0
 80114e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80114ec:	edd2 7a00 	vldr	s15, [r2]
 80114f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80114f4:	bfb8      	it	lt
 80114f6:	eef1 7a67 	vneglt.f32	s15, s15
 80114fa:	e760      	b.n	80113be <atanf+0x1e>
 80114fc:	bfc90fdb 	.word	0xbfc90fdb
 8011500:	3fc90fdb 	.word	0x3fc90fdb
 8011504:	3edfffff 	.word	0x3edfffff
 8011508:	7149f2ca 	.word	0x7149f2ca
 801150c:	3f97ffff 	.word	0x3f97ffff
 8011510:	3c8569d7 	.word	0x3c8569d7
 8011514:	3d4bda59 	.word	0x3d4bda59
 8011518:	bd6ef16b 	.word	0xbd6ef16b
 801151c:	3d886b35 	.word	0x3d886b35
 8011520:	3dba2e6e 	.word	0x3dba2e6e
 8011524:	3e124925 	.word	0x3e124925
 8011528:	3eaaaaab 	.word	0x3eaaaaab
 801152c:	bd15a221 	.word	0xbd15a221
 8011530:	bd9d8795 	.word	0xbd9d8795
 8011534:	bde38e38 	.word	0xbde38e38
 8011538:	be4ccccd 	.word	0xbe4ccccd
 801153c:	401bffff 	.word	0x401bffff
 8011540:	080150ec 	.word	0x080150ec
 8011544:	080150dc 	.word	0x080150dc

08011548 <scalbnf>:
 8011548:	ee10 3a10 	vmov	r3, s0
 801154c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8011550:	d02b      	beq.n	80115aa <scalbnf+0x62>
 8011552:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8011556:	d302      	bcc.n	801155e <scalbnf+0x16>
 8011558:	ee30 0a00 	vadd.f32	s0, s0, s0
 801155c:	4770      	bx	lr
 801155e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8011562:	d123      	bne.n	80115ac <scalbnf+0x64>
 8011564:	4b24      	ldr	r3, [pc, #144]	@ (80115f8 <scalbnf+0xb0>)
 8011566:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80115fc <scalbnf+0xb4>
 801156a:	4298      	cmp	r0, r3
 801156c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8011570:	db17      	blt.n	80115a2 <scalbnf+0x5a>
 8011572:	ee10 3a10 	vmov	r3, s0
 8011576:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801157a:	3a19      	subs	r2, #25
 801157c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8011580:	4288      	cmp	r0, r1
 8011582:	dd15      	ble.n	80115b0 <scalbnf+0x68>
 8011584:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8011600 <scalbnf+0xb8>
 8011588:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8011604 <scalbnf+0xbc>
 801158c:	ee10 3a10 	vmov	r3, s0
 8011590:	eeb0 7a67 	vmov.f32	s14, s15
 8011594:	2b00      	cmp	r3, #0
 8011596:	bfb8      	it	lt
 8011598:	eef0 7a66 	vmovlt.f32	s15, s13
 801159c:	ee27 0a87 	vmul.f32	s0, s15, s14
 80115a0:	4770      	bx	lr
 80115a2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011608 <scalbnf+0xc0>
 80115a6:	ee27 0a80 	vmul.f32	s0, s15, s0
 80115aa:	4770      	bx	lr
 80115ac:	0dd2      	lsrs	r2, r2, #23
 80115ae:	e7e5      	b.n	801157c <scalbnf+0x34>
 80115b0:	4410      	add	r0, r2
 80115b2:	28fe      	cmp	r0, #254	@ 0xfe
 80115b4:	dce6      	bgt.n	8011584 <scalbnf+0x3c>
 80115b6:	2800      	cmp	r0, #0
 80115b8:	dd06      	ble.n	80115c8 <scalbnf+0x80>
 80115ba:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80115be:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80115c2:	ee00 3a10 	vmov	s0, r3
 80115c6:	4770      	bx	lr
 80115c8:	f110 0f16 	cmn.w	r0, #22
 80115cc:	da09      	bge.n	80115e2 <scalbnf+0x9a>
 80115ce:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8011608 <scalbnf+0xc0>
 80115d2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 801160c <scalbnf+0xc4>
 80115d6:	ee10 3a10 	vmov	r3, s0
 80115da:	eeb0 7a67 	vmov.f32	s14, s15
 80115de:	2b00      	cmp	r3, #0
 80115e0:	e7d9      	b.n	8011596 <scalbnf+0x4e>
 80115e2:	3019      	adds	r0, #25
 80115e4:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80115e8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80115ec:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8011610 <scalbnf+0xc8>
 80115f0:	ee07 3a90 	vmov	s15, r3
 80115f4:	e7d7      	b.n	80115a6 <scalbnf+0x5e>
 80115f6:	bf00      	nop
 80115f8:	ffff3cb0 	.word	0xffff3cb0
 80115fc:	4c000000 	.word	0x4c000000
 8011600:	7149f2ca 	.word	0x7149f2ca
 8011604:	f149f2ca 	.word	0xf149f2ca
 8011608:	0da24260 	.word	0x0da24260
 801160c:	8da24260 	.word	0x8da24260
 8011610:	33000000 	.word	0x33000000

08011614 <with_errnof>:
 8011614:	b510      	push	{r4, lr}
 8011616:	ed2d 8b02 	vpush	{d8}
 801161a:	eeb0 8a40 	vmov.f32	s16, s0
 801161e:	4604      	mov	r4, r0
 8011620:	f001 f8ae 	bl	8012780 <__errno>
 8011624:	eeb0 0a48 	vmov.f32	s0, s16
 8011628:	ecbd 8b02 	vpop	{d8}
 801162c:	6004      	str	r4, [r0, #0]
 801162e:	bd10      	pop	{r4, pc}

08011630 <xflowf>:
 8011630:	b130      	cbz	r0, 8011640 <xflowf+0x10>
 8011632:	eef1 7a40 	vneg.f32	s15, s0
 8011636:	ee27 0a80 	vmul.f32	s0, s15, s0
 801163a:	2022      	movs	r0, #34	@ 0x22
 801163c:	f7ff bfea 	b.w	8011614 <with_errnof>
 8011640:	eef0 7a40 	vmov.f32	s15, s0
 8011644:	e7f7      	b.n	8011636 <xflowf+0x6>
	...

08011648 <__math_uflowf>:
 8011648:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8011650 <__math_uflowf+0x8>
 801164c:	f7ff bff0 	b.w	8011630 <xflowf>
 8011650:	10000000 	.word	0x10000000

08011654 <__math_oflowf>:
 8011654:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801165c <__math_oflowf+0x8>
 8011658:	f7ff bfea 	b.w	8011630 <xflowf>
 801165c:	70000000 	.word	0x70000000

08011660 <__kernel_rem_pio2f>:
 8011660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011664:	ed2d 8b04 	vpush	{d8-d9}
 8011668:	b0d9      	sub	sp, #356	@ 0x164
 801166a:	4690      	mov	r8, r2
 801166c:	9001      	str	r0, [sp, #4]
 801166e:	4ab6      	ldr	r2, [pc, #728]	@ (8011948 <__kernel_rem_pio2f+0x2e8>)
 8011670:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8011672:	f118 0f04 	cmn.w	r8, #4
 8011676:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 801167a:	460f      	mov	r7, r1
 801167c:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8011680:	db26      	blt.n	80116d0 <__kernel_rem_pio2f+0x70>
 8011682:	f1b8 0203 	subs.w	r2, r8, #3
 8011686:	bf48      	it	mi
 8011688:	f108 0204 	addmi.w	r2, r8, #4
 801168c:	10d2      	asrs	r2, r2, #3
 801168e:	1c55      	adds	r5, r2, #1
 8011690:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8011692:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8011958 <__kernel_rem_pio2f+0x2f8>
 8011696:	00e8      	lsls	r0, r5, #3
 8011698:	eba2 060b 	sub.w	r6, r2, fp
 801169c:	9002      	str	r0, [sp, #8]
 801169e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80116a2:	eb0a 0c0b 	add.w	ip, sl, fp
 80116a6:	ac1c      	add	r4, sp, #112	@ 0x70
 80116a8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80116ac:	2000      	movs	r0, #0
 80116ae:	4560      	cmp	r0, ip
 80116b0:	dd10      	ble.n	80116d4 <__kernel_rem_pio2f+0x74>
 80116b2:	a91c      	add	r1, sp, #112	@ 0x70
 80116b4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80116b8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80116bc:	2600      	movs	r6, #0
 80116be:	4556      	cmp	r6, sl
 80116c0:	dc24      	bgt.n	801170c <__kernel_rem_pio2f+0xac>
 80116c2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80116c6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8011958 <__kernel_rem_pio2f+0x2f8>
 80116ca:	4684      	mov	ip, r0
 80116cc:	2400      	movs	r4, #0
 80116ce:	e016      	b.n	80116fe <__kernel_rem_pio2f+0x9e>
 80116d0:	2200      	movs	r2, #0
 80116d2:	e7dc      	b.n	801168e <__kernel_rem_pio2f+0x2e>
 80116d4:	42c6      	cmn	r6, r0
 80116d6:	bf5d      	ittte	pl
 80116d8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80116dc:	ee07 1a90 	vmovpl	s15, r1
 80116e0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80116e4:	eef0 7a47 	vmovmi.f32	s15, s14
 80116e8:	ece4 7a01 	vstmia	r4!, {s15}
 80116ec:	3001      	adds	r0, #1
 80116ee:	e7de      	b.n	80116ae <__kernel_rem_pio2f+0x4e>
 80116f0:	ecfe 6a01 	vldmia	lr!, {s13}
 80116f4:	ed3c 7a01 	vldmdb	ip!, {s14}
 80116f8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80116fc:	3401      	adds	r4, #1
 80116fe:	455c      	cmp	r4, fp
 8011700:	ddf6      	ble.n	80116f0 <__kernel_rem_pio2f+0x90>
 8011702:	ece9 7a01 	vstmia	r9!, {s15}
 8011706:	3601      	adds	r6, #1
 8011708:	3004      	adds	r0, #4
 801170a:	e7d8      	b.n	80116be <__kernel_rem_pio2f+0x5e>
 801170c:	a908      	add	r1, sp, #32
 801170e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011712:	9104      	str	r1, [sp, #16]
 8011714:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8011716:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8011954 <__kernel_rem_pio2f+0x2f4>
 801171a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8011950 <__kernel_rem_pio2f+0x2f0>
 801171e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8011722:	9203      	str	r2, [sp, #12]
 8011724:	4654      	mov	r4, sl
 8011726:	00a2      	lsls	r2, r4, #2
 8011728:	9205      	str	r2, [sp, #20]
 801172a:	aa58      	add	r2, sp, #352	@ 0x160
 801172c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8011730:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8011734:	a944      	add	r1, sp, #272	@ 0x110
 8011736:	aa08      	add	r2, sp, #32
 8011738:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 801173c:	4694      	mov	ip, r2
 801173e:	4626      	mov	r6, r4
 8011740:	2e00      	cmp	r6, #0
 8011742:	dc4c      	bgt.n	80117de <__kernel_rem_pio2f+0x17e>
 8011744:	4628      	mov	r0, r5
 8011746:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801174a:	f7ff fefd 	bl	8011548 <scalbnf>
 801174e:	eeb0 8a40 	vmov.f32	s16, s0
 8011752:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8011756:	ee28 0a00 	vmul.f32	s0, s16, s0
 801175a:	f000 f9e9 	bl	8011b30 <floorf>
 801175e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8011762:	eea0 8a67 	vfms.f32	s16, s0, s15
 8011766:	2d00      	cmp	r5, #0
 8011768:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801176c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8011770:	ee17 9a90 	vmov	r9, s15
 8011774:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011778:	ee38 8a67 	vsub.f32	s16, s16, s15
 801177c:	dd41      	ble.n	8011802 <__kernel_rem_pio2f+0x1a2>
 801177e:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8011782:	a908      	add	r1, sp, #32
 8011784:	f1c5 0e08 	rsb	lr, r5, #8
 8011788:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 801178c:	fa46 f00e 	asr.w	r0, r6, lr
 8011790:	4481      	add	r9, r0
 8011792:	fa00 f00e 	lsl.w	r0, r0, lr
 8011796:	1a36      	subs	r6, r6, r0
 8011798:	f1c5 0007 	rsb	r0, r5, #7
 801179c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80117a0:	4106      	asrs	r6, r0
 80117a2:	2e00      	cmp	r6, #0
 80117a4:	dd3c      	ble.n	8011820 <__kernel_rem_pio2f+0x1c0>
 80117a6:	f04f 0e00 	mov.w	lr, #0
 80117aa:	f109 0901 	add.w	r9, r9, #1
 80117ae:	4670      	mov	r0, lr
 80117b0:	4574      	cmp	r4, lr
 80117b2:	dc68      	bgt.n	8011886 <__kernel_rem_pio2f+0x226>
 80117b4:	2d00      	cmp	r5, #0
 80117b6:	dd03      	ble.n	80117c0 <__kernel_rem_pio2f+0x160>
 80117b8:	2d01      	cmp	r5, #1
 80117ba:	d074      	beq.n	80118a6 <__kernel_rem_pio2f+0x246>
 80117bc:	2d02      	cmp	r5, #2
 80117be:	d07d      	beq.n	80118bc <__kernel_rem_pio2f+0x25c>
 80117c0:	2e02      	cmp	r6, #2
 80117c2:	d12d      	bne.n	8011820 <__kernel_rem_pio2f+0x1c0>
 80117c4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80117c8:	ee30 8a48 	vsub.f32	s16, s0, s16
 80117cc:	b340      	cbz	r0, 8011820 <__kernel_rem_pio2f+0x1c0>
 80117ce:	4628      	mov	r0, r5
 80117d0:	9306      	str	r3, [sp, #24]
 80117d2:	f7ff feb9 	bl	8011548 <scalbnf>
 80117d6:	9b06      	ldr	r3, [sp, #24]
 80117d8:	ee38 8a40 	vsub.f32	s16, s16, s0
 80117dc:	e020      	b.n	8011820 <__kernel_rem_pio2f+0x1c0>
 80117de:	ee60 7a28 	vmul.f32	s15, s0, s17
 80117e2:	3e01      	subs	r6, #1
 80117e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80117e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80117ec:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80117f0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80117f4:	ecac 0a01 	vstmia	ip!, {s0}
 80117f8:	ed30 0a01 	vldmdb	r0!, {s0}
 80117fc:	ee37 0a80 	vadd.f32	s0, s15, s0
 8011800:	e79e      	b.n	8011740 <__kernel_rem_pio2f+0xe0>
 8011802:	d105      	bne.n	8011810 <__kernel_rem_pio2f+0x1b0>
 8011804:	1e60      	subs	r0, r4, #1
 8011806:	a908      	add	r1, sp, #32
 8011808:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 801180c:	11f6      	asrs	r6, r6, #7
 801180e:	e7c8      	b.n	80117a2 <__kernel_rem_pio2f+0x142>
 8011810:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011814:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801181c:	da31      	bge.n	8011882 <__kernel_rem_pio2f+0x222>
 801181e:	2600      	movs	r6, #0
 8011820:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8011824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011828:	f040 8098 	bne.w	801195c <__kernel_rem_pio2f+0x2fc>
 801182c:	1e60      	subs	r0, r4, #1
 801182e:	2200      	movs	r2, #0
 8011830:	4550      	cmp	r0, sl
 8011832:	da4b      	bge.n	80118cc <__kernel_rem_pio2f+0x26c>
 8011834:	2a00      	cmp	r2, #0
 8011836:	d065      	beq.n	8011904 <__kernel_rem_pio2f+0x2a4>
 8011838:	3c01      	subs	r4, #1
 801183a:	ab08      	add	r3, sp, #32
 801183c:	3d08      	subs	r5, #8
 801183e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8011842:	2b00      	cmp	r3, #0
 8011844:	d0f8      	beq.n	8011838 <__kernel_rem_pio2f+0x1d8>
 8011846:	4628      	mov	r0, r5
 8011848:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801184c:	f7ff fe7c 	bl	8011548 <scalbnf>
 8011850:	1c63      	adds	r3, r4, #1
 8011852:	aa44      	add	r2, sp, #272	@ 0x110
 8011854:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8011954 <__kernel_rem_pio2f+0x2f4>
 8011858:	0099      	lsls	r1, r3, #2
 801185a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801185e:	4623      	mov	r3, r4
 8011860:	2b00      	cmp	r3, #0
 8011862:	f280 80a9 	bge.w	80119b8 <__kernel_rem_pio2f+0x358>
 8011866:	4623      	mov	r3, r4
 8011868:	2b00      	cmp	r3, #0
 801186a:	f2c0 80c7 	blt.w	80119fc <__kernel_rem_pio2f+0x39c>
 801186e:	aa44      	add	r2, sp, #272	@ 0x110
 8011870:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8011874:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 801194c <__kernel_rem_pio2f+0x2ec>
 8011878:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8011958 <__kernel_rem_pio2f+0x2f8>
 801187c:	2000      	movs	r0, #0
 801187e:	1ae2      	subs	r2, r4, r3
 8011880:	e0b1      	b.n	80119e6 <__kernel_rem_pio2f+0x386>
 8011882:	2602      	movs	r6, #2
 8011884:	e78f      	b.n	80117a6 <__kernel_rem_pio2f+0x146>
 8011886:	f852 1b04 	ldr.w	r1, [r2], #4
 801188a:	b948      	cbnz	r0, 80118a0 <__kernel_rem_pio2f+0x240>
 801188c:	b121      	cbz	r1, 8011898 <__kernel_rem_pio2f+0x238>
 801188e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8011892:	f842 1c04 	str.w	r1, [r2, #-4]
 8011896:	2101      	movs	r1, #1
 8011898:	f10e 0e01 	add.w	lr, lr, #1
 801189c:	4608      	mov	r0, r1
 801189e:	e787      	b.n	80117b0 <__kernel_rem_pio2f+0x150>
 80118a0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80118a4:	e7f5      	b.n	8011892 <__kernel_rem_pio2f+0x232>
 80118a6:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80118aa:	aa08      	add	r2, sp, #32
 80118ac:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80118b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80118b4:	a908      	add	r1, sp, #32
 80118b6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80118ba:	e781      	b.n	80117c0 <__kernel_rem_pio2f+0x160>
 80118bc:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80118c0:	aa08      	add	r2, sp, #32
 80118c2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80118c6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80118ca:	e7f3      	b.n	80118b4 <__kernel_rem_pio2f+0x254>
 80118cc:	a908      	add	r1, sp, #32
 80118ce:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80118d2:	3801      	subs	r0, #1
 80118d4:	430a      	orrs	r2, r1
 80118d6:	e7ab      	b.n	8011830 <__kernel_rem_pio2f+0x1d0>
 80118d8:	3201      	adds	r2, #1
 80118da:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80118de:	2e00      	cmp	r6, #0
 80118e0:	d0fa      	beq.n	80118d8 <__kernel_rem_pio2f+0x278>
 80118e2:	9905      	ldr	r1, [sp, #20]
 80118e4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80118e8:	eb0d 0001 	add.w	r0, sp, r1
 80118ec:	18e6      	adds	r6, r4, r3
 80118ee:	a91c      	add	r1, sp, #112	@ 0x70
 80118f0:	f104 0c01 	add.w	ip, r4, #1
 80118f4:	384c      	subs	r0, #76	@ 0x4c
 80118f6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80118fa:	4422      	add	r2, r4
 80118fc:	4562      	cmp	r2, ip
 80118fe:	da04      	bge.n	801190a <__kernel_rem_pio2f+0x2aa>
 8011900:	4614      	mov	r4, r2
 8011902:	e710      	b.n	8011726 <__kernel_rem_pio2f+0xc6>
 8011904:	9804      	ldr	r0, [sp, #16]
 8011906:	2201      	movs	r2, #1
 8011908:	e7e7      	b.n	80118da <__kernel_rem_pio2f+0x27a>
 801190a:	9903      	ldr	r1, [sp, #12]
 801190c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8011910:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8011914:	9105      	str	r1, [sp, #20]
 8011916:	ee07 1a90 	vmov	s15, r1
 801191a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801191e:	2400      	movs	r4, #0
 8011920:	ece6 7a01 	vstmia	r6!, {s15}
 8011924:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8011958 <__kernel_rem_pio2f+0x2f8>
 8011928:	46b1      	mov	r9, r6
 801192a:	455c      	cmp	r4, fp
 801192c:	dd04      	ble.n	8011938 <__kernel_rem_pio2f+0x2d8>
 801192e:	ece0 7a01 	vstmia	r0!, {s15}
 8011932:	f10c 0c01 	add.w	ip, ip, #1
 8011936:	e7e1      	b.n	80118fc <__kernel_rem_pio2f+0x29c>
 8011938:	ecfe 6a01 	vldmia	lr!, {s13}
 801193c:	ed39 7a01 	vldmdb	r9!, {s14}
 8011940:	3401      	adds	r4, #1
 8011942:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011946:	e7f0      	b.n	801192a <__kernel_rem_pio2f+0x2ca>
 8011948:	08015128 	.word	0x08015128
 801194c:	080150fc 	.word	0x080150fc
 8011950:	43800000 	.word	0x43800000
 8011954:	3b800000 	.word	0x3b800000
 8011958:	00000000 	.word	0x00000000
 801195c:	9b02      	ldr	r3, [sp, #8]
 801195e:	eeb0 0a48 	vmov.f32	s0, s16
 8011962:	eba3 0008 	sub.w	r0, r3, r8
 8011966:	f7ff fdef 	bl	8011548 <scalbnf>
 801196a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8011950 <__kernel_rem_pio2f+0x2f0>
 801196e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8011972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011976:	db19      	blt.n	80119ac <__kernel_rem_pio2f+0x34c>
 8011978:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8011954 <__kernel_rem_pio2f+0x2f4>
 801197c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8011980:	aa08      	add	r2, sp, #32
 8011982:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011986:	3508      	adds	r5, #8
 8011988:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801198c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8011990:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011994:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011998:	ee10 3a10 	vmov	r3, s0
 801199c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80119a0:	ee17 3a90 	vmov	r3, s15
 80119a4:	3401      	adds	r4, #1
 80119a6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80119aa:	e74c      	b.n	8011846 <__kernel_rem_pio2f+0x1e6>
 80119ac:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80119b0:	aa08      	add	r2, sp, #32
 80119b2:	ee10 3a10 	vmov	r3, s0
 80119b6:	e7f6      	b.n	80119a6 <__kernel_rem_pio2f+0x346>
 80119b8:	a808      	add	r0, sp, #32
 80119ba:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80119be:	9001      	str	r0, [sp, #4]
 80119c0:	ee07 0a90 	vmov	s15, r0
 80119c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80119c8:	3b01      	subs	r3, #1
 80119ca:	ee67 7a80 	vmul.f32	s15, s15, s0
 80119ce:	ee20 0a07 	vmul.f32	s0, s0, s14
 80119d2:	ed62 7a01 	vstmdb	r2!, {s15}
 80119d6:	e743      	b.n	8011860 <__kernel_rem_pio2f+0x200>
 80119d8:	ecfc 6a01 	vldmia	ip!, {s13}
 80119dc:	ecb5 7a01 	vldmia	r5!, {s14}
 80119e0:	eee6 7a87 	vfma.f32	s15, s13, s14
 80119e4:	3001      	adds	r0, #1
 80119e6:	4550      	cmp	r0, sl
 80119e8:	dc01      	bgt.n	80119ee <__kernel_rem_pio2f+0x38e>
 80119ea:	4290      	cmp	r0, r2
 80119ec:	ddf4      	ble.n	80119d8 <__kernel_rem_pio2f+0x378>
 80119ee:	a858      	add	r0, sp, #352	@ 0x160
 80119f0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80119f4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80119f8:	3b01      	subs	r3, #1
 80119fa:	e735      	b.n	8011868 <__kernel_rem_pio2f+0x208>
 80119fc:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80119fe:	2b02      	cmp	r3, #2
 8011a00:	dc09      	bgt.n	8011a16 <__kernel_rem_pio2f+0x3b6>
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	dc27      	bgt.n	8011a56 <__kernel_rem_pio2f+0x3f6>
 8011a06:	d040      	beq.n	8011a8a <__kernel_rem_pio2f+0x42a>
 8011a08:	f009 0007 	and.w	r0, r9, #7
 8011a0c:	b059      	add	sp, #356	@ 0x164
 8011a0e:	ecbd 8b04 	vpop	{d8-d9}
 8011a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a16:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8011a18:	2b03      	cmp	r3, #3
 8011a1a:	d1f5      	bne.n	8011a08 <__kernel_rem_pio2f+0x3a8>
 8011a1c:	aa30      	add	r2, sp, #192	@ 0xc0
 8011a1e:	1f0b      	subs	r3, r1, #4
 8011a20:	4413      	add	r3, r2
 8011a22:	461a      	mov	r2, r3
 8011a24:	4620      	mov	r0, r4
 8011a26:	2800      	cmp	r0, #0
 8011a28:	dc50      	bgt.n	8011acc <__kernel_rem_pio2f+0x46c>
 8011a2a:	4622      	mov	r2, r4
 8011a2c:	2a01      	cmp	r2, #1
 8011a2e:	dc5d      	bgt.n	8011aec <__kernel_rem_pio2f+0x48c>
 8011a30:	ab30      	add	r3, sp, #192	@ 0xc0
 8011a32:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8011958 <__kernel_rem_pio2f+0x2f8>
 8011a36:	440b      	add	r3, r1
 8011a38:	2c01      	cmp	r4, #1
 8011a3a:	dc67      	bgt.n	8011b0c <__kernel_rem_pio2f+0x4ac>
 8011a3c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8011a40:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8011a44:	2e00      	cmp	r6, #0
 8011a46:	d167      	bne.n	8011b18 <__kernel_rem_pio2f+0x4b8>
 8011a48:	edc7 6a00 	vstr	s13, [r7]
 8011a4c:	ed87 7a01 	vstr	s14, [r7, #4]
 8011a50:	edc7 7a02 	vstr	s15, [r7, #8]
 8011a54:	e7d8      	b.n	8011a08 <__kernel_rem_pio2f+0x3a8>
 8011a56:	ab30      	add	r3, sp, #192	@ 0xc0
 8011a58:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8011958 <__kernel_rem_pio2f+0x2f8>
 8011a5c:	440b      	add	r3, r1
 8011a5e:	4622      	mov	r2, r4
 8011a60:	2a00      	cmp	r2, #0
 8011a62:	da24      	bge.n	8011aae <__kernel_rem_pio2f+0x44e>
 8011a64:	b34e      	cbz	r6, 8011aba <__kernel_rem_pio2f+0x45a>
 8011a66:	eef1 7a47 	vneg.f32	s15, s14
 8011a6a:	edc7 7a00 	vstr	s15, [r7]
 8011a6e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8011a72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011a76:	aa31      	add	r2, sp, #196	@ 0xc4
 8011a78:	2301      	movs	r3, #1
 8011a7a:	429c      	cmp	r4, r3
 8011a7c:	da20      	bge.n	8011ac0 <__kernel_rem_pio2f+0x460>
 8011a7e:	b10e      	cbz	r6, 8011a84 <__kernel_rem_pio2f+0x424>
 8011a80:	eef1 7a67 	vneg.f32	s15, s15
 8011a84:	edc7 7a01 	vstr	s15, [r7, #4]
 8011a88:	e7be      	b.n	8011a08 <__kernel_rem_pio2f+0x3a8>
 8011a8a:	ab30      	add	r3, sp, #192	@ 0xc0
 8011a8c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8011958 <__kernel_rem_pio2f+0x2f8>
 8011a90:	440b      	add	r3, r1
 8011a92:	2c00      	cmp	r4, #0
 8011a94:	da05      	bge.n	8011aa2 <__kernel_rem_pio2f+0x442>
 8011a96:	b10e      	cbz	r6, 8011a9c <__kernel_rem_pio2f+0x43c>
 8011a98:	eef1 7a67 	vneg.f32	s15, s15
 8011a9c:	edc7 7a00 	vstr	s15, [r7]
 8011aa0:	e7b2      	b.n	8011a08 <__kernel_rem_pio2f+0x3a8>
 8011aa2:	ed33 7a01 	vldmdb	r3!, {s14}
 8011aa6:	3c01      	subs	r4, #1
 8011aa8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011aac:	e7f1      	b.n	8011a92 <__kernel_rem_pio2f+0x432>
 8011aae:	ed73 7a01 	vldmdb	r3!, {s15}
 8011ab2:	3a01      	subs	r2, #1
 8011ab4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011ab8:	e7d2      	b.n	8011a60 <__kernel_rem_pio2f+0x400>
 8011aba:	eef0 7a47 	vmov.f32	s15, s14
 8011abe:	e7d4      	b.n	8011a6a <__kernel_rem_pio2f+0x40a>
 8011ac0:	ecb2 7a01 	vldmia	r2!, {s14}
 8011ac4:	3301      	adds	r3, #1
 8011ac6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011aca:	e7d6      	b.n	8011a7a <__kernel_rem_pio2f+0x41a>
 8011acc:	ed72 7a01 	vldmdb	r2!, {s15}
 8011ad0:	edd2 6a01 	vldr	s13, [r2, #4]
 8011ad4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011ad8:	3801      	subs	r0, #1
 8011ada:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011ade:	ed82 7a00 	vstr	s14, [r2]
 8011ae2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011ae6:	edc2 7a01 	vstr	s15, [r2, #4]
 8011aea:	e79c      	b.n	8011a26 <__kernel_rem_pio2f+0x3c6>
 8011aec:	ed73 7a01 	vldmdb	r3!, {s15}
 8011af0:	edd3 6a01 	vldr	s13, [r3, #4]
 8011af4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011af8:	3a01      	subs	r2, #1
 8011afa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011afe:	ed83 7a00 	vstr	s14, [r3]
 8011b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011b06:	edc3 7a01 	vstr	s15, [r3, #4]
 8011b0a:	e78f      	b.n	8011a2c <__kernel_rem_pio2f+0x3cc>
 8011b0c:	ed33 7a01 	vldmdb	r3!, {s14}
 8011b10:	3c01      	subs	r4, #1
 8011b12:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011b16:	e78f      	b.n	8011a38 <__kernel_rem_pio2f+0x3d8>
 8011b18:	eef1 6a66 	vneg.f32	s13, s13
 8011b1c:	eeb1 7a47 	vneg.f32	s14, s14
 8011b20:	edc7 6a00 	vstr	s13, [r7]
 8011b24:	ed87 7a01 	vstr	s14, [r7, #4]
 8011b28:	eef1 7a67 	vneg.f32	s15, s15
 8011b2c:	e790      	b.n	8011a50 <__kernel_rem_pio2f+0x3f0>
 8011b2e:	bf00      	nop

08011b30 <floorf>:
 8011b30:	ee10 3a10 	vmov	r3, s0
 8011b34:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8011b38:	3a7f      	subs	r2, #127	@ 0x7f
 8011b3a:	2a16      	cmp	r2, #22
 8011b3c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8011b40:	dc2b      	bgt.n	8011b9a <floorf+0x6a>
 8011b42:	2a00      	cmp	r2, #0
 8011b44:	da12      	bge.n	8011b6c <floorf+0x3c>
 8011b46:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011bac <floorf+0x7c>
 8011b4a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011b4e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011b52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b56:	dd06      	ble.n	8011b66 <floorf+0x36>
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	da24      	bge.n	8011ba6 <floorf+0x76>
 8011b5c:	2900      	cmp	r1, #0
 8011b5e:	4b14      	ldr	r3, [pc, #80]	@ (8011bb0 <floorf+0x80>)
 8011b60:	bf08      	it	eq
 8011b62:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8011b66:	ee00 3a10 	vmov	s0, r3
 8011b6a:	4770      	bx	lr
 8011b6c:	4911      	ldr	r1, [pc, #68]	@ (8011bb4 <floorf+0x84>)
 8011b6e:	4111      	asrs	r1, r2
 8011b70:	420b      	tst	r3, r1
 8011b72:	d0fa      	beq.n	8011b6a <floorf+0x3a>
 8011b74:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8011bac <floorf+0x7c>
 8011b78:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011b7c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b84:	ddef      	ble.n	8011b66 <floorf+0x36>
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	bfbe      	ittt	lt
 8011b8a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8011b8e:	fa40 f202 	asrlt.w	r2, r0, r2
 8011b92:	189b      	addlt	r3, r3, r2
 8011b94:	ea23 0301 	bic.w	r3, r3, r1
 8011b98:	e7e5      	b.n	8011b66 <floorf+0x36>
 8011b9a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011b9e:	d3e4      	bcc.n	8011b6a <floorf+0x3a>
 8011ba0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8011ba4:	4770      	bx	lr
 8011ba6:	2300      	movs	r3, #0
 8011ba8:	e7dd      	b.n	8011b66 <floorf+0x36>
 8011baa:	bf00      	nop
 8011bac:	7149f2ca 	.word	0x7149f2ca
 8011bb0:	bf800000 	.word	0xbf800000
 8011bb4:	007fffff 	.word	0x007fffff

08011bb8 <__cvt>:
 8011bb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011bbc:	ec57 6b10 	vmov	r6, r7, d0
 8011bc0:	2f00      	cmp	r7, #0
 8011bc2:	460c      	mov	r4, r1
 8011bc4:	4619      	mov	r1, r3
 8011bc6:	463b      	mov	r3, r7
 8011bc8:	bfbb      	ittet	lt
 8011bca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011bce:	461f      	movlt	r7, r3
 8011bd0:	2300      	movge	r3, #0
 8011bd2:	232d      	movlt	r3, #45	@ 0x2d
 8011bd4:	700b      	strb	r3, [r1, #0]
 8011bd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011bd8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011bdc:	4691      	mov	r9, r2
 8011bde:	f023 0820 	bic.w	r8, r3, #32
 8011be2:	bfbc      	itt	lt
 8011be4:	4632      	movlt	r2, r6
 8011be6:	4616      	movlt	r6, r2
 8011be8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011bec:	d005      	beq.n	8011bfa <__cvt+0x42>
 8011bee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011bf2:	d100      	bne.n	8011bf6 <__cvt+0x3e>
 8011bf4:	3401      	adds	r4, #1
 8011bf6:	2102      	movs	r1, #2
 8011bf8:	e000      	b.n	8011bfc <__cvt+0x44>
 8011bfa:	2103      	movs	r1, #3
 8011bfc:	ab03      	add	r3, sp, #12
 8011bfe:	9301      	str	r3, [sp, #4]
 8011c00:	ab02      	add	r3, sp, #8
 8011c02:	9300      	str	r3, [sp, #0]
 8011c04:	ec47 6b10 	vmov	d0, r6, r7
 8011c08:	4653      	mov	r3, sl
 8011c0a:	4622      	mov	r2, r4
 8011c0c:	f000 fe7c 	bl	8012908 <_dtoa_r>
 8011c10:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011c14:	4605      	mov	r5, r0
 8011c16:	d119      	bne.n	8011c4c <__cvt+0x94>
 8011c18:	f019 0f01 	tst.w	r9, #1
 8011c1c:	d00e      	beq.n	8011c3c <__cvt+0x84>
 8011c1e:	eb00 0904 	add.w	r9, r0, r4
 8011c22:	2200      	movs	r2, #0
 8011c24:	2300      	movs	r3, #0
 8011c26:	4630      	mov	r0, r6
 8011c28:	4639      	mov	r1, r7
 8011c2a:	f7ee ff6d 	bl	8000b08 <__aeabi_dcmpeq>
 8011c2e:	b108      	cbz	r0, 8011c34 <__cvt+0x7c>
 8011c30:	f8cd 900c 	str.w	r9, [sp, #12]
 8011c34:	2230      	movs	r2, #48	@ 0x30
 8011c36:	9b03      	ldr	r3, [sp, #12]
 8011c38:	454b      	cmp	r3, r9
 8011c3a:	d31e      	bcc.n	8011c7a <__cvt+0xc2>
 8011c3c:	9b03      	ldr	r3, [sp, #12]
 8011c3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011c40:	1b5b      	subs	r3, r3, r5
 8011c42:	4628      	mov	r0, r5
 8011c44:	6013      	str	r3, [r2, #0]
 8011c46:	b004      	add	sp, #16
 8011c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c4c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011c50:	eb00 0904 	add.w	r9, r0, r4
 8011c54:	d1e5      	bne.n	8011c22 <__cvt+0x6a>
 8011c56:	7803      	ldrb	r3, [r0, #0]
 8011c58:	2b30      	cmp	r3, #48	@ 0x30
 8011c5a:	d10a      	bne.n	8011c72 <__cvt+0xba>
 8011c5c:	2200      	movs	r2, #0
 8011c5e:	2300      	movs	r3, #0
 8011c60:	4630      	mov	r0, r6
 8011c62:	4639      	mov	r1, r7
 8011c64:	f7ee ff50 	bl	8000b08 <__aeabi_dcmpeq>
 8011c68:	b918      	cbnz	r0, 8011c72 <__cvt+0xba>
 8011c6a:	f1c4 0401 	rsb	r4, r4, #1
 8011c6e:	f8ca 4000 	str.w	r4, [sl]
 8011c72:	f8da 3000 	ldr.w	r3, [sl]
 8011c76:	4499      	add	r9, r3
 8011c78:	e7d3      	b.n	8011c22 <__cvt+0x6a>
 8011c7a:	1c59      	adds	r1, r3, #1
 8011c7c:	9103      	str	r1, [sp, #12]
 8011c7e:	701a      	strb	r2, [r3, #0]
 8011c80:	e7d9      	b.n	8011c36 <__cvt+0x7e>

08011c82 <__exponent>:
 8011c82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011c84:	2900      	cmp	r1, #0
 8011c86:	bfba      	itte	lt
 8011c88:	4249      	neglt	r1, r1
 8011c8a:	232d      	movlt	r3, #45	@ 0x2d
 8011c8c:	232b      	movge	r3, #43	@ 0x2b
 8011c8e:	2909      	cmp	r1, #9
 8011c90:	7002      	strb	r2, [r0, #0]
 8011c92:	7043      	strb	r3, [r0, #1]
 8011c94:	dd29      	ble.n	8011cea <__exponent+0x68>
 8011c96:	f10d 0307 	add.w	r3, sp, #7
 8011c9a:	461d      	mov	r5, r3
 8011c9c:	270a      	movs	r7, #10
 8011c9e:	461a      	mov	r2, r3
 8011ca0:	fbb1 f6f7 	udiv	r6, r1, r7
 8011ca4:	fb07 1416 	mls	r4, r7, r6, r1
 8011ca8:	3430      	adds	r4, #48	@ 0x30
 8011caa:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011cae:	460c      	mov	r4, r1
 8011cb0:	2c63      	cmp	r4, #99	@ 0x63
 8011cb2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8011cb6:	4631      	mov	r1, r6
 8011cb8:	dcf1      	bgt.n	8011c9e <__exponent+0x1c>
 8011cba:	3130      	adds	r1, #48	@ 0x30
 8011cbc:	1e94      	subs	r4, r2, #2
 8011cbe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011cc2:	1c41      	adds	r1, r0, #1
 8011cc4:	4623      	mov	r3, r4
 8011cc6:	42ab      	cmp	r3, r5
 8011cc8:	d30a      	bcc.n	8011ce0 <__exponent+0x5e>
 8011cca:	f10d 0309 	add.w	r3, sp, #9
 8011cce:	1a9b      	subs	r3, r3, r2
 8011cd0:	42ac      	cmp	r4, r5
 8011cd2:	bf88      	it	hi
 8011cd4:	2300      	movhi	r3, #0
 8011cd6:	3302      	adds	r3, #2
 8011cd8:	4403      	add	r3, r0
 8011cda:	1a18      	subs	r0, r3, r0
 8011cdc:	b003      	add	sp, #12
 8011cde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ce0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011ce4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011ce8:	e7ed      	b.n	8011cc6 <__exponent+0x44>
 8011cea:	2330      	movs	r3, #48	@ 0x30
 8011cec:	3130      	adds	r1, #48	@ 0x30
 8011cee:	7083      	strb	r3, [r0, #2]
 8011cf0:	70c1      	strb	r1, [r0, #3]
 8011cf2:	1d03      	adds	r3, r0, #4
 8011cf4:	e7f1      	b.n	8011cda <__exponent+0x58>
	...

08011cf8 <_printf_float>:
 8011cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cfc:	b08d      	sub	sp, #52	@ 0x34
 8011cfe:	460c      	mov	r4, r1
 8011d00:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011d04:	4616      	mov	r6, r2
 8011d06:	461f      	mov	r7, r3
 8011d08:	4605      	mov	r5, r0
 8011d0a:	f000 fcef 	bl	80126ec <_localeconv_r>
 8011d0e:	6803      	ldr	r3, [r0, #0]
 8011d10:	9304      	str	r3, [sp, #16]
 8011d12:	4618      	mov	r0, r3
 8011d14:	f7ee facc 	bl	80002b0 <strlen>
 8011d18:	2300      	movs	r3, #0
 8011d1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8011d1c:	f8d8 3000 	ldr.w	r3, [r8]
 8011d20:	9005      	str	r0, [sp, #20]
 8011d22:	3307      	adds	r3, #7
 8011d24:	f023 0307 	bic.w	r3, r3, #7
 8011d28:	f103 0208 	add.w	r2, r3, #8
 8011d2c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011d30:	f8d4 b000 	ldr.w	fp, [r4]
 8011d34:	f8c8 2000 	str.w	r2, [r8]
 8011d38:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011d3c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011d40:	9307      	str	r3, [sp, #28]
 8011d42:	f8cd 8018 	str.w	r8, [sp, #24]
 8011d46:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011d4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011d4e:	4b9c      	ldr	r3, [pc, #624]	@ (8011fc0 <_printf_float+0x2c8>)
 8011d50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011d54:	f7ee ff0a 	bl	8000b6c <__aeabi_dcmpun>
 8011d58:	bb70      	cbnz	r0, 8011db8 <_printf_float+0xc0>
 8011d5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011d5e:	4b98      	ldr	r3, [pc, #608]	@ (8011fc0 <_printf_float+0x2c8>)
 8011d60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011d64:	f7ee fee4 	bl	8000b30 <__aeabi_dcmple>
 8011d68:	bb30      	cbnz	r0, 8011db8 <_printf_float+0xc0>
 8011d6a:	2200      	movs	r2, #0
 8011d6c:	2300      	movs	r3, #0
 8011d6e:	4640      	mov	r0, r8
 8011d70:	4649      	mov	r1, r9
 8011d72:	f7ee fed3 	bl	8000b1c <__aeabi_dcmplt>
 8011d76:	b110      	cbz	r0, 8011d7e <_printf_float+0x86>
 8011d78:	232d      	movs	r3, #45	@ 0x2d
 8011d7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011d7e:	4a91      	ldr	r2, [pc, #580]	@ (8011fc4 <_printf_float+0x2cc>)
 8011d80:	4b91      	ldr	r3, [pc, #580]	@ (8011fc8 <_printf_float+0x2d0>)
 8011d82:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011d86:	bf8c      	ite	hi
 8011d88:	4690      	movhi	r8, r2
 8011d8a:	4698      	movls	r8, r3
 8011d8c:	2303      	movs	r3, #3
 8011d8e:	6123      	str	r3, [r4, #16]
 8011d90:	f02b 0304 	bic.w	r3, fp, #4
 8011d94:	6023      	str	r3, [r4, #0]
 8011d96:	f04f 0900 	mov.w	r9, #0
 8011d9a:	9700      	str	r7, [sp, #0]
 8011d9c:	4633      	mov	r3, r6
 8011d9e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011da0:	4621      	mov	r1, r4
 8011da2:	4628      	mov	r0, r5
 8011da4:	f000 f9d2 	bl	801214c <_printf_common>
 8011da8:	3001      	adds	r0, #1
 8011daa:	f040 808d 	bne.w	8011ec8 <_printf_float+0x1d0>
 8011dae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011db2:	b00d      	add	sp, #52	@ 0x34
 8011db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011db8:	4642      	mov	r2, r8
 8011dba:	464b      	mov	r3, r9
 8011dbc:	4640      	mov	r0, r8
 8011dbe:	4649      	mov	r1, r9
 8011dc0:	f7ee fed4 	bl	8000b6c <__aeabi_dcmpun>
 8011dc4:	b140      	cbz	r0, 8011dd8 <_printf_float+0xe0>
 8011dc6:	464b      	mov	r3, r9
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	bfbc      	itt	lt
 8011dcc:	232d      	movlt	r3, #45	@ 0x2d
 8011dce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011dd2:	4a7e      	ldr	r2, [pc, #504]	@ (8011fcc <_printf_float+0x2d4>)
 8011dd4:	4b7e      	ldr	r3, [pc, #504]	@ (8011fd0 <_printf_float+0x2d8>)
 8011dd6:	e7d4      	b.n	8011d82 <_printf_float+0x8a>
 8011dd8:	6863      	ldr	r3, [r4, #4]
 8011dda:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011dde:	9206      	str	r2, [sp, #24]
 8011de0:	1c5a      	adds	r2, r3, #1
 8011de2:	d13b      	bne.n	8011e5c <_printf_float+0x164>
 8011de4:	2306      	movs	r3, #6
 8011de6:	6063      	str	r3, [r4, #4]
 8011de8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011dec:	2300      	movs	r3, #0
 8011dee:	6022      	str	r2, [r4, #0]
 8011df0:	9303      	str	r3, [sp, #12]
 8011df2:	ab0a      	add	r3, sp, #40	@ 0x28
 8011df4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011df8:	ab09      	add	r3, sp, #36	@ 0x24
 8011dfa:	9300      	str	r3, [sp, #0]
 8011dfc:	6861      	ldr	r1, [r4, #4]
 8011dfe:	ec49 8b10 	vmov	d0, r8, r9
 8011e02:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011e06:	4628      	mov	r0, r5
 8011e08:	f7ff fed6 	bl	8011bb8 <__cvt>
 8011e0c:	9b06      	ldr	r3, [sp, #24]
 8011e0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011e10:	2b47      	cmp	r3, #71	@ 0x47
 8011e12:	4680      	mov	r8, r0
 8011e14:	d129      	bne.n	8011e6a <_printf_float+0x172>
 8011e16:	1cc8      	adds	r0, r1, #3
 8011e18:	db02      	blt.n	8011e20 <_printf_float+0x128>
 8011e1a:	6863      	ldr	r3, [r4, #4]
 8011e1c:	4299      	cmp	r1, r3
 8011e1e:	dd41      	ble.n	8011ea4 <_printf_float+0x1ac>
 8011e20:	f1aa 0a02 	sub.w	sl, sl, #2
 8011e24:	fa5f fa8a 	uxtb.w	sl, sl
 8011e28:	3901      	subs	r1, #1
 8011e2a:	4652      	mov	r2, sl
 8011e2c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011e30:	9109      	str	r1, [sp, #36]	@ 0x24
 8011e32:	f7ff ff26 	bl	8011c82 <__exponent>
 8011e36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011e38:	1813      	adds	r3, r2, r0
 8011e3a:	2a01      	cmp	r2, #1
 8011e3c:	4681      	mov	r9, r0
 8011e3e:	6123      	str	r3, [r4, #16]
 8011e40:	dc02      	bgt.n	8011e48 <_printf_float+0x150>
 8011e42:	6822      	ldr	r2, [r4, #0]
 8011e44:	07d2      	lsls	r2, r2, #31
 8011e46:	d501      	bpl.n	8011e4c <_printf_float+0x154>
 8011e48:	3301      	adds	r3, #1
 8011e4a:	6123      	str	r3, [r4, #16]
 8011e4c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	d0a2      	beq.n	8011d9a <_printf_float+0xa2>
 8011e54:	232d      	movs	r3, #45	@ 0x2d
 8011e56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011e5a:	e79e      	b.n	8011d9a <_printf_float+0xa2>
 8011e5c:	9a06      	ldr	r2, [sp, #24]
 8011e5e:	2a47      	cmp	r2, #71	@ 0x47
 8011e60:	d1c2      	bne.n	8011de8 <_printf_float+0xf0>
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	d1c0      	bne.n	8011de8 <_printf_float+0xf0>
 8011e66:	2301      	movs	r3, #1
 8011e68:	e7bd      	b.n	8011de6 <_printf_float+0xee>
 8011e6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011e6e:	d9db      	bls.n	8011e28 <_printf_float+0x130>
 8011e70:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011e74:	d118      	bne.n	8011ea8 <_printf_float+0x1b0>
 8011e76:	2900      	cmp	r1, #0
 8011e78:	6863      	ldr	r3, [r4, #4]
 8011e7a:	dd0b      	ble.n	8011e94 <_printf_float+0x19c>
 8011e7c:	6121      	str	r1, [r4, #16]
 8011e7e:	b913      	cbnz	r3, 8011e86 <_printf_float+0x18e>
 8011e80:	6822      	ldr	r2, [r4, #0]
 8011e82:	07d0      	lsls	r0, r2, #31
 8011e84:	d502      	bpl.n	8011e8c <_printf_float+0x194>
 8011e86:	3301      	adds	r3, #1
 8011e88:	440b      	add	r3, r1
 8011e8a:	6123      	str	r3, [r4, #16]
 8011e8c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011e8e:	f04f 0900 	mov.w	r9, #0
 8011e92:	e7db      	b.n	8011e4c <_printf_float+0x154>
 8011e94:	b913      	cbnz	r3, 8011e9c <_printf_float+0x1a4>
 8011e96:	6822      	ldr	r2, [r4, #0]
 8011e98:	07d2      	lsls	r2, r2, #31
 8011e9a:	d501      	bpl.n	8011ea0 <_printf_float+0x1a8>
 8011e9c:	3302      	adds	r3, #2
 8011e9e:	e7f4      	b.n	8011e8a <_printf_float+0x192>
 8011ea0:	2301      	movs	r3, #1
 8011ea2:	e7f2      	b.n	8011e8a <_printf_float+0x192>
 8011ea4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011ea8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011eaa:	4299      	cmp	r1, r3
 8011eac:	db05      	blt.n	8011eba <_printf_float+0x1c2>
 8011eae:	6823      	ldr	r3, [r4, #0]
 8011eb0:	6121      	str	r1, [r4, #16]
 8011eb2:	07d8      	lsls	r0, r3, #31
 8011eb4:	d5ea      	bpl.n	8011e8c <_printf_float+0x194>
 8011eb6:	1c4b      	adds	r3, r1, #1
 8011eb8:	e7e7      	b.n	8011e8a <_printf_float+0x192>
 8011eba:	2900      	cmp	r1, #0
 8011ebc:	bfd4      	ite	le
 8011ebe:	f1c1 0202 	rsble	r2, r1, #2
 8011ec2:	2201      	movgt	r2, #1
 8011ec4:	4413      	add	r3, r2
 8011ec6:	e7e0      	b.n	8011e8a <_printf_float+0x192>
 8011ec8:	6823      	ldr	r3, [r4, #0]
 8011eca:	055a      	lsls	r2, r3, #21
 8011ecc:	d407      	bmi.n	8011ede <_printf_float+0x1e6>
 8011ece:	6923      	ldr	r3, [r4, #16]
 8011ed0:	4642      	mov	r2, r8
 8011ed2:	4631      	mov	r1, r6
 8011ed4:	4628      	mov	r0, r5
 8011ed6:	47b8      	blx	r7
 8011ed8:	3001      	adds	r0, #1
 8011eda:	d12b      	bne.n	8011f34 <_printf_float+0x23c>
 8011edc:	e767      	b.n	8011dae <_printf_float+0xb6>
 8011ede:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011ee2:	f240 80dd 	bls.w	80120a0 <_printf_float+0x3a8>
 8011ee6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011eea:	2200      	movs	r2, #0
 8011eec:	2300      	movs	r3, #0
 8011eee:	f7ee fe0b 	bl	8000b08 <__aeabi_dcmpeq>
 8011ef2:	2800      	cmp	r0, #0
 8011ef4:	d033      	beq.n	8011f5e <_printf_float+0x266>
 8011ef6:	4a37      	ldr	r2, [pc, #220]	@ (8011fd4 <_printf_float+0x2dc>)
 8011ef8:	2301      	movs	r3, #1
 8011efa:	4631      	mov	r1, r6
 8011efc:	4628      	mov	r0, r5
 8011efe:	47b8      	blx	r7
 8011f00:	3001      	adds	r0, #1
 8011f02:	f43f af54 	beq.w	8011dae <_printf_float+0xb6>
 8011f06:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011f0a:	4543      	cmp	r3, r8
 8011f0c:	db02      	blt.n	8011f14 <_printf_float+0x21c>
 8011f0e:	6823      	ldr	r3, [r4, #0]
 8011f10:	07d8      	lsls	r0, r3, #31
 8011f12:	d50f      	bpl.n	8011f34 <_printf_float+0x23c>
 8011f14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f18:	4631      	mov	r1, r6
 8011f1a:	4628      	mov	r0, r5
 8011f1c:	47b8      	blx	r7
 8011f1e:	3001      	adds	r0, #1
 8011f20:	f43f af45 	beq.w	8011dae <_printf_float+0xb6>
 8011f24:	f04f 0900 	mov.w	r9, #0
 8011f28:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8011f2c:	f104 0a1a 	add.w	sl, r4, #26
 8011f30:	45c8      	cmp	r8, r9
 8011f32:	dc09      	bgt.n	8011f48 <_printf_float+0x250>
 8011f34:	6823      	ldr	r3, [r4, #0]
 8011f36:	079b      	lsls	r3, r3, #30
 8011f38:	f100 8103 	bmi.w	8012142 <_printf_float+0x44a>
 8011f3c:	68e0      	ldr	r0, [r4, #12]
 8011f3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011f40:	4298      	cmp	r0, r3
 8011f42:	bfb8      	it	lt
 8011f44:	4618      	movlt	r0, r3
 8011f46:	e734      	b.n	8011db2 <_printf_float+0xba>
 8011f48:	2301      	movs	r3, #1
 8011f4a:	4652      	mov	r2, sl
 8011f4c:	4631      	mov	r1, r6
 8011f4e:	4628      	mov	r0, r5
 8011f50:	47b8      	blx	r7
 8011f52:	3001      	adds	r0, #1
 8011f54:	f43f af2b 	beq.w	8011dae <_printf_float+0xb6>
 8011f58:	f109 0901 	add.w	r9, r9, #1
 8011f5c:	e7e8      	b.n	8011f30 <_printf_float+0x238>
 8011f5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	dc39      	bgt.n	8011fd8 <_printf_float+0x2e0>
 8011f64:	4a1b      	ldr	r2, [pc, #108]	@ (8011fd4 <_printf_float+0x2dc>)
 8011f66:	2301      	movs	r3, #1
 8011f68:	4631      	mov	r1, r6
 8011f6a:	4628      	mov	r0, r5
 8011f6c:	47b8      	blx	r7
 8011f6e:	3001      	adds	r0, #1
 8011f70:	f43f af1d 	beq.w	8011dae <_printf_float+0xb6>
 8011f74:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011f78:	ea59 0303 	orrs.w	r3, r9, r3
 8011f7c:	d102      	bne.n	8011f84 <_printf_float+0x28c>
 8011f7e:	6823      	ldr	r3, [r4, #0]
 8011f80:	07d9      	lsls	r1, r3, #31
 8011f82:	d5d7      	bpl.n	8011f34 <_printf_float+0x23c>
 8011f84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f88:	4631      	mov	r1, r6
 8011f8a:	4628      	mov	r0, r5
 8011f8c:	47b8      	blx	r7
 8011f8e:	3001      	adds	r0, #1
 8011f90:	f43f af0d 	beq.w	8011dae <_printf_float+0xb6>
 8011f94:	f04f 0a00 	mov.w	sl, #0
 8011f98:	f104 0b1a 	add.w	fp, r4, #26
 8011f9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f9e:	425b      	negs	r3, r3
 8011fa0:	4553      	cmp	r3, sl
 8011fa2:	dc01      	bgt.n	8011fa8 <_printf_float+0x2b0>
 8011fa4:	464b      	mov	r3, r9
 8011fa6:	e793      	b.n	8011ed0 <_printf_float+0x1d8>
 8011fa8:	2301      	movs	r3, #1
 8011faa:	465a      	mov	r2, fp
 8011fac:	4631      	mov	r1, r6
 8011fae:	4628      	mov	r0, r5
 8011fb0:	47b8      	blx	r7
 8011fb2:	3001      	adds	r0, #1
 8011fb4:	f43f aefb 	beq.w	8011dae <_printf_float+0xb6>
 8011fb8:	f10a 0a01 	add.w	sl, sl, #1
 8011fbc:	e7ee      	b.n	8011f9c <_printf_float+0x2a4>
 8011fbe:	bf00      	nop
 8011fc0:	7fefffff 	.word	0x7fefffff
 8011fc4:	08014ba4 	.word	0x08014ba4
 8011fc8:	08014ba0 	.word	0x08014ba0
 8011fcc:	08014bac 	.word	0x08014bac
 8011fd0:	08014ba8 	.word	0x08014ba8
 8011fd4:	08014bb0 	.word	0x08014bb0
 8011fd8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011fda:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011fde:	4553      	cmp	r3, sl
 8011fe0:	bfa8      	it	ge
 8011fe2:	4653      	movge	r3, sl
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	4699      	mov	r9, r3
 8011fe8:	dc36      	bgt.n	8012058 <_printf_float+0x360>
 8011fea:	f04f 0b00 	mov.w	fp, #0
 8011fee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011ff2:	f104 021a 	add.w	r2, r4, #26
 8011ff6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011ff8:	9306      	str	r3, [sp, #24]
 8011ffa:	eba3 0309 	sub.w	r3, r3, r9
 8011ffe:	455b      	cmp	r3, fp
 8012000:	dc31      	bgt.n	8012066 <_printf_float+0x36e>
 8012002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012004:	459a      	cmp	sl, r3
 8012006:	dc3a      	bgt.n	801207e <_printf_float+0x386>
 8012008:	6823      	ldr	r3, [r4, #0]
 801200a:	07da      	lsls	r2, r3, #31
 801200c:	d437      	bmi.n	801207e <_printf_float+0x386>
 801200e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012010:	ebaa 0903 	sub.w	r9, sl, r3
 8012014:	9b06      	ldr	r3, [sp, #24]
 8012016:	ebaa 0303 	sub.w	r3, sl, r3
 801201a:	4599      	cmp	r9, r3
 801201c:	bfa8      	it	ge
 801201e:	4699      	movge	r9, r3
 8012020:	f1b9 0f00 	cmp.w	r9, #0
 8012024:	dc33      	bgt.n	801208e <_printf_float+0x396>
 8012026:	f04f 0800 	mov.w	r8, #0
 801202a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801202e:	f104 0b1a 	add.w	fp, r4, #26
 8012032:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012034:	ebaa 0303 	sub.w	r3, sl, r3
 8012038:	eba3 0309 	sub.w	r3, r3, r9
 801203c:	4543      	cmp	r3, r8
 801203e:	f77f af79 	ble.w	8011f34 <_printf_float+0x23c>
 8012042:	2301      	movs	r3, #1
 8012044:	465a      	mov	r2, fp
 8012046:	4631      	mov	r1, r6
 8012048:	4628      	mov	r0, r5
 801204a:	47b8      	blx	r7
 801204c:	3001      	adds	r0, #1
 801204e:	f43f aeae 	beq.w	8011dae <_printf_float+0xb6>
 8012052:	f108 0801 	add.w	r8, r8, #1
 8012056:	e7ec      	b.n	8012032 <_printf_float+0x33a>
 8012058:	4642      	mov	r2, r8
 801205a:	4631      	mov	r1, r6
 801205c:	4628      	mov	r0, r5
 801205e:	47b8      	blx	r7
 8012060:	3001      	adds	r0, #1
 8012062:	d1c2      	bne.n	8011fea <_printf_float+0x2f2>
 8012064:	e6a3      	b.n	8011dae <_printf_float+0xb6>
 8012066:	2301      	movs	r3, #1
 8012068:	4631      	mov	r1, r6
 801206a:	4628      	mov	r0, r5
 801206c:	9206      	str	r2, [sp, #24]
 801206e:	47b8      	blx	r7
 8012070:	3001      	adds	r0, #1
 8012072:	f43f ae9c 	beq.w	8011dae <_printf_float+0xb6>
 8012076:	9a06      	ldr	r2, [sp, #24]
 8012078:	f10b 0b01 	add.w	fp, fp, #1
 801207c:	e7bb      	b.n	8011ff6 <_printf_float+0x2fe>
 801207e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012082:	4631      	mov	r1, r6
 8012084:	4628      	mov	r0, r5
 8012086:	47b8      	blx	r7
 8012088:	3001      	adds	r0, #1
 801208a:	d1c0      	bne.n	801200e <_printf_float+0x316>
 801208c:	e68f      	b.n	8011dae <_printf_float+0xb6>
 801208e:	9a06      	ldr	r2, [sp, #24]
 8012090:	464b      	mov	r3, r9
 8012092:	4442      	add	r2, r8
 8012094:	4631      	mov	r1, r6
 8012096:	4628      	mov	r0, r5
 8012098:	47b8      	blx	r7
 801209a:	3001      	adds	r0, #1
 801209c:	d1c3      	bne.n	8012026 <_printf_float+0x32e>
 801209e:	e686      	b.n	8011dae <_printf_float+0xb6>
 80120a0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80120a4:	f1ba 0f01 	cmp.w	sl, #1
 80120a8:	dc01      	bgt.n	80120ae <_printf_float+0x3b6>
 80120aa:	07db      	lsls	r3, r3, #31
 80120ac:	d536      	bpl.n	801211c <_printf_float+0x424>
 80120ae:	2301      	movs	r3, #1
 80120b0:	4642      	mov	r2, r8
 80120b2:	4631      	mov	r1, r6
 80120b4:	4628      	mov	r0, r5
 80120b6:	47b8      	blx	r7
 80120b8:	3001      	adds	r0, #1
 80120ba:	f43f ae78 	beq.w	8011dae <_printf_float+0xb6>
 80120be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80120c2:	4631      	mov	r1, r6
 80120c4:	4628      	mov	r0, r5
 80120c6:	47b8      	blx	r7
 80120c8:	3001      	adds	r0, #1
 80120ca:	f43f ae70 	beq.w	8011dae <_printf_float+0xb6>
 80120ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80120d2:	2200      	movs	r2, #0
 80120d4:	2300      	movs	r3, #0
 80120d6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80120da:	f7ee fd15 	bl	8000b08 <__aeabi_dcmpeq>
 80120de:	b9c0      	cbnz	r0, 8012112 <_printf_float+0x41a>
 80120e0:	4653      	mov	r3, sl
 80120e2:	f108 0201 	add.w	r2, r8, #1
 80120e6:	4631      	mov	r1, r6
 80120e8:	4628      	mov	r0, r5
 80120ea:	47b8      	blx	r7
 80120ec:	3001      	adds	r0, #1
 80120ee:	d10c      	bne.n	801210a <_printf_float+0x412>
 80120f0:	e65d      	b.n	8011dae <_printf_float+0xb6>
 80120f2:	2301      	movs	r3, #1
 80120f4:	465a      	mov	r2, fp
 80120f6:	4631      	mov	r1, r6
 80120f8:	4628      	mov	r0, r5
 80120fa:	47b8      	blx	r7
 80120fc:	3001      	adds	r0, #1
 80120fe:	f43f ae56 	beq.w	8011dae <_printf_float+0xb6>
 8012102:	f108 0801 	add.w	r8, r8, #1
 8012106:	45d0      	cmp	r8, sl
 8012108:	dbf3      	blt.n	80120f2 <_printf_float+0x3fa>
 801210a:	464b      	mov	r3, r9
 801210c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012110:	e6df      	b.n	8011ed2 <_printf_float+0x1da>
 8012112:	f04f 0800 	mov.w	r8, #0
 8012116:	f104 0b1a 	add.w	fp, r4, #26
 801211a:	e7f4      	b.n	8012106 <_printf_float+0x40e>
 801211c:	2301      	movs	r3, #1
 801211e:	4642      	mov	r2, r8
 8012120:	e7e1      	b.n	80120e6 <_printf_float+0x3ee>
 8012122:	2301      	movs	r3, #1
 8012124:	464a      	mov	r2, r9
 8012126:	4631      	mov	r1, r6
 8012128:	4628      	mov	r0, r5
 801212a:	47b8      	blx	r7
 801212c:	3001      	adds	r0, #1
 801212e:	f43f ae3e 	beq.w	8011dae <_printf_float+0xb6>
 8012132:	f108 0801 	add.w	r8, r8, #1
 8012136:	68e3      	ldr	r3, [r4, #12]
 8012138:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801213a:	1a5b      	subs	r3, r3, r1
 801213c:	4543      	cmp	r3, r8
 801213e:	dcf0      	bgt.n	8012122 <_printf_float+0x42a>
 8012140:	e6fc      	b.n	8011f3c <_printf_float+0x244>
 8012142:	f04f 0800 	mov.w	r8, #0
 8012146:	f104 0919 	add.w	r9, r4, #25
 801214a:	e7f4      	b.n	8012136 <_printf_float+0x43e>

0801214c <_printf_common>:
 801214c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012150:	4616      	mov	r6, r2
 8012152:	4698      	mov	r8, r3
 8012154:	688a      	ldr	r2, [r1, #8]
 8012156:	690b      	ldr	r3, [r1, #16]
 8012158:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801215c:	4293      	cmp	r3, r2
 801215e:	bfb8      	it	lt
 8012160:	4613      	movlt	r3, r2
 8012162:	6033      	str	r3, [r6, #0]
 8012164:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012168:	4607      	mov	r7, r0
 801216a:	460c      	mov	r4, r1
 801216c:	b10a      	cbz	r2, 8012172 <_printf_common+0x26>
 801216e:	3301      	adds	r3, #1
 8012170:	6033      	str	r3, [r6, #0]
 8012172:	6823      	ldr	r3, [r4, #0]
 8012174:	0699      	lsls	r1, r3, #26
 8012176:	bf42      	ittt	mi
 8012178:	6833      	ldrmi	r3, [r6, #0]
 801217a:	3302      	addmi	r3, #2
 801217c:	6033      	strmi	r3, [r6, #0]
 801217e:	6825      	ldr	r5, [r4, #0]
 8012180:	f015 0506 	ands.w	r5, r5, #6
 8012184:	d106      	bne.n	8012194 <_printf_common+0x48>
 8012186:	f104 0a19 	add.w	sl, r4, #25
 801218a:	68e3      	ldr	r3, [r4, #12]
 801218c:	6832      	ldr	r2, [r6, #0]
 801218e:	1a9b      	subs	r3, r3, r2
 8012190:	42ab      	cmp	r3, r5
 8012192:	dc26      	bgt.n	80121e2 <_printf_common+0x96>
 8012194:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012198:	6822      	ldr	r2, [r4, #0]
 801219a:	3b00      	subs	r3, #0
 801219c:	bf18      	it	ne
 801219e:	2301      	movne	r3, #1
 80121a0:	0692      	lsls	r2, r2, #26
 80121a2:	d42b      	bmi.n	80121fc <_printf_common+0xb0>
 80121a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80121a8:	4641      	mov	r1, r8
 80121aa:	4638      	mov	r0, r7
 80121ac:	47c8      	blx	r9
 80121ae:	3001      	adds	r0, #1
 80121b0:	d01e      	beq.n	80121f0 <_printf_common+0xa4>
 80121b2:	6823      	ldr	r3, [r4, #0]
 80121b4:	6922      	ldr	r2, [r4, #16]
 80121b6:	f003 0306 	and.w	r3, r3, #6
 80121ba:	2b04      	cmp	r3, #4
 80121bc:	bf02      	ittt	eq
 80121be:	68e5      	ldreq	r5, [r4, #12]
 80121c0:	6833      	ldreq	r3, [r6, #0]
 80121c2:	1aed      	subeq	r5, r5, r3
 80121c4:	68a3      	ldr	r3, [r4, #8]
 80121c6:	bf0c      	ite	eq
 80121c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80121cc:	2500      	movne	r5, #0
 80121ce:	4293      	cmp	r3, r2
 80121d0:	bfc4      	itt	gt
 80121d2:	1a9b      	subgt	r3, r3, r2
 80121d4:	18ed      	addgt	r5, r5, r3
 80121d6:	2600      	movs	r6, #0
 80121d8:	341a      	adds	r4, #26
 80121da:	42b5      	cmp	r5, r6
 80121dc:	d11a      	bne.n	8012214 <_printf_common+0xc8>
 80121de:	2000      	movs	r0, #0
 80121e0:	e008      	b.n	80121f4 <_printf_common+0xa8>
 80121e2:	2301      	movs	r3, #1
 80121e4:	4652      	mov	r2, sl
 80121e6:	4641      	mov	r1, r8
 80121e8:	4638      	mov	r0, r7
 80121ea:	47c8      	blx	r9
 80121ec:	3001      	adds	r0, #1
 80121ee:	d103      	bne.n	80121f8 <_printf_common+0xac>
 80121f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80121f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80121f8:	3501      	adds	r5, #1
 80121fa:	e7c6      	b.n	801218a <_printf_common+0x3e>
 80121fc:	18e1      	adds	r1, r4, r3
 80121fe:	1c5a      	adds	r2, r3, #1
 8012200:	2030      	movs	r0, #48	@ 0x30
 8012202:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012206:	4422      	add	r2, r4
 8012208:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801220c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012210:	3302      	adds	r3, #2
 8012212:	e7c7      	b.n	80121a4 <_printf_common+0x58>
 8012214:	2301      	movs	r3, #1
 8012216:	4622      	mov	r2, r4
 8012218:	4641      	mov	r1, r8
 801221a:	4638      	mov	r0, r7
 801221c:	47c8      	blx	r9
 801221e:	3001      	adds	r0, #1
 8012220:	d0e6      	beq.n	80121f0 <_printf_common+0xa4>
 8012222:	3601      	adds	r6, #1
 8012224:	e7d9      	b.n	80121da <_printf_common+0x8e>
	...

08012228 <_printf_i>:
 8012228:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801222c:	7e0f      	ldrb	r7, [r1, #24]
 801222e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012230:	2f78      	cmp	r7, #120	@ 0x78
 8012232:	4691      	mov	r9, r2
 8012234:	4680      	mov	r8, r0
 8012236:	460c      	mov	r4, r1
 8012238:	469a      	mov	sl, r3
 801223a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801223e:	d807      	bhi.n	8012250 <_printf_i+0x28>
 8012240:	2f62      	cmp	r7, #98	@ 0x62
 8012242:	d80a      	bhi.n	801225a <_printf_i+0x32>
 8012244:	2f00      	cmp	r7, #0
 8012246:	f000 80d1 	beq.w	80123ec <_printf_i+0x1c4>
 801224a:	2f58      	cmp	r7, #88	@ 0x58
 801224c:	f000 80b8 	beq.w	80123c0 <_printf_i+0x198>
 8012250:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012254:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012258:	e03a      	b.n	80122d0 <_printf_i+0xa8>
 801225a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801225e:	2b15      	cmp	r3, #21
 8012260:	d8f6      	bhi.n	8012250 <_printf_i+0x28>
 8012262:	a101      	add	r1, pc, #4	@ (adr r1, 8012268 <_printf_i+0x40>)
 8012264:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012268:	080122c1 	.word	0x080122c1
 801226c:	080122d5 	.word	0x080122d5
 8012270:	08012251 	.word	0x08012251
 8012274:	08012251 	.word	0x08012251
 8012278:	08012251 	.word	0x08012251
 801227c:	08012251 	.word	0x08012251
 8012280:	080122d5 	.word	0x080122d5
 8012284:	08012251 	.word	0x08012251
 8012288:	08012251 	.word	0x08012251
 801228c:	08012251 	.word	0x08012251
 8012290:	08012251 	.word	0x08012251
 8012294:	080123d3 	.word	0x080123d3
 8012298:	080122ff 	.word	0x080122ff
 801229c:	0801238d 	.word	0x0801238d
 80122a0:	08012251 	.word	0x08012251
 80122a4:	08012251 	.word	0x08012251
 80122a8:	080123f5 	.word	0x080123f5
 80122ac:	08012251 	.word	0x08012251
 80122b0:	080122ff 	.word	0x080122ff
 80122b4:	08012251 	.word	0x08012251
 80122b8:	08012251 	.word	0x08012251
 80122bc:	08012395 	.word	0x08012395
 80122c0:	6833      	ldr	r3, [r6, #0]
 80122c2:	1d1a      	adds	r2, r3, #4
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	6032      	str	r2, [r6, #0]
 80122c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80122cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80122d0:	2301      	movs	r3, #1
 80122d2:	e09c      	b.n	801240e <_printf_i+0x1e6>
 80122d4:	6833      	ldr	r3, [r6, #0]
 80122d6:	6820      	ldr	r0, [r4, #0]
 80122d8:	1d19      	adds	r1, r3, #4
 80122da:	6031      	str	r1, [r6, #0]
 80122dc:	0606      	lsls	r6, r0, #24
 80122de:	d501      	bpl.n	80122e4 <_printf_i+0xbc>
 80122e0:	681d      	ldr	r5, [r3, #0]
 80122e2:	e003      	b.n	80122ec <_printf_i+0xc4>
 80122e4:	0645      	lsls	r5, r0, #25
 80122e6:	d5fb      	bpl.n	80122e0 <_printf_i+0xb8>
 80122e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80122ec:	2d00      	cmp	r5, #0
 80122ee:	da03      	bge.n	80122f8 <_printf_i+0xd0>
 80122f0:	232d      	movs	r3, #45	@ 0x2d
 80122f2:	426d      	negs	r5, r5
 80122f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80122f8:	4858      	ldr	r0, [pc, #352]	@ (801245c <_printf_i+0x234>)
 80122fa:	230a      	movs	r3, #10
 80122fc:	e011      	b.n	8012322 <_printf_i+0xfa>
 80122fe:	6821      	ldr	r1, [r4, #0]
 8012300:	6833      	ldr	r3, [r6, #0]
 8012302:	0608      	lsls	r0, r1, #24
 8012304:	f853 5b04 	ldr.w	r5, [r3], #4
 8012308:	d402      	bmi.n	8012310 <_printf_i+0xe8>
 801230a:	0649      	lsls	r1, r1, #25
 801230c:	bf48      	it	mi
 801230e:	b2ad      	uxthmi	r5, r5
 8012310:	2f6f      	cmp	r7, #111	@ 0x6f
 8012312:	4852      	ldr	r0, [pc, #328]	@ (801245c <_printf_i+0x234>)
 8012314:	6033      	str	r3, [r6, #0]
 8012316:	bf14      	ite	ne
 8012318:	230a      	movne	r3, #10
 801231a:	2308      	moveq	r3, #8
 801231c:	2100      	movs	r1, #0
 801231e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012322:	6866      	ldr	r6, [r4, #4]
 8012324:	60a6      	str	r6, [r4, #8]
 8012326:	2e00      	cmp	r6, #0
 8012328:	db05      	blt.n	8012336 <_printf_i+0x10e>
 801232a:	6821      	ldr	r1, [r4, #0]
 801232c:	432e      	orrs	r6, r5
 801232e:	f021 0104 	bic.w	r1, r1, #4
 8012332:	6021      	str	r1, [r4, #0]
 8012334:	d04b      	beq.n	80123ce <_printf_i+0x1a6>
 8012336:	4616      	mov	r6, r2
 8012338:	fbb5 f1f3 	udiv	r1, r5, r3
 801233c:	fb03 5711 	mls	r7, r3, r1, r5
 8012340:	5dc7      	ldrb	r7, [r0, r7]
 8012342:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012346:	462f      	mov	r7, r5
 8012348:	42bb      	cmp	r3, r7
 801234a:	460d      	mov	r5, r1
 801234c:	d9f4      	bls.n	8012338 <_printf_i+0x110>
 801234e:	2b08      	cmp	r3, #8
 8012350:	d10b      	bne.n	801236a <_printf_i+0x142>
 8012352:	6823      	ldr	r3, [r4, #0]
 8012354:	07df      	lsls	r7, r3, #31
 8012356:	d508      	bpl.n	801236a <_printf_i+0x142>
 8012358:	6923      	ldr	r3, [r4, #16]
 801235a:	6861      	ldr	r1, [r4, #4]
 801235c:	4299      	cmp	r1, r3
 801235e:	bfde      	ittt	le
 8012360:	2330      	movle	r3, #48	@ 0x30
 8012362:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012366:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801236a:	1b92      	subs	r2, r2, r6
 801236c:	6122      	str	r2, [r4, #16]
 801236e:	f8cd a000 	str.w	sl, [sp]
 8012372:	464b      	mov	r3, r9
 8012374:	aa03      	add	r2, sp, #12
 8012376:	4621      	mov	r1, r4
 8012378:	4640      	mov	r0, r8
 801237a:	f7ff fee7 	bl	801214c <_printf_common>
 801237e:	3001      	adds	r0, #1
 8012380:	d14a      	bne.n	8012418 <_printf_i+0x1f0>
 8012382:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012386:	b004      	add	sp, #16
 8012388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801238c:	6823      	ldr	r3, [r4, #0]
 801238e:	f043 0320 	orr.w	r3, r3, #32
 8012392:	6023      	str	r3, [r4, #0]
 8012394:	4832      	ldr	r0, [pc, #200]	@ (8012460 <_printf_i+0x238>)
 8012396:	2778      	movs	r7, #120	@ 0x78
 8012398:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801239c:	6823      	ldr	r3, [r4, #0]
 801239e:	6831      	ldr	r1, [r6, #0]
 80123a0:	061f      	lsls	r7, r3, #24
 80123a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80123a6:	d402      	bmi.n	80123ae <_printf_i+0x186>
 80123a8:	065f      	lsls	r7, r3, #25
 80123aa:	bf48      	it	mi
 80123ac:	b2ad      	uxthmi	r5, r5
 80123ae:	6031      	str	r1, [r6, #0]
 80123b0:	07d9      	lsls	r1, r3, #31
 80123b2:	bf44      	itt	mi
 80123b4:	f043 0320 	orrmi.w	r3, r3, #32
 80123b8:	6023      	strmi	r3, [r4, #0]
 80123ba:	b11d      	cbz	r5, 80123c4 <_printf_i+0x19c>
 80123bc:	2310      	movs	r3, #16
 80123be:	e7ad      	b.n	801231c <_printf_i+0xf4>
 80123c0:	4826      	ldr	r0, [pc, #152]	@ (801245c <_printf_i+0x234>)
 80123c2:	e7e9      	b.n	8012398 <_printf_i+0x170>
 80123c4:	6823      	ldr	r3, [r4, #0]
 80123c6:	f023 0320 	bic.w	r3, r3, #32
 80123ca:	6023      	str	r3, [r4, #0]
 80123cc:	e7f6      	b.n	80123bc <_printf_i+0x194>
 80123ce:	4616      	mov	r6, r2
 80123d0:	e7bd      	b.n	801234e <_printf_i+0x126>
 80123d2:	6833      	ldr	r3, [r6, #0]
 80123d4:	6825      	ldr	r5, [r4, #0]
 80123d6:	6961      	ldr	r1, [r4, #20]
 80123d8:	1d18      	adds	r0, r3, #4
 80123da:	6030      	str	r0, [r6, #0]
 80123dc:	062e      	lsls	r6, r5, #24
 80123de:	681b      	ldr	r3, [r3, #0]
 80123e0:	d501      	bpl.n	80123e6 <_printf_i+0x1be>
 80123e2:	6019      	str	r1, [r3, #0]
 80123e4:	e002      	b.n	80123ec <_printf_i+0x1c4>
 80123e6:	0668      	lsls	r0, r5, #25
 80123e8:	d5fb      	bpl.n	80123e2 <_printf_i+0x1ba>
 80123ea:	8019      	strh	r1, [r3, #0]
 80123ec:	2300      	movs	r3, #0
 80123ee:	6123      	str	r3, [r4, #16]
 80123f0:	4616      	mov	r6, r2
 80123f2:	e7bc      	b.n	801236e <_printf_i+0x146>
 80123f4:	6833      	ldr	r3, [r6, #0]
 80123f6:	1d1a      	adds	r2, r3, #4
 80123f8:	6032      	str	r2, [r6, #0]
 80123fa:	681e      	ldr	r6, [r3, #0]
 80123fc:	6862      	ldr	r2, [r4, #4]
 80123fe:	2100      	movs	r1, #0
 8012400:	4630      	mov	r0, r6
 8012402:	f7ed ff05 	bl	8000210 <memchr>
 8012406:	b108      	cbz	r0, 801240c <_printf_i+0x1e4>
 8012408:	1b80      	subs	r0, r0, r6
 801240a:	6060      	str	r0, [r4, #4]
 801240c:	6863      	ldr	r3, [r4, #4]
 801240e:	6123      	str	r3, [r4, #16]
 8012410:	2300      	movs	r3, #0
 8012412:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012416:	e7aa      	b.n	801236e <_printf_i+0x146>
 8012418:	6923      	ldr	r3, [r4, #16]
 801241a:	4632      	mov	r2, r6
 801241c:	4649      	mov	r1, r9
 801241e:	4640      	mov	r0, r8
 8012420:	47d0      	blx	sl
 8012422:	3001      	adds	r0, #1
 8012424:	d0ad      	beq.n	8012382 <_printf_i+0x15a>
 8012426:	6823      	ldr	r3, [r4, #0]
 8012428:	079b      	lsls	r3, r3, #30
 801242a:	d413      	bmi.n	8012454 <_printf_i+0x22c>
 801242c:	68e0      	ldr	r0, [r4, #12]
 801242e:	9b03      	ldr	r3, [sp, #12]
 8012430:	4298      	cmp	r0, r3
 8012432:	bfb8      	it	lt
 8012434:	4618      	movlt	r0, r3
 8012436:	e7a6      	b.n	8012386 <_printf_i+0x15e>
 8012438:	2301      	movs	r3, #1
 801243a:	4632      	mov	r2, r6
 801243c:	4649      	mov	r1, r9
 801243e:	4640      	mov	r0, r8
 8012440:	47d0      	blx	sl
 8012442:	3001      	adds	r0, #1
 8012444:	d09d      	beq.n	8012382 <_printf_i+0x15a>
 8012446:	3501      	adds	r5, #1
 8012448:	68e3      	ldr	r3, [r4, #12]
 801244a:	9903      	ldr	r1, [sp, #12]
 801244c:	1a5b      	subs	r3, r3, r1
 801244e:	42ab      	cmp	r3, r5
 8012450:	dcf2      	bgt.n	8012438 <_printf_i+0x210>
 8012452:	e7eb      	b.n	801242c <_printf_i+0x204>
 8012454:	2500      	movs	r5, #0
 8012456:	f104 0619 	add.w	r6, r4, #25
 801245a:	e7f5      	b.n	8012448 <_printf_i+0x220>
 801245c:	08014bb2 	.word	0x08014bb2
 8012460:	08014bc3 	.word	0x08014bc3

08012464 <std>:
 8012464:	2300      	movs	r3, #0
 8012466:	b510      	push	{r4, lr}
 8012468:	4604      	mov	r4, r0
 801246a:	e9c0 3300 	strd	r3, r3, [r0]
 801246e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012472:	6083      	str	r3, [r0, #8]
 8012474:	8181      	strh	r1, [r0, #12]
 8012476:	6643      	str	r3, [r0, #100]	@ 0x64
 8012478:	81c2      	strh	r2, [r0, #14]
 801247a:	6183      	str	r3, [r0, #24]
 801247c:	4619      	mov	r1, r3
 801247e:	2208      	movs	r2, #8
 8012480:	305c      	adds	r0, #92	@ 0x5c
 8012482:	f000 f92a 	bl	80126da <memset>
 8012486:	4b0d      	ldr	r3, [pc, #52]	@ (80124bc <std+0x58>)
 8012488:	6263      	str	r3, [r4, #36]	@ 0x24
 801248a:	4b0d      	ldr	r3, [pc, #52]	@ (80124c0 <std+0x5c>)
 801248c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801248e:	4b0d      	ldr	r3, [pc, #52]	@ (80124c4 <std+0x60>)
 8012490:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012492:	4b0d      	ldr	r3, [pc, #52]	@ (80124c8 <std+0x64>)
 8012494:	6323      	str	r3, [r4, #48]	@ 0x30
 8012496:	4b0d      	ldr	r3, [pc, #52]	@ (80124cc <std+0x68>)
 8012498:	6224      	str	r4, [r4, #32]
 801249a:	429c      	cmp	r4, r3
 801249c:	d006      	beq.n	80124ac <std+0x48>
 801249e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80124a2:	4294      	cmp	r4, r2
 80124a4:	d002      	beq.n	80124ac <std+0x48>
 80124a6:	33d0      	adds	r3, #208	@ 0xd0
 80124a8:	429c      	cmp	r4, r3
 80124aa:	d105      	bne.n	80124b8 <std+0x54>
 80124ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80124b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124b4:	f000 b98e 	b.w	80127d4 <__retarget_lock_init_recursive>
 80124b8:	bd10      	pop	{r4, pc}
 80124ba:	bf00      	nop
 80124bc:	08012655 	.word	0x08012655
 80124c0:	08012677 	.word	0x08012677
 80124c4:	080126af 	.word	0x080126af
 80124c8:	080126d3 	.word	0x080126d3
 80124cc:	200016fc 	.word	0x200016fc

080124d0 <stdio_exit_handler>:
 80124d0:	4a02      	ldr	r2, [pc, #8]	@ (80124dc <stdio_exit_handler+0xc>)
 80124d2:	4903      	ldr	r1, [pc, #12]	@ (80124e0 <stdio_exit_handler+0x10>)
 80124d4:	4803      	ldr	r0, [pc, #12]	@ (80124e4 <stdio_exit_handler+0x14>)
 80124d6:	f000 b869 	b.w	80125ac <_fwalk_sglue>
 80124da:	bf00      	nop
 80124dc:	20000040 	.word	0x20000040
 80124e0:	08014155 	.word	0x08014155
 80124e4:	20000050 	.word	0x20000050

080124e8 <cleanup_stdio>:
 80124e8:	6841      	ldr	r1, [r0, #4]
 80124ea:	4b0c      	ldr	r3, [pc, #48]	@ (801251c <cleanup_stdio+0x34>)
 80124ec:	4299      	cmp	r1, r3
 80124ee:	b510      	push	{r4, lr}
 80124f0:	4604      	mov	r4, r0
 80124f2:	d001      	beq.n	80124f8 <cleanup_stdio+0x10>
 80124f4:	f001 fe2e 	bl	8014154 <_fflush_r>
 80124f8:	68a1      	ldr	r1, [r4, #8]
 80124fa:	4b09      	ldr	r3, [pc, #36]	@ (8012520 <cleanup_stdio+0x38>)
 80124fc:	4299      	cmp	r1, r3
 80124fe:	d002      	beq.n	8012506 <cleanup_stdio+0x1e>
 8012500:	4620      	mov	r0, r4
 8012502:	f001 fe27 	bl	8014154 <_fflush_r>
 8012506:	68e1      	ldr	r1, [r4, #12]
 8012508:	4b06      	ldr	r3, [pc, #24]	@ (8012524 <cleanup_stdio+0x3c>)
 801250a:	4299      	cmp	r1, r3
 801250c:	d004      	beq.n	8012518 <cleanup_stdio+0x30>
 801250e:	4620      	mov	r0, r4
 8012510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012514:	f001 be1e 	b.w	8014154 <_fflush_r>
 8012518:	bd10      	pop	{r4, pc}
 801251a:	bf00      	nop
 801251c:	200016fc 	.word	0x200016fc
 8012520:	20001764 	.word	0x20001764
 8012524:	200017cc 	.word	0x200017cc

08012528 <global_stdio_init.part.0>:
 8012528:	b510      	push	{r4, lr}
 801252a:	4b0b      	ldr	r3, [pc, #44]	@ (8012558 <global_stdio_init.part.0+0x30>)
 801252c:	4c0b      	ldr	r4, [pc, #44]	@ (801255c <global_stdio_init.part.0+0x34>)
 801252e:	4a0c      	ldr	r2, [pc, #48]	@ (8012560 <global_stdio_init.part.0+0x38>)
 8012530:	601a      	str	r2, [r3, #0]
 8012532:	4620      	mov	r0, r4
 8012534:	2200      	movs	r2, #0
 8012536:	2104      	movs	r1, #4
 8012538:	f7ff ff94 	bl	8012464 <std>
 801253c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012540:	2201      	movs	r2, #1
 8012542:	2109      	movs	r1, #9
 8012544:	f7ff ff8e 	bl	8012464 <std>
 8012548:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801254c:	2202      	movs	r2, #2
 801254e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012552:	2112      	movs	r1, #18
 8012554:	f7ff bf86 	b.w	8012464 <std>
 8012558:	20001834 	.word	0x20001834
 801255c:	200016fc 	.word	0x200016fc
 8012560:	080124d1 	.word	0x080124d1

08012564 <__sfp_lock_acquire>:
 8012564:	4801      	ldr	r0, [pc, #4]	@ (801256c <__sfp_lock_acquire+0x8>)
 8012566:	f000 b936 	b.w	80127d6 <__retarget_lock_acquire_recursive>
 801256a:	bf00      	nop
 801256c:	2000183d 	.word	0x2000183d

08012570 <__sfp_lock_release>:
 8012570:	4801      	ldr	r0, [pc, #4]	@ (8012578 <__sfp_lock_release+0x8>)
 8012572:	f000 b931 	b.w	80127d8 <__retarget_lock_release_recursive>
 8012576:	bf00      	nop
 8012578:	2000183d 	.word	0x2000183d

0801257c <__sinit>:
 801257c:	b510      	push	{r4, lr}
 801257e:	4604      	mov	r4, r0
 8012580:	f7ff fff0 	bl	8012564 <__sfp_lock_acquire>
 8012584:	6a23      	ldr	r3, [r4, #32]
 8012586:	b11b      	cbz	r3, 8012590 <__sinit+0x14>
 8012588:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801258c:	f7ff bff0 	b.w	8012570 <__sfp_lock_release>
 8012590:	4b04      	ldr	r3, [pc, #16]	@ (80125a4 <__sinit+0x28>)
 8012592:	6223      	str	r3, [r4, #32]
 8012594:	4b04      	ldr	r3, [pc, #16]	@ (80125a8 <__sinit+0x2c>)
 8012596:	681b      	ldr	r3, [r3, #0]
 8012598:	2b00      	cmp	r3, #0
 801259a:	d1f5      	bne.n	8012588 <__sinit+0xc>
 801259c:	f7ff ffc4 	bl	8012528 <global_stdio_init.part.0>
 80125a0:	e7f2      	b.n	8012588 <__sinit+0xc>
 80125a2:	bf00      	nop
 80125a4:	080124e9 	.word	0x080124e9
 80125a8:	20001834 	.word	0x20001834

080125ac <_fwalk_sglue>:
 80125ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125b0:	4607      	mov	r7, r0
 80125b2:	4688      	mov	r8, r1
 80125b4:	4614      	mov	r4, r2
 80125b6:	2600      	movs	r6, #0
 80125b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80125bc:	f1b9 0901 	subs.w	r9, r9, #1
 80125c0:	d505      	bpl.n	80125ce <_fwalk_sglue+0x22>
 80125c2:	6824      	ldr	r4, [r4, #0]
 80125c4:	2c00      	cmp	r4, #0
 80125c6:	d1f7      	bne.n	80125b8 <_fwalk_sglue+0xc>
 80125c8:	4630      	mov	r0, r6
 80125ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80125ce:	89ab      	ldrh	r3, [r5, #12]
 80125d0:	2b01      	cmp	r3, #1
 80125d2:	d907      	bls.n	80125e4 <_fwalk_sglue+0x38>
 80125d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80125d8:	3301      	adds	r3, #1
 80125da:	d003      	beq.n	80125e4 <_fwalk_sglue+0x38>
 80125dc:	4629      	mov	r1, r5
 80125de:	4638      	mov	r0, r7
 80125e0:	47c0      	blx	r8
 80125e2:	4306      	orrs	r6, r0
 80125e4:	3568      	adds	r5, #104	@ 0x68
 80125e6:	e7e9      	b.n	80125bc <_fwalk_sglue+0x10>

080125e8 <sniprintf>:
 80125e8:	b40c      	push	{r2, r3}
 80125ea:	b530      	push	{r4, r5, lr}
 80125ec:	4b18      	ldr	r3, [pc, #96]	@ (8012650 <sniprintf+0x68>)
 80125ee:	1e0c      	subs	r4, r1, #0
 80125f0:	681d      	ldr	r5, [r3, #0]
 80125f2:	b09d      	sub	sp, #116	@ 0x74
 80125f4:	da08      	bge.n	8012608 <sniprintf+0x20>
 80125f6:	238b      	movs	r3, #139	@ 0x8b
 80125f8:	602b      	str	r3, [r5, #0]
 80125fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80125fe:	b01d      	add	sp, #116	@ 0x74
 8012600:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012604:	b002      	add	sp, #8
 8012606:	4770      	bx	lr
 8012608:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801260c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012610:	f04f 0300 	mov.w	r3, #0
 8012614:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012616:	bf14      	ite	ne
 8012618:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801261c:	4623      	moveq	r3, r4
 801261e:	9304      	str	r3, [sp, #16]
 8012620:	9307      	str	r3, [sp, #28]
 8012622:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012626:	9002      	str	r0, [sp, #8]
 8012628:	9006      	str	r0, [sp, #24]
 801262a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801262e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012630:	ab21      	add	r3, sp, #132	@ 0x84
 8012632:	a902      	add	r1, sp, #8
 8012634:	4628      	mov	r0, r5
 8012636:	9301      	str	r3, [sp, #4]
 8012638:	f001 fc0c 	bl	8013e54 <_svfiprintf_r>
 801263c:	1c43      	adds	r3, r0, #1
 801263e:	bfbc      	itt	lt
 8012640:	238b      	movlt	r3, #139	@ 0x8b
 8012642:	602b      	strlt	r3, [r5, #0]
 8012644:	2c00      	cmp	r4, #0
 8012646:	d0da      	beq.n	80125fe <sniprintf+0x16>
 8012648:	9b02      	ldr	r3, [sp, #8]
 801264a:	2200      	movs	r2, #0
 801264c:	701a      	strb	r2, [r3, #0]
 801264e:	e7d6      	b.n	80125fe <sniprintf+0x16>
 8012650:	2000004c 	.word	0x2000004c

08012654 <__sread>:
 8012654:	b510      	push	{r4, lr}
 8012656:	460c      	mov	r4, r1
 8012658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801265c:	f000 f86c 	bl	8012738 <_read_r>
 8012660:	2800      	cmp	r0, #0
 8012662:	bfab      	itete	ge
 8012664:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012666:	89a3      	ldrhlt	r3, [r4, #12]
 8012668:	181b      	addge	r3, r3, r0
 801266a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801266e:	bfac      	ite	ge
 8012670:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012672:	81a3      	strhlt	r3, [r4, #12]
 8012674:	bd10      	pop	{r4, pc}

08012676 <__swrite>:
 8012676:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801267a:	461f      	mov	r7, r3
 801267c:	898b      	ldrh	r3, [r1, #12]
 801267e:	05db      	lsls	r3, r3, #23
 8012680:	4605      	mov	r5, r0
 8012682:	460c      	mov	r4, r1
 8012684:	4616      	mov	r6, r2
 8012686:	d505      	bpl.n	8012694 <__swrite+0x1e>
 8012688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801268c:	2302      	movs	r3, #2
 801268e:	2200      	movs	r2, #0
 8012690:	f000 f840 	bl	8012714 <_lseek_r>
 8012694:	89a3      	ldrh	r3, [r4, #12]
 8012696:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801269a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801269e:	81a3      	strh	r3, [r4, #12]
 80126a0:	4632      	mov	r2, r6
 80126a2:	463b      	mov	r3, r7
 80126a4:	4628      	mov	r0, r5
 80126a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80126aa:	f000 b857 	b.w	801275c <_write_r>

080126ae <__sseek>:
 80126ae:	b510      	push	{r4, lr}
 80126b0:	460c      	mov	r4, r1
 80126b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126b6:	f000 f82d 	bl	8012714 <_lseek_r>
 80126ba:	1c43      	adds	r3, r0, #1
 80126bc:	89a3      	ldrh	r3, [r4, #12]
 80126be:	bf15      	itete	ne
 80126c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80126c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80126c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80126ca:	81a3      	strheq	r3, [r4, #12]
 80126cc:	bf18      	it	ne
 80126ce:	81a3      	strhne	r3, [r4, #12]
 80126d0:	bd10      	pop	{r4, pc}

080126d2 <__sclose>:
 80126d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126d6:	f000 b80d 	b.w	80126f4 <_close_r>

080126da <memset>:
 80126da:	4402      	add	r2, r0
 80126dc:	4603      	mov	r3, r0
 80126de:	4293      	cmp	r3, r2
 80126e0:	d100      	bne.n	80126e4 <memset+0xa>
 80126e2:	4770      	bx	lr
 80126e4:	f803 1b01 	strb.w	r1, [r3], #1
 80126e8:	e7f9      	b.n	80126de <memset+0x4>
	...

080126ec <_localeconv_r>:
 80126ec:	4800      	ldr	r0, [pc, #0]	@ (80126f0 <_localeconv_r+0x4>)
 80126ee:	4770      	bx	lr
 80126f0:	2000018c 	.word	0x2000018c

080126f4 <_close_r>:
 80126f4:	b538      	push	{r3, r4, r5, lr}
 80126f6:	4d06      	ldr	r5, [pc, #24]	@ (8012710 <_close_r+0x1c>)
 80126f8:	2300      	movs	r3, #0
 80126fa:	4604      	mov	r4, r0
 80126fc:	4608      	mov	r0, r1
 80126fe:	602b      	str	r3, [r5, #0]
 8012700:	f7f0 fc48 	bl	8002f94 <_close>
 8012704:	1c43      	adds	r3, r0, #1
 8012706:	d102      	bne.n	801270e <_close_r+0x1a>
 8012708:	682b      	ldr	r3, [r5, #0]
 801270a:	b103      	cbz	r3, 801270e <_close_r+0x1a>
 801270c:	6023      	str	r3, [r4, #0]
 801270e:	bd38      	pop	{r3, r4, r5, pc}
 8012710:	20001838 	.word	0x20001838

08012714 <_lseek_r>:
 8012714:	b538      	push	{r3, r4, r5, lr}
 8012716:	4d07      	ldr	r5, [pc, #28]	@ (8012734 <_lseek_r+0x20>)
 8012718:	4604      	mov	r4, r0
 801271a:	4608      	mov	r0, r1
 801271c:	4611      	mov	r1, r2
 801271e:	2200      	movs	r2, #0
 8012720:	602a      	str	r2, [r5, #0]
 8012722:	461a      	mov	r2, r3
 8012724:	f7f0 fc5d 	bl	8002fe2 <_lseek>
 8012728:	1c43      	adds	r3, r0, #1
 801272a:	d102      	bne.n	8012732 <_lseek_r+0x1e>
 801272c:	682b      	ldr	r3, [r5, #0]
 801272e:	b103      	cbz	r3, 8012732 <_lseek_r+0x1e>
 8012730:	6023      	str	r3, [r4, #0]
 8012732:	bd38      	pop	{r3, r4, r5, pc}
 8012734:	20001838 	.word	0x20001838

08012738 <_read_r>:
 8012738:	b538      	push	{r3, r4, r5, lr}
 801273a:	4d07      	ldr	r5, [pc, #28]	@ (8012758 <_read_r+0x20>)
 801273c:	4604      	mov	r4, r0
 801273e:	4608      	mov	r0, r1
 8012740:	4611      	mov	r1, r2
 8012742:	2200      	movs	r2, #0
 8012744:	602a      	str	r2, [r5, #0]
 8012746:	461a      	mov	r2, r3
 8012748:	f7f0 fbeb 	bl	8002f22 <_read>
 801274c:	1c43      	adds	r3, r0, #1
 801274e:	d102      	bne.n	8012756 <_read_r+0x1e>
 8012750:	682b      	ldr	r3, [r5, #0]
 8012752:	b103      	cbz	r3, 8012756 <_read_r+0x1e>
 8012754:	6023      	str	r3, [r4, #0]
 8012756:	bd38      	pop	{r3, r4, r5, pc}
 8012758:	20001838 	.word	0x20001838

0801275c <_write_r>:
 801275c:	b538      	push	{r3, r4, r5, lr}
 801275e:	4d07      	ldr	r5, [pc, #28]	@ (801277c <_write_r+0x20>)
 8012760:	4604      	mov	r4, r0
 8012762:	4608      	mov	r0, r1
 8012764:	4611      	mov	r1, r2
 8012766:	2200      	movs	r2, #0
 8012768:	602a      	str	r2, [r5, #0]
 801276a:	461a      	mov	r2, r3
 801276c:	f7f0 fbf6 	bl	8002f5c <_write>
 8012770:	1c43      	adds	r3, r0, #1
 8012772:	d102      	bne.n	801277a <_write_r+0x1e>
 8012774:	682b      	ldr	r3, [r5, #0]
 8012776:	b103      	cbz	r3, 801277a <_write_r+0x1e>
 8012778:	6023      	str	r3, [r4, #0]
 801277a:	bd38      	pop	{r3, r4, r5, pc}
 801277c:	20001838 	.word	0x20001838

08012780 <__errno>:
 8012780:	4b01      	ldr	r3, [pc, #4]	@ (8012788 <__errno+0x8>)
 8012782:	6818      	ldr	r0, [r3, #0]
 8012784:	4770      	bx	lr
 8012786:	bf00      	nop
 8012788:	2000004c 	.word	0x2000004c

0801278c <__libc_init_array>:
 801278c:	b570      	push	{r4, r5, r6, lr}
 801278e:	4d0d      	ldr	r5, [pc, #52]	@ (80127c4 <__libc_init_array+0x38>)
 8012790:	4c0d      	ldr	r4, [pc, #52]	@ (80127c8 <__libc_init_array+0x3c>)
 8012792:	1b64      	subs	r4, r4, r5
 8012794:	10a4      	asrs	r4, r4, #2
 8012796:	2600      	movs	r6, #0
 8012798:	42a6      	cmp	r6, r4
 801279a:	d109      	bne.n	80127b0 <__libc_init_array+0x24>
 801279c:	4d0b      	ldr	r5, [pc, #44]	@ (80127cc <__libc_init_array+0x40>)
 801279e:	4c0c      	ldr	r4, [pc, #48]	@ (80127d0 <__libc_init_array+0x44>)
 80127a0:	f002 f868 	bl	8014874 <_init>
 80127a4:	1b64      	subs	r4, r4, r5
 80127a6:	10a4      	asrs	r4, r4, #2
 80127a8:	2600      	movs	r6, #0
 80127aa:	42a6      	cmp	r6, r4
 80127ac:	d105      	bne.n	80127ba <__libc_init_array+0x2e>
 80127ae:	bd70      	pop	{r4, r5, r6, pc}
 80127b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80127b4:	4798      	blx	r3
 80127b6:	3601      	adds	r6, #1
 80127b8:	e7ee      	b.n	8012798 <__libc_init_array+0xc>
 80127ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80127be:	4798      	blx	r3
 80127c0:	3601      	adds	r6, #1
 80127c2:	e7f2      	b.n	80127aa <__libc_init_array+0x1e>
 80127c4:	0801533c 	.word	0x0801533c
 80127c8:	0801533c 	.word	0x0801533c
 80127cc:	0801533c 	.word	0x0801533c
 80127d0:	08015344 	.word	0x08015344

080127d4 <__retarget_lock_init_recursive>:
 80127d4:	4770      	bx	lr

080127d6 <__retarget_lock_acquire_recursive>:
 80127d6:	4770      	bx	lr

080127d8 <__retarget_lock_release_recursive>:
 80127d8:	4770      	bx	lr

080127da <memcpy>:
 80127da:	440a      	add	r2, r1
 80127dc:	4291      	cmp	r1, r2
 80127de:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80127e2:	d100      	bne.n	80127e6 <memcpy+0xc>
 80127e4:	4770      	bx	lr
 80127e6:	b510      	push	{r4, lr}
 80127e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80127ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80127f0:	4291      	cmp	r1, r2
 80127f2:	d1f9      	bne.n	80127e8 <memcpy+0xe>
 80127f4:	bd10      	pop	{r4, pc}

080127f6 <quorem>:
 80127f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127fa:	6903      	ldr	r3, [r0, #16]
 80127fc:	690c      	ldr	r4, [r1, #16]
 80127fe:	42a3      	cmp	r3, r4
 8012800:	4607      	mov	r7, r0
 8012802:	db7e      	blt.n	8012902 <quorem+0x10c>
 8012804:	3c01      	subs	r4, #1
 8012806:	f101 0814 	add.w	r8, r1, #20
 801280a:	00a3      	lsls	r3, r4, #2
 801280c:	f100 0514 	add.w	r5, r0, #20
 8012810:	9300      	str	r3, [sp, #0]
 8012812:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012816:	9301      	str	r3, [sp, #4]
 8012818:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801281c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012820:	3301      	adds	r3, #1
 8012822:	429a      	cmp	r2, r3
 8012824:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012828:	fbb2 f6f3 	udiv	r6, r2, r3
 801282c:	d32e      	bcc.n	801288c <quorem+0x96>
 801282e:	f04f 0a00 	mov.w	sl, #0
 8012832:	46c4      	mov	ip, r8
 8012834:	46ae      	mov	lr, r5
 8012836:	46d3      	mov	fp, sl
 8012838:	f85c 3b04 	ldr.w	r3, [ip], #4
 801283c:	b298      	uxth	r0, r3
 801283e:	fb06 a000 	mla	r0, r6, r0, sl
 8012842:	0c02      	lsrs	r2, r0, #16
 8012844:	0c1b      	lsrs	r3, r3, #16
 8012846:	fb06 2303 	mla	r3, r6, r3, r2
 801284a:	f8de 2000 	ldr.w	r2, [lr]
 801284e:	b280      	uxth	r0, r0
 8012850:	b292      	uxth	r2, r2
 8012852:	1a12      	subs	r2, r2, r0
 8012854:	445a      	add	r2, fp
 8012856:	f8de 0000 	ldr.w	r0, [lr]
 801285a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801285e:	b29b      	uxth	r3, r3
 8012860:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012864:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012868:	b292      	uxth	r2, r2
 801286a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801286e:	45e1      	cmp	r9, ip
 8012870:	f84e 2b04 	str.w	r2, [lr], #4
 8012874:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012878:	d2de      	bcs.n	8012838 <quorem+0x42>
 801287a:	9b00      	ldr	r3, [sp, #0]
 801287c:	58eb      	ldr	r3, [r5, r3]
 801287e:	b92b      	cbnz	r3, 801288c <quorem+0x96>
 8012880:	9b01      	ldr	r3, [sp, #4]
 8012882:	3b04      	subs	r3, #4
 8012884:	429d      	cmp	r5, r3
 8012886:	461a      	mov	r2, r3
 8012888:	d32f      	bcc.n	80128ea <quorem+0xf4>
 801288a:	613c      	str	r4, [r7, #16]
 801288c:	4638      	mov	r0, r7
 801288e:	f001 f97d 	bl	8013b8c <__mcmp>
 8012892:	2800      	cmp	r0, #0
 8012894:	db25      	blt.n	80128e2 <quorem+0xec>
 8012896:	4629      	mov	r1, r5
 8012898:	2000      	movs	r0, #0
 801289a:	f858 2b04 	ldr.w	r2, [r8], #4
 801289e:	f8d1 c000 	ldr.w	ip, [r1]
 80128a2:	fa1f fe82 	uxth.w	lr, r2
 80128a6:	fa1f f38c 	uxth.w	r3, ip
 80128aa:	eba3 030e 	sub.w	r3, r3, lr
 80128ae:	4403      	add	r3, r0
 80128b0:	0c12      	lsrs	r2, r2, #16
 80128b2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80128b6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80128ba:	b29b      	uxth	r3, r3
 80128bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80128c0:	45c1      	cmp	r9, r8
 80128c2:	f841 3b04 	str.w	r3, [r1], #4
 80128c6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80128ca:	d2e6      	bcs.n	801289a <quorem+0xa4>
 80128cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80128d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80128d4:	b922      	cbnz	r2, 80128e0 <quorem+0xea>
 80128d6:	3b04      	subs	r3, #4
 80128d8:	429d      	cmp	r5, r3
 80128da:	461a      	mov	r2, r3
 80128dc:	d30b      	bcc.n	80128f6 <quorem+0x100>
 80128de:	613c      	str	r4, [r7, #16]
 80128e0:	3601      	adds	r6, #1
 80128e2:	4630      	mov	r0, r6
 80128e4:	b003      	add	sp, #12
 80128e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128ea:	6812      	ldr	r2, [r2, #0]
 80128ec:	3b04      	subs	r3, #4
 80128ee:	2a00      	cmp	r2, #0
 80128f0:	d1cb      	bne.n	801288a <quorem+0x94>
 80128f2:	3c01      	subs	r4, #1
 80128f4:	e7c6      	b.n	8012884 <quorem+0x8e>
 80128f6:	6812      	ldr	r2, [r2, #0]
 80128f8:	3b04      	subs	r3, #4
 80128fa:	2a00      	cmp	r2, #0
 80128fc:	d1ef      	bne.n	80128de <quorem+0xe8>
 80128fe:	3c01      	subs	r4, #1
 8012900:	e7ea      	b.n	80128d8 <quorem+0xe2>
 8012902:	2000      	movs	r0, #0
 8012904:	e7ee      	b.n	80128e4 <quorem+0xee>
	...

08012908 <_dtoa_r>:
 8012908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801290c:	69c7      	ldr	r7, [r0, #28]
 801290e:	b097      	sub	sp, #92	@ 0x5c
 8012910:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012914:	ec55 4b10 	vmov	r4, r5, d0
 8012918:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801291a:	9107      	str	r1, [sp, #28]
 801291c:	4681      	mov	r9, r0
 801291e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012920:	9311      	str	r3, [sp, #68]	@ 0x44
 8012922:	b97f      	cbnz	r7, 8012944 <_dtoa_r+0x3c>
 8012924:	2010      	movs	r0, #16
 8012926:	f000 fe09 	bl	801353c <malloc>
 801292a:	4602      	mov	r2, r0
 801292c:	f8c9 001c 	str.w	r0, [r9, #28]
 8012930:	b920      	cbnz	r0, 801293c <_dtoa_r+0x34>
 8012932:	4ba9      	ldr	r3, [pc, #676]	@ (8012bd8 <_dtoa_r+0x2d0>)
 8012934:	21ef      	movs	r1, #239	@ 0xef
 8012936:	48a9      	ldr	r0, [pc, #676]	@ (8012bdc <_dtoa_r+0x2d4>)
 8012938:	f001 fc5e 	bl	80141f8 <__assert_func>
 801293c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012940:	6007      	str	r7, [r0, #0]
 8012942:	60c7      	str	r7, [r0, #12]
 8012944:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012948:	6819      	ldr	r1, [r3, #0]
 801294a:	b159      	cbz	r1, 8012964 <_dtoa_r+0x5c>
 801294c:	685a      	ldr	r2, [r3, #4]
 801294e:	604a      	str	r2, [r1, #4]
 8012950:	2301      	movs	r3, #1
 8012952:	4093      	lsls	r3, r2
 8012954:	608b      	str	r3, [r1, #8]
 8012956:	4648      	mov	r0, r9
 8012958:	f000 fee6 	bl	8013728 <_Bfree>
 801295c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012960:	2200      	movs	r2, #0
 8012962:	601a      	str	r2, [r3, #0]
 8012964:	1e2b      	subs	r3, r5, #0
 8012966:	bfb9      	ittee	lt
 8012968:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801296c:	9305      	strlt	r3, [sp, #20]
 801296e:	2300      	movge	r3, #0
 8012970:	6033      	strge	r3, [r6, #0]
 8012972:	9f05      	ldr	r7, [sp, #20]
 8012974:	4b9a      	ldr	r3, [pc, #616]	@ (8012be0 <_dtoa_r+0x2d8>)
 8012976:	bfbc      	itt	lt
 8012978:	2201      	movlt	r2, #1
 801297a:	6032      	strlt	r2, [r6, #0]
 801297c:	43bb      	bics	r3, r7
 801297e:	d112      	bne.n	80129a6 <_dtoa_r+0x9e>
 8012980:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012982:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012986:	6013      	str	r3, [r2, #0]
 8012988:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801298c:	4323      	orrs	r3, r4
 801298e:	f000 855a 	beq.w	8013446 <_dtoa_r+0xb3e>
 8012992:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012994:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012bf4 <_dtoa_r+0x2ec>
 8012998:	2b00      	cmp	r3, #0
 801299a:	f000 855c 	beq.w	8013456 <_dtoa_r+0xb4e>
 801299e:	f10a 0303 	add.w	r3, sl, #3
 80129a2:	f000 bd56 	b.w	8013452 <_dtoa_r+0xb4a>
 80129a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80129aa:	2200      	movs	r2, #0
 80129ac:	ec51 0b17 	vmov	r0, r1, d7
 80129b0:	2300      	movs	r3, #0
 80129b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80129b6:	f7ee f8a7 	bl	8000b08 <__aeabi_dcmpeq>
 80129ba:	4680      	mov	r8, r0
 80129bc:	b158      	cbz	r0, 80129d6 <_dtoa_r+0xce>
 80129be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80129c0:	2301      	movs	r3, #1
 80129c2:	6013      	str	r3, [r2, #0]
 80129c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80129c6:	b113      	cbz	r3, 80129ce <_dtoa_r+0xc6>
 80129c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80129ca:	4b86      	ldr	r3, [pc, #536]	@ (8012be4 <_dtoa_r+0x2dc>)
 80129cc:	6013      	str	r3, [r2, #0]
 80129ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012bf8 <_dtoa_r+0x2f0>
 80129d2:	f000 bd40 	b.w	8013456 <_dtoa_r+0xb4e>
 80129d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80129da:	aa14      	add	r2, sp, #80	@ 0x50
 80129dc:	a915      	add	r1, sp, #84	@ 0x54
 80129de:	4648      	mov	r0, r9
 80129e0:	f001 f984 	bl	8013cec <__d2b>
 80129e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80129e8:	9002      	str	r0, [sp, #8]
 80129ea:	2e00      	cmp	r6, #0
 80129ec:	d078      	beq.n	8012ae0 <_dtoa_r+0x1d8>
 80129ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80129f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80129f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80129f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80129fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012a00:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012a04:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012a08:	4619      	mov	r1, r3
 8012a0a:	2200      	movs	r2, #0
 8012a0c:	4b76      	ldr	r3, [pc, #472]	@ (8012be8 <_dtoa_r+0x2e0>)
 8012a0e:	f7ed fc5b 	bl	80002c8 <__aeabi_dsub>
 8012a12:	a36b      	add	r3, pc, #428	@ (adr r3, 8012bc0 <_dtoa_r+0x2b8>)
 8012a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a18:	f7ed fe0e 	bl	8000638 <__aeabi_dmul>
 8012a1c:	a36a      	add	r3, pc, #424	@ (adr r3, 8012bc8 <_dtoa_r+0x2c0>)
 8012a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a22:	f7ed fc53 	bl	80002cc <__adddf3>
 8012a26:	4604      	mov	r4, r0
 8012a28:	4630      	mov	r0, r6
 8012a2a:	460d      	mov	r5, r1
 8012a2c:	f7ed fd9a 	bl	8000564 <__aeabi_i2d>
 8012a30:	a367      	add	r3, pc, #412	@ (adr r3, 8012bd0 <_dtoa_r+0x2c8>)
 8012a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a36:	f7ed fdff 	bl	8000638 <__aeabi_dmul>
 8012a3a:	4602      	mov	r2, r0
 8012a3c:	460b      	mov	r3, r1
 8012a3e:	4620      	mov	r0, r4
 8012a40:	4629      	mov	r1, r5
 8012a42:	f7ed fc43 	bl	80002cc <__adddf3>
 8012a46:	4604      	mov	r4, r0
 8012a48:	460d      	mov	r5, r1
 8012a4a:	f7ee f8a5 	bl	8000b98 <__aeabi_d2iz>
 8012a4e:	2200      	movs	r2, #0
 8012a50:	4607      	mov	r7, r0
 8012a52:	2300      	movs	r3, #0
 8012a54:	4620      	mov	r0, r4
 8012a56:	4629      	mov	r1, r5
 8012a58:	f7ee f860 	bl	8000b1c <__aeabi_dcmplt>
 8012a5c:	b140      	cbz	r0, 8012a70 <_dtoa_r+0x168>
 8012a5e:	4638      	mov	r0, r7
 8012a60:	f7ed fd80 	bl	8000564 <__aeabi_i2d>
 8012a64:	4622      	mov	r2, r4
 8012a66:	462b      	mov	r3, r5
 8012a68:	f7ee f84e 	bl	8000b08 <__aeabi_dcmpeq>
 8012a6c:	b900      	cbnz	r0, 8012a70 <_dtoa_r+0x168>
 8012a6e:	3f01      	subs	r7, #1
 8012a70:	2f16      	cmp	r7, #22
 8012a72:	d852      	bhi.n	8012b1a <_dtoa_r+0x212>
 8012a74:	4b5d      	ldr	r3, [pc, #372]	@ (8012bec <_dtoa_r+0x2e4>)
 8012a76:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012a82:	f7ee f84b 	bl	8000b1c <__aeabi_dcmplt>
 8012a86:	2800      	cmp	r0, #0
 8012a88:	d049      	beq.n	8012b1e <_dtoa_r+0x216>
 8012a8a:	3f01      	subs	r7, #1
 8012a8c:	2300      	movs	r3, #0
 8012a8e:	9310      	str	r3, [sp, #64]	@ 0x40
 8012a90:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012a92:	1b9b      	subs	r3, r3, r6
 8012a94:	1e5a      	subs	r2, r3, #1
 8012a96:	bf45      	ittet	mi
 8012a98:	f1c3 0301 	rsbmi	r3, r3, #1
 8012a9c:	9300      	strmi	r3, [sp, #0]
 8012a9e:	2300      	movpl	r3, #0
 8012aa0:	2300      	movmi	r3, #0
 8012aa2:	9206      	str	r2, [sp, #24]
 8012aa4:	bf54      	ite	pl
 8012aa6:	9300      	strpl	r3, [sp, #0]
 8012aa8:	9306      	strmi	r3, [sp, #24]
 8012aaa:	2f00      	cmp	r7, #0
 8012aac:	db39      	blt.n	8012b22 <_dtoa_r+0x21a>
 8012aae:	9b06      	ldr	r3, [sp, #24]
 8012ab0:	970d      	str	r7, [sp, #52]	@ 0x34
 8012ab2:	443b      	add	r3, r7
 8012ab4:	9306      	str	r3, [sp, #24]
 8012ab6:	2300      	movs	r3, #0
 8012ab8:	9308      	str	r3, [sp, #32]
 8012aba:	9b07      	ldr	r3, [sp, #28]
 8012abc:	2b09      	cmp	r3, #9
 8012abe:	d863      	bhi.n	8012b88 <_dtoa_r+0x280>
 8012ac0:	2b05      	cmp	r3, #5
 8012ac2:	bfc4      	itt	gt
 8012ac4:	3b04      	subgt	r3, #4
 8012ac6:	9307      	strgt	r3, [sp, #28]
 8012ac8:	9b07      	ldr	r3, [sp, #28]
 8012aca:	f1a3 0302 	sub.w	r3, r3, #2
 8012ace:	bfcc      	ite	gt
 8012ad0:	2400      	movgt	r4, #0
 8012ad2:	2401      	movle	r4, #1
 8012ad4:	2b03      	cmp	r3, #3
 8012ad6:	d863      	bhi.n	8012ba0 <_dtoa_r+0x298>
 8012ad8:	e8df f003 	tbb	[pc, r3]
 8012adc:	2b375452 	.word	0x2b375452
 8012ae0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012ae4:	441e      	add	r6, r3
 8012ae6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012aea:	2b20      	cmp	r3, #32
 8012aec:	bfc1      	itttt	gt
 8012aee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012af2:	409f      	lslgt	r7, r3
 8012af4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012af8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012afc:	bfd6      	itet	le
 8012afe:	f1c3 0320 	rsble	r3, r3, #32
 8012b02:	ea47 0003 	orrgt.w	r0, r7, r3
 8012b06:	fa04 f003 	lslle.w	r0, r4, r3
 8012b0a:	f7ed fd1b 	bl	8000544 <__aeabi_ui2d>
 8012b0e:	2201      	movs	r2, #1
 8012b10:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012b14:	3e01      	subs	r6, #1
 8012b16:	9212      	str	r2, [sp, #72]	@ 0x48
 8012b18:	e776      	b.n	8012a08 <_dtoa_r+0x100>
 8012b1a:	2301      	movs	r3, #1
 8012b1c:	e7b7      	b.n	8012a8e <_dtoa_r+0x186>
 8012b1e:	9010      	str	r0, [sp, #64]	@ 0x40
 8012b20:	e7b6      	b.n	8012a90 <_dtoa_r+0x188>
 8012b22:	9b00      	ldr	r3, [sp, #0]
 8012b24:	1bdb      	subs	r3, r3, r7
 8012b26:	9300      	str	r3, [sp, #0]
 8012b28:	427b      	negs	r3, r7
 8012b2a:	9308      	str	r3, [sp, #32]
 8012b2c:	2300      	movs	r3, #0
 8012b2e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012b30:	e7c3      	b.n	8012aba <_dtoa_r+0x1b2>
 8012b32:	2301      	movs	r3, #1
 8012b34:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012b38:	eb07 0b03 	add.w	fp, r7, r3
 8012b3c:	f10b 0301 	add.w	r3, fp, #1
 8012b40:	2b01      	cmp	r3, #1
 8012b42:	9303      	str	r3, [sp, #12]
 8012b44:	bfb8      	it	lt
 8012b46:	2301      	movlt	r3, #1
 8012b48:	e006      	b.n	8012b58 <_dtoa_r+0x250>
 8012b4a:	2301      	movs	r3, #1
 8012b4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	dd28      	ble.n	8012ba6 <_dtoa_r+0x29e>
 8012b54:	469b      	mov	fp, r3
 8012b56:	9303      	str	r3, [sp, #12]
 8012b58:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8012b5c:	2100      	movs	r1, #0
 8012b5e:	2204      	movs	r2, #4
 8012b60:	f102 0514 	add.w	r5, r2, #20
 8012b64:	429d      	cmp	r5, r3
 8012b66:	d926      	bls.n	8012bb6 <_dtoa_r+0x2ae>
 8012b68:	6041      	str	r1, [r0, #4]
 8012b6a:	4648      	mov	r0, r9
 8012b6c:	f000 fd9c 	bl	80136a8 <_Balloc>
 8012b70:	4682      	mov	sl, r0
 8012b72:	2800      	cmp	r0, #0
 8012b74:	d142      	bne.n	8012bfc <_dtoa_r+0x2f4>
 8012b76:	4b1e      	ldr	r3, [pc, #120]	@ (8012bf0 <_dtoa_r+0x2e8>)
 8012b78:	4602      	mov	r2, r0
 8012b7a:	f240 11af 	movw	r1, #431	@ 0x1af
 8012b7e:	e6da      	b.n	8012936 <_dtoa_r+0x2e>
 8012b80:	2300      	movs	r3, #0
 8012b82:	e7e3      	b.n	8012b4c <_dtoa_r+0x244>
 8012b84:	2300      	movs	r3, #0
 8012b86:	e7d5      	b.n	8012b34 <_dtoa_r+0x22c>
 8012b88:	2401      	movs	r4, #1
 8012b8a:	2300      	movs	r3, #0
 8012b8c:	9307      	str	r3, [sp, #28]
 8012b8e:	9409      	str	r4, [sp, #36]	@ 0x24
 8012b90:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8012b94:	2200      	movs	r2, #0
 8012b96:	f8cd b00c 	str.w	fp, [sp, #12]
 8012b9a:	2312      	movs	r3, #18
 8012b9c:	920c      	str	r2, [sp, #48]	@ 0x30
 8012b9e:	e7db      	b.n	8012b58 <_dtoa_r+0x250>
 8012ba0:	2301      	movs	r3, #1
 8012ba2:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ba4:	e7f4      	b.n	8012b90 <_dtoa_r+0x288>
 8012ba6:	f04f 0b01 	mov.w	fp, #1
 8012baa:	f8cd b00c 	str.w	fp, [sp, #12]
 8012bae:	465b      	mov	r3, fp
 8012bb0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012bb4:	e7d0      	b.n	8012b58 <_dtoa_r+0x250>
 8012bb6:	3101      	adds	r1, #1
 8012bb8:	0052      	lsls	r2, r2, #1
 8012bba:	e7d1      	b.n	8012b60 <_dtoa_r+0x258>
 8012bbc:	f3af 8000 	nop.w
 8012bc0:	636f4361 	.word	0x636f4361
 8012bc4:	3fd287a7 	.word	0x3fd287a7
 8012bc8:	8b60c8b3 	.word	0x8b60c8b3
 8012bcc:	3fc68a28 	.word	0x3fc68a28
 8012bd0:	509f79fb 	.word	0x509f79fb
 8012bd4:	3fd34413 	.word	0x3fd34413
 8012bd8:	08014be1 	.word	0x08014be1
 8012bdc:	08014bf8 	.word	0x08014bf8
 8012be0:	7ff00000 	.word	0x7ff00000
 8012be4:	08014bb1 	.word	0x08014bb1
 8012be8:	3ff80000 	.word	0x3ff80000
 8012bec:	08015168 	.word	0x08015168
 8012bf0:	08014c50 	.word	0x08014c50
 8012bf4:	08014bdd 	.word	0x08014bdd
 8012bf8:	08014bb0 	.word	0x08014bb0
 8012bfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012c00:	6018      	str	r0, [r3, #0]
 8012c02:	9b03      	ldr	r3, [sp, #12]
 8012c04:	2b0e      	cmp	r3, #14
 8012c06:	f200 80a1 	bhi.w	8012d4c <_dtoa_r+0x444>
 8012c0a:	2c00      	cmp	r4, #0
 8012c0c:	f000 809e 	beq.w	8012d4c <_dtoa_r+0x444>
 8012c10:	2f00      	cmp	r7, #0
 8012c12:	dd33      	ble.n	8012c7c <_dtoa_r+0x374>
 8012c14:	4b9c      	ldr	r3, [pc, #624]	@ (8012e88 <_dtoa_r+0x580>)
 8012c16:	f007 020f 	and.w	r2, r7, #15
 8012c1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012c1e:	ed93 7b00 	vldr	d7, [r3]
 8012c22:	05f8      	lsls	r0, r7, #23
 8012c24:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012c28:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012c2c:	d516      	bpl.n	8012c5c <_dtoa_r+0x354>
 8012c2e:	4b97      	ldr	r3, [pc, #604]	@ (8012e8c <_dtoa_r+0x584>)
 8012c30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012c34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012c38:	f7ed fe28 	bl	800088c <__aeabi_ddiv>
 8012c3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012c40:	f004 040f 	and.w	r4, r4, #15
 8012c44:	2603      	movs	r6, #3
 8012c46:	4d91      	ldr	r5, [pc, #580]	@ (8012e8c <_dtoa_r+0x584>)
 8012c48:	b954      	cbnz	r4, 8012c60 <_dtoa_r+0x358>
 8012c4a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012c4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012c52:	f7ed fe1b 	bl	800088c <__aeabi_ddiv>
 8012c56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012c5a:	e028      	b.n	8012cae <_dtoa_r+0x3a6>
 8012c5c:	2602      	movs	r6, #2
 8012c5e:	e7f2      	b.n	8012c46 <_dtoa_r+0x33e>
 8012c60:	07e1      	lsls	r1, r4, #31
 8012c62:	d508      	bpl.n	8012c76 <_dtoa_r+0x36e>
 8012c64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012c68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012c6c:	f7ed fce4 	bl	8000638 <__aeabi_dmul>
 8012c70:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012c74:	3601      	adds	r6, #1
 8012c76:	1064      	asrs	r4, r4, #1
 8012c78:	3508      	adds	r5, #8
 8012c7a:	e7e5      	b.n	8012c48 <_dtoa_r+0x340>
 8012c7c:	f000 80af 	beq.w	8012dde <_dtoa_r+0x4d6>
 8012c80:	427c      	negs	r4, r7
 8012c82:	4b81      	ldr	r3, [pc, #516]	@ (8012e88 <_dtoa_r+0x580>)
 8012c84:	4d81      	ldr	r5, [pc, #516]	@ (8012e8c <_dtoa_r+0x584>)
 8012c86:	f004 020f 	and.w	r2, r4, #15
 8012c8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012c96:	f7ed fccf 	bl	8000638 <__aeabi_dmul>
 8012c9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012c9e:	1124      	asrs	r4, r4, #4
 8012ca0:	2300      	movs	r3, #0
 8012ca2:	2602      	movs	r6, #2
 8012ca4:	2c00      	cmp	r4, #0
 8012ca6:	f040 808f 	bne.w	8012dc8 <_dtoa_r+0x4c0>
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d1d3      	bne.n	8012c56 <_dtoa_r+0x34e>
 8012cae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012cb0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	f000 8094 	beq.w	8012de2 <_dtoa_r+0x4da>
 8012cba:	4b75      	ldr	r3, [pc, #468]	@ (8012e90 <_dtoa_r+0x588>)
 8012cbc:	2200      	movs	r2, #0
 8012cbe:	4620      	mov	r0, r4
 8012cc0:	4629      	mov	r1, r5
 8012cc2:	f7ed ff2b 	bl	8000b1c <__aeabi_dcmplt>
 8012cc6:	2800      	cmp	r0, #0
 8012cc8:	f000 808b 	beq.w	8012de2 <_dtoa_r+0x4da>
 8012ccc:	9b03      	ldr	r3, [sp, #12]
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	f000 8087 	beq.w	8012de2 <_dtoa_r+0x4da>
 8012cd4:	f1bb 0f00 	cmp.w	fp, #0
 8012cd8:	dd34      	ble.n	8012d44 <_dtoa_r+0x43c>
 8012cda:	4620      	mov	r0, r4
 8012cdc:	4b6d      	ldr	r3, [pc, #436]	@ (8012e94 <_dtoa_r+0x58c>)
 8012cde:	2200      	movs	r2, #0
 8012ce0:	4629      	mov	r1, r5
 8012ce2:	f7ed fca9 	bl	8000638 <__aeabi_dmul>
 8012ce6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012cea:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8012cee:	3601      	adds	r6, #1
 8012cf0:	465c      	mov	r4, fp
 8012cf2:	4630      	mov	r0, r6
 8012cf4:	f7ed fc36 	bl	8000564 <__aeabi_i2d>
 8012cf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012cfc:	f7ed fc9c 	bl	8000638 <__aeabi_dmul>
 8012d00:	4b65      	ldr	r3, [pc, #404]	@ (8012e98 <_dtoa_r+0x590>)
 8012d02:	2200      	movs	r2, #0
 8012d04:	f7ed fae2 	bl	80002cc <__adddf3>
 8012d08:	4605      	mov	r5, r0
 8012d0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012d0e:	2c00      	cmp	r4, #0
 8012d10:	d16a      	bne.n	8012de8 <_dtoa_r+0x4e0>
 8012d12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d16:	4b61      	ldr	r3, [pc, #388]	@ (8012e9c <_dtoa_r+0x594>)
 8012d18:	2200      	movs	r2, #0
 8012d1a:	f7ed fad5 	bl	80002c8 <__aeabi_dsub>
 8012d1e:	4602      	mov	r2, r0
 8012d20:	460b      	mov	r3, r1
 8012d22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012d26:	462a      	mov	r2, r5
 8012d28:	4633      	mov	r3, r6
 8012d2a:	f7ed ff15 	bl	8000b58 <__aeabi_dcmpgt>
 8012d2e:	2800      	cmp	r0, #0
 8012d30:	f040 8298 	bne.w	8013264 <_dtoa_r+0x95c>
 8012d34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d38:	462a      	mov	r2, r5
 8012d3a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012d3e:	f7ed feed 	bl	8000b1c <__aeabi_dcmplt>
 8012d42:	bb38      	cbnz	r0, 8012d94 <_dtoa_r+0x48c>
 8012d44:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012d48:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012d4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	f2c0 8157 	blt.w	8013002 <_dtoa_r+0x6fa>
 8012d54:	2f0e      	cmp	r7, #14
 8012d56:	f300 8154 	bgt.w	8013002 <_dtoa_r+0x6fa>
 8012d5a:	4b4b      	ldr	r3, [pc, #300]	@ (8012e88 <_dtoa_r+0x580>)
 8012d5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012d60:	ed93 7b00 	vldr	d7, [r3]
 8012d64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	ed8d 7b00 	vstr	d7, [sp]
 8012d6c:	f280 80e5 	bge.w	8012f3a <_dtoa_r+0x632>
 8012d70:	9b03      	ldr	r3, [sp, #12]
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	f300 80e1 	bgt.w	8012f3a <_dtoa_r+0x632>
 8012d78:	d10c      	bne.n	8012d94 <_dtoa_r+0x48c>
 8012d7a:	4b48      	ldr	r3, [pc, #288]	@ (8012e9c <_dtoa_r+0x594>)
 8012d7c:	2200      	movs	r2, #0
 8012d7e:	ec51 0b17 	vmov	r0, r1, d7
 8012d82:	f7ed fc59 	bl	8000638 <__aeabi_dmul>
 8012d86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d8a:	f7ed fedb 	bl	8000b44 <__aeabi_dcmpge>
 8012d8e:	2800      	cmp	r0, #0
 8012d90:	f000 8266 	beq.w	8013260 <_dtoa_r+0x958>
 8012d94:	2400      	movs	r4, #0
 8012d96:	4625      	mov	r5, r4
 8012d98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012d9a:	4656      	mov	r6, sl
 8012d9c:	ea6f 0803 	mvn.w	r8, r3
 8012da0:	2700      	movs	r7, #0
 8012da2:	4621      	mov	r1, r4
 8012da4:	4648      	mov	r0, r9
 8012da6:	f000 fcbf 	bl	8013728 <_Bfree>
 8012daa:	2d00      	cmp	r5, #0
 8012dac:	f000 80bd 	beq.w	8012f2a <_dtoa_r+0x622>
 8012db0:	b12f      	cbz	r7, 8012dbe <_dtoa_r+0x4b6>
 8012db2:	42af      	cmp	r7, r5
 8012db4:	d003      	beq.n	8012dbe <_dtoa_r+0x4b6>
 8012db6:	4639      	mov	r1, r7
 8012db8:	4648      	mov	r0, r9
 8012dba:	f000 fcb5 	bl	8013728 <_Bfree>
 8012dbe:	4629      	mov	r1, r5
 8012dc0:	4648      	mov	r0, r9
 8012dc2:	f000 fcb1 	bl	8013728 <_Bfree>
 8012dc6:	e0b0      	b.n	8012f2a <_dtoa_r+0x622>
 8012dc8:	07e2      	lsls	r2, r4, #31
 8012dca:	d505      	bpl.n	8012dd8 <_dtoa_r+0x4d0>
 8012dcc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012dd0:	f7ed fc32 	bl	8000638 <__aeabi_dmul>
 8012dd4:	3601      	adds	r6, #1
 8012dd6:	2301      	movs	r3, #1
 8012dd8:	1064      	asrs	r4, r4, #1
 8012dda:	3508      	adds	r5, #8
 8012ddc:	e762      	b.n	8012ca4 <_dtoa_r+0x39c>
 8012dde:	2602      	movs	r6, #2
 8012de0:	e765      	b.n	8012cae <_dtoa_r+0x3a6>
 8012de2:	9c03      	ldr	r4, [sp, #12]
 8012de4:	46b8      	mov	r8, r7
 8012de6:	e784      	b.n	8012cf2 <_dtoa_r+0x3ea>
 8012de8:	4b27      	ldr	r3, [pc, #156]	@ (8012e88 <_dtoa_r+0x580>)
 8012dea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012dec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012df0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012df4:	4454      	add	r4, sl
 8012df6:	2900      	cmp	r1, #0
 8012df8:	d054      	beq.n	8012ea4 <_dtoa_r+0x59c>
 8012dfa:	4929      	ldr	r1, [pc, #164]	@ (8012ea0 <_dtoa_r+0x598>)
 8012dfc:	2000      	movs	r0, #0
 8012dfe:	f7ed fd45 	bl	800088c <__aeabi_ddiv>
 8012e02:	4633      	mov	r3, r6
 8012e04:	462a      	mov	r2, r5
 8012e06:	f7ed fa5f 	bl	80002c8 <__aeabi_dsub>
 8012e0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012e0e:	4656      	mov	r6, sl
 8012e10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e14:	f7ed fec0 	bl	8000b98 <__aeabi_d2iz>
 8012e18:	4605      	mov	r5, r0
 8012e1a:	f7ed fba3 	bl	8000564 <__aeabi_i2d>
 8012e1e:	4602      	mov	r2, r0
 8012e20:	460b      	mov	r3, r1
 8012e22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e26:	f7ed fa4f 	bl	80002c8 <__aeabi_dsub>
 8012e2a:	3530      	adds	r5, #48	@ 0x30
 8012e2c:	4602      	mov	r2, r0
 8012e2e:	460b      	mov	r3, r1
 8012e30:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012e34:	f806 5b01 	strb.w	r5, [r6], #1
 8012e38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012e3c:	f7ed fe6e 	bl	8000b1c <__aeabi_dcmplt>
 8012e40:	2800      	cmp	r0, #0
 8012e42:	d172      	bne.n	8012f2a <_dtoa_r+0x622>
 8012e44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e48:	4911      	ldr	r1, [pc, #68]	@ (8012e90 <_dtoa_r+0x588>)
 8012e4a:	2000      	movs	r0, #0
 8012e4c:	f7ed fa3c 	bl	80002c8 <__aeabi_dsub>
 8012e50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012e54:	f7ed fe62 	bl	8000b1c <__aeabi_dcmplt>
 8012e58:	2800      	cmp	r0, #0
 8012e5a:	f040 80b4 	bne.w	8012fc6 <_dtoa_r+0x6be>
 8012e5e:	42a6      	cmp	r6, r4
 8012e60:	f43f af70 	beq.w	8012d44 <_dtoa_r+0x43c>
 8012e64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012e68:	4b0a      	ldr	r3, [pc, #40]	@ (8012e94 <_dtoa_r+0x58c>)
 8012e6a:	2200      	movs	r2, #0
 8012e6c:	f7ed fbe4 	bl	8000638 <__aeabi_dmul>
 8012e70:	4b08      	ldr	r3, [pc, #32]	@ (8012e94 <_dtoa_r+0x58c>)
 8012e72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012e76:	2200      	movs	r2, #0
 8012e78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e7c:	f7ed fbdc 	bl	8000638 <__aeabi_dmul>
 8012e80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012e84:	e7c4      	b.n	8012e10 <_dtoa_r+0x508>
 8012e86:	bf00      	nop
 8012e88:	08015168 	.word	0x08015168
 8012e8c:	08015140 	.word	0x08015140
 8012e90:	3ff00000 	.word	0x3ff00000
 8012e94:	40240000 	.word	0x40240000
 8012e98:	401c0000 	.word	0x401c0000
 8012e9c:	40140000 	.word	0x40140000
 8012ea0:	3fe00000 	.word	0x3fe00000
 8012ea4:	4631      	mov	r1, r6
 8012ea6:	4628      	mov	r0, r5
 8012ea8:	f7ed fbc6 	bl	8000638 <__aeabi_dmul>
 8012eac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012eb0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012eb2:	4656      	mov	r6, sl
 8012eb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012eb8:	f7ed fe6e 	bl	8000b98 <__aeabi_d2iz>
 8012ebc:	4605      	mov	r5, r0
 8012ebe:	f7ed fb51 	bl	8000564 <__aeabi_i2d>
 8012ec2:	4602      	mov	r2, r0
 8012ec4:	460b      	mov	r3, r1
 8012ec6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012eca:	f7ed f9fd 	bl	80002c8 <__aeabi_dsub>
 8012ece:	3530      	adds	r5, #48	@ 0x30
 8012ed0:	f806 5b01 	strb.w	r5, [r6], #1
 8012ed4:	4602      	mov	r2, r0
 8012ed6:	460b      	mov	r3, r1
 8012ed8:	42a6      	cmp	r6, r4
 8012eda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012ede:	f04f 0200 	mov.w	r2, #0
 8012ee2:	d124      	bne.n	8012f2e <_dtoa_r+0x626>
 8012ee4:	4baf      	ldr	r3, [pc, #700]	@ (80131a4 <_dtoa_r+0x89c>)
 8012ee6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012eea:	f7ed f9ef 	bl	80002cc <__adddf3>
 8012eee:	4602      	mov	r2, r0
 8012ef0:	460b      	mov	r3, r1
 8012ef2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ef6:	f7ed fe2f 	bl	8000b58 <__aeabi_dcmpgt>
 8012efa:	2800      	cmp	r0, #0
 8012efc:	d163      	bne.n	8012fc6 <_dtoa_r+0x6be>
 8012efe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012f02:	49a8      	ldr	r1, [pc, #672]	@ (80131a4 <_dtoa_r+0x89c>)
 8012f04:	2000      	movs	r0, #0
 8012f06:	f7ed f9df 	bl	80002c8 <__aeabi_dsub>
 8012f0a:	4602      	mov	r2, r0
 8012f0c:	460b      	mov	r3, r1
 8012f0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f12:	f7ed fe03 	bl	8000b1c <__aeabi_dcmplt>
 8012f16:	2800      	cmp	r0, #0
 8012f18:	f43f af14 	beq.w	8012d44 <_dtoa_r+0x43c>
 8012f1c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012f1e:	1e73      	subs	r3, r6, #1
 8012f20:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012f22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012f26:	2b30      	cmp	r3, #48	@ 0x30
 8012f28:	d0f8      	beq.n	8012f1c <_dtoa_r+0x614>
 8012f2a:	4647      	mov	r7, r8
 8012f2c:	e03b      	b.n	8012fa6 <_dtoa_r+0x69e>
 8012f2e:	4b9e      	ldr	r3, [pc, #632]	@ (80131a8 <_dtoa_r+0x8a0>)
 8012f30:	f7ed fb82 	bl	8000638 <__aeabi_dmul>
 8012f34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012f38:	e7bc      	b.n	8012eb4 <_dtoa_r+0x5ac>
 8012f3a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012f3e:	4656      	mov	r6, sl
 8012f40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f44:	4620      	mov	r0, r4
 8012f46:	4629      	mov	r1, r5
 8012f48:	f7ed fca0 	bl	800088c <__aeabi_ddiv>
 8012f4c:	f7ed fe24 	bl	8000b98 <__aeabi_d2iz>
 8012f50:	4680      	mov	r8, r0
 8012f52:	f7ed fb07 	bl	8000564 <__aeabi_i2d>
 8012f56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f5a:	f7ed fb6d 	bl	8000638 <__aeabi_dmul>
 8012f5e:	4602      	mov	r2, r0
 8012f60:	460b      	mov	r3, r1
 8012f62:	4620      	mov	r0, r4
 8012f64:	4629      	mov	r1, r5
 8012f66:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012f6a:	f7ed f9ad 	bl	80002c8 <__aeabi_dsub>
 8012f6e:	f806 4b01 	strb.w	r4, [r6], #1
 8012f72:	9d03      	ldr	r5, [sp, #12]
 8012f74:	eba6 040a 	sub.w	r4, r6, sl
 8012f78:	42a5      	cmp	r5, r4
 8012f7a:	4602      	mov	r2, r0
 8012f7c:	460b      	mov	r3, r1
 8012f7e:	d133      	bne.n	8012fe8 <_dtoa_r+0x6e0>
 8012f80:	f7ed f9a4 	bl	80002cc <__adddf3>
 8012f84:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f88:	4604      	mov	r4, r0
 8012f8a:	460d      	mov	r5, r1
 8012f8c:	f7ed fde4 	bl	8000b58 <__aeabi_dcmpgt>
 8012f90:	b9c0      	cbnz	r0, 8012fc4 <_dtoa_r+0x6bc>
 8012f92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f96:	4620      	mov	r0, r4
 8012f98:	4629      	mov	r1, r5
 8012f9a:	f7ed fdb5 	bl	8000b08 <__aeabi_dcmpeq>
 8012f9e:	b110      	cbz	r0, 8012fa6 <_dtoa_r+0x69e>
 8012fa0:	f018 0f01 	tst.w	r8, #1
 8012fa4:	d10e      	bne.n	8012fc4 <_dtoa_r+0x6bc>
 8012fa6:	9902      	ldr	r1, [sp, #8]
 8012fa8:	4648      	mov	r0, r9
 8012faa:	f000 fbbd 	bl	8013728 <_Bfree>
 8012fae:	2300      	movs	r3, #0
 8012fb0:	7033      	strb	r3, [r6, #0]
 8012fb2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012fb4:	3701      	adds	r7, #1
 8012fb6:	601f      	str	r7, [r3, #0]
 8012fb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	f000 824b 	beq.w	8013456 <_dtoa_r+0xb4e>
 8012fc0:	601e      	str	r6, [r3, #0]
 8012fc2:	e248      	b.n	8013456 <_dtoa_r+0xb4e>
 8012fc4:	46b8      	mov	r8, r7
 8012fc6:	4633      	mov	r3, r6
 8012fc8:	461e      	mov	r6, r3
 8012fca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012fce:	2a39      	cmp	r2, #57	@ 0x39
 8012fd0:	d106      	bne.n	8012fe0 <_dtoa_r+0x6d8>
 8012fd2:	459a      	cmp	sl, r3
 8012fd4:	d1f8      	bne.n	8012fc8 <_dtoa_r+0x6c0>
 8012fd6:	2230      	movs	r2, #48	@ 0x30
 8012fd8:	f108 0801 	add.w	r8, r8, #1
 8012fdc:	f88a 2000 	strb.w	r2, [sl]
 8012fe0:	781a      	ldrb	r2, [r3, #0]
 8012fe2:	3201      	adds	r2, #1
 8012fe4:	701a      	strb	r2, [r3, #0]
 8012fe6:	e7a0      	b.n	8012f2a <_dtoa_r+0x622>
 8012fe8:	4b6f      	ldr	r3, [pc, #444]	@ (80131a8 <_dtoa_r+0x8a0>)
 8012fea:	2200      	movs	r2, #0
 8012fec:	f7ed fb24 	bl	8000638 <__aeabi_dmul>
 8012ff0:	2200      	movs	r2, #0
 8012ff2:	2300      	movs	r3, #0
 8012ff4:	4604      	mov	r4, r0
 8012ff6:	460d      	mov	r5, r1
 8012ff8:	f7ed fd86 	bl	8000b08 <__aeabi_dcmpeq>
 8012ffc:	2800      	cmp	r0, #0
 8012ffe:	d09f      	beq.n	8012f40 <_dtoa_r+0x638>
 8013000:	e7d1      	b.n	8012fa6 <_dtoa_r+0x69e>
 8013002:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013004:	2a00      	cmp	r2, #0
 8013006:	f000 80ea 	beq.w	80131de <_dtoa_r+0x8d6>
 801300a:	9a07      	ldr	r2, [sp, #28]
 801300c:	2a01      	cmp	r2, #1
 801300e:	f300 80cd 	bgt.w	80131ac <_dtoa_r+0x8a4>
 8013012:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013014:	2a00      	cmp	r2, #0
 8013016:	f000 80c1 	beq.w	801319c <_dtoa_r+0x894>
 801301a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801301e:	9c08      	ldr	r4, [sp, #32]
 8013020:	9e00      	ldr	r6, [sp, #0]
 8013022:	9a00      	ldr	r2, [sp, #0]
 8013024:	441a      	add	r2, r3
 8013026:	9200      	str	r2, [sp, #0]
 8013028:	9a06      	ldr	r2, [sp, #24]
 801302a:	2101      	movs	r1, #1
 801302c:	441a      	add	r2, r3
 801302e:	4648      	mov	r0, r9
 8013030:	9206      	str	r2, [sp, #24]
 8013032:	f000 fc2d 	bl	8013890 <__i2b>
 8013036:	4605      	mov	r5, r0
 8013038:	b166      	cbz	r6, 8013054 <_dtoa_r+0x74c>
 801303a:	9b06      	ldr	r3, [sp, #24]
 801303c:	2b00      	cmp	r3, #0
 801303e:	dd09      	ble.n	8013054 <_dtoa_r+0x74c>
 8013040:	42b3      	cmp	r3, r6
 8013042:	9a00      	ldr	r2, [sp, #0]
 8013044:	bfa8      	it	ge
 8013046:	4633      	movge	r3, r6
 8013048:	1ad2      	subs	r2, r2, r3
 801304a:	9200      	str	r2, [sp, #0]
 801304c:	9a06      	ldr	r2, [sp, #24]
 801304e:	1af6      	subs	r6, r6, r3
 8013050:	1ad3      	subs	r3, r2, r3
 8013052:	9306      	str	r3, [sp, #24]
 8013054:	9b08      	ldr	r3, [sp, #32]
 8013056:	b30b      	cbz	r3, 801309c <_dtoa_r+0x794>
 8013058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801305a:	2b00      	cmp	r3, #0
 801305c:	f000 80c6 	beq.w	80131ec <_dtoa_r+0x8e4>
 8013060:	2c00      	cmp	r4, #0
 8013062:	f000 80c0 	beq.w	80131e6 <_dtoa_r+0x8de>
 8013066:	4629      	mov	r1, r5
 8013068:	4622      	mov	r2, r4
 801306a:	4648      	mov	r0, r9
 801306c:	f000 fcc8 	bl	8013a00 <__pow5mult>
 8013070:	9a02      	ldr	r2, [sp, #8]
 8013072:	4601      	mov	r1, r0
 8013074:	4605      	mov	r5, r0
 8013076:	4648      	mov	r0, r9
 8013078:	f000 fc20 	bl	80138bc <__multiply>
 801307c:	9902      	ldr	r1, [sp, #8]
 801307e:	4680      	mov	r8, r0
 8013080:	4648      	mov	r0, r9
 8013082:	f000 fb51 	bl	8013728 <_Bfree>
 8013086:	9b08      	ldr	r3, [sp, #32]
 8013088:	1b1b      	subs	r3, r3, r4
 801308a:	9308      	str	r3, [sp, #32]
 801308c:	f000 80b1 	beq.w	80131f2 <_dtoa_r+0x8ea>
 8013090:	9a08      	ldr	r2, [sp, #32]
 8013092:	4641      	mov	r1, r8
 8013094:	4648      	mov	r0, r9
 8013096:	f000 fcb3 	bl	8013a00 <__pow5mult>
 801309a:	9002      	str	r0, [sp, #8]
 801309c:	2101      	movs	r1, #1
 801309e:	4648      	mov	r0, r9
 80130a0:	f000 fbf6 	bl	8013890 <__i2b>
 80130a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80130a6:	4604      	mov	r4, r0
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	f000 81d8 	beq.w	801345e <_dtoa_r+0xb56>
 80130ae:	461a      	mov	r2, r3
 80130b0:	4601      	mov	r1, r0
 80130b2:	4648      	mov	r0, r9
 80130b4:	f000 fca4 	bl	8013a00 <__pow5mult>
 80130b8:	9b07      	ldr	r3, [sp, #28]
 80130ba:	2b01      	cmp	r3, #1
 80130bc:	4604      	mov	r4, r0
 80130be:	f300 809f 	bgt.w	8013200 <_dtoa_r+0x8f8>
 80130c2:	9b04      	ldr	r3, [sp, #16]
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	f040 8097 	bne.w	80131f8 <_dtoa_r+0x8f0>
 80130ca:	9b05      	ldr	r3, [sp, #20]
 80130cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	f040 8093 	bne.w	80131fc <_dtoa_r+0x8f4>
 80130d6:	9b05      	ldr	r3, [sp, #20]
 80130d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80130dc:	0d1b      	lsrs	r3, r3, #20
 80130de:	051b      	lsls	r3, r3, #20
 80130e0:	b133      	cbz	r3, 80130f0 <_dtoa_r+0x7e8>
 80130e2:	9b00      	ldr	r3, [sp, #0]
 80130e4:	3301      	adds	r3, #1
 80130e6:	9300      	str	r3, [sp, #0]
 80130e8:	9b06      	ldr	r3, [sp, #24]
 80130ea:	3301      	adds	r3, #1
 80130ec:	9306      	str	r3, [sp, #24]
 80130ee:	2301      	movs	r3, #1
 80130f0:	9308      	str	r3, [sp, #32]
 80130f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	f000 81b8 	beq.w	801346a <_dtoa_r+0xb62>
 80130fa:	6923      	ldr	r3, [r4, #16]
 80130fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013100:	6918      	ldr	r0, [r3, #16]
 8013102:	f000 fb79 	bl	80137f8 <__hi0bits>
 8013106:	f1c0 0020 	rsb	r0, r0, #32
 801310a:	9b06      	ldr	r3, [sp, #24]
 801310c:	4418      	add	r0, r3
 801310e:	f010 001f 	ands.w	r0, r0, #31
 8013112:	f000 8082 	beq.w	801321a <_dtoa_r+0x912>
 8013116:	f1c0 0320 	rsb	r3, r0, #32
 801311a:	2b04      	cmp	r3, #4
 801311c:	dd73      	ble.n	8013206 <_dtoa_r+0x8fe>
 801311e:	9b00      	ldr	r3, [sp, #0]
 8013120:	f1c0 001c 	rsb	r0, r0, #28
 8013124:	4403      	add	r3, r0
 8013126:	9300      	str	r3, [sp, #0]
 8013128:	9b06      	ldr	r3, [sp, #24]
 801312a:	4403      	add	r3, r0
 801312c:	4406      	add	r6, r0
 801312e:	9306      	str	r3, [sp, #24]
 8013130:	9b00      	ldr	r3, [sp, #0]
 8013132:	2b00      	cmp	r3, #0
 8013134:	dd05      	ble.n	8013142 <_dtoa_r+0x83a>
 8013136:	9902      	ldr	r1, [sp, #8]
 8013138:	461a      	mov	r2, r3
 801313a:	4648      	mov	r0, r9
 801313c:	f000 fcba 	bl	8013ab4 <__lshift>
 8013140:	9002      	str	r0, [sp, #8]
 8013142:	9b06      	ldr	r3, [sp, #24]
 8013144:	2b00      	cmp	r3, #0
 8013146:	dd05      	ble.n	8013154 <_dtoa_r+0x84c>
 8013148:	4621      	mov	r1, r4
 801314a:	461a      	mov	r2, r3
 801314c:	4648      	mov	r0, r9
 801314e:	f000 fcb1 	bl	8013ab4 <__lshift>
 8013152:	4604      	mov	r4, r0
 8013154:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013156:	2b00      	cmp	r3, #0
 8013158:	d061      	beq.n	801321e <_dtoa_r+0x916>
 801315a:	9802      	ldr	r0, [sp, #8]
 801315c:	4621      	mov	r1, r4
 801315e:	f000 fd15 	bl	8013b8c <__mcmp>
 8013162:	2800      	cmp	r0, #0
 8013164:	da5b      	bge.n	801321e <_dtoa_r+0x916>
 8013166:	2300      	movs	r3, #0
 8013168:	9902      	ldr	r1, [sp, #8]
 801316a:	220a      	movs	r2, #10
 801316c:	4648      	mov	r0, r9
 801316e:	f000 fafd 	bl	801376c <__multadd>
 8013172:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013174:	9002      	str	r0, [sp, #8]
 8013176:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 801317a:	2b00      	cmp	r3, #0
 801317c:	f000 8177 	beq.w	801346e <_dtoa_r+0xb66>
 8013180:	4629      	mov	r1, r5
 8013182:	2300      	movs	r3, #0
 8013184:	220a      	movs	r2, #10
 8013186:	4648      	mov	r0, r9
 8013188:	f000 faf0 	bl	801376c <__multadd>
 801318c:	f1bb 0f00 	cmp.w	fp, #0
 8013190:	4605      	mov	r5, r0
 8013192:	dc6f      	bgt.n	8013274 <_dtoa_r+0x96c>
 8013194:	9b07      	ldr	r3, [sp, #28]
 8013196:	2b02      	cmp	r3, #2
 8013198:	dc49      	bgt.n	801322e <_dtoa_r+0x926>
 801319a:	e06b      	b.n	8013274 <_dtoa_r+0x96c>
 801319c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801319e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80131a2:	e73c      	b.n	801301e <_dtoa_r+0x716>
 80131a4:	3fe00000 	.word	0x3fe00000
 80131a8:	40240000 	.word	0x40240000
 80131ac:	9b03      	ldr	r3, [sp, #12]
 80131ae:	1e5c      	subs	r4, r3, #1
 80131b0:	9b08      	ldr	r3, [sp, #32]
 80131b2:	42a3      	cmp	r3, r4
 80131b4:	db09      	blt.n	80131ca <_dtoa_r+0x8c2>
 80131b6:	1b1c      	subs	r4, r3, r4
 80131b8:	9b03      	ldr	r3, [sp, #12]
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	f6bf af30 	bge.w	8013020 <_dtoa_r+0x718>
 80131c0:	9b00      	ldr	r3, [sp, #0]
 80131c2:	9a03      	ldr	r2, [sp, #12]
 80131c4:	1a9e      	subs	r6, r3, r2
 80131c6:	2300      	movs	r3, #0
 80131c8:	e72b      	b.n	8013022 <_dtoa_r+0x71a>
 80131ca:	9b08      	ldr	r3, [sp, #32]
 80131cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80131ce:	9408      	str	r4, [sp, #32]
 80131d0:	1ae3      	subs	r3, r4, r3
 80131d2:	441a      	add	r2, r3
 80131d4:	9e00      	ldr	r6, [sp, #0]
 80131d6:	9b03      	ldr	r3, [sp, #12]
 80131d8:	920d      	str	r2, [sp, #52]	@ 0x34
 80131da:	2400      	movs	r4, #0
 80131dc:	e721      	b.n	8013022 <_dtoa_r+0x71a>
 80131de:	9c08      	ldr	r4, [sp, #32]
 80131e0:	9e00      	ldr	r6, [sp, #0]
 80131e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80131e4:	e728      	b.n	8013038 <_dtoa_r+0x730>
 80131e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80131ea:	e751      	b.n	8013090 <_dtoa_r+0x788>
 80131ec:	9a08      	ldr	r2, [sp, #32]
 80131ee:	9902      	ldr	r1, [sp, #8]
 80131f0:	e750      	b.n	8013094 <_dtoa_r+0x78c>
 80131f2:	f8cd 8008 	str.w	r8, [sp, #8]
 80131f6:	e751      	b.n	801309c <_dtoa_r+0x794>
 80131f8:	2300      	movs	r3, #0
 80131fa:	e779      	b.n	80130f0 <_dtoa_r+0x7e8>
 80131fc:	9b04      	ldr	r3, [sp, #16]
 80131fe:	e777      	b.n	80130f0 <_dtoa_r+0x7e8>
 8013200:	2300      	movs	r3, #0
 8013202:	9308      	str	r3, [sp, #32]
 8013204:	e779      	b.n	80130fa <_dtoa_r+0x7f2>
 8013206:	d093      	beq.n	8013130 <_dtoa_r+0x828>
 8013208:	9a00      	ldr	r2, [sp, #0]
 801320a:	331c      	adds	r3, #28
 801320c:	441a      	add	r2, r3
 801320e:	9200      	str	r2, [sp, #0]
 8013210:	9a06      	ldr	r2, [sp, #24]
 8013212:	441a      	add	r2, r3
 8013214:	441e      	add	r6, r3
 8013216:	9206      	str	r2, [sp, #24]
 8013218:	e78a      	b.n	8013130 <_dtoa_r+0x828>
 801321a:	4603      	mov	r3, r0
 801321c:	e7f4      	b.n	8013208 <_dtoa_r+0x900>
 801321e:	9b03      	ldr	r3, [sp, #12]
 8013220:	2b00      	cmp	r3, #0
 8013222:	46b8      	mov	r8, r7
 8013224:	dc20      	bgt.n	8013268 <_dtoa_r+0x960>
 8013226:	469b      	mov	fp, r3
 8013228:	9b07      	ldr	r3, [sp, #28]
 801322a:	2b02      	cmp	r3, #2
 801322c:	dd1e      	ble.n	801326c <_dtoa_r+0x964>
 801322e:	f1bb 0f00 	cmp.w	fp, #0
 8013232:	f47f adb1 	bne.w	8012d98 <_dtoa_r+0x490>
 8013236:	4621      	mov	r1, r4
 8013238:	465b      	mov	r3, fp
 801323a:	2205      	movs	r2, #5
 801323c:	4648      	mov	r0, r9
 801323e:	f000 fa95 	bl	801376c <__multadd>
 8013242:	4601      	mov	r1, r0
 8013244:	4604      	mov	r4, r0
 8013246:	9802      	ldr	r0, [sp, #8]
 8013248:	f000 fca0 	bl	8013b8c <__mcmp>
 801324c:	2800      	cmp	r0, #0
 801324e:	f77f ada3 	ble.w	8012d98 <_dtoa_r+0x490>
 8013252:	4656      	mov	r6, sl
 8013254:	2331      	movs	r3, #49	@ 0x31
 8013256:	f806 3b01 	strb.w	r3, [r6], #1
 801325a:	f108 0801 	add.w	r8, r8, #1
 801325e:	e59f      	b.n	8012da0 <_dtoa_r+0x498>
 8013260:	9c03      	ldr	r4, [sp, #12]
 8013262:	46b8      	mov	r8, r7
 8013264:	4625      	mov	r5, r4
 8013266:	e7f4      	b.n	8013252 <_dtoa_r+0x94a>
 8013268:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801326c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801326e:	2b00      	cmp	r3, #0
 8013270:	f000 8101 	beq.w	8013476 <_dtoa_r+0xb6e>
 8013274:	2e00      	cmp	r6, #0
 8013276:	dd05      	ble.n	8013284 <_dtoa_r+0x97c>
 8013278:	4629      	mov	r1, r5
 801327a:	4632      	mov	r2, r6
 801327c:	4648      	mov	r0, r9
 801327e:	f000 fc19 	bl	8013ab4 <__lshift>
 8013282:	4605      	mov	r5, r0
 8013284:	9b08      	ldr	r3, [sp, #32]
 8013286:	2b00      	cmp	r3, #0
 8013288:	d05c      	beq.n	8013344 <_dtoa_r+0xa3c>
 801328a:	6869      	ldr	r1, [r5, #4]
 801328c:	4648      	mov	r0, r9
 801328e:	f000 fa0b 	bl	80136a8 <_Balloc>
 8013292:	4606      	mov	r6, r0
 8013294:	b928      	cbnz	r0, 80132a2 <_dtoa_r+0x99a>
 8013296:	4b82      	ldr	r3, [pc, #520]	@ (80134a0 <_dtoa_r+0xb98>)
 8013298:	4602      	mov	r2, r0
 801329a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801329e:	f7ff bb4a 	b.w	8012936 <_dtoa_r+0x2e>
 80132a2:	692a      	ldr	r2, [r5, #16]
 80132a4:	3202      	adds	r2, #2
 80132a6:	0092      	lsls	r2, r2, #2
 80132a8:	f105 010c 	add.w	r1, r5, #12
 80132ac:	300c      	adds	r0, #12
 80132ae:	f7ff fa94 	bl	80127da <memcpy>
 80132b2:	2201      	movs	r2, #1
 80132b4:	4631      	mov	r1, r6
 80132b6:	4648      	mov	r0, r9
 80132b8:	f000 fbfc 	bl	8013ab4 <__lshift>
 80132bc:	f10a 0301 	add.w	r3, sl, #1
 80132c0:	9300      	str	r3, [sp, #0]
 80132c2:	eb0a 030b 	add.w	r3, sl, fp
 80132c6:	9308      	str	r3, [sp, #32]
 80132c8:	9b04      	ldr	r3, [sp, #16]
 80132ca:	f003 0301 	and.w	r3, r3, #1
 80132ce:	462f      	mov	r7, r5
 80132d0:	9306      	str	r3, [sp, #24]
 80132d2:	4605      	mov	r5, r0
 80132d4:	9b00      	ldr	r3, [sp, #0]
 80132d6:	9802      	ldr	r0, [sp, #8]
 80132d8:	4621      	mov	r1, r4
 80132da:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80132de:	f7ff fa8a 	bl	80127f6 <quorem>
 80132e2:	4603      	mov	r3, r0
 80132e4:	3330      	adds	r3, #48	@ 0x30
 80132e6:	9003      	str	r0, [sp, #12]
 80132e8:	4639      	mov	r1, r7
 80132ea:	9802      	ldr	r0, [sp, #8]
 80132ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80132ee:	f000 fc4d 	bl	8013b8c <__mcmp>
 80132f2:	462a      	mov	r2, r5
 80132f4:	9004      	str	r0, [sp, #16]
 80132f6:	4621      	mov	r1, r4
 80132f8:	4648      	mov	r0, r9
 80132fa:	f000 fc63 	bl	8013bc4 <__mdiff>
 80132fe:	68c2      	ldr	r2, [r0, #12]
 8013300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013302:	4606      	mov	r6, r0
 8013304:	bb02      	cbnz	r2, 8013348 <_dtoa_r+0xa40>
 8013306:	4601      	mov	r1, r0
 8013308:	9802      	ldr	r0, [sp, #8]
 801330a:	f000 fc3f 	bl	8013b8c <__mcmp>
 801330e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013310:	4602      	mov	r2, r0
 8013312:	4631      	mov	r1, r6
 8013314:	4648      	mov	r0, r9
 8013316:	920c      	str	r2, [sp, #48]	@ 0x30
 8013318:	9309      	str	r3, [sp, #36]	@ 0x24
 801331a:	f000 fa05 	bl	8013728 <_Bfree>
 801331e:	9b07      	ldr	r3, [sp, #28]
 8013320:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013322:	9e00      	ldr	r6, [sp, #0]
 8013324:	ea42 0103 	orr.w	r1, r2, r3
 8013328:	9b06      	ldr	r3, [sp, #24]
 801332a:	4319      	orrs	r1, r3
 801332c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801332e:	d10d      	bne.n	801334c <_dtoa_r+0xa44>
 8013330:	2b39      	cmp	r3, #57	@ 0x39
 8013332:	d027      	beq.n	8013384 <_dtoa_r+0xa7c>
 8013334:	9a04      	ldr	r2, [sp, #16]
 8013336:	2a00      	cmp	r2, #0
 8013338:	dd01      	ble.n	801333e <_dtoa_r+0xa36>
 801333a:	9b03      	ldr	r3, [sp, #12]
 801333c:	3331      	adds	r3, #49	@ 0x31
 801333e:	f88b 3000 	strb.w	r3, [fp]
 8013342:	e52e      	b.n	8012da2 <_dtoa_r+0x49a>
 8013344:	4628      	mov	r0, r5
 8013346:	e7b9      	b.n	80132bc <_dtoa_r+0x9b4>
 8013348:	2201      	movs	r2, #1
 801334a:	e7e2      	b.n	8013312 <_dtoa_r+0xa0a>
 801334c:	9904      	ldr	r1, [sp, #16]
 801334e:	2900      	cmp	r1, #0
 8013350:	db04      	blt.n	801335c <_dtoa_r+0xa54>
 8013352:	9807      	ldr	r0, [sp, #28]
 8013354:	4301      	orrs	r1, r0
 8013356:	9806      	ldr	r0, [sp, #24]
 8013358:	4301      	orrs	r1, r0
 801335a:	d120      	bne.n	801339e <_dtoa_r+0xa96>
 801335c:	2a00      	cmp	r2, #0
 801335e:	ddee      	ble.n	801333e <_dtoa_r+0xa36>
 8013360:	9902      	ldr	r1, [sp, #8]
 8013362:	9300      	str	r3, [sp, #0]
 8013364:	2201      	movs	r2, #1
 8013366:	4648      	mov	r0, r9
 8013368:	f000 fba4 	bl	8013ab4 <__lshift>
 801336c:	4621      	mov	r1, r4
 801336e:	9002      	str	r0, [sp, #8]
 8013370:	f000 fc0c 	bl	8013b8c <__mcmp>
 8013374:	2800      	cmp	r0, #0
 8013376:	9b00      	ldr	r3, [sp, #0]
 8013378:	dc02      	bgt.n	8013380 <_dtoa_r+0xa78>
 801337a:	d1e0      	bne.n	801333e <_dtoa_r+0xa36>
 801337c:	07da      	lsls	r2, r3, #31
 801337e:	d5de      	bpl.n	801333e <_dtoa_r+0xa36>
 8013380:	2b39      	cmp	r3, #57	@ 0x39
 8013382:	d1da      	bne.n	801333a <_dtoa_r+0xa32>
 8013384:	2339      	movs	r3, #57	@ 0x39
 8013386:	f88b 3000 	strb.w	r3, [fp]
 801338a:	4633      	mov	r3, r6
 801338c:	461e      	mov	r6, r3
 801338e:	3b01      	subs	r3, #1
 8013390:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013394:	2a39      	cmp	r2, #57	@ 0x39
 8013396:	d04e      	beq.n	8013436 <_dtoa_r+0xb2e>
 8013398:	3201      	adds	r2, #1
 801339a:	701a      	strb	r2, [r3, #0]
 801339c:	e501      	b.n	8012da2 <_dtoa_r+0x49a>
 801339e:	2a00      	cmp	r2, #0
 80133a0:	dd03      	ble.n	80133aa <_dtoa_r+0xaa2>
 80133a2:	2b39      	cmp	r3, #57	@ 0x39
 80133a4:	d0ee      	beq.n	8013384 <_dtoa_r+0xa7c>
 80133a6:	3301      	adds	r3, #1
 80133a8:	e7c9      	b.n	801333e <_dtoa_r+0xa36>
 80133aa:	9a00      	ldr	r2, [sp, #0]
 80133ac:	9908      	ldr	r1, [sp, #32]
 80133ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80133b2:	428a      	cmp	r2, r1
 80133b4:	d028      	beq.n	8013408 <_dtoa_r+0xb00>
 80133b6:	9902      	ldr	r1, [sp, #8]
 80133b8:	2300      	movs	r3, #0
 80133ba:	220a      	movs	r2, #10
 80133bc:	4648      	mov	r0, r9
 80133be:	f000 f9d5 	bl	801376c <__multadd>
 80133c2:	42af      	cmp	r7, r5
 80133c4:	9002      	str	r0, [sp, #8]
 80133c6:	f04f 0300 	mov.w	r3, #0
 80133ca:	f04f 020a 	mov.w	r2, #10
 80133ce:	4639      	mov	r1, r7
 80133d0:	4648      	mov	r0, r9
 80133d2:	d107      	bne.n	80133e4 <_dtoa_r+0xadc>
 80133d4:	f000 f9ca 	bl	801376c <__multadd>
 80133d8:	4607      	mov	r7, r0
 80133da:	4605      	mov	r5, r0
 80133dc:	9b00      	ldr	r3, [sp, #0]
 80133de:	3301      	adds	r3, #1
 80133e0:	9300      	str	r3, [sp, #0]
 80133e2:	e777      	b.n	80132d4 <_dtoa_r+0x9cc>
 80133e4:	f000 f9c2 	bl	801376c <__multadd>
 80133e8:	4629      	mov	r1, r5
 80133ea:	4607      	mov	r7, r0
 80133ec:	2300      	movs	r3, #0
 80133ee:	220a      	movs	r2, #10
 80133f0:	4648      	mov	r0, r9
 80133f2:	f000 f9bb 	bl	801376c <__multadd>
 80133f6:	4605      	mov	r5, r0
 80133f8:	e7f0      	b.n	80133dc <_dtoa_r+0xad4>
 80133fa:	f1bb 0f00 	cmp.w	fp, #0
 80133fe:	bfcc      	ite	gt
 8013400:	465e      	movgt	r6, fp
 8013402:	2601      	movle	r6, #1
 8013404:	4456      	add	r6, sl
 8013406:	2700      	movs	r7, #0
 8013408:	9902      	ldr	r1, [sp, #8]
 801340a:	9300      	str	r3, [sp, #0]
 801340c:	2201      	movs	r2, #1
 801340e:	4648      	mov	r0, r9
 8013410:	f000 fb50 	bl	8013ab4 <__lshift>
 8013414:	4621      	mov	r1, r4
 8013416:	9002      	str	r0, [sp, #8]
 8013418:	f000 fbb8 	bl	8013b8c <__mcmp>
 801341c:	2800      	cmp	r0, #0
 801341e:	dcb4      	bgt.n	801338a <_dtoa_r+0xa82>
 8013420:	d102      	bne.n	8013428 <_dtoa_r+0xb20>
 8013422:	9b00      	ldr	r3, [sp, #0]
 8013424:	07db      	lsls	r3, r3, #31
 8013426:	d4b0      	bmi.n	801338a <_dtoa_r+0xa82>
 8013428:	4633      	mov	r3, r6
 801342a:	461e      	mov	r6, r3
 801342c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013430:	2a30      	cmp	r2, #48	@ 0x30
 8013432:	d0fa      	beq.n	801342a <_dtoa_r+0xb22>
 8013434:	e4b5      	b.n	8012da2 <_dtoa_r+0x49a>
 8013436:	459a      	cmp	sl, r3
 8013438:	d1a8      	bne.n	801338c <_dtoa_r+0xa84>
 801343a:	2331      	movs	r3, #49	@ 0x31
 801343c:	f108 0801 	add.w	r8, r8, #1
 8013440:	f88a 3000 	strb.w	r3, [sl]
 8013444:	e4ad      	b.n	8012da2 <_dtoa_r+0x49a>
 8013446:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013448:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80134a4 <_dtoa_r+0xb9c>
 801344c:	b11b      	cbz	r3, 8013456 <_dtoa_r+0xb4e>
 801344e:	f10a 0308 	add.w	r3, sl, #8
 8013452:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013454:	6013      	str	r3, [r2, #0]
 8013456:	4650      	mov	r0, sl
 8013458:	b017      	add	sp, #92	@ 0x5c
 801345a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801345e:	9b07      	ldr	r3, [sp, #28]
 8013460:	2b01      	cmp	r3, #1
 8013462:	f77f ae2e 	ble.w	80130c2 <_dtoa_r+0x7ba>
 8013466:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013468:	9308      	str	r3, [sp, #32]
 801346a:	2001      	movs	r0, #1
 801346c:	e64d      	b.n	801310a <_dtoa_r+0x802>
 801346e:	f1bb 0f00 	cmp.w	fp, #0
 8013472:	f77f aed9 	ble.w	8013228 <_dtoa_r+0x920>
 8013476:	4656      	mov	r6, sl
 8013478:	9802      	ldr	r0, [sp, #8]
 801347a:	4621      	mov	r1, r4
 801347c:	f7ff f9bb 	bl	80127f6 <quorem>
 8013480:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8013484:	f806 3b01 	strb.w	r3, [r6], #1
 8013488:	eba6 020a 	sub.w	r2, r6, sl
 801348c:	4593      	cmp	fp, r2
 801348e:	ddb4      	ble.n	80133fa <_dtoa_r+0xaf2>
 8013490:	9902      	ldr	r1, [sp, #8]
 8013492:	2300      	movs	r3, #0
 8013494:	220a      	movs	r2, #10
 8013496:	4648      	mov	r0, r9
 8013498:	f000 f968 	bl	801376c <__multadd>
 801349c:	9002      	str	r0, [sp, #8]
 801349e:	e7eb      	b.n	8013478 <_dtoa_r+0xb70>
 80134a0:	08014c50 	.word	0x08014c50
 80134a4:	08014bd4 	.word	0x08014bd4

080134a8 <_free_r>:
 80134a8:	b538      	push	{r3, r4, r5, lr}
 80134aa:	4605      	mov	r5, r0
 80134ac:	2900      	cmp	r1, #0
 80134ae:	d041      	beq.n	8013534 <_free_r+0x8c>
 80134b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80134b4:	1f0c      	subs	r4, r1, #4
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	bfb8      	it	lt
 80134ba:	18e4      	addlt	r4, r4, r3
 80134bc:	f000 f8e8 	bl	8013690 <__malloc_lock>
 80134c0:	4a1d      	ldr	r2, [pc, #116]	@ (8013538 <_free_r+0x90>)
 80134c2:	6813      	ldr	r3, [r2, #0]
 80134c4:	b933      	cbnz	r3, 80134d4 <_free_r+0x2c>
 80134c6:	6063      	str	r3, [r4, #4]
 80134c8:	6014      	str	r4, [r2, #0]
 80134ca:	4628      	mov	r0, r5
 80134cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80134d0:	f000 b8e4 	b.w	801369c <__malloc_unlock>
 80134d4:	42a3      	cmp	r3, r4
 80134d6:	d908      	bls.n	80134ea <_free_r+0x42>
 80134d8:	6820      	ldr	r0, [r4, #0]
 80134da:	1821      	adds	r1, r4, r0
 80134dc:	428b      	cmp	r3, r1
 80134de:	bf01      	itttt	eq
 80134e0:	6819      	ldreq	r1, [r3, #0]
 80134e2:	685b      	ldreq	r3, [r3, #4]
 80134e4:	1809      	addeq	r1, r1, r0
 80134e6:	6021      	streq	r1, [r4, #0]
 80134e8:	e7ed      	b.n	80134c6 <_free_r+0x1e>
 80134ea:	461a      	mov	r2, r3
 80134ec:	685b      	ldr	r3, [r3, #4]
 80134ee:	b10b      	cbz	r3, 80134f4 <_free_r+0x4c>
 80134f0:	42a3      	cmp	r3, r4
 80134f2:	d9fa      	bls.n	80134ea <_free_r+0x42>
 80134f4:	6811      	ldr	r1, [r2, #0]
 80134f6:	1850      	adds	r0, r2, r1
 80134f8:	42a0      	cmp	r0, r4
 80134fa:	d10b      	bne.n	8013514 <_free_r+0x6c>
 80134fc:	6820      	ldr	r0, [r4, #0]
 80134fe:	4401      	add	r1, r0
 8013500:	1850      	adds	r0, r2, r1
 8013502:	4283      	cmp	r3, r0
 8013504:	6011      	str	r1, [r2, #0]
 8013506:	d1e0      	bne.n	80134ca <_free_r+0x22>
 8013508:	6818      	ldr	r0, [r3, #0]
 801350a:	685b      	ldr	r3, [r3, #4]
 801350c:	6053      	str	r3, [r2, #4]
 801350e:	4408      	add	r0, r1
 8013510:	6010      	str	r0, [r2, #0]
 8013512:	e7da      	b.n	80134ca <_free_r+0x22>
 8013514:	d902      	bls.n	801351c <_free_r+0x74>
 8013516:	230c      	movs	r3, #12
 8013518:	602b      	str	r3, [r5, #0]
 801351a:	e7d6      	b.n	80134ca <_free_r+0x22>
 801351c:	6820      	ldr	r0, [r4, #0]
 801351e:	1821      	adds	r1, r4, r0
 8013520:	428b      	cmp	r3, r1
 8013522:	bf04      	itt	eq
 8013524:	6819      	ldreq	r1, [r3, #0]
 8013526:	685b      	ldreq	r3, [r3, #4]
 8013528:	6063      	str	r3, [r4, #4]
 801352a:	bf04      	itt	eq
 801352c:	1809      	addeq	r1, r1, r0
 801352e:	6021      	streq	r1, [r4, #0]
 8013530:	6054      	str	r4, [r2, #4]
 8013532:	e7ca      	b.n	80134ca <_free_r+0x22>
 8013534:	bd38      	pop	{r3, r4, r5, pc}
 8013536:	bf00      	nop
 8013538:	20001844 	.word	0x20001844

0801353c <malloc>:
 801353c:	4b02      	ldr	r3, [pc, #8]	@ (8013548 <malloc+0xc>)
 801353e:	4601      	mov	r1, r0
 8013540:	6818      	ldr	r0, [r3, #0]
 8013542:	f000 b825 	b.w	8013590 <_malloc_r>
 8013546:	bf00      	nop
 8013548:	2000004c 	.word	0x2000004c

0801354c <sbrk_aligned>:
 801354c:	b570      	push	{r4, r5, r6, lr}
 801354e:	4e0f      	ldr	r6, [pc, #60]	@ (801358c <sbrk_aligned+0x40>)
 8013550:	460c      	mov	r4, r1
 8013552:	6831      	ldr	r1, [r6, #0]
 8013554:	4605      	mov	r5, r0
 8013556:	b911      	cbnz	r1, 801355e <sbrk_aligned+0x12>
 8013558:	f000 fe3e 	bl	80141d8 <_sbrk_r>
 801355c:	6030      	str	r0, [r6, #0]
 801355e:	4621      	mov	r1, r4
 8013560:	4628      	mov	r0, r5
 8013562:	f000 fe39 	bl	80141d8 <_sbrk_r>
 8013566:	1c43      	adds	r3, r0, #1
 8013568:	d103      	bne.n	8013572 <sbrk_aligned+0x26>
 801356a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801356e:	4620      	mov	r0, r4
 8013570:	bd70      	pop	{r4, r5, r6, pc}
 8013572:	1cc4      	adds	r4, r0, #3
 8013574:	f024 0403 	bic.w	r4, r4, #3
 8013578:	42a0      	cmp	r0, r4
 801357a:	d0f8      	beq.n	801356e <sbrk_aligned+0x22>
 801357c:	1a21      	subs	r1, r4, r0
 801357e:	4628      	mov	r0, r5
 8013580:	f000 fe2a 	bl	80141d8 <_sbrk_r>
 8013584:	3001      	adds	r0, #1
 8013586:	d1f2      	bne.n	801356e <sbrk_aligned+0x22>
 8013588:	e7ef      	b.n	801356a <sbrk_aligned+0x1e>
 801358a:	bf00      	nop
 801358c:	20001840 	.word	0x20001840

08013590 <_malloc_r>:
 8013590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013594:	1ccd      	adds	r5, r1, #3
 8013596:	f025 0503 	bic.w	r5, r5, #3
 801359a:	3508      	adds	r5, #8
 801359c:	2d0c      	cmp	r5, #12
 801359e:	bf38      	it	cc
 80135a0:	250c      	movcc	r5, #12
 80135a2:	2d00      	cmp	r5, #0
 80135a4:	4606      	mov	r6, r0
 80135a6:	db01      	blt.n	80135ac <_malloc_r+0x1c>
 80135a8:	42a9      	cmp	r1, r5
 80135aa:	d904      	bls.n	80135b6 <_malloc_r+0x26>
 80135ac:	230c      	movs	r3, #12
 80135ae:	6033      	str	r3, [r6, #0]
 80135b0:	2000      	movs	r0, #0
 80135b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801368c <_malloc_r+0xfc>
 80135ba:	f000 f869 	bl	8013690 <__malloc_lock>
 80135be:	f8d8 3000 	ldr.w	r3, [r8]
 80135c2:	461c      	mov	r4, r3
 80135c4:	bb44      	cbnz	r4, 8013618 <_malloc_r+0x88>
 80135c6:	4629      	mov	r1, r5
 80135c8:	4630      	mov	r0, r6
 80135ca:	f7ff ffbf 	bl	801354c <sbrk_aligned>
 80135ce:	1c43      	adds	r3, r0, #1
 80135d0:	4604      	mov	r4, r0
 80135d2:	d158      	bne.n	8013686 <_malloc_r+0xf6>
 80135d4:	f8d8 4000 	ldr.w	r4, [r8]
 80135d8:	4627      	mov	r7, r4
 80135da:	2f00      	cmp	r7, #0
 80135dc:	d143      	bne.n	8013666 <_malloc_r+0xd6>
 80135de:	2c00      	cmp	r4, #0
 80135e0:	d04b      	beq.n	801367a <_malloc_r+0xea>
 80135e2:	6823      	ldr	r3, [r4, #0]
 80135e4:	4639      	mov	r1, r7
 80135e6:	4630      	mov	r0, r6
 80135e8:	eb04 0903 	add.w	r9, r4, r3
 80135ec:	f000 fdf4 	bl	80141d8 <_sbrk_r>
 80135f0:	4581      	cmp	r9, r0
 80135f2:	d142      	bne.n	801367a <_malloc_r+0xea>
 80135f4:	6821      	ldr	r1, [r4, #0]
 80135f6:	1a6d      	subs	r5, r5, r1
 80135f8:	4629      	mov	r1, r5
 80135fa:	4630      	mov	r0, r6
 80135fc:	f7ff ffa6 	bl	801354c <sbrk_aligned>
 8013600:	3001      	adds	r0, #1
 8013602:	d03a      	beq.n	801367a <_malloc_r+0xea>
 8013604:	6823      	ldr	r3, [r4, #0]
 8013606:	442b      	add	r3, r5
 8013608:	6023      	str	r3, [r4, #0]
 801360a:	f8d8 3000 	ldr.w	r3, [r8]
 801360e:	685a      	ldr	r2, [r3, #4]
 8013610:	bb62      	cbnz	r2, 801366c <_malloc_r+0xdc>
 8013612:	f8c8 7000 	str.w	r7, [r8]
 8013616:	e00f      	b.n	8013638 <_malloc_r+0xa8>
 8013618:	6822      	ldr	r2, [r4, #0]
 801361a:	1b52      	subs	r2, r2, r5
 801361c:	d420      	bmi.n	8013660 <_malloc_r+0xd0>
 801361e:	2a0b      	cmp	r2, #11
 8013620:	d917      	bls.n	8013652 <_malloc_r+0xc2>
 8013622:	1961      	adds	r1, r4, r5
 8013624:	42a3      	cmp	r3, r4
 8013626:	6025      	str	r5, [r4, #0]
 8013628:	bf18      	it	ne
 801362a:	6059      	strne	r1, [r3, #4]
 801362c:	6863      	ldr	r3, [r4, #4]
 801362e:	bf08      	it	eq
 8013630:	f8c8 1000 	streq.w	r1, [r8]
 8013634:	5162      	str	r2, [r4, r5]
 8013636:	604b      	str	r3, [r1, #4]
 8013638:	4630      	mov	r0, r6
 801363a:	f000 f82f 	bl	801369c <__malloc_unlock>
 801363e:	f104 000b 	add.w	r0, r4, #11
 8013642:	1d23      	adds	r3, r4, #4
 8013644:	f020 0007 	bic.w	r0, r0, #7
 8013648:	1ac2      	subs	r2, r0, r3
 801364a:	bf1c      	itt	ne
 801364c:	1a1b      	subne	r3, r3, r0
 801364e:	50a3      	strne	r3, [r4, r2]
 8013650:	e7af      	b.n	80135b2 <_malloc_r+0x22>
 8013652:	6862      	ldr	r2, [r4, #4]
 8013654:	42a3      	cmp	r3, r4
 8013656:	bf0c      	ite	eq
 8013658:	f8c8 2000 	streq.w	r2, [r8]
 801365c:	605a      	strne	r2, [r3, #4]
 801365e:	e7eb      	b.n	8013638 <_malloc_r+0xa8>
 8013660:	4623      	mov	r3, r4
 8013662:	6864      	ldr	r4, [r4, #4]
 8013664:	e7ae      	b.n	80135c4 <_malloc_r+0x34>
 8013666:	463c      	mov	r4, r7
 8013668:	687f      	ldr	r7, [r7, #4]
 801366a:	e7b6      	b.n	80135da <_malloc_r+0x4a>
 801366c:	461a      	mov	r2, r3
 801366e:	685b      	ldr	r3, [r3, #4]
 8013670:	42a3      	cmp	r3, r4
 8013672:	d1fb      	bne.n	801366c <_malloc_r+0xdc>
 8013674:	2300      	movs	r3, #0
 8013676:	6053      	str	r3, [r2, #4]
 8013678:	e7de      	b.n	8013638 <_malloc_r+0xa8>
 801367a:	230c      	movs	r3, #12
 801367c:	6033      	str	r3, [r6, #0]
 801367e:	4630      	mov	r0, r6
 8013680:	f000 f80c 	bl	801369c <__malloc_unlock>
 8013684:	e794      	b.n	80135b0 <_malloc_r+0x20>
 8013686:	6005      	str	r5, [r0, #0]
 8013688:	e7d6      	b.n	8013638 <_malloc_r+0xa8>
 801368a:	bf00      	nop
 801368c:	20001844 	.word	0x20001844

08013690 <__malloc_lock>:
 8013690:	4801      	ldr	r0, [pc, #4]	@ (8013698 <__malloc_lock+0x8>)
 8013692:	f7ff b8a0 	b.w	80127d6 <__retarget_lock_acquire_recursive>
 8013696:	bf00      	nop
 8013698:	2000183c 	.word	0x2000183c

0801369c <__malloc_unlock>:
 801369c:	4801      	ldr	r0, [pc, #4]	@ (80136a4 <__malloc_unlock+0x8>)
 801369e:	f7ff b89b 	b.w	80127d8 <__retarget_lock_release_recursive>
 80136a2:	bf00      	nop
 80136a4:	2000183c 	.word	0x2000183c

080136a8 <_Balloc>:
 80136a8:	b570      	push	{r4, r5, r6, lr}
 80136aa:	69c6      	ldr	r6, [r0, #28]
 80136ac:	4604      	mov	r4, r0
 80136ae:	460d      	mov	r5, r1
 80136b0:	b976      	cbnz	r6, 80136d0 <_Balloc+0x28>
 80136b2:	2010      	movs	r0, #16
 80136b4:	f7ff ff42 	bl	801353c <malloc>
 80136b8:	4602      	mov	r2, r0
 80136ba:	61e0      	str	r0, [r4, #28]
 80136bc:	b920      	cbnz	r0, 80136c8 <_Balloc+0x20>
 80136be:	4b18      	ldr	r3, [pc, #96]	@ (8013720 <_Balloc+0x78>)
 80136c0:	4818      	ldr	r0, [pc, #96]	@ (8013724 <_Balloc+0x7c>)
 80136c2:	216b      	movs	r1, #107	@ 0x6b
 80136c4:	f000 fd98 	bl	80141f8 <__assert_func>
 80136c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80136cc:	6006      	str	r6, [r0, #0]
 80136ce:	60c6      	str	r6, [r0, #12]
 80136d0:	69e6      	ldr	r6, [r4, #28]
 80136d2:	68f3      	ldr	r3, [r6, #12]
 80136d4:	b183      	cbz	r3, 80136f8 <_Balloc+0x50>
 80136d6:	69e3      	ldr	r3, [r4, #28]
 80136d8:	68db      	ldr	r3, [r3, #12]
 80136da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80136de:	b9b8      	cbnz	r0, 8013710 <_Balloc+0x68>
 80136e0:	2101      	movs	r1, #1
 80136e2:	fa01 f605 	lsl.w	r6, r1, r5
 80136e6:	1d72      	adds	r2, r6, #5
 80136e8:	0092      	lsls	r2, r2, #2
 80136ea:	4620      	mov	r0, r4
 80136ec:	f000 fda2 	bl	8014234 <_calloc_r>
 80136f0:	b160      	cbz	r0, 801370c <_Balloc+0x64>
 80136f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80136f6:	e00e      	b.n	8013716 <_Balloc+0x6e>
 80136f8:	2221      	movs	r2, #33	@ 0x21
 80136fa:	2104      	movs	r1, #4
 80136fc:	4620      	mov	r0, r4
 80136fe:	f000 fd99 	bl	8014234 <_calloc_r>
 8013702:	69e3      	ldr	r3, [r4, #28]
 8013704:	60f0      	str	r0, [r6, #12]
 8013706:	68db      	ldr	r3, [r3, #12]
 8013708:	2b00      	cmp	r3, #0
 801370a:	d1e4      	bne.n	80136d6 <_Balloc+0x2e>
 801370c:	2000      	movs	r0, #0
 801370e:	bd70      	pop	{r4, r5, r6, pc}
 8013710:	6802      	ldr	r2, [r0, #0]
 8013712:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013716:	2300      	movs	r3, #0
 8013718:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801371c:	e7f7      	b.n	801370e <_Balloc+0x66>
 801371e:	bf00      	nop
 8013720:	08014be1 	.word	0x08014be1
 8013724:	08014c61 	.word	0x08014c61

08013728 <_Bfree>:
 8013728:	b570      	push	{r4, r5, r6, lr}
 801372a:	69c6      	ldr	r6, [r0, #28]
 801372c:	4605      	mov	r5, r0
 801372e:	460c      	mov	r4, r1
 8013730:	b976      	cbnz	r6, 8013750 <_Bfree+0x28>
 8013732:	2010      	movs	r0, #16
 8013734:	f7ff ff02 	bl	801353c <malloc>
 8013738:	4602      	mov	r2, r0
 801373a:	61e8      	str	r0, [r5, #28]
 801373c:	b920      	cbnz	r0, 8013748 <_Bfree+0x20>
 801373e:	4b09      	ldr	r3, [pc, #36]	@ (8013764 <_Bfree+0x3c>)
 8013740:	4809      	ldr	r0, [pc, #36]	@ (8013768 <_Bfree+0x40>)
 8013742:	218f      	movs	r1, #143	@ 0x8f
 8013744:	f000 fd58 	bl	80141f8 <__assert_func>
 8013748:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801374c:	6006      	str	r6, [r0, #0]
 801374e:	60c6      	str	r6, [r0, #12]
 8013750:	b13c      	cbz	r4, 8013762 <_Bfree+0x3a>
 8013752:	69eb      	ldr	r3, [r5, #28]
 8013754:	6862      	ldr	r2, [r4, #4]
 8013756:	68db      	ldr	r3, [r3, #12]
 8013758:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801375c:	6021      	str	r1, [r4, #0]
 801375e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013762:	bd70      	pop	{r4, r5, r6, pc}
 8013764:	08014be1 	.word	0x08014be1
 8013768:	08014c61 	.word	0x08014c61

0801376c <__multadd>:
 801376c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013770:	690d      	ldr	r5, [r1, #16]
 8013772:	4607      	mov	r7, r0
 8013774:	460c      	mov	r4, r1
 8013776:	461e      	mov	r6, r3
 8013778:	f101 0c14 	add.w	ip, r1, #20
 801377c:	2000      	movs	r0, #0
 801377e:	f8dc 3000 	ldr.w	r3, [ip]
 8013782:	b299      	uxth	r1, r3
 8013784:	fb02 6101 	mla	r1, r2, r1, r6
 8013788:	0c1e      	lsrs	r6, r3, #16
 801378a:	0c0b      	lsrs	r3, r1, #16
 801378c:	fb02 3306 	mla	r3, r2, r6, r3
 8013790:	b289      	uxth	r1, r1
 8013792:	3001      	adds	r0, #1
 8013794:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013798:	4285      	cmp	r5, r0
 801379a:	f84c 1b04 	str.w	r1, [ip], #4
 801379e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80137a2:	dcec      	bgt.n	801377e <__multadd+0x12>
 80137a4:	b30e      	cbz	r6, 80137ea <__multadd+0x7e>
 80137a6:	68a3      	ldr	r3, [r4, #8]
 80137a8:	42ab      	cmp	r3, r5
 80137aa:	dc19      	bgt.n	80137e0 <__multadd+0x74>
 80137ac:	6861      	ldr	r1, [r4, #4]
 80137ae:	4638      	mov	r0, r7
 80137b0:	3101      	adds	r1, #1
 80137b2:	f7ff ff79 	bl	80136a8 <_Balloc>
 80137b6:	4680      	mov	r8, r0
 80137b8:	b928      	cbnz	r0, 80137c6 <__multadd+0x5a>
 80137ba:	4602      	mov	r2, r0
 80137bc:	4b0c      	ldr	r3, [pc, #48]	@ (80137f0 <__multadd+0x84>)
 80137be:	480d      	ldr	r0, [pc, #52]	@ (80137f4 <__multadd+0x88>)
 80137c0:	21ba      	movs	r1, #186	@ 0xba
 80137c2:	f000 fd19 	bl	80141f8 <__assert_func>
 80137c6:	6922      	ldr	r2, [r4, #16]
 80137c8:	3202      	adds	r2, #2
 80137ca:	f104 010c 	add.w	r1, r4, #12
 80137ce:	0092      	lsls	r2, r2, #2
 80137d0:	300c      	adds	r0, #12
 80137d2:	f7ff f802 	bl	80127da <memcpy>
 80137d6:	4621      	mov	r1, r4
 80137d8:	4638      	mov	r0, r7
 80137da:	f7ff ffa5 	bl	8013728 <_Bfree>
 80137de:	4644      	mov	r4, r8
 80137e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80137e4:	3501      	adds	r5, #1
 80137e6:	615e      	str	r6, [r3, #20]
 80137e8:	6125      	str	r5, [r4, #16]
 80137ea:	4620      	mov	r0, r4
 80137ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137f0:	08014c50 	.word	0x08014c50
 80137f4:	08014c61 	.word	0x08014c61

080137f8 <__hi0bits>:
 80137f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80137fc:	4603      	mov	r3, r0
 80137fe:	bf36      	itet	cc
 8013800:	0403      	lslcc	r3, r0, #16
 8013802:	2000      	movcs	r0, #0
 8013804:	2010      	movcc	r0, #16
 8013806:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801380a:	bf3c      	itt	cc
 801380c:	021b      	lslcc	r3, r3, #8
 801380e:	3008      	addcc	r0, #8
 8013810:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013814:	bf3c      	itt	cc
 8013816:	011b      	lslcc	r3, r3, #4
 8013818:	3004      	addcc	r0, #4
 801381a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801381e:	bf3c      	itt	cc
 8013820:	009b      	lslcc	r3, r3, #2
 8013822:	3002      	addcc	r0, #2
 8013824:	2b00      	cmp	r3, #0
 8013826:	db05      	blt.n	8013834 <__hi0bits+0x3c>
 8013828:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801382c:	f100 0001 	add.w	r0, r0, #1
 8013830:	bf08      	it	eq
 8013832:	2020      	moveq	r0, #32
 8013834:	4770      	bx	lr

08013836 <__lo0bits>:
 8013836:	6803      	ldr	r3, [r0, #0]
 8013838:	4602      	mov	r2, r0
 801383a:	f013 0007 	ands.w	r0, r3, #7
 801383e:	d00b      	beq.n	8013858 <__lo0bits+0x22>
 8013840:	07d9      	lsls	r1, r3, #31
 8013842:	d421      	bmi.n	8013888 <__lo0bits+0x52>
 8013844:	0798      	lsls	r0, r3, #30
 8013846:	bf49      	itett	mi
 8013848:	085b      	lsrmi	r3, r3, #1
 801384a:	089b      	lsrpl	r3, r3, #2
 801384c:	2001      	movmi	r0, #1
 801384e:	6013      	strmi	r3, [r2, #0]
 8013850:	bf5c      	itt	pl
 8013852:	6013      	strpl	r3, [r2, #0]
 8013854:	2002      	movpl	r0, #2
 8013856:	4770      	bx	lr
 8013858:	b299      	uxth	r1, r3
 801385a:	b909      	cbnz	r1, 8013860 <__lo0bits+0x2a>
 801385c:	0c1b      	lsrs	r3, r3, #16
 801385e:	2010      	movs	r0, #16
 8013860:	b2d9      	uxtb	r1, r3
 8013862:	b909      	cbnz	r1, 8013868 <__lo0bits+0x32>
 8013864:	3008      	adds	r0, #8
 8013866:	0a1b      	lsrs	r3, r3, #8
 8013868:	0719      	lsls	r1, r3, #28
 801386a:	bf04      	itt	eq
 801386c:	091b      	lsreq	r3, r3, #4
 801386e:	3004      	addeq	r0, #4
 8013870:	0799      	lsls	r1, r3, #30
 8013872:	bf04      	itt	eq
 8013874:	089b      	lsreq	r3, r3, #2
 8013876:	3002      	addeq	r0, #2
 8013878:	07d9      	lsls	r1, r3, #31
 801387a:	d403      	bmi.n	8013884 <__lo0bits+0x4e>
 801387c:	085b      	lsrs	r3, r3, #1
 801387e:	f100 0001 	add.w	r0, r0, #1
 8013882:	d003      	beq.n	801388c <__lo0bits+0x56>
 8013884:	6013      	str	r3, [r2, #0]
 8013886:	4770      	bx	lr
 8013888:	2000      	movs	r0, #0
 801388a:	4770      	bx	lr
 801388c:	2020      	movs	r0, #32
 801388e:	4770      	bx	lr

08013890 <__i2b>:
 8013890:	b510      	push	{r4, lr}
 8013892:	460c      	mov	r4, r1
 8013894:	2101      	movs	r1, #1
 8013896:	f7ff ff07 	bl	80136a8 <_Balloc>
 801389a:	4602      	mov	r2, r0
 801389c:	b928      	cbnz	r0, 80138aa <__i2b+0x1a>
 801389e:	4b05      	ldr	r3, [pc, #20]	@ (80138b4 <__i2b+0x24>)
 80138a0:	4805      	ldr	r0, [pc, #20]	@ (80138b8 <__i2b+0x28>)
 80138a2:	f240 1145 	movw	r1, #325	@ 0x145
 80138a6:	f000 fca7 	bl	80141f8 <__assert_func>
 80138aa:	2301      	movs	r3, #1
 80138ac:	6144      	str	r4, [r0, #20]
 80138ae:	6103      	str	r3, [r0, #16]
 80138b0:	bd10      	pop	{r4, pc}
 80138b2:	bf00      	nop
 80138b4:	08014c50 	.word	0x08014c50
 80138b8:	08014c61 	.word	0x08014c61

080138bc <__multiply>:
 80138bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138c0:	4617      	mov	r7, r2
 80138c2:	690a      	ldr	r2, [r1, #16]
 80138c4:	693b      	ldr	r3, [r7, #16]
 80138c6:	429a      	cmp	r2, r3
 80138c8:	bfa8      	it	ge
 80138ca:	463b      	movge	r3, r7
 80138cc:	4689      	mov	r9, r1
 80138ce:	bfa4      	itt	ge
 80138d0:	460f      	movge	r7, r1
 80138d2:	4699      	movge	r9, r3
 80138d4:	693d      	ldr	r5, [r7, #16]
 80138d6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80138da:	68bb      	ldr	r3, [r7, #8]
 80138dc:	6879      	ldr	r1, [r7, #4]
 80138de:	eb05 060a 	add.w	r6, r5, sl
 80138e2:	42b3      	cmp	r3, r6
 80138e4:	b085      	sub	sp, #20
 80138e6:	bfb8      	it	lt
 80138e8:	3101      	addlt	r1, #1
 80138ea:	f7ff fedd 	bl	80136a8 <_Balloc>
 80138ee:	b930      	cbnz	r0, 80138fe <__multiply+0x42>
 80138f0:	4602      	mov	r2, r0
 80138f2:	4b41      	ldr	r3, [pc, #260]	@ (80139f8 <__multiply+0x13c>)
 80138f4:	4841      	ldr	r0, [pc, #260]	@ (80139fc <__multiply+0x140>)
 80138f6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80138fa:	f000 fc7d 	bl	80141f8 <__assert_func>
 80138fe:	f100 0414 	add.w	r4, r0, #20
 8013902:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013906:	4623      	mov	r3, r4
 8013908:	2200      	movs	r2, #0
 801390a:	4573      	cmp	r3, lr
 801390c:	d320      	bcc.n	8013950 <__multiply+0x94>
 801390e:	f107 0814 	add.w	r8, r7, #20
 8013912:	f109 0114 	add.w	r1, r9, #20
 8013916:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801391a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801391e:	9302      	str	r3, [sp, #8]
 8013920:	1beb      	subs	r3, r5, r7
 8013922:	3b15      	subs	r3, #21
 8013924:	f023 0303 	bic.w	r3, r3, #3
 8013928:	3304      	adds	r3, #4
 801392a:	3715      	adds	r7, #21
 801392c:	42bd      	cmp	r5, r7
 801392e:	bf38      	it	cc
 8013930:	2304      	movcc	r3, #4
 8013932:	9301      	str	r3, [sp, #4]
 8013934:	9b02      	ldr	r3, [sp, #8]
 8013936:	9103      	str	r1, [sp, #12]
 8013938:	428b      	cmp	r3, r1
 801393a:	d80c      	bhi.n	8013956 <__multiply+0x9a>
 801393c:	2e00      	cmp	r6, #0
 801393e:	dd03      	ble.n	8013948 <__multiply+0x8c>
 8013940:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013944:	2b00      	cmp	r3, #0
 8013946:	d055      	beq.n	80139f4 <__multiply+0x138>
 8013948:	6106      	str	r6, [r0, #16]
 801394a:	b005      	add	sp, #20
 801394c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013950:	f843 2b04 	str.w	r2, [r3], #4
 8013954:	e7d9      	b.n	801390a <__multiply+0x4e>
 8013956:	f8b1 a000 	ldrh.w	sl, [r1]
 801395a:	f1ba 0f00 	cmp.w	sl, #0
 801395e:	d01f      	beq.n	80139a0 <__multiply+0xe4>
 8013960:	46c4      	mov	ip, r8
 8013962:	46a1      	mov	r9, r4
 8013964:	2700      	movs	r7, #0
 8013966:	f85c 2b04 	ldr.w	r2, [ip], #4
 801396a:	f8d9 3000 	ldr.w	r3, [r9]
 801396e:	fa1f fb82 	uxth.w	fp, r2
 8013972:	b29b      	uxth	r3, r3
 8013974:	fb0a 330b 	mla	r3, sl, fp, r3
 8013978:	443b      	add	r3, r7
 801397a:	f8d9 7000 	ldr.w	r7, [r9]
 801397e:	0c12      	lsrs	r2, r2, #16
 8013980:	0c3f      	lsrs	r7, r7, #16
 8013982:	fb0a 7202 	mla	r2, sl, r2, r7
 8013986:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801398a:	b29b      	uxth	r3, r3
 801398c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013990:	4565      	cmp	r5, ip
 8013992:	f849 3b04 	str.w	r3, [r9], #4
 8013996:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801399a:	d8e4      	bhi.n	8013966 <__multiply+0xaa>
 801399c:	9b01      	ldr	r3, [sp, #4]
 801399e:	50e7      	str	r7, [r4, r3]
 80139a0:	9b03      	ldr	r3, [sp, #12]
 80139a2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80139a6:	3104      	adds	r1, #4
 80139a8:	f1b9 0f00 	cmp.w	r9, #0
 80139ac:	d020      	beq.n	80139f0 <__multiply+0x134>
 80139ae:	6823      	ldr	r3, [r4, #0]
 80139b0:	4647      	mov	r7, r8
 80139b2:	46a4      	mov	ip, r4
 80139b4:	f04f 0a00 	mov.w	sl, #0
 80139b8:	f8b7 b000 	ldrh.w	fp, [r7]
 80139bc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80139c0:	fb09 220b 	mla	r2, r9, fp, r2
 80139c4:	4452      	add	r2, sl
 80139c6:	b29b      	uxth	r3, r3
 80139c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80139cc:	f84c 3b04 	str.w	r3, [ip], #4
 80139d0:	f857 3b04 	ldr.w	r3, [r7], #4
 80139d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80139d8:	f8bc 3000 	ldrh.w	r3, [ip]
 80139dc:	fb09 330a 	mla	r3, r9, sl, r3
 80139e0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80139e4:	42bd      	cmp	r5, r7
 80139e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80139ea:	d8e5      	bhi.n	80139b8 <__multiply+0xfc>
 80139ec:	9a01      	ldr	r2, [sp, #4]
 80139ee:	50a3      	str	r3, [r4, r2]
 80139f0:	3404      	adds	r4, #4
 80139f2:	e79f      	b.n	8013934 <__multiply+0x78>
 80139f4:	3e01      	subs	r6, #1
 80139f6:	e7a1      	b.n	801393c <__multiply+0x80>
 80139f8:	08014c50 	.word	0x08014c50
 80139fc:	08014c61 	.word	0x08014c61

08013a00 <__pow5mult>:
 8013a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a04:	4615      	mov	r5, r2
 8013a06:	f012 0203 	ands.w	r2, r2, #3
 8013a0a:	4607      	mov	r7, r0
 8013a0c:	460e      	mov	r6, r1
 8013a0e:	d007      	beq.n	8013a20 <__pow5mult+0x20>
 8013a10:	4c25      	ldr	r4, [pc, #148]	@ (8013aa8 <__pow5mult+0xa8>)
 8013a12:	3a01      	subs	r2, #1
 8013a14:	2300      	movs	r3, #0
 8013a16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013a1a:	f7ff fea7 	bl	801376c <__multadd>
 8013a1e:	4606      	mov	r6, r0
 8013a20:	10ad      	asrs	r5, r5, #2
 8013a22:	d03d      	beq.n	8013aa0 <__pow5mult+0xa0>
 8013a24:	69fc      	ldr	r4, [r7, #28]
 8013a26:	b97c      	cbnz	r4, 8013a48 <__pow5mult+0x48>
 8013a28:	2010      	movs	r0, #16
 8013a2a:	f7ff fd87 	bl	801353c <malloc>
 8013a2e:	4602      	mov	r2, r0
 8013a30:	61f8      	str	r0, [r7, #28]
 8013a32:	b928      	cbnz	r0, 8013a40 <__pow5mult+0x40>
 8013a34:	4b1d      	ldr	r3, [pc, #116]	@ (8013aac <__pow5mult+0xac>)
 8013a36:	481e      	ldr	r0, [pc, #120]	@ (8013ab0 <__pow5mult+0xb0>)
 8013a38:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013a3c:	f000 fbdc 	bl	80141f8 <__assert_func>
 8013a40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013a44:	6004      	str	r4, [r0, #0]
 8013a46:	60c4      	str	r4, [r0, #12]
 8013a48:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013a4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013a50:	b94c      	cbnz	r4, 8013a66 <__pow5mult+0x66>
 8013a52:	f240 2171 	movw	r1, #625	@ 0x271
 8013a56:	4638      	mov	r0, r7
 8013a58:	f7ff ff1a 	bl	8013890 <__i2b>
 8013a5c:	2300      	movs	r3, #0
 8013a5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013a62:	4604      	mov	r4, r0
 8013a64:	6003      	str	r3, [r0, #0]
 8013a66:	f04f 0900 	mov.w	r9, #0
 8013a6a:	07eb      	lsls	r3, r5, #31
 8013a6c:	d50a      	bpl.n	8013a84 <__pow5mult+0x84>
 8013a6e:	4631      	mov	r1, r6
 8013a70:	4622      	mov	r2, r4
 8013a72:	4638      	mov	r0, r7
 8013a74:	f7ff ff22 	bl	80138bc <__multiply>
 8013a78:	4631      	mov	r1, r6
 8013a7a:	4680      	mov	r8, r0
 8013a7c:	4638      	mov	r0, r7
 8013a7e:	f7ff fe53 	bl	8013728 <_Bfree>
 8013a82:	4646      	mov	r6, r8
 8013a84:	106d      	asrs	r5, r5, #1
 8013a86:	d00b      	beq.n	8013aa0 <__pow5mult+0xa0>
 8013a88:	6820      	ldr	r0, [r4, #0]
 8013a8a:	b938      	cbnz	r0, 8013a9c <__pow5mult+0x9c>
 8013a8c:	4622      	mov	r2, r4
 8013a8e:	4621      	mov	r1, r4
 8013a90:	4638      	mov	r0, r7
 8013a92:	f7ff ff13 	bl	80138bc <__multiply>
 8013a96:	6020      	str	r0, [r4, #0]
 8013a98:	f8c0 9000 	str.w	r9, [r0]
 8013a9c:	4604      	mov	r4, r0
 8013a9e:	e7e4      	b.n	8013a6a <__pow5mult+0x6a>
 8013aa0:	4630      	mov	r0, r6
 8013aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013aa6:	bf00      	nop
 8013aa8:	08015134 	.word	0x08015134
 8013aac:	08014be1 	.word	0x08014be1
 8013ab0:	08014c61 	.word	0x08014c61

08013ab4 <__lshift>:
 8013ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013ab8:	460c      	mov	r4, r1
 8013aba:	6849      	ldr	r1, [r1, #4]
 8013abc:	6923      	ldr	r3, [r4, #16]
 8013abe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013ac2:	68a3      	ldr	r3, [r4, #8]
 8013ac4:	4607      	mov	r7, r0
 8013ac6:	4691      	mov	r9, r2
 8013ac8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013acc:	f108 0601 	add.w	r6, r8, #1
 8013ad0:	42b3      	cmp	r3, r6
 8013ad2:	db0b      	blt.n	8013aec <__lshift+0x38>
 8013ad4:	4638      	mov	r0, r7
 8013ad6:	f7ff fde7 	bl	80136a8 <_Balloc>
 8013ada:	4605      	mov	r5, r0
 8013adc:	b948      	cbnz	r0, 8013af2 <__lshift+0x3e>
 8013ade:	4602      	mov	r2, r0
 8013ae0:	4b28      	ldr	r3, [pc, #160]	@ (8013b84 <__lshift+0xd0>)
 8013ae2:	4829      	ldr	r0, [pc, #164]	@ (8013b88 <__lshift+0xd4>)
 8013ae4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013ae8:	f000 fb86 	bl	80141f8 <__assert_func>
 8013aec:	3101      	adds	r1, #1
 8013aee:	005b      	lsls	r3, r3, #1
 8013af0:	e7ee      	b.n	8013ad0 <__lshift+0x1c>
 8013af2:	2300      	movs	r3, #0
 8013af4:	f100 0114 	add.w	r1, r0, #20
 8013af8:	f100 0210 	add.w	r2, r0, #16
 8013afc:	4618      	mov	r0, r3
 8013afe:	4553      	cmp	r3, sl
 8013b00:	db33      	blt.n	8013b6a <__lshift+0xb6>
 8013b02:	6920      	ldr	r0, [r4, #16]
 8013b04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013b08:	f104 0314 	add.w	r3, r4, #20
 8013b0c:	f019 091f 	ands.w	r9, r9, #31
 8013b10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013b14:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013b18:	d02b      	beq.n	8013b72 <__lshift+0xbe>
 8013b1a:	f1c9 0e20 	rsb	lr, r9, #32
 8013b1e:	468a      	mov	sl, r1
 8013b20:	2200      	movs	r2, #0
 8013b22:	6818      	ldr	r0, [r3, #0]
 8013b24:	fa00 f009 	lsl.w	r0, r0, r9
 8013b28:	4310      	orrs	r0, r2
 8013b2a:	f84a 0b04 	str.w	r0, [sl], #4
 8013b2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013b32:	459c      	cmp	ip, r3
 8013b34:	fa22 f20e 	lsr.w	r2, r2, lr
 8013b38:	d8f3      	bhi.n	8013b22 <__lshift+0x6e>
 8013b3a:	ebac 0304 	sub.w	r3, ip, r4
 8013b3e:	3b15      	subs	r3, #21
 8013b40:	f023 0303 	bic.w	r3, r3, #3
 8013b44:	3304      	adds	r3, #4
 8013b46:	f104 0015 	add.w	r0, r4, #21
 8013b4a:	4560      	cmp	r0, ip
 8013b4c:	bf88      	it	hi
 8013b4e:	2304      	movhi	r3, #4
 8013b50:	50ca      	str	r2, [r1, r3]
 8013b52:	b10a      	cbz	r2, 8013b58 <__lshift+0xa4>
 8013b54:	f108 0602 	add.w	r6, r8, #2
 8013b58:	3e01      	subs	r6, #1
 8013b5a:	4638      	mov	r0, r7
 8013b5c:	612e      	str	r6, [r5, #16]
 8013b5e:	4621      	mov	r1, r4
 8013b60:	f7ff fde2 	bl	8013728 <_Bfree>
 8013b64:	4628      	mov	r0, r5
 8013b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b6a:	f842 0f04 	str.w	r0, [r2, #4]!
 8013b6e:	3301      	adds	r3, #1
 8013b70:	e7c5      	b.n	8013afe <__lshift+0x4a>
 8013b72:	3904      	subs	r1, #4
 8013b74:	f853 2b04 	ldr.w	r2, [r3], #4
 8013b78:	f841 2f04 	str.w	r2, [r1, #4]!
 8013b7c:	459c      	cmp	ip, r3
 8013b7e:	d8f9      	bhi.n	8013b74 <__lshift+0xc0>
 8013b80:	e7ea      	b.n	8013b58 <__lshift+0xa4>
 8013b82:	bf00      	nop
 8013b84:	08014c50 	.word	0x08014c50
 8013b88:	08014c61 	.word	0x08014c61

08013b8c <__mcmp>:
 8013b8c:	690a      	ldr	r2, [r1, #16]
 8013b8e:	4603      	mov	r3, r0
 8013b90:	6900      	ldr	r0, [r0, #16]
 8013b92:	1a80      	subs	r0, r0, r2
 8013b94:	b530      	push	{r4, r5, lr}
 8013b96:	d10e      	bne.n	8013bb6 <__mcmp+0x2a>
 8013b98:	3314      	adds	r3, #20
 8013b9a:	3114      	adds	r1, #20
 8013b9c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013ba0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013ba4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013ba8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013bac:	4295      	cmp	r5, r2
 8013bae:	d003      	beq.n	8013bb8 <__mcmp+0x2c>
 8013bb0:	d205      	bcs.n	8013bbe <__mcmp+0x32>
 8013bb2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013bb6:	bd30      	pop	{r4, r5, pc}
 8013bb8:	42a3      	cmp	r3, r4
 8013bba:	d3f3      	bcc.n	8013ba4 <__mcmp+0x18>
 8013bbc:	e7fb      	b.n	8013bb6 <__mcmp+0x2a>
 8013bbe:	2001      	movs	r0, #1
 8013bc0:	e7f9      	b.n	8013bb6 <__mcmp+0x2a>
	...

08013bc4 <__mdiff>:
 8013bc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bc8:	4689      	mov	r9, r1
 8013bca:	4606      	mov	r6, r0
 8013bcc:	4611      	mov	r1, r2
 8013bce:	4648      	mov	r0, r9
 8013bd0:	4614      	mov	r4, r2
 8013bd2:	f7ff ffdb 	bl	8013b8c <__mcmp>
 8013bd6:	1e05      	subs	r5, r0, #0
 8013bd8:	d112      	bne.n	8013c00 <__mdiff+0x3c>
 8013bda:	4629      	mov	r1, r5
 8013bdc:	4630      	mov	r0, r6
 8013bde:	f7ff fd63 	bl	80136a8 <_Balloc>
 8013be2:	4602      	mov	r2, r0
 8013be4:	b928      	cbnz	r0, 8013bf2 <__mdiff+0x2e>
 8013be6:	4b3f      	ldr	r3, [pc, #252]	@ (8013ce4 <__mdiff+0x120>)
 8013be8:	f240 2137 	movw	r1, #567	@ 0x237
 8013bec:	483e      	ldr	r0, [pc, #248]	@ (8013ce8 <__mdiff+0x124>)
 8013bee:	f000 fb03 	bl	80141f8 <__assert_func>
 8013bf2:	2301      	movs	r3, #1
 8013bf4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013bf8:	4610      	mov	r0, r2
 8013bfa:	b003      	add	sp, #12
 8013bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c00:	bfbc      	itt	lt
 8013c02:	464b      	movlt	r3, r9
 8013c04:	46a1      	movlt	r9, r4
 8013c06:	4630      	mov	r0, r6
 8013c08:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013c0c:	bfba      	itte	lt
 8013c0e:	461c      	movlt	r4, r3
 8013c10:	2501      	movlt	r5, #1
 8013c12:	2500      	movge	r5, #0
 8013c14:	f7ff fd48 	bl	80136a8 <_Balloc>
 8013c18:	4602      	mov	r2, r0
 8013c1a:	b918      	cbnz	r0, 8013c24 <__mdiff+0x60>
 8013c1c:	4b31      	ldr	r3, [pc, #196]	@ (8013ce4 <__mdiff+0x120>)
 8013c1e:	f240 2145 	movw	r1, #581	@ 0x245
 8013c22:	e7e3      	b.n	8013bec <__mdiff+0x28>
 8013c24:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013c28:	6926      	ldr	r6, [r4, #16]
 8013c2a:	60c5      	str	r5, [r0, #12]
 8013c2c:	f109 0310 	add.w	r3, r9, #16
 8013c30:	f109 0514 	add.w	r5, r9, #20
 8013c34:	f104 0e14 	add.w	lr, r4, #20
 8013c38:	f100 0b14 	add.w	fp, r0, #20
 8013c3c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013c40:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013c44:	9301      	str	r3, [sp, #4]
 8013c46:	46d9      	mov	r9, fp
 8013c48:	f04f 0c00 	mov.w	ip, #0
 8013c4c:	9b01      	ldr	r3, [sp, #4]
 8013c4e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013c52:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013c56:	9301      	str	r3, [sp, #4]
 8013c58:	fa1f f38a 	uxth.w	r3, sl
 8013c5c:	4619      	mov	r1, r3
 8013c5e:	b283      	uxth	r3, r0
 8013c60:	1acb      	subs	r3, r1, r3
 8013c62:	0c00      	lsrs	r0, r0, #16
 8013c64:	4463      	add	r3, ip
 8013c66:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013c6a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013c6e:	b29b      	uxth	r3, r3
 8013c70:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013c74:	4576      	cmp	r6, lr
 8013c76:	f849 3b04 	str.w	r3, [r9], #4
 8013c7a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013c7e:	d8e5      	bhi.n	8013c4c <__mdiff+0x88>
 8013c80:	1b33      	subs	r3, r6, r4
 8013c82:	3b15      	subs	r3, #21
 8013c84:	f023 0303 	bic.w	r3, r3, #3
 8013c88:	3415      	adds	r4, #21
 8013c8a:	3304      	adds	r3, #4
 8013c8c:	42a6      	cmp	r6, r4
 8013c8e:	bf38      	it	cc
 8013c90:	2304      	movcc	r3, #4
 8013c92:	441d      	add	r5, r3
 8013c94:	445b      	add	r3, fp
 8013c96:	461e      	mov	r6, r3
 8013c98:	462c      	mov	r4, r5
 8013c9a:	4544      	cmp	r4, r8
 8013c9c:	d30e      	bcc.n	8013cbc <__mdiff+0xf8>
 8013c9e:	f108 0103 	add.w	r1, r8, #3
 8013ca2:	1b49      	subs	r1, r1, r5
 8013ca4:	f021 0103 	bic.w	r1, r1, #3
 8013ca8:	3d03      	subs	r5, #3
 8013caa:	45a8      	cmp	r8, r5
 8013cac:	bf38      	it	cc
 8013cae:	2100      	movcc	r1, #0
 8013cb0:	440b      	add	r3, r1
 8013cb2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013cb6:	b191      	cbz	r1, 8013cde <__mdiff+0x11a>
 8013cb8:	6117      	str	r7, [r2, #16]
 8013cba:	e79d      	b.n	8013bf8 <__mdiff+0x34>
 8013cbc:	f854 1b04 	ldr.w	r1, [r4], #4
 8013cc0:	46e6      	mov	lr, ip
 8013cc2:	0c08      	lsrs	r0, r1, #16
 8013cc4:	fa1c fc81 	uxtah	ip, ip, r1
 8013cc8:	4471      	add	r1, lr
 8013cca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013cce:	b289      	uxth	r1, r1
 8013cd0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013cd4:	f846 1b04 	str.w	r1, [r6], #4
 8013cd8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013cdc:	e7dd      	b.n	8013c9a <__mdiff+0xd6>
 8013cde:	3f01      	subs	r7, #1
 8013ce0:	e7e7      	b.n	8013cb2 <__mdiff+0xee>
 8013ce2:	bf00      	nop
 8013ce4:	08014c50 	.word	0x08014c50
 8013ce8:	08014c61 	.word	0x08014c61

08013cec <__d2b>:
 8013cec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013cf0:	460f      	mov	r7, r1
 8013cf2:	2101      	movs	r1, #1
 8013cf4:	ec59 8b10 	vmov	r8, r9, d0
 8013cf8:	4616      	mov	r6, r2
 8013cfa:	f7ff fcd5 	bl	80136a8 <_Balloc>
 8013cfe:	4604      	mov	r4, r0
 8013d00:	b930      	cbnz	r0, 8013d10 <__d2b+0x24>
 8013d02:	4602      	mov	r2, r0
 8013d04:	4b23      	ldr	r3, [pc, #140]	@ (8013d94 <__d2b+0xa8>)
 8013d06:	4824      	ldr	r0, [pc, #144]	@ (8013d98 <__d2b+0xac>)
 8013d08:	f240 310f 	movw	r1, #783	@ 0x30f
 8013d0c:	f000 fa74 	bl	80141f8 <__assert_func>
 8013d10:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013d14:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013d18:	b10d      	cbz	r5, 8013d1e <__d2b+0x32>
 8013d1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013d1e:	9301      	str	r3, [sp, #4]
 8013d20:	f1b8 0300 	subs.w	r3, r8, #0
 8013d24:	d023      	beq.n	8013d6e <__d2b+0x82>
 8013d26:	4668      	mov	r0, sp
 8013d28:	9300      	str	r3, [sp, #0]
 8013d2a:	f7ff fd84 	bl	8013836 <__lo0bits>
 8013d2e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013d32:	b1d0      	cbz	r0, 8013d6a <__d2b+0x7e>
 8013d34:	f1c0 0320 	rsb	r3, r0, #32
 8013d38:	fa02 f303 	lsl.w	r3, r2, r3
 8013d3c:	430b      	orrs	r3, r1
 8013d3e:	40c2      	lsrs	r2, r0
 8013d40:	6163      	str	r3, [r4, #20]
 8013d42:	9201      	str	r2, [sp, #4]
 8013d44:	9b01      	ldr	r3, [sp, #4]
 8013d46:	61a3      	str	r3, [r4, #24]
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	bf0c      	ite	eq
 8013d4c:	2201      	moveq	r2, #1
 8013d4e:	2202      	movne	r2, #2
 8013d50:	6122      	str	r2, [r4, #16]
 8013d52:	b1a5      	cbz	r5, 8013d7e <__d2b+0x92>
 8013d54:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013d58:	4405      	add	r5, r0
 8013d5a:	603d      	str	r5, [r7, #0]
 8013d5c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013d60:	6030      	str	r0, [r6, #0]
 8013d62:	4620      	mov	r0, r4
 8013d64:	b003      	add	sp, #12
 8013d66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013d6a:	6161      	str	r1, [r4, #20]
 8013d6c:	e7ea      	b.n	8013d44 <__d2b+0x58>
 8013d6e:	a801      	add	r0, sp, #4
 8013d70:	f7ff fd61 	bl	8013836 <__lo0bits>
 8013d74:	9b01      	ldr	r3, [sp, #4]
 8013d76:	6163      	str	r3, [r4, #20]
 8013d78:	3020      	adds	r0, #32
 8013d7a:	2201      	movs	r2, #1
 8013d7c:	e7e8      	b.n	8013d50 <__d2b+0x64>
 8013d7e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013d82:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013d86:	6038      	str	r0, [r7, #0]
 8013d88:	6918      	ldr	r0, [r3, #16]
 8013d8a:	f7ff fd35 	bl	80137f8 <__hi0bits>
 8013d8e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013d92:	e7e5      	b.n	8013d60 <__d2b+0x74>
 8013d94:	08014c50 	.word	0x08014c50
 8013d98:	08014c61 	.word	0x08014c61

08013d9c <__ssputs_r>:
 8013d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013da0:	688e      	ldr	r6, [r1, #8]
 8013da2:	461f      	mov	r7, r3
 8013da4:	42be      	cmp	r6, r7
 8013da6:	680b      	ldr	r3, [r1, #0]
 8013da8:	4682      	mov	sl, r0
 8013daa:	460c      	mov	r4, r1
 8013dac:	4690      	mov	r8, r2
 8013dae:	d82d      	bhi.n	8013e0c <__ssputs_r+0x70>
 8013db0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013db4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013db8:	d026      	beq.n	8013e08 <__ssputs_r+0x6c>
 8013dba:	6965      	ldr	r5, [r4, #20]
 8013dbc:	6909      	ldr	r1, [r1, #16]
 8013dbe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013dc2:	eba3 0901 	sub.w	r9, r3, r1
 8013dc6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013dca:	1c7b      	adds	r3, r7, #1
 8013dcc:	444b      	add	r3, r9
 8013dce:	106d      	asrs	r5, r5, #1
 8013dd0:	429d      	cmp	r5, r3
 8013dd2:	bf38      	it	cc
 8013dd4:	461d      	movcc	r5, r3
 8013dd6:	0553      	lsls	r3, r2, #21
 8013dd8:	d527      	bpl.n	8013e2a <__ssputs_r+0x8e>
 8013dda:	4629      	mov	r1, r5
 8013ddc:	f7ff fbd8 	bl	8013590 <_malloc_r>
 8013de0:	4606      	mov	r6, r0
 8013de2:	b360      	cbz	r0, 8013e3e <__ssputs_r+0xa2>
 8013de4:	6921      	ldr	r1, [r4, #16]
 8013de6:	464a      	mov	r2, r9
 8013de8:	f7fe fcf7 	bl	80127da <memcpy>
 8013dec:	89a3      	ldrh	r3, [r4, #12]
 8013dee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013df2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013df6:	81a3      	strh	r3, [r4, #12]
 8013df8:	6126      	str	r6, [r4, #16]
 8013dfa:	6165      	str	r5, [r4, #20]
 8013dfc:	444e      	add	r6, r9
 8013dfe:	eba5 0509 	sub.w	r5, r5, r9
 8013e02:	6026      	str	r6, [r4, #0]
 8013e04:	60a5      	str	r5, [r4, #8]
 8013e06:	463e      	mov	r6, r7
 8013e08:	42be      	cmp	r6, r7
 8013e0a:	d900      	bls.n	8013e0e <__ssputs_r+0x72>
 8013e0c:	463e      	mov	r6, r7
 8013e0e:	6820      	ldr	r0, [r4, #0]
 8013e10:	4632      	mov	r2, r6
 8013e12:	4641      	mov	r1, r8
 8013e14:	f000 f9c6 	bl	80141a4 <memmove>
 8013e18:	68a3      	ldr	r3, [r4, #8]
 8013e1a:	1b9b      	subs	r3, r3, r6
 8013e1c:	60a3      	str	r3, [r4, #8]
 8013e1e:	6823      	ldr	r3, [r4, #0]
 8013e20:	4433      	add	r3, r6
 8013e22:	6023      	str	r3, [r4, #0]
 8013e24:	2000      	movs	r0, #0
 8013e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e2a:	462a      	mov	r2, r5
 8013e2c:	f000 fa28 	bl	8014280 <_realloc_r>
 8013e30:	4606      	mov	r6, r0
 8013e32:	2800      	cmp	r0, #0
 8013e34:	d1e0      	bne.n	8013df8 <__ssputs_r+0x5c>
 8013e36:	6921      	ldr	r1, [r4, #16]
 8013e38:	4650      	mov	r0, sl
 8013e3a:	f7ff fb35 	bl	80134a8 <_free_r>
 8013e3e:	230c      	movs	r3, #12
 8013e40:	f8ca 3000 	str.w	r3, [sl]
 8013e44:	89a3      	ldrh	r3, [r4, #12]
 8013e46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013e4a:	81a3      	strh	r3, [r4, #12]
 8013e4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013e50:	e7e9      	b.n	8013e26 <__ssputs_r+0x8a>
	...

08013e54 <_svfiprintf_r>:
 8013e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e58:	4698      	mov	r8, r3
 8013e5a:	898b      	ldrh	r3, [r1, #12]
 8013e5c:	061b      	lsls	r3, r3, #24
 8013e5e:	b09d      	sub	sp, #116	@ 0x74
 8013e60:	4607      	mov	r7, r0
 8013e62:	460d      	mov	r5, r1
 8013e64:	4614      	mov	r4, r2
 8013e66:	d510      	bpl.n	8013e8a <_svfiprintf_r+0x36>
 8013e68:	690b      	ldr	r3, [r1, #16]
 8013e6a:	b973      	cbnz	r3, 8013e8a <_svfiprintf_r+0x36>
 8013e6c:	2140      	movs	r1, #64	@ 0x40
 8013e6e:	f7ff fb8f 	bl	8013590 <_malloc_r>
 8013e72:	6028      	str	r0, [r5, #0]
 8013e74:	6128      	str	r0, [r5, #16]
 8013e76:	b930      	cbnz	r0, 8013e86 <_svfiprintf_r+0x32>
 8013e78:	230c      	movs	r3, #12
 8013e7a:	603b      	str	r3, [r7, #0]
 8013e7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013e80:	b01d      	add	sp, #116	@ 0x74
 8013e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e86:	2340      	movs	r3, #64	@ 0x40
 8013e88:	616b      	str	r3, [r5, #20]
 8013e8a:	2300      	movs	r3, #0
 8013e8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8013e8e:	2320      	movs	r3, #32
 8013e90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013e94:	f8cd 800c 	str.w	r8, [sp, #12]
 8013e98:	2330      	movs	r3, #48	@ 0x30
 8013e9a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014038 <_svfiprintf_r+0x1e4>
 8013e9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013ea2:	f04f 0901 	mov.w	r9, #1
 8013ea6:	4623      	mov	r3, r4
 8013ea8:	469a      	mov	sl, r3
 8013eaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013eae:	b10a      	cbz	r2, 8013eb4 <_svfiprintf_r+0x60>
 8013eb0:	2a25      	cmp	r2, #37	@ 0x25
 8013eb2:	d1f9      	bne.n	8013ea8 <_svfiprintf_r+0x54>
 8013eb4:	ebba 0b04 	subs.w	fp, sl, r4
 8013eb8:	d00b      	beq.n	8013ed2 <_svfiprintf_r+0x7e>
 8013eba:	465b      	mov	r3, fp
 8013ebc:	4622      	mov	r2, r4
 8013ebe:	4629      	mov	r1, r5
 8013ec0:	4638      	mov	r0, r7
 8013ec2:	f7ff ff6b 	bl	8013d9c <__ssputs_r>
 8013ec6:	3001      	adds	r0, #1
 8013ec8:	f000 80a7 	beq.w	801401a <_svfiprintf_r+0x1c6>
 8013ecc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013ece:	445a      	add	r2, fp
 8013ed0:	9209      	str	r2, [sp, #36]	@ 0x24
 8013ed2:	f89a 3000 	ldrb.w	r3, [sl]
 8013ed6:	2b00      	cmp	r3, #0
 8013ed8:	f000 809f 	beq.w	801401a <_svfiprintf_r+0x1c6>
 8013edc:	2300      	movs	r3, #0
 8013ede:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013ee2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013ee6:	f10a 0a01 	add.w	sl, sl, #1
 8013eea:	9304      	str	r3, [sp, #16]
 8013eec:	9307      	str	r3, [sp, #28]
 8013eee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013ef2:	931a      	str	r3, [sp, #104]	@ 0x68
 8013ef4:	4654      	mov	r4, sl
 8013ef6:	2205      	movs	r2, #5
 8013ef8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013efc:	484e      	ldr	r0, [pc, #312]	@ (8014038 <_svfiprintf_r+0x1e4>)
 8013efe:	f7ec f987 	bl	8000210 <memchr>
 8013f02:	9a04      	ldr	r2, [sp, #16]
 8013f04:	b9d8      	cbnz	r0, 8013f3e <_svfiprintf_r+0xea>
 8013f06:	06d0      	lsls	r0, r2, #27
 8013f08:	bf44      	itt	mi
 8013f0a:	2320      	movmi	r3, #32
 8013f0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013f10:	0711      	lsls	r1, r2, #28
 8013f12:	bf44      	itt	mi
 8013f14:	232b      	movmi	r3, #43	@ 0x2b
 8013f16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013f1a:	f89a 3000 	ldrb.w	r3, [sl]
 8013f1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013f20:	d015      	beq.n	8013f4e <_svfiprintf_r+0xfa>
 8013f22:	9a07      	ldr	r2, [sp, #28]
 8013f24:	4654      	mov	r4, sl
 8013f26:	2000      	movs	r0, #0
 8013f28:	f04f 0c0a 	mov.w	ip, #10
 8013f2c:	4621      	mov	r1, r4
 8013f2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013f32:	3b30      	subs	r3, #48	@ 0x30
 8013f34:	2b09      	cmp	r3, #9
 8013f36:	d94b      	bls.n	8013fd0 <_svfiprintf_r+0x17c>
 8013f38:	b1b0      	cbz	r0, 8013f68 <_svfiprintf_r+0x114>
 8013f3a:	9207      	str	r2, [sp, #28]
 8013f3c:	e014      	b.n	8013f68 <_svfiprintf_r+0x114>
 8013f3e:	eba0 0308 	sub.w	r3, r0, r8
 8013f42:	fa09 f303 	lsl.w	r3, r9, r3
 8013f46:	4313      	orrs	r3, r2
 8013f48:	9304      	str	r3, [sp, #16]
 8013f4a:	46a2      	mov	sl, r4
 8013f4c:	e7d2      	b.n	8013ef4 <_svfiprintf_r+0xa0>
 8013f4e:	9b03      	ldr	r3, [sp, #12]
 8013f50:	1d19      	adds	r1, r3, #4
 8013f52:	681b      	ldr	r3, [r3, #0]
 8013f54:	9103      	str	r1, [sp, #12]
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	bfbb      	ittet	lt
 8013f5a:	425b      	neglt	r3, r3
 8013f5c:	f042 0202 	orrlt.w	r2, r2, #2
 8013f60:	9307      	strge	r3, [sp, #28]
 8013f62:	9307      	strlt	r3, [sp, #28]
 8013f64:	bfb8      	it	lt
 8013f66:	9204      	strlt	r2, [sp, #16]
 8013f68:	7823      	ldrb	r3, [r4, #0]
 8013f6a:	2b2e      	cmp	r3, #46	@ 0x2e
 8013f6c:	d10a      	bne.n	8013f84 <_svfiprintf_r+0x130>
 8013f6e:	7863      	ldrb	r3, [r4, #1]
 8013f70:	2b2a      	cmp	r3, #42	@ 0x2a
 8013f72:	d132      	bne.n	8013fda <_svfiprintf_r+0x186>
 8013f74:	9b03      	ldr	r3, [sp, #12]
 8013f76:	1d1a      	adds	r2, r3, #4
 8013f78:	681b      	ldr	r3, [r3, #0]
 8013f7a:	9203      	str	r2, [sp, #12]
 8013f7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013f80:	3402      	adds	r4, #2
 8013f82:	9305      	str	r3, [sp, #20]
 8013f84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014048 <_svfiprintf_r+0x1f4>
 8013f88:	7821      	ldrb	r1, [r4, #0]
 8013f8a:	2203      	movs	r2, #3
 8013f8c:	4650      	mov	r0, sl
 8013f8e:	f7ec f93f 	bl	8000210 <memchr>
 8013f92:	b138      	cbz	r0, 8013fa4 <_svfiprintf_r+0x150>
 8013f94:	9b04      	ldr	r3, [sp, #16]
 8013f96:	eba0 000a 	sub.w	r0, r0, sl
 8013f9a:	2240      	movs	r2, #64	@ 0x40
 8013f9c:	4082      	lsls	r2, r0
 8013f9e:	4313      	orrs	r3, r2
 8013fa0:	3401      	adds	r4, #1
 8013fa2:	9304      	str	r3, [sp, #16]
 8013fa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013fa8:	4824      	ldr	r0, [pc, #144]	@ (801403c <_svfiprintf_r+0x1e8>)
 8013faa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013fae:	2206      	movs	r2, #6
 8013fb0:	f7ec f92e 	bl	8000210 <memchr>
 8013fb4:	2800      	cmp	r0, #0
 8013fb6:	d036      	beq.n	8014026 <_svfiprintf_r+0x1d2>
 8013fb8:	4b21      	ldr	r3, [pc, #132]	@ (8014040 <_svfiprintf_r+0x1ec>)
 8013fba:	bb1b      	cbnz	r3, 8014004 <_svfiprintf_r+0x1b0>
 8013fbc:	9b03      	ldr	r3, [sp, #12]
 8013fbe:	3307      	adds	r3, #7
 8013fc0:	f023 0307 	bic.w	r3, r3, #7
 8013fc4:	3308      	adds	r3, #8
 8013fc6:	9303      	str	r3, [sp, #12]
 8013fc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013fca:	4433      	add	r3, r6
 8013fcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8013fce:	e76a      	b.n	8013ea6 <_svfiprintf_r+0x52>
 8013fd0:	fb0c 3202 	mla	r2, ip, r2, r3
 8013fd4:	460c      	mov	r4, r1
 8013fd6:	2001      	movs	r0, #1
 8013fd8:	e7a8      	b.n	8013f2c <_svfiprintf_r+0xd8>
 8013fda:	2300      	movs	r3, #0
 8013fdc:	3401      	adds	r4, #1
 8013fde:	9305      	str	r3, [sp, #20]
 8013fe0:	4619      	mov	r1, r3
 8013fe2:	f04f 0c0a 	mov.w	ip, #10
 8013fe6:	4620      	mov	r0, r4
 8013fe8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013fec:	3a30      	subs	r2, #48	@ 0x30
 8013fee:	2a09      	cmp	r2, #9
 8013ff0:	d903      	bls.n	8013ffa <_svfiprintf_r+0x1a6>
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	d0c6      	beq.n	8013f84 <_svfiprintf_r+0x130>
 8013ff6:	9105      	str	r1, [sp, #20]
 8013ff8:	e7c4      	b.n	8013f84 <_svfiprintf_r+0x130>
 8013ffa:	fb0c 2101 	mla	r1, ip, r1, r2
 8013ffe:	4604      	mov	r4, r0
 8014000:	2301      	movs	r3, #1
 8014002:	e7f0      	b.n	8013fe6 <_svfiprintf_r+0x192>
 8014004:	ab03      	add	r3, sp, #12
 8014006:	9300      	str	r3, [sp, #0]
 8014008:	462a      	mov	r2, r5
 801400a:	4b0e      	ldr	r3, [pc, #56]	@ (8014044 <_svfiprintf_r+0x1f0>)
 801400c:	a904      	add	r1, sp, #16
 801400e:	4638      	mov	r0, r7
 8014010:	f7fd fe72 	bl	8011cf8 <_printf_float>
 8014014:	1c42      	adds	r2, r0, #1
 8014016:	4606      	mov	r6, r0
 8014018:	d1d6      	bne.n	8013fc8 <_svfiprintf_r+0x174>
 801401a:	89ab      	ldrh	r3, [r5, #12]
 801401c:	065b      	lsls	r3, r3, #25
 801401e:	f53f af2d 	bmi.w	8013e7c <_svfiprintf_r+0x28>
 8014022:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014024:	e72c      	b.n	8013e80 <_svfiprintf_r+0x2c>
 8014026:	ab03      	add	r3, sp, #12
 8014028:	9300      	str	r3, [sp, #0]
 801402a:	462a      	mov	r2, r5
 801402c:	4b05      	ldr	r3, [pc, #20]	@ (8014044 <_svfiprintf_r+0x1f0>)
 801402e:	a904      	add	r1, sp, #16
 8014030:	4638      	mov	r0, r7
 8014032:	f7fe f8f9 	bl	8012228 <_printf_i>
 8014036:	e7ed      	b.n	8014014 <_svfiprintf_r+0x1c0>
 8014038:	08014cba 	.word	0x08014cba
 801403c:	08014cc4 	.word	0x08014cc4
 8014040:	08011cf9 	.word	0x08011cf9
 8014044:	08013d9d 	.word	0x08013d9d
 8014048:	08014cc0 	.word	0x08014cc0

0801404c <__sflush_r>:
 801404c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014054:	0716      	lsls	r6, r2, #28
 8014056:	4605      	mov	r5, r0
 8014058:	460c      	mov	r4, r1
 801405a:	d454      	bmi.n	8014106 <__sflush_r+0xba>
 801405c:	684b      	ldr	r3, [r1, #4]
 801405e:	2b00      	cmp	r3, #0
 8014060:	dc02      	bgt.n	8014068 <__sflush_r+0x1c>
 8014062:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014064:	2b00      	cmp	r3, #0
 8014066:	dd48      	ble.n	80140fa <__sflush_r+0xae>
 8014068:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801406a:	2e00      	cmp	r6, #0
 801406c:	d045      	beq.n	80140fa <__sflush_r+0xae>
 801406e:	2300      	movs	r3, #0
 8014070:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014074:	682f      	ldr	r7, [r5, #0]
 8014076:	6a21      	ldr	r1, [r4, #32]
 8014078:	602b      	str	r3, [r5, #0]
 801407a:	d030      	beq.n	80140de <__sflush_r+0x92>
 801407c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801407e:	89a3      	ldrh	r3, [r4, #12]
 8014080:	0759      	lsls	r1, r3, #29
 8014082:	d505      	bpl.n	8014090 <__sflush_r+0x44>
 8014084:	6863      	ldr	r3, [r4, #4]
 8014086:	1ad2      	subs	r2, r2, r3
 8014088:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801408a:	b10b      	cbz	r3, 8014090 <__sflush_r+0x44>
 801408c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801408e:	1ad2      	subs	r2, r2, r3
 8014090:	2300      	movs	r3, #0
 8014092:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014094:	6a21      	ldr	r1, [r4, #32]
 8014096:	4628      	mov	r0, r5
 8014098:	47b0      	blx	r6
 801409a:	1c43      	adds	r3, r0, #1
 801409c:	89a3      	ldrh	r3, [r4, #12]
 801409e:	d106      	bne.n	80140ae <__sflush_r+0x62>
 80140a0:	6829      	ldr	r1, [r5, #0]
 80140a2:	291d      	cmp	r1, #29
 80140a4:	d82b      	bhi.n	80140fe <__sflush_r+0xb2>
 80140a6:	4a2a      	ldr	r2, [pc, #168]	@ (8014150 <__sflush_r+0x104>)
 80140a8:	40ca      	lsrs	r2, r1
 80140aa:	07d6      	lsls	r6, r2, #31
 80140ac:	d527      	bpl.n	80140fe <__sflush_r+0xb2>
 80140ae:	2200      	movs	r2, #0
 80140b0:	6062      	str	r2, [r4, #4]
 80140b2:	04d9      	lsls	r1, r3, #19
 80140b4:	6922      	ldr	r2, [r4, #16]
 80140b6:	6022      	str	r2, [r4, #0]
 80140b8:	d504      	bpl.n	80140c4 <__sflush_r+0x78>
 80140ba:	1c42      	adds	r2, r0, #1
 80140bc:	d101      	bne.n	80140c2 <__sflush_r+0x76>
 80140be:	682b      	ldr	r3, [r5, #0]
 80140c0:	b903      	cbnz	r3, 80140c4 <__sflush_r+0x78>
 80140c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80140c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80140c6:	602f      	str	r7, [r5, #0]
 80140c8:	b1b9      	cbz	r1, 80140fa <__sflush_r+0xae>
 80140ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80140ce:	4299      	cmp	r1, r3
 80140d0:	d002      	beq.n	80140d8 <__sflush_r+0x8c>
 80140d2:	4628      	mov	r0, r5
 80140d4:	f7ff f9e8 	bl	80134a8 <_free_r>
 80140d8:	2300      	movs	r3, #0
 80140da:	6363      	str	r3, [r4, #52]	@ 0x34
 80140dc:	e00d      	b.n	80140fa <__sflush_r+0xae>
 80140de:	2301      	movs	r3, #1
 80140e0:	4628      	mov	r0, r5
 80140e2:	47b0      	blx	r6
 80140e4:	4602      	mov	r2, r0
 80140e6:	1c50      	adds	r0, r2, #1
 80140e8:	d1c9      	bne.n	801407e <__sflush_r+0x32>
 80140ea:	682b      	ldr	r3, [r5, #0]
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	d0c6      	beq.n	801407e <__sflush_r+0x32>
 80140f0:	2b1d      	cmp	r3, #29
 80140f2:	d001      	beq.n	80140f8 <__sflush_r+0xac>
 80140f4:	2b16      	cmp	r3, #22
 80140f6:	d11e      	bne.n	8014136 <__sflush_r+0xea>
 80140f8:	602f      	str	r7, [r5, #0]
 80140fa:	2000      	movs	r0, #0
 80140fc:	e022      	b.n	8014144 <__sflush_r+0xf8>
 80140fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014102:	b21b      	sxth	r3, r3
 8014104:	e01b      	b.n	801413e <__sflush_r+0xf2>
 8014106:	690f      	ldr	r7, [r1, #16]
 8014108:	2f00      	cmp	r7, #0
 801410a:	d0f6      	beq.n	80140fa <__sflush_r+0xae>
 801410c:	0793      	lsls	r3, r2, #30
 801410e:	680e      	ldr	r6, [r1, #0]
 8014110:	bf08      	it	eq
 8014112:	694b      	ldreq	r3, [r1, #20]
 8014114:	600f      	str	r7, [r1, #0]
 8014116:	bf18      	it	ne
 8014118:	2300      	movne	r3, #0
 801411a:	eba6 0807 	sub.w	r8, r6, r7
 801411e:	608b      	str	r3, [r1, #8]
 8014120:	f1b8 0f00 	cmp.w	r8, #0
 8014124:	dde9      	ble.n	80140fa <__sflush_r+0xae>
 8014126:	6a21      	ldr	r1, [r4, #32]
 8014128:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801412a:	4643      	mov	r3, r8
 801412c:	463a      	mov	r2, r7
 801412e:	4628      	mov	r0, r5
 8014130:	47b0      	blx	r6
 8014132:	2800      	cmp	r0, #0
 8014134:	dc08      	bgt.n	8014148 <__sflush_r+0xfc>
 8014136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801413a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801413e:	81a3      	strh	r3, [r4, #12]
 8014140:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014148:	4407      	add	r7, r0
 801414a:	eba8 0800 	sub.w	r8, r8, r0
 801414e:	e7e7      	b.n	8014120 <__sflush_r+0xd4>
 8014150:	20400001 	.word	0x20400001

08014154 <_fflush_r>:
 8014154:	b538      	push	{r3, r4, r5, lr}
 8014156:	690b      	ldr	r3, [r1, #16]
 8014158:	4605      	mov	r5, r0
 801415a:	460c      	mov	r4, r1
 801415c:	b913      	cbnz	r3, 8014164 <_fflush_r+0x10>
 801415e:	2500      	movs	r5, #0
 8014160:	4628      	mov	r0, r5
 8014162:	bd38      	pop	{r3, r4, r5, pc}
 8014164:	b118      	cbz	r0, 801416e <_fflush_r+0x1a>
 8014166:	6a03      	ldr	r3, [r0, #32]
 8014168:	b90b      	cbnz	r3, 801416e <_fflush_r+0x1a>
 801416a:	f7fe fa07 	bl	801257c <__sinit>
 801416e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014172:	2b00      	cmp	r3, #0
 8014174:	d0f3      	beq.n	801415e <_fflush_r+0xa>
 8014176:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014178:	07d0      	lsls	r0, r2, #31
 801417a:	d404      	bmi.n	8014186 <_fflush_r+0x32>
 801417c:	0599      	lsls	r1, r3, #22
 801417e:	d402      	bmi.n	8014186 <_fflush_r+0x32>
 8014180:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014182:	f7fe fb28 	bl	80127d6 <__retarget_lock_acquire_recursive>
 8014186:	4628      	mov	r0, r5
 8014188:	4621      	mov	r1, r4
 801418a:	f7ff ff5f 	bl	801404c <__sflush_r>
 801418e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014190:	07da      	lsls	r2, r3, #31
 8014192:	4605      	mov	r5, r0
 8014194:	d4e4      	bmi.n	8014160 <_fflush_r+0xc>
 8014196:	89a3      	ldrh	r3, [r4, #12]
 8014198:	059b      	lsls	r3, r3, #22
 801419a:	d4e1      	bmi.n	8014160 <_fflush_r+0xc>
 801419c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801419e:	f7fe fb1b 	bl	80127d8 <__retarget_lock_release_recursive>
 80141a2:	e7dd      	b.n	8014160 <_fflush_r+0xc>

080141a4 <memmove>:
 80141a4:	4288      	cmp	r0, r1
 80141a6:	b510      	push	{r4, lr}
 80141a8:	eb01 0402 	add.w	r4, r1, r2
 80141ac:	d902      	bls.n	80141b4 <memmove+0x10>
 80141ae:	4284      	cmp	r4, r0
 80141b0:	4623      	mov	r3, r4
 80141b2:	d807      	bhi.n	80141c4 <memmove+0x20>
 80141b4:	1e43      	subs	r3, r0, #1
 80141b6:	42a1      	cmp	r1, r4
 80141b8:	d008      	beq.n	80141cc <memmove+0x28>
 80141ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80141be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80141c2:	e7f8      	b.n	80141b6 <memmove+0x12>
 80141c4:	4402      	add	r2, r0
 80141c6:	4601      	mov	r1, r0
 80141c8:	428a      	cmp	r2, r1
 80141ca:	d100      	bne.n	80141ce <memmove+0x2a>
 80141cc:	bd10      	pop	{r4, pc}
 80141ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80141d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80141d6:	e7f7      	b.n	80141c8 <memmove+0x24>

080141d8 <_sbrk_r>:
 80141d8:	b538      	push	{r3, r4, r5, lr}
 80141da:	4d06      	ldr	r5, [pc, #24]	@ (80141f4 <_sbrk_r+0x1c>)
 80141dc:	2300      	movs	r3, #0
 80141de:	4604      	mov	r4, r0
 80141e0:	4608      	mov	r0, r1
 80141e2:	602b      	str	r3, [r5, #0]
 80141e4:	f7ee ff0a 	bl	8002ffc <_sbrk>
 80141e8:	1c43      	adds	r3, r0, #1
 80141ea:	d102      	bne.n	80141f2 <_sbrk_r+0x1a>
 80141ec:	682b      	ldr	r3, [r5, #0]
 80141ee:	b103      	cbz	r3, 80141f2 <_sbrk_r+0x1a>
 80141f0:	6023      	str	r3, [r4, #0]
 80141f2:	bd38      	pop	{r3, r4, r5, pc}
 80141f4:	20001838 	.word	0x20001838

080141f8 <__assert_func>:
 80141f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80141fa:	4614      	mov	r4, r2
 80141fc:	461a      	mov	r2, r3
 80141fe:	4b09      	ldr	r3, [pc, #36]	@ (8014224 <__assert_func+0x2c>)
 8014200:	681b      	ldr	r3, [r3, #0]
 8014202:	4605      	mov	r5, r0
 8014204:	68d8      	ldr	r0, [r3, #12]
 8014206:	b14c      	cbz	r4, 801421c <__assert_func+0x24>
 8014208:	4b07      	ldr	r3, [pc, #28]	@ (8014228 <__assert_func+0x30>)
 801420a:	9100      	str	r1, [sp, #0]
 801420c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014210:	4906      	ldr	r1, [pc, #24]	@ (801422c <__assert_func+0x34>)
 8014212:	462b      	mov	r3, r5
 8014214:	f000 f870 	bl	80142f8 <fiprintf>
 8014218:	f000 f880 	bl	801431c <abort>
 801421c:	4b04      	ldr	r3, [pc, #16]	@ (8014230 <__assert_func+0x38>)
 801421e:	461c      	mov	r4, r3
 8014220:	e7f3      	b.n	801420a <__assert_func+0x12>
 8014222:	bf00      	nop
 8014224:	2000004c 	.word	0x2000004c
 8014228:	08014cd5 	.word	0x08014cd5
 801422c:	08014ce2 	.word	0x08014ce2
 8014230:	08014d10 	.word	0x08014d10

08014234 <_calloc_r>:
 8014234:	b570      	push	{r4, r5, r6, lr}
 8014236:	fba1 5402 	umull	r5, r4, r1, r2
 801423a:	b934      	cbnz	r4, 801424a <_calloc_r+0x16>
 801423c:	4629      	mov	r1, r5
 801423e:	f7ff f9a7 	bl	8013590 <_malloc_r>
 8014242:	4606      	mov	r6, r0
 8014244:	b928      	cbnz	r0, 8014252 <_calloc_r+0x1e>
 8014246:	4630      	mov	r0, r6
 8014248:	bd70      	pop	{r4, r5, r6, pc}
 801424a:	220c      	movs	r2, #12
 801424c:	6002      	str	r2, [r0, #0]
 801424e:	2600      	movs	r6, #0
 8014250:	e7f9      	b.n	8014246 <_calloc_r+0x12>
 8014252:	462a      	mov	r2, r5
 8014254:	4621      	mov	r1, r4
 8014256:	f7fe fa40 	bl	80126da <memset>
 801425a:	e7f4      	b.n	8014246 <_calloc_r+0x12>

0801425c <__ascii_mbtowc>:
 801425c:	b082      	sub	sp, #8
 801425e:	b901      	cbnz	r1, 8014262 <__ascii_mbtowc+0x6>
 8014260:	a901      	add	r1, sp, #4
 8014262:	b142      	cbz	r2, 8014276 <__ascii_mbtowc+0x1a>
 8014264:	b14b      	cbz	r3, 801427a <__ascii_mbtowc+0x1e>
 8014266:	7813      	ldrb	r3, [r2, #0]
 8014268:	600b      	str	r3, [r1, #0]
 801426a:	7812      	ldrb	r2, [r2, #0]
 801426c:	1e10      	subs	r0, r2, #0
 801426e:	bf18      	it	ne
 8014270:	2001      	movne	r0, #1
 8014272:	b002      	add	sp, #8
 8014274:	4770      	bx	lr
 8014276:	4610      	mov	r0, r2
 8014278:	e7fb      	b.n	8014272 <__ascii_mbtowc+0x16>
 801427a:	f06f 0001 	mvn.w	r0, #1
 801427e:	e7f8      	b.n	8014272 <__ascii_mbtowc+0x16>

08014280 <_realloc_r>:
 8014280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014284:	4607      	mov	r7, r0
 8014286:	4614      	mov	r4, r2
 8014288:	460d      	mov	r5, r1
 801428a:	b921      	cbnz	r1, 8014296 <_realloc_r+0x16>
 801428c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014290:	4611      	mov	r1, r2
 8014292:	f7ff b97d 	b.w	8013590 <_malloc_r>
 8014296:	b92a      	cbnz	r2, 80142a4 <_realloc_r+0x24>
 8014298:	f7ff f906 	bl	80134a8 <_free_r>
 801429c:	4625      	mov	r5, r4
 801429e:	4628      	mov	r0, r5
 80142a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80142a4:	f000 f841 	bl	801432a <_malloc_usable_size_r>
 80142a8:	4284      	cmp	r4, r0
 80142aa:	4606      	mov	r6, r0
 80142ac:	d802      	bhi.n	80142b4 <_realloc_r+0x34>
 80142ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80142b2:	d8f4      	bhi.n	801429e <_realloc_r+0x1e>
 80142b4:	4621      	mov	r1, r4
 80142b6:	4638      	mov	r0, r7
 80142b8:	f7ff f96a 	bl	8013590 <_malloc_r>
 80142bc:	4680      	mov	r8, r0
 80142be:	b908      	cbnz	r0, 80142c4 <_realloc_r+0x44>
 80142c0:	4645      	mov	r5, r8
 80142c2:	e7ec      	b.n	801429e <_realloc_r+0x1e>
 80142c4:	42b4      	cmp	r4, r6
 80142c6:	4622      	mov	r2, r4
 80142c8:	4629      	mov	r1, r5
 80142ca:	bf28      	it	cs
 80142cc:	4632      	movcs	r2, r6
 80142ce:	f7fe fa84 	bl	80127da <memcpy>
 80142d2:	4629      	mov	r1, r5
 80142d4:	4638      	mov	r0, r7
 80142d6:	f7ff f8e7 	bl	80134a8 <_free_r>
 80142da:	e7f1      	b.n	80142c0 <_realloc_r+0x40>

080142dc <__ascii_wctomb>:
 80142dc:	4603      	mov	r3, r0
 80142de:	4608      	mov	r0, r1
 80142e0:	b141      	cbz	r1, 80142f4 <__ascii_wctomb+0x18>
 80142e2:	2aff      	cmp	r2, #255	@ 0xff
 80142e4:	d904      	bls.n	80142f0 <__ascii_wctomb+0x14>
 80142e6:	228a      	movs	r2, #138	@ 0x8a
 80142e8:	601a      	str	r2, [r3, #0]
 80142ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80142ee:	4770      	bx	lr
 80142f0:	700a      	strb	r2, [r1, #0]
 80142f2:	2001      	movs	r0, #1
 80142f4:	4770      	bx	lr
	...

080142f8 <fiprintf>:
 80142f8:	b40e      	push	{r1, r2, r3}
 80142fa:	b503      	push	{r0, r1, lr}
 80142fc:	4601      	mov	r1, r0
 80142fe:	ab03      	add	r3, sp, #12
 8014300:	4805      	ldr	r0, [pc, #20]	@ (8014318 <fiprintf+0x20>)
 8014302:	f853 2b04 	ldr.w	r2, [r3], #4
 8014306:	6800      	ldr	r0, [r0, #0]
 8014308:	9301      	str	r3, [sp, #4]
 801430a:	f000 f83f 	bl	801438c <_vfiprintf_r>
 801430e:	b002      	add	sp, #8
 8014310:	f85d eb04 	ldr.w	lr, [sp], #4
 8014314:	b003      	add	sp, #12
 8014316:	4770      	bx	lr
 8014318:	2000004c 	.word	0x2000004c

0801431c <abort>:
 801431c:	b508      	push	{r3, lr}
 801431e:	2006      	movs	r0, #6
 8014320:	f000 fa08 	bl	8014734 <raise>
 8014324:	2001      	movs	r0, #1
 8014326:	f7ee fdf1 	bl	8002f0c <_exit>

0801432a <_malloc_usable_size_r>:
 801432a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801432e:	1f18      	subs	r0, r3, #4
 8014330:	2b00      	cmp	r3, #0
 8014332:	bfbc      	itt	lt
 8014334:	580b      	ldrlt	r3, [r1, r0]
 8014336:	18c0      	addlt	r0, r0, r3
 8014338:	4770      	bx	lr

0801433a <__sfputc_r>:
 801433a:	6893      	ldr	r3, [r2, #8]
 801433c:	3b01      	subs	r3, #1
 801433e:	2b00      	cmp	r3, #0
 8014340:	b410      	push	{r4}
 8014342:	6093      	str	r3, [r2, #8]
 8014344:	da08      	bge.n	8014358 <__sfputc_r+0x1e>
 8014346:	6994      	ldr	r4, [r2, #24]
 8014348:	42a3      	cmp	r3, r4
 801434a:	db01      	blt.n	8014350 <__sfputc_r+0x16>
 801434c:	290a      	cmp	r1, #10
 801434e:	d103      	bne.n	8014358 <__sfputc_r+0x1e>
 8014350:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014354:	f000 b932 	b.w	80145bc <__swbuf_r>
 8014358:	6813      	ldr	r3, [r2, #0]
 801435a:	1c58      	adds	r0, r3, #1
 801435c:	6010      	str	r0, [r2, #0]
 801435e:	7019      	strb	r1, [r3, #0]
 8014360:	4608      	mov	r0, r1
 8014362:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014366:	4770      	bx	lr

08014368 <__sfputs_r>:
 8014368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801436a:	4606      	mov	r6, r0
 801436c:	460f      	mov	r7, r1
 801436e:	4614      	mov	r4, r2
 8014370:	18d5      	adds	r5, r2, r3
 8014372:	42ac      	cmp	r4, r5
 8014374:	d101      	bne.n	801437a <__sfputs_r+0x12>
 8014376:	2000      	movs	r0, #0
 8014378:	e007      	b.n	801438a <__sfputs_r+0x22>
 801437a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801437e:	463a      	mov	r2, r7
 8014380:	4630      	mov	r0, r6
 8014382:	f7ff ffda 	bl	801433a <__sfputc_r>
 8014386:	1c43      	adds	r3, r0, #1
 8014388:	d1f3      	bne.n	8014372 <__sfputs_r+0xa>
 801438a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801438c <_vfiprintf_r>:
 801438c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014390:	460d      	mov	r5, r1
 8014392:	b09d      	sub	sp, #116	@ 0x74
 8014394:	4614      	mov	r4, r2
 8014396:	4698      	mov	r8, r3
 8014398:	4606      	mov	r6, r0
 801439a:	b118      	cbz	r0, 80143a4 <_vfiprintf_r+0x18>
 801439c:	6a03      	ldr	r3, [r0, #32]
 801439e:	b90b      	cbnz	r3, 80143a4 <_vfiprintf_r+0x18>
 80143a0:	f7fe f8ec 	bl	801257c <__sinit>
 80143a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80143a6:	07d9      	lsls	r1, r3, #31
 80143a8:	d405      	bmi.n	80143b6 <_vfiprintf_r+0x2a>
 80143aa:	89ab      	ldrh	r3, [r5, #12]
 80143ac:	059a      	lsls	r2, r3, #22
 80143ae:	d402      	bmi.n	80143b6 <_vfiprintf_r+0x2a>
 80143b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80143b2:	f7fe fa10 	bl	80127d6 <__retarget_lock_acquire_recursive>
 80143b6:	89ab      	ldrh	r3, [r5, #12]
 80143b8:	071b      	lsls	r3, r3, #28
 80143ba:	d501      	bpl.n	80143c0 <_vfiprintf_r+0x34>
 80143bc:	692b      	ldr	r3, [r5, #16]
 80143be:	b99b      	cbnz	r3, 80143e8 <_vfiprintf_r+0x5c>
 80143c0:	4629      	mov	r1, r5
 80143c2:	4630      	mov	r0, r6
 80143c4:	f000 f938 	bl	8014638 <__swsetup_r>
 80143c8:	b170      	cbz	r0, 80143e8 <_vfiprintf_r+0x5c>
 80143ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80143cc:	07dc      	lsls	r4, r3, #31
 80143ce:	d504      	bpl.n	80143da <_vfiprintf_r+0x4e>
 80143d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80143d4:	b01d      	add	sp, #116	@ 0x74
 80143d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143da:	89ab      	ldrh	r3, [r5, #12]
 80143dc:	0598      	lsls	r0, r3, #22
 80143de:	d4f7      	bmi.n	80143d0 <_vfiprintf_r+0x44>
 80143e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80143e2:	f7fe f9f9 	bl	80127d8 <__retarget_lock_release_recursive>
 80143e6:	e7f3      	b.n	80143d0 <_vfiprintf_r+0x44>
 80143e8:	2300      	movs	r3, #0
 80143ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80143ec:	2320      	movs	r3, #32
 80143ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80143f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80143f6:	2330      	movs	r3, #48	@ 0x30
 80143f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80145a8 <_vfiprintf_r+0x21c>
 80143fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014400:	f04f 0901 	mov.w	r9, #1
 8014404:	4623      	mov	r3, r4
 8014406:	469a      	mov	sl, r3
 8014408:	f813 2b01 	ldrb.w	r2, [r3], #1
 801440c:	b10a      	cbz	r2, 8014412 <_vfiprintf_r+0x86>
 801440e:	2a25      	cmp	r2, #37	@ 0x25
 8014410:	d1f9      	bne.n	8014406 <_vfiprintf_r+0x7a>
 8014412:	ebba 0b04 	subs.w	fp, sl, r4
 8014416:	d00b      	beq.n	8014430 <_vfiprintf_r+0xa4>
 8014418:	465b      	mov	r3, fp
 801441a:	4622      	mov	r2, r4
 801441c:	4629      	mov	r1, r5
 801441e:	4630      	mov	r0, r6
 8014420:	f7ff ffa2 	bl	8014368 <__sfputs_r>
 8014424:	3001      	adds	r0, #1
 8014426:	f000 80a7 	beq.w	8014578 <_vfiprintf_r+0x1ec>
 801442a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801442c:	445a      	add	r2, fp
 801442e:	9209      	str	r2, [sp, #36]	@ 0x24
 8014430:	f89a 3000 	ldrb.w	r3, [sl]
 8014434:	2b00      	cmp	r3, #0
 8014436:	f000 809f 	beq.w	8014578 <_vfiprintf_r+0x1ec>
 801443a:	2300      	movs	r3, #0
 801443c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014440:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014444:	f10a 0a01 	add.w	sl, sl, #1
 8014448:	9304      	str	r3, [sp, #16]
 801444a:	9307      	str	r3, [sp, #28]
 801444c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014450:	931a      	str	r3, [sp, #104]	@ 0x68
 8014452:	4654      	mov	r4, sl
 8014454:	2205      	movs	r2, #5
 8014456:	f814 1b01 	ldrb.w	r1, [r4], #1
 801445a:	4853      	ldr	r0, [pc, #332]	@ (80145a8 <_vfiprintf_r+0x21c>)
 801445c:	f7eb fed8 	bl	8000210 <memchr>
 8014460:	9a04      	ldr	r2, [sp, #16]
 8014462:	b9d8      	cbnz	r0, 801449c <_vfiprintf_r+0x110>
 8014464:	06d1      	lsls	r1, r2, #27
 8014466:	bf44      	itt	mi
 8014468:	2320      	movmi	r3, #32
 801446a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801446e:	0713      	lsls	r3, r2, #28
 8014470:	bf44      	itt	mi
 8014472:	232b      	movmi	r3, #43	@ 0x2b
 8014474:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014478:	f89a 3000 	ldrb.w	r3, [sl]
 801447c:	2b2a      	cmp	r3, #42	@ 0x2a
 801447e:	d015      	beq.n	80144ac <_vfiprintf_r+0x120>
 8014480:	9a07      	ldr	r2, [sp, #28]
 8014482:	4654      	mov	r4, sl
 8014484:	2000      	movs	r0, #0
 8014486:	f04f 0c0a 	mov.w	ip, #10
 801448a:	4621      	mov	r1, r4
 801448c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014490:	3b30      	subs	r3, #48	@ 0x30
 8014492:	2b09      	cmp	r3, #9
 8014494:	d94b      	bls.n	801452e <_vfiprintf_r+0x1a2>
 8014496:	b1b0      	cbz	r0, 80144c6 <_vfiprintf_r+0x13a>
 8014498:	9207      	str	r2, [sp, #28]
 801449a:	e014      	b.n	80144c6 <_vfiprintf_r+0x13a>
 801449c:	eba0 0308 	sub.w	r3, r0, r8
 80144a0:	fa09 f303 	lsl.w	r3, r9, r3
 80144a4:	4313      	orrs	r3, r2
 80144a6:	9304      	str	r3, [sp, #16]
 80144a8:	46a2      	mov	sl, r4
 80144aa:	e7d2      	b.n	8014452 <_vfiprintf_r+0xc6>
 80144ac:	9b03      	ldr	r3, [sp, #12]
 80144ae:	1d19      	adds	r1, r3, #4
 80144b0:	681b      	ldr	r3, [r3, #0]
 80144b2:	9103      	str	r1, [sp, #12]
 80144b4:	2b00      	cmp	r3, #0
 80144b6:	bfbb      	ittet	lt
 80144b8:	425b      	neglt	r3, r3
 80144ba:	f042 0202 	orrlt.w	r2, r2, #2
 80144be:	9307      	strge	r3, [sp, #28]
 80144c0:	9307      	strlt	r3, [sp, #28]
 80144c2:	bfb8      	it	lt
 80144c4:	9204      	strlt	r2, [sp, #16]
 80144c6:	7823      	ldrb	r3, [r4, #0]
 80144c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80144ca:	d10a      	bne.n	80144e2 <_vfiprintf_r+0x156>
 80144cc:	7863      	ldrb	r3, [r4, #1]
 80144ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80144d0:	d132      	bne.n	8014538 <_vfiprintf_r+0x1ac>
 80144d2:	9b03      	ldr	r3, [sp, #12]
 80144d4:	1d1a      	adds	r2, r3, #4
 80144d6:	681b      	ldr	r3, [r3, #0]
 80144d8:	9203      	str	r2, [sp, #12]
 80144da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80144de:	3402      	adds	r4, #2
 80144e0:	9305      	str	r3, [sp, #20]
 80144e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80145b8 <_vfiprintf_r+0x22c>
 80144e6:	7821      	ldrb	r1, [r4, #0]
 80144e8:	2203      	movs	r2, #3
 80144ea:	4650      	mov	r0, sl
 80144ec:	f7eb fe90 	bl	8000210 <memchr>
 80144f0:	b138      	cbz	r0, 8014502 <_vfiprintf_r+0x176>
 80144f2:	9b04      	ldr	r3, [sp, #16]
 80144f4:	eba0 000a 	sub.w	r0, r0, sl
 80144f8:	2240      	movs	r2, #64	@ 0x40
 80144fa:	4082      	lsls	r2, r0
 80144fc:	4313      	orrs	r3, r2
 80144fe:	3401      	adds	r4, #1
 8014500:	9304      	str	r3, [sp, #16]
 8014502:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014506:	4829      	ldr	r0, [pc, #164]	@ (80145ac <_vfiprintf_r+0x220>)
 8014508:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801450c:	2206      	movs	r2, #6
 801450e:	f7eb fe7f 	bl	8000210 <memchr>
 8014512:	2800      	cmp	r0, #0
 8014514:	d03f      	beq.n	8014596 <_vfiprintf_r+0x20a>
 8014516:	4b26      	ldr	r3, [pc, #152]	@ (80145b0 <_vfiprintf_r+0x224>)
 8014518:	bb1b      	cbnz	r3, 8014562 <_vfiprintf_r+0x1d6>
 801451a:	9b03      	ldr	r3, [sp, #12]
 801451c:	3307      	adds	r3, #7
 801451e:	f023 0307 	bic.w	r3, r3, #7
 8014522:	3308      	adds	r3, #8
 8014524:	9303      	str	r3, [sp, #12]
 8014526:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014528:	443b      	add	r3, r7
 801452a:	9309      	str	r3, [sp, #36]	@ 0x24
 801452c:	e76a      	b.n	8014404 <_vfiprintf_r+0x78>
 801452e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014532:	460c      	mov	r4, r1
 8014534:	2001      	movs	r0, #1
 8014536:	e7a8      	b.n	801448a <_vfiprintf_r+0xfe>
 8014538:	2300      	movs	r3, #0
 801453a:	3401      	adds	r4, #1
 801453c:	9305      	str	r3, [sp, #20]
 801453e:	4619      	mov	r1, r3
 8014540:	f04f 0c0a 	mov.w	ip, #10
 8014544:	4620      	mov	r0, r4
 8014546:	f810 2b01 	ldrb.w	r2, [r0], #1
 801454a:	3a30      	subs	r2, #48	@ 0x30
 801454c:	2a09      	cmp	r2, #9
 801454e:	d903      	bls.n	8014558 <_vfiprintf_r+0x1cc>
 8014550:	2b00      	cmp	r3, #0
 8014552:	d0c6      	beq.n	80144e2 <_vfiprintf_r+0x156>
 8014554:	9105      	str	r1, [sp, #20]
 8014556:	e7c4      	b.n	80144e2 <_vfiprintf_r+0x156>
 8014558:	fb0c 2101 	mla	r1, ip, r1, r2
 801455c:	4604      	mov	r4, r0
 801455e:	2301      	movs	r3, #1
 8014560:	e7f0      	b.n	8014544 <_vfiprintf_r+0x1b8>
 8014562:	ab03      	add	r3, sp, #12
 8014564:	9300      	str	r3, [sp, #0]
 8014566:	462a      	mov	r2, r5
 8014568:	4b12      	ldr	r3, [pc, #72]	@ (80145b4 <_vfiprintf_r+0x228>)
 801456a:	a904      	add	r1, sp, #16
 801456c:	4630      	mov	r0, r6
 801456e:	f7fd fbc3 	bl	8011cf8 <_printf_float>
 8014572:	4607      	mov	r7, r0
 8014574:	1c78      	adds	r0, r7, #1
 8014576:	d1d6      	bne.n	8014526 <_vfiprintf_r+0x19a>
 8014578:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801457a:	07d9      	lsls	r1, r3, #31
 801457c:	d405      	bmi.n	801458a <_vfiprintf_r+0x1fe>
 801457e:	89ab      	ldrh	r3, [r5, #12]
 8014580:	059a      	lsls	r2, r3, #22
 8014582:	d402      	bmi.n	801458a <_vfiprintf_r+0x1fe>
 8014584:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014586:	f7fe f927 	bl	80127d8 <__retarget_lock_release_recursive>
 801458a:	89ab      	ldrh	r3, [r5, #12]
 801458c:	065b      	lsls	r3, r3, #25
 801458e:	f53f af1f 	bmi.w	80143d0 <_vfiprintf_r+0x44>
 8014592:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014594:	e71e      	b.n	80143d4 <_vfiprintf_r+0x48>
 8014596:	ab03      	add	r3, sp, #12
 8014598:	9300      	str	r3, [sp, #0]
 801459a:	462a      	mov	r2, r5
 801459c:	4b05      	ldr	r3, [pc, #20]	@ (80145b4 <_vfiprintf_r+0x228>)
 801459e:	a904      	add	r1, sp, #16
 80145a0:	4630      	mov	r0, r6
 80145a2:	f7fd fe41 	bl	8012228 <_printf_i>
 80145a6:	e7e4      	b.n	8014572 <_vfiprintf_r+0x1e6>
 80145a8:	08014cba 	.word	0x08014cba
 80145ac:	08014cc4 	.word	0x08014cc4
 80145b0:	08011cf9 	.word	0x08011cf9
 80145b4:	08014369 	.word	0x08014369
 80145b8:	08014cc0 	.word	0x08014cc0

080145bc <__swbuf_r>:
 80145bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80145be:	460e      	mov	r6, r1
 80145c0:	4614      	mov	r4, r2
 80145c2:	4605      	mov	r5, r0
 80145c4:	b118      	cbz	r0, 80145ce <__swbuf_r+0x12>
 80145c6:	6a03      	ldr	r3, [r0, #32]
 80145c8:	b90b      	cbnz	r3, 80145ce <__swbuf_r+0x12>
 80145ca:	f7fd ffd7 	bl	801257c <__sinit>
 80145ce:	69a3      	ldr	r3, [r4, #24]
 80145d0:	60a3      	str	r3, [r4, #8]
 80145d2:	89a3      	ldrh	r3, [r4, #12]
 80145d4:	071a      	lsls	r2, r3, #28
 80145d6:	d501      	bpl.n	80145dc <__swbuf_r+0x20>
 80145d8:	6923      	ldr	r3, [r4, #16]
 80145da:	b943      	cbnz	r3, 80145ee <__swbuf_r+0x32>
 80145dc:	4621      	mov	r1, r4
 80145de:	4628      	mov	r0, r5
 80145e0:	f000 f82a 	bl	8014638 <__swsetup_r>
 80145e4:	b118      	cbz	r0, 80145ee <__swbuf_r+0x32>
 80145e6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80145ea:	4638      	mov	r0, r7
 80145ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80145ee:	6823      	ldr	r3, [r4, #0]
 80145f0:	6922      	ldr	r2, [r4, #16]
 80145f2:	1a98      	subs	r0, r3, r2
 80145f4:	6963      	ldr	r3, [r4, #20]
 80145f6:	b2f6      	uxtb	r6, r6
 80145f8:	4283      	cmp	r3, r0
 80145fa:	4637      	mov	r7, r6
 80145fc:	dc05      	bgt.n	801460a <__swbuf_r+0x4e>
 80145fe:	4621      	mov	r1, r4
 8014600:	4628      	mov	r0, r5
 8014602:	f7ff fda7 	bl	8014154 <_fflush_r>
 8014606:	2800      	cmp	r0, #0
 8014608:	d1ed      	bne.n	80145e6 <__swbuf_r+0x2a>
 801460a:	68a3      	ldr	r3, [r4, #8]
 801460c:	3b01      	subs	r3, #1
 801460e:	60a3      	str	r3, [r4, #8]
 8014610:	6823      	ldr	r3, [r4, #0]
 8014612:	1c5a      	adds	r2, r3, #1
 8014614:	6022      	str	r2, [r4, #0]
 8014616:	701e      	strb	r6, [r3, #0]
 8014618:	6962      	ldr	r2, [r4, #20]
 801461a:	1c43      	adds	r3, r0, #1
 801461c:	429a      	cmp	r2, r3
 801461e:	d004      	beq.n	801462a <__swbuf_r+0x6e>
 8014620:	89a3      	ldrh	r3, [r4, #12]
 8014622:	07db      	lsls	r3, r3, #31
 8014624:	d5e1      	bpl.n	80145ea <__swbuf_r+0x2e>
 8014626:	2e0a      	cmp	r6, #10
 8014628:	d1df      	bne.n	80145ea <__swbuf_r+0x2e>
 801462a:	4621      	mov	r1, r4
 801462c:	4628      	mov	r0, r5
 801462e:	f7ff fd91 	bl	8014154 <_fflush_r>
 8014632:	2800      	cmp	r0, #0
 8014634:	d0d9      	beq.n	80145ea <__swbuf_r+0x2e>
 8014636:	e7d6      	b.n	80145e6 <__swbuf_r+0x2a>

08014638 <__swsetup_r>:
 8014638:	b538      	push	{r3, r4, r5, lr}
 801463a:	4b29      	ldr	r3, [pc, #164]	@ (80146e0 <__swsetup_r+0xa8>)
 801463c:	4605      	mov	r5, r0
 801463e:	6818      	ldr	r0, [r3, #0]
 8014640:	460c      	mov	r4, r1
 8014642:	b118      	cbz	r0, 801464c <__swsetup_r+0x14>
 8014644:	6a03      	ldr	r3, [r0, #32]
 8014646:	b90b      	cbnz	r3, 801464c <__swsetup_r+0x14>
 8014648:	f7fd ff98 	bl	801257c <__sinit>
 801464c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014650:	0719      	lsls	r1, r3, #28
 8014652:	d422      	bmi.n	801469a <__swsetup_r+0x62>
 8014654:	06da      	lsls	r2, r3, #27
 8014656:	d407      	bmi.n	8014668 <__swsetup_r+0x30>
 8014658:	2209      	movs	r2, #9
 801465a:	602a      	str	r2, [r5, #0]
 801465c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014660:	81a3      	strh	r3, [r4, #12]
 8014662:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014666:	e033      	b.n	80146d0 <__swsetup_r+0x98>
 8014668:	0758      	lsls	r0, r3, #29
 801466a:	d512      	bpl.n	8014692 <__swsetup_r+0x5a>
 801466c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801466e:	b141      	cbz	r1, 8014682 <__swsetup_r+0x4a>
 8014670:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014674:	4299      	cmp	r1, r3
 8014676:	d002      	beq.n	801467e <__swsetup_r+0x46>
 8014678:	4628      	mov	r0, r5
 801467a:	f7fe ff15 	bl	80134a8 <_free_r>
 801467e:	2300      	movs	r3, #0
 8014680:	6363      	str	r3, [r4, #52]	@ 0x34
 8014682:	89a3      	ldrh	r3, [r4, #12]
 8014684:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014688:	81a3      	strh	r3, [r4, #12]
 801468a:	2300      	movs	r3, #0
 801468c:	6063      	str	r3, [r4, #4]
 801468e:	6923      	ldr	r3, [r4, #16]
 8014690:	6023      	str	r3, [r4, #0]
 8014692:	89a3      	ldrh	r3, [r4, #12]
 8014694:	f043 0308 	orr.w	r3, r3, #8
 8014698:	81a3      	strh	r3, [r4, #12]
 801469a:	6923      	ldr	r3, [r4, #16]
 801469c:	b94b      	cbnz	r3, 80146b2 <__swsetup_r+0x7a>
 801469e:	89a3      	ldrh	r3, [r4, #12]
 80146a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80146a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80146a8:	d003      	beq.n	80146b2 <__swsetup_r+0x7a>
 80146aa:	4621      	mov	r1, r4
 80146ac:	4628      	mov	r0, r5
 80146ae:	f000 f883 	bl	80147b8 <__smakebuf_r>
 80146b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80146b6:	f013 0201 	ands.w	r2, r3, #1
 80146ba:	d00a      	beq.n	80146d2 <__swsetup_r+0x9a>
 80146bc:	2200      	movs	r2, #0
 80146be:	60a2      	str	r2, [r4, #8]
 80146c0:	6962      	ldr	r2, [r4, #20]
 80146c2:	4252      	negs	r2, r2
 80146c4:	61a2      	str	r2, [r4, #24]
 80146c6:	6922      	ldr	r2, [r4, #16]
 80146c8:	b942      	cbnz	r2, 80146dc <__swsetup_r+0xa4>
 80146ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80146ce:	d1c5      	bne.n	801465c <__swsetup_r+0x24>
 80146d0:	bd38      	pop	{r3, r4, r5, pc}
 80146d2:	0799      	lsls	r1, r3, #30
 80146d4:	bf58      	it	pl
 80146d6:	6962      	ldrpl	r2, [r4, #20]
 80146d8:	60a2      	str	r2, [r4, #8]
 80146da:	e7f4      	b.n	80146c6 <__swsetup_r+0x8e>
 80146dc:	2000      	movs	r0, #0
 80146de:	e7f7      	b.n	80146d0 <__swsetup_r+0x98>
 80146e0:	2000004c 	.word	0x2000004c

080146e4 <_raise_r>:
 80146e4:	291f      	cmp	r1, #31
 80146e6:	b538      	push	{r3, r4, r5, lr}
 80146e8:	4605      	mov	r5, r0
 80146ea:	460c      	mov	r4, r1
 80146ec:	d904      	bls.n	80146f8 <_raise_r+0x14>
 80146ee:	2316      	movs	r3, #22
 80146f0:	6003      	str	r3, [r0, #0]
 80146f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80146f6:	bd38      	pop	{r3, r4, r5, pc}
 80146f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80146fa:	b112      	cbz	r2, 8014702 <_raise_r+0x1e>
 80146fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014700:	b94b      	cbnz	r3, 8014716 <_raise_r+0x32>
 8014702:	4628      	mov	r0, r5
 8014704:	f000 f830 	bl	8014768 <_getpid_r>
 8014708:	4622      	mov	r2, r4
 801470a:	4601      	mov	r1, r0
 801470c:	4628      	mov	r0, r5
 801470e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014712:	f000 b817 	b.w	8014744 <_kill_r>
 8014716:	2b01      	cmp	r3, #1
 8014718:	d00a      	beq.n	8014730 <_raise_r+0x4c>
 801471a:	1c59      	adds	r1, r3, #1
 801471c:	d103      	bne.n	8014726 <_raise_r+0x42>
 801471e:	2316      	movs	r3, #22
 8014720:	6003      	str	r3, [r0, #0]
 8014722:	2001      	movs	r0, #1
 8014724:	e7e7      	b.n	80146f6 <_raise_r+0x12>
 8014726:	2100      	movs	r1, #0
 8014728:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801472c:	4620      	mov	r0, r4
 801472e:	4798      	blx	r3
 8014730:	2000      	movs	r0, #0
 8014732:	e7e0      	b.n	80146f6 <_raise_r+0x12>

08014734 <raise>:
 8014734:	4b02      	ldr	r3, [pc, #8]	@ (8014740 <raise+0xc>)
 8014736:	4601      	mov	r1, r0
 8014738:	6818      	ldr	r0, [r3, #0]
 801473a:	f7ff bfd3 	b.w	80146e4 <_raise_r>
 801473e:	bf00      	nop
 8014740:	2000004c 	.word	0x2000004c

08014744 <_kill_r>:
 8014744:	b538      	push	{r3, r4, r5, lr}
 8014746:	4d07      	ldr	r5, [pc, #28]	@ (8014764 <_kill_r+0x20>)
 8014748:	2300      	movs	r3, #0
 801474a:	4604      	mov	r4, r0
 801474c:	4608      	mov	r0, r1
 801474e:	4611      	mov	r1, r2
 8014750:	602b      	str	r3, [r5, #0]
 8014752:	f7ee fbcb 	bl	8002eec <_kill>
 8014756:	1c43      	adds	r3, r0, #1
 8014758:	d102      	bne.n	8014760 <_kill_r+0x1c>
 801475a:	682b      	ldr	r3, [r5, #0]
 801475c:	b103      	cbz	r3, 8014760 <_kill_r+0x1c>
 801475e:	6023      	str	r3, [r4, #0]
 8014760:	bd38      	pop	{r3, r4, r5, pc}
 8014762:	bf00      	nop
 8014764:	20001838 	.word	0x20001838

08014768 <_getpid_r>:
 8014768:	f7ee bbb8 	b.w	8002edc <_getpid>

0801476c <__swhatbuf_r>:
 801476c:	b570      	push	{r4, r5, r6, lr}
 801476e:	460c      	mov	r4, r1
 8014770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014774:	2900      	cmp	r1, #0
 8014776:	b096      	sub	sp, #88	@ 0x58
 8014778:	4615      	mov	r5, r2
 801477a:	461e      	mov	r6, r3
 801477c:	da0d      	bge.n	801479a <__swhatbuf_r+0x2e>
 801477e:	89a3      	ldrh	r3, [r4, #12]
 8014780:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014784:	f04f 0100 	mov.w	r1, #0
 8014788:	bf14      	ite	ne
 801478a:	2340      	movne	r3, #64	@ 0x40
 801478c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014790:	2000      	movs	r0, #0
 8014792:	6031      	str	r1, [r6, #0]
 8014794:	602b      	str	r3, [r5, #0]
 8014796:	b016      	add	sp, #88	@ 0x58
 8014798:	bd70      	pop	{r4, r5, r6, pc}
 801479a:	466a      	mov	r2, sp
 801479c:	f000 f848 	bl	8014830 <_fstat_r>
 80147a0:	2800      	cmp	r0, #0
 80147a2:	dbec      	blt.n	801477e <__swhatbuf_r+0x12>
 80147a4:	9901      	ldr	r1, [sp, #4]
 80147a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80147aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80147ae:	4259      	negs	r1, r3
 80147b0:	4159      	adcs	r1, r3
 80147b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80147b6:	e7eb      	b.n	8014790 <__swhatbuf_r+0x24>

080147b8 <__smakebuf_r>:
 80147b8:	898b      	ldrh	r3, [r1, #12]
 80147ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80147bc:	079d      	lsls	r5, r3, #30
 80147be:	4606      	mov	r6, r0
 80147c0:	460c      	mov	r4, r1
 80147c2:	d507      	bpl.n	80147d4 <__smakebuf_r+0x1c>
 80147c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80147c8:	6023      	str	r3, [r4, #0]
 80147ca:	6123      	str	r3, [r4, #16]
 80147cc:	2301      	movs	r3, #1
 80147ce:	6163      	str	r3, [r4, #20]
 80147d0:	b003      	add	sp, #12
 80147d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80147d4:	ab01      	add	r3, sp, #4
 80147d6:	466a      	mov	r2, sp
 80147d8:	f7ff ffc8 	bl	801476c <__swhatbuf_r>
 80147dc:	9f00      	ldr	r7, [sp, #0]
 80147de:	4605      	mov	r5, r0
 80147e0:	4639      	mov	r1, r7
 80147e2:	4630      	mov	r0, r6
 80147e4:	f7fe fed4 	bl	8013590 <_malloc_r>
 80147e8:	b948      	cbnz	r0, 80147fe <__smakebuf_r+0x46>
 80147ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80147ee:	059a      	lsls	r2, r3, #22
 80147f0:	d4ee      	bmi.n	80147d0 <__smakebuf_r+0x18>
 80147f2:	f023 0303 	bic.w	r3, r3, #3
 80147f6:	f043 0302 	orr.w	r3, r3, #2
 80147fa:	81a3      	strh	r3, [r4, #12]
 80147fc:	e7e2      	b.n	80147c4 <__smakebuf_r+0xc>
 80147fe:	89a3      	ldrh	r3, [r4, #12]
 8014800:	6020      	str	r0, [r4, #0]
 8014802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014806:	81a3      	strh	r3, [r4, #12]
 8014808:	9b01      	ldr	r3, [sp, #4]
 801480a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801480e:	b15b      	cbz	r3, 8014828 <__smakebuf_r+0x70>
 8014810:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014814:	4630      	mov	r0, r6
 8014816:	f000 f81d 	bl	8014854 <_isatty_r>
 801481a:	b128      	cbz	r0, 8014828 <__smakebuf_r+0x70>
 801481c:	89a3      	ldrh	r3, [r4, #12]
 801481e:	f023 0303 	bic.w	r3, r3, #3
 8014822:	f043 0301 	orr.w	r3, r3, #1
 8014826:	81a3      	strh	r3, [r4, #12]
 8014828:	89a3      	ldrh	r3, [r4, #12]
 801482a:	431d      	orrs	r5, r3
 801482c:	81a5      	strh	r5, [r4, #12]
 801482e:	e7cf      	b.n	80147d0 <__smakebuf_r+0x18>

08014830 <_fstat_r>:
 8014830:	b538      	push	{r3, r4, r5, lr}
 8014832:	4d07      	ldr	r5, [pc, #28]	@ (8014850 <_fstat_r+0x20>)
 8014834:	2300      	movs	r3, #0
 8014836:	4604      	mov	r4, r0
 8014838:	4608      	mov	r0, r1
 801483a:	4611      	mov	r1, r2
 801483c:	602b      	str	r3, [r5, #0]
 801483e:	f7ee fbb5 	bl	8002fac <_fstat>
 8014842:	1c43      	adds	r3, r0, #1
 8014844:	d102      	bne.n	801484c <_fstat_r+0x1c>
 8014846:	682b      	ldr	r3, [r5, #0]
 8014848:	b103      	cbz	r3, 801484c <_fstat_r+0x1c>
 801484a:	6023      	str	r3, [r4, #0]
 801484c:	bd38      	pop	{r3, r4, r5, pc}
 801484e:	bf00      	nop
 8014850:	20001838 	.word	0x20001838

08014854 <_isatty_r>:
 8014854:	b538      	push	{r3, r4, r5, lr}
 8014856:	4d06      	ldr	r5, [pc, #24]	@ (8014870 <_isatty_r+0x1c>)
 8014858:	2300      	movs	r3, #0
 801485a:	4604      	mov	r4, r0
 801485c:	4608      	mov	r0, r1
 801485e:	602b      	str	r3, [r5, #0]
 8014860:	f7ee fbb4 	bl	8002fcc <_isatty>
 8014864:	1c43      	adds	r3, r0, #1
 8014866:	d102      	bne.n	801486e <_isatty_r+0x1a>
 8014868:	682b      	ldr	r3, [r5, #0]
 801486a:	b103      	cbz	r3, 801486e <_isatty_r+0x1a>
 801486c:	6023      	str	r3, [r4, #0]
 801486e:	bd38      	pop	{r3, r4, r5, pc}
 8014870:	20001838 	.word	0x20001838

08014874 <_init>:
 8014874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014876:	bf00      	nop
 8014878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801487a:	bc08      	pop	{r3}
 801487c:	469e      	mov	lr, r3
 801487e:	4770      	bx	lr

08014880 <_fini>:
 8014880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014882:	bf00      	nop
 8014884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014886:	bc08      	pop	{r3}
 8014888:	469e      	mov	lr, r3
 801488a:	4770      	bx	lr
