########################################################
#port 0
set_property PACKAGE_PIN N17 [get_ports {rgmii_td_0[0]}]
set_property PACKAGE_PIN N18 [get_ports {rgmii_td_0[1]}]
set_property PACKAGE_PIN N19 [get_ports {rgmii_td_0[2]}]
set_property PACKAGE_PIN N20 [get_ports {rgmii_td_0[3]}]
set_property PACKAGE_PIN J17 [get_ports mdio_mdc_0]
set_property PACKAGE_PIN J16 [get_ports mdio_mdio_io_0]
set_property PACKAGE_PIN L19 [get_ports phy_reset_n_0]
set_property PACKAGE_PIN K19 [get_ports rgmii_rxc_0]
set_property PACKAGE_PIN K20 [get_ports rgmii_rx_ctl_0]
set_property PACKAGE_PIN J18 [get_ports {rgmii_rd_0[0]}]
set_property PACKAGE_PIN K18 [get_ports {rgmii_rd_0[1]}]
set_property PACKAGE_PIN J15 [get_ports {rgmii_rd_0[2]}]
set_property PACKAGE_PIN K15 [get_ports {rgmii_rd_0[3]}]
set_property PACKAGE_PIN R21 [get_ports rgmii_txc_0]
set_property PACKAGE_PIN R20 [get_ports rgmii_tx_ctl_0]

##########################################################
# PORT 1
set_property PACKAGE_PIN L18 [get_ports {rgmii_td_1[0]}]
set_property PACKAGE_PIN L22 [get_ports {rgmii_td_1[1]}]
set_property PACKAGE_PIN L21 [get_ports {rgmii_td_1[2]}]
set_property PACKAGE_PIN L16 [get_ports {rgmii_td_1[3]}]
set_property PACKAGE_PIN M20 [get_ports mdio_mdc_1]
set_property PACKAGE_PIN T17 [get_ports mdio_mdio_io_1]
set_property PACKAGE_PIN T16 [get_ports phy_reset_n_1]
set_property PACKAGE_PIN M19 [get_ports rgmii_rxc_1]
set_property PACKAGE_PIN P17 [get_ports rgmii_rx_ctl_1]
set_property PACKAGE_PIN P18 [get_ports {rgmii_rd_1[0]}]
set_property PACKAGE_PIN P22 [get_ports {rgmii_rd_1[1]}]
set_property PACKAGE_PIN N22 [get_ports {rgmii_rd_1[2]}]
set_property PACKAGE_PIN M21 [get_ports {rgmii_rd_1[3]}]
set_property PACKAGE_PIN K16 [get_ports rgmii_txc_1]
set_property PACKAGE_PIN M22 [get_ports rgmii_tx_ctl_1]

##########################################################
# PORT 2
set_property PACKAGE_PIN AA17 [get_ports rgmii_txc_2]
set_property PACKAGE_PIN V18 [get_ports {rgmii_td_2[0]}]
set_property PACKAGE_PIN U17 [get_ports {rgmii_td_2[1]}]
set_property PACKAGE_PIN V17 [get_ports {rgmii_td_2[2]}]
set_property PACKAGE_PIN AB17 [get_ports {rgmii_td_2[3]}]
set_property PACKAGE_PIN AA22 [get_ports rgmii_tx_ctl_2]
set_property PACKAGE_PIN W16 [get_ports rgmii_rxc_2]
set_property PACKAGE_PIN U16 [get_ports {rgmii_rd_2[0]}]
set_property PACKAGE_PIN V14 [get_ports {rgmii_rd_2[1]}]
set_property PACKAGE_PIN V15 [get_ports {rgmii_rd_2[2]}]
set_property PACKAGE_PIN AB22 [get_ports {rgmii_rd_2[3]}]
set_property PACKAGE_PIN U15 [get_ports rgmii_rx_ctl_2]
set_property PACKAGE_PIN Y16 [get_ports mdio_mdc_2]
set_property PACKAGE_PIN Y14 [get_ports mdio_mdio_io_2]
set_property PACKAGE_PIN AA14 [get_ports phy_reset_n_2]

##########################################################
# PORT 3
set_property PACKAGE_PIN AB15 [get_ports rgmii_txc_3]
set_property PACKAGE_PIN V13 [get_ports {rgmii_td_3[0]}]
set_property PACKAGE_PIN W13 [get_ports {rgmii_td_3[1]}]
set_property PACKAGE_PIN Y13 [get_ports {rgmii_td_3[2]}]
set_property PACKAGE_PIN AA13 [get_ports {rgmii_td_3[3]}]
set_property PACKAGE_PIN AB14 [get_ports rgmii_tx_ctl_3]
set_property PACKAGE_PIN W17 [get_ports rgmii_rxc_3]
set_property PACKAGE_PIN AB16 [get_ports {rgmii_rd_3[0]}]
set_property PACKAGE_PIN AA16 [get_ports {rgmii_rd_3[1]}]
set_property PACKAGE_PIN Y15 [get_ports {rgmii_rd_3[2]}]
set_property PACKAGE_PIN W15 [get_ports {rgmii_rd_3[3]}]
set_property PACKAGE_PIN W18 [get_ports rgmii_rx_ctl_3]
set_property PACKAGE_PIN Y18 [get_ports mdio_mdc_3]
set_property PACKAGE_PIN AA18 [get_ports mdio_mdio_io_3]
set_property PACKAGE_PIN V19 [get_ports phy_reset_n_3]


set_property IOSTANDARD LVCMOS33 [get_ports mdio_mdc_0]
set_property IOSTANDARD LVCMOS33 [get_ports mdio_mdio_io_0]
set_property IOSTANDARD LVCMOS33 [get_ports phy_reset_n_0]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_rxc_0]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_rx_ctl_0]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_0[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_0[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_0[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_0[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_txc_0]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_tx_ctl_0]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_0[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_0[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_0[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_0[3]}]

set_property IOSTANDARD LVCMOS33 [get_ports mdio_mdc_1]
set_property IOSTANDARD LVCMOS33 [get_ports mdio_mdio_io_1]
set_property IOSTANDARD LVCMOS33 [get_ports phy_reset_n_1]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_rxc_1]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_rx_ctl_1]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_1[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_txc_1]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_tx_ctl_1]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_1[3]}]

set_property IOSTANDARD LVCMOS33 [get_ports mdio_mdc_2]
set_property IOSTANDARD LVCMOS33 [get_ports mdio_mdio_io_2]
set_property IOSTANDARD LVCMOS33 [get_ports phy_reset_n_2]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_rxc_2]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_rx_ctl_2]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_2[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_2[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_2[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_2[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_txc_2]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_tx_ctl_2]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_2[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_2[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_2[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_2[3]}]

set_property IOSTANDARD LVCMOS33 [get_ports mdio_mdc_3]
set_property IOSTANDARD LVCMOS33 [get_ports mdio_mdio_io_3]
set_property IOSTANDARD LVCMOS33 [get_ports phy_reset_n_3]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_rxc_3]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_rx_ctl_3]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_3[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_3[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_3[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_rd_3[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_txc_3]
set_property IOSTANDARD LVCMOS33 [get_ports rgmii_tx_ctl_3]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_3[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_3[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_3[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgmii_td_3[3]}]


set_property SLEW FAST [get_ports rgmii_tx_ctl_0]
set_property SLEW FAST [get_ports rgmii_txc_0]
set_property SLEW FAST [get_ports {rgmii_td_0[3]}]
set_property SLEW FAST [get_ports {rgmii_td_0[2]}]
set_property SLEW FAST [get_ports {rgmii_td_0[1]}]
set_property SLEW FAST [get_ports {rgmii_td_0[0]}]
set_property SLEW SLOW [get_ports phy_reset_n_0]

set_property SLEW FAST [get_ports rgmii_tx_ctl_1]
set_property SLEW FAST [get_ports rgmii_txc_1]
set_property SLEW FAST [get_ports {rgmii_td_1[3]}]
set_property SLEW FAST [get_ports {rgmii_td_1[2]}]
set_property SLEW FAST [get_ports {rgmii_td_1[1]}]
set_property SLEW FAST [get_ports {rgmii_td_1[0]}]
set_property SLEW SLOW [get_ports phy_reset_n_1]

set_property SLEW FAST [get_ports rgmii_tx_ctl_2]
set_property SLEW FAST [get_ports rgmii_txc_2]
set_property SLEW FAST [get_ports {rgmii_td_2[3]}]
set_property SLEW FAST [get_ports {rgmii_td_2[2]}]
set_property SLEW FAST [get_ports {rgmii_td_2[1]}]
set_property SLEW FAST [get_ports {rgmii_td_2[0]}]
set_property SLEW SLOW [get_ports phy_reset_n_2]

set_property SLEW FAST [get_ports rgmii_tx_ctl_3]
set_property SLEW FAST [get_ports rgmii_txc_3]
set_property SLEW FAST [get_ports {rgmii_td_3[3]}]
set_property SLEW FAST [get_ports {rgmii_td_3[2]}]
set_property SLEW FAST [get_ports {rgmii_td_3[1]}]
set_property SLEW FAST [get_ports {rgmii_td_3[0]}]
set_property SLEW SLOW [get_ports phy_reset_n_3]

##########################################################
# CLK & RST_N
set_property PACKAGE_PIN A17 [get_ports rst_n]
set_property PACKAGE_PIN Y9 [get_ports sys_clk]
set_property IOSTANDARD LVCMOS33 [get_ports rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports sys_clk]

##########################################################
# TIME_INT
set_property PACKAGE_PIN Y21 [get_ports time_int_i]
set_property PACKAGE_PIN AA21 [get_ports time_int_o]
set_property IOSTANDARD LVCMOS33 [get_ports time_int_i]
set_property IOSTANDARD LVCMOS33 [get_ports time_int_o]

set_property PACKAGE_PIN W21 [get_ports gnd_test]
set_property IOSTANDARD LVCMOS33 [get_ports gnd_test]

############## LCD define#############################
set_property PACKAGE_PIN V12 [get_ports {lcd_r[0]}]
set_property PACKAGE_PIN W12 [get_ports {lcd_r[1]}]
set_property PACKAGE_PIN U12 [get_ports {lcd_r[2]}]
set_property PACKAGE_PIN U11 [get_ports {lcd_r[3]}]
set_property PACKAGE_PIN U9 [get_ports {lcd_r[4]}]
set_property PACKAGE_PIN U10 [get_ports {lcd_r[5]}]
set_property PACKAGE_PIN T6 [get_ports {lcd_r[6]}]
set_property PACKAGE_PIN R6 [get_ports {lcd_r[7]}]
set_property PACKAGE_PIN U5 [get_ports {lcd_g[0]}]
set_property PACKAGE_PIN U6 [get_ports {lcd_g[1]}]
set_property PACKAGE_PIN U4 [get_ports {lcd_g[2]}]
set_property PACKAGE_PIN T4 [get_ports {lcd_g[3]}]
set_property PACKAGE_PIN W10 [get_ports {lcd_g[4]}]
set_property PACKAGE_PIN W11 [get_ports {lcd_g[5]}]
set_property PACKAGE_PIN Y10 [get_ports {lcd_g[6]}]
set_property PACKAGE_PIN Y11 [get_ports {lcd_g[7]}]
set_property PACKAGE_PIN W8 [get_ports {lcd_b[0]}]
set_property PACKAGE_PIN V8 [get_ports {lcd_b[1]}]
set_property PACKAGE_PIN AA6 [get_ports {lcd_b[2]}]
set_property PACKAGE_PIN AA7 [get_ports {lcd_b[3]}]
set_property PACKAGE_PIN AA11 [get_ports {lcd_b[4]}]
set_property PACKAGE_PIN AB11 [get_ports {lcd_b[5]}]
set_property PACKAGE_PIN AB4 [get_ports {lcd_b[6]}]
set_property PACKAGE_PIN AB5 [get_ports {lcd_b[7]}]
set_property PACKAGE_PIN AB1 [get_ports lcd_dclk]
set_property PACKAGE_PIN AB2 [get_ports lcd_hs]
set_property PACKAGE_PIN Y4 [get_ports lcd_vs]
set_property PACKAGE_PIN AA4 [get_ports lcd_de]

set_property IOSTANDARD LVCMOS33 [get_ports {lcd_r[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_r[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_r[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_r[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_r[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_r[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_r[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_r[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_g[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_g[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_g[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_g[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_g[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_g[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_g[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_g[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_b[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_b[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_b[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_b[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_b[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_b[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_b[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {lcd_b[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports lcd_dclk]
set_property IOSTANDARD LVCMOS33 [get_ports lcd_hs]
set_property IOSTANDARD LVCMOS33 [get_ports lcd_vs]
set_property IOSTANDARD LVCMOS33 [get_ports lcd_de]


set_property UNAVAILABLE_DURING_CALIBRATION true [get_ports mdio_mdio_io_0]
set_property UNAVAILABLE_DURING_CALIBRATION true [get_ports mdio_mdio_io_1]
set_property UNAVAILABLE_DURING_CALIBRATION true [get_ports mdio_mdio_io_2]
set_property UNAVAILABLE_DURING_CALIBRATION true [get_ports mdio_mdio_io_3]

create_clock -period 20.000 -name sys_clk -waveform {0.000 10.000} [get_ports sys_clk]
create_clock -period 8.000 -name RGMII_RXC_0 -waveform {0.000 4.000} [get_ports rgmii_rxc_0]
create_clock -period 8.000 -name RGMII_RXC_1 -waveform {0.000 4.000} [get_ports rgmii_rxc_1]
create_clock -period 8.000 -name RGMII_RXC_2 -waveform {0.000 4.000} [get_ports rgmii_rxc_2]
create_clock -period 8.000 -name RGMII_RXC_3 -waveform {0.000 4.000} [get_ports rgmii_rxc_3]

create_clock -period 8.000 -name RGMII_TXC_0 -waveform {0.000 4.000} [get_ports rgmii_txc_0]
create_clock -period 8.000 -name RGMII_TXC_1 -waveform {0.000 4.000} [get_ports rgmii_txc_1]
create_clock -period 8.000 -name RGMII_TXC_2 -waveform {0.000 4.000} [get_ports rgmii_txc_2]
create_clock -period 8.000 -name RGMII_TXC_3 -waveform {0.000 4.000} [get_ports rgmii_txc_3]

set_input_delay -clock RGMII_RXC_0 -min -add_delay -1.700 [get_ports {{rgmii_rd_0[0]} {rgmii_rd_0[1]} {rgmii_rd_0[2]} {rgmii_rd_0[3]} rgmii_rx_ctl_0}]
set_input_delay -clock RGMII_RXC_0 -max -add_delay -0.700 [get_ports {{rgmii_rd_0[0]} {rgmii_rd_0[1]} {rgmii_rd_0[2]} {rgmii_rd_0[3]} rgmii_rx_ctl_0}]
set_input_delay -clock RGMII_RXC_0 -clock_fall -min -add_delay -1.700 [get_ports {{rgmii_rd_0[0]} {rgmii_rd_0[1]} {rgmii_rd_0[2]} {rgmii_rd_0[3]} rgmii_rx_ctl_0}]
set_input_delay -clock RGMII_RXC_0 -clock_fall -max -add_delay -0.700 [get_ports {{rgmii_rd_0[0]} {rgmii_rd_0[1]} {rgmii_rd_0[2]} {rgmii_rd_0[3]} rgmii_rx_ctl_0}]

set_input_delay -clock RGMII_RXC_1 -min -add_delay -1.700 [get_ports {{rgmii_rd_1[0]} {rgmii_rd_1[1]} {rgmii_rd_1[2]} {rgmii_rd_1[3]} rgmii_rx_ctl_1}]
set_input_delay -clock RGMII_RXC_1 -max -add_delay -0.700 [get_ports {{rgmii_rd_1[0]} {rgmii_rd_1[1]} {rgmii_rd_1[2]} {rgmii_rd_1[3]} rgmii_rx_ctl_1}]
set_input_delay -clock RGMII_RXC_1 -clock_fall -min -add_delay -1.700 [get_ports {{rgmii_rd_1[0]} {rgmii_rd_1[1]} {rgmii_rd_1[2]} {rgmii_rd_1[3]} rgmii_rx_ctl_1}]
set_input_delay -clock RGMII_RXC_1 -clock_fall -max -add_delay -0.700 [get_ports {{rgmii_rd_1[0]} {rgmii_rd_1[1]} {rgmii_rd_1[2]} {rgmii_rd_1[3]} rgmii_rx_ctl_1}]

set_input_delay -clock RGMII_RXC_2 -min -add_delay -1.700 [get_ports {{rgmii_rd_2[0]} {rgmii_rd_2[1]} {rgmii_rd_2[2]} {rgmii_rd_2[3]} rgmii_rx_ctl_2}]
set_input_delay -clock RGMII_RXC_2 -max -add_delay -0.700 [get_ports {{rgmii_rd_2[0]} {rgmii_rd_2[1]} {rgmii_rd_2[2]} {rgmii_rd_2[3]} rgmii_rx_ctl_2}]
set_input_delay -clock RGMII_RXC_2 -clock_fall -min -add_delay -1.700 [get_ports {{rgmii_rd_2[0]} {rgmii_rd_2[1]} {rgmii_rd_2[2]} {rgmii_rd_2[3]} rgmii_rx_ctl_2}]
set_input_delay -clock RGMII_RXC_2 -clock_fall -max -add_delay -0.700 [get_ports {{rgmii_rd_2[0]} {rgmii_rd_2[1]} {rgmii_rd_2[2]} {rgmii_rd_2[3]} rgmii_rx_ctl_2}]

set_input_delay -clock RGMII_RXC_3 -min -add_delay -1.700 [get_ports {{rgmii_rd_3[0]} {rgmii_rd_3[1]} {rgmii_rd_3[2]} {rgmii_rd_3[3]} rgmii_rx_ctl_3}]
set_input_delay -clock RGMII_RXC_3 -max -add_delay -0.700 [get_ports {{rgmii_rd_3[0]} {rgmii_rd_3[1]} {rgmii_rd_3[2]} {rgmii_rd_3[3]} rgmii_rx_ctl_3}]
set_input_delay -clock RGMII_RXC_3 -clock_fall -min -add_delay -1.700 [get_ports {{rgmii_rd_3[0]} {rgmii_rd_3[1]} {rgmii_rd_3[2]} {rgmii_rd_3[3]} rgmii_rx_ctl_3}]
set_input_delay -clock RGMII_RXC_3 -clock_fall -max -add_delay -0.700 [get_ports {{rgmii_rd_3[0]} {rgmii_rd_3[1]} {rgmii_rd_3[2]} {rgmii_rd_3[3]} rgmii_rx_ctl_3}]

#create_clock -period 8.000 -name RGMII_TXC_0 -waveform {0.000 4.000} [get_ports rgmii_txc_0]
#create_clock -period 8.000 -name RGMII_TXC_1 -waveform {0.000 4.000} [get_ports rgmii_txc_1]
#create_clock -period 8.000 -name RGMII_TXC_2 -waveform {0.000 4.000} [get_ports rgmii_txc_2]
#create_clock -period 8.000 -name RGMII_TXC_3 -waveform {0.000 4.000} [get_ports rgmii_txc_3]

set_output_delay -clock RGMII_TXC_0 -min -add_delay -0.500 [get_ports {{rgmii_td_0[0]} {rgmii_td_0[1]} {rgmii_td_0[2]} {rgmii_td_0[3]} rgmii_tx_ctl_0}]
set_output_delay -clock RGMII_TXC_0 -max -add_delay 1.000 [get_ports {{rgmii_td_0[0]} {rgmii_td_0[1]} {rgmii_td_0[2]} {rgmii_td_0[3]} rgmii_tx_ctl_0}]
set_output_delay -clock RGMII_TXC_0 -clock_fall -min -add_delay -0.500 [get_ports {{rgmii_td_0[0]} {rgmii_td_0[1]} {rgmii_td_0[2]} {rgmii_td_0[3]} rgmii_tx_ctl_0}]
set_output_delay -clock RGMII_TXC_0 -clock_fall -max -add_delay 1.000 [get_ports {{rgmii_td_0[0]} {rgmii_td_0[1]} {rgmii_td_0[2]} {rgmii_td_0[3]} rgmii_tx_ctl_0}]

set_output_delay -clock RGMII_TXC_1 -min -add_delay -0.500 [get_ports {{rgmii_td_1[0]} {rgmii_td_1[1]} {rgmii_td_1[2]} {rgmii_td_1[3]} rgmii_tx_ctl_1}]
set_output_delay -clock RGMII_TXC_1 -max -add_delay 1.000 [get_ports {{rgmii_td_1[0]} {rgmii_td_1[1]} {rgmii_td_1[2]} {rgmii_td_1[3]} rgmii_tx_ctl_1}]
set_output_delay -clock RGMII_TXC_1 -clock_fall -min -add_delay -0.500 [get_ports {{rgmii_td_1[0]} {rgmii_td_1[1]} {rgmii_td_1[2]} {rgmii_td_1[3]} rgmii_tx_ctl_1}]
set_output_delay -clock RGMII_TXC_1 -clock_fall -max -add_delay 1.000 [get_ports {{rgmii_td_1[0]} {rgmii_td_1[1]} {rgmii_td_1[2]} {rgmii_td_1[3]} rgmii_tx_ctl_1}]

set_output_delay -clock RGMII_TXC_2 -min -add_delay -0.500 [get_ports {{rgmii_td_2[0]} {rgmii_td_2[1]} {rgmii_td_2[2]} {rgmii_td_2[3]} rgmii_tx_ctl_2}]
set_output_delay -clock RGMII_TXC_2 -max -add_delay 1.000 [get_ports {{rgmii_td_2[0]} {rgmii_td_2[1]} {rgmii_td_2[2]} {rgmii_td_2[3]} rgmii_tx_ctl_2}]
set_output_delay -clock RGMII_TXC_2 -clock_fall -min -add_delay -0.500 [get_ports {{rgmii_td_2[0]} {rgmii_td_2[1]} {rgmii_td_2[2]} {rgmii_td_2[3]} rgmii_tx_ctl_2}]
set_output_delay -clock RGMII_TXC_2 -clock_fall -max -add_delay 1.000 [get_ports {{rgmii_td_2[0]} {rgmii_td_2[1]} {rgmii_td_2[2]} {rgmii_td_2[3]} rgmii_tx_ctl_2}]

set_output_delay -clock RGMII_TXC_3 -min -add_delay -0.500 [get_ports {{rgmii_td_3[0]} {rgmii_td_3[1]} {rgmii_td_3[2]} {rgmii_td_3[3]} rgmii_tx_ctl_3}]
set_output_delay -clock RGMII_TXC_3 -max -add_delay 1.000 [get_ports {{rgmii_td_3[0]} {rgmii_td_3[1]} {rgmii_td_3[2]} {rgmii_td_3[3]} rgmii_tx_ctl_3}]
set_output_delay -clock RGMII_TXC_3 -clock_fall -min -add_delay -0.500 [get_ports {{rgmii_td_3[0]} {rgmii_td_3[1]} {rgmii_td_3[2]} {rgmii_td_3[3]} rgmii_tx_ctl_3}]
set_output_delay -clock RGMII_TXC_3 -clock_fall -max -add_delay 1.000 [get_ports {{rgmii_td_3[0]} {rgmii_td_3[1]} {rgmii_td_3[2]} {rgmii_td_3[3]} rgmii_tx_ctl_3}]

#set_input_delay -clock rgmii_rxc -min -1.000 [get_ports {rgmii_rx_ctl {rgmii_rd[0]} {rgmii_rd[1]} {rgmii_rd[2]} {rgmii_rd[3]}}] -add_delay
#set_input_delay -clock rgmii_rxc -max -2.600 [get_ports {rgmii_rx_ctl {rgmii_rd[0]} {rgmii_rd[1]} {rgmii_rd[2]} {rgmii_rd[3]}}] -add_delay

#set_property DELAY_VALUE 500 [get_cells rgmii_td_0[0]]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_0[1]]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_0[2]]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_0[3]]
#set_property DELAY_VALUE 500 [get_cells rgmii_tx_ctl_0]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_1[0]]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_1[1]]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_1[2]]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_1[3]]
#set_property DELAY_VALUE 500 [get_cells rgmii_tx_ctl_1]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_2[0]]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_2[1]]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_2[2]]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_2[3]]
#set_property DELAY_VALUE 500 [get_cells rgmii_tx_ctl_2]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_3[0]]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_3[1]]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_3[2]]
#set_property DELAY_VALUE 500 [get_cells rgmii_td_3[3]]
#set_property DELAY_VALUE 500 [get_cells rgmii_tx_ctl_3]




connect_debug_port u_ila_0/probe0 [get_nets [list {gmii_txd[0]} {gmii_txd[1]} {gmii_txd[2]} {gmii_txd[3]} {gmii_txd[4]} {gmii_txd[5]} {gmii_txd[6]} {gmii_txd[7]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list gmii_tx_en]]







connect_debug_port u_ila_0/probe0 [get_nets [list {um/l2Switch_conf/switch_rule_srcMAC[2]_9[0]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[1]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[2]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[3]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[4]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[5]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[6]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[7]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[8]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[9]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[10]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[11]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[12]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[13]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[14]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[15]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[16]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[17]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[18]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[19]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[20]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[21]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[22]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[23]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[24]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[25]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[26]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[27]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[28]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[29]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[30]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[31]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[32]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[33]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[34]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[35]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[36]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[37]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[38]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[39]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[40]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[41]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[42]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[43]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[44]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[45]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[46]} {um/l2Switch_conf/switch_rule_srcMAC[2]_9[47]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {um/l2Switch_conf/switch_rule_srcMAC[1]_17[0]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[1]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[2]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[3]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[4]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[5]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[6]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[7]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[8]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[9]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[10]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[11]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[12]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[13]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[14]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[15]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[16]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[17]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[18]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[19]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[20]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[21]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[22]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[23]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[24]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[25]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[26]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[27]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[28]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[29]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[30]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[31]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[32]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[33]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[34]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[35]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[36]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[37]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[38]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[39]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[40]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[41]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[42]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[43]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[44]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[45]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[46]} {um/l2Switch_conf/switch_rule_srcMAC[1]_17[47]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {um/l2Switch_conf/switch_rule_srcMAC[0]_13[0]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[1]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[2]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[3]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[4]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[5]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[6]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[7]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[8]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[9]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[10]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[11]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[12]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[13]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[14]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[15]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[16]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[17]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[18]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[19]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[20]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[21]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[22]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[23]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[24]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[25]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[26]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[27]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[28]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[29]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[30]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[31]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[32]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[33]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[34]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[35]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[36]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[37]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[38]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[39]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[40]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[41]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[42]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[43]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[44]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[45]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[46]} {um/l2Switch_conf/switch_rule_srcMAC[0]_13[47]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {um/l2Switch_conf/switch_rule_srcMAC[3]_21[0]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[1]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[2]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[3]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[4]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[5]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[6]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[7]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[8]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[9]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[10]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[11]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[12]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[13]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[14]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[15]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[16]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[17]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[18]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[19]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[20]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[21]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[22]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[23]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[24]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[25]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[26]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[27]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[28]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[29]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[30]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[31]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[32]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[33]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[34]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[35]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[36]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[37]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[38]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[39]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[40]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[41]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[42]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[43]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[44]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[45]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[46]} {um/l2Switch_conf/switch_rule_srcMAC[3]_21[47]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {um/l2Switch_conf/switch_rule_dstMAC[0]_15[0]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[1]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[2]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[3]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[4]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[5]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[6]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[7]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[8]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[9]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[10]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[11]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[12]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[13]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[14]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[15]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[16]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[17]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[18]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[19]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[20]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[21]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[22]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[23]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[24]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[25]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[26]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[27]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[28]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[29]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[30]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[31]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[32]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[33]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[34]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[35]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[36]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[37]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[38]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[39]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[40]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[41]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[42]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[43]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[44]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[45]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[46]} {um/l2Switch_conf/switch_rule_dstMAC[0]_15[47]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {um/l2Switch_conf/switch_rule_dstMAC[2]_11[0]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[1]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[2]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[3]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[4]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[5]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[6]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[7]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[8]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[9]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[10]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[11]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[12]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[13]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[14]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[15]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[16]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[17]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[18]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[19]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[20]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[21]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[22]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[23]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[24]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[25]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[26]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[27]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[28]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[29]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[30]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[31]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[32]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[33]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[34]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[35]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[36]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[37]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[38]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[39]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[40]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[41]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[42]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[43]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[44]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[45]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[46]} {um/l2Switch_conf/switch_rule_dstMAC[2]_11[47]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {um/l2Switch_conf/switch_rule_dstMAC[3]_23[0]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[1]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[2]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[3]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[4]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[5]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[6]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[7]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[8]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[9]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[10]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[11]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[12]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[13]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[14]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[15]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[16]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[17]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[18]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[19]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[20]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[21]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[22]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[23]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[24]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[25]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[26]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[27]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[28]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[29]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[30]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[31]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[32]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[33]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[34]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[35]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[36]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[37]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[38]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[39]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[40]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[41]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[42]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[43]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[44]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[45]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[46]} {um/l2Switch_conf/switch_rule_dstMAC[3]_23[47]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {um/l2Switch_conf/switch_rule_dstMAC[1]_19[0]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[1]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[2]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[3]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[4]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[5]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[6]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[7]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[8]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[9]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[10]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[11]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[12]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[13]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[14]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[15]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[16]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[17]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[18]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[19]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[20]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[21]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[22]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[23]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[24]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[25]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[26]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[27]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[28]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[29]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[30]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[31]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[32]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[33]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[34]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[35]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[36]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[37]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[38]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[39]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[40]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[41]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[42]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[43]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[44]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[45]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[46]} {um/l2Switch_conf/switch_rule_dstMAC[1]_19[47]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {um/l2Switch_conf/switch_rule_speed[0]_12[0]} {um/l2Switch_conf/switch_rule_speed[0]_12[1]} {um/l2Switch_conf/switch_rule_speed[0]_12[2]} {um/l2Switch_conf/switch_rule_speed[0]_12[3]} {um/l2Switch_conf/switch_rule_speed[0]_12[4]} {um/l2Switch_conf/switch_rule_speed[0]_12[5]} {um/l2Switch_conf/switch_rule_speed[0]_12[6]} {um/l2Switch_conf/switch_rule_speed[0]_12[7]} {um/l2Switch_conf/switch_rule_speed[0]_12[8]} {um/l2Switch_conf/switch_rule_speed[0]_12[9]} {um/l2Switch_conf/switch_rule_speed[0]_12[10]} {um/l2Switch_conf/switch_rule_speed[0]_12[11]} {um/l2Switch_conf/switch_rule_speed[0]_12[12]} {um/l2Switch_conf/switch_rule_speed[0]_12[13]} {um/l2Switch_conf/switch_rule_speed[0]_12[14]} {um/l2Switch_conf/switch_rule_speed[0]_12[15]}]]
connect_debug_port u_ila_0/probe20 [get_nets [list {um/l2Switch_conf/switch_rule_speed[1]_16[0]} {um/l2Switch_conf/switch_rule_speed[1]_16[1]} {um/l2Switch_conf/switch_rule_speed[1]_16[2]} {um/l2Switch_conf/switch_rule_speed[1]_16[3]} {um/l2Switch_conf/switch_rule_speed[1]_16[4]} {um/l2Switch_conf/switch_rule_speed[1]_16[5]} {um/l2Switch_conf/switch_rule_speed[1]_16[6]} {um/l2Switch_conf/switch_rule_speed[1]_16[7]} {um/l2Switch_conf/switch_rule_speed[1]_16[8]} {um/l2Switch_conf/switch_rule_speed[1]_16[9]} {um/l2Switch_conf/switch_rule_speed[1]_16[10]} {um/l2Switch_conf/switch_rule_speed[1]_16[11]} {um/l2Switch_conf/switch_rule_speed[1]_16[12]} {um/l2Switch_conf/switch_rule_speed[1]_16[13]} {um/l2Switch_conf/switch_rule_speed[1]_16[14]} {um/l2Switch_conf/switch_rule_speed[1]_16[15]}]]
connect_debug_port u_ila_0/probe21 [get_nets [list {um/l2Switch_conf/switch_rule_speed[2]_8[0]} {um/l2Switch_conf/switch_rule_speed[2]_8[1]} {um/l2Switch_conf/switch_rule_speed[2]_8[2]} {um/l2Switch_conf/switch_rule_speed[2]_8[3]} {um/l2Switch_conf/switch_rule_speed[2]_8[4]} {um/l2Switch_conf/switch_rule_speed[2]_8[5]} {um/l2Switch_conf/switch_rule_speed[2]_8[6]} {um/l2Switch_conf/switch_rule_speed[2]_8[7]} {um/l2Switch_conf/switch_rule_speed[2]_8[8]} {um/l2Switch_conf/switch_rule_speed[2]_8[9]} {um/l2Switch_conf/switch_rule_speed[2]_8[10]} {um/l2Switch_conf/switch_rule_speed[2]_8[11]} {um/l2Switch_conf/switch_rule_speed[2]_8[12]} {um/l2Switch_conf/switch_rule_speed[2]_8[13]} {um/l2Switch_conf/switch_rule_speed[2]_8[14]} {um/l2Switch_conf/switch_rule_speed[2]_8[15]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list {um/l2Switch_conf/switch_rule_speed[3]_20[0]} {um/l2Switch_conf/switch_rule_speed[3]_20[1]} {um/l2Switch_conf/switch_rule_speed[3]_20[2]} {um/l2Switch_conf/switch_rule_speed[3]_20[3]} {um/l2Switch_conf/switch_rule_speed[3]_20[4]} {um/l2Switch_conf/switch_rule_speed[3]_20[5]} {um/l2Switch_conf/switch_rule_speed[3]_20[6]} {um/l2Switch_conf/switch_rule_speed[3]_20[7]} {um/l2Switch_conf/switch_rule_speed[3]_20[8]} {um/l2Switch_conf/switch_rule_speed[3]_20[9]} {um/l2Switch_conf/switch_rule_speed[3]_20[10]} {um/l2Switch_conf/switch_rule_speed[3]_20[11]} {um/l2Switch_conf/switch_rule_speed[3]_20[12]} {um/l2Switch_conf/switch_rule_speed[3]_20[13]} {um/l2Switch_conf/switch_rule_speed[3]_20[14]} {um/l2Switch_conf/switch_rule_speed[3]_20[15]}]]
connect_debug_port u_ila_0/probe23 [get_nets [list {um/l2Switch_conf/switch_rule_valid[0]_14}]]
connect_debug_port u_ila_0/probe24 [get_nets [list {um/l2Switch_conf/switch_rule_valid[1]_18}]]
connect_debug_port u_ila_0/probe25 [get_nets [list {um/l2Switch_conf/switch_rule_valid[2]_10}]]
connect_debug_port u_ila_0/probe26 [get_nets [list {um/l2Switch_conf/switch_rule_valid[3]_22}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {um/l2Switch_conf/switch_rule_valid[4]_26}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {um/l2Switch_conf/switch_rule_valid[5]_30}]]
connect_debug_port u_ila_0/probe29 [get_nets [list {um/l2Switch_conf/switch_rule_valid[6]_34}]]
connect_debug_port u_ila_0/probe30 [get_nets [list {um/l2Switch_conf/switch_rule_valid[7]_38}]]



connect_debug_port u_ila_0/probe3 [get_nets [list {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[0]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[1]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[2]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[3]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[4]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[5]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[6]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[7]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[8]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[9]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[10]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[11]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[12]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[13]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[14]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[0]_31[15]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[0]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[1]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[2]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[3]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[4]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[5]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[6]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[7]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[8]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[9]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[10]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[11]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[12]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[13]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[14]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[3]_28[15]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[0]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[1]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[2]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[3]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[4]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[5]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[6]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[7]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[8]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[9]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[10]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[11]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[12]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[13]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[14]} {um/pktLimit_delay/lookQoSTable/switch_rule_speed[12]_19[15]}]]




connect_debug_port u_ila_0/probe0 [get_nets [list {gmii2pkt_4port/cnt_pkt_frGmii_0[0]} {gmii2pkt_4port/cnt_pkt_frGmii_0[1]} {gmii2pkt_4port/cnt_pkt_frGmii_0[2]} {gmii2pkt_4port/cnt_pkt_frGmii_0[3]} {gmii2pkt_4port/cnt_pkt_frGmii_0[4]} {gmii2pkt_4port/cnt_pkt_frGmii_0[5]} {gmii2pkt_4port/cnt_pkt_frGmii_0[6]} {gmii2pkt_4port/cnt_pkt_frGmii_0[7]} {gmii2pkt_4port/cnt_pkt_frGmii_0[8]} {gmii2pkt_4port/cnt_pkt_frGmii_0[9]} {gmii2pkt_4port/cnt_pkt_frGmii_0[10]} {gmii2pkt_4port/cnt_pkt_frGmii_0[11]} {gmii2pkt_4port/cnt_pkt_frGmii_0[12]} {gmii2pkt_4port/cnt_pkt_frGmii_0[13]} {gmii2pkt_4port/cnt_pkt_frGmii_0[14]} {gmii2pkt_4port/cnt_pkt_frGmii_0[15]} {gmii2pkt_4port/cnt_pkt_frGmii_0[16]} {gmii2pkt_4port/cnt_pkt_frGmii_0[17]} {gmii2pkt_4port/cnt_pkt_frGmii_0[18]} {gmii2pkt_4port/cnt_pkt_frGmii_0[19]} {gmii2pkt_4port/cnt_pkt_frGmii_0[20]} {gmii2pkt_4port/cnt_pkt_frGmii_0[21]} {gmii2pkt_4port/cnt_pkt_frGmii_0[22]} {gmii2pkt_4port/cnt_pkt_frGmii_0[23]} {gmii2pkt_4port/cnt_pkt_frGmii_0[24]} {gmii2pkt_4port/cnt_pkt_frGmii_0[25]} {gmii2pkt_4port/cnt_pkt_frGmii_0[26]} {gmii2pkt_4port/cnt_pkt_frGmii_0[27]} {gmii2pkt_4port/cnt_pkt_frGmii_0[28]} {gmii2pkt_4port/cnt_pkt_frGmii_0[29]} {gmii2pkt_4port/cnt_pkt_frGmii_0[30]} {gmii2pkt_4port/cnt_pkt_frGmii_0[31]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {pkt2gmii_4port/cnt_pkt_toGmii_0[0]} {pkt2gmii_4port/cnt_pkt_toGmii_0[1]} {pkt2gmii_4port/cnt_pkt_toGmii_0[2]} {pkt2gmii_4port/cnt_pkt_toGmii_0[3]} {pkt2gmii_4port/cnt_pkt_toGmii_0[4]} {pkt2gmii_4port/cnt_pkt_toGmii_0[5]} {pkt2gmii_4port/cnt_pkt_toGmii_0[6]} {pkt2gmii_4port/cnt_pkt_toGmii_0[7]} {pkt2gmii_4port/cnt_pkt_toGmii_0[8]} {pkt2gmii_4port/cnt_pkt_toGmii_0[9]} {pkt2gmii_4port/cnt_pkt_toGmii_0[10]} {pkt2gmii_4port/cnt_pkt_toGmii_0[11]} {pkt2gmii_4port/cnt_pkt_toGmii_0[12]} {pkt2gmii_4port/cnt_pkt_toGmii_0[13]} {pkt2gmii_4port/cnt_pkt_toGmii_0[14]} {pkt2gmii_4port/cnt_pkt_toGmii_0[15]} {pkt2gmii_4port/cnt_pkt_toGmii_0[16]} {pkt2gmii_4port/cnt_pkt_toGmii_0[17]} {pkt2gmii_4port/cnt_pkt_toGmii_0[18]} {pkt2gmii_4port/cnt_pkt_toGmii_0[19]} {pkt2gmii_4port/cnt_pkt_toGmii_0[20]} {pkt2gmii_4port/cnt_pkt_toGmii_0[21]} {pkt2gmii_4port/cnt_pkt_toGmii_0[22]} {pkt2gmii_4port/cnt_pkt_toGmii_0[23]} {pkt2gmii_4port/cnt_pkt_toGmii_0[24]} {pkt2gmii_4port/cnt_pkt_toGmii_0[25]} {pkt2gmii_4port/cnt_pkt_toGmii_0[26]} {pkt2gmii_4port/cnt_pkt_toGmii_0[27]} {pkt2gmii_4port/cnt_pkt_toGmii_0[28]} {pkt2gmii_4port/cnt_pkt_toGmii_0[29]} {pkt2gmii_4port/cnt_pkt_toGmii_0[30]} {pkt2gmii_4port/cnt_pkt_toGmii_0[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {pkt2gmii_4port/cnt_pkt_toGmii_discard[0]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[1]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[2]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[3]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[4]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[5]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[6]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[7]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[8]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[9]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[10]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[11]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[12]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[13]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[14]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[15]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[16]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[17]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[18]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[19]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[20]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[21]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[22]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[23]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[24]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[25]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[26]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[27]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[28]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[29]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[30]} {pkt2gmii_4port/cnt_pkt_toGmii_discard[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {um/l2Switch/cnt_pkt_l2switch_1[0]} {um/l2Switch/cnt_pkt_l2switch_1[1]} {um/l2Switch/cnt_pkt_l2switch_1[2]} {um/l2Switch/cnt_pkt_l2switch_1[3]} {um/l2Switch/cnt_pkt_l2switch_1[4]} {um/l2Switch/cnt_pkt_l2switch_1[5]} {um/l2Switch/cnt_pkt_l2switch_1[6]} {um/l2Switch/cnt_pkt_l2switch_1[7]} {um/l2Switch/cnt_pkt_l2switch_1[8]} {um/l2Switch/cnt_pkt_l2switch_1[9]} {um/l2Switch/cnt_pkt_l2switch_1[10]} {um/l2Switch/cnt_pkt_l2switch_1[11]} {um/l2Switch/cnt_pkt_l2switch_1[12]} {um/l2Switch/cnt_pkt_l2switch_1[13]} {um/l2Switch/cnt_pkt_l2switch_1[14]} {um/l2Switch/cnt_pkt_l2switch_1[15]} {um/l2Switch/cnt_pkt_l2switch_1[16]} {um/l2Switch/cnt_pkt_l2switch_1[17]} {um/l2Switch/cnt_pkt_l2switch_1[18]} {um/l2Switch/cnt_pkt_l2switch_1[19]} {um/l2Switch/cnt_pkt_l2switch_1[20]} {um/l2Switch/cnt_pkt_l2switch_1[21]} {um/l2Switch/cnt_pkt_l2switch_1[22]} {um/l2Switch/cnt_pkt_l2switch_1[23]} {um/l2Switch/cnt_pkt_l2switch_1[24]} {um/l2Switch/cnt_pkt_l2switch_1[25]} {um/l2Switch/cnt_pkt_l2switch_1[26]} {um/l2Switch/cnt_pkt_l2switch_1[27]} {um/l2Switch/cnt_pkt_l2switch_1[28]} {um/l2Switch/cnt_pkt_l2switch_1[29]} {um/l2Switch/cnt_pkt_l2switch_1[30]} {um/l2Switch/cnt_pkt_l2switch_1[31]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {um/l2Switch/cnt_pkt_l2switch_0[0]} {um/l2Switch/cnt_pkt_l2switch_0[1]} {um/l2Switch/cnt_pkt_l2switch_0[2]} {um/l2Switch/cnt_pkt_l2switch_0[3]} {um/l2Switch/cnt_pkt_l2switch_0[4]} {um/l2Switch/cnt_pkt_l2switch_0[5]} {um/l2Switch/cnt_pkt_l2switch_0[6]} {um/l2Switch/cnt_pkt_l2switch_0[7]} {um/l2Switch/cnt_pkt_l2switch_0[8]} {um/l2Switch/cnt_pkt_l2switch_0[9]} {um/l2Switch/cnt_pkt_l2switch_0[10]} {um/l2Switch/cnt_pkt_l2switch_0[11]} {um/l2Switch/cnt_pkt_l2switch_0[12]} {um/l2Switch/cnt_pkt_l2switch_0[13]} {um/l2Switch/cnt_pkt_l2switch_0[14]} {um/l2Switch/cnt_pkt_l2switch_0[15]} {um/l2Switch/cnt_pkt_l2switch_0[16]} {um/l2Switch/cnt_pkt_l2switch_0[17]} {um/l2Switch/cnt_pkt_l2switch_0[18]} {um/l2Switch/cnt_pkt_l2switch_0[19]} {um/l2Switch/cnt_pkt_l2switch_0[20]} {um/l2Switch/cnt_pkt_l2switch_0[21]} {um/l2Switch/cnt_pkt_l2switch_0[22]} {um/l2Switch/cnt_pkt_l2switch_0[23]} {um/l2Switch/cnt_pkt_l2switch_0[24]} {um/l2Switch/cnt_pkt_l2switch_0[25]} {um/l2Switch/cnt_pkt_l2switch_0[26]} {um/l2Switch/cnt_pkt_l2switch_0[27]} {um/l2Switch/cnt_pkt_l2switch_0[28]} {um/l2Switch/cnt_pkt_l2switch_0[29]} {um/l2Switch/cnt_pkt_l2switch_0[30]} {um/l2Switch/cnt_pkt_l2switch_0[31]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {um/l2Switch/cnt_pkt_l2switch_2[0]} {um/l2Switch/cnt_pkt_l2switch_2[1]} {um/l2Switch/cnt_pkt_l2switch_2[2]} {um/l2Switch/cnt_pkt_l2switch_2[3]} {um/l2Switch/cnt_pkt_l2switch_2[4]} {um/l2Switch/cnt_pkt_l2switch_2[5]} {um/l2Switch/cnt_pkt_l2switch_2[6]} {um/l2Switch/cnt_pkt_l2switch_2[7]} {um/l2Switch/cnt_pkt_l2switch_2[8]} {um/l2Switch/cnt_pkt_l2switch_2[9]} {um/l2Switch/cnt_pkt_l2switch_2[10]} {um/l2Switch/cnt_pkt_l2switch_2[11]} {um/l2Switch/cnt_pkt_l2switch_2[12]} {um/l2Switch/cnt_pkt_l2switch_2[13]} {um/l2Switch/cnt_pkt_l2switch_2[14]} {um/l2Switch/cnt_pkt_l2switch_2[15]} {um/l2Switch/cnt_pkt_l2switch_2[16]} {um/l2Switch/cnt_pkt_l2switch_2[17]} {um/l2Switch/cnt_pkt_l2switch_2[18]} {um/l2Switch/cnt_pkt_l2switch_2[19]} {um/l2Switch/cnt_pkt_l2switch_2[20]} {um/l2Switch/cnt_pkt_l2switch_2[21]} {um/l2Switch/cnt_pkt_l2switch_2[22]} {um/l2Switch/cnt_pkt_l2switch_2[23]} {um/l2Switch/cnt_pkt_l2switch_2[24]} {um/l2Switch/cnt_pkt_l2switch_2[25]} {um/l2Switch/cnt_pkt_l2switch_2[26]} {um/l2Switch/cnt_pkt_l2switch_2[27]} {um/l2Switch/cnt_pkt_l2switch_2[28]} {um/l2Switch/cnt_pkt_l2switch_2[29]} {um/l2Switch/cnt_pkt_l2switch_2[30]} {um/l2Switch/cnt_pkt_l2switch_2[31]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[0]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[1]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[2]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[3]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[4]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[5]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[6]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[7]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[8]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[9]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[10]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[11]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[12]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[13]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[14]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[15]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[16]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[17]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[18]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[19]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[20]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[21]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[22]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[23]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[24]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[25]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[26]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[27]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[28]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[29]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[30]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_fr0[31]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {um/l2Switch/switch_rule[3]__0[0]} {um/l2Switch/switch_rule[3]__0[1]} {um/l2Switch/switch_rule[3]__0[2]} {um/l2Switch/switch_rule[3]__0[3]} {um/l2Switch/switch_rule[3]__0[4]} {um/l2Switch/switch_rule[3]__0[5]} {um/l2Switch/switch_rule[3]__0[6]} {um/l2Switch/switch_rule[3]__0[7]} {um/l2Switch/switch_rule[3]__0[8]} {um/l2Switch/switch_rule[3]__0[9]} {um/l2Switch/switch_rule[3]__0[10]} {um/l2Switch/switch_rule[3]__0[11]} {um/l2Switch/switch_rule[3]__0[12]} {um/l2Switch/switch_rule[3]__0[13]} {um/l2Switch/switch_rule[3]__0[14]} {um/l2Switch/switch_rule[3]__0[15]} {um/l2Switch/switch_rule[3]__0[16]} {um/l2Switch/switch_rule[3]__0[17]} {um/l2Switch/switch_rule[3]__0[18]} {um/l2Switch/switch_rule[3]__0[19]} {um/l2Switch/switch_rule[3]__0[20]} {um/l2Switch/switch_rule[3]__0[21]} {um/l2Switch/switch_rule[3]__0[22]} {um/l2Switch/switch_rule[3]__0[23]} {um/l2Switch/switch_rule[3]__0[24]} {um/l2Switch/switch_rule[3]__0[25]} {um/l2Switch/switch_rule[3]__0[26]} {um/l2Switch/switch_rule[3]__0[27]} {um/l2Switch/switch_rule[3]__0[28]} {um/l2Switch/switch_rule[3]__0[29]} {um/l2Switch/switch_rule[3]__0[30]} {um/l2Switch/switch_rule[3]__0[31]} {um/l2Switch/switch_rule[3]__0[32]} {um/l2Switch/switch_rule[3]__0[33]} {um/l2Switch/switch_rule[3]__0[34]} {um/l2Switch/switch_rule[3]__0[35]} {um/l2Switch/switch_rule[3]__0[36]} {um/l2Switch/switch_rule[3]__0[37]} {um/l2Switch/switch_rule[3]__0[38]} {um/l2Switch/switch_rule[3]__0[39]} {um/l2Switch/switch_rule[3]__0[40]} {um/l2Switch/switch_rule[3]__0[41]} {um/l2Switch/switch_rule[3]__0[42]} {um/l2Switch/switch_rule[3]__0[43]} {um/l2Switch/switch_rule[3]__0[44]} {um/l2Switch/switch_rule[3]__0[45]} {um/l2Switch/switch_rule[3]__0[46]} {um/l2Switch/switch_rule[3]__0[47]} {um/l2Switch/switch_rule[3]__0[48]} {um/l2Switch/switch_rule[3]__0[49]} {um/l2Switch/switch_rule[3]__0[50]} {um/l2Switch/switch_rule[3]__0[51]} {um/l2Switch/switch_rule[3]__0[52]} {um/l2Switch/switch_rule[3]__0[53]} {um/l2Switch/switch_rule[3]__0[54]} {um/l2Switch/switch_rule[3]__0[55]} {um/l2Switch/switch_rule[3]__0[56]} {um/l2Switch/switch_rule[3]__0[57]} {um/l2Switch/switch_rule[3]__0[58]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[0]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[1]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[2]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[3]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[4]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[5]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[6]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[7]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[8]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[9]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[10]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[11]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[12]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[13]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[14]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[15]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[16]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[17]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[18]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[19]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[20]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[21]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[22]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[23]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[24]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[25]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[26]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[27]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[28]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[29]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[30]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0[31]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[0]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[1]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[2]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[3]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[4]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[5]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[6]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[7]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[8]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[9]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[10]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[11]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[12]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[13]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[14]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[15]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[16]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[17]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[18]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[19]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[20]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[21]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[22]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[23]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[24]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[25]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[26]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[27]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[28]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[29]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[30]} {um/pktLimit_delay/delayPkt/cnt_pkt_delay_to0_discard[31]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {um/l2Switch/switch_rule[2]__0[0]} {um/l2Switch/switch_rule[2]__0[1]} {um/l2Switch/switch_rule[2]__0[2]} {um/l2Switch/switch_rule[2]__0[3]} {um/l2Switch/switch_rule[2]__0[4]} {um/l2Switch/switch_rule[2]__0[5]} {um/l2Switch/switch_rule[2]__0[6]} {um/l2Switch/switch_rule[2]__0[7]} {um/l2Switch/switch_rule[2]__0[8]} {um/l2Switch/switch_rule[2]__0[9]} {um/l2Switch/switch_rule[2]__0[10]} {um/l2Switch/switch_rule[2]__0[11]} {um/l2Switch/switch_rule[2]__0[12]} {um/l2Switch/switch_rule[2]__0[13]} {um/l2Switch/switch_rule[2]__0[14]} {um/l2Switch/switch_rule[2]__0[15]} {um/l2Switch/switch_rule[2]__0[16]} {um/l2Switch/switch_rule[2]__0[17]} {um/l2Switch/switch_rule[2]__0[18]} {um/l2Switch/switch_rule[2]__0[19]} {um/l2Switch/switch_rule[2]__0[20]} {um/l2Switch/switch_rule[2]__0[21]} {um/l2Switch/switch_rule[2]__0[22]} {um/l2Switch/switch_rule[2]__0[23]} {um/l2Switch/switch_rule[2]__0[24]} {um/l2Switch/switch_rule[2]__0[25]} {um/l2Switch/switch_rule[2]__0[26]} {um/l2Switch/switch_rule[2]__0[27]} {um/l2Switch/switch_rule[2]__0[28]} {um/l2Switch/switch_rule[2]__0[29]} {um/l2Switch/switch_rule[2]__0[30]} {um/l2Switch/switch_rule[2]__0[31]} {um/l2Switch/switch_rule[2]__0[32]} {um/l2Switch/switch_rule[2]__0[33]} {um/l2Switch/switch_rule[2]__0[34]} {um/l2Switch/switch_rule[2]__0[35]} {um/l2Switch/switch_rule[2]__0[36]} {um/l2Switch/switch_rule[2]__0[37]} {um/l2Switch/switch_rule[2]__0[38]} {um/l2Switch/switch_rule[2]__0[39]} {um/l2Switch/switch_rule[2]__0[40]} {um/l2Switch/switch_rule[2]__0[41]} {um/l2Switch/switch_rule[2]__0[42]} {um/l2Switch/switch_rule[2]__0[43]} {um/l2Switch/switch_rule[2]__0[44]} {um/l2Switch/switch_rule[2]__0[45]} {um/l2Switch/switch_rule[2]__0[46]} {um/l2Switch/switch_rule[2]__0[47]} {um/l2Switch/switch_rule[2]__0[48]} {um/l2Switch/switch_rule[2]__0[49]} {um/l2Switch/switch_rule[2]__0[50]} {um/l2Switch/switch_rule[2]__0[51]} {um/l2Switch/switch_rule[2]__0[52]} {um/l2Switch/switch_rule[2]__0[53]} {um/l2Switch/switch_rule[2]__0[54]} {um/l2Switch/switch_rule[2]__0[55]} {um/l2Switch/switch_rule[2]__0[56]} {um/l2Switch/switch_rule[2]__0[57]} {um/l2Switch/switch_rule[2]__0[58]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {um/l2Switch/switch_rule[1]__0[0]} {um/l2Switch/switch_rule[1]__0[1]} {um/l2Switch/switch_rule[1]__0[2]} {um/l2Switch/switch_rule[1]__0[3]} {um/l2Switch/switch_rule[1]__0[4]} {um/l2Switch/switch_rule[1]__0[5]} {um/l2Switch/switch_rule[1]__0[6]} {um/l2Switch/switch_rule[1]__0[7]} {um/l2Switch/switch_rule[1]__0[8]} {um/l2Switch/switch_rule[1]__0[9]} {um/l2Switch/switch_rule[1]__0[10]} {um/l2Switch/switch_rule[1]__0[11]} {um/l2Switch/switch_rule[1]__0[12]} {um/l2Switch/switch_rule[1]__0[13]} {um/l2Switch/switch_rule[1]__0[14]} {um/l2Switch/switch_rule[1]__0[15]} {um/l2Switch/switch_rule[1]__0[16]} {um/l2Switch/switch_rule[1]__0[17]} {um/l2Switch/switch_rule[1]__0[18]} {um/l2Switch/switch_rule[1]__0[19]} {um/l2Switch/switch_rule[1]__0[20]} {um/l2Switch/switch_rule[1]__0[21]} {um/l2Switch/switch_rule[1]__0[22]} {um/l2Switch/switch_rule[1]__0[23]} {um/l2Switch/switch_rule[1]__0[24]} {um/l2Switch/switch_rule[1]__0[25]} {um/l2Switch/switch_rule[1]__0[26]} {um/l2Switch/switch_rule[1]__0[27]} {um/l2Switch/switch_rule[1]__0[28]} {um/l2Switch/switch_rule[1]__0[29]} {um/l2Switch/switch_rule[1]__0[30]} {um/l2Switch/switch_rule[1]__0[31]} {um/l2Switch/switch_rule[1]__0[32]} {um/l2Switch/switch_rule[1]__0[33]} {um/l2Switch/switch_rule[1]__0[34]} {um/l2Switch/switch_rule[1]__0[35]} {um/l2Switch/switch_rule[1]__0[36]} {um/l2Switch/switch_rule[1]__0[37]} {um/l2Switch/switch_rule[1]__0[38]} {um/l2Switch/switch_rule[1]__0[39]} {um/l2Switch/switch_rule[1]__0[40]} {um/l2Switch/switch_rule[1]__0[41]} {um/l2Switch/switch_rule[1]__0[42]} {um/l2Switch/switch_rule[1]__0[43]} {um/l2Switch/switch_rule[1]__0[44]} {um/l2Switch/switch_rule[1]__0[45]} {um/l2Switch/switch_rule[1]__0[46]} {um/l2Switch/switch_rule[1]__0[47]} {um/l2Switch/switch_rule[1]__0[48]} {um/l2Switch/switch_rule[1]__0[49]} {um/l2Switch/switch_rule[1]__0[50]} {um/l2Switch/switch_rule[1]__0[51]} {um/l2Switch/switch_rule[1]__0[52]} {um/l2Switch/switch_rule[1]__0[53]} {um/l2Switch/switch_rule[1]__0[54]} {um/l2Switch/switch_rule[1]__0[55]} {um/l2Switch/switch_rule[1]__0[56]} {um/l2Switch/switch_rule[1]__0[57]} {um/l2Switch/switch_rule[1]__0[58]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {um/l2Switch/switch_rule[0]__0[0]} {um/l2Switch/switch_rule[0]__0[1]} {um/l2Switch/switch_rule[0]__0[2]} {um/l2Switch/switch_rule[0]__0[3]} {um/l2Switch/switch_rule[0]__0[4]} {um/l2Switch/switch_rule[0]__0[5]} {um/l2Switch/switch_rule[0]__0[6]} {um/l2Switch/switch_rule[0]__0[7]} {um/l2Switch/switch_rule[0]__0[8]} {um/l2Switch/switch_rule[0]__0[9]} {um/l2Switch/switch_rule[0]__0[10]} {um/l2Switch/switch_rule[0]__0[11]} {um/l2Switch/switch_rule[0]__0[12]} {um/l2Switch/switch_rule[0]__0[13]} {um/l2Switch/switch_rule[0]__0[14]} {um/l2Switch/switch_rule[0]__0[15]} {um/l2Switch/switch_rule[0]__0[16]} {um/l2Switch/switch_rule[0]__0[17]} {um/l2Switch/switch_rule[0]__0[18]} {um/l2Switch/switch_rule[0]__0[19]} {um/l2Switch/switch_rule[0]__0[20]} {um/l2Switch/switch_rule[0]__0[21]} {um/l2Switch/switch_rule[0]__0[22]} {um/l2Switch/switch_rule[0]__0[23]} {um/l2Switch/switch_rule[0]__0[24]} {um/l2Switch/switch_rule[0]__0[25]} {um/l2Switch/switch_rule[0]__0[26]} {um/l2Switch/switch_rule[0]__0[27]} {um/l2Switch/switch_rule[0]__0[28]} {um/l2Switch/switch_rule[0]__0[29]} {um/l2Switch/switch_rule[0]__0[30]} {um/l2Switch/switch_rule[0]__0[31]} {um/l2Switch/switch_rule[0]__0[32]} {um/l2Switch/switch_rule[0]__0[33]} {um/l2Switch/switch_rule[0]__0[34]} {um/l2Switch/switch_rule[0]__0[35]} {um/l2Switch/switch_rule[0]__0[36]} {um/l2Switch/switch_rule[0]__0[37]} {um/l2Switch/switch_rule[0]__0[38]} {um/l2Switch/switch_rule[0]__0[39]} {um/l2Switch/switch_rule[0]__0[40]} {um/l2Switch/switch_rule[0]__0[41]} {um/l2Switch/switch_rule[0]__0[42]} {um/l2Switch/switch_rule[0]__0[43]} {um/l2Switch/switch_rule[0]__0[44]} {um/l2Switch/switch_rule[0]__0[45]} {um/l2Switch/switch_rule[0]__0[46]} {um/l2Switch/switch_rule[0]__0[47]} {um/l2Switch/switch_rule[0]__0[48]} {um/l2Switch/switch_rule[0]__0[49]} {um/l2Switch/switch_rule[0]__0[50]} {um/l2Switch/switch_rule[0]__0[51]} {um/l2Switch/switch_rule[0]__0[52]} {um/l2Switch/switch_rule[0]__0[53]} {um/l2Switch/switch_rule[0]__0[54]} {um/l2Switch/switch_rule[0]__0[55]} {um/l2Switch/switch_rule[0]__0[56]} {um/l2Switch/switch_rule[0]__0[57]} {um/l2Switch/switch_rule[0]__0[58]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {um/pktLimit_delay/dout_pkt[0]} {um/pktLimit_delay/dout_pkt[1]} {um/pktLimit_delay/dout_pkt[2]} {um/pktLimit_delay/dout_pkt[3]} {um/pktLimit_delay/dout_pkt[4]} {um/pktLimit_delay/dout_pkt[5]} {um/pktLimit_delay/dout_pkt[6]} {um/pktLimit_delay/dout_pkt[7]} {um/pktLimit_delay/dout_pkt[8]} {um/pktLimit_delay/dout_pkt[9]} {um/pktLimit_delay/dout_pkt[10]} {um/pktLimit_delay/dout_pkt[11]} {um/pktLimit_delay/dout_pkt[12]} {um/pktLimit_delay/dout_pkt[13]} {um/pktLimit_delay/dout_pkt[14]} {um/pktLimit_delay/dout_pkt[15]} {um/pktLimit_delay/dout_pkt[16]} {um/pktLimit_delay/dout_pkt[17]} {um/pktLimit_delay/dout_pkt[18]} {um/pktLimit_delay/dout_pkt[19]} {um/pktLimit_delay/dout_pkt[20]} {um/pktLimit_delay/dout_pkt[21]} {um/pktLimit_delay/dout_pkt[22]} {um/pktLimit_delay/dout_pkt[23]} {um/pktLimit_delay/dout_pkt[24]} {um/pktLimit_delay/dout_pkt[25]} {um/pktLimit_delay/dout_pkt[26]} {um/pktLimit_delay/dout_pkt[27]} {um/pktLimit_delay/dout_pkt[28]} {um/pktLimit_delay/dout_pkt[29]} {um/pktLimit_delay/dout_pkt[30]} {um/pktLimit_delay/dout_pkt[31]} {um/pktLimit_delay/dout_pkt[32]} {um/pktLimit_delay/dout_pkt[33]} {um/pktLimit_delay/dout_pkt[34]} {um/pktLimit_delay/dout_pkt[35]} {um/pktLimit_delay/dout_pkt[36]} {um/pktLimit_delay/dout_pkt[37]} {um/pktLimit_delay/dout_pkt[38]} {um/pktLimit_delay/dout_pkt[39]} {um/pktLimit_delay/dout_pkt[40]} {um/pktLimit_delay/dout_pkt[41]} {um/pktLimit_delay/dout_pkt[42]} {um/pktLimit_delay/dout_pkt[43]} {um/pktLimit_delay/dout_pkt[44]} {um/pktLimit_delay/dout_pkt[45]} {um/pktLimit_delay/dout_pkt[46]} {um/pktLimit_delay/dout_pkt[47]} {um/pktLimit_delay/dout_pkt[48]} {um/pktLimit_delay/dout_pkt[49]} {um/pktLimit_delay/dout_pkt[50]} {um/pktLimit_delay/dout_pkt[51]} {um/pktLimit_delay/dout_pkt[52]} {um/pktLimit_delay/dout_pkt[53]} {um/pktLimit_delay/dout_pkt[54]} {um/pktLimit_delay/dout_pkt[55]} {um/pktLimit_delay/dout_pkt[56]} {um/pktLimit_delay/dout_pkt[57]} {um/pktLimit_delay/dout_pkt[58]} {um/pktLimit_delay/dout_pkt[59]} {um/pktLimit_delay/dout_pkt[60]} {um/pktLimit_delay/dout_pkt[61]} {um/pktLimit_delay/dout_pkt[62]} {um/pktLimit_delay/dout_pkt[63]} {um/pktLimit_delay/dout_pkt[64]} {um/pktLimit_delay/dout_pkt[65]} {um/pktLimit_delay/dout_pkt[66]} {um/pktLimit_delay/dout_pkt[67]} {um/pktLimit_delay/dout_pkt[68]} {um/pktLimit_delay/dout_pkt[69]} {um/pktLimit_delay/dout_pkt[70]} {um/pktLimit_delay/dout_pkt[71]} {um/pktLimit_delay/dout_pkt[72]} {um/pktLimit_delay/dout_pkt[73]} {um/pktLimit_delay/dout_pkt[74]} {um/pktLimit_delay/dout_pkt[75]} {um/pktLimit_delay/dout_pkt[76]} {um/pktLimit_delay/dout_pkt[77]} {um/pktLimit_delay/dout_pkt[78]} {um/pktLimit_delay/dout_pkt[79]} {um/pktLimit_delay/dout_pkt[80]} {um/pktLimit_delay/dout_pkt[81]} {um/pktLimit_delay/dout_pkt[82]} {um/pktLimit_delay/dout_pkt[83]} {um/pktLimit_delay/dout_pkt[84]} {um/pktLimit_delay/dout_pkt[85]} {um/pktLimit_delay/dout_pkt[86]} {um/pktLimit_delay/dout_pkt[87]} {um/pktLimit_delay/dout_pkt[88]} {um/pktLimit_delay/dout_pkt[89]} {um/pktLimit_delay/dout_pkt[90]} {um/pktLimit_delay/dout_pkt[91]} {um/pktLimit_delay/dout_pkt[92]} {um/pktLimit_delay/dout_pkt[93]} {um/pktLimit_delay/dout_pkt[94]} {um/pktLimit_delay/dout_pkt[95]} {um/pktLimit_delay/dout_pkt[96]} {um/pktLimit_delay/dout_pkt[97]} {um/pktLimit_delay/dout_pkt[98]} {um/pktLimit_delay/dout_pkt[99]} {um/pktLimit_delay/dout_pkt[100]} {um/pktLimit_delay/dout_pkt[101]} {um/pktLimit_delay/dout_pkt[102]} {um/pktLimit_delay/dout_pkt[103]} {um/pktLimit_delay/dout_pkt[104]} {um/pktLimit_delay/dout_pkt[105]} {um/pktLimit_delay/dout_pkt[106]} {um/pktLimit_delay/dout_pkt[107]} {um/pktLimit_delay/dout_pkt[108]} {um/pktLimit_delay/dout_pkt[109]} {um/pktLimit_delay/dout_pkt[110]} {um/pktLimit_delay/dout_pkt[111]} {um/pktLimit_delay/dout_pkt[112]} {um/pktLimit_delay/dout_pkt[113]} {um/pktLimit_delay/dout_pkt[114]} {um/pktLimit_delay/dout_pkt[115]} {um/pktLimit_delay/dout_pkt[116]} {um/pktLimit_delay/dout_pkt[117]} {um/pktLimit_delay/dout_pkt[118]} {um/pktLimit_delay/dout_pkt[119]} {um/pktLimit_delay/dout_pkt[120]} {um/pktLimit_delay/dout_pkt[121]} {um/pktLimit_delay/dout_pkt[122]} {um/pktLimit_delay/dout_pkt[123]} {um/pktLimit_delay/dout_pkt[124]} {um/pktLimit_delay/dout_pkt[125]} {um/pktLimit_delay/dout_pkt[126]} {um/pktLimit_delay/dout_pkt[127]} {um/pktLimit_delay/dout_pkt[128]} {um/pktLimit_delay/dout_pkt[129]} {um/pktLimit_delay/dout_pkt[130]} {um/pktLimit_delay/dout_pkt[131]} {um/pktLimit_delay/dout_pkt[132]} {um/pktLimit_delay/dout_pkt[133]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[0]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[1]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[2]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[3]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[4]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[5]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[6]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[7]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[8]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[9]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[10]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[11]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[12]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[13]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[14]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[15]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[16]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[17]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[18]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[19]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[20]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[21]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[22]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[23]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[24]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[25]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[26]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[27]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[28]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[29]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[30]} {um/pktLimit_delay/lookQoSTable/pktLength_inOutPort[31]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {um/pktLimit_delay/delayPkt/state_out__0[0]} {um/pktLimit_delay/delayPkt/state_out__0[1]} {um/pktLimit_delay/delayPkt/state_out__0[2]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {gmii_txd_checkCRC[2][0]} {gmii_txd_checkCRC[2][1]} {gmii_txd_checkCRC[2][2]} {gmii_txd_checkCRC[2][3]} {gmii_txd_checkCRC[2][4]} {gmii_txd_checkCRC[2][5]} {gmii_txd_checkCRC[2][6]} {gmii_txd_checkCRC[2][7]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {pkt_data_um[0]} {pkt_data_um[1]} {pkt_data_um[2]} {pkt_data_um[3]} {pkt_data_um[4]} {pkt_data_um[5]} {pkt_data_um[6]} {pkt_data_um[7]} {pkt_data_um[8]} {pkt_data_um[9]} {pkt_data_um[10]} {pkt_data_um[11]} {pkt_data_um[12]} {pkt_data_um[13]} {pkt_data_um[14]} {pkt_data_um[15]} {pkt_data_um[16]} {pkt_data_um[17]} {pkt_data_um[18]} {pkt_data_um[19]} {pkt_data_um[20]} {pkt_data_um[21]} {pkt_data_um[22]} {pkt_data_um[23]} {pkt_data_um[24]} {pkt_data_um[25]} {pkt_data_um[26]} {pkt_data_um[27]} {pkt_data_um[28]} {pkt_data_um[29]} {pkt_data_um[30]} {pkt_data_um[31]} {pkt_data_um[32]} {pkt_data_um[33]} {pkt_data_um[34]} {pkt_data_um[35]} {pkt_data_um[36]} {pkt_data_um[37]} {pkt_data_um[38]} {pkt_data_um[39]} {pkt_data_um[40]} {pkt_data_um[41]} {pkt_data_um[42]} {pkt_data_um[43]} {pkt_data_um[44]} {pkt_data_um[45]} {pkt_data_um[46]} {pkt_data_um[47]} {pkt_data_um[48]} {pkt_data_um[49]} {pkt_data_um[50]} {pkt_data_um[51]} {pkt_data_um[52]} {pkt_data_um[53]} {pkt_data_um[54]} {pkt_data_um[55]} {pkt_data_um[56]} {pkt_data_um[57]} {pkt_data_um[58]} {pkt_data_um[59]} {pkt_data_um[60]} {pkt_data_um[61]} {pkt_data_um[62]} {pkt_data_um[63]} {pkt_data_um[64]} {pkt_data_um[65]} {pkt_data_um[66]} {pkt_data_um[67]} {pkt_data_um[68]} {pkt_data_um[69]} {pkt_data_um[70]} {pkt_data_um[71]} {pkt_data_um[72]} {pkt_data_um[73]} {pkt_data_um[74]} {pkt_data_um[75]} {pkt_data_um[76]} {pkt_data_um[77]} {pkt_data_um[78]} {pkt_data_um[79]} {pkt_data_um[80]} {pkt_data_um[81]} {pkt_data_um[82]} {pkt_data_um[83]} {pkt_data_um[84]} {pkt_data_um[85]} {pkt_data_um[86]} {pkt_data_um[87]} {pkt_data_um[88]} {pkt_data_um[89]} {pkt_data_um[90]} {pkt_data_um[91]} {pkt_data_um[92]} {pkt_data_um[93]} {pkt_data_um[94]} {pkt_data_um[95]} {pkt_data_um[96]} {pkt_data_um[97]} {pkt_data_um[98]} {pkt_data_um[99]} {pkt_data_um[100]} {pkt_data_um[101]} {pkt_data_um[102]} {pkt_data_um[103]} {pkt_data_um[104]} {pkt_data_um[105]} {pkt_data_um[106]} {pkt_data_um[107]} {pkt_data_um[108]} {pkt_data_um[109]} {pkt_data_um[110]} {pkt_data_um[111]} {pkt_data_um[112]} {pkt_data_um[113]} {pkt_data_um[114]} {pkt_data_um[115]} {pkt_data_um[116]} {pkt_data_um[117]} {pkt_data_um[118]} {pkt_data_um[119]} {pkt_data_um[120]} {pkt_data_um[121]} {pkt_data_um[122]} {pkt_data_um[123]} {pkt_data_um[124]} {pkt_data_um[125]} {pkt_data_um[126]} {pkt_data_um[127]} {pkt_data_um[128]} {pkt_data_um[129]} {pkt_data_um[130]} {pkt_data_um[131]} {pkt_data_um[132]} {pkt_data_um[133]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {gmii_txd_checkCRC[0][0]} {gmii_txd_checkCRC[0][1]} {gmii_txd_checkCRC[0][2]} {gmii_txd_checkCRC[0][3]} {gmii_txd_checkCRC[0][4]} {gmii_txd_checkCRC[0][5]} {gmii_txd_checkCRC[0][6]} {gmii_txd_checkCRC[0][7]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {cntPkt_asynRecvPkt[0][0]} {cntPkt_asynRecvPkt[0][1]} {cntPkt_asynRecvPkt[0][2]} {cntPkt_asynRecvPkt[0][3]} {cntPkt_asynRecvPkt[0][4]} {cntPkt_asynRecvPkt[0][5]} {cntPkt_asynRecvPkt[0][6]} {cntPkt_asynRecvPkt[0][7]} {cntPkt_asynRecvPkt[0][8]} {cntPkt_asynRecvPkt[0][9]} {cntPkt_asynRecvPkt[0][10]} {cntPkt_asynRecvPkt[0][11]} {cntPkt_asynRecvPkt[0][12]} {cntPkt_asynRecvPkt[0][13]} {cntPkt_asynRecvPkt[0][14]} {cntPkt_asynRecvPkt[0][15]} {cntPkt_asynRecvPkt[0][16]} {cntPkt_asynRecvPkt[0][17]} {cntPkt_asynRecvPkt[0][18]} {cntPkt_asynRecvPkt[0][19]} {cntPkt_asynRecvPkt[0][20]} {cntPkt_asynRecvPkt[0][21]} {cntPkt_asynRecvPkt[0][22]} {cntPkt_asynRecvPkt[0][23]} {cntPkt_asynRecvPkt[0][24]} {cntPkt_asynRecvPkt[0][25]} {cntPkt_asynRecvPkt[0][26]} {cntPkt_asynRecvPkt[0][27]} {cntPkt_asynRecvPkt[0][28]} {cntPkt_asynRecvPkt[0][29]} {cntPkt_asynRecvPkt[0][30]} {cntPkt_asynRecvPkt[0][31]}]]
connect_debug_port u_ila_0/probe20 [get_nets [list {gmii_txd_checkCRC[1][0]} {gmii_txd_checkCRC[1][1]} {gmii_txd_checkCRC[1][2]} {gmii_txd_checkCRC[1][3]} {gmii_txd_checkCRC[1][4]} {gmii_txd_checkCRC[1][5]} {gmii_txd_checkCRC[1][6]} {gmii_txd_checkCRC[1][7]}]]
connect_debug_port u_ila_0/probe21 [get_nets [list {gmii_txd_calCRC[2][0]} {gmii_txd_calCRC[2][1]} {gmii_txd_calCRC[2][2]} {gmii_txd_calCRC[2][3]} {gmii_txd_calCRC[2][4]} {gmii_txd_calCRC[2][5]} {gmii_txd_calCRC[2][6]} {gmii_txd_calCRC[2][7]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list {gmii_txd_checkCRC[3][0]} {gmii_txd_checkCRC[3][1]} {gmii_txd_checkCRC[3][2]} {gmii_txd_checkCRC[3][3]} {gmii_txd_checkCRC[3][4]} {gmii_txd_checkCRC[3][5]} {gmii_txd_checkCRC[3][6]} {gmii_txd_checkCRC[3][7]}]]
connect_debug_port u_ila_0/probe23 [get_nets [list {gmii_txd_calCRC[3][0]} {gmii_txd_calCRC[3][1]} {gmii_txd_calCRC[3][2]} {gmii_txd_calCRC[3][3]} {gmii_txd_calCRC[3][4]} {gmii_txd_calCRC[3][5]} {gmii_txd_calCRC[3][6]} {gmii_txd_calCRC[3][7]}]]
connect_debug_port u_ila_0/probe24 [get_nets [list {gmii_txd_calCRC[1][0]} {gmii_txd_calCRC[1][1]} {gmii_txd_calCRC[1][2]} {gmii_txd_calCRC[1][3]} {gmii_txd_calCRC[1][4]} {gmii_txd_calCRC[1][5]} {gmii_txd_calCRC[1][6]} {gmii_txd_calCRC[1][7]}]]
connect_debug_port u_ila_0/probe25 [get_nets [list {gmii_txd_calCRC[0][0]} {gmii_txd_calCRC[0][1]} {gmii_txd_calCRC[0][2]} {gmii_txd_calCRC[0][3]} {gmii_txd_calCRC[0][4]} {gmii_txd_calCRC[0][5]} {gmii_txd_calCRC[0][6]} {gmii_txd_calCRC[0][7]}]]
connect_debug_port u_ila_0/probe26 [get_nets [list {gmii_rx_dv_asfifo[0]}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {gmii_rx_dv_asfifo[1]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {gmii_rx_dv_asfifo[2]}]]
connect_debug_port u_ila_0/probe29 [get_nets [list {gmii_rx_dv_asfifo[3]}]]
connect_debug_port u_ila_0/probe30 [get_nets [list {gmii_tx_en_calCRC[0]}]]
connect_debug_port u_ila_0/probe31 [get_nets [list {gmii_tx_en_calCRC[1]}]]
connect_debug_port u_ila_0/probe32 [get_nets [list {gmii_tx_en_calCRC[2]}]]
connect_debug_port u_ila_0/probe33 [get_nets [list {gmii_tx_en_calCRC[3]}]]
connect_debug_port u_ila_0/probe34 [get_nets [list {gmii_tx_en_checkCRC[0]}]]
connect_debug_port u_ila_0/probe35 [get_nets [list {gmii_tx_en_checkCRC[1]}]]
connect_debug_port u_ila_0/probe36 [get_nets [list {gmii_tx_en_checkCRC[2]}]]
connect_debug_port u_ila_0/probe37 [get_nets [list {gmii_tx_en_checkCRC[3]}]]
connect_debug_port u_ila_0/probe38 [get_nets [list pkt_data_valid_um]]
connect_debug_port u_ila_0/probe39 [get_nets [list um/l2Switch/pktData_out_valid]]
connect_debug_port u_ila_0/probe40 [get_nets [list um/pktLimit_delay/lookQoSTable/pktLength_inOutPort_valid]]
connect_debug_port u_ila_0/probe41 [get_nets [list um/pktLimit_delay/lookQoSTable/proc_tag_valid]]
connect_debug_port u_ila_0/probe42 [get_nets [list um/pktLimit_delay/rden_pkt]]
connect_debug_port u_ila_0/probe43 [get_nets [list um/pktLimit_delay/rden_procTag]]

connect_debug_port u_ila_0/probe26 [get_nets [list {pktData_valid_gmii[0]}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {pktData_valid_gmii[1]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {pktData_valid_gmii[2]}]]
connect_debug_port u_ila_0/probe29 [get_nets [list {pktData_valid_gmii[3]}]]




connect_debug_port u_ila_0/probe3 [get_nets [list {bufferManage/usedw_bufferID[0]} {bufferManage/usedw_bufferID[1]} {bufferManage/usedw_bufferID[2]} {bufferManage/usedw_bufferID[3]} {bufferManage/usedw_bufferID[4]} {bufferManage/usedw_bufferID[5]} {bufferManage/usedw_bufferID[6]} {bufferManage/usedw_bufferID[7]} {bufferManage/usedw_bufferID[8]} {bufferManage/usedw_bufferID[9]}]]







connect_debug_port u_ila_0/probe1 [get_nets [list {bufferManage/pktData_out[0]} {bufferManage/pktData_out[1]} {bufferManage/pktData_out[2]} {bufferManage/pktData_out[3]} {bufferManage/pktData_out[4]} {bufferManage/pktData_out[5]} {bufferManage/pktData_out[6]} {bufferManage/pktData_out[7]} {bufferManage/pktData_out[8]} {bufferManage/pktData_out[9]} {bufferManage/pktData_out[10]} {bufferManage/pktData_out[11]} {bufferManage/pktData_out[12]} {bufferManage/pktData_out[13]} {bufferManage/pktData_out[14]} {bufferManage/pktData_out[15]} {bufferManage/pktData_out[16]} {bufferManage/pktData_out[17]} {bufferManage/pktData_out[18]} {bufferManage/pktData_out[19]} {bufferManage/pktData_out[20]} {bufferManage/pktData_out[21]} {bufferManage/pktData_out[22]} {bufferManage/pktData_out[23]} {bufferManage/pktData_out[24]} {bufferManage/pktData_out[25]} {bufferManage/pktData_out[26]} {bufferManage/pktData_out[27]} {bufferManage/pktData_out[28]} {bufferManage/pktData_out[29]} {bufferManage/pktData_out[30]} {bufferManage/pktData_out[31]} {bufferManage/pktData_out[32]} {bufferManage/pktData_out[33]} {bufferManage/pktData_out[34]} {bufferManage/pktData_out[35]} {bufferManage/pktData_out[36]} {bufferManage/pktData_out[37]} {bufferManage/pktData_out[38]} {bufferManage/pktData_out[39]} {bufferManage/pktData_out[40]} {bufferManage/pktData_out[41]} {bufferManage/pktData_out[42]} {bufferManage/pktData_out[43]} {bufferManage/pktData_out[44]} {bufferManage/pktData_out[45]} {bufferManage/pktData_out[46]} {bufferManage/pktData_out[47]} {bufferManage/pktData_out[48]} {bufferManage/pktData_out[49]} {bufferManage/pktData_out[50]} {bufferManage/pktData_out[51]} {bufferManage/pktData_out[52]} {bufferManage/pktData_out[53]} {bufferManage/pktData_out[54]} {bufferManage/pktData_out[55]} {bufferManage/pktData_out[56]} {bufferManage/pktData_out[57]} {bufferManage/pktData_out[58]} {bufferManage/pktData_out[59]} {bufferManage/pktData_out[60]} {bufferManage/pktData_out[61]} {bufferManage/pktData_out[62]} {bufferManage/pktData_out[63]} {bufferManage/pktData_out[64]} {bufferManage/pktData_out[65]} {bufferManage/pktData_out[66]} {bufferManage/pktData_out[67]} {bufferManage/pktData_out[68]} {bufferManage/pktData_out[69]} {bufferManage/pktData_out[70]} {bufferManage/pktData_out[71]} {bufferManage/pktData_out[72]} {bufferManage/pktData_out[73]} {bufferManage/pktData_out[74]} {bufferManage/pktData_out[75]} {bufferManage/pktData_out[76]} {bufferManage/pktData_out[77]} {bufferManage/pktData_out[78]} {bufferManage/pktData_out[79]} {bufferManage/pktData_out[80]} {bufferManage/pktData_out[81]} {bufferManage/pktData_out[82]} {bufferManage/pktData_out[83]} {bufferManage/pktData_out[84]} {bufferManage/pktData_out[85]} {bufferManage/pktData_out[86]} {bufferManage/pktData_out[87]} {bufferManage/pktData_out[88]} {bufferManage/pktData_out[89]} {bufferManage/pktData_out[90]} {bufferManage/pktData_out[91]} {bufferManage/pktData_out[92]} {bufferManage/pktData_out[93]} {bufferManage/pktData_out[94]} {bufferManage/pktData_out[95]} {bufferManage/pktData_out[96]} {bufferManage/pktData_out[97]} {bufferManage/pktData_out[98]} {bufferManage/pktData_out[99]} {bufferManage/pktData_out[100]} {bufferManage/pktData_out[101]} {bufferManage/pktData_out[102]} {bufferManage/pktData_out[103]} {bufferManage/pktData_out[104]} {bufferManage/pktData_out[105]} {bufferManage/pktData_out[106]} {bufferManage/pktData_out[107]} {bufferManage/pktData_out[108]} {bufferManage/pktData_out[109]} {bufferManage/pktData_out[110]} {bufferManage/pktData_out[111]} {bufferManage/pktData_out[112]} {bufferManage/pktData_out[113]} {bufferManage/pktData_out[114]} {bufferManage/pktData_out[115]} {bufferManage/pktData_out[116]} {bufferManage/pktData_out[117]} {bufferManage/pktData_out[118]} {bufferManage/pktData_out[119]} {bufferManage/pktData_out[120]} {bufferManage/pktData_out[121]} {bufferManage/pktData_out[122]} {bufferManage/pktData_out[123]} {bufferManage/pktData_out[124]} {bufferManage/pktData_out[125]} {bufferManage/pktData_out[126]} {bufferManage/pktData_out[127]} {bufferManage/pktData_out[128]} {bufferManage/pktData_out[129]} {bufferManage/pktData_out[130]} {bufferManage/pktData_out[131]} {bufferManage/pktData_out[132]} {bufferManage/pktData_out[133]} {bufferManage/pktData_out[134]} {bufferManage/pktData_out[135]} {bufferManage/pktData_out[136]} {bufferManage/pktData_out[137]} {bufferManage/pktData_out[138]} {bufferManage/pktData_out[139]} {bufferManage/pktData_out[140]} {bufferManage/pktData_out[141]} {bufferManage/pktData_out[142]} {bufferManage/pktData_out[143]} {bufferManage/pktData_out[144]} {bufferManage/pktData_out[145]} {bufferManage/pktData_out[146]} {bufferManage/pktData_out[147]} {bufferManage/pktData_out[148]} {bufferManage/pktData_out[149]} {bufferManage/pktData_out[150]} {bufferManage/pktData_out[151]} {bufferManage/pktData_out[152]} {bufferManage/pktData_out[153]} {bufferManage/pktData_out[154]} {bufferManage/pktData_out[155]} {bufferManage/pktData_out[156]} {bufferManage/pktData_out[157]} {bufferManage/pktData_out[158]} {bufferManage/pktData_out[159]} {bufferManage/pktData_out[160]} {bufferManage/pktData_out[161]} {bufferManage/pktData_out[162]} {bufferManage/pktData_out[163]} {bufferManage/pktData_out[164]} {bufferManage/pktData_out[165]} {bufferManage/pktData_out[166]} {bufferManage/pktData_out[167]} {bufferManage/pktData_out[168]} {bufferManage/pktData_out[169]} {bufferManage/pktData_out[170]} {bufferManage/pktData_out[171]} {bufferManage/pktData_out[172]} {bufferManage/pktData_out[173]} {bufferManage/pktData_out[174]} {bufferManage/pktData_out[175]} {bufferManage/pktData_out[176]} {bufferManage/pktData_out[177]} {bufferManage/pktData_out[178]} {bufferManage/pktData_out[179]} {bufferManage/pktData_out[180]} {bufferManage/pktData_out[181]} {bufferManage/pktData_out[182]} {bufferManage/pktData_out[183]} {bufferManage/pktData_out[184]} {bufferManage/pktData_out[185]} {bufferManage/pktData_out[186]} {bufferManage/pktData_out[187]} {bufferManage/pktData_out[188]} {bufferManage/pktData_out[189]} {bufferManage/pktData_out[190]} {bufferManage/pktData_out[191]} {bufferManage/pktData_out[192]} {bufferManage/pktData_out[193]} {bufferManage/pktData_out[194]} {bufferManage/pktData_out[195]} {bufferManage/pktData_out[196]} {bufferManage/pktData_out[197]} {bufferManage/pktData_out[198]} {bufferManage/pktData_out[199]} {bufferManage/pktData_out[200]} {bufferManage/pktData_out[201]} {bufferManage/pktData_out[202]} {bufferManage/pktData_out[203]} {bufferManage/pktData_out[204]} {bufferManage/pktData_out[205]} {bufferManage/pktData_out[206]} {bufferManage/pktData_out[207]} {bufferManage/pktData_out[208]} {bufferManage/pktData_out[209]} {bufferManage/pktData_out[210]} {bufferManage/pktData_out[211]} {bufferManage/pktData_out[212]} {bufferManage/pktData_out[213]} {bufferManage/pktData_out[214]} {bufferManage/pktData_out[215]} {bufferManage/pktData_out[216]} {bufferManage/pktData_out[217]} {bufferManage/pktData_out[218]} {bufferManage/pktData_out[219]} {bufferManage/pktData_out[220]} {bufferManage/pktData_out[221]} {bufferManage/pktData_out[222]} {bufferManage/pktData_out[223]} {bufferManage/pktData_out[224]} {bufferManage/pktData_out[225]} {bufferManage/pktData_out[226]} {bufferManage/pktData_out[227]} {bufferManage/pktData_out[228]} {bufferManage/pktData_out[229]} {bufferManage/pktData_out[230]} {bufferManage/pktData_out[231]} {bufferManage/pktData_out[232]} {bufferManage/pktData_out[233]} {bufferManage/pktData_out[234]} {bufferManage/pktData_out[235]} {bufferManage/pktData_out[236]} {bufferManage/pktData_out[237]} {bufferManage/pktData_out[238]} {bufferManage/pktData_out[239]} {bufferManage/pktData_out[240]} {bufferManage/pktData_out[241]} {bufferManage/pktData_out[242]} {bufferManage/pktData_out[243]} {bufferManage/pktData_out[244]} {bufferManage/pktData_out[245]} {bufferManage/pktData_out[246]} {bufferManage/pktData_out[247]} {bufferManage/pktData_out[248]} {bufferManage/pktData_out[249]} {bufferManage/pktData_out[250]} {bufferManage/pktData_out[251]} {bufferManage/pktData_out[252]} {bufferManage/pktData_out[253]} {bufferManage/pktData_out[254]} {bufferManage/pktData_out[255]} {bufferManage/pktData_out[256]} {bufferManage/pktData_out[257]} {bufferManage/pktData_out[258]} {bufferManage/pktData_out[259]} {bufferManage/pktData_out[260]} {bufferManage/pktData_out[261]} {bufferManage/pktData_out[262]} {bufferManage/pktData_out[263]} {bufferManage/pktData_out[264]} {bufferManage/pktData_out[265]} {bufferManage/pktData_out[266]} {bufferManage/pktData_out[267]} {bufferManage/pktData_out[268]} {bufferManage/pktData_out[269]} {bufferManage/pktData_out[270]} {bufferManage/pktData_out[271]} {bufferManage/pktData_out[272]} {bufferManage/pktData_out[273]} {bufferManage/pktData_out[274]} {bufferManage/pktData_out[275]} {bufferManage/pktData_out[276]} {bufferManage/pktData_out[277]} {bufferManage/pktData_out[278]} {bufferManage/pktData_out[279]} {bufferManage/pktData_out[280]} {bufferManage/pktData_out[281]} {bufferManage/pktData_out[282]} {bufferManage/pktData_out[283]} {bufferManage/pktData_out[284]} {bufferManage/pktData_out[285]} {bufferManage/pktData_out[286]} {bufferManage/pktData_out[287]} {bufferManage/pktData_out[288]} {bufferManage/pktData_out[289]} {bufferManage/pktData_out[290]} {bufferManage/pktData_out[291]} {bufferManage/pktData_out[292]} {bufferManage/pktData_out[293]} {bufferManage/pktData_out[294]} {bufferManage/pktData_out[295]} {bufferManage/pktData_out[296]} {bufferManage/pktData_out[297]} {bufferManage/pktData_out[298]} {bufferManage/pktData_out[299]} {bufferManage/pktData_out[300]} {bufferManage/pktData_out[301]} {bufferManage/pktData_out[302]} {bufferManage/pktData_out[303]} {bufferManage/pktData_out[304]} {bufferManage/pktData_out[305]} {bufferManage/pktData_out[306]} {bufferManage/pktData_out[307]} {bufferManage/pktData_out[308]} {bufferManage/pktData_out[309]} {bufferManage/pktData_out[310]} {bufferManage/pktData_out[311]} {bufferManage/pktData_out[312]} {bufferManage/pktData_out[313]} {bufferManage/pktData_out[314]} {bufferManage/pktData_out[315]} {bufferManage/pktData_out[316]} {bufferManage/pktData_out[317]} {bufferManage/pktData_out[318]} {bufferManage/pktData_out[319]} {bufferManage/pktData_out[320]} {bufferManage/pktData_out[321]} {bufferManage/pktData_out[322]} {bufferManage/pktData_out[323]} {bufferManage/pktData_out[324]} {bufferManage/pktData_out[325]} {bufferManage/pktData_out[326]} {bufferManage/pktData_out[327]} {bufferManage/pktData_out[328]} {bufferManage/pktData_out[329]} {bufferManage/pktData_out[330]} {bufferManage/pktData_out[331]} {bufferManage/pktData_out[332]} {bufferManage/pktData_out[333]} {bufferManage/pktData_out[334]} {bufferManage/pktData_out[335]} {bufferManage/pktData_out[336]} {bufferManage/pktData_out[337]} {bufferManage/pktData_out[338]} {bufferManage/pktData_out[339]} {bufferManage/pktData_out[340]} {bufferManage/pktData_out[341]} {bufferManage/pktData_out[342]} {bufferManage/pktData_out[343]} {bufferManage/pktData_out[344]} {bufferManage/pktData_out[345]} {bufferManage/pktData_out[346]} {bufferManage/pktData_out[347]} {bufferManage/pktData_out[348]} {bufferManage/pktData_out[349]} {bufferManage/pktData_out[350]} {bufferManage/pktData_out[351]} {bufferManage/pktData_out[352]} {bufferManage/pktData_out[353]} {bufferManage/pktData_out[354]} {bufferManage/pktData_out[355]} {bufferManage/pktData_out[356]} {bufferManage/pktData_out[357]} {bufferManage/pktData_out[358]} {bufferManage/pktData_out[359]} {bufferManage/pktData_out[360]} {bufferManage/pktData_out[361]} {bufferManage/pktData_out[362]} {bufferManage/pktData_out[363]} {bufferManage/pktData_out[364]} {bufferManage/pktData_out[365]} {bufferManage/pktData_out[366]} {bufferManage/pktData_out[367]} {bufferManage/pktData_out[368]} {bufferManage/pktData_out[369]} {bufferManage/pktData_out[370]} {bufferManage/pktData_out[371]} {bufferManage/pktData_out[372]} {bufferManage/pktData_out[373]} {bufferManage/pktData_out[374]} {bufferManage/pktData_out[375]} {bufferManage/pktData_out[376]} {bufferManage/pktData_out[377]} {bufferManage/pktData_out[378]} {bufferManage/pktData_out[379]} {bufferManage/pktData_out[380]} {bufferManage/pktData_out[381]} {bufferManage/pktData_out[382]} {bufferManage/pktData_out[383]} {bufferManage/pktData_out[384]} {bufferManage/pktData_out[385]} {bufferManage/pktData_out[386]} {bufferManage/pktData_out[387]} {bufferManage/pktData_out[388]} {bufferManage/pktData_out[389]} {bufferManage/pktData_out[390]} {bufferManage/pktData_out[391]} {bufferManage/pktData_out[392]} {bufferManage/pktData_out[393]} {bufferManage/pktData_out[394]} {bufferManage/pktData_out[395]} {bufferManage/pktData_out[396]} {bufferManage/pktData_out[397]} {bufferManage/pktData_out[398]} {bufferManage/pktData_out[399]} {bufferManage/pktData_out[400]} {bufferManage/pktData_out[401]} {bufferManage/pktData_out[402]} {bufferManage/pktData_out[403]} {bufferManage/pktData_out[404]} {bufferManage/pktData_out[405]} {bufferManage/pktData_out[406]} {bufferManage/pktData_out[407]} {bufferManage/pktData_out[408]} {bufferManage/pktData_out[409]} {bufferManage/pktData_out[410]} {bufferManage/pktData_out[411]} {bufferManage/pktData_out[412]} {bufferManage/pktData_out[413]} {bufferManage/pktData_out[414]} {bufferManage/pktData_out[415]} {bufferManage/pktData_out[416]} {bufferManage/pktData_out[417]} {bufferManage/pktData_out[418]} {bufferManage/pktData_out[419]} {bufferManage/pktData_out[420]} {bufferManage/pktData_out[421]} {bufferManage/pktData_out[422]} {bufferManage/pktData_out[423]} {bufferManage/pktData_out[424]} {bufferManage/pktData_out[425]} {bufferManage/pktData_out[426]} {bufferManage/pktData_out[427]} {bufferManage/pktData_out[428]} {bufferManage/pktData_out[429]} {bufferManage/pktData_out[430]} {bufferManage/pktData_out[431]} {bufferManage/pktData_out[432]} {bufferManage/pktData_out[433]} {bufferManage/pktData_out[434]} {bufferManage/pktData_out[435]} {bufferManage/pktData_out[436]} {bufferManage/pktData_out[437]} {bufferManage/pktData_out[438]} {bufferManage/pktData_out[439]} {bufferManage/pktData_out[440]} {bufferManage/pktData_out[441]} {bufferManage/pktData_out[442]} {bufferManage/pktData_out[443]} {bufferManage/pktData_out[444]} {bufferManage/pktData_out[445]} {bufferManage/pktData_out[446]} {bufferManage/pktData_out[447]} {bufferManage/pktData_out[448]} {bufferManage/pktData_out[449]} {bufferManage/pktData_out[450]} {bufferManage/pktData_out[451]} {bufferManage/pktData_out[452]} {bufferManage/pktData_out[453]} {bufferManage/pktData_out[454]} {bufferManage/pktData_out[455]} {bufferManage/pktData_out[456]} {bufferManage/pktData_out[457]} {bufferManage/pktData_out[458]} {bufferManage/pktData_out[459]} {bufferManage/pktData_out[460]} {bufferManage/pktData_out[461]} {bufferManage/pktData_out[462]} {bufferManage/pktData_out[463]} {bufferManage/pktData_out[464]} {bufferManage/pktData_out[465]} {bufferManage/pktData_out[466]} {bufferManage/pktData_out[467]} {bufferManage/pktData_out[468]} {bufferManage/pktData_out[469]} {bufferManage/pktData_out[470]} {bufferManage/pktData_out[471]} {bufferManage/pktData_out[472]} {bufferManage/pktData_out[473]} {bufferManage/pktData_out[474]} {bufferManage/pktData_out[475]} {bufferManage/pktData_out[476]} {bufferManage/pktData_out[477]} {bufferManage/pktData_out[478]} {bufferManage/pktData_out[479]} {bufferManage/pktData_out[480]} {bufferManage/pktData_out[481]} {bufferManage/pktData_out[482]} {bufferManage/pktData_out[483]} {bufferManage/pktData_out[484]} {bufferManage/pktData_out[485]} {bufferManage/pktData_out[486]} {bufferManage/pktData_out[487]} {bufferManage/pktData_out[488]} {bufferManage/pktData_out[489]} {bufferManage/pktData_out[490]} {bufferManage/pktData_out[491]} {bufferManage/pktData_out[492]} {bufferManage/pktData_out[493]} {bufferManage/pktData_out[494]} {bufferManage/pktData_out[495]} {bufferManage/pktData_out[496]} {bufferManage/pktData_out[497]} {bufferManage/pktData_out[498]} {bufferManage/pktData_out[499]} {bufferManage/pktData_out[500]} {bufferManage/pktData_out[501]} {bufferManage/pktData_out[502]} {bufferManage/pktData_out[503]} {bufferManage/pktData_out[504]} {bufferManage/pktData_out[505]} {bufferManage/pktData_out[506]} {bufferManage/pktData_out[507]} {bufferManage/pktData_out[508]} {bufferManage/pktData_out[509]} {bufferManage/pktData_out[510]} {bufferManage/pktData_out[511]} {bufferManage/pktData_out[512]} {bufferManage/pktData_out[513]} {bufferManage/pktData_out[514]} {bufferManage/pktData_out[515]} {bufferManage/pktData_out[516]} {bufferManage/pktData_out[517]} {bufferManage/pktData_out[518]} {bufferManage/pktData_out[519]} {bufferManage/pktData_out[520]} {bufferManage/pktData_out[521]} {bufferManage/pktData_out[522]} {bufferManage/pktData_out[523]} {bufferManage/pktData_out[524]} {bufferManage/pktData_out[525]} {bufferManage/pktData_out[526]} {bufferManage/pktData_out[527]} {bufferManage/pktData_out[528]} {bufferManage/pktData_out[529]} {bufferManage/pktData_out[530]} {bufferManage/pktData_out[531]} {bufferManage/pktData_out[532]} {bufferManage/pktData_out[533]} {bufferManage/pktData_out[534]} {bufferManage/pktData_out[535]}]]

connect_debug_port u_ila_0/probe12 [get_nets [list {bufferManage/tag_almost_full[0]} {bufferManage/tag_almost_full[1]} {bufferManage/tag_almost_full[2]} {bufferManage/tag_almost_full[3]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {bufferManage/tag_full[0]} {bufferManage/tag_full[1]} {bufferManage/tag_full[2]} {bufferManage/tag_full[3]}]]









connect_debug_port u_ila_0/probe21 [get_nets [list {localTimer/offset[1]_11[0]} {localTimer/offset[1]_11[1]} {localTimer/offset[1]_11[2]} {localTimer/offset[1]_11[3]} {localTimer/offset[1]_11[4]} {localTimer/offset[1]_11[5]} {localTimer/offset[1]_11[6]} {localTimer/offset[1]_11[7]} {localTimer/offset[1]_11[8]} {localTimer/offset[1]_11[9]} {localTimer/offset[1]_11[10]} {localTimer/offset[1]_11[11]} {localTimer/offset[1]_11[12]} {localTimer/offset[1]_11[13]} {localTimer/offset[1]_11[14]} {localTimer/offset[1]_11[15]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list {localTimer/t3_sub_t2[1]_8[0]} {localTimer/t3_sub_t2[1]_8[1]} {localTimer/t3_sub_t2[1]_8[2]} {localTimer/t3_sub_t2[1]_8[3]} {localTimer/t3_sub_t2[1]_8[4]} {localTimer/t3_sub_t2[1]_8[5]} {localTimer/t3_sub_t2[1]_8[6]} {localTimer/t3_sub_t2[1]_8[7]} {localTimer/t3_sub_t2[1]_8[8]} {localTimer/t3_sub_t2[1]_8[9]} {localTimer/t3_sub_t2[1]_8[10]} {localTimer/t3_sub_t2[1]_8[11]} {localTimer/t3_sub_t2[1]_8[12]} {localTimer/t3_sub_t2[1]_8[13]} {localTimer/t3_sub_t2[1]_8[14]} {localTimer/t3_sub_t2[1]_8[15]}]]
connect_debug_port u_ila_0/probe23 [get_nets [list {localTimer/t3_sub_t2[0]_12[0]} {localTimer/t3_sub_t2[0]_12[1]} {localTimer/t3_sub_t2[0]_12[2]} {localTimer/t3_sub_t2[0]_12[3]} {localTimer/t3_sub_t2[0]_12[4]} {localTimer/t3_sub_t2[0]_12[5]} {localTimer/t3_sub_t2[0]_12[6]} {localTimer/t3_sub_t2[0]_12[7]} {localTimer/t3_sub_t2[0]_12[8]} {localTimer/t3_sub_t2[0]_12[9]} {localTimer/t3_sub_t2[0]_12[10]} {localTimer/t3_sub_t2[0]_12[11]} {localTimer/t3_sub_t2[0]_12[12]} {localTimer/t3_sub_t2[0]_12[13]} {localTimer/t3_sub_t2[0]_12[14]} {localTimer/t3_sub_t2[0]_12[15]}]]
connect_debug_port u_ila_0/probe24 [get_nets [list {localTimer/temp_update_valid[0]_16[0]} {localTimer/temp_update_valid[0]_16[1]} {localTimer/temp_update_valid[0]_16[2]} {localTimer/temp_update_valid[0]_16[3]}]]
connect_debug_port u_ila_0/probe26 [get_nets [list {localTimer/temp_update_valid[2]_18[0]} {localTimer/temp_update_valid[2]_18[1]} {localTimer/temp_update_valid[2]_18[2]} {localTimer/temp_update_valid[2]_18[3]}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {localTimer/temp_update_valid[1]_17[0]} {localTimer/temp_update_valid[1]_17[1]} {localTimer/temp_update_valid[1]_17[2]} {localTimer/temp_update_valid[1]_17[3]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {localTimer/t0_sub_t1[1]_9[0]} {localTimer/t0_sub_t1[1]_9[1]} {localTimer/t0_sub_t1[1]_9[2]} {localTimer/t0_sub_t1[1]_9[3]} {localTimer/t0_sub_t1[1]_9[4]} {localTimer/t0_sub_t1[1]_9[5]} {localTimer/t0_sub_t1[1]_9[6]} {localTimer/t0_sub_t1[1]_9[7]} {localTimer/t0_sub_t1[1]_9[8]} {localTimer/t0_sub_t1[1]_9[9]} {localTimer/t0_sub_t1[1]_9[10]} {localTimer/t0_sub_t1[1]_9[11]} {localTimer/t0_sub_t1[1]_9[12]} {localTimer/t0_sub_t1[1]_9[13]} {localTimer/t0_sub_t1[1]_9[14]} {localTimer/t0_sub_t1[1]_9[15]}]]
connect_debug_port u_ila_0/probe29 [get_nets [list {localTimer/t0_sub_t1[0]_13[0]} {localTimer/t0_sub_t1[0]_13[1]} {localTimer/t0_sub_t1[0]_13[2]} {localTimer/t0_sub_t1[0]_13[3]} {localTimer/t0_sub_t1[0]_13[4]} {localTimer/t0_sub_t1[0]_13[5]} {localTimer/t0_sub_t1[0]_13[6]} {localTimer/t0_sub_t1[0]_13[7]} {localTimer/t0_sub_t1[0]_13[8]} {localTimer/t0_sub_t1[0]_13[9]} {localTimer/t0_sub_t1[0]_13[10]} {localTimer/t0_sub_t1[0]_13[11]} {localTimer/t0_sub_t1[0]_13[12]} {localTimer/t0_sub_t1[0]_13[13]} {localTimer/t0_sub_t1[0]_13[14]} {localTimer/t0_sub_t1[0]_13[15]}]]
connect_debug_port u_ila_0/probe30 [get_nets [list {localTimer/offset[0]_15[0]} {localTimer/offset[0]_15[1]} {localTimer/offset[0]_15[2]} {localTimer/offset[0]_15[3]} {localTimer/offset[0]_15[4]} {localTimer/offset[0]_15[5]} {localTimer/offset[0]_15[6]} {localTimer/offset[0]_15[7]} {localTimer/offset[0]_15[8]} {localTimer/offset[0]_15[9]} {localTimer/offset[0]_15[10]} {localTimer/offset[0]_15[11]} {localTimer/offset[0]_15[12]} {localTimer/offset[0]_15[13]} {localTimer/offset[0]_15[14]} {localTimer/offset[0]_15[15]}]]

connect_debug_port u_ila_0/probe31 [get_nets [list localTimer/temp_time_int_i]]
connect_debug_port u_ila_0/probe32 [get_nets [list localTimer/time_int_o_reg0]]


connect_debug_port u_ila_0/probe32 [get_nets [list localTimer/pre_time_int_i]]


connect_debug_port u_ila_0/probe4 [get_nets [list {localTimer/pre_time_int_i[0]} {localTimer/pre_time_int_i[1]} {localTimer/pre_time_int_i[2]} {localTimer/pre_time_int_i[3]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {localTimer/pre_time_int_o[0]} {localTimer/pre_time_int_o[1]} {localTimer/pre_time_int_o[2]} {localTimer/pre_time_int_o[3]}]]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_to_125m/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {localTimer/cnt_time[0]} {localTimer/cnt_time[1]} {localTimer/cnt_time[2]} {localTimer/cnt_time[3]} {localTimer/cnt_time[4]} {localTimer/cnt_time[5]} {localTimer/cnt_time[6]} {localTimer/cnt_time[7]} {localTimer/cnt_time[8]} {localTimer/cnt_time[9]} {localTimer/cnt_time[10]} {localTimer/cnt_time[11]} {localTimer/cnt_time[12]} {localTimer/cnt_time[13]} {localTimer/cnt_time[14]} {localTimer/cnt_time[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {localTimer/offset_two_timer[0]} {localTimer/offset_two_timer[1]} {localTimer/offset_two_timer[2]} {localTimer/offset_two_timer[3]} {localTimer/offset_two_timer[4]} {localTimer/offset_two_timer[5]} {localTimer/offset_two_timer[6]} {localTimer/offset_two_timer[7]} {localTimer/offset_two_timer[8]} {localTimer/offset_two_timer[9]} {localTimer/offset_two_timer[10]} {localTimer/offset_two_timer[11]} {localTimer/offset_two_timer[12]} {localTimer/offset_two_timer[13]} {localTimer/offset_two_timer[14]} {localTimer/offset_two_timer[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {localTimer/cnt_time_input[0]} {localTimer/cnt_time_input[1]} {localTimer/cnt_time_input[2]} {localTimer/cnt_time_input[3]} {localTimer/cnt_time_input[4]} {localTimer/cnt_time_input[5]} {localTimer/cnt_time_input[6]} {localTimer/cnt_time_input[7]} {localTimer/cnt_time_input[8]} {localTimer/cnt_time_input[9]} {localTimer/cnt_time_input[10]} {localTimer/cnt_time_input[11]} {localTimer/cnt_time_input[12]} {localTimer/cnt_time_input[13]} {localTimer/cnt_time_input[14]} {localTimer/cnt_time_input[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {localTimer/cnt_time_output[0]} {localTimer/cnt_time_output[1]} {localTimer/cnt_time_output[2]} {localTimer/cnt_time_output[3]} {localTimer/cnt_time_output[4]} {localTimer/cnt_time_output[5]} {localTimer/cnt_time_output[6]} {localTimer/cnt_time_output[7]} {localTimer/cnt_time_output[8]} {localTimer/cnt_time_output[9]} {localTimer/cnt_time_output[10]} {localTimer/cnt_time_output[11]} {localTimer/cnt_time_output[12]} {localTimer/cnt_time_output[13]} {localTimer/cnt_time_output[14]} {localTimer/cnt_time_output[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {localTimer/scratch_output[0]} {localTimer/scratch_output[1]} {localTimer/scratch_output[2]} {localTimer/scratch_output[3]} {localTimer/scratch_output[4]} {localTimer/scratch_output[5]} {localTimer/scratch_output[6]} {localTimer/scratch_output[7]} {localTimer/scratch_output[8]} {localTimer/scratch_output[9]} {localTimer/scratch_output[10]} {localTimer/scratch_output[11]} {localTimer/scratch_output[12]} {localTimer/scratch_output[13]} {localTimer/scratch_output[14]} {localTimer/scratch_output[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 16 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {localTimer/scratch_input[0]} {localTimer/scratch_input[1]} {localTimer/scratch_input[2]} {localTimer/scratch_input[3]} {localTimer/scratch_input[4]} {localTimer/scratch_input[5]} {localTimer/scratch_input[6]} {localTimer/scratch_input[7]} {localTimer/scratch_input[8]} {localTimer/scratch_input[9]} {localTimer/scratch_input[10]} {localTimer/scratch_input[11]} {localTimer/scratch_input[12]} {localTimer/scratch_input[13]} {localTimer/scratch_input[14]} {localTimer/scratch_input[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[0]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[1]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[2]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[3]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[4]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[5]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[6]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[7]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[8]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[9]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[10]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[11]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[12]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[13]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[14]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[15]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[16]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[17]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[18]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[19]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[20]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[21]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[22]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[23]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[24]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[25]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[26]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[27]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[28]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[29]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[30]} {pkt2gmii_inst[0].pkt2gmii/cnt_pkt[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {lookup/cnt_pkt_recv[0]} {lookup/cnt_pkt_recv[1]} {lookup/cnt_pkt_recv[2]} {lookup/cnt_pkt_recv[3]} {lookup/cnt_pkt_recv[4]} {lookup/cnt_pkt_recv[5]} {lookup/cnt_pkt_recv[6]} {lookup/cnt_pkt_recv[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {gmiiRxd_asfifo[0][0]} {gmiiRxd_asfifo[0][1]} {gmiiRxd_asfifo[0][2]} {gmiiRxd_asfifo[0][3]} {gmiiRxd_asfifo[0][4]} {gmiiRxd_asfifo[0][5]} {gmiiRxd_asfifo[0][6]} {gmiiRxd_asfifo[0][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 134 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {dataPkt_pkt2gmii[1][0]} {dataPkt_pkt2gmii[1][1]} {dataPkt_pkt2gmii[1][2]} {dataPkt_pkt2gmii[1][3]} {dataPkt_pkt2gmii[1][4]} {dataPkt_pkt2gmii[1][5]} {dataPkt_pkt2gmii[1][6]} {dataPkt_pkt2gmii[1][7]} {dataPkt_pkt2gmii[1][8]} {dataPkt_pkt2gmii[1][9]} {dataPkt_pkt2gmii[1][10]} {dataPkt_pkt2gmii[1][11]} {dataPkt_pkt2gmii[1][12]} {dataPkt_pkt2gmii[1][13]} {dataPkt_pkt2gmii[1][14]} {dataPkt_pkt2gmii[1][15]} {dataPkt_pkt2gmii[1][16]} {dataPkt_pkt2gmii[1][17]} {dataPkt_pkt2gmii[1][18]} {dataPkt_pkt2gmii[1][19]} {dataPkt_pkt2gmii[1][20]} {dataPkt_pkt2gmii[1][21]} {dataPkt_pkt2gmii[1][22]} {dataPkt_pkt2gmii[1][23]} {dataPkt_pkt2gmii[1][24]} {dataPkt_pkt2gmii[1][25]} {dataPkt_pkt2gmii[1][26]} {dataPkt_pkt2gmii[1][27]} {dataPkt_pkt2gmii[1][28]} {dataPkt_pkt2gmii[1][29]} {dataPkt_pkt2gmii[1][30]} {dataPkt_pkt2gmii[1][31]} {dataPkt_pkt2gmii[1][32]} {dataPkt_pkt2gmii[1][33]} {dataPkt_pkt2gmii[1][34]} {dataPkt_pkt2gmii[1][35]} {dataPkt_pkt2gmii[1][36]} {dataPkt_pkt2gmii[1][37]} {dataPkt_pkt2gmii[1][38]} {dataPkt_pkt2gmii[1][39]} {dataPkt_pkt2gmii[1][40]} {dataPkt_pkt2gmii[1][41]} {dataPkt_pkt2gmii[1][42]} {dataPkt_pkt2gmii[1][43]} {dataPkt_pkt2gmii[1][44]} {dataPkt_pkt2gmii[1][45]} {dataPkt_pkt2gmii[1][46]} {dataPkt_pkt2gmii[1][47]} {dataPkt_pkt2gmii[1][48]} {dataPkt_pkt2gmii[1][49]} {dataPkt_pkt2gmii[1][50]} {dataPkt_pkt2gmii[1][51]} {dataPkt_pkt2gmii[1][52]} {dataPkt_pkt2gmii[1][53]} {dataPkt_pkt2gmii[1][54]} {dataPkt_pkt2gmii[1][55]} {dataPkt_pkt2gmii[1][56]} {dataPkt_pkt2gmii[1][57]} {dataPkt_pkt2gmii[1][58]} {dataPkt_pkt2gmii[1][59]} {dataPkt_pkt2gmii[1][60]} {dataPkt_pkt2gmii[1][61]} {dataPkt_pkt2gmii[1][62]} {dataPkt_pkt2gmii[1][63]} {dataPkt_pkt2gmii[1][64]} {dataPkt_pkt2gmii[1][65]} {dataPkt_pkt2gmii[1][66]} {dataPkt_pkt2gmii[1][67]} {dataPkt_pkt2gmii[1][68]} {dataPkt_pkt2gmii[1][69]} {dataPkt_pkt2gmii[1][70]} {dataPkt_pkt2gmii[1][71]} {dataPkt_pkt2gmii[1][72]} {dataPkt_pkt2gmii[1][73]} {dataPkt_pkt2gmii[1][74]} {dataPkt_pkt2gmii[1][75]} {dataPkt_pkt2gmii[1][76]} {dataPkt_pkt2gmii[1][77]} {dataPkt_pkt2gmii[1][78]} {dataPkt_pkt2gmii[1][79]} {dataPkt_pkt2gmii[1][80]} {dataPkt_pkt2gmii[1][81]} {dataPkt_pkt2gmii[1][82]} {dataPkt_pkt2gmii[1][83]} {dataPkt_pkt2gmii[1][84]} {dataPkt_pkt2gmii[1][85]} {dataPkt_pkt2gmii[1][86]} {dataPkt_pkt2gmii[1][87]} {dataPkt_pkt2gmii[1][88]} {dataPkt_pkt2gmii[1][89]} {dataPkt_pkt2gmii[1][90]} {dataPkt_pkt2gmii[1][91]} {dataPkt_pkt2gmii[1][92]} {dataPkt_pkt2gmii[1][93]} {dataPkt_pkt2gmii[1][94]} {dataPkt_pkt2gmii[1][95]} {dataPkt_pkt2gmii[1][96]} {dataPkt_pkt2gmii[1][97]} {dataPkt_pkt2gmii[1][98]} {dataPkt_pkt2gmii[1][99]} {dataPkt_pkt2gmii[1][100]} {dataPkt_pkt2gmii[1][101]} {dataPkt_pkt2gmii[1][102]} {dataPkt_pkt2gmii[1][103]} {dataPkt_pkt2gmii[1][104]} {dataPkt_pkt2gmii[1][105]} {dataPkt_pkt2gmii[1][106]} {dataPkt_pkt2gmii[1][107]} {dataPkt_pkt2gmii[1][108]} {dataPkt_pkt2gmii[1][109]} {dataPkt_pkt2gmii[1][110]} {dataPkt_pkt2gmii[1][111]} {dataPkt_pkt2gmii[1][112]} {dataPkt_pkt2gmii[1][113]} {dataPkt_pkt2gmii[1][114]} {dataPkt_pkt2gmii[1][115]} {dataPkt_pkt2gmii[1][116]} {dataPkt_pkt2gmii[1][117]} {dataPkt_pkt2gmii[1][118]} {dataPkt_pkt2gmii[1][119]} {dataPkt_pkt2gmii[1][120]} {dataPkt_pkt2gmii[1][121]} {dataPkt_pkt2gmii[1][122]} {dataPkt_pkt2gmii[1][123]} {dataPkt_pkt2gmii[1][124]} {dataPkt_pkt2gmii[1][125]} {dataPkt_pkt2gmii[1][126]} {dataPkt_pkt2gmii[1][127]} {dataPkt_pkt2gmii[1][128]} {dataPkt_pkt2gmii[1][129]} {dataPkt_pkt2gmii[1][130]} {dataPkt_pkt2gmii[1][131]} {dataPkt_pkt2gmii[1][132]} {dataPkt_pkt2gmii[1][133]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 134 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {dataPkt_pkt2gmii[0][0]} {dataPkt_pkt2gmii[0][1]} {dataPkt_pkt2gmii[0][2]} {dataPkt_pkt2gmii[0][3]} {dataPkt_pkt2gmii[0][4]} {dataPkt_pkt2gmii[0][5]} {dataPkt_pkt2gmii[0][6]} {dataPkt_pkt2gmii[0][7]} {dataPkt_pkt2gmii[0][8]} {dataPkt_pkt2gmii[0][9]} {dataPkt_pkt2gmii[0][10]} {dataPkt_pkt2gmii[0][11]} {dataPkt_pkt2gmii[0][12]} {dataPkt_pkt2gmii[0][13]} {dataPkt_pkt2gmii[0][14]} {dataPkt_pkt2gmii[0][15]} {dataPkt_pkt2gmii[0][16]} {dataPkt_pkt2gmii[0][17]} {dataPkt_pkt2gmii[0][18]} {dataPkt_pkt2gmii[0][19]} {dataPkt_pkt2gmii[0][20]} {dataPkt_pkt2gmii[0][21]} {dataPkt_pkt2gmii[0][22]} {dataPkt_pkt2gmii[0][23]} {dataPkt_pkt2gmii[0][24]} {dataPkt_pkt2gmii[0][25]} {dataPkt_pkt2gmii[0][26]} {dataPkt_pkt2gmii[0][27]} {dataPkt_pkt2gmii[0][28]} {dataPkt_pkt2gmii[0][29]} {dataPkt_pkt2gmii[0][30]} {dataPkt_pkt2gmii[0][31]} {dataPkt_pkt2gmii[0][32]} {dataPkt_pkt2gmii[0][33]} {dataPkt_pkt2gmii[0][34]} {dataPkt_pkt2gmii[0][35]} {dataPkt_pkt2gmii[0][36]} {dataPkt_pkt2gmii[0][37]} {dataPkt_pkt2gmii[0][38]} {dataPkt_pkt2gmii[0][39]} {dataPkt_pkt2gmii[0][40]} {dataPkt_pkt2gmii[0][41]} {dataPkt_pkt2gmii[0][42]} {dataPkt_pkt2gmii[0][43]} {dataPkt_pkt2gmii[0][44]} {dataPkt_pkt2gmii[0][45]} {dataPkt_pkt2gmii[0][46]} {dataPkt_pkt2gmii[0][47]} {dataPkt_pkt2gmii[0][48]} {dataPkt_pkt2gmii[0][49]} {dataPkt_pkt2gmii[0][50]} {dataPkt_pkt2gmii[0][51]} {dataPkt_pkt2gmii[0][52]} {dataPkt_pkt2gmii[0][53]} {dataPkt_pkt2gmii[0][54]} {dataPkt_pkt2gmii[0][55]} {dataPkt_pkt2gmii[0][56]} {dataPkt_pkt2gmii[0][57]} {dataPkt_pkt2gmii[0][58]} {dataPkt_pkt2gmii[0][59]} {dataPkt_pkt2gmii[0][60]} {dataPkt_pkt2gmii[0][61]} {dataPkt_pkt2gmii[0][62]} {dataPkt_pkt2gmii[0][63]} {dataPkt_pkt2gmii[0][64]} {dataPkt_pkt2gmii[0][65]} {dataPkt_pkt2gmii[0][66]} {dataPkt_pkt2gmii[0][67]} {dataPkt_pkt2gmii[0][68]} {dataPkt_pkt2gmii[0][69]} {dataPkt_pkt2gmii[0][70]} {dataPkt_pkt2gmii[0][71]} {dataPkt_pkt2gmii[0][72]} {dataPkt_pkt2gmii[0][73]} {dataPkt_pkt2gmii[0][74]} {dataPkt_pkt2gmii[0][75]} {dataPkt_pkt2gmii[0][76]} {dataPkt_pkt2gmii[0][77]} {dataPkt_pkt2gmii[0][78]} {dataPkt_pkt2gmii[0][79]} {dataPkt_pkt2gmii[0][80]} {dataPkt_pkt2gmii[0][81]} {dataPkt_pkt2gmii[0][82]} {dataPkt_pkt2gmii[0][83]} {dataPkt_pkt2gmii[0][84]} {dataPkt_pkt2gmii[0][85]} {dataPkt_pkt2gmii[0][86]} {dataPkt_pkt2gmii[0][87]} {dataPkt_pkt2gmii[0][88]} {dataPkt_pkt2gmii[0][89]} {dataPkt_pkt2gmii[0][90]} {dataPkt_pkt2gmii[0][91]} {dataPkt_pkt2gmii[0][92]} {dataPkt_pkt2gmii[0][93]} {dataPkt_pkt2gmii[0][94]} {dataPkt_pkt2gmii[0][95]} {dataPkt_pkt2gmii[0][96]} {dataPkt_pkt2gmii[0][97]} {dataPkt_pkt2gmii[0][98]} {dataPkt_pkt2gmii[0][99]} {dataPkt_pkt2gmii[0][100]} {dataPkt_pkt2gmii[0][101]} {dataPkt_pkt2gmii[0][102]} {dataPkt_pkt2gmii[0][103]} {dataPkt_pkt2gmii[0][104]} {dataPkt_pkt2gmii[0][105]} {dataPkt_pkt2gmii[0][106]} {dataPkt_pkt2gmii[0][107]} {dataPkt_pkt2gmii[0][108]} {dataPkt_pkt2gmii[0][109]} {dataPkt_pkt2gmii[0][110]} {dataPkt_pkt2gmii[0][111]} {dataPkt_pkt2gmii[0][112]} {dataPkt_pkt2gmii[0][113]} {dataPkt_pkt2gmii[0][114]} {dataPkt_pkt2gmii[0][115]} {dataPkt_pkt2gmii[0][116]} {dataPkt_pkt2gmii[0][117]} {dataPkt_pkt2gmii[0][118]} {dataPkt_pkt2gmii[0][119]} {dataPkt_pkt2gmii[0][120]} {dataPkt_pkt2gmii[0][121]} {dataPkt_pkt2gmii[0][122]} {dataPkt_pkt2gmii[0][123]} {dataPkt_pkt2gmii[0][124]} {dataPkt_pkt2gmii[0][125]} {dataPkt_pkt2gmii[0][126]} {dataPkt_pkt2gmii[0][127]} {dataPkt_pkt2gmii[0][128]} {dataPkt_pkt2gmii[0][129]} {dataPkt_pkt2gmii[0][130]} {dataPkt_pkt2gmii[0][131]} {dataPkt_pkt2gmii[0][132]} {dataPkt_pkt2gmii[0][133]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {local_time[0]} {local_time[1]} {local_time[2]} {local_time[3]} {local_time[4]} {local_time[5]} {local_time[6]} {local_time[7]} {local_time[8]} {local_time[9]} {local_time[10]} {local_time[11]} {local_time[12]} {local_time[13]} {local_time[14]} {local_time[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {metadata_valid_gmii[0]} {metadata_valid_gmii[1]} {metadata_valid_gmii[2]} {metadata_valid_gmii[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 4 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {gmiiEn_calCRC[0]} {gmiiEn_calCRC[1]} {gmiiEn_calCRC[2]} {gmiiEn_calCRC[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 4 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {gmiiEn_asfifo[0]} {gmiiEn_asfifo[1]} {gmiiEn_asfifo[2]} {gmiiEn_asfifo[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 8 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {gmiiRxd_asfifo[1][0]} {gmiiRxd_asfifo[1][1]} {gmiiRxd_asfifo[1][2]} {gmiiRxd_asfifo[1][3]} {gmiiRxd_asfifo[1][4]} {gmiiRxd_asfifo[1][5]} {gmiiRxd_asfifo[1][6]} {gmiiRxd_asfifo[1][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 4 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {gmiiEn_modifyPKT[0]} {gmiiEn_modifyPKT[1]} {gmiiEn_modifyPKT[2]} {gmiiEn_modifyPKT[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 4 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {pktData_valid_gmii[0]} {pktData_valid_gmii[1]} {pktData_valid_gmii[2]} {pktData_valid_gmii[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 4 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {readyPkt_pkt2gmii[0]} {readyPkt_pkt2gmii[1]} {readyPkt_pkt2gmii[2]} {readyPkt_pkt2gmii[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {gmiiTxd_modifyPKT[1][0]} {gmiiTxd_modifyPKT[1][1]} {gmiiTxd_modifyPKT[1][2]} {gmiiTxd_modifyPKT[1][3]} {gmiiTxd_modifyPKT[1][4]} {gmiiTxd_modifyPKT[1][5]} {gmiiTxd_modifyPKT[1][6]} {gmiiTxd_modifyPKT[1][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 8 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {gmiiTxd_calCRC[1][0]} {gmiiTxd_calCRC[1][1]} {gmiiTxd_calCRC[1][2]} {gmiiTxd_calCRC[1][3]} {gmiiTxd_calCRC[1][4]} {gmiiTxd_calCRC[1][5]} {gmiiTxd_calCRC[1][6]} {gmiiTxd_calCRC[1][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {gmiiTxd_calCRC[0][0]} {gmiiTxd_calCRC[0][1]} {gmiiTxd_calCRC[0][2]} {gmiiTxd_calCRC[0][3]} {gmiiTxd_calCRC[0][4]} {gmiiTxd_calCRC[0][5]} {gmiiTxd_calCRC[0][6]} {gmiiTxd_calCRC[0][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 4 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {emptyMeta_lookup[0]} {emptyMeta_lookup[1]} {emptyMeta_lookup[2]} {emptyMeta_lookup[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {gmiiEn_checkCRC[0]} {gmiiEn_checkCRC[1]} {gmiiEn_checkCRC[2]} {gmiiEn_checkCRC[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 8 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {gmiiTxd_checkCRC[1][0]} {gmiiTxd_checkCRC[1][1]} {gmiiTxd_checkCRC[1][2]} {gmiiTxd_checkCRC[1][3]} {gmiiTxd_checkCRC[1][4]} {gmiiTxd_checkCRC[1][5]} {gmiiTxd_checkCRC[1][6]} {gmiiTxd_checkCRC[1][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 8 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {gmiiTxd_checkCRC[0][0]} {gmiiTxd_checkCRC[0][1]} {gmiiTxd_checkCRC[0][2]} {gmiiTxd_checkCRC[0][3]} {gmiiTxd_checkCRC[0][4]} {gmiiTxd_checkCRC[0][5]} {gmiiTxd_checkCRC[0][6]} {gmiiTxd_checkCRC[0][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 8 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {gmiiTxd_modifyPKT[0][0]} {gmiiTxd_modifyPKT[0][1]} {gmiiTxd_modifyPKT[0][2]} {gmiiTxd_modifyPKT[0][3]} {gmiiTxd_modifyPKT[0][4]} {gmiiTxd_modifyPKT[0][5]} {gmiiTxd_modifyPKT[0][6]} {gmiiTxd_modifyPKT[0][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 4 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {asynRecvPkt_inst[0].asyn_recv_packet_inst/state_ptp[0]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/state_ptp[1]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/state_ptp[2]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/state_ptp[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 3 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {asynRecvPkt_inst[0].asyn_recv_packet_inst/state_rd[0]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/state_rd[1]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/state_rd[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 64 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[0]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[1]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[2]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[3]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[4]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[5]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[6]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[7]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[8]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[9]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[10]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[11]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[12]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[13]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[14]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[15]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[16]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[17]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[18]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[19]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[20]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[21]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[22]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[23]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[24]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[25]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[26]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[27]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[28]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[29]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[30]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[31]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[32]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[33]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[34]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[35]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[36]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[37]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[38]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[39]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[40]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[41]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[42]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[43]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[44]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[45]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[46]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[47]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[48]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[49]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[50]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[51]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[52]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[53]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[54]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[55]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[56]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[57]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[58]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[59]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[60]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[61]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[62]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 4 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {asynRecvPkt_inst[0].asyn_recv_packet_inst/cnt_pkt_8B[0]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/cnt_pkt_8B[1]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/cnt_pkt_8B[2]} {asynRecvPkt_inst[0].asyn_recv_packet_inst/cnt_pkt_8B[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 4 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {asynRecvPkt_inst[1].asyn_recv_packet_inst/state_ptp[0]} {asynRecvPkt_inst[1].asyn_recv_packet_inst/state_ptp[1]} {asynRecvPkt_inst[1].asyn_recv_packet_inst/state_ptp[2]} {asynRecvPkt_inst[1].asyn_recv_packet_inst/state_ptp[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 4 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {asynRecvPkt_inst[1].asyn_recv_packet_inst/cnt_pkt_8B[0]} {asynRecvPkt_inst[1].asyn_recv_packet_inst/cnt_pkt_8B[1]} {asynRecvPkt_inst[1].asyn_recv_packet_inst/cnt_pkt_8B[2]} {asynRecvPkt_inst[1].asyn_recv_packet_inst/cnt_pkt_8B[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 3 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {asynRecvPkt_inst[1].asyn_recv_packet_inst/state_rd[0]} {asynRecvPkt_inst[1].asyn_recv_packet_inst/state_rd[1]} {asynRecvPkt_inst[1].asyn_recv_packet_inst/state_rd[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list localTimer/cur_time_int_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list localTimer/cur_time_int_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list localTimer/meet_cnt_bug]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list localTimer/meet_cnt_bug_output]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list localTimer/pre_time_int_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list localTimer/pre_time_int_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {asynRecvPkt_inst[0].asyn_recv_packet_inst/update_time_valid}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_125m]
