$date
	Wed Feb 26 22:19:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 4 $ sel [3:0] $end
$scope module DUT $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 4 ' sel [3:0] $end
$var reg 32 ( out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 (
b0 '
b101 &
b1010 %
b0 $
b101 #
b1010 "
b1111 !
$end
#10
b0 !
b0 (
b0 #
b0 &
b0 "
b0 %
#20
b10000000000000000000000000000000 !
b10000000000000000000000000000000 (
b1 #
b1 &
b1111111111111111111111111111111 "
b1111111111111111111111111111111 %
#30
b1111111111111111111111111111111 !
b1111111111111111111111111111111 (
b11111111111111111111111111111111 #
b11111111111111111111111111111111 &
b10000000000000000000000000000000 "
b10000000000000000000000000000000 %
#40
b11111010000 !
b11111010000 (
b1 $
b1 '
b100000 #
b100000 &
b11111110000 "
b11111110000 %
