|lab2_vhdl1
x1 => f~0.IN0
x1 => f~3.IN0
x1 => f~6.IN0
x2 => f~0.IN1
x2 => f~3.IN1
x2 => f~9.IN0
x3 => f~6.IN1
x3 => f~9.IN1
x3 => f~1.IN1
x4 => f~4.IN1
x4 => f~7.IN1
x4 => f~10.IN1
x4 => f~2.IN1
f <= f~11.DB_MAX_OUTPUT_PORT_TYPE


