
*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Nov 27 00:21:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source cpu.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1841.020 ; gain = 208.055 ; free physical = 10470 ; free virtual = 22358
Command: synth_design -top cpu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8842
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2437.934 ; gain = 438.828 ; free physical = 9549 ; free virtual = 21468
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/cpu.vhd:13]
INFO: [Synth 8-638] synthesizing module 'pc_reg' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/pc_reg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'pc_reg' (0#1) [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/pc_reg.vhd:14]
INFO: [Synth 8-638] synthesizing module 'i_cache' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/i_cache.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'i_cache' (0#1) [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/i_cache.vhd:12]
INFO: [Synth 8-638] synthesizing module 'regfile' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/regfile.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'regfile' (0#1) [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/regfile.vhd:18]
INFO: [Synth 8-638] synthesizing module 'alu' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/alu.vhd:15]
INFO: [Synth 8-226] default block is never used [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/alu.vhd:41]
INFO: [Synth 8-226] default block is never used [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/alu.vhd:77]
WARNING: [Synth 8-614] signal 'slt' is read in the process but is not in the sensitivity list [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/alu.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/alu.vhd:15]
INFO: [Synth 8-638] synthesizing module 'd_cache' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/d_cache.vhd:15]
WARNING: [Synth 8-614] signal 'dcache_array' is read in the process but is not in the sensitivity list [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/d_cache.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'd_cache' (0#1) [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/d_cache.vhd:15]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/control_unit.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (0#1) [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/control_unit.vhd:21]
INFO: [Synth 8-638] synthesizing module 'next_address' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/next_address.vhd:16]
INFO: [Synth 8-226] default block is never used [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/next_address.vhd:30]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/next_address.vhd:38]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/next_address.vhd:47]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/next_address.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'next_address' (0#1) [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/next_address.vhd:16]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/sign_extend.vhd:12]
INFO: [Synth 8-226] default block is never used [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/sign_extend.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (0#1) [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/sign_extend.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'cpu' (0#1) [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/cpu.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2515.871 ; gain = 516.766 ; free physical = 9457 ; free virtual = 21378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.684 ; gain = 534.578 ; free physical = 9457 ; free virtual = 21378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.684 ; gain = 534.578 ; free physical = 9457 ; free virtual = 21378
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2533.684 ; gain = 0.000 ; free physical = 9457 ; free virtual = 21378
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/labtest/cpu.xdc]
Finished Parsing XDC File [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/labtest/cpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/labtest/cpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.422 ; gain = 0.000 ; free physical = 9353 ; free virtual = 21289
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2657.457 ; gain = 0.000 ; free physical = 9352 ; free virtual = 21288
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.457 ; gain = 658.352 ; free physical = 9350 ; free virtual = 21287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2665.426 ; gain = 666.320 ; free physical = 9350 ; free virtual = 21287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2665.426 ; gain = 666.320 ; free physical = 9350 ; free virtual = 21287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2665.426 ; gain = 666.320 ; free physical = 9348 ; free virtual = 21286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 65    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 5     
	   9 Input   14 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2665.426 ; gain = 666.320 ; free physical = 9347 ; free virtual = 21293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2711.426 ; gain = 712.320 ; free physical = 9299 ; free virtual = 21251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2714.426 ; gain = 715.320 ; free physical = 9299 ; free virtual = 21251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2752.449 ; gain = 753.344 ; free physical = 9262 ; free virtual = 21214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2898.262 ; gain = 899.156 ; free physical = 9135 ; free virtual = 21087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2898.262 ; gain = 899.156 ; free physical = 9135 ; free virtual = 21087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2898.262 ; gain = 899.156 ; free physical = 9134 ; free virtual = 21087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2898.262 ; gain = 899.156 ; free physical = 9134 ; free virtual = 21087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2898.262 ; gain = 899.156 ; free physical = 9134 ; free virtual = 21087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2898.262 ; gain = 899.156 ; free physical = 9134 ; free virtual = 21087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT2   |    33|
|4     |LUT3   |     3|
|5     |LUT4   |    40|
|6     |LUT5   |    92|
|7     |LUT6   |   502|
|8     |MUXF7  |   161|
|9     |MUXF8  |    62|
|10    |FDCE   |  1221|
|11    |IBUF   |     2|
|12    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2898.262 ; gain = 899.156 ; free physical = 9134 ; free virtual = 21087
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2898.262 ; gain = 775.383 ; free physical = 9134 ; free virtual = 21087
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2898.270 ; gain = 899.156 ; free physical = 9134 ; free virtual = 21087
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2898.270 ; gain = 0.000 ; free physical = 9134 ; free virtual = 21087
INFO: [Netlist 29-17] Analyzing 237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.289 ; gain = 0.000 ; free physical = 9289 ; free virtual = 21244
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8fa5c0c
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 2954.324 ; gain = 1113.305 ; free physical = 9288 ; free virtual = 21243
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1953.138; main = 1882.837; forked = 288.854
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4312.301; main = 2954.293; forked = 1588.855
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2978.301 ; gain = 0.000 ; free physical = 9288 ; free virtual = 21243
INFO: [Common 17-1381] The checkpoint '/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab4/cpu/cpu.runs/synth_1/cpu.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 27 00:22:25 2025...
