/*
 * s2mpa05-register.h - PMIC register for the S2MPA05
 *
 *  Copyright (C) 2023 Samsung Electrnoics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef __LINUX_S2MPA05_REGISTER_H
#define __LINUX_S2MPA05_REGISTER_H

/* PMIC base addr */
#define S2MPA05_VGPIO_ADDR			0x00
#define S2MPA05_COM_ADDR			0x03
#define S2MPA05_PM1_ADDR			0x05
#define S2MPA05_CLOSE1_ADDR			0x0E
#define S2MPA05_GPIO_ADDR			0x0B

/* PMIC ADDRESS: VGPIO(0x00) */
#define S2MPA05_VGPIO_REG0			0x00
#define S2MPA05_VGPIO_PSI			0x01
#define S2MPA05_VGPIO_VGI0			0x02
#define S2MPA05_VGPIO_VGI1			0x03
#define S2MPA05_VGPIO_VGI2			0x04
#define S2MPA05_VGPIO_VGI3			0x05
#define S2MPA05_VGPIO_VGI4			0x06
#define S2MPA05_VGPIO_VGI5			0x07
#define S2MPA05_VGPIO_VGI6			0x08
#define S2MPA05_VGPIO_VGI7			0x09
#define S2MPA05_VGPIO_VGI8			0x0A
#define S2MPA05_VGPIO_VGI9			0x0B
#define S2MPA05_VGPIO_VGI10			0x0C
#define S2MPA05_VGPIO_VGI11			0x0D
#define S2MPA05_VGPIO_VGI12			0x0E
#define S2MPA05_VGPIO_VGI13			0x0F
#define S2MPA05_VGPIO_VGI14			0x10
#define S2MPA05_VGPIO_VGI15			0x11
#define S2MPA05_VGPIO_VGI16			0x12
#define S2MPA05_VGPIO_VGI17			0x13
#define S2MPA05_VGPIO_VGI18			0x14

/* PMIC ADDRESS: COMMON(0x03) */
#define S2MPA05_COM_CHIP_ID			0x0E
#define S2MPA05_COM_TX_MASK			0x16
#define S2MPA05_COM_IRQ				0x17

/* CHIP ID MASK */
#define S2MPA05_CHIP_ID_MASK			(0xFF)
#define S2MPA05_CHIP_ID_HW_MASK			(0x0F)
#define S2MPA05_CHIP_ID_SW_MASK			(0xF0)
#define S2MPA05_CHIP_ID_HW(id)			(id & S2MPA05_CHIP_ID_HW_MASK)
#define S2MPA05_CHIP_ID_SW(id)			((id & S2MPA05_CHIP_ID_SW_MASK) >> 4)

/* PMIC ADDRESS: OOTP1(0x05) */
#define S2MPA05_PM1_INT1			0x00
#define S2MPA05_PM1_INT2			0x01
#define S2MPA05_PM1_INT3			0x02
#define S2MPA05_PM1_INT4			0x03
#define S2MPA05_PM1_INT1M			0x04
#define S2MPA05_PM1_INT2M			0x05
#define S2MPA05_PM1_INT3M			0x06
#define S2MPA05_PM1_INT4M			0x07
#define S2MPA05_PM1_STATUS1			0x08
#define S2MPA05_PM1_STATUS2			0x09
#define S2MPA05_PM1_OFFSRC1_CUR			0x0A
#define S2MPA05_PM1_OFFSRC2_CUR			0x0B
#define S2MPA05_PM1_OFFSRC1_OLD1		0x0C
#define S2MPA05_PM1_OFFSRC2_OLD1		0x0D
#define S2MPA05_PM1_OFFSRC1_OLD2		0x0E
#define S2MPA05_PM1_OFFSRC2_OLD2		0x0F
#define S2MPA05_PM1_CTRL1			0x17
#define S2MPA05_PM1_CTRL2			0x18
#define S2MPA05_PM1_CTRL3			0x19
#define S2MPA05_PM1_ETC_OTP1			0x1A
#define S2MPA05_PM1_ETC_OTP2			0x1B
#define S2MPA05_PM1_UVLO_OTP			0x1C
#define S2MPA05_PM1_CFG_PM			0x1D
#define S2MPA05_PM1_TIME_CTRL			0x1E
#define S2MPA05_PM1_BUCK1_CTRL			0x1F
#define S2MPA05_PM1_BUCK1_OUT1			0x20
#define S2MPA05_PM1_BUCK1_OUT2			0x21
#define S2MPA05_PM1_BUCK1_OUT3			0x22
#define S2MPA05_PM1_BUCK1_OUT4			0x23
#define S2MPA05_PM1_BUCK1_DVS			0x24
#define S2MPA05_PM1_BUCK1_AFM			0x25
#define S2MPA05_PM1_BUCK1_AFMX			0x26
#define S2MPA05_PM1_BUCK1_AFMY			0x27
#define S2MPA05_PM1_BUCK1_AFMZ			0x28
#define S2MPA05_PM1_BUCK1_OCP			0x29
#define S2MPA05_PM1_BUCK1_AVP			0x2A
#define S2MPA05_PM1_BUCK2_CTRL			0x2B
#define S2MPA05_PM1_BUCK2_OUT1			0x2C
#define S2MPA05_PM1_BUCK2_OUT2			0x2D
#define S2MPA05_PM1_BUCK2_OUT3			0x2E
#define S2MPA05_PM1_BUCK2_OUT4			0x2F
#define S2MPA05_PM1_BUCK2_DVS			0x30
#define S2MPA05_PM1_BUCK2_AFM			0x31
#define S2MPA05_PM1_BUCK2_AFMX			0x32
#define S2MPA05_PM1_BUCK2_AFMY			0x33
#define S2MPA05_PM1_BUCK2_AFMZ			0x34
#define S2MPA05_PM1_BUCK2_OCP			0x35
#define S2MPA05_PM1_BUCK2_AVP			0x36
#define S2MPA05_PM1_BUCK3_CTRL			0x37
#define S2MPA05_PM1_BUCK3_OUT1			0x38
#define S2MPA05_PM1_BUCK3_OUT2			0x39
#define S2MPA05_PM1_BUCK3_OUT3			0x3A
#define S2MPA05_PM1_BUCK3_OUT4			0x3B
#define S2MPA05_PM1_BUCK3_DVS			0x3C
#define S2MPA05_PM1_BUCK3_AFM			0x3D
#define S2MPA05_PM1_BUCK3_AFMX			0x3E
#define S2MPA05_PM1_BUCK3_AFMY			0x3F
#define S2MPA05_PM1_BUCK3_AFMZ			0x40
#define S2MPA05_PM1_BUCK3_OCP			0x41
#define S2MPA05_PM1_BUCK3_AVP			0x42
#define S2MPA05_PM1_BUCK4_CTRL			0x43
#define S2MPA05_PM1_BUCK4_OUT1			0x44
#define S2MPA05_PM1_BUCK4_OUT2			0x45
#define S2MPA05_PM1_BUCK4_OUT3			0x46
#define S2MPA05_PM1_BUCK4_OUT4			0x47
#define S2MPA05_PM1_BUCK4_DVS			0x48
#define S2MPA05_PM1_BUCK4_AFM			0x49
#define S2MPA05_PM1_BUCK4_AFMX			0x4A
#define S2MPA05_PM1_BUCK4_AFMY			0x4B
#define S2MPA05_PM1_BUCK4_AFMZ			0x4C
#define S2MPA05_PM1_BUCK4_OCP			0x4D
#define S2MPA05_PM1_BUCK4_AVP			0x4E
#define S2MPA05_PM1_DVS_LDO4_CTRL		0x4F
#define S2MPA05_PM1_DVS_LDO_RAMP1		0x50
#define S2MPA05_PM1_LDO1_CTRL			0x51
#define S2MPA05_PM1_LDO2_CTRL			0x52
#define S2MPA05_PM1_LDO3_CTRL			0x53
#define S2MPA05_PM1_LDO4_CTRL			0x54
#define S2MPA05_PM1_LDO4_OUT1			0x55
#define S2MPA05_PM1_LDO4_OUT2			0x56
#define S2MPA05_PM1_LDO4_OUT3			0x57
#define S2MPA05_PM1_LDO4_OUT4			0x58
#define S2MPA05_PM1_LDO_DSCH1			0x59
#define S2MPA05_PM1_ONSEQ_CTRL1			0x5A
#define S2MPA05_PM1_ONSEQ_CTRL2			0x5B
#define S2MPA05_PM1_ONSEQ_CTRL3			0x5C
#define S2MPA05_PM1_ONSEQ_CTRL4			0x5D
#define S2MPA05_PM1_ONSEQ_CTRL5			0x5E
#define S2MPA05_PM1_ONSEQ_CTRL6			0x5F
#define S2MPA05_PM1_ONSEQ_CTRL7			0x60
#define S2MPA05_PM1_ONSEQ_CTRL8			0x61
#define S2MPA05_PM1_OFF_SEQ_CTRL1		0x62
#define S2MPA05_PM1_OFF_SEQ_CTRL2		0x63
#define S2MPA05_PM1_OFF_SEQ_CTRL3		0x64
#define S2MPA05_PM1_OFF_SEQ_CTRL4		0x65
#define S2MPA05_PM1_SEL_VGPIO1			0x66
#define S2MPA05_PM1_SEL_VGPIO2			0x67
#define S2MPA05_PM1_SEL_VGPIO3			0x68
#define S2MPA05_PM1_SEL_VGPIO4			0x69
#define S2MPA05_PM1_SEL_VGPIO5			0x6A
#define S2MPA05_PM1_SEL_VGPIO6			0x6B
#define S2MPA05_PM1_SEL_VGPIO7			0x6C
#define S2MPA05_PM1_SEL_VGPIO8			0x6D
#define S2MPA05_PM1_SEL_DVS_EN1			0x6E
#define S2MPA05_PM1_SEL_DVS_EN2			0x6F
#define S2MPA05_PM1_SEL_DVS_EN3			0x70
#define S2MPA05_PM1_OFF_CTRL1			0x71
#define S2MPA05_PM1_OFF_CTRL2			0x72
#define S2MPA05_PM1_OFF_CTRL3			0x73
#define S2MPA05_PM1_OFF_CTRL4			0x74
#define S2MPA05_PM1_OFF_CTRL5			0x75
#define S2MPA05_PM1_OFF_CTRL6			0x76
#define S2MPA05_PM1_OFF_CTRL7			0x77
#define S2MPA05_EXT_LOD3_CTRL			0xFF

/* CFG_PM reg WTSR_EN Mask */
#define S2MPA05_WTSREN_MASK			(1 << 2)

/* PMIC ADDRESS: GPIO_bitmap */
#define S2MPA05_GPIO_GPIO_INT1			0x00
#define S2MPA05_GPIO_GPIO_INTM1			0x01
#define S2MPA05_GPIO_GPIO_STATUS1		0x02
#define S2MPA05_GPIO_GPIO0_SET			0x03
#define S2MPA05_GPIO_GPIO1_SET			0x04

/* GPIO Info */
#define S2MPA05_GPIO_RANGE			(2)

#define S2MPA05_GPIO_OEN_SHIFT			(6)
#define S2MPA05_GPIO_OEN_MASK			(0x01 << S2MPA05_GPIO_OEN_SHIFT)

#define S2MPA05_GPIO_OUT_SHIFT			(5)
#define S2MPA05_GPIO_OUT_MASK			(0x01 << S2MPA05_GPIO_OUT_SHIFT)

#define S2MPA05_GPIO_PULL_SHIFT			(3)
#define S2MPA05_GPIO_PULL_MASK			(0x03 << S2MPA05_GPIO_PULL_SHIFT)

#define S2MPA05_GPIO_DRV_STR_SHIFT		(0)
#define S2MPA05_GPIO_DRV_STR_MASK		(0x07 << S2MPA05_GPIO_DRV_STR_SHIFT)

#endif /* __LINUX_S2MPA05_REGISTER_H */
