INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/ip/vgamem/sim/vgamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgamem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/ip/bootrom/sim/bootrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bootrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/LLbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/new/bootrom_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bootrom_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [D:/cod19grp10/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/new/graphics_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module graphics_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/mmu_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/new/serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/new/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/cod19grp10/thinpad_top.srcs/sources_1/new/thinpad_top.v:284]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cod19grp10/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
