
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.504323                       # Number of seconds simulated
sim_ticks                                504323118500                       # Number of ticks simulated
final_tick                               3740867630500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  98993                       # Simulator instruction rate (inst/s)
host_op_rate                                   118197                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18529741                       # Simulator tick rate (ticks/s)
host_mem_usage                                2637780                       # Number of bytes of host memory used
host_seconds                                 27216.95                       # Real time elapsed on the host
sim_insts                                  2694300928                       # Number of instructions simulated
sim_ops                                    3216957217                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    464122432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker      4499392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        21696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst     20955328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    231148736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       284224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker       106688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     16063232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      5787264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       433856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        20224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     28397312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     48284672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       137024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        40640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     42435264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      4995648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          867733632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     20955328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     16063232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     28397312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     42435264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     107851136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    547895296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       547895296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      7251913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker        70303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       327427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3611699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         4441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         1667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       250988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        90426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         6779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       443708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       754448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         2141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       663051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        78057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13558338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8560864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8560864                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     920287837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker      8921645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        43020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     41551393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    458334602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       563575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       211547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     31851072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     11475310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       860274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        40101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     56307774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     95741540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       271699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        80583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     84143008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      9905649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1720590630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     41551393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     31851072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     56307774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     84143008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        213853246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1086397343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1086397343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1086397343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    920287837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker      8921645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        43020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     41551393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    458334602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       563575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       211547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     31851072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     11475310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       860274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        40101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     56307774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     95741540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       271699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        80583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     84143008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      9905649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2806987973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13558337                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8560864                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13558337                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8560864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              867369536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  364032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               547893824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               867733568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            547895296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5688                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            776083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            936311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            857825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            786105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            770785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            852590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            854841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            942384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            867113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            794707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           750375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           891356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           733284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           817261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           923157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           998472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            539514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            533806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            531077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            544641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            525366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            565416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            551079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            554681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            522358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            528435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           527068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           535395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           520691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           534803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           525338                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1286                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  504323091000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13558337                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8560864                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2829184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3351022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1717413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1245320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1009452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  799984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  658450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  602675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  527076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  404959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 239347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 101662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  39659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  21072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 127195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 174684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 231626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 316875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 384686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 443424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 495890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 544310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 594970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 646121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 706744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 790421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 820392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 813694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 727583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 158738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 102091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  68284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  48708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  35778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  26934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  21552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  17720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10807912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.947056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.518737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   179.663173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7992260     73.95%     73.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1610258     14.90%     88.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       421308      3.90%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       182732      1.69%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       192892      1.78%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        87571      0.81%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        53927      0.50%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        63201      0.58%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       203763      1.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10807912                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       531309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.546804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.070905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       531301    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        531309                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       531309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.112735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.096786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.899675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        516093     97.14%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         10134      1.91%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          3110      0.59%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23          1004      0.19%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           419      0.08%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           163      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29           105      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            73      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            46      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            28      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            14      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            16      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            20      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45            10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106-107            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        531309                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1154369745769                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1408481914519                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                67763245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     85176.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               103926.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1719.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1086.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1720.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1086.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8202012                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3103569                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22800.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    51.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              41515581240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              22652350875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             52940581200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            28159274160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32985201600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         339515298180                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5189424000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           522957711255                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1035.526124                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   6454642419                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16840460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  481028693081                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              40246038000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              21959643750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             52930293000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27314768160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32985201600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         340270998480                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4526529000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           520233471990                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           1030.131766                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5398560335                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16840460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  482084178415                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2334                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9636864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2404                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   505020435000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     289                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         11312046                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.393171                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          140853236                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11313044                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.450516                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3237895579500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1021.393171                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.997454                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997454                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          998                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        344191895                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       344191895                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     94838489                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       94838489                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     45469724                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      45469724                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        39751                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        39751                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       231992                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       231992                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       231094                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       231094                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    140308213                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       140308213                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    140347964                       # number of overall hits
system.cpu0.dcache.overall_hits::total      140347964                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     24323484                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24323484                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1239751                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1239751                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        51811                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        51811                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4293                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4293                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4304                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4304                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     25563235                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25563235                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     25615046                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25615046                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1252049673000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1252049673000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  29394830507                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29394830507                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    152293000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    152293000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     27549500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     27549500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1281444503507                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1281444503507                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1281444503507                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1281444503507                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    119161973                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    119161973                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     46709475                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     46709475                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        91562                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        91562                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       236285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       236285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       235398                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       235398                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    165871448                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    165871448                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    165963010                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    165963010                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.204121                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.204121                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.026542                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026542                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.565857                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.565857                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.018169                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018169                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018284                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018284                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.154115                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.154115                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.154342                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.154342                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51474.931511                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51474.931511                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23710.269649                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23710.269649                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 35474.726299                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35474.726299                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6400.906134                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6400.906134                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50128.416983                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50128.416983                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50027.023317                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50027.023317                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1931781                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     31388441                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            37339                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         314139                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.736281                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    99.918956                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks     11312046                       # number of writebacks
system.cpu0.dcache.writebacks::total         11312046                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     13327200                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13327200                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       942512                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       942512                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3222                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3222                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     14269712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14269712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     14269712                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14269712                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     10996284                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10996284                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       297239                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       297239                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        34963                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        34963                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1071                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1071                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         4304                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4304                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     11293523                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11293523                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     11328486                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11328486                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3274                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3274                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4122                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4122                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7396                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7396                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 473413110000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 473413110000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   7796693015                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7796693015                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   3366156000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3366156000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     40300500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     40300500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     23246500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     23246500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 481209803015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 481209803015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 484575959015                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 484575959015                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    460504000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    460504000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    460504000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    460504000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.092280                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092280                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006364                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006364                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.381851                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.381851                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.004533                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004533                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.018284                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018284                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.068086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.068086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.068259                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.068259                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43052.099236                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43052.099236                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26230.383681                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26230.383681                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 96277.664960                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 96277.664960                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 37628.851541                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37628.851541                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5401.138476                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5401.138476                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 42609.361403                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42609.361403                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 42774.997384                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42774.997384                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 140654.856445                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 140654.856445                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 62263.926447                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 62263.926447                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements      1392483                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.985129                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs     19612190                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs      1392497                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    14.084188                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.985129                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.999071                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.999071                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2           10                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses    169449005                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses    169449005                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker     19611916                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total     19611916                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker     19611916                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total     19611916                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker     19611916                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total     19611916                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker      1394853                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total      1394853                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker      1394853                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total      1394853                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker      1394853                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total      1394853                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker  23493824500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total  23493824500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker  23493824500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total  23493824500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker  23493824500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total  23493824500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker     21006769                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total     21006769                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker     21006769                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total     21006769                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker     21006769                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total     21006769                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.066400                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.066400                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.066400                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.066400                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.066400                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.066400                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 16843.226132                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 16843.226132                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 16843.226132                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 16843.226132                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 16843.226132                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 16843.226132                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks      1392483                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total      1392483                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker      1394853                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total      1394853                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker      1394853                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total      1394853                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker      1394853                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total      1394853                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker  20704118500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total  20704118500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker  20704118500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total  20704118500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker  20704118500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total  20704118500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.066400                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.066400                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.066400                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.066400                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.066400                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.066400                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14843.226132                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14843.226132                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14843.226132                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 14843.226132                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14843.226132                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 14843.226132                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          1044456                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971634                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          234084747                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1044968                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           224.011402                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236549501000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.971634                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        471335483                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       471335483                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    234061295                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      234061295                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    234061295                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       234061295                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    234061295                       # number of overall hits
system.cpu0.icache.overall_hits::total      234061295                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1084202                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1084202                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1084202                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1084202                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1084202                       # number of overall misses
system.cpu0.icache.overall_misses::total      1084202                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  51716121459                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  51716121459                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  51716121459                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  51716121459                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  51716121459                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  51716121459                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    235145497                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    235145497                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    235145497                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    235145497                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    235145497                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    235145497                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004611                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004611                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004611                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004611                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004611                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004611                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47699.710440                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47699.710440                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47699.710440                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47699.710440                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47699.710440                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47699.710440                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      3464684                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            62085                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.805492                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1044456                       # number of writebacks
system.cpu0.icache.writebacks::total          1044456                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        39713                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        39713                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        39713                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        39713                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        39713                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        39713                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      1044489                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1044489                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      1044489                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1044489                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      1044489                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1044489                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  47974606841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  47974606841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  47974606841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  47974606841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  47974606841                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  47974606841                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.004442                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004442                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.004442                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004442                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.004442                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004442                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45931.174805                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45931.174805                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45931.174805                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45931.174805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45931.174805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45931.174805                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          465                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    11.051591                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs        14270                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          473                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    30.169133                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 3237006301500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker    11.051591                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.690724                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.690724                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023     0.500000                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses       126035                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses       126035                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker        14194                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total        14194                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker        14194                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total        14194                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker        14194                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total        14194                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker         1387                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         1387                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker         1387                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         1387                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker         1387                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         1387                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker     48392000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     48392000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker     48392000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     48392000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker     48392000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     48392000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker        15581                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total        15581                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker        15581                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total        15581                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker        15581                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total        15581                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.089019                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.089019                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.089019                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.089019                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.089019                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.089019                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 34889.689978                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 34889.689978                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 34889.689978                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 34889.689978                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 34889.689978                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 34889.689978                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks          465                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total          465                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker         1387                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total         1387                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker         1387                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total         1387                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker         1387                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total         1387                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     45618000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     45618000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker     45618000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     45618000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker     45618000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     45618000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.089019                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.089019                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.089019                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.089019                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.089019                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.089019                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 32889.689978                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 32889.689978                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 32889.689978                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 32889.689978                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 32889.689978                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 32889.689978                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   505020435000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     496                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           319852                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1014.367269                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          183666571                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           320869                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           572.403601                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3241560126500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1014.367269                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.990593                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.990593                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1017                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          736                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.993164                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        369256213                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       369256213                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     95810835                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       95810835                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     87357035                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      87357035                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        44121                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        44121                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       204871                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       204871                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       204384                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       204384                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    183167870                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       183167870                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    183211991                       # number of overall hits
system.cpu1.dcache.overall_hits::total      183211991                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       303002                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       303002                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       500491                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       500491                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        30159                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        30159                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4647                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4647                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3651                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3651                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       803493                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        803493                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       833652                       # number of overall misses
system.cpu1.dcache.overall_misses::total       833652                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15693524000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15693524000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  11450429913                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11450429913                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    235678000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    235678000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     24475000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24475000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        56500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        56500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27143953913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27143953913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27143953913                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27143953913                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     96113837                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     96113837                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     87857526                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     87857526                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        74280                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        74280                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       209518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       209518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       208035                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       208035                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    183971363                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    183971363                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    184045643                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    184045643                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.003153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003153                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005697                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005697                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.406018                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.406018                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.022179                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.022179                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.017550                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.017550                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004367                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004367                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004530                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004530                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51793.466710                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51793.466710                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 22878.393244                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22878.393244                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 50716.160964                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50716.160964                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6703.642838                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6703.642838                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33782.439813                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33782.439813                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32560.293639                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32560.293639                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         4918                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2704468                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          55566                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   126.102564                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    48.671274                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       319852                       # number of writebacks
system.cpu1.dcache.writebacks::total           319852                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       133374                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       133374                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       360784                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       360784                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         3315                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         3315                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       494158                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       494158                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       494158                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       494158                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       169628                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169628                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       139707                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       139707                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        26050                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        26050                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1332                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1332                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         3651                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3651                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       309335                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       309335                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       335385                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       335385                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          605                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          605                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          616                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          616                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1221                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1221                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7705498000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7705498000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3345311428                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3345311428                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   2440758500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2440758500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     79315500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     79315500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     20827000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20827000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        53500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        53500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11050809428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11050809428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  13491567928                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13491567928                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     56345500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     56345500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     56345500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     56345500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001590                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001590                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.350700                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.350700                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.006357                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006357                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.017550                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.017550                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001681                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001681                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001822                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001822                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45425.861296                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45425.861296                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23945.195502                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23945.195502                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 93695.143954                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 93695.143954                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 59546.171171                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59546.171171                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5704.464530                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5704.464530                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35724.406963                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35724.406963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40227.105947                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40227.105947                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 93133.057851                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 93133.057851                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 46147.010647                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 46147.010647                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements         8833                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.952679                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       131324                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         8847                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    14.843902                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    15.952679                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.997042                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.997042                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1            7                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      1152395                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      1152395                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker       131023                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       131023                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker       131023                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       131023                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker       131023                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       131023                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker        11579                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        11579                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker        11579                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        11579                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker        11579                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        11579                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker    629315000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    629315000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker    629315000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    629315000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker    629315000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    629315000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker       142602                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       142602                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker       142602                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       142602                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker       142602                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       142602                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.081198                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.081198                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.081198                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.081198                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.081198                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.081198                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 54349.684774                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 54349.684774                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 54349.684774                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 54349.684774                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 54349.684774                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 54349.684774                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks         8833                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total         8833                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker        11579                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        11579                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker        11579                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        11579                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker        11579                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        11579                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    606157000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    606157000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker    606157000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    606157000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker    606157000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    606157000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.081198                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.081198                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.081198                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.081198                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.081198                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.081198                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 52349.684774                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 52349.684774                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 52349.684774                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 52349.684774                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 52349.684774                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 52349.684774                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          1392690                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998553                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          506553290                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1393200                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           363.589786                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998553                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1017417558                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1017417558                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    506537594                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      506537594                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    506537594                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       506537594                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    506537594                       # number of overall hits
system.cpu1.icache.overall_hits::total      506537594                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1474832                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1474832                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1474832                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1474832                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1474832                       # number of overall misses
system.cpu1.icache.overall_misses::total      1474832                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  43414896120                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  43414896120                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  43414896120                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  43414896120                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  43414896120                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  43414896120                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    508012426                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    508012426                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    508012426                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    508012426                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    508012426                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    508012426                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002903                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002903                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002903                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002903                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002903                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002903                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 29437.180723                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29437.180723                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 29437.180723                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29437.180723                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 29437.180723                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29437.180723                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      6469203                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          893                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs           110785                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    58.394214                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   297.666667                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      1392690                       # number of writebacks
system.cpu1.icache.writebacks::total          1392690                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        82126                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        82126                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        82126                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        82126                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        82126                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        82126                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1392706                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1392706                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1392706                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1392706                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1392706                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1392706                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  37900141899                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  37900141899                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  37900141899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  37900141899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  37900141899                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  37900141899                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.002741                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002741                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.002741                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002741                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.002741                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002741                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 27213.311280                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27213.311280                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 27213.311280                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27213.311280                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 27213.311280                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27213.311280                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         2582                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.885416                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs        22219                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         2590                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     8.578764                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    15.885416                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.992839                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.992839                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            4                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.500000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       217307                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       217307                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker        22057                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total        22057                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker        22057                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total        22057                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker        22057                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total        22057                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker         4539                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         4539                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker         4539                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         4539                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker         4539                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         4539                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker    237990500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    237990500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker    237990500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    237990500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker    237990500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    237990500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker        26596                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total        26596                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker        26596                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total        26596                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker        26596                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total        26596                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.170665                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.170665                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.170665                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.170665                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.170665                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.170665                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 52432.363957                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 52432.363957                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 52432.363957                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 52432.363957                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 52432.363957                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 52432.363957                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks         2582                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total         2582                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker         4539                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         4539                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker         4539                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         4539                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker         4539                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         4539                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    228912500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    228912500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker    228912500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    228912500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker    228912500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    228912500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.170665                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.170665                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.170665                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.170665                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.170665                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.170665                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 50432.363957                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 50432.363957                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 50432.363957                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 50432.363957                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 50432.363957                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 50432.363957                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   505020435000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     448                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7700041                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1021.923987                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          219401982                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7701060                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.489842                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3238445294000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1021.923987                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997973                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997973                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          981                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        557560154                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       557560154                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     57193996                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57193996                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    153278275                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     153278275                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       807900                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       807900                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      3971944                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      3971944                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4000004                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4000004                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    210472271                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       210472271                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    211280171                       # number of overall hits
system.cpu2.dcache.overall_hits::total      211280171                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1036379                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1036379                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     54492892                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     54492892                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       103049                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       103049                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        35641                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        35641                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6249                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6249                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     55529271                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      55529271                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     55632320                       # number of overall misses
system.cpu2.dcache.overall_misses::total     55632320                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  58953049000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  58953049000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1175034428543                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1175034428543                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1691760000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1691760000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     79074000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     79074000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1233987477543                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1233987477543                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1233987477543                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1233987477543                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     58230375                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     58230375                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    207771167                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    207771167                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       910949                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       910949                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4007585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4007585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4006253                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4006253                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    266001542                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    266001542                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    266912491                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    266912491                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017798                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017798                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.262274                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.262274                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.113123                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.113123                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008893                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008893                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001560                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001560                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.208755                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.208755                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.208429                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.208429                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 56883.677689                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56883.677689                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 21563.077044                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21563.077044                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 47466.681631                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 47466.681631                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12653.864618                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12653.864618                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 22222.288449                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 22222.288449                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 22181.125604                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 22181.125604                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2928                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    241393222                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        6770340                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   154.105263                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    35.654520                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7700041                       # number of writebacks
system.cpu2.dcache.writebacks::total          7700041                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       284440                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       284440                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     47500940                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     47500940                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        34821                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        34821                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     47785380                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47785380                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     47785380                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47785380                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       751939                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       751939                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      6991952                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      6991952                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        76686                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        76686                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          820                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          820                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6249                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6249                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7743891                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7743891                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7820577                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7820577                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          339                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          339                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          363                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          363                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          702                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          702                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  48228034500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  48228034500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 154077405046                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 154077405046                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   5041655500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   5041655500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     40679500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     40679500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     72826000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     72826000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 202305439546                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 202305439546                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 207347095046                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 207347095046                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     29869000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     29869000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     29869000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     29869000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.012913                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.012913                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033652                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033652                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.084183                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.084183                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000205                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001560                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001560                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.029112                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029112                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029300                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029300                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 64138.227303                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 64138.227303                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22036.393420                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22036.393420                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 65744.144955                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 65744.144955                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 49609.146341                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49609.146341                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 11654.024644                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11654.024644                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26124.520547                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26124.520547                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26513.017524                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26513.017524                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 88109.144543                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 88109.144543                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 42548.433048                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 42548.433048                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements        15232                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.924856                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       871046                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs        15248                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    57.125262                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker    15.924856                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.995303                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.995303                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      8184600                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      8184600                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       870759                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       870759                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       870759                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       870759                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       870759                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       870759                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker       135392                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       135392                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker       135392                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       135392                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker       135392                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       135392                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker   1509146000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total   1509146000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker   1509146000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total   1509146000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker   1509146000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total   1509146000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker      1006151                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total      1006151                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker      1006151                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total      1006151                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker      1006151                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total      1006151                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.134564                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.134564                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.134564                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.134564                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.134564                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.134564                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 11146.493146                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11146.493146                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 11146.493146                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11146.493146                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 11146.493146                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11146.493146                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks        15232                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        15232                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker       135392                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total       135392                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker       135392                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total       135392                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker       135392                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total       135392                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker   1238362000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1238362000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker   1238362000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total   1238362000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker   1238362000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total   1238362000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.134564                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.134564                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.134564                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.134564                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.134564                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.134564                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9146.493146                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9146.493146                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9146.493146                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9146.493146                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9146.493146                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9146.493146                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1826791                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.983156                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          185687430                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1827303                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           101.618303                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236971758500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.983156                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999967                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        377354421                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       377354421                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    185674477                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      185674477                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    185674477                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       185674477                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    185674477                       # number of overall hits
system.cpu2.icache.overall_hits::total      185674477                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2089328                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2089328                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2089328                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2089328                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2089328                       # number of overall misses
system.cpu2.icache.overall_misses::total      2089328                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  72743749174                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  72743749174                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  72743749174                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  72743749174                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  72743749174                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  72743749174                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    187763805                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    187763805                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    187763805                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    187763805                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    187763805                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    187763805                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.011127                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011127                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.011127                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011127                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.011127                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011127                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 34816.816304                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 34816.816304                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 34816.816304                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 34816.816304                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 34816.816304                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 34816.816304                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      2492669                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            43197                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    57.704679                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1826791                       # number of writebacks
system.cpu2.icache.writebacks::total          1826791                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       262517                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       262517                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       262517                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       262517                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       262517                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       262517                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1826811                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1826811                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1826811                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1826811                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1826811                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1826811                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  56268576997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  56268576997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  56268576997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  56268576997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  56268576997                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  56268576997                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009729                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009729                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009729                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009729                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009729                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009729                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 30801.531739                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30801.531739                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 30801.531739                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30801.531739                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 30801.531739                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30801.531739                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          469                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    10.695591                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         7516                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          482                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    15.593361                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 3236955038500                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker    10.695591                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.668474                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.668474                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            6                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        73907                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        73907                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker         7354                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         7354                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker         7354                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         7354                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker         7354                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         7354                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker         1675                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1675                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker         1675                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1675                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker         1675                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1675                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker     44323500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     44323500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker     44323500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     44323500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker     44323500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     44323500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker         9029                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         9029                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker         9029                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         9029                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker         9029                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         9029                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.185513                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.185513                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.185513                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.185513                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.185513                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.185513                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 26461.791045                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 26461.791045                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 26461.791045                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 26461.791045                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 26461.791045                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 26461.791045                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks          469                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          469                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker         1675                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total         1675                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker         1675                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total         1675                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker         1675                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total         1675                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     40973500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     40973500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker     40973500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     40973500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker     40973500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     40973500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.185513                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.185513                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.185513                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.185513                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.185513                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.185513                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 24461.791045                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 24461.791045                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 24461.791045                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 24461.791045                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 24461.791045                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 24461.791045                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   505020435000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1179                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           172016                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          962.140057                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          340569815                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           172999                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1968.623027                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   962.140057                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.939590                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.939590                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          571                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        682598797                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       682598797                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    177403735                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      177403735                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    159790650                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     159790650                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        36859                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        36859                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1645293                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1645293                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1645351                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1645351                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    337194385                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       337194385                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    337231244                       # number of overall hits
system.cpu3.dcache.overall_hits::total      337231244                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       233168                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       233168                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       403523                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       403523                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        43206                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        43206                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         3929                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3929                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2676                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2676                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       636691                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        636691                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       679897                       # number of overall misses
system.cpu3.dcache.overall_misses::total       679897                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15797610500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15797610500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   8902319927                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8902319927                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    213703500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    213703500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     19098000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     19098000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       108000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       108000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  24699930427                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  24699930427                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  24699930427                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  24699930427                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    177636903                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    177636903                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    160194173                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    160194173                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        80065                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        80065                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1649222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1649222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1648027                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1648027                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    337831076                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    337831076                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    337911141                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    337911141                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.001313                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001313                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.002519                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002519                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.539637                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.539637                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.002382                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.002382                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.001624                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001624                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.001885                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001885                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.002012                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002012                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 67752.052168                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 67752.052168                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 22061.493216                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 22061.493216                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 54391.320947                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 54391.320947                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  7136.771300                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7136.771300                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38794.219530                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38794.219530                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 36328.929863                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36328.929863                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         3343                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3203676                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          56397                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   145.347826                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    56.805788                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       172016                       # number of writebacks
system.cpu3.dcache.writebacks::total           172016                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       142322                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       142322                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       340516                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       340516                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         2894                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         2894                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       482838                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       482838                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       482838                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       482838                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        90846                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        90846                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        63007                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        63007                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        32296                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        32296                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1035                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1035                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         2676                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2676                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       153853                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       153853                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       186149                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       186149                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          290                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          290                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          321                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          321                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          611                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          611                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5906851500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5906851500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1642097438                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1642097438                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   3399912500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3399912500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     63871000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     63871000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     16426000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     16426000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       104000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       104000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   7548948938                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7548948938                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  10948861438                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10948861438                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     20180000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     20180000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     20180000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     20180000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.000511                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000511                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000393                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000393                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.403372                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.403372                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000628                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000628                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.001624                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001624                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.000455                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000455                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.000551                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000551                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 65020.490721                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 65020.490721                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26062.142905                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26062.142905                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 105273.485881                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 105273.485881                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 61711.111111                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61711.111111                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6138.266069                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6138.266069                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 49065.984661                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 49065.984661                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58817.729013                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58817.729013                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 69586.206897                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 69586.206897                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 33027.823241                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 33027.823241                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements         4358                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.956561                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       565232                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         4374                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   129.225423                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    15.956561                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.997285                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.997285                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::0            9                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::1            5                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      4575104                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      4575104                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker       563806                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       563806                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker       563806                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       563806                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker       563806                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       563806                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker         7184                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         7184                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker         7184                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         7184                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker         7184                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         7184                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker    301837000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    301837000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker    301837000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    301837000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker    301837000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    301837000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker       570990                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       570990                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker       570990                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       570990                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker       570990                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       570990                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.012582                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.012582                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.012582                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.012582                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.012582                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.012582                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 42015.172606                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 42015.172606                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 42015.172606                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 42015.172606                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 42015.172606                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 42015.172606                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks         4358                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total         4358                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker         7184                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total         7184                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker         7184                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total         7184                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker         7184                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total         7184                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    287469000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    287469000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker    287469000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    287469000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker    287469000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    287469000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.012582                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.012582                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.012582                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.012582                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.012582                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.012582                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 40015.172606                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 40015.172606                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 40015.172606                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 40015.172606                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 40015.172606                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 40015.172606                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          6304060                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.996540                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          451354635                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          6304572                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            71.591638                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.996540                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999993                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        922180116                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       922180116                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    451331437                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      451331437                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    451331437                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       451331437                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    451331437                       # number of overall hits
system.cpu3.icache.overall_hits::total      451331437                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      6606580                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      6606580                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      6606580                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       6606580                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      6606580                       # number of overall misses
system.cpu3.icache.overall_misses::total      6606580                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 140384493029                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 140384493029                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 140384493029                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 140384493029                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 140384493029                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 140384493029                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    457938017                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    457938017                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    457938017                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    457938017                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    457938017                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    457938017                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.014427                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.014427                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.014427                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.014427                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.014427                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.014427                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 21249.192930                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21249.192930                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 21249.192930                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21249.192930                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 21249.192930                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21249.192930                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs     10299065                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          367                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           424810                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    24.243933                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets    91.750000                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      6304060                       # number of writebacks
system.cpu3.icache.writebacks::total          6304060                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       302498                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       302498                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       302498                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       302498                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       302498                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       302498                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      6304082                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      6304082                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      6304082                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      6304082                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      6304082                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      6304082                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 124116565179                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 124116565179                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 124116565179                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 124116565179                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 124116565179                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 124116565179                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.013766                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.013766                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.013766                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.013766                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.013766                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.013766                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 19688.285333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19688.285333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 19688.285333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19688.285333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 19688.285333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19688.285333                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements          819                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    14.741594                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs        16702                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs          834                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    20.026379                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    14.741594                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.921350                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.921350                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses       156858                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses       156858                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker        16428                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total        16428                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker        16428                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total        16428                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker        16428                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total        16428                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker         2826                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         2826                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker         2826                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         2826                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker         2826                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         2826                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker     94511000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total     94511000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker     94511000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total     94511000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker     94511000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total     94511000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker        19254                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total        19254                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker        19254                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total        19254                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker        19254                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total        19254                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.146775                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.146775                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.146775                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.146775                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.146775                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.146775                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 33443.382873                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 33443.382873                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 33443.382873                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 33443.382873                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 33443.382873                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 33443.382873                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks          819                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total          819                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker         2826                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total         2826                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker         2826                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total         2826                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker         2826                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total         2826                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     88859000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total     88859000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker     88859000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total     88859000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker     88859000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total     88859000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.146775                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.146775                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.146775                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.146775                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.146775                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.146775                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 31443.382873                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 31443.382873                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 31443.382873                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 31443.382873                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 31443.382873                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 31443.382873                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4243                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4243                       # Transaction distribution
system.iobus.trans_dist::WriteReq              155069                       # Transaction distribution
system.iobus.trans_dist::WriteResp             155069                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3454                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       303418                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       303418                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  318624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3454                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6554                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9645928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9645928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  9655936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3942063                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9825143                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           786298100                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10713000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           152842000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               151688                       # number of replacements
system.iocache.tags.tagsinuse               15.993629                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               151704                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236730098000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.993629                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999602                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999602                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1365381                       # Number of tag accesses
system.iocache.tags.data_accesses             1365381                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide         1133                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1133                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       150576                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       150576                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       151709                       # number of demand (read+write) misses
system.iocache.demand_misses::total            151709                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       151709                       # number of overall misses
system.iocache.overall_misses::total           151709                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    129499289                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    129499289                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  18074543811                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  18074543811                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  18204043100                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  18204043100                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  18204043100                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  18204043100                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide         1133                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1133                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       151709                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          151709                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       151709                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         151709                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 114297.695499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114297.695499                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 120036.020422                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 120036.020422                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 119993.165204                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119993.165204                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 119993.165204                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119993.165204                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2086                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   80                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    26.075000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          150555                       # number of writebacks
system.iocache.writebacks::total               150555                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide         1133                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1133                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       150576                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       150576                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       151709                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       151709                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       151709                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       151709                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     72849289                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     72849289                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide  10537161427                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  10537161427                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide  10610010716                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  10610010716                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide  10610010716                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  10610010716                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 64297.695499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64297.695499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 69979.023397                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 69979.023397                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 69936.593847                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69936.593847                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 69936.593847                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69936.593847                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         53522712                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            54919660                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1219391                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                377                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4378148                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  11941314                       # number of replacements
system.l2.tags.tagsinuse                 31518.080666                       # Cycle average of tags in use
system.l2.tags.total_refs                    24717045                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11972591                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.064469                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31362.970841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   155.109825                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.957122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961855                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           828                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            96                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        12503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.025269                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002930                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.926300                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 529216918                       # Number of tag accesses
system.l2.tags.data_accesses                529216918                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     11489880                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11489880                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     18403156                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         18403156                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   48                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       249234                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       112180                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      6293043                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        46850                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6701307                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.dtb.walker      1321369                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.itb.walker          299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       715520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.dtb.walker         3324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.itb.walker         1154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1140665                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.dtb.walker         7607                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.itb.walker          330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1382556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.dtb.walker         1788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.itb.walker          530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      5639236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           10214378                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7397668                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       112404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       212424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        46416                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7768912                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker      1321369                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       715520                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      7646902                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         3324                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1154                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1140665                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       224584                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         7607                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          330                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1382556                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      6505467                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         1788                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          530                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      5639236                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        93266                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24684597                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker      1321369                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          299                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       715520                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      7646902                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         3324                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1154                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1140665                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       224584                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         7607                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          330                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1382556                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      6505467                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         1788                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          530                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      5639236                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        93266                       # number of overall hits
system.l2.overall_hits::total                24684597                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         2920                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         3888                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       111319                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3430                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             121557                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          478                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          448                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2605                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          396                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3927                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        40097                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        19492                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       584116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        10301                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              654006                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.dtb.walker        70311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.itb.walker          340                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       328932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.dtb.walker         4455                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.itb.walker         1679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       252026                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.dtb.walker         6785                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.itb.walker          316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       444250                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.dtb.walker         2148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.itb.walker          638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       664833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1776713                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3622294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        74931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       607893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        71100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4376218                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker        70311                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          340                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       328932                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3662391                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         4455                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         1679                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       252026                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        94423                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         6785                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          316                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       444250                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1192009                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         2148                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          638                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       664833                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        81401                       # number of demand (read+write) misses
system.l2.demand_misses::total                6806937                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker        70311                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          340                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       328932                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3662391                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         4455                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         1679                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       252026                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        94423                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         6785                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          316                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       444250                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1192009                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         2148                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          638                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       664833                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        81401                       # number of overall misses
system.l2.overall_misses::total               6806937                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      4585500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      7352000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      6202000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      5320500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     23460000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3142000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      3230499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     31544000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      2085500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     40001999                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5581709979                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2295023490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  99638153832                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1150034989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  108664922290                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.dtb.walker   8281634998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.itb.walker     38858000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  42192787990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.dtb.walker    546244997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.itb.walker    206521500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst  28935993476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.dtb.walker    657507500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.itb.walker     32725500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  45243158479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.dtb.walker    251176000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.itb.walker     75264000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  80470289474                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 206932161914                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 410824677304                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data   9139605922                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  50578767991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   8843960947                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 479387012164                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker   8281634998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     38858000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  42192787990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 416406387283                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    546244997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    206521500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  28935993476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  11434629412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    657507500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     32725500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  45243158479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 150216921823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    251176000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     75264000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  80470289474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   9993995936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     794984096368                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker   8281634998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     38858000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  42192787990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 416406387283                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    546244997                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    206521500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  28935993476                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  11434629412                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    657507500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     32725500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  45243158479                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 150216921823                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    251176000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     75264000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  80470289474                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   9993995936                       # number of overall miss cycles
system.l2.overall_miss_latency::total    794984096368                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     11489880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11489880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     18403156                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     18403156                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2924                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3904                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       111332                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3445                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           121605                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          478                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          448                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2605                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          396                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3927                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       289331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       131672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6877159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        57151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7355313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.dtb.walker      1391680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.itb.walker          639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      1044452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.dtb.walker         7779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.itb.walker         2833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1392691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.dtb.walker        14392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.itb.walker          646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1826806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.dtb.walker         3936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.itb.walker         1168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      6304069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11991091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11019962                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       187335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       820317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       117516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12145130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker      1391680                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          639                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst      1044452                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     11309293                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         7779                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2833                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1392691                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       319007                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        14392                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          646                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1826806                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7697476                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         3936                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      6304069                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       174667                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31491534                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker      1391680                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          639                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1044452                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     11309293                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         7779                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2833                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1392691                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       319007                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        14392                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          646                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1826806                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7697476                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         3936                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      6304069                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       174667                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31491534                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.998632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.995902                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999883                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.995646                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999605                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.138585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.148035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.084936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.180242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.088916                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.dtb.walker     0.050522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.itb.walker     0.532081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.314933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.dtb.walker     0.572696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.itb.walker     0.592658                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.180963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.dtb.walker     0.471442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.itb.walker     0.489164                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.243184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.dtb.walker     0.545732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.itb.walker     0.546233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.105461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.148169                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.328703                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.399984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.741046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.605024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.360327                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.050522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.532081                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.314933                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.323839                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.572696                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.592658                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.180963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.295990                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.471442                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.489164                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.243184                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.154857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.545732                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.546233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.105461                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.466035                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216151                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.050522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.532081                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.314933                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.323839                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.572696                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.592658                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.180963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.295990                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.471442                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.489164                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.243184                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.154857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.545732                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.546233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.105461                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.466035                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216151                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1570.376712                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1890.946502                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data    55.713760                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1551.166181                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   192.995878                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  6573.221757                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  7210.935268                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 12109.021113                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  5266.414141                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10186.401579                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 139205.176921                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 117741.816643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 170579.394901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 111643.043297                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 166152.791091                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.dtb.walker 117785.766068                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.itb.walker 114288.235294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 128272.068361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.dtb.walker 122613.916274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.itb.walker 123002.680167                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 114813.525097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.dtb.walker 96906.042741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.itb.walker 103561.708861                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 101841.662305                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.dtb.walker 116934.823091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.itb.walker 117968.652038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 121038.350193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116469.098787                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 113415.608259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 121973.628031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 83203.405848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 124387.636385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109543.677249                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 117785.766068                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 114288.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 128272.068361                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 113697.960508                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 122613.916274                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 123002.680167                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 114813.525097                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 121100.043549                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 96906.042741                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 103561.708861                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 101841.662305                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 126019.956077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 116934.823091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 117968.652038                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 121038.350193                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 122774.854560                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116790.282673                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 117785.766068                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 114288.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 128272.068361                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 113697.960508                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 122613.916274                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 123002.680167                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 114813.525097                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 121100.043549                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 96906.042741                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 103561.708861                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 101841.662305                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 126019.956077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 116934.823091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 117968.652038                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 121038.350193                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 122774.854560                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116790.282673                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             312428                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3029                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     103.145593                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     59890                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              8410309                       # number of writebacks
system.l2.writebacks::total                   8410309                       # number of writebacks
system.l2.UpgradeReq_mshr_hits::switch_cpus2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         8246                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         1719                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data       432127                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         1557                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           443649                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.dtb.walker            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.itb.walker            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst         1505                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.dtb.walker           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.itb.walker           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst         1037                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.dtb.walker            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          542                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.dtb.walker            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.itb.walker            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst         1776                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4911                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data        42141                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1027                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          944                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          817                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        44929                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         1505                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        50387                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         1037                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         2746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          542                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data       433071                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         2374                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              493489                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         1505                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        50387                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         1037                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         2746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          542                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data       433071                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1776                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         2374                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             493489                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      7380842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7380842                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         2920                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         3888                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       111318                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3429                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        121555                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          478                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          447                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         2605                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          395                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3925                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        31851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        17773                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       151989                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         8744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         210357                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.dtb.walker        70303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.itb.walker          339                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       327427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.dtb.walker         4441                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.itb.walker         1667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst       250989                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.dtb.walker         6779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.itb.walker          316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       443708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.dtb.walker         2141                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.itb.walker          635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       663057                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1771802                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3580153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        73904                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       606949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        70283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4331289                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker        70303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       327427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3612004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         4441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         1667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       250989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        91677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         6779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       443708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       758938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         2141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       663057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        79027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6313448                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      7380842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker        70303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       327427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3612004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         4441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         1667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       250989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        91677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         6779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       443708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       758938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         2141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       663057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        79027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13694290                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3274                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          605                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          339                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          290                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4508                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4122                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          616                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          363                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          321                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5422                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7396                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1221                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          702                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          611                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9930                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1209453374393                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1209453374393                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     48679999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     64859499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   1881609499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     57420500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2052569497                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      7603500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      7271500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     41707000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      6386499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     62968499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4042508536                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   1941592014                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  16776544509                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    893856014                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23654501073                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.dtb.walker   7859248110                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.itb.walker     36811002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  40056344807                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.dtb.walker    518734510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.itb.walker    195657504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst  27339549632                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.dtb.walker    616441005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.itb.walker     30829500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  42538745726                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.dtb.walker    237743506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.itb.walker     70977502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  76334585659                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 195835668463                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 385866332865                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   8600851611                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  46857518577                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   8343160633                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 449667863686                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker   7859248110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     36811002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  40056344807                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 389908841401                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    518734510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    195657504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  27339549632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  10542443625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    616441005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     30829500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  42538745726                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  63634063086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    237743506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     70977502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  76334585659                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   9237016647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 669158033222                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1209453374393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker   7859248110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     36811002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  40056344807                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 389908841401                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    518734510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    195657504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  27339549632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  10542443625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    616441005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     30829500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  42538745726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  63634063086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    237743506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     70977502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  76334585659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   9237016647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1878611407615                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    432147509                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     51061502                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     26928502                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     17674003                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    527811516                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    432147509                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     51061502                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     26928502                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     17674003                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    527811516                       # number of overall MSHR uncacheable cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.998632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.995902                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999874                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.995356                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999589                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.997768                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.997475                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999491                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.110085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.134979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.152998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028599                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.050517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.itb.walker     0.530516                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.313492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.570896                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.itb.walker     0.588422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.180219                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.471026                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.itb.walker     0.489164                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.242887                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.543953                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.itb.walker     0.543664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.105179                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.147760                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.324879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.394502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.739896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.598072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.356628                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.050517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.530516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.313492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.319384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.570896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.588422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.180219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.287382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.471026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.489164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.242887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.098596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.543953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.543664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.105179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.452444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.200481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.050517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.530516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.313492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.319384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.570896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.588422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.180219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.287382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.471026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.489164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.242887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.098596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.543953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.543664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.105179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.452444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.434856                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 163863.875476                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 163863.875476                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16671.232534                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16681.969907                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16903.012083                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16745.552639                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16885.932269                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 15906.903766                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16267.337808                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16010.364683                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16168.351899                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 16042.929682                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 126919.360020                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 109243.910088                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 110379.991374                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 102225.070220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112449.317460                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 111791.077337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 108587.026549                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 122336.718740                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 116805.789237                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 117371.028194                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 108927.282200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 90933.914294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 97561.708861                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 95871.036190                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 111043.206913                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 111775.593701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 115125.224014                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 110529.093241                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 107779.285652                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 116378.702249                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 77201.739482                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 118708.089197                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103818.485371                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 111791.077337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 108587.026549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 122336.718740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107948.064676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 116805.789237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 117371.028194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 108927.282200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 114995.512779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 90933.914294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 97561.708861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95871.036190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 83846.194401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 111043.206913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 111775.593701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 115125.224014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 116884.313551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105989.315699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 163863.875476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 111791.077337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 108587.026549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 122336.718740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107948.064676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 116805.789237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 117371.028194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 108927.282200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 114995.512779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 90933.914294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 97561.708861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95871.036190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 83846.194401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 111043.206913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 111775.593701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 115125.224014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 116884.313551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 137182.096159                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 131993.741295                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 84399.176860                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 79435.109145                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 60944.837931                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 117083.299911                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 58429.895754                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 41819.411957                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 38359.689459                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 28926.355155                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 53153.224169                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      25962282                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13850708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1565                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4508                       # Transaction distribution
system.membus.trans_dist::ReadResp           13361260                       # Transaction distribution
system.membus.trans_dist::WriteReq               5422                       # Transaction distribution
system.membus.trans_dist::WriteResp              5422                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8560864                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3532137                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           140243                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          16871                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            203554                       # Transaction distribution
system.membus.trans_dist::ReadExResp           203154                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13356751                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        150576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       303397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       303397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39215937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     39235797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39539194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         9308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1405993408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1406012724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1415648244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            26351                       # Total snoops (count)
system.membus.snoopTraffic                     100352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13877925                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000627                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025039                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13869219     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    8706      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            13877925                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13939794                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3968875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         66116119209                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6183939                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        71714182176                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      147177122                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    116310421                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      8085066                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     99593128                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       72210986                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    72.505993                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        7355809                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       348372                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3482404                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3425497                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        56907                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        17744                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         19301836                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     19301836                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        14417                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     10496176                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore      8791243                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     10510593                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  4498.782038                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 11953.743266                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-65535     10453140     99.45%     99.45% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-131071        44086      0.42%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-196607         6110      0.06%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::196608-262143         3336      0.03%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-327679         2098      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::327680-393215         1061      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-458751          380      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::458752-524287          193      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-589823          108      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::589824-655359           42      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::655360-720895           19      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::720896-786431           19      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::786432-851967            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     10510593                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     18710634                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 10834.670407                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  7867.444115                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 18192.684553                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-131071     18640965     99.63%     99.63% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-262143        50742      0.27%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-393215        13920      0.07%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-524287         3313      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-655359         1169      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-786431          357      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::786432-917503          106      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::917504-1.04858e+06           31      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06           31      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     18710634                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 504325400000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.763611                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     1.029454                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-1 463299225000     91.87%     91.87% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::2-3  24960076500      4.95%     96.81% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-5  13169356000      2.61%     99.43% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::6-7   2468419500      0.49%     99.92% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-9    132325500      0.03%     99.94% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::10-11    125378000      0.02%     99.97% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-13     49821500      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::14-15    100901500      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-17     19299500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::18-19        72000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-21       276000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::22-23       249000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 504325400000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     10402105     99.87%     99.87% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        14003      0.13%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     10416108                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     19301836                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     19301836                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     10416108                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     10416108                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     29717944                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           125005630                       # DTB read hits
system.switch_cpus0.dtb.read_misses          19122785                       # DTB read misses
system.switch_cpus0.dtb.write_hits           49960403                       # DTB write hits
system.switch_cpus0.dtb.write_misses           179051                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        14738                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries           10037                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              189                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          7058                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              798                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       144128415                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       50139454                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                174966033                       # DTB hits
system.switch_cpus0.dtb.misses               19301836                       # DTB misses
system.switch_cpus0.dtb.accesses            194267869                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks             8859                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort         8859                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1          809                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2         7386                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          664                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples         8195                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean  1013.056742                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev 15375.374339                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-65535         8154     99.50%     99.50% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-131071           14      0.17%     99.67% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-196607           17      0.21%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-262143            3      0.04%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::262144-327679            2      0.02%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::327680-393215            2      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::393216-458751            2      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::524288-589823            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total         8195                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         3982                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 10930.185836                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  6342.479879                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 27502.472277                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-65535         3831     96.21%     96.21% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-131071          118      2.96%     99.17% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-196607           17      0.43%     99.60% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-262143            7      0.18%     99.77% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-327679            4      0.10%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-393215            3      0.08%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-458751            1      0.03%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::589824-655359            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         3982                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  31728266440                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.860109                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.347092                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   4440669704     14.00%     14.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  27285670236     86.00%     99.99% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2      1688000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3       238500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  31728266440                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         2767     83.39%     83.39% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          551     16.61%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         3318                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst         8859                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total         8859                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         3318                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         3318                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        12177                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           235160261                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              8859                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        14738                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            2809                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            13382                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       235169120                       # ITB inst accesses
system.switch_cpus0.itb.hits                235160261                       # DTB hits
system.switch_cpus0.itb.misses                   8859                       # DTB misses
system.switch_cpus0.itb.accesses            235169120                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          578                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          289                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 1409547.280277                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 9654011.397552                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          164     56.75%     56.75% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          125     43.25%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    138138000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          289                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 504078930335                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    407359164                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1007831725                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     29363149                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             703104340                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          147177122                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     82992292                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            906008241                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       16759858                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             97297                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        87377                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       790699                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       231809                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles       137070                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        235145935                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       202256                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           1554                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    945095571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.800049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.170688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       584387266     61.83%     61.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       141918416     15.02%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        42165728      4.46%     81.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       176624161     18.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    945095571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146033                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.697641                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        50478833                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    603248283                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        259713660                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     23702937                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7951858                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     19025976                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       429156                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     637208864                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     27731652                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7951858                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        82867542                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      540990124                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     21207729                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        248237804                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     43840514                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     605121604                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     13001931                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     20450082                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       6106335                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       5099994                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      10041780                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    667063740                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2691298721                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    652671094                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         3875                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    506909329                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       160154422                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       628884                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       589109                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         51838356                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    138429075                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     57682630                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2416267                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1895763                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         591070414                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       854655                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        561491243                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      7563120                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    126639859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    285529620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        26740                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    945095571                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.594111                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.967973                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    634482674     67.13%     67.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    131916439     13.96%     81.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    112266972     11.88%     92.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     60677114      6.42%     99.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5752342      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           30      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    945095571                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       53708009     44.33%     44.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         84453      0.07%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     44.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      45339392     37.42%     81.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     22034573     18.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           53      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    356123416     63.42%     63.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1112225      0.20%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          473      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    149539071     26.63%     90.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     54716005      9.74%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     561491243                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.557128                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          121166427                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.215794                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2196793979                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    718572629                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    521633097                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        13625                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         5048                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3904                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     682648921                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           8696                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3255221                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     31003622                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        21272                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        12901                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      7949657                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       628349                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1246305                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7951858                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      225567557                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      6325614                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    591957541                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    138429075                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     57682630                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       351891                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1202164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      4330677                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        12901                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      5144323                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      3385109                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      8529432                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    529350569                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    125370696                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     12839463                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                32472                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           178287294                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       101268054                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          52916598                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525237                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             522426260                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            521637001                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        309162211                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        504597716                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.517583                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.612690                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    112484914                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       827915                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      7656995                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    926789389                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.502057                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.336915                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    730229873     78.79%     78.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     99795870     10.77%     89.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     38462731      4.15%     93.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     17083945      1.84%     95.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     15699366      1.69%     97.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5379144      0.58%     97.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5131265      0.55%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3210583      0.35%     98.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     11796612      1.27%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    926789389                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    432648224                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     465300918                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             157158430                       # Number of memory references committed
system.switch_cpus0.commit.loads            107425455                       # Number of loads committed
system.switch_cpus0.commit.membars             467530                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          91402944                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3904                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        384017972                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4161999                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    307030491     65.99%     65.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1111525      0.24%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          472      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    107425455     23.09%     89.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     49732975     10.69%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    465300918                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     11796612                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1489385441                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1173873627                       # The number of ROB writes
system.switch_cpus0.timesIdled                 312737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               62736154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              814593                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          432632530                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            465285224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.329533                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.329533                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.429271                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.429271                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       570203174                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      290899596                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             3185                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1280                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       1998452649                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       276699270                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1790955948                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        605418                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      236966782                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    173467501                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     20267924                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    135807371                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       98115295                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    72.245928                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       30226109                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      3864653                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2475353                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2298627                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       176726                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       190364                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           113415                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       113415                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1         8530                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        67036                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore        37849                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples        75566                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   782.097769                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev 10049.893741                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-65535        75240     99.57%     99.57% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-131071          237      0.31%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-196607           40      0.05%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-262143           24      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-327679           16      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-393215            4      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::458752-524287            4      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        75566                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        33828                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 32516.509992                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 10848.439894                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 62894.712062                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535        27246     80.54%     80.54% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         4664     13.79%     94.33% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607          887      2.62%     96.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          428      1.27%     98.22% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          312      0.92%     99.14% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215          157      0.46%     99.60% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751           69      0.20%     99.81% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287           44      0.13%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823           12      0.04%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::589824-655359            3      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::655360-720895            5      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::720896-786431            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        33828                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 332808729660                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.694936                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.473452                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 332666459660     99.96%     99.96% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3     86835500      0.03%     99.98% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     28105000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7      6624000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9      8139500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      1074000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      1435500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15      9154500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17       902000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 332808729660                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        14311     75.33%     75.33% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         4688     24.67%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        18999                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       113415                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       113415                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        18999                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        18999                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       132414                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           101029341                       # DTB read hits
system.switch_cpus1.dtb.read_misses             93140                       # DTB read misses
system.switch_cpus1.dtb.write_hits           90554981                       # DTB write hits
system.switch_cpus1.dtb.write_misses            20275                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        14738                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            8305                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults             6055                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1219                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             1455                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       101122481                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       90575256                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                191584322                       # DTB hits
system.switch_cpus1.dtb.misses                 113415                       # DTB misses
system.switch_cpus1.dtb.accesses            191697737                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            15519                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        15519                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1         1208                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        12694                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         1617                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        13902                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean  1629.765501                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev 18383.802769                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-65535        13781     99.13%     99.13% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-131071           60      0.43%     99.56% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-196607           31      0.22%     99.78% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-262143           10      0.07%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::262144-327679            8      0.06%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::327680-393215            6      0.04%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::393216-458751            4      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::524288-589823            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        13902                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        10251                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 26477.758267                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean  9574.717447                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 59828.140397                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-65535         8815     85.99%     85.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-131071          948      9.25%     95.24% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-196607          231      2.25%     97.49% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-262143          114      1.11%     98.61% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-327679           60      0.59%     99.19% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::327680-393215           43      0.42%     99.61% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-458751           18      0.18%     99.79% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::458752-524287           13      0.13%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-589823            2      0.02%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::589824-655359            1      0.01%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::655360-720895            2      0.02%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::720896-786431            2      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::851968-917503            2      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        10251                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples  87701836788                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.864434                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.343027                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0  11906422204     13.58%     13.58% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1  75781849584     86.41%     99.98% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2     10658500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3      2405500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4       461500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::5        39500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  87701836788                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         7889     91.37%     91.37% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M          745      8.63%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total         8634                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        15519                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        15519                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst         8634                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total         8634                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        24153                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           508020730                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             15519                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        14738                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            5831                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             4136                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       508036249                       # ITB inst accesses
system.switch_cpus1.itb.hits                508020730                       # DTB hits
system.switch_cpus1.itb.misses                  15519                       # DTB misses
system.switch_cpus1.itb.accesses            508036249                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          993                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          497                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 7514454.368209                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 39370101.360401                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          320     64.39%     64.39% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          177     35.61%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    462169500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          497                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 500874535679                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   3734683821                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles              1001750416                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     42554943                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1597530961                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          236966782                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    130640031                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            897095354                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       41160480                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            268700                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       139084                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       229876                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       485285                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles       182068                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        508013770                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       361955                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           4878                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    961535550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.886963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.096227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        98297039     10.22%     10.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       343341856     35.71%     45.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        88650103      9.22%     55.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       431246552     44.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    961535550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.236553                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.594740                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        87134604                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    106269577                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        709475701                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     38517295                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      20138373                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     34033827                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       448484                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1624849203                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     84414779                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      20138373                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       164222193                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       31373315                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     27118047                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        670760482                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     47923140                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1540442315                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     42895992                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      2908548                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      29236394                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         79078                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4184349                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2274021702                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   7350367121                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2257337468                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        14762                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1735501500                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       538520189                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1471946                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       615389                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         69016896                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    122257580                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    101957246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      1552574                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      8520288                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1498622936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1011182                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1308796182                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     25695050                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    312806712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined   1006952346                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        44955                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    961535550                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.361152                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.013392                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    250718282     26.07%     26.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    236395664     24.59%     50.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    359388088     37.38%     88.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    106518211     11.08%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8506816      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         8489      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    961535550                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      218963380     71.83%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          9938      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      40900627     13.42%     85.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     44959991     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          194      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1079769734     82.50%     82.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     18244232      1.39%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc       984264      0.08%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    115329142      8.81%     92.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     94468614      7.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1308796182                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.306509                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          304833936                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.232912                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   3909601568                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1812443325                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1275138068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        55330                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        18762                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        16592                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1613594038                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          35886                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1181201                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     25481864                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4193                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        21468                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     12953444                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      3370226                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       121390                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      20138373                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       25107096                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98505                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1499686467                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    122257580                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    101957246                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       554452                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7533                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        81561                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        21468                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect     13188061                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      7245099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     20433160                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1283506540                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    109727464                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     25179007                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                52349                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           201225998                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       162784168                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          91498534                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.281264                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1276436667                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1275154660                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        858043837                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2196678787                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.272927                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.390610                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    275380860                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       966227                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     19826057                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    917198434                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.294012                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.468024                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    306108195     33.37%     33.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    296521572     32.33%     65.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    202948035     22.13%     87.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     50942648      5.55%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     22729308      2.48%     95.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     12867108      1.40%     97.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      9687612      1.06%     98.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      4909547      0.54%     98.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     10484409      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    917198434                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1044788988                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1186866131                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             185779512                       # Number of memory references committed
system.switch_cpus1.commit.loads             96775712                       # Number of loads committed
system.switch_cpus1.commit.membars             414258                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         154925901                       # Number of branches committed
system.switch_cpus1.commit.fp_insts             16592                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1084316796                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     27716504                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    985870423     83.07%     83.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     14231995      1.20%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc       984201      0.08%     84.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     96775712      8.15%     92.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     89003800      7.50%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1186866131                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     10484409                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2367619721                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         2968662928                       # The number of ROB writes
system.switch_cpus1.timesIdled                 260778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               40214866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             7469191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1044750253                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1186827396                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.958842                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.958842                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.042925                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.042925                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1736969373                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1004425354                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads            11984                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            5280                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       4201728022                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       854005415                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1867190272                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        772425                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      105863009                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     69912510                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4353414                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     80881673                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       40538805                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    50.121126                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       12373496                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      3091850                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      8720112                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5358155                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      3361957                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       120319                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          3669506                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      3669506                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         7957                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       499097                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      3162452                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       507054                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  3717.541919                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  8945.883504                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-65535       505240     99.64%     99.64% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-131071         1539      0.30%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-196607          142      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-262143           55      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-327679           32      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-393215           33      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::393216-458751            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::458752-524287            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::786432-851967            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       507054                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      1967678                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  7802.428802                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  7125.348607                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  9041.683566                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      1954696     99.34%     99.34% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        11261      0.57%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607         1047      0.05%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          428      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          179      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215           39      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           15      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287            9      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-589823            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::655360-720895            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      1967678                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 452989155948                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.342084                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     1.039022                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 449503624448     99.23%     99.23% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    374732000      0.08%     99.31% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    345337500      0.08%     99.39% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7    352067000      0.08%     99.47% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9    344127000      0.08%     99.54% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11    432308000      0.10%     99.64% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13    291955000      0.06%     99.70% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15   1344132000      0.30%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17       873000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 452989155948                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       164318     96.93%     96.93% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         5198      3.07%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       169516                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      3669506                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      3669506                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       169516                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       169516                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      3839022                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            66615363                       # DTB read hits
system.switch_cpus2.dtb.read_misses             79991                       # DTB read misses
system.switch_cpus2.dtb.write_hits          213038619                       # DTB write hits
system.switch_cpus2.dtb.write_misses          3589515                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        14738                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           22436                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              185                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          1670                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              694                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        66695354                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      216628134                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                279653982                       # DTB hits
system.switch_cpus2.dtb.misses                3669506                       # DTB misses
system.switch_cpus2.dtb.accesses            283323488                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             5654                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         5654                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1          705                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         4162                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore          787                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         4867                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean  1213.478529                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 14006.924597                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-32767         4819     99.01%     99.01% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-65535           14      0.29%     99.30% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-98303           12      0.25%     99.55% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-131071            8      0.16%     99.71% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-163839            4      0.08%     99.79% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-196607            4      0.08%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-229375            2      0.04%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::229376-262143            3      0.06%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::491520-524287            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         4867                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         3644                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 12918.770582                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  6889.309315                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 31839.907388                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-32767         3469     95.20%     95.20% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-65535            5      0.14%     95.33% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-98303           61      1.67%     97.01% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-131071           52      1.43%     98.44% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-163839            9      0.25%     98.68% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::163840-196607           23      0.63%     99.31% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-229375            7      0.19%     99.51% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::229376-262143            5      0.14%     99.64% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-294911            3      0.08%     99.73% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::294912-327679            4      0.11%     99.84% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-360447            4      0.11%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::393216-425983            2      0.05%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         3644                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  14365862756                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.773049                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.419200                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   3262147500     22.71%     22.71% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1  11102163756     77.28%     99.99% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      1308000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       243500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  14365862756                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2198     76.93%     76.93% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M          659     23.07%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         2857                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         5654                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         5654                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         2857                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         2857                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total         8511                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits           187776257                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              5654                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        14738                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            2703                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            11015                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       187781911                       # ITB inst accesses
system.switch_cpus2.itb.hits                187776257                       # DTB hits
system.switch_cpus2.itb.misses                   5654                       # DTB misses
system.switch_cpus2.itb.accesses            187781911                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions          897                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          449                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 9275212.198218                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 49327330.736144                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          279     62.14%     62.14% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          170     37.86%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    426847500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          449                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 500365576723                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   4164570277                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1000731561                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     47343066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             586582365                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          105863009                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     58270456                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            885155712                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11176396                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             62162                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        49146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       356322                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       262855                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        73994                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        187764317                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       447449                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1421                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    938891455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.814993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.190425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       584520504     62.26%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       127206954     13.55%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        43508716      4.63%     80.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       183655281     19.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    938891455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.105786                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.586154                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        76267839                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    607205194                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        190168926                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     59848677                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5400819                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     12280627                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       188561                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     612874841                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     15373451                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5400819                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       118987135                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       84992351                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    181720145                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        207122995                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    340668010                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     598087195                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1768764                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4157938                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         51778                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         20248                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     311371843                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    455613304                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3035761450                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    865547198                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         3543                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    414767808                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        40845471                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7275162                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      6453071                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        123555390                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     73729763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    218659487                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     13022143                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3639069                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         573836231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     14236454                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        577390625                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2781774                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28617222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     88166934                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       286664                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    938891455                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.614971                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.872602                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    559876421     59.63%     59.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    225807385     24.05%     83.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    110791475     11.80%     95.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     39664938      4.22%     99.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      2750704      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          532      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    938891455                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       35142176     15.79%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            24      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     15.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      20896261      9.39%     25.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite    166571900     74.83%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          331      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    290549485     50.32%     50.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22445      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          586      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     68038245     11.78%     62.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    218779532     37.89%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     577390625                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.576969                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          222610361                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.385546                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2319051880                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    616786429                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    567329928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        12955                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         4708                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         3808                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     799992354                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           8301                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      3019003                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8513188                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        82389                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       101285                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      5382362                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       345267                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6841556                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5400819                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2386760                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        72617                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    588239114                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     73729763                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    218659487                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6384716                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        51349                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       101285                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3576539                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       607509                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      4184048                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    568991085                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     67349534                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4730182                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               166429                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           282099052                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        75046961                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         214749518                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.568575                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             568159485                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            567333736                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        204811261                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        373738449                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.566919                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.548007                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     17954345                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     13949790                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      4166035                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    931933765                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.600476                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.182968                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    601198998     64.51%     64.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    230198201     24.70%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     50096594      5.38%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     20227384      2.17%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     13867431      1.49%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3339789      0.36%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2526985      0.27%     98.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2626863      0.28%     99.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      7851520      0.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    931933765                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    409475204                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     559604321                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             278493689                       # Number of memory references committed
system.switch_cpus2.commit.loads             65216570                       # Number of loads committed
system.switch_cpus2.commit.membars            7428755                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          74007912                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              3808                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        498655672                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      6933191                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    281088563     50.23%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        21483      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          586      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     65216570     11.65%     61.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    213277119     38.11%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    559604321                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      7851520                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1493884577                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1161938864                       # The number of ROB writes
system.switch_cpus2.timesIdled                 448715                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               61840106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             8328968                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          409326320                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            559455437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.444826                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.444826                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.409027                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.409027                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       793736071                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      250475785                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             2861                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1264                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       1927642005                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       162003323                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1830375233                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11191242                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      290656969                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    207201901                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     22771166                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    216318454                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      130689659                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    60.415400                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       29375903                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      4438131                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     18335570                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     14292377                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      4043193                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       457888                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           361667                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       361667                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1         4740                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       283125                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore        73802                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       287865                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   151.287930                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  4333.395006                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-32767       287630     99.92%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::32768-65535           49      0.02%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-98303           64      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::98304-131071           62      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-163839            9      0.00%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::163840-196607           11      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-229375           12      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::229376-262143            8      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-294911            4      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::294912-327679            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-360447            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::360448-393215            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-425983            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::458752-491519            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       287865                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        29076                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 28315.277205                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean  9406.154639                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 60244.911261                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-65535        24330     83.68%     83.68% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-131071         3336     11.47%     95.15% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-196607          555      1.91%     97.06% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-262143          407      1.40%     98.46% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-327679          250      0.86%     99.32% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-393215           83      0.29%     99.60% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-458751           32      0.11%     99.71% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::458752-524287           63      0.22%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-589823            9      0.03%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::655360-720895            8      0.03%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::720896-786431            3      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        29076                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 504327094500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.926730                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.276783                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-1 504219436000     99.98%     99.98% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::2-3     49982500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-5     17619000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::6-7     15586000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-9      9641000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::10-11      2283500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-13       728000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::14-15     11247000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-17       571500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 504327094500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K         9759     70.80%     70.80% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         4024     29.20%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        13783                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       361667                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       361667                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        13783                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        13783                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       375450                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           188796410                       # DTB read hits
system.switch_cpus3.dtb.read_misses            350642                       # DTB read misses
system.switch_cpus3.dtb.write_hits          168293303                       # DTB write hits
system.switch_cpus3.dtb.write_misses            11025                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        14738                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            8672                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults              250                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1580                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults           124027                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       189147052                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      168304328                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                357089713                       # DTB hits
system.switch_cpus3.dtb.misses                 361667                       # DTB misses
system.switch_cpus3.dtb.accesses            357451380                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            11342                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        11342                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1          710                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2         9272                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         1360                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples         9982                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  1805.600080                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev 17272.419953                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-32767         9847     98.65%     98.65% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::32768-65535           24      0.24%     98.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-98303           54      0.54%     99.43% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::98304-131071            9      0.09%     99.52% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-163839           12      0.12%     99.64% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::163840-196607           15      0.15%     99.79% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-229375            7      0.07%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::229376-262143            5      0.05%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-294911            5      0.05%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-360447            1      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::360448-393215            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::425984-458751            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::458752-491519            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total         9982                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples         8233                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 11830.559942                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  6579.347542                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 32377.272821                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-65535         7914     96.13%     96.13% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-131071          202      2.45%     98.58% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-196607           56      0.68%     99.26% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-262143           39      0.47%     99.73% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-327679            7      0.09%     99.82% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-393215            5      0.06%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-458751            2      0.02%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::458752-524287            1      0.01%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::524288-589823            6      0.07%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::589824-655359            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total         8233                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  79127812696                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.912805                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.282382                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0   6905077000      8.73%      8.73% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1  72217534696     91.27%     99.99% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2      4891500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3       309500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  79127812696                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         6247     90.89%     90.89% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M          626      9.11%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         6873                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        11342                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        11342                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         6873                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         6873                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        18215                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           457946661                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             11342                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        14738                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            6422                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults             5198                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       457958003                       # ITB inst accesses
system.switch_cpus3.itb.hits                457946661                       # DTB hits
system.switch_cpus3.itb.misses                  11342                       # DTB misses
system.switch_cpus3.itb.accesses            457958003                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         2358                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1179                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 3733766.427481                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 29485925.051540                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          645     54.71%     54.71% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          534     45.29%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    465593500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1179                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 499966748881                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   4402110618                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               999842643                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    120798746                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1274571424                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          290656969                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    174357939                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            748845664                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       45722322                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            128681                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       165507                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       185807                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       536854                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       471555                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        457939049                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1230420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           3238                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    893993975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.748197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.193367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       179731010     20.10%     20.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       238283434     26.65%     46.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2       103344787     11.56%     58.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       372634744     41.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    893993975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.290703                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.274772                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       140344318                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     87493110                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        630073343                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     14549321                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      21533883                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     37459970                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1333265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1364932265                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     94164622                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      21533883                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       210826056                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       16765712                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     55577343                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        573897009                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     15393972                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1271927492                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     45050492                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1873995                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         46349                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        400387                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       5234866                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1526719177                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   5918599607                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1517780390                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         5105                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1165640898                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       361078310                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      1866493                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      1820687                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         26362828                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    219314678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    200491866                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     10658812                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      5147297                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1223407819                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      5116397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1135736325                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued     20521293                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    224263481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    562525651                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        31407                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    893993975                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.270407                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.132209                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    317276750     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    171046254     19.13%     54.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    266515295     29.81%     84.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    124963256     13.98%     98.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     14192387      1.59%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           33      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    893993975                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      112828397     38.42%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            54      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      74895890     25.50%     63.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite    105975525     36.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          183      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    738192363     65.00%     65.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1650617      0.15%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            2      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            5      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            4      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          773      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            2      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    208208272     18.33%     83.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    187684104     16.53%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1135736325                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.135915                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          293699866                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.258599                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3479668209                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1452802085                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1083133825                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        19575                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         7275                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         5599                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1429423513                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          12495                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      6720669                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     40893249                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses       126259                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        21745                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     24685535                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      2447475                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       122124                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      21533883                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       11751887                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54965                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1228653818                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    219314678                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    200491866                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      1785347                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        40000                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        21745                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect     13114114                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      9733754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     22847868                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1092850809                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    196843269                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     42555841                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop               129602                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           379102922                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       191641950                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         182259653                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.093023                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1085388717                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1083139424                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        592100693                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1113140285                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.083310                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.531919                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts    175368427                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      5084990                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     21443888                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    861673409                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.165527                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.754823                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    428606962     49.74%     49.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    208097942     24.15%     73.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     93276254     10.83%     84.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     50992489      5.92%     90.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     27539140      3.20%     93.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     16752357      1.94%     95.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     10956581      1.27%     97.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      6595509      0.77%     97.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     18856175      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    861673409                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    806737563                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1004303711                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             354227777                       # Number of memory references committed
system.switch_cpus3.commit.loads            178421437                       # Number of loads committed
system.switch_cpus3.commit.membars            3299533                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         179761275                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              5597                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        866746227                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     17433469                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    648689906     64.59%     64.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1385247      0.14%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            5      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            4      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          768      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    178421437     17.77%     82.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    175806340     17.51%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1004303711                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     18856175                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2021895125                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2391689446                       # The number of ROB writes
system.switch_cpus3.timesIdled                 698111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles              105848668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             8803687                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          806694623                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1004260771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.239431                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.239431                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.806822                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.806822                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1235845404                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      639441487                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             3864                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2302                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       3831059573                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       637791598                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2117460478                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       3446957                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     63320160                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     31321688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2120045                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         133568                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       122821                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        10747                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3740867630500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4508                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          24315867                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5422                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5422                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19900189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20007312                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3531005                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10098265                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          133042                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         16871                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         149913                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7359086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7359086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12127522                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12183879                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         7136                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3133397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33974128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         2491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      4179016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4178087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       986183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         9954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        28191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5480408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23340638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         2790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       165016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     18912211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       541685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         4813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        15478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              94954486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    133690112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1447825570                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        70656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side    178186432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    178264384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     40899535                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       346560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      1063168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    233830208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    985451014                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        71360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side      1895936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    806920320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     22194429                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       127168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       530816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4031367668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22251147                       # Total snoops (count)
system.tol2bus.snoopTraffic                 549710528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         53879089                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.046819                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.255072                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51804576     96.15%     96.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1709425      3.17%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 295021      0.55%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  62062      0.12%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4534      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2333      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    856      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    282      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           53879089                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        63166719698                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1730061                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1571880661                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17042187568                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2083494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2093798946                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2093873846                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         503016333                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6844427                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17469298                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2746674025                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11645080722                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2518987                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        203206762                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy       9469881564                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        278940954                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4251474                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         10811429                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
