# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Jan 23 2020 15:51:44

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CLK:R vs. CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: INHA
			6.2.2::Path details for port: LED
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: INHA
			6.5.2::Path details for port: LED
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: CLK  | Frequency: 109.68 MHz  | Target: 16.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK           CLK            62500            53383       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
INHA       CLK         8363          CLK:R                  
LED        CLK         17604         CLK:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
INHA       CLK         8148                  CLK:R                  
LED        CLK         15218                 CLK:R                  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLK
*********************************
Clock: CLK
Frequency: 109.68 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i2_LC_15_31_6/lcout
Path End         : INHA_pad_preio/CLOCKENABLE
Capture Clock    : INHA_pad_preio/OUTPUTCLK
Setup Constraint : 62500p
Path slack       : 53382p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -114
------------------------------------   ----- 
End-of-path required time (ps)         68054

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      8208
-----------------------------------   ----- 
End-of-path arrival time (ps)         14672
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i2_LC_15_31_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i2_LC_15_31_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  53383  RISE       6
I__428/I                               LocalMux                       0              6464  53383  RISE       1
I__428/O                               LocalMux                     486              6950  53383  RISE       1
I__433/I                               InMux                          0              6950  53383  RISE       1
I__433/O                               InMux                        382              7332  53383  RISE       1
PWM.i1_4_lut_adj_12_LC_14_30_5/in0     LogicCell40_SEQ_MODE_0000      0              7332  53383  RISE       1
PWM.i1_4_lut_adj_12_LC_14_30_5/ltout   LogicCell40_SEQ_MODE_0000    569              7901  53383  FALL       1
I__221/I                               CascadeMux                     0              7901  53383  FALL       1
I__221/O                               CascadeMux                     0              7901  53383  FALL       1
PWM.i902_4_lut_LC_14_30_6/in2          LogicCell40_SEQ_MODE_0000      0              7901  53383  FALL       1
PWM.i902_4_lut_LC_14_30_6/lcout        LogicCell40_SEQ_MODE_0000    558              8459  53383  RISE       1
I__218/I                               Odrv4                          0              8459  53383  RISE       1
I__218/O                               Odrv4                        517              8976  53383  RISE       1
I__219/I                               LocalMux                       0              8976  53383  RISE       1
I__219/O                               LocalMux                     486              9462  53383  RISE       1
I__220/I                               InMux                          0              9462  53383  RISE       1
I__220/O                               InMux                        382              9844  53383  RISE       1
PWM.i8_3_lut_LC_14_31_1/in1            LogicCell40_SEQ_MODE_0000      0              9844  53383  RISE       1
PWM.i8_3_lut_LC_14_31_1/lcout          LogicCell40_SEQ_MODE_0000    589             10433  53383  RISE       1
I__326/I                               LocalMux                       0             10433  53383  RISE       1
I__326/O                               LocalMux                     486             10919  53383  RISE       1
I__327/I                               InMux                          0             10919  53383  RISE       1
I__327/O                               InMux                        382             11302  53383  RISE       1
PWM.i1_4_lut_adj_8_LC_15_30_4/in0      LogicCell40_SEQ_MODE_0000      0             11302  53383  RISE       1
PWM.i1_4_lut_adj_8_LC_15_30_4/lcout    LogicCell40_SEQ_MODE_0000    662             11963  53383  RISE       1
I__318/I                               Odrv4                          0             11963  53383  RISE       1
I__318/O                               Odrv4                        517             12480  53383  RISE       1
I__319/I                               Span4Mux_h                     0             12480  53383  RISE       1
I__319/O                               Span4Mux_h                   444             12925  53383  RISE       1
I__320/I                               Span4Mux_s2_v                  0             12925  53383  RISE       1
I__320/O                               Span4Mux_s2_v                372             13297  53383  RISE       1
I__321/I                               LocalMux                       0             13297  53383  RISE       1
I__321/O                               LocalMux                     486             13783  53383  RISE       1
I__322/I                               CEMux                          0             13783  53383  RISE       1
I__322/O                               CEMux                        889             14672  53383  RISE       1
INHA_pad_preio/CLOCKENABLE             PRE_IO_PIN_TYPE_010101         0             14672  53383  RISE       1

Capture Clock Path
pin name                             model name              delay  cumulative delay  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                  0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                      0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                    510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001      0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001    910              1420  RISE       1
I__98/I                              Odrv4                       0              1420  RISE       1
I__98/O                              Odrv4                     517              1936  RISE       1
I__99/I                              IoSpan4Mux                  0              1936  RISE       1
I__99/O                              IoSpan4Mux                424              2360  RISE       1
I__100/I                             IoSpan4Mux                  0              2360  RISE       1
I__100/O                             IoSpan4Mux                424              2784  RISE       1
I__101/I                             IoSpan4Mux                  0              2784  RISE       1
I__101/O                             IoSpan4Mux                424              3208  RISE       1
I__102/I                             LocalMux                    0              3208  RISE       1
I__102/O                             LocalMux                  486              3694  RISE       1
I__103/I                             IoInMux                     0              3694  RISE       1
I__103/O                             IoInMux                   382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                      0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                    910              4986  RISE      45
I__370/I                             gio2CtrlBuf                 0              4986  RISE       1
I__370/O                             gio2CtrlBuf                 0              4986  RISE       1
I__371/I                             GlobalMux                   0              4986  RISE       1
I__371/O                             GlobalMux                 227              5213  RISE       1
I__383/I                             ClkMux                      0              5213  RISE       1
I__383/O                             ClkMux                    455              5668  RISE       1
INHA_pad_preio/OUTPUTCLK             PRE_IO_PIN_TYPE_010101      0              5668  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CLK:R vs. CLK:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i2_LC_15_31_6/lcout
Path End         : INHA_pad_preio/CLOCKENABLE
Capture Clock    : INHA_pad_preio/OUTPUTCLK
Setup Constraint : 62500p
Path slack       : 53382p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -114
------------------------------------   ----- 
End-of-path required time (ps)         68054

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      8208
-----------------------------------   ----- 
End-of-path arrival time (ps)         14672
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i2_LC_15_31_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i2_LC_15_31_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  53383  RISE       6
I__428/I                               LocalMux                       0              6464  53383  RISE       1
I__428/O                               LocalMux                     486              6950  53383  RISE       1
I__433/I                               InMux                          0              6950  53383  RISE       1
I__433/O                               InMux                        382              7332  53383  RISE       1
PWM.i1_4_lut_adj_12_LC_14_30_5/in0     LogicCell40_SEQ_MODE_0000      0              7332  53383  RISE       1
PWM.i1_4_lut_adj_12_LC_14_30_5/ltout   LogicCell40_SEQ_MODE_0000    569              7901  53383  FALL       1
I__221/I                               CascadeMux                     0              7901  53383  FALL       1
I__221/O                               CascadeMux                     0              7901  53383  FALL       1
PWM.i902_4_lut_LC_14_30_6/in2          LogicCell40_SEQ_MODE_0000      0              7901  53383  FALL       1
PWM.i902_4_lut_LC_14_30_6/lcout        LogicCell40_SEQ_MODE_0000    558              8459  53383  RISE       1
I__218/I                               Odrv4                          0              8459  53383  RISE       1
I__218/O                               Odrv4                        517              8976  53383  RISE       1
I__219/I                               LocalMux                       0              8976  53383  RISE       1
I__219/O                               LocalMux                     486              9462  53383  RISE       1
I__220/I                               InMux                          0              9462  53383  RISE       1
I__220/O                               InMux                        382              9844  53383  RISE       1
PWM.i8_3_lut_LC_14_31_1/in1            LogicCell40_SEQ_MODE_0000      0              9844  53383  RISE       1
PWM.i8_3_lut_LC_14_31_1/lcout          LogicCell40_SEQ_MODE_0000    589             10433  53383  RISE       1
I__326/I                               LocalMux                       0             10433  53383  RISE       1
I__326/O                               LocalMux                     486             10919  53383  RISE       1
I__327/I                               InMux                          0             10919  53383  RISE       1
I__327/O                               InMux                        382             11302  53383  RISE       1
PWM.i1_4_lut_adj_8_LC_15_30_4/in0      LogicCell40_SEQ_MODE_0000      0             11302  53383  RISE       1
PWM.i1_4_lut_adj_8_LC_15_30_4/lcout    LogicCell40_SEQ_MODE_0000    662             11963  53383  RISE       1
I__318/I                               Odrv4                          0             11963  53383  RISE       1
I__318/O                               Odrv4                        517             12480  53383  RISE       1
I__319/I                               Span4Mux_h                     0             12480  53383  RISE       1
I__319/O                               Span4Mux_h                   444             12925  53383  RISE       1
I__320/I                               Span4Mux_s2_v                  0             12925  53383  RISE       1
I__320/O                               Span4Mux_s2_v                372             13297  53383  RISE       1
I__321/I                               LocalMux                       0             13297  53383  RISE       1
I__321/O                               LocalMux                     486             13783  53383  RISE       1
I__322/I                               CEMux                          0             13783  53383  RISE       1
I__322/O                               CEMux                        889             14672  53383  RISE       1
INHA_pad_preio/CLOCKENABLE             PRE_IO_PIN_TYPE_010101         0             14672  53383  RISE       1

Capture Clock Path
pin name                             model name              delay  cumulative delay  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                  0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                      0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                    510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001      0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001    910              1420  RISE       1
I__98/I                              Odrv4                       0              1420  RISE       1
I__98/O                              Odrv4                     517              1936  RISE       1
I__99/I                              IoSpan4Mux                  0              1936  RISE       1
I__99/O                              IoSpan4Mux                424              2360  RISE       1
I__100/I                             IoSpan4Mux                  0              2360  RISE       1
I__100/O                             IoSpan4Mux                424              2784  RISE       1
I__101/I                             IoSpan4Mux                  0              2784  RISE       1
I__101/O                             IoSpan4Mux                424              3208  RISE       1
I__102/I                             LocalMux                    0              3208  RISE       1
I__102/O                             LocalMux                  486              3694  RISE       1
I__103/I                             IoInMux                     0              3694  RISE       1
I__103/O                             IoInMux                   382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                      0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                    910              4986  RISE      45
I__370/I                             gio2CtrlBuf                 0              4986  RISE       1
I__370/O                             gio2CtrlBuf                 0              4986  RISE       1
I__371/I                             GlobalMux                   0              4986  RISE       1
I__371/O                             GlobalMux                 227              5213  RISE       1
I__383/I                             ClkMux                      0              5213  RISE       1
I__383/O                             ClkMux                    455              5668  RISE       1
INHA_pad_preio/OUTPUTCLK             PRE_IO_PIN_TYPE_010101      0              5668  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

      6.2.1::Path details for port: INHA
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : INHA
Clock Port         : CLK
Clock Reference    : CLK:R
Clock to Out Delay : 8363


Launch Clock Path Delay        5668
+ Clock To Q Delay              207
+ Data Path Delay              2488
---------------------------- ------
Clock To Out Delay             8363

Launch Clock Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                  TinyFPGA_B              0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  RISE  1       
CLK_pad_iopad/DOUT                   IO_PAD                  510    510                RISE  1       
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001  910    1420               RISE  1       
I__98/I                              Odrv4                   0      1420               RISE  1       
I__98/O                              Odrv4                   517    1936               RISE  1       
I__99/I                              IoSpan4Mux              0      1936               RISE  1       
I__99/O                              IoSpan4Mux              424    2360               RISE  1       
I__100/I                             IoSpan4Mux              0      2360               RISE  1       
I__100/O                             IoSpan4Mux              424    2784               RISE  1       
I__101/I                             IoSpan4Mux              0      2784               RISE  1       
I__101/O                             IoSpan4Mux              424    3208               RISE  1       
I__102/I                             LocalMux                0      3208               RISE  1       
I__102/O                             LocalMux                486    3694               RISE  1       
I__103/I                             IoInMux                 0      3694               RISE  1       
I__103/O                             IoInMux                 382    4076               RISE  1       
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                  0      4076               RISE  1       
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                  910    4986               RISE  45      
I__370/I                             gio2CtrlBuf             0      4986               RISE  1       
I__370/O                             gio2CtrlBuf             0      4986               RISE  1       
I__371/I                             GlobalMux               0      4986               RISE  1       
I__371/O                             GlobalMux               227    5213               RISE  1       
I__383/I                             ClkMux                  0      5213               RISE  1       
I__383/O                             ClkMux                  455    5668               RISE  1       
INHA_pad_preio/OUTPUTCLK             PRE_IO_PIN_TYPE_010101  0      5668               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
INHA_pad_preio/PADOUT(PWM.pwm_out_0__40)  PRE_IO_PIN_TYPE_010101  207    5875               FALL  1       
INHA_pad_iopad/DIN                        IO_PAD                  0      5875               FALL  1       
INHA_pad_iopad/PACKAGEPIN:out             IO_PAD                  2488   8363               FALL  1       
INHA                                      TinyFPGA_B              0      8363               FALL  1       

6.2.2::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : CLK
Clock Reference    : CLK:R
Clock to Out Delay : 17604


Launch Clock Path Delay        5668
+ Clock To Q Delay              796
+ Data Path Delay             11140
---------------------------- ------
Clock To Out Delay            17604

Launch Clock Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                   TinyFPGA_B                 0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                    IO_PAD                     510    510                RISE  1       
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__98/I                               Odrv4                      0      1420               RISE  1       
I__98/O                               Odrv4                      517    1936               RISE  1       
I__99/I                               IoSpan4Mux                 0      1936               RISE  1       
I__99/O                               IoSpan4Mux                 424    2360               RISE  1       
I__100/I                              IoSpan4Mux                 0      2360               RISE  1       
I__100/O                              IoSpan4Mux                 424    2784               RISE  1       
I__101/I                              IoSpan4Mux                 0      2784               RISE  1       
I__101/O                              IoSpan4Mux                 424    3208               RISE  1       
I__102/I                              LocalMux                   0      3208               RISE  1       
I__102/O                              LocalMux                   486    3694               RISE  1       
I__103/I                              IoInMux                    0      3694               RISE  1       
I__103/O                              IoInMux                    382    4076               RISE  1       
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                     0      4076               RISE  1       
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                     910    4986               RISE  45      
I__370/I                              gio2CtrlBuf                0      4986               RISE  1       
I__370/O                              gio2CtrlBuf                0      4986               RISE  1       
I__371/I                              GlobalMux                  0      4986               RISE  1       
I__371/O                              GlobalMux                  227    5213               RISE  1       
I__375/I                              ClkMux                     0      5213               RISE  1       
I__375/O                              ClkMux                     455    5668               RISE  1       
blink_counter_49__i24_LC_13_30_0/clk  LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
blink_counter_49__i24_LC_13_30_0/lcout  LogicCell40_SEQ_MODE_1000  796    6464               RISE  3       
I__181/I                                LocalMux                   0      6464               RISE  1       
I__181/O                                LocalMux                   486    6950               RISE  1       
I__183/I                                InMux                      0      6950               RISE  1       
I__183/O                                InMux                      382    7332               RISE  1       
i912_4_lut_LC_12_29_7/in0               LogicCell40_SEQ_MODE_0000  0      7332               RISE  1       
i912_4_lut_LC_12_29_7/lcout             LogicCell40_SEQ_MODE_0000  662    7994               RISE  1       
I__113/I                                LocalMux                   0      7994               RISE  1       
I__113/O                                LocalMux                   486    8480               RISE  1       
I__114/I                                InMux                      0      8480               RISE  1       
I__114/O                                InMux                      382    8862               RISE  1       
i914_3_lut_LC_12_29_4/in0               LogicCell40_SEQ_MODE_0000  0      8862               RISE  1       
i914_3_lut_LC_12_29_4/lcout             LogicCell40_SEQ_MODE_0000  662    9524               RISE  1       
I__115/I                                Odrv4                      0      9524               RISE  1       
I__115/O                                Odrv4                      517    10041              RISE  1       
I__116/I                                Span4Mux_h                 0      10041              RISE  1       
I__116/O                                Span4Mux_h                 444    10485              RISE  1       
I__117/I                                Span4Mux_s3_v              0      10485              RISE  1       
I__117/O                                Span4Mux_s3_v              465    10950              RISE  1       
I__118/I                                LocalMux                   0      10950              RISE  1       
I__118/O                                LocalMux                   486    11436              RISE  1       
I__119/I                                IoInMux                    0      11436              RISE  1       
I__119/O                                IoInMux                    382    11819              RISE  1       
LED_pad_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      11819              RISE  1       
LED_pad_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     3297   15116              FALL  1       
LED_pad_iopad/DIN                       IO_PAD                     0      15116              FALL  1       
LED_pad_iopad/PACKAGEPIN:out            IO_PAD                     2488   17604              FALL  1       
LED                                     TinyFPGA_B                 0      17604              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: INHA      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : INHA
Clock Port         : CLK
Clock Reference    : CLK:R
Clock to Out Delay : 8148


Launch Clock Path Delay        5668
+ Clock To Q Delay              165
+ Data Path Delay              2314
---------------------------- ------
Clock To Out Delay             8148

Launch Clock Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                  TinyFPGA_B              0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  RISE  1       
CLK_pad_iopad/DOUT                   IO_PAD                  510    510                RISE  1       
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001  910    1420               RISE  1       
I__98/I                              Odrv4                   0      1420               RISE  1       
I__98/O                              Odrv4                   517    1936               RISE  1       
I__99/I                              IoSpan4Mux              0      1936               RISE  1       
I__99/O                              IoSpan4Mux              424    2360               RISE  1       
I__100/I                             IoSpan4Mux              0      2360               RISE  1       
I__100/O                             IoSpan4Mux              424    2784               RISE  1       
I__101/I                             IoSpan4Mux              0      2784               RISE  1       
I__101/O                             IoSpan4Mux              424    3208               RISE  1       
I__102/I                             LocalMux                0      3208               RISE  1       
I__102/O                             LocalMux                486    3694               RISE  1       
I__103/I                             IoInMux                 0      3694               RISE  1       
I__103/O                             IoInMux                 382    4076               RISE  1       
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                  0      4076               RISE  1       
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                  910    4986               RISE  45      
I__370/I                             gio2CtrlBuf             0      4986               RISE  1       
I__370/O                             gio2CtrlBuf             0      4986               RISE  1       
I__371/I                             GlobalMux               0      4986               RISE  1       
I__371/O                             GlobalMux               227    5213               RISE  1       
I__383/I                             ClkMux                  0      5213               RISE  1       
I__383/O                             ClkMux                  455    5668               RISE  1       
INHA_pad_preio/OUTPUTCLK             PRE_IO_PIN_TYPE_010101  0      5668               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
INHA_pad_preio/PADOUT(PWM.pwm_out_0__40)  PRE_IO_PIN_TYPE_010101  165    5834               RISE  1       
INHA_pad_iopad/DIN                        IO_PAD                  0      5834               RISE  1       
INHA_pad_iopad/PACKAGEPIN:out             IO_PAD                  2314   8148               RISE  1       
INHA                                      TinyFPGA_B              0      8148               RISE  1       

6.5.2::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : CLK
Clock Reference    : CLK:R
Clock to Out Delay : 15218


Launch Clock Path Delay        5668
+ Clock To Q Delay              796
+ Data Path Delay              8754
---------------------------- ------
Clock To Out Delay            15218

Launch Clock Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                   TinyFPGA_B                 0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                    IO_PAD                     510    510                RISE  1       
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__98/I                               Odrv4                      0      1420               RISE  1       
I__98/O                               Odrv4                      517    1936               RISE  1       
I__99/I                               IoSpan4Mux                 0      1936               RISE  1       
I__99/O                               IoSpan4Mux                 424    2360               RISE  1       
I__100/I                              IoSpan4Mux                 0      2360               RISE  1       
I__100/O                              IoSpan4Mux                 424    2784               RISE  1       
I__101/I                              IoSpan4Mux                 0      2784               RISE  1       
I__101/O                              IoSpan4Mux                 424    3208               RISE  1       
I__102/I                              LocalMux                   0      3208               RISE  1       
I__102/O                              LocalMux                   486    3694               RISE  1       
I__103/I                              IoInMux                    0      3694               RISE  1       
I__103/O                              IoInMux                    382    4076               RISE  1       
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                     0      4076               RISE  1       
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                     910    4986               RISE  45      
I__370/I                              gio2CtrlBuf                0      4986               RISE  1       
I__370/O                              gio2CtrlBuf                0      4986               RISE  1       
I__371/I                              GlobalMux                  0      4986               RISE  1       
I__371/O                              GlobalMux                  227    5213               RISE  1       
I__375/I                              ClkMux                     0      5213               RISE  1       
I__375/O                              ClkMux                     455    5668               RISE  1       
blink_counter_49__i25_LC_13_30_1/clk  LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
blink_counter_49__i25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_1000  796    6464               FALL  2       
I__175/I                                LocalMux                   0      6464               FALL  1       
I__175/O                                LocalMux                   455    6919               FALL  1       
I__177/I                                InMux                      0      6919               FALL  1       
I__177/O                                InMux                      320    7239               FALL  1       
i914_3_lut_LC_12_29_4/in3               LogicCell40_SEQ_MODE_0000  0      7239               FALL  1       
i914_3_lut_LC_12_29_4/lcout             LogicCell40_SEQ_MODE_0000  424    7663               FALL  1       
I__115/I                                Odrv4                      0      7663               FALL  1       
I__115/O                                Odrv4                      548    8211               FALL  1       
I__116/I                                Span4Mux_h                 0      8211               FALL  1       
I__116/O                                Span4Mux_h                 465    8676               FALL  1       
I__117/I                                Span4Mux_s3_v              0      8676               FALL  1       
I__117/O                                Span4Mux_s3_v              496    9172               FALL  1       
I__118/I                                LocalMux                   0      9172               FALL  1       
I__118/O                                LocalMux                   455    9627               FALL  1       
I__119/I                                IoInMux                    0      9627               FALL  1       
I__119/O                                IoInMux                    320    9948               FALL  1       
LED_pad_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      9948               FALL  1       
LED_pad_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2956   12904              RISE  1       
LED_pad_iopad/DIN                       IO_PAD                     0      12904              RISE  1       
LED_pad_iopad/PACKAGEPIN:out            IO_PAD                     2314   15218              RISE  1       
LED                                     TinyFPGA_B                 0      15218              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i2_LC_15_31_6/lcout
Path End         : INHA_pad_preio/CLOCKENABLE
Capture Clock    : INHA_pad_preio/OUTPUTCLK
Setup Constraint : 62500p
Path slack       : 53382p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -114
------------------------------------   ----- 
End-of-path required time (ps)         68054

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      8208
-----------------------------------   ----- 
End-of-path arrival time (ps)         14672
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i2_LC_15_31_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i2_LC_15_31_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  53383  RISE       6
I__428/I                               LocalMux                       0              6464  53383  RISE       1
I__428/O                               LocalMux                     486              6950  53383  RISE       1
I__433/I                               InMux                          0              6950  53383  RISE       1
I__433/O                               InMux                        382              7332  53383  RISE       1
PWM.i1_4_lut_adj_12_LC_14_30_5/in0     LogicCell40_SEQ_MODE_0000      0              7332  53383  RISE       1
PWM.i1_4_lut_adj_12_LC_14_30_5/ltout   LogicCell40_SEQ_MODE_0000    569              7901  53383  FALL       1
I__221/I                               CascadeMux                     0              7901  53383  FALL       1
I__221/O                               CascadeMux                     0              7901  53383  FALL       1
PWM.i902_4_lut_LC_14_30_6/in2          LogicCell40_SEQ_MODE_0000      0              7901  53383  FALL       1
PWM.i902_4_lut_LC_14_30_6/lcout        LogicCell40_SEQ_MODE_0000    558              8459  53383  RISE       1
I__218/I                               Odrv4                          0              8459  53383  RISE       1
I__218/O                               Odrv4                        517              8976  53383  RISE       1
I__219/I                               LocalMux                       0              8976  53383  RISE       1
I__219/O                               LocalMux                     486              9462  53383  RISE       1
I__220/I                               InMux                          0              9462  53383  RISE       1
I__220/O                               InMux                        382              9844  53383  RISE       1
PWM.i8_3_lut_LC_14_31_1/in1            LogicCell40_SEQ_MODE_0000      0              9844  53383  RISE       1
PWM.i8_3_lut_LC_14_31_1/lcout          LogicCell40_SEQ_MODE_0000    589             10433  53383  RISE       1
I__326/I                               LocalMux                       0             10433  53383  RISE       1
I__326/O                               LocalMux                     486             10919  53383  RISE       1
I__327/I                               InMux                          0             10919  53383  RISE       1
I__327/O                               InMux                        382             11302  53383  RISE       1
PWM.i1_4_lut_adj_8_LC_15_30_4/in0      LogicCell40_SEQ_MODE_0000      0             11302  53383  RISE       1
PWM.i1_4_lut_adj_8_LC_15_30_4/lcout    LogicCell40_SEQ_MODE_0000    662             11963  53383  RISE       1
I__318/I                               Odrv4                          0             11963  53383  RISE       1
I__318/O                               Odrv4                        517             12480  53383  RISE       1
I__319/I                               Span4Mux_h                     0             12480  53383  RISE       1
I__319/O                               Span4Mux_h                   444             12925  53383  RISE       1
I__320/I                               Span4Mux_s2_v                  0             12925  53383  RISE       1
I__320/O                               Span4Mux_s2_v                372             13297  53383  RISE       1
I__321/I                               LocalMux                       0             13297  53383  RISE       1
I__321/O                               LocalMux                     486             13783  53383  RISE       1
I__322/I                               CEMux                          0             13783  53383  RISE       1
I__322/O                               CEMux                        889             14672  53383  RISE       1
INHA_pad_preio/CLOCKENABLE             PRE_IO_PIN_TYPE_010101         0             14672  53383  RISE       1

Capture Clock Path
pin name                             model name              delay  cumulative delay  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                  0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                      0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                    510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001      0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001    910              1420  RISE       1
I__98/I                              Odrv4                       0              1420  RISE       1
I__98/O                              Odrv4                     517              1936  RISE       1
I__99/I                              IoSpan4Mux                  0              1936  RISE       1
I__99/O                              IoSpan4Mux                424              2360  RISE       1
I__100/I                             IoSpan4Mux                  0              2360  RISE       1
I__100/O                             IoSpan4Mux                424              2784  RISE       1
I__101/I                             IoSpan4Mux                  0              2784  RISE       1
I__101/O                             IoSpan4Mux                424              3208  RISE       1
I__102/I                             LocalMux                    0              3208  RISE       1
I__102/O                             LocalMux                  486              3694  RISE       1
I__103/I                             IoInMux                     0              3694  RISE       1
I__103/O                             IoInMux                   382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                      0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                    910              4986  RISE      45
I__370/I                             gio2CtrlBuf                 0              4986  RISE       1
I__370/O                             gio2CtrlBuf                 0              4986  RISE       1
I__371/I                             GlobalMux                   0              4986  RISE       1
I__371/O                             GlobalMux                 227              5213  RISE       1
I__383/I                             ClkMux                      0              5213  RISE       1
I__383/O                             ClkMux                    455              5668  RISE       1
INHA_pad_preio/OUTPUTCLK             PRE_IO_PIN_TYPE_010101      0              5668  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i7_LC_13_31_7/lcout
Path End         : PWM.pause_counter_0__i0_LC_15_32_5/ce
Capture Clock    : PWM.pause_counter_0__i0_LC_15_32_5/clk
Setup Constraint : 62500p
Path slack       : 54168p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      7536
-----------------------------------   ----- 
End-of-path arrival time (ps)         14000
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i7_LC_13_31_7/lcout   LogicCell40_SEQ_MODE_1000    796              6464  54055  RISE       3
I__265/I                               LocalMux                       0              6464  54055  RISE       1
I__265/O                               LocalMux                     486              6950  54055  RISE       1
I__268/I                               InMux                          0              6950  54055  RISE       1
I__268/O                               InMux                        382              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/in1            LogicCell40_SEQ_MODE_0000      0              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/ltout          LogicCell40_SEQ_MODE_0000    558              7891  54055  FALL       1
I__256/I                               CascadeMux                     0              7891  54055  FALL       1
I__256/O                               CascadeMux                     0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/in2     LogicCell40_SEQ_MODE_0000      0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/lcout   LogicCell40_SEQ_MODE_0000    558              8449  54055  RISE       1
I__223/I                               LocalMux                       0              8449  54055  RISE       1
I__223/O                               LocalMux                     486              8935  54055  RISE       1
I__224/I                               InMux                          0              8935  54055  RISE       1
I__224/O                               InMux                        382              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/in3            LogicCell40_SEQ_MODE_0000      0              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/ltout          LogicCell40_SEQ_MODE_0000    403              9720  54055  FALL       1
I__336/I                               CascadeMux                     0              9720  54055  FALL       1
I__336/O                               CascadeMux                     0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/in2            LogicCell40_SEQ_MODE_0000      0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/lcout          LogicCell40_SEQ_MODE_0000    558             10278  54168  RISE       3
I__408/I                               LocalMux                       0             10278  54168  RISE       1
I__408/O                               LocalMux                     486             10764  54168  RISE       1
I__411/I                               InMux                          0             10764  54168  RISE       1
I__411/O                               InMux                        382             11147  54168  RISE       1
PWM.i1_2_lut_adj_11_LC_15_31_0/in0     LogicCell40_SEQ_MODE_0000      0             11147  54168  RISE       1
PWM.i1_2_lut_adj_11_LC_15_31_0/lcout   LogicCell40_SEQ_MODE_0000    662             11808  54168  RISE       3
I__364/I                               Odrv4                          0             11808  54168  RISE       1
I__364/O                               Odrv4                        517             12325  54168  RISE       1
I__365/I                               Span4Mux_s1_v                  0             12325  54168  RISE       1
I__365/O                               Span4Mux_s1_v                300             12625  54168  RISE       1
I__366/I                               LocalMux                       0             12625  54168  RISE       1
I__366/O                               LocalMux                     486             13111  54168  RISE       1
I__368/I                               CEMux                          0             13111  54168  RISE       1
I__368/O                               CEMux                        889             14000  54168  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/ce  LogicCell40_SEQ_MODE_1001      0             14000  54168  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i7_LC_13_31_7/lcout
Path End         : PWM.pause_counter_0__i2_LC_14_32_2/ce
Capture Clock    : PWM.pause_counter_0__i2_LC_14_32_2/clk
Setup Constraint : 62500p
Path slack       : 54168p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      7536
-----------------------------------   ----- 
End-of-path arrival time (ps)         14000
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i7_LC_13_31_7/lcout   LogicCell40_SEQ_MODE_1000    796              6464  54055  RISE       3
I__265/I                               LocalMux                       0              6464  54055  RISE       1
I__265/O                               LocalMux                     486              6950  54055  RISE       1
I__268/I                               InMux                          0              6950  54055  RISE       1
I__268/O                               InMux                        382              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/in1            LogicCell40_SEQ_MODE_0000      0              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/ltout          LogicCell40_SEQ_MODE_0000    558              7891  54055  FALL       1
I__256/I                               CascadeMux                     0              7891  54055  FALL       1
I__256/O                               CascadeMux                     0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/in2     LogicCell40_SEQ_MODE_0000      0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/lcout   LogicCell40_SEQ_MODE_0000    558              8449  54055  RISE       1
I__223/I                               LocalMux                       0              8449  54055  RISE       1
I__223/O                               LocalMux                     486              8935  54055  RISE       1
I__224/I                               InMux                          0              8935  54055  RISE       1
I__224/O                               InMux                        382              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/in3            LogicCell40_SEQ_MODE_0000      0              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/ltout          LogicCell40_SEQ_MODE_0000    403              9720  54055  FALL       1
I__336/I                               CascadeMux                     0              9720  54055  FALL       1
I__336/O                               CascadeMux                     0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/in2            LogicCell40_SEQ_MODE_0000      0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/lcout          LogicCell40_SEQ_MODE_0000    558             10278  54168  RISE       3
I__408/I                               LocalMux                       0             10278  54168  RISE       1
I__408/O                               LocalMux                     486             10764  54168  RISE       1
I__411/I                               InMux                          0             10764  54168  RISE       1
I__411/O                               InMux                        382             11147  54168  RISE       1
PWM.i1_2_lut_adj_11_LC_15_31_0/in0     LogicCell40_SEQ_MODE_0000      0             11147  54168  RISE       1
PWM.i1_2_lut_adj_11_LC_15_31_0/lcout   LogicCell40_SEQ_MODE_0000    662             11808  54168  RISE       3
I__364/I                               Odrv4                          0             11808  54168  RISE       1
I__364/O                               Odrv4                        517             12325  54168  RISE       1
I__365/I                               Span4Mux_s1_v                  0             12325  54168  RISE       1
I__365/O                               Span4Mux_s1_v                300             12625  54168  RISE       1
I__367/I                               LocalMux                       0             12625  54168  RISE       1
I__367/O                               LocalMux                     486             13111  54168  RISE       1
I__369/I                               CEMux                          0             13111  54168  RISE       1
I__369/O                               CEMux                        889             14000  54168  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/ce  LogicCell40_SEQ_MODE_1000      0             14000  54168  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i7_LC_13_31_7/lcout
Path End         : PWM.pause_counter_0__i1_LC_14_32_1/ce
Capture Clock    : PWM.pause_counter_0__i1_LC_14_32_1/clk
Setup Constraint : 62500p
Path slack       : 54168p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      7536
-----------------------------------   ----- 
End-of-path arrival time (ps)         14000
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i7_LC_13_31_7/lcout   LogicCell40_SEQ_MODE_1000    796              6464  54055  RISE       3
I__265/I                               LocalMux                       0              6464  54055  RISE       1
I__265/O                               LocalMux                     486              6950  54055  RISE       1
I__268/I                               InMux                          0              6950  54055  RISE       1
I__268/O                               InMux                        382              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/in1            LogicCell40_SEQ_MODE_0000      0              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/ltout          LogicCell40_SEQ_MODE_0000    558              7891  54055  FALL       1
I__256/I                               CascadeMux                     0              7891  54055  FALL       1
I__256/O                               CascadeMux                     0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/in2     LogicCell40_SEQ_MODE_0000      0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/lcout   LogicCell40_SEQ_MODE_0000    558              8449  54055  RISE       1
I__223/I                               LocalMux                       0              8449  54055  RISE       1
I__223/O                               LocalMux                     486              8935  54055  RISE       1
I__224/I                               InMux                          0              8935  54055  RISE       1
I__224/O                               InMux                        382              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/in3            LogicCell40_SEQ_MODE_0000      0              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/ltout          LogicCell40_SEQ_MODE_0000    403              9720  54055  FALL       1
I__336/I                               CascadeMux                     0              9720  54055  FALL       1
I__336/O                               CascadeMux                     0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/in2            LogicCell40_SEQ_MODE_0000      0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/lcout          LogicCell40_SEQ_MODE_0000    558             10278  54168  RISE       3
I__408/I                               LocalMux                       0             10278  54168  RISE       1
I__408/O                               LocalMux                     486             10764  54168  RISE       1
I__411/I                               InMux                          0             10764  54168  RISE       1
I__411/O                               InMux                        382             11147  54168  RISE       1
PWM.i1_2_lut_adj_11_LC_15_31_0/in0     LogicCell40_SEQ_MODE_0000      0             11147  54168  RISE       1
PWM.i1_2_lut_adj_11_LC_15_31_0/lcout   LogicCell40_SEQ_MODE_0000    662             11808  54168  RISE       3
I__364/I                               Odrv4                          0             11808  54168  RISE       1
I__364/O                               Odrv4                        517             12325  54168  RISE       1
I__365/I                               Span4Mux_s1_v                  0             12325  54168  RISE       1
I__365/O                               Span4Mux_s1_v                300             12625  54168  RISE       1
I__367/I                               LocalMux                       0             12625  54168  RISE       1
I__367/O                               LocalMux                     486             13111  54168  RISE       1
I__369/I                               CEMux                          0             13111  54168  RISE       1
I__369/O                               CEMux                        889             14000  54168  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/ce  LogicCell40_SEQ_MODE_1000      0             14000  54168  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i25_LC_13_30_1/in3
Capture Clock    : blink_counter_49__i25_LC_13_30_1/clk
Setup Constraint : 62500p
Path slack       : 54334p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6967
-----------------------------------   ----- 
End-of-path arrival time (ps)         13431
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_49__i13_LC_13_28_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_49__i14_LC_13_28_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_49__i14_LC_13_28_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_49__i15_LC_13_28_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_49__i15_LC_13_28_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitout           ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_49__i16_LC_13_29_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_49__i16_LC_13_29_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_49__i17_LC_13_29_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_49__i17_LC_13_29_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_49__i18_LC_13_29_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_49__i18_LC_13_29_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
blink_counter_49__i19_LC_13_29_3/carryin   LogicCell40_SEQ_MODE_1000      0             11643  54334  RISE       1
blink_counter_49__i19_LC_13_29_3/carryout  LogicCell40_SEQ_MODE_1000    186             11829  54334  RISE       2
blink_counter_49__i20_LC_13_29_4/carryin   LogicCell40_SEQ_MODE_1000      0             11829  54334  RISE       1
blink_counter_49__i20_LC_13_29_4/carryout  LogicCell40_SEQ_MODE_1000    186             12015  54334  RISE       2
blink_counter_49__i21_LC_13_29_5/carryin   LogicCell40_SEQ_MODE_1000      0             12015  54334  RISE       1
blink_counter_49__i21_LC_13_29_5/carryout  LogicCell40_SEQ_MODE_1000    186             12201  54334  RISE       2
blink_counter_49__i22_LC_13_29_6/carryin   LogicCell40_SEQ_MODE_1000      0             12201  54334  RISE       1
blink_counter_49__i22_LC_13_29_6/carryout  LogicCell40_SEQ_MODE_1000    186             12387  54334  RISE       2
blink_counter_49__i23_LC_13_29_7/carryin   LogicCell40_SEQ_MODE_1000      0             12387  54334  RISE       1
blink_counter_49__i23_LC_13_29_7/carryout  LogicCell40_SEQ_MODE_1000    186             12573  54334  RISE       1
IN_MUX_bfv_13_30_0_/carryinitin            ICE_CARRY_IN_MUX               0             12573  54334  RISE       1
IN_MUX_bfv_13_30_0_/carryinitout           ICE_CARRY_IN_MUX             289             12863  54334  RISE       2
blink_counter_49__i24_LC_13_30_0/carryin   LogicCell40_SEQ_MODE_1000      0             12863  54334  RISE       1
blink_counter_49__i24_LC_13_30_0/carryout  LogicCell40_SEQ_MODE_1000    186             13049  54334  RISE       1
I__178/I                                   InMux                          0             13049  54334  RISE       1
I__178/O                                   InMux                        382             13431  54334  RISE       1
blink_counter_49__i25_LC_13_30_1/in3       LogicCell40_SEQ_MODE_1000      0             13431  54334  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i25_LC_13_30_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i7_LC_13_31_7/lcout
Path End         : PWM.pause_counter_0__i0_LC_15_32_5/sr
Capture Clock    : PWM.pause_counter_0__i0_LC_15_32_5/clk
Setup Constraint : 62500p
Path slack       : 54364p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      7040
-----------------------------------   ----- 
End-of-path arrival time (ps)         13504
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i7_LC_13_31_7/lcout   LogicCell40_SEQ_MODE_1000    796              6464  54055  RISE       3
I__265/I                               LocalMux                       0              6464  54055  RISE       1
I__265/O                               LocalMux                     486              6950  54055  RISE       1
I__268/I                               InMux                          0              6950  54055  RISE       1
I__268/O                               InMux                        382              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/in1            LogicCell40_SEQ_MODE_0000      0              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/ltout          LogicCell40_SEQ_MODE_0000    558              7891  54055  FALL       1
I__256/I                               CascadeMux                     0              7891  54055  FALL       1
I__256/O                               CascadeMux                     0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/in2     LogicCell40_SEQ_MODE_0000      0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/lcout   LogicCell40_SEQ_MODE_0000    558              8449  54055  RISE       1
I__223/I                               LocalMux                       0              8449  54055  RISE       1
I__223/O                               LocalMux                     486              8935  54055  RISE       1
I__224/I                               InMux                          0              8935  54055  RISE       1
I__224/O                               InMux                        382              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/in3            LogicCell40_SEQ_MODE_0000      0              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/ltout          LogicCell40_SEQ_MODE_0000    403              9720  54055  FALL       1
I__336/I                               CascadeMux                     0              9720  54055  FALL       1
I__336/O                               CascadeMux                     0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/in2            LogicCell40_SEQ_MODE_0000      0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/lcout          LogicCell40_SEQ_MODE_0000    558             10278  54168  RISE       3
I__408/I                               LocalMux                       0             10278  54168  RISE       1
I__408/O                               LocalMux                     486             10764  54168  RISE       1
I__409/I                               InMux                          0             10764  54365  RISE       1
I__409/O                               InMux                        382             11147  54365  RISE       1
PWM.i530_1_lut_2_lut_LC_15_31_7/in3    LogicCell40_SEQ_MODE_0000      0             11147  54365  RISE       1
PWM.i530_1_lut_2_lut_LC_15_31_7/lcout  LogicCell40_SEQ_MODE_0000    465             11612  54365  RISE       1
I__361/I                               Odrv12                         0             11612  54365  RISE       1
I__361/O                               Odrv12                       724             12335  54365  RISE       1
I__362/I                               LocalMux                       0             12335  54365  RISE       1
I__362/O                               LocalMux                     486             12821  54365  RISE       1
I__363/I                               SRMux                          0             12821  54365  RISE       1
I__363/O                               SRMux                        682             13504  54365  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/sr  LogicCell40_SEQ_MODE_1001      0             13504  54365  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i24_LC_13_30_0/in3
Capture Clock    : blink_counter_49__i24_LC_13_30_0/clk
Setup Constraint : 62500p
Path slack       : 54520p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6781
-----------------------------------   ----- 
End-of-path arrival time (ps)         13245
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_49__i13_LC_13_28_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_49__i14_LC_13_28_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_49__i14_LC_13_28_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_49__i15_LC_13_28_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_49__i15_LC_13_28_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitout           ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_49__i16_LC_13_29_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_49__i16_LC_13_29_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_49__i17_LC_13_29_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_49__i17_LC_13_29_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_49__i18_LC_13_29_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_49__i18_LC_13_29_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
blink_counter_49__i19_LC_13_29_3/carryin   LogicCell40_SEQ_MODE_1000      0             11643  54334  RISE       1
blink_counter_49__i19_LC_13_29_3/carryout  LogicCell40_SEQ_MODE_1000    186             11829  54334  RISE       2
blink_counter_49__i20_LC_13_29_4/carryin   LogicCell40_SEQ_MODE_1000      0             11829  54334  RISE       1
blink_counter_49__i20_LC_13_29_4/carryout  LogicCell40_SEQ_MODE_1000    186             12015  54334  RISE       2
blink_counter_49__i21_LC_13_29_5/carryin   LogicCell40_SEQ_MODE_1000      0             12015  54334  RISE       1
blink_counter_49__i21_LC_13_29_5/carryout  LogicCell40_SEQ_MODE_1000    186             12201  54334  RISE       2
blink_counter_49__i22_LC_13_29_6/carryin   LogicCell40_SEQ_MODE_1000      0             12201  54334  RISE       1
blink_counter_49__i22_LC_13_29_6/carryout  LogicCell40_SEQ_MODE_1000    186             12387  54334  RISE       2
blink_counter_49__i23_LC_13_29_7/carryin   LogicCell40_SEQ_MODE_1000      0             12387  54334  RISE       1
blink_counter_49__i23_LC_13_29_7/carryout  LogicCell40_SEQ_MODE_1000    186             12573  54334  RISE       1
IN_MUX_bfv_13_30_0_/carryinitin            ICE_CARRY_IN_MUX               0             12573  54334  RISE       1
IN_MUX_bfv_13_30_0_/carryinitout           ICE_CARRY_IN_MUX             289             12863  54334  RISE       2
I__179/I                                   InMux                          0             12863  54520  RISE       1
I__179/O                                   InMux                        382             13245  54520  RISE       1
blink_counter_49__i24_LC_13_30_0/in3       LogicCell40_SEQ_MODE_1000      0             13245  54520  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i24_LC_13_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i23_LC_13_29_7/in3
Capture Clock    : blink_counter_49__i23_LC_13_29_7/clk
Setup Constraint : 62500p
Path slack       : 54995p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6306
-----------------------------------   ----- 
End-of-path arrival time (ps)         12770
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_49__i13_LC_13_28_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_49__i14_LC_13_28_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_49__i14_LC_13_28_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_49__i15_LC_13_28_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_49__i15_LC_13_28_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitout           ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_49__i16_LC_13_29_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_49__i16_LC_13_29_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_49__i17_LC_13_29_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_49__i17_LC_13_29_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_49__i18_LC_13_29_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_49__i18_LC_13_29_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
blink_counter_49__i19_LC_13_29_3/carryin   LogicCell40_SEQ_MODE_1000      0             11643  54334  RISE       1
blink_counter_49__i19_LC_13_29_3/carryout  LogicCell40_SEQ_MODE_1000    186             11829  54334  RISE       2
blink_counter_49__i20_LC_13_29_4/carryin   LogicCell40_SEQ_MODE_1000      0             11829  54334  RISE       1
blink_counter_49__i20_LC_13_29_4/carryout  LogicCell40_SEQ_MODE_1000    186             12015  54334  RISE       2
blink_counter_49__i21_LC_13_29_5/carryin   LogicCell40_SEQ_MODE_1000      0             12015  54334  RISE       1
blink_counter_49__i21_LC_13_29_5/carryout  LogicCell40_SEQ_MODE_1000    186             12201  54334  RISE       2
blink_counter_49__i22_LC_13_29_6/carryin   LogicCell40_SEQ_MODE_1000      0             12201  54334  RISE       1
blink_counter_49__i22_LC_13_29_6/carryout  LogicCell40_SEQ_MODE_1000    186             12387  54334  RISE       2
I__185/I                                   InMux                          0             12387  54995  RISE       1
I__185/O                                   InMux                        382             12770  54995  RISE       1
blink_counter_49__i23_LC_13_29_7/in3       LogicCell40_SEQ_MODE_1000      0             12770  54995  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i23_LC_13_29_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i7_LC_13_31_7/lcout
Path End         : INHA_pad_preio/DOUT0(PWM.pwm_out_0__40)
Capture Clock    : INHA_pad_preio/OUTPUTCLK
Setup Constraint : 62500p
Path slack       : 55067p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -114
------------------------------------   ----- 
End-of-path required time (ps)         68054

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6523
-----------------------------------   ----- 
End-of-path arrival time (ps)         12987
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i7_LC_13_31_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54055  RISE       3
I__265/I                                 LocalMux                       0              6464  54055  RISE       1
I__265/O                                 LocalMux                     486              6950  54055  RISE       1
I__268/I                                 InMux                          0              6950  54055  RISE       1
I__268/O                                 InMux                        382              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/in1              LogicCell40_SEQ_MODE_0000      0              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/ltout            LogicCell40_SEQ_MODE_0000    558              7891  54055  FALL       1
I__256/I                                 CascadeMux                     0              7891  54055  FALL       1
I__256/O                                 CascadeMux                     0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/in2       LogicCell40_SEQ_MODE_0000      0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/lcout     LogicCell40_SEQ_MODE_0000    558              8449  54055  RISE       1
I__223/I                                 LocalMux                       0              8449  54055  RISE       1
I__223/O                                 LocalMux                     486              8935  54055  RISE       1
I__224/I                                 InMux                          0              8935  54055  RISE       1
I__224/O                                 InMux                        382              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/in3              LogicCell40_SEQ_MODE_0000      0              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/ltout            LogicCell40_SEQ_MODE_0000    403              9720  54055  FALL       1
I__336/I                                 CascadeMux                     0              9720  54055  FALL       1
I__336/O                                 CascadeMux                     0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/in2              LogicCell40_SEQ_MODE_0000      0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/ltout            LogicCell40_SEQ_MODE_0000    507             10227  54055  FALL       1
I__333/I                                 CascadeMux                     0             10227  54055  FALL       1
I__333/O                                 CascadeMux                     0             10227  54055  FALL       1
PWM.i529_2_lut_LC_15_30_3/in2            LogicCell40_SEQ_MODE_0000      0             10227  54055  FALL       1
PWM.i529_2_lut_LC_15_30_3/lcout          LogicCell40_SEQ_MODE_0000    558             10785  55068  RISE       1
I__328/I                                 Odrv4                          0             10785  55068  RISE       1
I__328/O                                 Odrv4                        517             11302  55068  RISE       1
I__329/I                                 Span4Mux_h                     0             11302  55068  RISE       1
I__329/O                                 Span4Mux_h                   444             11746  55068  RISE       1
I__330/I                                 Span4Mux_s2_v                  0             11746  55068  RISE       1
I__330/O                                 Span4Mux_s2_v                372             12118  55068  RISE       1
I__331/I                                 LocalMux                       0             12118  55068  RISE       1
I__331/O                                 LocalMux                     486             12604  55068  RISE       1
I__332/I                                 IoInMux                        0             12604  55068  RISE       1
I__332/O                                 IoInMux                      382             12987  55068  RISE       1
INHA_pad_preio/DOUT0(PWM.pwm_out_0__40)  PRE_IO_PIN_TYPE_010101         0             12987  55068  RISE       1

Capture Clock Path
pin name                             model name              delay  cumulative delay  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                  0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                      0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                    510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001      0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001    910              1420  RISE       1
I__98/I                              Odrv4                       0              1420  RISE       1
I__98/O                              Odrv4                     517              1936  RISE       1
I__99/I                              IoSpan4Mux                  0              1936  RISE       1
I__99/O                              IoSpan4Mux                424              2360  RISE       1
I__100/I                             IoSpan4Mux                  0              2360  RISE       1
I__100/O                             IoSpan4Mux                424              2784  RISE       1
I__101/I                             IoSpan4Mux                  0              2784  RISE       1
I__101/O                             IoSpan4Mux                424              3208  RISE       1
I__102/I                             LocalMux                    0              3208  RISE       1
I__102/O                             LocalMux                  486              3694  RISE       1
I__103/I                             IoInMux                     0              3694  RISE       1
I__103/O                             IoInMux                   382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                      0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                    910              4986  RISE      45
I__370/I                             gio2CtrlBuf                 0              4986  RISE       1
I__370/O                             gio2CtrlBuf                 0              4986  RISE       1
I__371/I                             GlobalMux                   0              4986  RISE       1
I__371/O                             GlobalMux                 227              5213  RISE       1
I__383/I                             ClkMux                      0              5213  RISE       1
I__383/O                             ClkMux                    455              5668  RISE       1
INHA_pad_preio/OUTPUTCLK             PRE_IO_PIN_TYPE_010101      0              5668  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i7_LC_13_31_7/lcout
Path End         : PWM.pause_counter_0__i2_LC_14_32_2/sr
Capture Clock    : PWM.pause_counter_0__i2_LC_14_32_2/clk
Setup Constraint : 62500p
Path slack       : 55088p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6316
-----------------------------------   ----- 
End-of-path arrival time (ps)         12780
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i7_LC_13_31_7/lcout         LogicCell40_SEQ_MODE_1000    796              6464  54055  RISE       3
I__265/I                                     LocalMux                       0              6464  54055  RISE       1
I__265/O                                     LocalMux                     486              6950  54055  RISE       1
I__268/I                                     InMux                          0              6950  54055  RISE       1
I__268/O                                     InMux                        382              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/in1                  LogicCell40_SEQ_MODE_0000      0              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/ltout                LogicCell40_SEQ_MODE_0000    558              7891  54055  FALL       1
I__256/I                                     CascadeMux                     0              7891  54055  FALL       1
I__256/O                                     CascadeMux                     0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/in2           LogicCell40_SEQ_MODE_0000      0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/lcout         LogicCell40_SEQ_MODE_0000    558              8449  54055  RISE       1
I__223/I                                     LocalMux                       0              8449  54055  RISE       1
I__223/O                                     LocalMux                     486              8935  54055  RISE       1
I__224/I                                     InMux                          0              8935  54055  RISE       1
I__224/O                                     InMux                        382              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/in3                  LogicCell40_SEQ_MODE_0000      0              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/ltout                LogicCell40_SEQ_MODE_0000    403              9720  54055  FALL       1
I__336/I                                     CascadeMux                     0              9720  54055  FALL       1
I__336/O                                     CascadeMux                     0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/in2                  LogicCell40_SEQ_MODE_0000      0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/lcout                LogicCell40_SEQ_MODE_0000    558             10278  54168  RISE       3
I__408/I                                     LocalMux                       0             10278  54168  RISE       1
I__408/O                                     LocalMux                     486             10764  54168  RISE       1
I__410/I                                     InMux                          0             10764  55088  RISE       1
I__410/O                                     InMux                        382             11147  55088  RISE       1
PWM.i229_2_lut_3_lut_4_lut_LC_15_31_5/in3    LogicCell40_SEQ_MODE_0000      0             11147  55088  RISE       1
PWM.i229_2_lut_3_lut_4_lut_LC_15_31_5/lcout  LogicCell40_SEQ_MODE_0000    465             11612  55088  RISE       2
I__452/I                                     LocalMux                       0             11612  55088  RISE       1
I__452/O                                     LocalMux                     486             12098  55088  RISE       1
I__453/I                                     SRMux                          0             12098  55088  RISE       1
I__453/O                                     SRMux                        682             12780  55088  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/sr        LogicCell40_SEQ_MODE_1000      0             12780  55088  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i7_LC_13_31_7/lcout
Path End         : PWM.pause_counter_0__i1_LC_14_32_1/sr
Capture Clock    : PWM.pause_counter_0__i1_LC_14_32_1/clk
Setup Constraint : 62500p
Path slack       : 55088p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6316
-----------------------------------   ----- 
End-of-path arrival time (ps)         12780
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i7_LC_13_31_7/lcout         LogicCell40_SEQ_MODE_1000    796              6464  54055  RISE       3
I__265/I                                     LocalMux                       0              6464  54055  RISE       1
I__265/O                                     LocalMux                     486              6950  54055  RISE       1
I__268/I                                     InMux                          0              6950  54055  RISE       1
I__268/O                                     InMux                        382              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/in1                  LogicCell40_SEQ_MODE_0000      0              7332  54055  RISE       1
PWM.i1_2_lut_LC_14_31_5/ltout                LogicCell40_SEQ_MODE_0000    558              7891  54055  FALL       1
I__256/I                                     CascadeMux                     0              7891  54055  FALL       1
I__256/O                                     CascadeMux                     0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/in2           LogicCell40_SEQ_MODE_0000      0              7891  54055  FALL       1
PWM.i5_4_lut_adj_13_LC_14_31_6/lcout         LogicCell40_SEQ_MODE_0000    558              8449  54055  RISE       1
I__223/I                                     LocalMux                       0              8449  54055  RISE       1
I__223/O                                     LocalMux                     486              8935  54055  RISE       1
I__224/I                                     InMux                          0              8935  54055  RISE       1
I__224/O                                     InMux                        382              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/in3                  LogicCell40_SEQ_MODE_0000      0              9317  54055  RISE       1
PWM.i7_4_lut_LC_15_30_1/ltout                LogicCell40_SEQ_MODE_0000    403              9720  54055  FALL       1
I__336/I                                     CascadeMux                     0              9720  54055  FALL       1
I__336/O                                     CascadeMux                     0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/in2                  LogicCell40_SEQ_MODE_0000      0              9720  54055  FALL       1
PWM.i8_4_lut_LC_15_30_2/lcout                LogicCell40_SEQ_MODE_0000    558             10278  54168  RISE       3
I__408/I                                     LocalMux                       0             10278  54168  RISE       1
I__408/O                                     LocalMux                     486             10764  54168  RISE       1
I__410/I                                     InMux                          0             10764  55088  RISE       1
I__410/O                                     InMux                        382             11147  55088  RISE       1
PWM.i229_2_lut_3_lut_4_lut_LC_15_31_5/in3    LogicCell40_SEQ_MODE_0000      0             11147  55088  RISE       1
PWM.i229_2_lut_3_lut_4_lut_LC_15_31_5/lcout  LogicCell40_SEQ_MODE_0000    465             11612  55088  RISE       2
I__452/I                                     LocalMux                       0             11612  55088  RISE       1
I__452/O                                     LocalMux                     486             12098  55088  RISE       1
I__453/I                                     SRMux                          0             12098  55088  RISE       1
I__453/O                                     SRMux                        682             12780  55088  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/sr        LogicCell40_SEQ_MODE_1000      0             12780  55088  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i22_LC_13_29_6/in3
Capture Clock    : blink_counter_49__i22_LC_13_29_6/clk
Setup Constraint : 62500p
Path slack       : 55181p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6120
-----------------------------------   ----- 
End-of-path arrival time (ps)         12584
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_49__i13_LC_13_28_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_49__i14_LC_13_28_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_49__i14_LC_13_28_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_49__i15_LC_13_28_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_49__i15_LC_13_28_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitout           ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_49__i16_LC_13_29_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_49__i16_LC_13_29_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_49__i17_LC_13_29_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_49__i17_LC_13_29_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_49__i18_LC_13_29_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_49__i18_LC_13_29_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
blink_counter_49__i19_LC_13_29_3/carryin   LogicCell40_SEQ_MODE_1000      0             11643  54334  RISE       1
blink_counter_49__i19_LC_13_29_3/carryout  LogicCell40_SEQ_MODE_1000    186             11829  54334  RISE       2
blink_counter_49__i20_LC_13_29_4/carryin   LogicCell40_SEQ_MODE_1000      0             11829  54334  RISE       1
blink_counter_49__i20_LC_13_29_4/carryout  LogicCell40_SEQ_MODE_1000    186             12015  54334  RISE       2
blink_counter_49__i21_LC_13_29_5/carryin   LogicCell40_SEQ_MODE_1000      0             12015  54334  RISE       1
blink_counter_49__i21_LC_13_29_5/carryout  LogicCell40_SEQ_MODE_1000    186             12201  54334  RISE       2
I__193/I                                   InMux                          0             12201  55181  RISE       1
I__193/O                                   InMux                        382             12584  55181  RISE       1
blink_counter_49__i22_LC_13_29_6/in3       LogicCell40_SEQ_MODE_1000      0             12584  55181  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i22_LC_13_29_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i21_LC_13_29_5/in3
Capture Clock    : blink_counter_49__i21_LC_13_29_5/clk
Setup Constraint : 62500p
Path slack       : 55368p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5933
-----------------------------------   ----- 
End-of-path arrival time (ps)         12397
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_49__i13_LC_13_28_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_49__i14_LC_13_28_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_49__i14_LC_13_28_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_49__i15_LC_13_28_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_49__i15_LC_13_28_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitout           ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_49__i16_LC_13_29_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_49__i16_LC_13_29_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_49__i17_LC_13_29_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_49__i17_LC_13_29_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_49__i18_LC_13_29_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_49__i18_LC_13_29_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
blink_counter_49__i19_LC_13_29_3/carryin   LogicCell40_SEQ_MODE_1000      0             11643  54334  RISE       1
blink_counter_49__i19_LC_13_29_3/carryout  LogicCell40_SEQ_MODE_1000    186             11829  54334  RISE       2
blink_counter_49__i20_LC_13_29_4/carryin   LogicCell40_SEQ_MODE_1000      0             11829  54334  RISE       1
blink_counter_49__i20_LC_13_29_4/carryout  LogicCell40_SEQ_MODE_1000    186             12015  54334  RISE       2
I__199/I                                   InMux                          0             12015  55368  RISE       1
I__199/O                                   InMux                        382             12397  55368  RISE       1
blink_counter_49__i21_LC_13_29_5/in3       LogicCell40_SEQ_MODE_1000      0             12397  55368  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i21_LC_13_29_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i9_LC_13_32_1/sr
Capture Clock    : PWM.count_0__50__i9_LC_13_32_1/clk
Setup Constraint : 62500p
Path slack       : 55471p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5933
-----------------------------------   ----- 
End-of-path arrival time (ps)         12397
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__439/I                               Odrv4                          0              9968  55471  RISE       1
I__439/O                               Odrv4                        517             10485  55471  RISE       1
I__446/I                               Span4Mux_s0_v                  0             10485  55471  RISE       1
I__446/O                               Span4Mux_s0_v                300             10785  55471  RISE       1
I__448/I                               Span4Mux_h                     0             10785  55471  RISE       1
I__448/O                               Span4Mux_h                   444             11229  55471  RISE       1
I__450/I                               LocalMux                       0             11229  55471  RISE       1
I__450/O                               LocalMux                     486             11715  55471  RISE       1
I__451/I                               SRMux                          0             11715  55471  RISE       1
I__451/O                               SRMux                        682             12397  55471  RISE       1
PWM.count_0__50__i9_LC_13_32_1/sr      LogicCell40_SEQ_MODE_1000      0             12397  55471  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i8_LC_13_32_0/sr
Capture Clock    : PWM.count_0__50__i8_LC_13_32_0/clk
Setup Constraint : 62500p
Path slack       : 55471p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5933
-----------------------------------   ----- 
End-of-path arrival time (ps)         12397
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__439/I                               Odrv4                          0              9968  55471  RISE       1
I__439/O                               Odrv4                        517             10485  55471  RISE       1
I__446/I                               Span4Mux_s0_v                  0             10485  55471  RISE       1
I__446/O                               Span4Mux_s0_v                300             10785  55471  RISE       1
I__448/I                               Span4Mux_h                     0             10785  55471  RISE       1
I__448/O                               Span4Mux_h                   444             11229  55471  RISE       1
I__450/I                               LocalMux                       0             11229  55471  RISE       1
I__450/O                               LocalMux                     486             11715  55471  RISE       1
I__451/I                               SRMux                          0             11715  55471  RISE       1
I__451/O                               SRMux                        682             12397  55471  RISE       1
PWM.count_0__50__i8_LC_13_32_0/sr      LogicCell40_SEQ_MODE_1000      0             12397  55471  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i8_LC_13_32_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i20_LC_13_29_4/in3
Capture Clock    : blink_counter_49__i20_LC_13_29_4/clk
Setup Constraint : 62500p
Path slack       : 55554p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5747
-----------------------------------   ----- 
End-of-path arrival time (ps)         12211
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_49__i13_LC_13_28_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_49__i14_LC_13_28_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_49__i14_LC_13_28_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_49__i15_LC_13_28_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_49__i15_LC_13_28_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitout           ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_49__i16_LC_13_29_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_49__i16_LC_13_29_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_49__i17_LC_13_29_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_49__i17_LC_13_29_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_49__i18_LC_13_29_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_49__i18_LC_13_29_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
blink_counter_49__i19_LC_13_29_3/carryin   LogicCell40_SEQ_MODE_1000      0             11643  54334  RISE       1
blink_counter_49__i19_LC_13_29_3/carryout  LogicCell40_SEQ_MODE_1000    186             11829  54334  RISE       2
I__205/I                                   InMux                          0             11829  55554  RISE       1
I__205/O                                   InMux                        382             12211  55554  RISE       1
blink_counter_49__i20_LC_13_29_4/in3       LogicCell40_SEQ_MODE_1000      0             12211  55554  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i20_LC_13_29_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i19_LC_13_29_3/in3
Capture Clock    : blink_counter_49__i19_LC_13_29_3/clk
Setup Constraint : 62500p
Path slack       : 55740p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5561
-----------------------------------   ----- 
End-of-path arrival time (ps)         12025
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_49__i13_LC_13_28_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_49__i14_LC_13_28_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_49__i14_LC_13_28_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_49__i15_LC_13_28_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_49__i15_LC_13_28_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitout           ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_49__i16_LC_13_29_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_49__i16_LC_13_29_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_49__i17_LC_13_29_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_49__i17_LC_13_29_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_49__i18_LC_13_29_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_49__i18_LC_13_29_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
I__145/I                                   InMux                          0             11643  55740  RISE       1
I__145/O                                   InMux                        382             12025  55740  RISE       1
blink_counter_49__i19_LC_13_29_3/in3       LogicCell40_SEQ_MODE_1000      0             12025  55740  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i19_LC_13_29_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i7_LC_13_31_7/sr
Capture Clock    : PWM.count_0__50__i7_LC_13_31_7/clk
Setup Constraint : 62500p
Path slack       : 55770p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5634
-----------------------------------   ----- 
End-of-path arrival time (ps)         12098
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__438/I                               Odrv4                          0              9968  55771  RISE       1
I__438/O                               Odrv4                        517             10485  55771  RISE       1
I__445/I                               Span4Mux_h                     0             10485  55771  RISE       1
I__445/O                               Span4Mux_h                   444             10930  55771  RISE       1
I__447/I                               LocalMux                       0             10930  55771  RISE       1
I__447/O                               LocalMux                     486             11415  55771  RISE       1
I__449/I                               SRMux                          0             11415  55771  RISE       1
I__449/O                               SRMux                        682             12098  55771  RISE       1
PWM.count_0__50__i7_LC_13_31_7/sr      LogicCell40_SEQ_MODE_1000      0             12098  55771  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i6_LC_13_31_6/sr
Capture Clock    : PWM.count_0__50__i6_LC_13_31_6/clk
Setup Constraint : 62500p
Path slack       : 55770p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5634
-----------------------------------   ----- 
End-of-path arrival time (ps)         12098
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__438/I                               Odrv4                          0              9968  55771  RISE       1
I__438/O                               Odrv4                        517             10485  55771  RISE       1
I__445/I                               Span4Mux_h                     0             10485  55771  RISE       1
I__445/O                               Span4Mux_h                   444             10930  55771  RISE       1
I__447/I                               LocalMux                       0             10930  55771  RISE       1
I__447/O                               LocalMux                     486             11415  55771  RISE       1
I__449/I                               SRMux                          0             11415  55771  RISE       1
I__449/O                               SRMux                        682             12098  55771  RISE       1
PWM.count_0__50__i6_LC_13_31_6/sr      LogicCell40_SEQ_MODE_1000      0             12098  55771  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i6_LC_13_31_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i5_LC_13_31_5/sr
Capture Clock    : PWM.count_0__50__i5_LC_13_31_5/clk
Setup Constraint : 62500p
Path slack       : 55770p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5634
-----------------------------------   ----- 
End-of-path arrival time (ps)         12098
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__438/I                               Odrv4                          0              9968  55771  RISE       1
I__438/O                               Odrv4                        517             10485  55771  RISE       1
I__445/I                               Span4Mux_h                     0             10485  55771  RISE       1
I__445/O                               Span4Mux_h                   444             10930  55771  RISE       1
I__447/I                               LocalMux                       0             10930  55771  RISE       1
I__447/O                               LocalMux                     486             11415  55771  RISE       1
I__449/I                               SRMux                          0             11415  55771  RISE       1
I__449/O                               SRMux                        682             12098  55771  RISE       1
PWM.count_0__50__i5_LC_13_31_5/sr      LogicCell40_SEQ_MODE_1000      0             12098  55771  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i5_LC_13_31_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i4_LC_13_31_4/sr
Capture Clock    : PWM.count_0__50__i4_LC_13_31_4/clk
Setup Constraint : 62500p
Path slack       : 55770p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5634
-----------------------------------   ----- 
End-of-path arrival time (ps)         12098
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__438/I                               Odrv4                          0              9968  55771  RISE       1
I__438/O                               Odrv4                        517             10485  55771  RISE       1
I__445/I                               Span4Mux_h                     0             10485  55771  RISE       1
I__445/O                               Span4Mux_h                   444             10930  55771  RISE       1
I__447/I                               LocalMux                       0             10930  55771  RISE       1
I__447/O                               LocalMux                     486             11415  55771  RISE       1
I__449/I                               SRMux                          0             11415  55771  RISE       1
I__449/O                               SRMux                        682             12098  55771  RISE       1
PWM.count_0__50__i4_LC_13_31_4/sr      LogicCell40_SEQ_MODE_1000      0             12098  55771  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i4_LC_13_31_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i3_LC_13_31_3/sr
Capture Clock    : PWM.count_0__50__i3_LC_13_31_3/clk
Setup Constraint : 62500p
Path slack       : 55770p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5634
-----------------------------------   ----- 
End-of-path arrival time (ps)         12098
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__438/I                               Odrv4                          0              9968  55771  RISE       1
I__438/O                               Odrv4                        517             10485  55771  RISE       1
I__445/I                               Span4Mux_h                     0             10485  55771  RISE       1
I__445/O                               Span4Mux_h                   444             10930  55771  RISE       1
I__447/I                               LocalMux                       0             10930  55771  RISE       1
I__447/O                               LocalMux                     486             11415  55771  RISE       1
I__449/I                               SRMux                          0             11415  55771  RISE       1
I__449/O                               SRMux                        682             12098  55771  RISE       1
PWM.count_0__50__i3_LC_13_31_3/sr      LogicCell40_SEQ_MODE_1000      0             12098  55771  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i3_LC_13_31_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i2_LC_13_31_2/sr
Capture Clock    : PWM.count_0__50__i2_LC_13_31_2/clk
Setup Constraint : 62500p
Path slack       : 55770p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5634
-----------------------------------   ----- 
End-of-path arrival time (ps)         12098
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__438/I                               Odrv4                          0              9968  55771  RISE       1
I__438/O                               Odrv4                        517             10485  55771  RISE       1
I__445/I                               Span4Mux_h                     0             10485  55771  RISE       1
I__445/O                               Span4Mux_h                   444             10930  55771  RISE       1
I__447/I                               LocalMux                       0             10930  55771  RISE       1
I__447/O                               LocalMux                     486             11415  55771  RISE       1
I__449/I                               SRMux                          0             11415  55771  RISE       1
I__449/O                               SRMux                        682             12098  55771  RISE       1
PWM.count_0__50__i2_LC_13_31_2/sr      LogicCell40_SEQ_MODE_1000      0             12098  55771  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i2_LC_13_31_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i1_LC_13_31_1/sr
Capture Clock    : PWM.count_0__50__i1_LC_13_31_1/clk
Setup Constraint : 62500p
Path slack       : 55770p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5634
-----------------------------------   ----- 
End-of-path arrival time (ps)         12098
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__438/I                               Odrv4                          0              9968  55771  RISE       1
I__438/O                               Odrv4                        517             10485  55771  RISE       1
I__445/I                               Span4Mux_h                     0             10485  55771  RISE       1
I__445/O                               Span4Mux_h                   444             10930  55771  RISE       1
I__447/I                               LocalMux                       0             10930  55771  RISE       1
I__447/O                               LocalMux                     486             11415  55771  RISE       1
I__449/I                               SRMux                          0             11415  55771  RISE       1
I__449/O                               SRMux                        682             12098  55771  RISE       1
PWM.count_0__50__i1_LC_13_31_1/sr      LogicCell40_SEQ_MODE_1000      0             12098  55771  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i1_LC_13_31_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i0_LC_13_31_0/sr
Capture Clock    : PWM.count_0__50__i0_LC_13_31_0/clk
Setup Constraint : 62500p
Path slack       : 55770p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5634
-----------------------------------   ----- 
End-of-path arrival time (ps)         12098
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__438/I                               Odrv4                          0              9968  55771  RISE       1
I__438/O                               Odrv4                        517             10485  55771  RISE       1
I__445/I                               Span4Mux_h                     0             10485  55771  RISE       1
I__445/O                               Span4Mux_h                   444             10930  55771  RISE       1
I__447/I                               LocalMux                       0             10930  55771  RISE       1
I__447/O                               LocalMux                     486             11415  55771  RISE       1
I__449/I                               SRMux                          0             11415  55771  RISE       1
I__449/O                               SRMux                        682             12098  55771  RISE       1
PWM.count_0__50__i0_LC_13_31_0/sr      LogicCell40_SEQ_MODE_1000      0             12098  55771  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i18_LC_13_29_2/in3
Capture Clock    : blink_counter_49__i18_LC_13_29_2/clk
Setup Constraint : 62500p
Path slack       : 55926p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5375
-----------------------------------   ----- 
End-of-path arrival time (ps)         11839
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_49__i13_LC_13_28_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_49__i14_LC_13_28_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_49__i14_LC_13_28_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_49__i15_LC_13_28_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_49__i15_LC_13_28_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitout           ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_49__i16_LC_13_29_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_49__i16_LC_13_29_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_49__i17_LC_13_29_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_49__i17_LC_13_29_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
I__148/I                                   InMux                          0             11457  55926  RISE       1
I__148/O                                   InMux                        382             11839  55926  RISE       1
blink_counter_49__i18_LC_13_29_2/in3       LogicCell40_SEQ_MODE_1000      0             11839  55926  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i18_LC_13_29_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i17_LC_13_29_1/in3
Capture Clock    : blink_counter_49__i17_LC_13_29_1/clk
Setup Constraint : 62500p
Path slack       : 56112p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5189
-----------------------------------   ----- 
End-of-path arrival time (ps)         11653
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_49__i13_LC_13_28_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_49__i14_LC_13_28_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_49__i14_LC_13_28_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_49__i15_LC_13_28_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_49__i15_LC_13_28_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitout           ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_49__i16_LC_13_29_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_49__i16_LC_13_29_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
I__151/I                                   InMux                          0             11271  56112  RISE       1
I__151/O                                   InMux                        382             11653  56112  RISE       1
blink_counter_49__i17_LC_13_29_1/in3       LogicCell40_SEQ_MODE_1000      0             11653  56112  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i17_LC_13_29_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i16_LC_13_29_0/in3
Capture Clock    : blink_counter_49__i16_LC_13_29_0/clk
Setup Constraint : 62500p
Path slack       : 56298p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5003
-----------------------------------   ----- 
End-of-path arrival time (ps)         11467
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_49__i13_LC_13_28_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_49__i14_LC_13_28_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_49__i14_LC_13_28_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_49__i15_LC_13_28_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_49__i15_LC_13_28_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_13_29_0_/carryinitout           ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
I__154/I                                   InMux                          0             11085  56298  RISE       1
I__154/O                                   InMux                        382             11467  56298  RISE       1
blink_counter_49__i16_LC_13_29_0/in3       LogicCell40_SEQ_MODE_1000      0             11467  56298  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i16_LC_13_29_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.half_duty_0___i1_LC_15_31_2/in1
Capture Clock    : PWM.half_duty_0___i1_LC_15_31_2/clk
Setup Constraint : 62500p
Path slack       : 56742p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4373
-----------------------------------   ----- 
End-of-path arrival time (ps)         10837
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__435/I                               LocalMux                       0              9968  56742  RISE       1
I__435/O                               LocalMux                     486             10454  56742  RISE       1
I__440/I                               InMux                          0             10454  56742  RISE       1
I__440/O                               InMux                        382             10837  56742  RISE       1
PWM.half_duty_0___i1_LC_15_31_2/in1    LogicCell40_SEQ_MODE_1000      0             10837  56742  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i1_LC_15_31_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.half_duty_0___i2_LC_15_31_6/in1
Capture Clock    : PWM.half_duty_0___i2_LC_15_31_6/clk
Setup Constraint : 62500p
Path slack       : 56742p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4373
-----------------------------------   ----- 
End-of-path arrival time (ps)         10837
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__435/I                               LocalMux                       0              9968  56742  RISE       1
I__435/O                               LocalMux                     486             10454  56742  RISE       1
I__441/I                               InMux                          0             10454  56742  RISE       1
I__441/O                               InMux                        382             10837  56742  RISE       1
PWM.half_duty_0___i2_LC_15_31_6/in1    LogicCell40_SEQ_MODE_1000      0             10837  56742  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i2_LC_15_31_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.half_duty_0___i6_LC_14_30_2/in1
Capture Clock    : PWM.half_duty_0___i6_LC_14_30_2/clk
Setup Constraint : 62500p
Path slack       : 56742p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4373
-----------------------------------   ----- 
End-of-path arrival time (ps)         10837
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__436/I                               LocalMux                       0              9968  56742  RISE       1
I__436/O                               LocalMux                     486             10454  56742  RISE       1
I__443/I                               InMux                          0             10454  56742  RISE       1
I__443/O                               InMux                        382             10837  56742  RISE       1
PWM.half_duty_0___i6_LC_14_30_2/in1    LogicCell40_SEQ_MODE_1000      0             10837  56742  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__377/I                             ClkMux                         0              5213  RISE       1
I__377/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i6_LC_14_30_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.half_duty_0___i4_LC_15_30_6/in1
Capture Clock    : PWM.half_duty_0___i4_LC_15_30_6/clk
Setup Constraint : 62500p
Path slack       : 56742p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4373
-----------------------------------   ----- 
End-of-path arrival time (ps)         10837
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__437/I                               LocalMux                       0              9968  56742  RISE       1
I__437/O                               LocalMux                     486             10454  56742  RISE       1
I__444/I                               InMux                          0             10454  56742  RISE       1
I__444/O                               InMux                        382             10837  56742  RISE       1
PWM.half_duty_0___i4_LC_15_30_6/in1    LogicCell40_SEQ_MODE_1000      0             10837  56742  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__379/I                             ClkMux                         0              5213  RISE       1
I__379/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i4_LC_15_30_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i15_LC_13_28_7/in3
Capture Clock    : blink_counter_49__i15_LC_13_28_7/clk
Setup Constraint : 62500p
Path slack       : 56773p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4528
-----------------------------------   ----- 
End-of-path arrival time (ps)         10992
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_49__i13_LC_13_28_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_49__i14_LC_13_28_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_49__i14_LC_13_28_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
I__157/I                                   InMux                          0             10609  56773  RISE       1
I__157/O                                   InMux                        382             10992  56773  RISE       1
blink_counter_49__i15_LC_13_28_7/in3       LogicCell40_SEQ_MODE_1000      0             10992  56773  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i15_LC_13_28_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.half_duty_0___i3_LC_14_30_0/in3
Capture Clock    : PWM.half_duty_0___i3_LC_14_30_0/clk
Setup Constraint : 62500p
Path slack       : 56928p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4373
-----------------------------------   ----- 
End-of-path arrival time (ps)         10837
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout   LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__226/I                               Odrv4                          0              6464  54840  RISE       1
I__226/O                               Odrv4                        517              6981  54840  RISE       1
I__230/I                               LocalMux                       0              6981  55471  RISE       1
I__230/O                               LocalMux                     486              7467  55471  RISE       1
I__234/I                               InMux                          0              7467  55471  RISE       1
I__234/O                               InMux                        382              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/in0          LogicCell40_SEQ_MODE_0000      0              7849  55471  RISE       1
PWM.i908_4_lut_LC_14_31_7/lcout        LogicCell40_SEQ_MODE_0000    662              8511  55471  RISE       1
I__247/I                               LocalMux                       0              8511  55471  RISE       1
I__247/O                               LocalMux                     486              8997  55471  RISE       1
I__248/I                               InMux                          0              8997  55471  RISE       1
I__248/O                               InMux                        382              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in1    LogicCell40_SEQ_MODE_0000      0              9379  55471  RISE       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    589              9968  55471  RISE      15
I__436/I                               LocalMux                       0              9968  56742  RISE       1
I__436/O                               LocalMux                     486             10454  56742  RISE       1
I__442/I                               InMux                          0             10454  56928  RISE       1
I__442/O                               InMux                        382             10837  56928  RISE       1
PWM.half_duty_0___i3_LC_14_30_0/in3    LogicCell40_SEQ_MODE_1000      0             10837  56928  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__377/I                             ClkMux                         0              5213  RISE       1
I__377/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i3_LC_14_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i14_LC_13_28_6/in3
Capture Clock    : blink_counter_49__i14_LC_13_28_6/clk
Setup Constraint : 62500p
Path slack       : 56959p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4342
-----------------------------------   ----- 
End-of-path arrival time (ps)         10806
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_49__i13_LC_13_28_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
I__160/I                                   InMux                          0             10423  56959  RISE       1
I__160/O                                   InMux                        382             10806  56959  RISE       1
blink_counter_49__i14_LC_13_28_6/in3       LogicCell40_SEQ_MODE_1000      0             10806  56959  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i14_LC_13_28_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i13_LC_13_28_5/in3
Capture Clock    : blink_counter_49__i13_LC_13_28_5/clk
Setup Constraint : 62500p
Path slack       : 57145p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4156
-----------------------------------   ----- 
End-of-path arrival time (ps)         10620
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_49__i12_LC_13_28_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
I__163/I                                   InMux                          0             10237  57145  RISE       1
I__163/O                                   InMux                        382             10620  57145  RISE       1
blink_counter_49__i13_LC_13_28_5/in3       LogicCell40_SEQ_MODE_1000      0             10620  57145  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i13_LC_13_28_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i12_LC_13_28_4/in3
Capture Clock    : blink_counter_49__i12_LC_13_28_4/clk
Setup Constraint : 62500p
Path slack       : 57332p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3969
-----------------------------------   ----- 
End-of-path arrival time (ps)         10433
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_49__i11_LC_13_28_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
I__166/I                                   InMux                          0             10051  57332  RISE       1
I__166/O                                   InMux                        382             10433  57332  RISE       1
blink_counter_49__i12_LC_13_28_4/in3       LogicCell40_SEQ_MODE_1000      0             10433  57332  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i12_LC_13_28_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i11_LC_13_28_3/in3
Capture Clock    : blink_counter_49__i11_LC_13_28_3/clk
Setup Constraint : 62500p
Path slack       : 57518p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3783
-----------------------------------   ----- 
End-of-path arrival time (ps)         10247
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                   LocalMux                       0              6464  54334  RISE       1
I__111/O                                   LocalMux                     486              6950  54334  RISE       1
I__112/I                                   InMux                          0              6950  54334  RISE       1
I__112/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_49__i10_LC_13_28_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
I__169/I                                   InMux                          0              9865  57518  RISE       1
I__169/O                                   InMux                        382             10247  57518  RISE       1
blink_counter_49__i11_LC_13_28_3/in3       LogicCell40_SEQ_MODE_1000      0             10247  57518  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i11_LC_13_28_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i10_LC_13_28_2/in3
Capture Clock    : blink_counter_49__i10_LC_13_28_2/clk
Setup Constraint : 62500p
Path slack       : 57704p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3597
-----------------------------------   ----- 
End-of-path arrival time (ps)         10061
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                  LocalMux                       0              6464  54334  RISE       1
I__111/O                                  LocalMux                     486              6950  54334  RISE       1
I__112/I                                  InMux                          0              6950  54334  RISE       1
I__112/O                                  InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin   LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout  LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin   LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout  LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin           ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout          ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin   LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout  LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_49__i9_LC_13_28_1/carryin   LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_49__i9_LC_13_28_1/carryout  LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
I__121/I                                  InMux                          0              9679  57704  RISE       1
I__121/O                                  InMux                        382             10061  57704  RISE       1
blink_counter_49__i10_LC_13_28_2/in3      LogicCell40_SEQ_MODE_1000      0             10061  57704  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i10_LC_13_28_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i9_LC_13_28_1/in3
Capture Clock    : blink_counter_49__i9_LC_13_28_1/clk
Setup Constraint : 62500p
Path slack       : 57890p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3411
-----------------------------------   ---- 
End-of-path arrival time (ps)         9875
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                  LocalMux                       0              6464  54334  RISE       1
I__111/O                                  LocalMux                     486              6950  54334  RISE       1
I__112/I                                  InMux                          0              6950  54334  RISE       1
I__112/O                                  InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin   LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout  LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin   LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout  LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin           ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout          ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_49__i8_LC_13_28_0/carryin   LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_49__i8_LC_13_28_0/carryout  LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
I__124/I                                  InMux                          0              9493  57890  RISE       1
I__124/O                                  InMux                        382              9875  57890  RISE       1
blink_counter_49__i9_LC_13_28_1/in3       LogicCell40_SEQ_MODE_1000      0              9875  57890  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i9_LC_13_28_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i9_LC_13_32_1/in3
Capture Clock    : PWM.count_0__50__i9_LC_13_32_1/clk
Setup Constraint : 62500p
Path slack       : 57890p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3411
-----------------------------------   ---- 
End-of-path arrival time (ps)         9875
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__228/I                                 LocalMux                       0              6464  57890  RISE       1
I__228/O                                 LocalMux                     486              6950  57890  RISE       1
I__232/I                                 InMux                          0              6950  57890  RISE       1
I__232/O                                 InMux                        382              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  57890  RISE       2
PWM.count_0__50__i1_LC_13_31_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  57890  RISE       1
PWM.count_0__50__i1_LC_13_31_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  57890  RISE       2
PWM.count_0__50__i2_LC_13_31_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  57890  RISE       1
PWM.count_0__50__i2_LC_13_31_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  57890  RISE       2
PWM.count_0__50__i3_LC_13_31_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  57890  RISE       1
PWM.count_0__50__i3_LC_13_31_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  57890  RISE       2
PWM.count_0__50__i4_LC_13_31_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  57890  RISE       1
PWM.count_0__50__i4_LC_13_31_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  57890  RISE       2
PWM.count_0__50__i5_LC_13_31_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  57890  RISE       1
PWM.count_0__50__i5_LC_13_31_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  57890  RISE       2
PWM.count_0__50__i6_LC_13_31_6/carryin   LogicCell40_SEQ_MODE_1000      0              8645  57890  RISE       1
PWM.count_0__50__i6_LC_13_31_6/carryout  LogicCell40_SEQ_MODE_1000    186              8831  57890  RISE       2
PWM.count_0__50__i7_LC_13_31_7/carryin   LogicCell40_SEQ_MODE_1000      0              8831  57890  RISE       1
PWM.count_0__50__i7_LC_13_31_7/carryout  LogicCell40_SEQ_MODE_1000    186              9017  57890  RISE       1
IN_MUX_bfv_13_32_0_/carryinitin          ICE_CARRY_IN_MUX               0              9017  57890  RISE       1
IN_MUX_bfv_13_32_0_/carryinitout         ICE_CARRY_IN_MUX             289              9307  57890  RISE       2
PWM.count_0__50__i8_LC_13_32_0/carryin   LogicCell40_SEQ_MODE_1000      0              9307  57890  RISE       1
PWM.count_0__50__i8_LC_13_32_0/carryout  LogicCell40_SEQ_MODE_1000    186              9493  57890  RISE       1
I__208/I                                 InMux                          0              9493  57890  RISE       1
I__208/O                                 InMux                        382              9875  57890  RISE       1
PWM.count_0__50__i9_LC_13_32_1/in3       LogicCell40_SEQ_MODE_1000      0              9875  57890  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i8_LC_13_28_0/in3
Capture Clock    : blink_counter_49__i8_LC_13_28_0/clk
Setup Constraint : 62500p
Path slack       : 58076p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3225
-----------------------------------   ---- 
End-of-path arrival time (ps)         9689
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                  LocalMux                       0              6464  54334  RISE       1
I__111/O                                  LocalMux                     486              6950  54334  RISE       1
I__112/I                                  InMux                          0              6950  54334  RISE       1
I__112/O                                  InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin   LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout  LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_49__i7_LC_13_27_7/carryin   LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_49__i7_LC_13_27_7/carryout  LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitin           ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_13_28_0_/carryinitout          ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
I__127/I                                  InMux                          0              9307  58076  RISE       1
I__127/O                                  InMux                        382              9689  58076  RISE       1
blink_counter_49__i8_LC_13_28_0/in3       LogicCell40_SEQ_MODE_1000      0              9689  58076  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i8_LC_13_28_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i8_LC_13_32_0/in3
Capture Clock    : PWM.count_0__50__i8_LC_13_32_0/clk
Setup Constraint : 62500p
Path slack       : 58076p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3225
-----------------------------------   ---- 
End-of-path arrival time (ps)         9689
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__228/I                                 LocalMux                       0              6464  57890  RISE       1
I__228/O                                 LocalMux                     486              6950  57890  RISE       1
I__232/I                                 InMux                          0              6950  57890  RISE       1
I__232/O                                 InMux                        382              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  57890  RISE       2
PWM.count_0__50__i1_LC_13_31_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  57890  RISE       1
PWM.count_0__50__i1_LC_13_31_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  57890  RISE       2
PWM.count_0__50__i2_LC_13_31_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  57890  RISE       1
PWM.count_0__50__i2_LC_13_31_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  57890  RISE       2
PWM.count_0__50__i3_LC_13_31_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  57890  RISE       1
PWM.count_0__50__i3_LC_13_31_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  57890  RISE       2
PWM.count_0__50__i4_LC_13_31_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  57890  RISE       1
PWM.count_0__50__i4_LC_13_31_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  57890  RISE       2
PWM.count_0__50__i5_LC_13_31_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  57890  RISE       1
PWM.count_0__50__i5_LC_13_31_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  57890  RISE       2
PWM.count_0__50__i6_LC_13_31_6/carryin   LogicCell40_SEQ_MODE_1000      0              8645  57890  RISE       1
PWM.count_0__50__i6_LC_13_31_6/carryout  LogicCell40_SEQ_MODE_1000    186              8831  57890  RISE       2
PWM.count_0__50__i7_LC_13_31_7/carryin   LogicCell40_SEQ_MODE_1000      0              8831  57890  RISE       1
PWM.count_0__50__i7_LC_13_31_7/carryout  LogicCell40_SEQ_MODE_1000    186              9017  57890  RISE       1
IN_MUX_bfv_13_32_0_/carryinitin          ICE_CARRY_IN_MUX               0              9017  57890  RISE       1
IN_MUX_bfv_13_32_0_/carryinitout         ICE_CARRY_IN_MUX             289              9307  57890  RISE       2
I__209/I                                 InMux                          0              9307  58076  RISE       1
I__209/O                                 InMux                        382              9689  58076  RISE       1
PWM.count_0__50__i8_LC_13_32_0/in3       LogicCell40_SEQ_MODE_1000      0              9689  58076  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i8_LC_13_32_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i7_LC_13_27_7/in3
Capture Clock    : blink_counter_49__i7_LC_13_27_7/clk
Setup Constraint : 62500p
Path slack       : 58551p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2750
-----------------------------------   ---- 
End-of-path arrival time (ps)         9214
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                  LocalMux                       0              6464  54334  RISE       1
I__111/O                                  LocalMux                     486              6950  54334  RISE       1
I__112/I                                  InMux                          0              6950  54334  RISE       1
I__112/O                                  InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_49__i6_LC_13_27_6/carryin   LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_49__i6_LC_13_27_6/carryout  LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
I__130/I                                  InMux                          0              8831  58551  RISE       1
I__130/O                                  InMux                        382              9214  58551  RISE       1
blink_counter_49__i7_LC_13_27_7/in3       LogicCell40_SEQ_MODE_1000      0              9214  58551  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i7_LC_13_27_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i7_LC_13_31_7/in3
Capture Clock    : PWM.count_0__50__i7_LC_13_31_7/clk
Setup Constraint : 62500p
Path slack       : 58551p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2750
-----------------------------------   ---- 
End-of-path arrival time (ps)         9214
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__228/I                                 LocalMux                       0              6464  57890  RISE       1
I__228/O                                 LocalMux                     486              6950  57890  RISE       1
I__232/I                                 InMux                          0              6950  57890  RISE       1
I__232/O                                 InMux                        382              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  57890  RISE       2
PWM.count_0__50__i1_LC_13_31_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  57890  RISE       1
PWM.count_0__50__i1_LC_13_31_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  57890  RISE       2
PWM.count_0__50__i2_LC_13_31_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  57890  RISE       1
PWM.count_0__50__i2_LC_13_31_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  57890  RISE       2
PWM.count_0__50__i3_LC_13_31_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  57890  RISE       1
PWM.count_0__50__i3_LC_13_31_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  57890  RISE       2
PWM.count_0__50__i4_LC_13_31_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  57890  RISE       1
PWM.count_0__50__i4_LC_13_31_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  57890  RISE       2
PWM.count_0__50__i5_LC_13_31_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  57890  RISE       1
PWM.count_0__50__i5_LC_13_31_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  57890  RISE       2
PWM.count_0__50__i6_LC_13_31_6/carryin   LogicCell40_SEQ_MODE_1000      0              8645  57890  RISE       1
PWM.count_0__50__i6_LC_13_31_6/carryout  LogicCell40_SEQ_MODE_1000    186              8831  57890  RISE       2
I__210/I                                 InMux                          0              8831  58551  RISE       1
I__210/O                                 InMux                        382              9214  58551  RISE       1
PWM.count_0__50__i7_LC_13_31_7/in3       LogicCell40_SEQ_MODE_1000      0              9214  58551  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i6_LC_13_27_6/in3
Capture Clock    : blink_counter_49__i6_LC_13_27_6/clk
Setup Constraint : 62500p
Path slack       : 58737p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2564
-----------------------------------   ---- 
End-of-path arrival time (ps)         9028
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                  LocalMux                       0              6464  54334  RISE       1
I__111/O                                  LocalMux                     486              6950  54334  RISE       1
I__112/I                                  InMux                          0              6950  54334  RISE       1
I__112/O                                  InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_49__i5_LC_13_27_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_49__i5_LC_13_27_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
I__133/I                                  InMux                          0              8645  58737  RISE       1
I__133/O                                  InMux                        382              9028  58737  RISE       1
blink_counter_49__i6_LC_13_27_6/in3       LogicCell40_SEQ_MODE_1000      0              9028  58737  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i6_LC_13_27_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i6_LC_13_31_6/in3
Capture Clock    : PWM.count_0__50__i6_LC_13_31_6/clk
Setup Constraint : 62500p
Path slack       : 58737p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2564
-----------------------------------   ---- 
End-of-path arrival time (ps)         9028
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__228/I                                 LocalMux                       0              6464  57890  RISE       1
I__228/O                                 LocalMux                     486              6950  57890  RISE       1
I__232/I                                 InMux                          0              6950  57890  RISE       1
I__232/O                                 InMux                        382              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  57890  RISE       2
PWM.count_0__50__i1_LC_13_31_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  57890  RISE       1
PWM.count_0__50__i1_LC_13_31_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  57890  RISE       2
PWM.count_0__50__i2_LC_13_31_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  57890  RISE       1
PWM.count_0__50__i2_LC_13_31_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  57890  RISE       2
PWM.count_0__50__i3_LC_13_31_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  57890  RISE       1
PWM.count_0__50__i3_LC_13_31_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  57890  RISE       2
PWM.count_0__50__i4_LC_13_31_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  57890  RISE       1
PWM.count_0__50__i4_LC_13_31_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  57890  RISE       2
PWM.count_0__50__i5_LC_13_31_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  57890  RISE       1
PWM.count_0__50__i5_LC_13_31_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  57890  RISE       2
I__211/I                                 InMux                          0              8645  58737  RISE       1
I__211/O                                 InMux                        382              9028  58737  RISE       1
PWM.count_0__50__i6_LC_13_31_6/in3       LogicCell40_SEQ_MODE_1000      0              9028  58737  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i6_LC_13_31_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.count_0__50__i9_LC_13_32_1/ce
Capture Clock    : PWM.count_0__50__i9_LC_13_32_1/clk
Setup Constraint : 62500p
Path slack       : 58799p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2905
-----------------------------------   ---- 
End-of-path arrival time (ps)         9369
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54096  RISE       3
I__403/I                                  LocalMux                       0              6464  54096  RISE       1
I__403/O                                  LocalMux                     486              6950  54096  RISE       1
I__405/I                                  InMux                          0              6950  54096  RISE       1
I__405/O                                  InMux                        382              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in0       LogicCell40_SEQ_MODE_0000      0              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    662              7994  55006  RISE      15
I__415/I                                  LocalMux                       0              7994  58799  RISE       1
I__415/O                                  LocalMux                     486              8480  58799  RISE       1
I__422/I                                  CEMux                          0              8480  58799  RISE       1
I__422/O                                  CEMux                        889              9369  58799  RISE       1
PWM.count_0__50__i9_LC_13_32_1/ce         LogicCell40_SEQ_MODE_1000      0              9369  58799  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.count_0__50__i7_LC_13_31_7/ce
Capture Clock    : PWM.count_0__50__i7_LC_13_31_7/clk
Setup Constraint : 62500p
Path slack       : 58799p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2905
-----------------------------------   ---- 
End-of-path arrival time (ps)         9369
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54096  RISE       3
I__403/I                                  LocalMux                       0              6464  54096  RISE       1
I__403/O                                  LocalMux                     486              6950  54096  RISE       1
I__405/I                                  InMux                          0              6950  54096  RISE       1
I__405/O                                  InMux                        382              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in0       LogicCell40_SEQ_MODE_0000      0              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    662              7994  55006  RISE      15
I__416/I                                  LocalMux                       0              7994  58799  RISE       1
I__416/O                                  LocalMux                     486              8480  58799  RISE       1
I__423/I                                  CEMux                          0              8480  58799  RISE       1
I__423/O                                  CEMux                        889              9369  58799  RISE       1
PWM.count_0__50__i7_LC_13_31_7/ce         LogicCell40_SEQ_MODE_1000      0              9369  58799  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.count_0__50__i8_LC_13_32_0/ce
Capture Clock    : PWM.count_0__50__i8_LC_13_32_0/clk
Setup Constraint : 62500p
Path slack       : 58799p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2905
-----------------------------------   ---- 
End-of-path arrival time (ps)         9369
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54096  RISE       3
I__403/I                                  LocalMux                       0              6464  54096  RISE       1
I__403/O                                  LocalMux                     486              6950  54096  RISE       1
I__405/I                                  InMux                          0              6950  54096  RISE       1
I__405/O                                  InMux                        382              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in0       LogicCell40_SEQ_MODE_0000      0              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    662              7994  55006  RISE      15
I__415/I                                  LocalMux                       0              7994  58799  RISE       1
I__415/O                                  LocalMux                     486              8480  58799  RISE       1
I__422/I                                  CEMux                          0              8480  58799  RISE       1
I__422/O                                  CEMux                        889              9369  58799  RISE       1
PWM.count_0__50__i8_LC_13_32_0/ce         LogicCell40_SEQ_MODE_1000      0              9369  58799  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i8_LC_13_32_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.count_0__50__i6_LC_13_31_6/ce
Capture Clock    : PWM.count_0__50__i6_LC_13_31_6/clk
Setup Constraint : 62500p
Path slack       : 58799p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2905
-----------------------------------   ---- 
End-of-path arrival time (ps)         9369
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54096  RISE       3
I__403/I                                  LocalMux                       0              6464  54096  RISE       1
I__403/O                                  LocalMux                     486              6950  54096  RISE       1
I__405/I                                  InMux                          0              6950  54096  RISE       1
I__405/O                                  InMux                        382              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in0       LogicCell40_SEQ_MODE_0000      0              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    662              7994  55006  RISE      15
I__416/I                                  LocalMux                       0              7994  58799  RISE       1
I__416/O                                  LocalMux                     486              8480  58799  RISE       1
I__423/I                                  CEMux                          0              8480  58799  RISE       1
I__423/O                                  CEMux                        889              9369  58799  RISE       1
PWM.count_0__50__i6_LC_13_31_6/ce         LogicCell40_SEQ_MODE_1000      0              9369  58799  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i6_LC_13_31_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.count_0__50__i5_LC_13_31_5/ce
Capture Clock    : PWM.count_0__50__i5_LC_13_31_5/clk
Setup Constraint : 62500p
Path slack       : 58799p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2905
-----------------------------------   ---- 
End-of-path arrival time (ps)         9369
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54096  RISE       3
I__403/I                                  LocalMux                       0              6464  54096  RISE       1
I__403/O                                  LocalMux                     486              6950  54096  RISE       1
I__405/I                                  InMux                          0              6950  54096  RISE       1
I__405/O                                  InMux                        382              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in0       LogicCell40_SEQ_MODE_0000      0              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    662              7994  55006  RISE      15
I__416/I                                  LocalMux                       0              7994  58799  RISE       1
I__416/O                                  LocalMux                     486              8480  58799  RISE       1
I__423/I                                  CEMux                          0              8480  58799  RISE       1
I__423/O                                  CEMux                        889              9369  58799  RISE       1
PWM.count_0__50__i5_LC_13_31_5/ce         LogicCell40_SEQ_MODE_1000      0              9369  58799  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i5_LC_13_31_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.count_0__50__i4_LC_13_31_4/ce
Capture Clock    : PWM.count_0__50__i4_LC_13_31_4/clk
Setup Constraint : 62500p
Path slack       : 58799p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2905
-----------------------------------   ---- 
End-of-path arrival time (ps)         9369
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54096  RISE       3
I__403/I                                  LocalMux                       0              6464  54096  RISE       1
I__403/O                                  LocalMux                     486              6950  54096  RISE       1
I__405/I                                  InMux                          0              6950  54096  RISE       1
I__405/O                                  InMux                        382              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in0       LogicCell40_SEQ_MODE_0000      0              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    662              7994  55006  RISE      15
I__416/I                                  LocalMux                       0              7994  58799  RISE       1
I__416/O                                  LocalMux                     486              8480  58799  RISE       1
I__423/I                                  CEMux                          0              8480  58799  RISE       1
I__423/O                                  CEMux                        889              9369  58799  RISE       1
PWM.count_0__50__i4_LC_13_31_4/ce         LogicCell40_SEQ_MODE_1000      0              9369  58799  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i4_LC_13_31_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.count_0__50__i3_LC_13_31_3/ce
Capture Clock    : PWM.count_0__50__i3_LC_13_31_3/clk
Setup Constraint : 62500p
Path slack       : 58799p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2905
-----------------------------------   ---- 
End-of-path arrival time (ps)         9369
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54096  RISE       3
I__403/I                                  LocalMux                       0              6464  54096  RISE       1
I__403/O                                  LocalMux                     486              6950  54096  RISE       1
I__405/I                                  InMux                          0              6950  54096  RISE       1
I__405/O                                  InMux                        382              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in0       LogicCell40_SEQ_MODE_0000      0              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    662              7994  55006  RISE      15
I__416/I                                  LocalMux                       0              7994  58799  RISE       1
I__416/O                                  LocalMux                     486              8480  58799  RISE       1
I__423/I                                  CEMux                          0              8480  58799  RISE       1
I__423/O                                  CEMux                        889              9369  58799  RISE       1
PWM.count_0__50__i3_LC_13_31_3/ce         LogicCell40_SEQ_MODE_1000      0              9369  58799  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i3_LC_13_31_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.count_0__50__i2_LC_13_31_2/ce
Capture Clock    : PWM.count_0__50__i2_LC_13_31_2/clk
Setup Constraint : 62500p
Path slack       : 58799p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2905
-----------------------------------   ---- 
End-of-path arrival time (ps)         9369
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54096  RISE       3
I__403/I                                  LocalMux                       0              6464  54096  RISE       1
I__403/O                                  LocalMux                     486              6950  54096  RISE       1
I__405/I                                  InMux                          0              6950  54096  RISE       1
I__405/O                                  InMux                        382              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in0       LogicCell40_SEQ_MODE_0000      0              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    662              7994  55006  RISE      15
I__416/I                                  LocalMux                       0              7994  58799  RISE       1
I__416/O                                  LocalMux                     486              8480  58799  RISE       1
I__423/I                                  CEMux                          0              8480  58799  RISE       1
I__423/O                                  CEMux                        889              9369  58799  RISE       1
PWM.count_0__50__i2_LC_13_31_2/ce         LogicCell40_SEQ_MODE_1000      0              9369  58799  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i2_LC_13_31_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.count_0__50__i1_LC_13_31_1/ce
Capture Clock    : PWM.count_0__50__i1_LC_13_31_1/clk
Setup Constraint : 62500p
Path slack       : 58799p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2905
-----------------------------------   ---- 
End-of-path arrival time (ps)         9369
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54096  RISE       3
I__403/I                                  LocalMux                       0              6464  54096  RISE       1
I__403/O                                  LocalMux                     486              6950  54096  RISE       1
I__405/I                                  InMux                          0              6950  54096  RISE       1
I__405/O                                  InMux                        382              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in0       LogicCell40_SEQ_MODE_0000      0              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    662              7994  55006  RISE      15
I__416/I                                  LocalMux                       0              7994  58799  RISE       1
I__416/O                                  LocalMux                     486              8480  58799  RISE       1
I__423/I                                  CEMux                          0              8480  58799  RISE       1
I__423/O                                  CEMux                        889              9369  58799  RISE       1
PWM.count_0__50__i1_LC_13_31_1/ce         LogicCell40_SEQ_MODE_1000      0              9369  58799  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i1_LC_13_31_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.count_0__50__i0_LC_13_31_0/ce
Capture Clock    : PWM.count_0__50__i0_LC_13_31_0/clk
Setup Constraint : 62500p
Path slack       : 58799p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2905
-----------------------------------   ---- 
End-of-path arrival time (ps)         9369
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54096  RISE       3
I__403/I                                  LocalMux                       0              6464  54096  RISE       1
I__403/O                                  LocalMux                     486              6950  54096  RISE       1
I__405/I                                  InMux                          0              6950  54096  RISE       1
I__405/O                                  InMux                        382              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in0       LogicCell40_SEQ_MODE_0000      0              7332  54096  RISE       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    662              7994  55006  RISE      15
I__416/I                                  LocalMux                       0              7994  58799  RISE       1
I__416/O                                  LocalMux                     486              8480  58799  RISE       1
I__423/I                                  CEMux                          0              8480  58799  RISE       1
I__423/O                                  CEMux                        889              9369  58799  RISE       1
PWM.count_0__50__i0_LC_13_31_0/ce         LogicCell40_SEQ_MODE_1000      0              9369  58799  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i5_LC_13_27_5/in3
Capture Clock    : blink_counter_49__i5_LC_13_27_5/clk
Setup Constraint : 62500p
Path slack       : 58923p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2378
-----------------------------------   ---- 
End-of-path arrival time (ps)         8842
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                  LocalMux                       0              6464  54334  RISE       1
I__111/O                                  LocalMux                     486              6950  54334  RISE       1
I__112/I                                  InMux                          0              6950  54334  RISE       1
I__112/O                                  InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_49__i4_LC_13_27_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_49__i4_LC_13_27_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
I__136/I                                  InMux                          0              8459  58923  RISE       1
I__136/O                                  InMux                        382              8842  58923  RISE       1
blink_counter_49__i5_LC_13_27_5/in3       LogicCell40_SEQ_MODE_1000      0              8842  58923  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i5_LC_13_27_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i5_LC_13_31_5/in3
Capture Clock    : PWM.count_0__50__i5_LC_13_31_5/clk
Setup Constraint : 62500p
Path slack       : 58923p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2378
-----------------------------------   ---- 
End-of-path arrival time (ps)         8842
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__228/I                                 LocalMux                       0              6464  57890  RISE       1
I__228/O                                 LocalMux                     486              6950  57890  RISE       1
I__232/I                                 InMux                          0              6950  57890  RISE       1
I__232/O                                 InMux                        382              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  57890  RISE       2
PWM.count_0__50__i1_LC_13_31_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  57890  RISE       1
PWM.count_0__50__i1_LC_13_31_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  57890  RISE       2
PWM.count_0__50__i2_LC_13_31_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  57890  RISE       1
PWM.count_0__50__i2_LC_13_31_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  57890  RISE       2
PWM.count_0__50__i3_LC_13_31_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  57890  RISE       1
PWM.count_0__50__i3_LC_13_31_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  57890  RISE       2
PWM.count_0__50__i4_LC_13_31_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  57890  RISE       1
PWM.count_0__50__i4_LC_13_31_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  57890  RISE       2
I__212/I                                 InMux                          0              8459  58923  RISE       1
I__212/O                                 InMux                        382              8842  58923  RISE       1
PWM.count_0__50__i5_LC_13_31_5/in3       LogicCell40_SEQ_MODE_1000      0              8842  58923  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i5_LC_13_31_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i4_LC_13_27_4/in3
Capture Clock    : blink_counter_49__i4_LC_13_27_4/clk
Setup Constraint : 62500p
Path slack       : 59110p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2191
-----------------------------------   ---- 
End-of-path arrival time (ps)         8655
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                  LocalMux                       0              6464  54334  RISE       1
I__111/O                                  LocalMux                     486              6950  54334  RISE       1
I__112/I                                  InMux                          0              6950  54334  RISE       1
I__112/O                                  InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_49__i3_LC_13_27_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_49__i3_LC_13_27_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
I__139/I                                  InMux                          0              8273  59109  RISE       1
I__139/O                                  InMux                        382              8655  59109  RISE       1
blink_counter_49__i4_LC_13_27_4/in3       LogicCell40_SEQ_MODE_1000      0              8655  59109  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i4_LC_13_27_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i4_LC_13_31_4/in3
Capture Clock    : PWM.count_0__50__i4_LC_13_31_4/clk
Setup Constraint : 62500p
Path slack       : 59110p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2191
-----------------------------------   ---- 
End-of-path arrival time (ps)         8655
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__228/I                                 LocalMux                       0              6464  57890  RISE       1
I__228/O                                 LocalMux                     486              6950  57890  RISE       1
I__232/I                                 InMux                          0              6950  57890  RISE       1
I__232/O                                 InMux                        382              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  57890  RISE       2
PWM.count_0__50__i1_LC_13_31_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  57890  RISE       1
PWM.count_0__50__i1_LC_13_31_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  57890  RISE       2
PWM.count_0__50__i2_LC_13_31_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  57890  RISE       1
PWM.count_0__50__i2_LC_13_31_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  57890  RISE       2
PWM.count_0__50__i3_LC_13_31_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  57890  RISE       1
PWM.count_0__50__i3_LC_13_31_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  57890  RISE       2
I__213/I                                 InMux                          0              8273  59109  RISE       1
I__213/O                                 InMux                        382              8655  59109  RISE       1
PWM.count_0__50__i4_LC_13_31_4/in3       LogicCell40_SEQ_MODE_1000      0              8655  59109  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i4_LC_13_31_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i3_LC_13_27_3/in3
Capture Clock    : blink_counter_49__i3_LC_13_27_3/clk
Setup Constraint : 62500p
Path slack       : 59296p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2005
-----------------------------------   ---- 
End-of-path arrival time (ps)         8469
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                  LocalMux                       0              6464  54334  RISE       1
I__111/O                                  LocalMux                     486              6950  54334  RISE       1
I__112/I                                  InMux                          0              6950  54334  RISE       1
I__112/O                                  InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_49__i2_LC_13_27_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_49__i2_LC_13_27_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
I__142/I                                  InMux                          0              8087  59296  RISE       1
I__142/O                                  InMux                        382              8469  59296  RISE       1
blink_counter_49__i3_LC_13_27_3/in3       LogicCell40_SEQ_MODE_1000      0              8469  59296  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i3_LC_13_27_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i3_LC_13_31_3/in3
Capture Clock    : PWM.count_0__50__i3_LC_13_31_3/clk
Setup Constraint : 62500p
Path slack       : 59296p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2005
-----------------------------------   ---- 
End-of-path arrival time (ps)         8469
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__228/I                                 LocalMux                       0              6464  57890  RISE       1
I__228/O                                 LocalMux                     486              6950  57890  RISE       1
I__232/I                                 InMux                          0              6950  57890  RISE       1
I__232/O                                 InMux                        382              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  57890  RISE       2
PWM.count_0__50__i1_LC_13_31_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  57890  RISE       1
PWM.count_0__50__i1_LC_13_31_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  57890  RISE       2
PWM.count_0__50__i2_LC_13_31_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  57890  RISE       1
PWM.count_0__50__i2_LC_13_31_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  57890  RISE       2
I__214/I                                 InMux                          0              8087  59296  RISE       1
I__214/O                                 InMux                        382              8469  59296  RISE       1
PWM.count_0__50__i3_LC_13_31_3/in3       LogicCell40_SEQ_MODE_1000      0              8469  59296  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i3_LC_13_31_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i2_LC_13_27_2/in3
Capture Clock    : blink_counter_49__i2_LC_13_27_2/clk
Setup Constraint : 62500p
Path slack       : 59482p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1819
-----------------------------------   ---- 
End-of-path arrival time (ps)         8283
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                  LocalMux                       0              6464  54334  RISE       1
I__111/O                                  LocalMux                     486              6950  54334  RISE       1
I__112/I                                  InMux                          0              6950  54334  RISE       1
I__112/O                                  InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_49__i1_LC_13_27_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_49__i1_LC_13_27_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
I__104/I                                  InMux                          0              7901  59482  RISE       1
I__104/O                                  InMux                        382              8283  59482  RISE       1
blink_counter_49__i2_LC_13_27_2/in3       LogicCell40_SEQ_MODE_1000      0              8283  59482  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i2_LC_13_27_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i2_LC_13_31_2/in3
Capture Clock    : PWM.count_0__50__i2_LC_13_31_2/clk
Setup Constraint : 62500p
Path slack       : 59482p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1819
-----------------------------------   ---- 
End-of-path arrival time (ps)         8283
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__228/I                                 LocalMux                       0              6464  57890  RISE       1
I__228/O                                 LocalMux                     486              6950  57890  RISE       1
I__232/I                                 InMux                          0              6950  57890  RISE       1
I__232/O                                 InMux                        382              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  57890  RISE       2
PWM.count_0__50__i1_LC_13_31_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  57890  RISE       1
PWM.count_0__50__i1_LC_13_31_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  57890  RISE       2
I__215/I                                 InMux                          0              7901  59482  RISE       1
I__215/O                                 InMux                        382              8283  59482  RISE       1
PWM.count_0__50__i2_LC_13_31_2/in3       LogicCell40_SEQ_MODE_1000      0              8283  59482  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i2_LC_13_31_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i1_LC_13_27_1/in3
Capture Clock    : blink_counter_49__i1_LC_13_27_1/clk
Setup Constraint : 62500p
Path slack       : 59668p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1633
-----------------------------------   ---- 
End-of-path arrival time (ps)         8097
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                                  LocalMux                       0              6464  54334  RISE       1
I__111/O                                  LocalMux                     486              6950  54334  RISE       1
I__112/I                                  InMux                          0              6950  54334  RISE       1
I__112/O                                  InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
I__107/I                                  InMux                          0              7715  59668  RISE       1
I__107/O                                  InMux                        382              8097  59668  RISE       1
blink_counter_49__i1_LC_13_27_1/in3       LogicCell40_SEQ_MODE_1000      0              8097  59668  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i1_LC_13_27_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i1_LC_13_31_1/in3
Capture Clock    : PWM.count_0__50__i1_LC_13_31_1/clk
Setup Constraint : 62500p
Path slack       : 59668p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1633
-----------------------------------   ---- 
End-of-path arrival time (ps)         8097
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__228/I                                 LocalMux                       0              6464  57890  RISE       1
I__228/O                                 LocalMux                     486              6950  57890  RISE       1
I__232/I                                 InMux                          0              6950  57890  RISE       1
I__232/O                                 InMux                        382              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  57890  RISE       2
I__172/I                                 InMux                          0              7715  59668  RISE       1
I__172/O                                 InMux                        382              8097  59668  RISE       1
PWM.count_0__50__i1_LC_13_31_1/in3       LogicCell40_SEQ_MODE_1000      0              8097  59668  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i1_LC_13_31_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i6_LC_13_31_6/lcout
Path End         : PWM.count_0__50__i6_LC_13_31_6/in1
Capture Clock    : PWM.count_0__50__i6_LC_13_31_6/clk
Setup Constraint : 62500p
Path slack       : 59730p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1385
-----------------------------------   ---- 
End-of-path arrival time (ps)         7849
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i6_LC_13_31_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i6_LC_13_31_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54168  RISE       3
I__457/I                              Odrv4                          0              6464  54168  RISE       1
I__457/O                              Odrv4                        517              6981  54168  RISE       1
I__460/I                              LocalMux                       0              6981  58489  RISE       1
I__460/O                              LocalMux                     486              7467  58489  RISE       1
I__462/I                              InMux                          0              7467  58489  RISE       1
I__462/O                              InMux                        382              7849  58489  RISE       1
PWM.count_0__50__i6_LC_13_31_6/in1    LogicCell40_SEQ_MODE_1000      0              7849  59730  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i6_LC_13_31_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.pause_counter_0__i2_LC_14_32_2/in0
Capture Clock    : PWM.pause_counter_0__i2_LC_14_32_2/clk
Setup Constraint : 62500p
Path slack       : 60144p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         67476

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464  54261  RISE       5
I__384/I                                  LocalMux                       0              6464  54261  RISE       1
I__384/O                                  LocalMux                     486              6950  54261  RISE       1
I__388/I                                  InMux                          0              6950  60143  RISE       1
I__388/O                                  InMux                        382              7332  60143  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/in0    LogicCell40_SEQ_MODE_1000      0              7332  60143  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i3_LC_14_30_0/lcout
Path End         : PWM.half_duty_0___i3_LC_14_30_0/in0
Capture Clock    : PWM.half_duty_0___i3_LC_14_30_0/clk
Setup Constraint : 62500p
Path slack       : 60144p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         67476

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__377/I                             ClkMux                         0              5213  RISE       1
I__377/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i3_LC_14_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i3_LC_14_30_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  53393  RISE       5
I__299/I                               LocalMux                       0              6464  53393  RISE       1
I__299/O                               LocalMux                     486              6950  53393  RISE       1
I__304/I                               InMux                          0              6950  60143  RISE       1
I__304/O                               InMux                        382              7332  60143  RISE       1
PWM.half_duty_0___i3_LC_14_30_0/in0    LogicCell40_SEQ_MODE_1000      0              7332  60143  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__377/I                             ClkMux                         0              5213  RISE       1
I__377/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i3_LC_14_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.pause_counter_0__i0_LC_15_32_5/in0
Capture Clock    : PWM.pause_counter_0__i0_LC_15_32_5/clk
Setup Constraint : 62500p
Path slack       : 60144p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         67476

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54096  RISE       3
I__404/I                                  LocalMux                       0              6464  60143  RISE       1
I__404/O                                  LocalMux                     486              6950  60143  RISE       1
I__407/I                                  InMux                          0              6950  60143  RISE       1
I__407/O                                  InMux                        382              7332  60143  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/in0    LogicCell40_SEQ_MODE_1001      0              7332  60143  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i1_LC_14_32_1/lcout
Path End         : PWM.pause_counter_0__i1_LC_14_32_1/in1
Capture Clock    : PWM.pause_counter_0__i1_LC_14_32_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i1_LC_14_32_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54106  RISE       5
I__394/I                                  LocalMux                       0              6464  54106  RISE       1
I__394/O                                  LocalMux                     486              6950  54106  RISE       1
I__398/I                                  InMux                          0              6950  60247  RISE       1
I__398/O                                  InMux                        382              7332  60247  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.count_0__50__i9_LC_13_32_1/in1
Capture Clock    : PWM.count_0__50__i9_LC_13_32_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54634  RISE       4
I__340/I                              LocalMux                       0              6464  60247  RISE       1
I__340/O                              LocalMux                     486              6950  60247  RISE       1
I__344/I                              InMux                          0              6950  60247  RISE       1
I__344/O                              InMux                        382              7332  60247  RISE       1
PWM.count_0__50__i9_LC_13_32_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i8_LC_13_32_0/lcout
Path End         : PWM.count_0__50__i8_LC_13_32_0/in1
Capture Clock    : PWM.count_0__50__i8_LC_13_32_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i8_LC_13_32_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i8_LC_13_32_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55419  RISE       4
I__350/I                              LocalMux                       0              6464  59668  RISE       1
I__350/O                              LocalMux                     486              6950  59668  RISE       1
I__354/I                              InMux                          0              6950  59668  RISE       1
I__354/O                              InMux                        382              7332  59668  RISE       1
PWM.count_0__50__i8_LC_13_32_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i8_LC_13_32_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i5_LC_13_31_5/lcout
Path End         : PWM.count_0__50__i5_LC_13_31_5/in1
Capture Clock    : PWM.count_0__50__i5_LC_13_31_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i5_LC_13_31_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i5_LC_13_31_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  53600  RISE       4
I__466/I                              LocalMux                       0              6464  58820  RISE       1
I__466/O                              LocalMux                     486              6950  58820  RISE       1
I__470/I                              InMux                          0              6950  58820  RISE       1
I__470/O                              InMux                        382              7332  58820  RISE       1
PWM.count_0__50__i5_LC_13_31_5/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i5_LC_13_31_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i4_LC_13_31_4/lcout
Path End         : PWM.count_0__50__i4_LC_13_31_4/in1
Capture Clock    : PWM.count_0__50__i4_LC_13_31_4/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i4_LC_13_31_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i4_LC_13_31_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54582  RISE       4
I__258/I                              LocalMux                       0              6464  58634  RISE       1
I__258/O                              LocalMux                     486              6950  58634  RISE       1
I__262/I                              InMux                          0              6950  58634  RISE       1
I__262/O                              InMux                        382              7332  58634  RISE       1
PWM.count_0__50__i4_LC_13_31_4/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i4_LC_13_31_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i3_LC_13_31_3/lcout
Path End         : PWM.count_0__50__i3_LC_13_31_3/in1
Capture Clock    : PWM.count_0__50__i3_LC_13_31_3/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i3_LC_13_31_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i3_LC_13_31_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54044  RISE       4
I__251/I                              LocalMux                       0              6464  58448  RISE       1
I__251/O                              LocalMux                     486              6950  58448  RISE       1
I__255/I                              InMux                          0              6950  58448  RISE       1
I__255/O                              InMux                        382              7332  58448  RISE       1
PWM.count_0__50__i3_LC_13_31_3/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i3_LC_13_31_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i2_LC_13_31_2/lcout
Path End         : PWM.count_0__50__i2_LC_13_31_2/in1
Capture Clock    : PWM.count_0__50__i2_LC_13_31_2/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i2_LC_13_31_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i2_LC_13_31_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54417  RISE       4
I__239/I                              LocalMux                       0              6464  58262  RISE       1
I__239/O                              LocalMux                     486              6950  58262  RISE       1
I__243/I                              InMux                          0              6950  58262  RISE       1
I__243/O                              InMux                        382              7332  58262  RISE       1
PWM.count_0__50__i2_LC_13_31_2/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i2_LC_13_31_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i1_LC_13_31_1/lcout
Path End         : PWM.count_0__50__i1_LC_13_31_1/in1
Capture Clock    : PWM.count_0__50__i1_LC_13_31_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i1_LC_13_31_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i1_LC_13_31_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55006  RISE       4
I__311/I                              LocalMux                       0              6464  58076  RISE       1
I__311/O                              LocalMux                     486              6950  58076  RISE       1
I__315/I                              InMux                          0              6950  58076  RISE       1
I__315/O                              InMux                        382              7332  58076  RISE       1
PWM.count_0__50__i1_LC_13_31_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i1_LC_13_31_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i0_LC_13_31_0/in1
Capture Clock    : PWM.count_0__50__i0_LC_13_31_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  53848  RISE       4
I__228/I                              LocalMux                       0              6464  57890  RISE       1
I__228/O                              LocalMux                     486              6950  57890  RISE       1
I__232/I                              InMux                          0              6950  57890  RISE       1
I__232/O                              InMux                        382              7332  57890  RISE       1
PWM.count_0__50__i0_LC_13_31_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i25_LC_13_30_1/lcout
Path End         : blink_counter_49__i25_LC_13_30_1/in1
Capture Clock    : blink_counter_49__i25_LC_13_30_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i25_LC_13_30_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  60247  RISE       2
I__174/I                                LocalMux                       0              6464  60247  RISE       1
I__174/O                                LocalMux                     486              6950  60247  RISE       1
I__176/I                                InMux                          0              6950  60247  RISE       1
I__176/O                                InMux                        382              7332  60247  RISE       1
blink_counter_49__i25_LC_13_30_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i25_LC_13_30_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i24_LC_13_30_0/lcout
Path End         : blink_counter_49__i24_LC_13_30_0/in1
Capture Clock    : blink_counter_49__i24_LC_13_30_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i24_LC_13_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i24_LC_13_30_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  59668  RISE       3
I__180/I                                LocalMux                       0              6464  59668  RISE       1
I__180/O                                LocalMux                     486              6950  59668  RISE       1
I__182/I                                InMux                          0              6950  59668  RISE       1
I__182/O                                InMux                        382              7332  59668  RISE       1
blink_counter_49__i24_LC_13_30_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i24_LC_13_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i23_LC_13_29_7/lcout
Path End         : blink_counter_49__i23_LC_13_29_7/in1
Capture Clock    : blink_counter_49__i23_LC_13_29_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i23_LC_13_29_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i23_LC_13_29_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  59192  RISE       3
I__186/I                                LocalMux                       0              6464  59192  RISE       1
I__186/O                                LocalMux                     486              6950  59192  RISE       1
I__188/I                                InMux                          0              6950  59192  RISE       1
I__188/O                                InMux                        382              7332  59192  RISE       1
blink_counter_49__i23_LC_13_29_7/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i23_LC_13_29_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i22_LC_13_29_6/lcout
Path End         : blink_counter_49__i22_LC_13_29_6/in1
Capture Clock    : blink_counter_49__i22_LC_13_29_6/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i22_LC_13_29_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i22_LC_13_29_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  59006  RISE       3
I__194/I                                LocalMux                       0              6464  59006  RISE       1
I__194/O                                LocalMux                     486              6950  59006  RISE       1
I__196/I                                InMux                          0              6950  59006  RISE       1
I__196/O                                InMux                        382              7332  59006  RISE       1
blink_counter_49__i22_LC_13_29_6/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i22_LC_13_29_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i21_LC_13_29_5/lcout
Path End         : blink_counter_49__i21_LC_13_29_5/in1
Capture Clock    : blink_counter_49__i21_LC_13_29_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i21_LC_13_29_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i21_LC_13_29_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58820  RISE       3
I__200/I                                LocalMux                       0              6464  58820  RISE       1
I__200/O                                LocalMux                     486              6950  58820  RISE       1
I__202/I                                InMux                          0              6950  58820  RISE       1
I__202/O                                InMux                        382              7332  58820  RISE       1
blink_counter_49__i21_LC_13_29_5/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i21_LC_13_29_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i20_LC_13_29_4/lcout
Path End         : blink_counter_49__i20_LC_13_29_4/in1
Capture Clock    : blink_counter_49__i20_LC_13_29_4/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i20_LC_13_29_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i20_LC_13_29_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58634  RISE       1
I__206/I                                LocalMux                       0              6464  58634  RISE       1
I__206/O                                LocalMux                     486              6950  58634  RISE       1
I__207/I                                InMux                          0              6950  58634  RISE       1
I__207/O                                InMux                        382              7332  58634  RISE       1
blink_counter_49__i20_LC_13_29_4/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i20_LC_13_29_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i19_LC_13_29_3/lcout
Path End         : blink_counter_49__i19_LC_13_29_3/in1
Capture Clock    : blink_counter_49__i19_LC_13_29_3/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i19_LC_13_29_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i19_LC_13_29_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58448  RISE       1
I__146/I                                LocalMux                       0              6464  58448  RISE       1
I__146/O                                LocalMux                     486              6950  58448  RISE       1
I__147/I                                InMux                          0              6950  58448  RISE       1
I__147/O                                InMux                        382              7332  58448  RISE       1
blink_counter_49__i19_LC_13_29_3/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i19_LC_13_29_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i18_LC_13_29_2/lcout
Path End         : blink_counter_49__i18_LC_13_29_2/in1
Capture Clock    : blink_counter_49__i18_LC_13_29_2/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i18_LC_13_29_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i18_LC_13_29_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58262  RISE       1
I__149/I                                LocalMux                       0              6464  58262  RISE       1
I__149/O                                LocalMux                     486              6950  58262  RISE       1
I__150/I                                InMux                          0              6950  58262  RISE       1
I__150/O                                InMux                        382              7332  58262  RISE       1
blink_counter_49__i18_LC_13_29_2/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i18_LC_13_29_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i17_LC_13_29_1/lcout
Path End         : blink_counter_49__i17_LC_13_29_1/in1
Capture Clock    : blink_counter_49__i17_LC_13_29_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i17_LC_13_29_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i17_LC_13_29_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58076  RISE       1
I__152/I                                LocalMux                       0              6464  58076  RISE       1
I__152/O                                LocalMux                     486              6950  58076  RISE       1
I__153/I                                InMux                          0              6950  58076  RISE       1
I__153/O                                InMux                        382              7332  58076  RISE       1
blink_counter_49__i17_LC_13_29_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i17_LC_13_29_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i16_LC_13_29_0/lcout
Path End         : blink_counter_49__i16_LC_13_29_0/in1
Capture Clock    : blink_counter_49__i16_LC_13_29_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i16_LC_13_29_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i16_LC_13_29_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57890  RISE       1
I__155/I                                LocalMux                       0              6464  57890  RISE       1
I__155/O                                LocalMux                     486              6950  57890  RISE       1
I__156/I                                InMux                          0              6950  57890  RISE       1
I__156/O                                InMux                        382              7332  57890  RISE       1
blink_counter_49__i16_LC_13_29_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i16_LC_13_29_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i15_LC_13_28_7/lcout
Path End         : blink_counter_49__i15_LC_13_28_7/in1
Capture Clock    : blink_counter_49__i15_LC_13_28_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i15_LC_13_28_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i15_LC_13_28_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57414  RISE       1
I__158/I                                LocalMux                       0              6464  57414  RISE       1
I__158/O                                LocalMux                     486              6950  57414  RISE       1
I__159/I                                InMux                          0              6950  57414  RISE       1
I__159/O                                InMux                        382              7332  57414  RISE       1
blink_counter_49__i15_LC_13_28_7/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i15_LC_13_28_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i14_LC_13_28_6/lcout
Path End         : blink_counter_49__i14_LC_13_28_6/in1
Capture Clock    : blink_counter_49__i14_LC_13_28_6/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i14_LC_13_28_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i14_LC_13_28_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57228  RISE       1
I__161/I                                LocalMux                       0              6464  57228  RISE       1
I__161/O                                LocalMux                     486              6950  57228  RISE       1
I__162/I                                InMux                          0              6950  57228  RISE       1
I__162/O                                InMux                        382              7332  57228  RISE       1
blink_counter_49__i14_LC_13_28_6/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i14_LC_13_28_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i13_LC_13_28_5/lcout
Path End         : blink_counter_49__i13_LC_13_28_5/in1
Capture Clock    : blink_counter_49__i13_LC_13_28_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i13_LC_13_28_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i13_LC_13_28_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57042  RISE       1
I__164/I                                LocalMux                       0              6464  57042  RISE       1
I__164/O                                LocalMux                     486              6950  57042  RISE       1
I__165/I                                InMux                          0              6950  57042  RISE       1
I__165/O                                InMux                        382              7332  57042  RISE       1
blink_counter_49__i13_LC_13_28_5/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i13_LC_13_28_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i12_LC_13_28_4/lcout
Path End         : blink_counter_49__i12_LC_13_28_4/in1
Capture Clock    : blink_counter_49__i12_LC_13_28_4/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i12_LC_13_28_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i12_LC_13_28_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56856  RISE       1
I__167/I                                LocalMux                       0              6464  56856  RISE       1
I__167/O                                LocalMux                     486              6950  56856  RISE       1
I__168/I                                InMux                          0              6950  56856  RISE       1
I__168/O                                InMux                        382              7332  56856  RISE       1
blink_counter_49__i12_LC_13_28_4/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i12_LC_13_28_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i11_LC_13_28_3/lcout
Path End         : blink_counter_49__i11_LC_13_28_3/in1
Capture Clock    : blink_counter_49__i11_LC_13_28_3/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i11_LC_13_28_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i11_LC_13_28_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56670  RISE       1
I__170/I                                LocalMux                       0              6464  56670  RISE       1
I__170/O                                LocalMux                     486              6950  56670  RISE       1
I__171/I                                InMux                          0              6950  56670  RISE       1
I__171/O                                InMux                        382              7332  56670  RISE       1
blink_counter_49__i11_LC_13_28_3/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i11_LC_13_28_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i10_LC_13_28_2/lcout
Path End         : blink_counter_49__i10_LC_13_28_2/in1
Capture Clock    : blink_counter_49__i10_LC_13_28_2/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i10_LC_13_28_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i10_LC_13_28_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56484  RISE       1
I__122/I                                LocalMux                       0              6464  56484  RISE       1
I__122/O                                LocalMux                     486              6950  56484  RISE       1
I__123/I                                InMux                          0              6950  56484  RISE       1
I__123/O                                InMux                        382              7332  56484  RISE       1
blink_counter_49__i10_LC_13_28_2/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i10_LC_13_28_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i9_LC_13_28_1/lcout
Path End         : blink_counter_49__i9_LC_13_28_1/in1
Capture Clock    : blink_counter_49__i9_LC_13_28_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i9_LC_13_28_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i9_LC_13_28_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56298  RISE       1
I__125/I                               LocalMux                       0              6464  56298  RISE       1
I__125/O                               LocalMux                     486              6950  56298  RISE       1
I__126/I                               InMux                          0              6950  56298  RISE       1
I__126/O                               InMux                        382              7332  56298  RISE       1
blink_counter_49__i9_LC_13_28_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i9_LC_13_28_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i8_LC_13_28_0/lcout
Path End         : blink_counter_49__i8_LC_13_28_0/in1
Capture Clock    : blink_counter_49__i8_LC_13_28_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i8_LC_13_28_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i8_LC_13_28_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56112  RISE       1
I__128/I                               LocalMux                       0              6464  56112  RISE       1
I__128/O                               LocalMux                     486              6950  56112  RISE       1
I__129/I                               InMux                          0              6950  56112  RISE       1
I__129/O                               InMux                        382              7332  56112  RISE       1
blink_counter_49__i8_LC_13_28_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i8_LC_13_28_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i7_LC_13_27_7/lcout
Path End         : blink_counter_49__i7_LC_13_27_7/in1
Capture Clock    : blink_counter_49__i7_LC_13_27_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i7_LC_13_27_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i7_LC_13_27_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55636  RISE       1
I__131/I                               LocalMux                       0              6464  55636  RISE       1
I__131/O                               LocalMux                     486              6950  55636  RISE       1
I__132/I                               InMux                          0              6950  55636  RISE       1
I__132/O                               InMux                        382              7332  55636  RISE       1
blink_counter_49__i7_LC_13_27_7/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i7_LC_13_27_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i6_LC_13_27_6/lcout
Path End         : blink_counter_49__i6_LC_13_27_6/in1
Capture Clock    : blink_counter_49__i6_LC_13_27_6/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i6_LC_13_27_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i6_LC_13_27_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55450  RISE       1
I__134/I                               LocalMux                       0              6464  55450  RISE       1
I__134/O                               LocalMux                     486              6950  55450  RISE       1
I__135/I                               InMux                          0              6950  55450  RISE       1
I__135/O                               InMux                        382              7332  55450  RISE       1
blink_counter_49__i6_LC_13_27_6/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i6_LC_13_27_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i5_LC_13_27_5/lcout
Path End         : blink_counter_49__i5_LC_13_27_5/in1
Capture Clock    : blink_counter_49__i5_LC_13_27_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i5_LC_13_27_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i5_LC_13_27_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55264  RISE       1
I__137/I                               LocalMux                       0              6464  55264  RISE       1
I__137/O                               LocalMux                     486              6950  55264  RISE       1
I__138/I                               InMux                          0              6950  55264  RISE       1
I__138/O                               InMux                        382              7332  55264  RISE       1
blink_counter_49__i5_LC_13_27_5/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i5_LC_13_27_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i4_LC_13_27_4/lcout
Path End         : blink_counter_49__i4_LC_13_27_4/in1
Capture Clock    : blink_counter_49__i4_LC_13_27_4/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i4_LC_13_27_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i4_LC_13_27_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55078  RISE       1
I__140/I                               LocalMux                       0              6464  55078  RISE       1
I__140/O                               LocalMux                     486              6950  55078  RISE       1
I__141/I                               InMux                          0              6950  55078  RISE       1
I__141/O                               InMux                        382              7332  55078  RISE       1
blink_counter_49__i4_LC_13_27_4/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i4_LC_13_27_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i3_LC_13_27_3/lcout
Path End         : blink_counter_49__i3_LC_13_27_3/in1
Capture Clock    : blink_counter_49__i3_LC_13_27_3/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i3_LC_13_27_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i3_LC_13_27_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54892  RISE       1
I__143/I                               LocalMux                       0              6464  54892  RISE       1
I__143/O                               LocalMux                     486              6950  54892  RISE       1
I__144/I                               InMux                          0              6950  54892  RISE       1
I__144/O                               InMux                        382              7332  54892  RISE       1
blink_counter_49__i3_LC_13_27_3/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i3_LC_13_27_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i2_LC_13_27_2/lcout
Path End         : blink_counter_49__i2_LC_13_27_2/in1
Capture Clock    : blink_counter_49__i2_LC_13_27_2/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i2_LC_13_27_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i2_LC_13_27_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54706  RISE       1
I__105/I                               LocalMux                       0              6464  54706  RISE       1
I__105/O                               LocalMux                     486              6950  54706  RISE       1
I__106/I                               InMux                          0              6950  54706  RISE       1
I__106/O                               InMux                        382              7332  54706  RISE       1
blink_counter_49__i2_LC_13_27_2/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i2_LC_13_27_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i1_LC_13_27_1/lcout
Path End         : blink_counter_49__i1_LC_13_27_1/in1
Capture Clock    : blink_counter_49__i1_LC_13_27_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i1_LC_13_27_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i1_LC_13_27_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54520  RISE       1
I__108/I                               LocalMux                       0              6464  54520  RISE       1
I__108/O                               LocalMux                     486              6950  54520  RISE       1
I__109/I                               InMux                          0              6950  54520  RISE       1
I__109/O                               InMux                        382              7332  54520  RISE       1
blink_counter_49__i1_LC_13_27_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i1_LC_13_27_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i0_LC_13_27_0/in1
Capture Clock    : blink_counter_49__i0_LC_13_27_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__111/I                               LocalMux                       0              6464  54334  RISE       1
I__111/O                               LocalMux                     486              6950  54334  RISE       1
I__112/I                               InMux                          0              6950  54334  RISE       1
I__112/O                               InMux                        382              7332  54334  RISE       1
blink_counter_49__i0_LC_13_27_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i7_LC_13_31_7/lcout
Path End         : PWM.count_0__50__i7_LC_13_31_7/in1
Capture Clock    : PWM.count_0__50__i7_LC_13_31_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i7_LC_13_31_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54055  RISE       3
I__267/I                              LocalMux                       0              6464  59192  RISE       1
I__267/O                              LocalMux                     486              6950  59192  RISE       1
I__270/I                              InMux                          0              6950  59192  RISE       1
I__270/O                              InMux                        382              7332  59192  RISE       1
PWM.count_0__50__i7_LC_13_31_7/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i1_LC_14_32_1/lcout
Path End         : PWM.pause_counter_0__i0_LC_15_32_5/in1
Capture Clock    : PWM.pause_counter_0__i0_LC_15_32_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i1_LC_14_32_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54106  RISE       5
I__396/I                                  LocalMux                       0              6464  60247  RISE       1
I__396/O                                  LocalMux                     486              6950  60247  RISE       1
I__401/I                                  InMux                          0              6950  60247  RISE       1
I__401/O                                  InMux                        382              7332  60247  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/in1    LogicCell40_SEQ_MODE_1001      0              7332  60247  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i1_LC_14_32_1/lcout
Path End         : PWM.pause_counter_0__i2_LC_14_32_2/in2
Capture Clock    : PWM.pause_counter_0__i2_LC_14_32_2/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i1_LC_14_32_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54106  RISE       5
I__394/I                                  LocalMux                       0              6464  54106  RISE       1
I__394/O                                  LocalMux                     486              6950  54106  RISE       1
I__399/I                                  InMux                          0              6950  60288  RISE       1
I__399/O                                  InMux                        382              7332  60288  RISE       1
I__402/I                                  CascadeMux                     0              7332  60288  RISE       1
I__402/O                                  CascadeMux                     0              7332  60288  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i1_LC_15_31_2/lcout
Path End         : PWM.half_duty_0___i1_LC_15_31_2/in3
Capture Clock    : PWM.half_duty_0___i1_LC_15_31_2/clk
Setup Constraint : 62500p
Path slack       : 60433p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i1_LC_15_31_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i1_LC_15_31_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  53445  RISE       7
I__284/I                               LocalMux                       0              6464  53931  RISE       1
I__284/O                               LocalMux                     486              6950  53931  RISE       1
I__289/I                               InMux                          0              6950  60433  RISE       1
I__289/O                               InMux                        382              7332  60433  RISE       1
PWM.half_duty_0___i1_LC_15_31_2/in3    LogicCell40_SEQ_MODE_1000      0              7332  60433  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i1_LC_15_31_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i4_LC_15_30_6/lcout
Path End         : PWM.half_duty_0___i4_LC_15_30_6/in3
Capture Clock    : PWM.half_duty_0___i4_LC_15_30_6/clk
Setup Constraint : 62500p
Path slack       : 60433p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__379/I                             ClkMux                         0              5213  RISE       1
I__379/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i4_LC_15_30_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i4_LC_15_30_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  53548  RISE       4
I__278/I                               LocalMux                       0              6464  60433  RISE       1
I__278/O                               LocalMux                     486              6950  60433  RISE       1
I__282/I                               InMux                          0              6950  60433  RISE       1
I__282/O                               InMux                        382              7332  60433  RISE       1
PWM.half_duty_0___i4_LC_15_30_6/in3    LogicCell40_SEQ_MODE_1000      0              7332  60433  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__379/I                             ClkMux                         0              5213  RISE       1
I__379/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i4_LC_15_30_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i6_LC_14_30_2/lcout
Path End         : PWM.half_duty_0___i6_LC_14_30_2/in3
Capture Clock    : PWM.half_duty_0___i6_LC_14_30_2/clk
Setup Constraint : 62500p
Path slack       : 60433p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__377/I                             ClkMux                         0              5213  RISE       1
I__377/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i6_LC_14_30_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i6_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54489  RISE       5
I__477/I                               LocalMux                       0              6464  56091  RISE       1
I__477/O                               LocalMux                     486              6950  56091  RISE       1
I__482/I                               InMux                          0              6950  60433  RISE       1
I__482/O                               InMux                        382              7332  60433  RISE       1
PWM.half_duty_0___i6_LC_14_30_2/in3    LogicCell40_SEQ_MODE_1000      0              7332  60433  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__377/I                             ClkMux                         0              5213  RISE       1
I__377/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i6_LC_14_30_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.pause_counter_0__i0_LC_15_32_5/in3
Capture Clock    : PWM.pause_counter_0__i0_LC_15_32_5/clk
Setup Constraint : 62500p
Path slack       : 60433p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464  54261  RISE       5
I__386/I                                  LocalMux                       0              6464  60433  RISE       1
I__386/O                                  LocalMux                     486              6950  60433  RISE       1
I__391/I                                  InMux                          0              6950  60433  RISE       1
I__391/O                                  InMux                        382              7332  60433  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/in3    LogicCell40_SEQ_MODE_1001      0              7332  60433  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.pause_counter_0__i1_LC_14_32_1/in3
Capture Clock    : PWM.pause_counter_0__i1_LC_14_32_1/clk
Setup Constraint : 62500p
Path slack       : 60433p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464  54261  RISE       5
I__384/I                                  LocalMux                       0              6464  54261  RISE       1
I__384/O                                  LocalMux                     486              6950  54261  RISE       1
I__389/I                                  InMux                          0              6950  60433  RISE       1
I__389/O                                  InMux                        382              7332  60433  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/in3    LogicCell40_SEQ_MODE_1000      0              7332  60433  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.pause_counter_0__i2_LC_14_32_2/in3
Capture Clock    : PWM.pause_counter_0__i2_LC_14_32_2/clk
Setup Constraint : 62500p
Path slack       : 60433p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54096  RISE       3
I__403/I                                  LocalMux                       0              6464  54096  RISE       1
I__403/O                                  LocalMux                     486              6950  54096  RISE       1
I__406/I                                  InMux                          0              6950  60433  RISE       1
I__406/O                                  InMux                        382              7332  60433  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/in3    LogicCell40_SEQ_MODE_1000      0              7332  60433  RISE       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i2_LC_15_31_6/lcout
Path End         : PWM.half_duty_0___i2_LC_15_31_6/in3
Capture Clock    : PWM.half_duty_0___i2_LC_15_31_6/clk
Setup Constraint : 62500p
Path slack       : 60433p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i2_LC_15_31_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i2_LC_15_31_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  53383  RISE       6
I__427/I                               LocalMux                       0              6464  53827  RISE       1
I__427/O                               LocalMux                     486              6950  53827  RISE       1
I__432/I                               InMux                          0              6950  60433  RISE       1
I__432/O                               InMux                        382              7332  60433  RISE       1
PWM.half_duty_0___i2_LC_15_31_6/in3    LogicCell40_SEQ_MODE_1000      0              7332  60433  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i2_LC_15_31_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i25_LC_13_30_1/lcout
Path End         : LED
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      9362
-----------------------------------   ----- 
End-of-path arrival time (ps)         15826
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i25_LC_13_30_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   +INF  RISE       2
I__175/I                                LocalMux                       0              6464   +INF  RISE       1
I__175/O                                LocalMux                     486              6950   +INF  RISE       1
I__177/I                                InMux                          0              6950   +INF  RISE       1
I__177/O                                InMux                        382              7332   +INF  RISE       1
i914_3_lut_LC_12_29_4/in3               LogicCell40_SEQ_MODE_0000      0              7332   +INF  RISE       1
i914_3_lut_LC_12_29_4/lcout             LogicCell40_SEQ_MODE_0000    424              7756   +INF  FALL       1
I__115/I                                Odrv4                          0              7756   +INF  FALL       1
I__115/O                                Odrv4                        548              8304   +INF  FALL       1
I__116/I                                Span4Mux_h                     0              8304   +INF  FALL       1
I__116/O                                Span4Mux_h                   465              8769   +INF  FALL       1
I__117/I                                Span4Mux_s3_v                  0              8769   +INF  FALL       1
I__117/O                                Span4Mux_s3_v                496              9265   +INF  FALL       1
I__118/I                                LocalMux                       0              9265   +INF  FALL       1
I__118/O                                LocalMux                     455              9720   +INF  FALL       1
I__119/I                                IoInMux                        0              9720   +INF  FALL       1
I__119/O                                IoInMux                      320             10041   +INF  FALL       1
LED_pad_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0             10041   +INF  FALL       1
LED_pad_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      3297             13338   +INF  FALL       1
LED_pad_iopad/DIN                       IO_PAD                         0             13338   +INF  FALL       1
LED_pad_iopad/PACKAGEPIN:out            IO_PAD                      2488             15826   +INF  FALL       1
LED                                     TinyFPGA_B                     0             15826   +INF  FALL       1


++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : INHA_pad_preio/PADOUT(PWM.pwm_out_0__40)
Path End         : INHA
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           165
+ Data Path Delay                     2314
-----------------------------------   ---- 
End-of-path arrival time (ps)         8148
 
Launch Clock Path
pin name                             model name              delay  cumulative delay  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                  0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                      0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                    510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001      0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001    910              1420  RISE       1
I__98/I                              Odrv4                       0              1420  RISE       1
I__98/O                              Odrv4                     517              1936  RISE       1
I__99/I                              IoSpan4Mux                  0              1936  RISE       1
I__99/O                              IoSpan4Mux                424              2360  RISE       1
I__100/I                             IoSpan4Mux                  0              2360  RISE       1
I__100/O                             IoSpan4Mux                424              2784  RISE       1
I__101/I                             IoSpan4Mux                  0              2784  RISE       1
I__101/O                             IoSpan4Mux                424              3208  RISE       1
I__102/I                             LocalMux                    0              3208  RISE       1
I__102/O                             LocalMux                  486              3694  RISE       1
I__103/I                             IoInMux                     0              3694  RISE       1
I__103/O                             IoInMux                   382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                      0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                    910              4986  RISE      45
I__370/I                             gio2CtrlBuf                 0              4986  RISE       1
I__370/O                             gio2CtrlBuf                 0              4986  RISE       1
I__371/I                             GlobalMux                   0              4986  RISE       1
I__371/O                             GlobalMux                 227              5213  RISE       1
I__383/I                             ClkMux                      0              5213  RISE       1
I__383/O                             ClkMux                    455              5668  RISE       1
INHA_pad_preio/OUTPUTCLK             PRE_IO_PIN_TYPE_010101      0              5668  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
INHA_pad_preio/PADOUT(PWM.pwm_out_0__40)  PRE_IO_PIN_TYPE_010101    165              5834   +INF  RISE       1
INHA_pad_iopad/DIN                        IO_PAD                      0              5834   +INF  RISE       1
INHA_pad_iopad/PACKAGEPIN:out             IO_PAD                   2314              8148   +INF  RISE       1
INHA                                      TinyFPGA_B                  0              8148   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.pause_counter_0__i2_LC_14_32_2/in0
Capture Clock    : PWM.pause_counter_0__i2_LC_14_32_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__388/I                                  InMux                          0              6919   1571  FALL       1
I__388/O                                  InMux                        320              7239   1571  FALL       1
PWM.pause_counter_0__i2_LC_14_32_2/in0    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i2_LC_15_31_6/lcout
Path End         : PWM.half_duty_0___i2_LC_15_31_6/in3
Capture Clock    : PWM.half_duty_0___i2_LC_15_31_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i2_LC_15_31_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i2_LC_15_31_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       6
I__427/I                               LocalMux                       0              6464   1571  FALL       1
I__427/O                               LocalMux                     455              6919   1571  FALL       1
I__432/I                               InMux                          0              6919   1571  FALL       1
I__432/O                               InMux                        320              7239   1571  FALL       1
PWM.half_duty_0___i2_LC_15_31_6/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i2_LC_15_31_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i1_LC_15_31_2/lcout
Path End         : PWM.half_duty_0___i1_LC_15_31_2/in3
Capture Clock    : PWM.half_duty_0___i1_LC_15_31_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i1_LC_15_31_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i1_LC_15_31_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       7
I__284/I                               LocalMux                       0              6464   1571  FALL       1
I__284/O                               LocalMux                     455              6919   1571  FALL       1
I__289/I                               InMux                          0              6919   1571  FALL       1
I__289/O                               InMux                        320              7239   1571  FALL       1
PWM.half_duty_0___i1_LC_15_31_2/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i1_LC_15_31_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i4_LC_15_30_6/lcout
Path End         : PWM.half_duty_0___i4_LC_15_30_6/in3
Capture Clock    : PWM.half_duty_0___i4_LC_15_30_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__379/I                             ClkMux                         0              5213  RISE       1
I__379/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i4_LC_15_30_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i4_LC_15_30_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__278/I                               LocalMux                       0              6464   1571  FALL       1
I__278/O                               LocalMux                     455              6919   1571  FALL       1
I__282/I                               InMux                          0              6919   1571  FALL       1
I__282/O                               InMux                        320              7239   1571  FALL       1
PWM.half_duty_0___i4_LC_15_30_6/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__379/I                             ClkMux                         0              5213  RISE       1
I__379/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i4_LC_15_30_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.pause_counter_0__i2_LC_14_32_2/in3
Capture Clock    : PWM.pause_counter_0__i2_LC_14_32_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__403/I                                  LocalMux                       0              6464   1571  FALL       1
I__403/O                                  LocalMux                     455              6919   1571  FALL       1
I__406/I                                  InMux                          0              6919   1571  FALL       1
I__406/O                                  InMux                        320              7239   1571  FALL       1
PWM.pause_counter_0__i2_LC_14_32_2/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i1_LC_14_32_1/lcout
Path End         : PWM.pause_counter_0__i1_LC_14_32_1/in1
Capture Clock    : PWM.pause_counter_0__i1_LC_14_32_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i1_LC_14_32_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       5
I__394/I                                  LocalMux                       0              6464   1571  FALL       1
I__394/O                                  LocalMux                     455              6919   1571  FALL       1
I__398/I                                  InMux                          0              6919   1571  FALL       1
I__398/O                                  InMux                        320              7239   1571  FALL       1
PWM.pause_counter_0__i1_LC_14_32_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i6_LC_14_30_2/lcout
Path End         : PWM.half_duty_0___i6_LC_14_30_2/in3
Capture Clock    : PWM.half_duty_0___i6_LC_14_30_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__377/I                             ClkMux                         0              5213  RISE       1
I__377/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i6_LC_14_30_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i6_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       5
I__477/I                               LocalMux                       0              6464   1571  FALL       1
I__477/O                               LocalMux                     455              6919   1571  FALL       1
I__482/I                               InMux                          0              6919   1571  FALL       1
I__482/O                               InMux                        320              7239   1571  FALL       1
PWM.half_duty_0___i6_LC_14_30_2/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__377/I                             ClkMux                         0              5213  RISE       1
I__377/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i6_LC_14_30_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i3_LC_14_30_0/lcout
Path End         : PWM.half_duty_0___i3_LC_14_30_0/in0
Capture Clock    : PWM.half_duty_0___i3_LC_14_30_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__377/I                             ClkMux                         0              5213  RISE       1
I__377/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i3_LC_14_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i3_LC_14_30_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       5
I__299/I                               LocalMux                       0              6464   1571  FALL       1
I__299/O                               LocalMux                     455              6919   1571  FALL       1
I__304/I                               InMux                          0              6919   1571  FALL       1
I__304/O                               InMux                        320              7239   1571  FALL       1
PWM.half_duty_0___i3_LC_14_30_0/in0    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__377/I                             ClkMux                         0              5213  RISE       1
I__377/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i3_LC_14_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.count_0__50__i9_LC_13_32_1/in1
Capture Clock    : PWM.count_0__50__i9_LC_13_32_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__340/I                              LocalMux                       0              6464   1571  FALL       1
I__340/O                              LocalMux                     455              6919   1571  FALL       1
I__344/I                              InMux                          0              6919   1571  FALL       1
I__344/O                              InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i9_LC_13_32_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i8_LC_13_32_0/lcout
Path End         : PWM.count_0__50__i8_LC_13_32_0/in1
Capture Clock    : PWM.count_0__50__i8_LC_13_32_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i8_LC_13_32_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i8_LC_13_32_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__350/I                              LocalMux                       0              6464   1571  FALL       1
I__350/O                              LocalMux                     455              6919   1571  FALL       1
I__354/I                              InMux                          0              6919   1571  FALL       1
I__354/O                              InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i8_LC_13_32_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i8_LC_13_32_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i7_LC_13_31_7/lcout
Path End         : PWM.count_0__50__i7_LC_13_31_7/in1
Capture Clock    : PWM.count_0__50__i7_LC_13_31_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i7_LC_13_31_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__267/I                              LocalMux                       0              6464   1571  FALL       1
I__267/O                              LocalMux                     455              6919   1571  FALL       1
I__270/I                              InMux                          0              6919   1571  FALL       1
I__270/O                              InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i7_LC_13_31_7/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i5_LC_13_31_5/lcout
Path End         : PWM.count_0__50__i5_LC_13_31_5/in1
Capture Clock    : PWM.count_0__50__i5_LC_13_31_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i5_LC_13_31_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i5_LC_13_31_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__466/I                              LocalMux                       0              6464   1571  FALL       1
I__466/O                              LocalMux                     455              6919   1571  FALL       1
I__470/I                              InMux                          0              6919   1571  FALL       1
I__470/O                              InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i5_LC_13_31_5/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i5_LC_13_31_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i4_LC_13_31_4/lcout
Path End         : PWM.count_0__50__i4_LC_13_31_4/in1
Capture Clock    : PWM.count_0__50__i4_LC_13_31_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i4_LC_13_31_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i4_LC_13_31_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__258/I                              LocalMux                       0              6464   1571  FALL       1
I__258/O                              LocalMux                     455              6919   1571  FALL       1
I__262/I                              InMux                          0              6919   1571  FALL       1
I__262/O                              InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i4_LC_13_31_4/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i4_LC_13_31_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i3_LC_13_31_3/lcout
Path End         : PWM.count_0__50__i3_LC_13_31_3/in1
Capture Clock    : PWM.count_0__50__i3_LC_13_31_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i3_LC_13_31_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i3_LC_13_31_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__251/I                              LocalMux                       0              6464   1571  FALL       1
I__251/O                              LocalMux                     455              6919   1571  FALL       1
I__255/I                              InMux                          0              6919   1571  FALL       1
I__255/O                              InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i3_LC_13_31_3/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i3_LC_13_31_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i2_LC_13_31_2/lcout
Path End         : PWM.count_0__50__i2_LC_13_31_2/in1
Capture Clock    : PWM.count_0__50__i2_LC_13_31_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i2_LC_13_31_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i2_LC_13_31_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__239/I                              LocalMux                       0              6464   1571  FALL       1
I__239/O                              LocalMux                     455              6919   1571  FALL       1
I__243/I                              InMux                          0              6919   1571  FALL       1
I__243/O                              InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i2_LC_13_31_2/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i2_LC_13_31_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i1_LC_13_31_1/lcout
Path End         : PWM.count_0__50__i1_LC_13_31_1/in1
Capture Clock    : PWM.count_0__50__i1_LC_13_31_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i1_LC_13_31_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i1_LC_13_31_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__311/I                              LocalMux                       0              6464   1571  FALL       1
I__311/O                              LocalMux                     455              6919   1571  FALL       1
I__315/I                              InMux                          0              6919   1571  FALL       1
I__315/O                              InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i1_LC_13_31_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i1_LC_13_31_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i0_LC_13_31_0/in1
Capture Clock    : PWM.count_0__50__i0_LC_13_31_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__228/I                              LocalMux                       0              6464   1571  FALL       1
I__228/O                              LocalMux                     455              6919   1571  FALL       1
I__232/I                              InMux                          0              6919   1571  FALL       1
I__232/O                              InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i0_LC_13_31_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i25_LC_13_30_1/lcout
Path End         : blink_counter_49__i25_LC_13_30_1/in1
Capture Clock    : blink_counter_49__i25_LC_13_30_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i25_LC_13_30_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__174/I                                LocalMux                       0              6464   1571  FALL       1
I__174/O                                LocalMux                     455              6919   1571  FALL       1
I__176/I                                InMux                          0              6919   1571  FALL       1
I__176/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i25_LC_13_30_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i25_LC_13_30_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i24_LC_13_30_0/lcout
Path End         : blink_counter_49__i24_LC_13_30_0/in1
Capture Clock    : blink_counter_49__i24_LC_13_30_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i24_LC_13_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i24_LC_13_30_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__180/I                                LocalMux                       0              6464   1571  FALL       1
I__180/O                                LocalMux                     455              6919   1571  FALL       1
I__182/I                                InMux                          0              6919   1571  FALL       1
I__182/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i24_LC_13_30_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i24_LC_13_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i23_LC_13_29_7/lcout
Path End         : blink_counter_49__i23_LC_13_29_7/in1
Capture Clock    : blink_counter_49__i23_LC_13_29_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i23_LC_13_29_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i23_LC_13_29_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__186/I                                LocalMux                       0              6464   1571  FALL       1
I__186/O                                LocalMux                     455              6919   1571  FALL       1
I__188/I                                InMux                          0              6919   1571  FALL       1
I__188/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i23_LC_13_29_7/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i23_LC_13_29_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i22_LC_13_29_6/lcout
Path End         : blink_counter_49__i22_LC_13_29_6/in1
Capture Clock    : blink_counter_49__i22_LC_13_29_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i22_LC_13_29_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i22_LC_13_29_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__194/I                                LocalMux                       0              6464   1571  FALL       1
I__194/O                                LocalMux                     455              6919   1571  FALL       1
I__196/I                                InMux                          0              6919   1571  FALL       1
I__196/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i22_LC_13_29_6/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i22_LC_13_29_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i21_LC_13_29_5/lcout
Path End         : blink_counter_49__i21_LC_13_29_5/in1
Capture Clock    : blink_counter_49__i21_LC_13_29_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i21_LC_13_29_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i21_LC_13_29_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__200/I                                LocalMux                       0              6464   1571  FALL       1
I__200/O                                LocalMux                     455              6919   1571  FALL       1
I__202/I                                InMux                          0              6919   1571  FALL       1
I__202/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i21_LC_13_29_5/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i21_LC_13_29_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i20_LC_13_29_4/lcout
Path End         : blink_counter_49__i20_LC_13_29_4/in1
Capture Clock    : blink_counter_49__i20_LC_13_29_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i20_LC_13_29_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i20_LC_13_29_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__206/I                                LocalMux                       0              6464   1571  FALL       1
I__206/O                                LocalMux                     455              6919   1571  FALL       1
I__207/I                                InMux                          0              6919   1571  FALL       1
I__207/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i20_LC_13_29_4/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i20_LC_13_29_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i19_LC_13_29_3/lcout
Path End         : blink_counter_49__i19_LC_13_29_3/in1
Capture Clock    : blink_counter_49__i19_LC_13_29_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i19_LC_13_29_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i19_LC_13_29_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__146/I                                LocalMux                       0              6464   1571  FALL       1
I__146/O                                LocalMux                     455              6919   1571  FALL       1
I__147/I                                InMux                          0              6919   1571  FALL       1
I__147/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i19_LC_13_29_3/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i19_LC_13_29_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i18_LC_13_29_2/lcout
Path End         : blink_counter_49__i18_LC_13_29_2/in1
Capture Clock    : blink_counter_49__i18_LC_13_29_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i18_LC_13_29_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i18_LC_13_29_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__149/I                                LocalMux                       0              6464   1571  FALL       1
I__149/O                                LocalMux                     455              6919   1571  FALL       1
I__150/I                                InMux                          0              6919   1571  FALL       1
I__150/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i18_LC_13_29_2/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i18_LC_13_29_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i17_LC_13_29_1/lcout
Path End         : blink_counter_49__i17_LC_13_29_1/in1
Capture Clock    : blink_counter_49__i17_LC_13_29_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i17_LC_13_29_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i17_LC_13_29_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__152/I                                LocalMux                       0              6464   1571  FALL       1
I__152/O                                LocalMux                     455              6919   1571  FALL       1
I__153/I                                InMux                          0              6919   1571  FALL       1
I__153/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i17_LC_13_29_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i17_LC_13_29_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i16_LC_13_29_0/lcout
Path End         : blink_counter_49__i16_LC_13_29_0/in1
Capture Clock    : blink_counter_49__i16_LC_13_29_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i16_LC_13_29_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i16_LC_13_29_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__155/I                                LocalMux                       0              6464   1571  FALL       1
I__155/O                                LocalMux                     455              6919   1571  FALL       1
I__156/I                                InMux                          0              6919   1571  FALL       1
I__156/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i16_LC_13_29_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i16_LC_13_29_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i15_LC_13_28_7/lcout
Path End         : blink_counter_49__i15_LC_13_28_7/in1
Capture Clock    : blink_counter_49__i15_LC_13_28_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i15_LC_13_28_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i15_LC_13_28_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__158/I                                LocalMux                       0              6464   1571  FALL       1
I__158/O                                LocalMux                     455              6919   1571  FALL       1
I__159/I                                InMux                          0              6919   1571  FALL       1
I__159/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i15_LC_13_28_7/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i15_LC_13_28_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i14_LC_13_28_6/lcout
Path End         : blink_counter_49__i14_LC_13_28_6/in1
Capture Clock    : blink_counter_49__i14_LC_13_28_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i14_LC_13_28_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i14_LC_13_28_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__161/I                                LocalMux                       0              6464   1571  FALL       1
I__161/O                                LocalMux                     455              6919   1571  FALL       1
I__162/I                                InMux                          0              6919   1571  FALL       1
I__162/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i14_LC_13_28_6/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i14_LC_13_28_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i13_LC_13_28_5/lcout
Path End         : blink_counter_49__i13_LC_13_28_5/in1
Capture Clock    : blink_counter_49__i13_LC_13_28_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i13_LC_13_28_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i13_LC_13_28_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__164/I                                LocalMux                       0              6464   1571  FALL       1
I__164/O                                LocalMux                     455              6919   1571  FALL       1
I__165/I                                InMux                          0              6919   1571  FALL       1
I__165/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i13_LC_13_28_5/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i13_LC_13_28_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i12_LC_13_28_4/lcout
Path End         : blink_counter_49__i12_LC_13_28_4/in1
Capture Clock    : blink_counter_49__i12_LC_13_28_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i12_LC_13_28_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i12_LC_13_28_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__167/I                                LocalMux                       0              6464   1571  FALL       1
I__167/O                                LocalMux                     455              6919   1571  FALL       1
I__168/I                                InMux                          0              6919   1571  FALL       1
I__168/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i12_LC_13_28_4/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i12_LC_13_28_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i11_LC_13_28_3/lcout
Path End         : blink_counter_49__i11_LC_13_28_3/in1
Capture Clock    : blink_counter_49__i11_LC_13_28_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i11_LC_13_28_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i11_LC_13_28_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__170/I                                LocalMux                       0              6464   1571  FALL       1
I__170/O                                LocalMux                     455              6919   1571  FALL       1
I__171/I                                InMux                          0              6919   1571  FALL       1
I__171/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i11_LC_13_28_3/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i11_LC_13_28_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i10_LC_13_28_2/lcout
Path End         : blink_counter_49__i10_LC_13_28_2/in1
Capture Clock    : blink_counter_49__i10_LC_13_28_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i10_LC_13_28_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i10_LC_13_28_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__122/I                                LocalMux                       0              6464   1571  FALL       1
I__122/O                                LocalMux                     455              6919   1571  FALL       1
I__123/I                                InMux                          0              6919   1571  FALL       1
I__123/O                                InMux                        320              7239   1571  FALL       1
blink_counter_49__i10_LC_13_28_2/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i10_LC_13_28_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i9_LC_13_28_1/lcout
Path End         : blink_counter_49__i9_LC_13_28_1/in1
Capture Clock    : blink_counter_49__i9_LC_13_28_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i9_LC_13_28_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i9_LC_13_28_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__125/I                               LocalMux                       0              6464   1571  FALL       1
I__125/O                               LocalMux                     455              6919   1571  FALL       1
I__126/I                               InMux                          0              6919   1571  FALL       1
I__126/O                               InMux                        320              7239   1571  FALL       1
blink_counter_49__i9_LC_13_28_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i9_LC_13_28_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i8_LC_13_28_0/lcout
Path End         : blink_counter_49__i8_LC_13_28_0/in1
Capture Clock    : blink_counter_49__i8_LC_13_28_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i8_LC_13_28_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i8_LC_13_28_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__128/I                               LocalMux                       0              6464   1571  FALL       1
I__128/O                               LocalMux                     455              6919   1571  FALL       1
I__129/I                               InMux                          0              6919   1571  FALL       1
I__129/O                               InMux                        320              7239   1571  FALL       1
blink_counter_49__i8_LC_13_28_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i8_LC_13_28_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i7_LC_13_27_7/lcout
Path End         : blink_counter_49__i7_LC_13_27_7/in1
Capture Clock    : blink_counter_49__i7_LC_13_27_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i7_LC_13_27_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i7_LC_13_27_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__131/I                               LocalMux                       0              6464   1571  FALL       1
I__131/O                               LocalMux                     455              6919   1571  FALL       1
I__132/I                               InMux                          0              6919   1571  FALL       1
I__132/O                               InMux                        320              7239   1571  FALL       1
blink_counter_49__i7_LC_13_27_7/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i7_LC_13_27_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i6_LC_13_27_6/lcout
Path End         : blink_counter_49__i6_LC_13_27_6/in1
Capture Clock    : blink_counter_49__i6_LC_13_27_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i6_LC_13_27_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i6_LC_13_27_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__134/I                               LocalMux                       0              6464   1571  FALL       1
I__134/O                               LocalMux                     455              6919   1571  FALL       1
I__135/I                               InMux                          0              6919   1571  FALL       1
I__135/O                               InMux                        320              7239   1571  FALL       1
blink_counter_49__i6_LC_13_27_6/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i6_LC_13_27_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i5_LC_13_27_5/lcout
Path End         : blink_counter_49__i5_LC_13_27_5/in1
Capture Clock    : blink_counter_49__i5_LC_13_27_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i5_LC_13_27_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i5_LC_13_27_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__137/I                               LocalMux                       0              6464   1571  FALL       1
I__137/O                               LocalMux                     455              6919   1571  FALL       1
I__138/I                               InMux                          0              6919   1571  FALL       1
I__138/O                               InMux                        320              7239   1571  FALL       1
blink_counter_49__i5_LC_13_27_5/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i5_LC_13_27_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i4_LC_13_27_4/lcout
Path End         : blink_counter_49__i4_LC_13_27_4/in1
Capture Clock    : blink_counter_49__i4_LC_13_27_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i4_LC_13_27_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i4_LC_13_27_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__140/I                               LocalMux                       0              6464   1571  FALL       1
I__140/O                               LocalMux                     455              6919   1571  FALL       1
I__141/I                               InMux                          0              6919   1571  FALL       1
I__141/O                               InMux                        320              7239   1571  FALL       1
blink_counter_49__i4_LC_13_27_4/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i4_LC_13_27_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i3_LC_13_27_3/lcout
Path End         : blink_counter_49__i3_LC_13_27_3/in1
Capture Clock    : blink_counter_49__i3_LC_13_27_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i3_LC_13_27_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i3_LC_13_27_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__143/I                               LocalMux                       0              6464   1571  FALL       1
I__143/O                               LocalMux                     455              6919   1571  FALL       1
I__144/I                               InMux                          0              6919   1571  FALL       1
I__144/O                               InMux                        320              7239   1571  FALL       1
blink_counter_49__i3_LC_13_27_3/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i3_LC_13_27_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i2_LC_13_27_2/lcout
Path End         : blink_counter_49__i2_LC_13_27_2/in1
Capture Clock    : blink_counter_49__i2_LC_13_27_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i2_LC_13_27_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i2_LC_13_27_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__105/I                               LocalMux                       0              6464   1571  FALL       1
I__105/O                               LocalMux                     455              6919   1571  FALL       1
I__106/I                               InMux                          0              6919   1571  FALL       1
I__106/O                               InMux                        320              7239   1571  FALL       1
blink_counter_49__i2_LC_13_27_2/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i2_LC_13_27_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i1_LC_13_27_1/lcout
Path End         : blink_counter_49__i1_LC_13_27_1/in1
Capture Clock    : blink_counter_49__i1_LC_13_27_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i1_LC_13_27_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i1_LC_13_27_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__108/I                               LocalMux                       0              6464   1571  FALL       1
I__108/O                               LocalMux                     455              6919   1571  FALL       1
I__109/I                               InMux                          0              6919   1571  FALL       1
I__109/O                               InMux                        320              7239   1571  FALL       1
blink_counter_49__i1_LC_13_27_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i1_LC_13_27_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i0_LC_13_27_0/in1
Capture Clock    : blink_counter_49__i0_LC_13_27_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__111/I                               LocalMux                       0              6464   1571  FALL       1
I__111/O                               LocalMux                     455              6919   1571  FALL       1
I__112/I                               InMux                          0              6919   1571  FALL       1
I__112/O                               InMux                        320              7239   1571  FALL       1
blink_counter_49__i0_LC_13_27_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.pause_counter_0__i0_LC_15_32_5/in3
Capture Clock    : PWM.pause_counter_0__i0_LC_15_32_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__386/I                                  LocalMux                       0              6464   1571  FALL       1
I__386/O                                  LocalMux                     455              6919   1571  FALL       1
I__391/I                                  InMux                          0              6919   1571  FALL       1
I__391/O                                  InMux                        320              7239   1571  FALL       1
PWM.pause_counter_0__i0_LC_15_32_5/in3    LogicCell40_SEQ_MODE_1001      0              7239   1571  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.pause_counter_0__i1_LC_14_32_1/in3
Capture Clock    : PWM.pause_counter_0__i1_LC_14_32_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__389/I                                  InMux                          0              6919   1571  FALL       1
I__389/O                                  InMux                        320              7239   1571  FALL       1
PWM.pause_counter_0__i1_LC_14_32_1/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i1_LC_14_32_1/lcout
Path End         : PWM.pause_counter_0__i0_LC_15_32_5/in1
Capture Clock    : PWM.pause_counter_0__i0_LC_15_32_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i1_LC_14_32_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       5
I__396/I                                  LocalMux                       0              6464   1571  FALL       1
I__396/O                                  LocalMux                     455              6919   1571  FALL       1
I__401/I                                  InMux                          0              6919   1571  FALL       1
I__401/O                                  InMux                        320              7239   1571  FALL       1
PWM.pause_counter_0__i0_LC_15_32_5/in1    LogicCell40_SEQ_MODE_1001      0              7239   1571  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i1_LC_14_32_1/lcout
Path End         : PWM.pause_counter_0__i2_LC_14_32_2/in2
Capture Clock    : PWM.pause_counter_0__i2_LC_14_32_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i1_LC_14_32_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       5
I__394/I                                  LocalMux                       0              6464   1571  FALL       1
I__394/O                                  LocalMux                     455              6919   1571  FALL       1
I__399/I                                  InMux                          0              6919   1571  FALL       1
I__399/O                                  InMux                        320              7239   1571  FALL       1
I__402/I                                  CascadeMux                     0              7239   1571  FALL       1
I__402/O                                  CascadeMux                     0              7239   1571  FALL       1
PWM.pause_counter_0__i2_LC_14_32_2/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i2_LC_14_32_2/lcout
Path End         : PWM.pause_counter_0__i0_LC_15_32_5/in0
Capture Clock    : PWM.pause_counter_0__i0_LC_15_32_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i2_LC_14_32_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__404/I                                  LocalMux                       0              6464   1571  FALL       1
I__404/O                                  LocalMux                     455              6919   1571  FALL       1
I__407/I                                  InMux                          0              6919   1571  FALL       1
I__407/O                                  InMux                        320              7239   1571  FALL       1
PWM.pause_counter_0__i0_LC_15_32_5/in0    LogicCell40_SEQ_MODE_1001      0              7239   1571  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i6_LC_13_31_6/lcout
Path End         : PWM.count_0__50__i6_LC_13_31_6/in1
Capture Clock    : PWM.count_0__50__i6_LC_13_31_6/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1323
-----------------------------------   ---- 
End-of-path arrival time (ps)         7787
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i6_LC_13_31_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i6_LC_13_31_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   2119  FALL       3
I__457/I                              Odrv4                          0              6464   2119  FALL       1
I__457/O                              Odrv4                        548              7012   2119  FALL       1
I__460/I                              LocalMux                       0              7012   2119  FALL       1
I__460/O                              LocalMux                     455              7467   2119  FALL       1
I__462/I                              InMux                          0              7467   2119  FALL       1
I__462/O                              InMux                        320              7787   2119  FALL       1
PWM.count_0__50__i6_LC_13_31_6/in1    LogicCell40_SEQ_MODE_1000      0              7787   2119  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i6_LC_13_31_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i8_LC_13_32_0/lcout
Path End         : PWM.count_0__50__i9_LC_13_32_1/in3
Capture Clock    : PWM.count_0__50__i9_LC_13_32_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i8_LC_13_32_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i8_LC_13_32_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__350/I                                 LocalMux                       0              6464   1571  FALL       1
I__350/O                                 LocalMux                     455              6919   1571  FALL       1
I__354/I                                 InMux                          0              6919   1571  FALL       1
I__354/O                                 InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i8_LC_13_32_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
PWM.count_0__50__i8_LC_13_32_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       1
I__208/I                                 InMux                          0              7601   2253  FALL       1
I__208/O                                 InMux                        320              7922   2253  FALL       1
PWM.count_0__50__i9_LC_13_32_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i5_LC_13_31_5/lcout
Path End         : PWM.count_0__50__i6_LC_13_31_6/in3
Capture Clock    : PWM.count_0__50__i6_LC_13_31_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i5_LC_13_31_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i5_LC_13_31_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__466/I                                 LocalMux                       0              6464   1571  FALL       1
I__466/O                                 LocalMux                     455              6919   1571  FALL       1
I__470/I                                 InMux                          0              6919   1571  FALL       1
I__470/O                                 InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i5_LC_13_31_5/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
PWM.count_0__50__i5_LC_13_31_5/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__211/I                                 InMux                          0              7601   2253  FALL       1
I__211/O                                 InMux                        320              7922   2253  FALL       1
PWM.count_0__50__i6_LC_13_31_6/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i6_LC_13_31_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i4_LC_13_31_4/lcout
Path End         : PWM.count_0__50__i5_LC_13_31_5/in3
Capture Clock    : PWM.count_0__50__i5_LC_13_31_5/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i4_LC_13_31_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i4_LC_13_31_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__258/I                                 LocalMux                       0              6464   1571  FALL       1
I__258/O                                 LocalMux                     455              6919   1571  FALL       1
I__262/I                                 InMux                          0              6919   1571  FALL       1
I__262/O                                 InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i4_LC_13_31_4/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
PWM.count_0__50__i4_LC_13_31_4/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__212/I                                 InMux                          0              7601   2253  FALL       1
I__212/O                                 InMux                        320              7922   2253  FALL       1
PWM.count_0__50__i5_LC_13_31_5/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i5_LC_13_31_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i3_LC_13_31_3/lcout
Path End         : PWM.count_0__50__i4_LC_13_31_4/in3
Capture Clock    : PWM.count_0__50__i4_LC_13_31_4/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i3_LC_13_31_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i3_LC_13_31_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__251/I                                 LocalMux                       0              6464   1571  FALL       1
I__251/O                                 LocalMux                     455              6919   1571  FALL       1
I__255/I                                 InMux                          0              6919   1571  FALL       1
I__255/O                                 InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i3_LC_13_31_3/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
PWM.count_0__50__i3_LC_13_31_3/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__213/I                                 InMux                          0              7601   2253  FALL       1
I__213/O                                 InMux                        320              7922   2253  FALL       1
PWM.count_0__50__i4_LC_13_31_4/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i4_LC_13_31_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i2_LC_13_31_2/lcout
Path End         : PWM.count_0__50__i3_LC_13_31_3/in3
Capture Clock    : PWM.count_0__50__i3_LC_13_31_3/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i2_LC_13_31_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i2_LC_13_31_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__239/I                                 LocalMux                       0              6464   1571  FALL       1
I__239/O                                 LocalMux                     455              6919   1571  FALL       1
I__243/I                                 InMux                          0              6919   1571  FALL       1
I__243/O                                 InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i2_LC_13_31_2/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
PWM.count_0__50__i2_LC_13_31_2/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__214/I                                 InMux                          0              7601   2253  FALL       1
I__214/O                                 InMux                        320              7922   2253  FALL       1
PWM.count_0__50__i3_LC_13_31_3/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i3_LC_13_31_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i1_LC_13_31_1/lcout
Path End         : PWM.count_0__50__i2_LC_13_31_2/in3
Capture Clock    : PWM.count_0__50__i2_LC_13_31_2/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i1_LC_13_31_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i1_LC_13_31_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__311/I                                 LocalMux                       0              6464   1571  FALL       1
I__311/O                                 LocalMux                     455              6919   1571  FALL       1
I__315/I                                 InMux                          0              6919   1571  FALL       1
I__315/O                                 InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i1_LC_13_31_1/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
PWM.count_0__50__i1_LC_13_31_1/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__215/I                                 InMux                          0              7601   2253  FALL       1
I__215/O                                 InMux                        320              7922   2253  FALL       1
PWM.count_0__50__i2_LC_13_31_2/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i2_LC_13_31_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i0_LC_13_31_0/lcout
Path End         : PWM.count_0__50__i1_LC_13_31_1/in3
Capture Clock    : PWM.count_0__50__i1_LC_13_31_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i0_LC_13_31_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__228/I                                 LocalMux                       0              6464   1571  FALL       1
I__228/O                                 LocalMux                     455              6919   1571  FALL       1
I__232/I                                 InMux                          0              6919   1571  FALL       1
I__232/O                                 InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i0_LC_13_31_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
PWM.count_0__50__i0_LC_13_31_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__172/I                                 InMux                          0              7601   2253  FALL       1
I__172/O                                 InMux                        320              7922   2253  FALL       1
PWM.count_0__50__i1_LC_13_31_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i1_LC_13_31_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i24_LC_13_30_0/lcout
Path End         : blink_counter_49__i25_LC_13_30_1/in3
Capture Clock    : blink_counter_49__i25_LC_13_30_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i24_LC_13_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i24_LC_13_30_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__180/I                                   LocalMux                       0              6464   1571  FALL       1
I__180/O                                   LocalMux                     455              6919   1571  FALL       1
I__182/I                                   InMux                          0              6919   1571  FALL       1
I__182/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i24_LC_13_30_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i24_LC_13_30_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       1
I__178/I                                   InMux                          0              7601   2253  FALL       1
I__178/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i25_LC_13_30_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i25_LC_13_30_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i22_LC_13_29_6/lcout
Path End         : blink_counter_49__i23_LC_13_29_7/in3
Capture Clock    : blink_counter_49__i23_LC_13_29_7/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i22_LC_13_29_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i22_LC_13_29_6/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__194/I                                   LocalMux                       0              6464   1571  FALL       1
I__194/O                                   LocalMux                     455              6919   1571  FALL       1
I__196/I                                   InMux                          0              6919   1571  FALL       1
I__196/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i22_LC_13_29_6/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i22_LC_13_29_6/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__185/I                                   InMux                          0              7601   2253  FALL       1
I__185/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i23_LC_13_29_7/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i23_LC_13_29_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i21_LC_13_29_5/lcout
Path End         : blink_counter_49__i22_LC_13_29_6/in3
Capture Clock    : blink_counter_49__i22_LC_13_29_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i21_LC_13_29_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i21_LC_13_29_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__200/I                                   LocalMux                       0              6464   1571  FALL       1
I__200/O                                   LocalMux                     455              6919   1571  FALL       1
I__202/I                                   InMux                          0              6919   1571  FALL       1
I__202/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i21_LC_13_29_5/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i21_LC_13_29_5/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__193/I                                   InMux                          0              7601   2253  FALL       1
I__193/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i22_LC_13_29_6/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i22_LC_13_29_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i20_LC_13_29_4/lcout
Path End         : blink_counter_49__i21_LC_13_29_5/in3
Capture Clock    : blink_counter_49__i21_LC_13_29_5/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i20_LC_13_29_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i20_LC_13_29_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__206/I                                   LocalMux                       0              6464   1571  FALL       1
I__206/O                                   LocalMux                     455              6919   1571  FALL       1
I__207/I                                   InMux                          0              6919   1571  FALL       1
I__207/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i20_LC_13_29_4/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i20_LC_13_29_4/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__199/I                                   InMux                          0              7601   2253  FALL       1
I__199/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i21_LC_13_29_5/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i21_LC_13_29_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i19_LC_13_29_3/lcout
Path End         : blink_counter_49__i20_LC_13_29_4/in3
Capture Clock    : blink_counter_49__i20_LC_13_29_4/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i19_LC_13_29_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i19_LC_13_29_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__146/I                                   LocalMux                       0              6464   1571  FALL       1
I__146/O                                   LocalMux                     455              6919   1571  FALL       1
I__147/I                                   InMux                          0              6919   1571  FALL       1
I__147/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i19_LC_13_29_3/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i19_LC_13_29_3/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__205/I                                   InMux                          0              7601   2253  FALL       1
I__205/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i20_LC_13_29_4/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i20_LC_13_29_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i18_LC_13_29_2/lcout
Path End         : blink_counter_49__i19_LC_13_29_3/in3
Capture Clock    : blink_counter_49__i19_LC_13_29_3/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i18_LC_13_29_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i18_LC_13_29_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__149/I                                   LocalMux                       0              6464   1571  FALL       1
I__149/O                                   LocalMux                     455              6919   1571  FALL       1
I__150/I                                   InMux                          0              6919   1571  FALL       1
I__150/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i18_LC_13_29_2/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i18_LC_13_29_2/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__145/I                                   InMux                          0              7601   2253  FALL       1
I__145/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i19_LC_13_29_3/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i19_LC_13_29_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i17_LC_13_29_1/lcout
Path End         : blink_counter_49__i18_LC_13_29_2/in3
Capture Clock    : blink_counter_49__i18_LC_13_29_2/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i17_LC_13_29_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i17_LC_13_29_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__152/I                                   LocalMux                       0              6464   1571  FALL       1
I__152/O                                   LocalMux                     455              6919   1571  FALL       1
I__153/I                                   InMux                          0              6919   1571  FALL       1
I__153/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i17_LC_13_29_1/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i17_LC_13_29_1/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__148/I                                   InMux                          0              7601   2253  FALL       1
I__148/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i18_LC_13_29_2/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i18_LC_13_29_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i16_LC_13_29_0/lcout
Path End         : blink_counter_49__i17_LC_13_29_1/in3
Capture Clock    : blink_counter_49__i17_LC_13_29_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i16_LC_13_29_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i16_LC_13_29_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__155/I                                   LocalMux                       0              6464   1571  FALL       1
I__155/O                                   LocalMux                     455              6919   1571  FALL       1
I__156/I                                   InMux                          0              6919   1571  FALL       1
I__156/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i16_LC_13_29_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i16_LC_13_29_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__151/I                                   InMux                          0              7601   2253  FALL       1
I__151/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i17_LC_13_29_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i17_LC_13_29_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i14_LC_13_28_6/lcout
Path End         : blink_counter_49__i15_LC_13_28_7/in3
Capture Clock    : blink_counter_49__i15_LC_13_28_7/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i14_LC_13_28_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i14_LC_13_28_6/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__161/I                                   LocalMux                       0              6464   1571  FALL       1
I__161/O                                   LocalMux                     455              6919   1571  FALL       1
I__162/I                                   InMux                          0              6919   1571  FALL       1
I__162/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i14_LC_13_28_6/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i14_LC_13_28_6/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__157/I                                   InMux                          0              7601   2253  FALL       1
I__157/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i15_LC_13_28_7/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i15_LC_13_28_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i13_LC_13_28_5/lcout
Path End         : blink_counter_49__i14_LC_13_28_6/in3
Capture Clock    : blink_counter_49__i14_LC_13_28_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i13_LC_13_28_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i13_LC_13_28_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__164/I                                   LocalMux                       0              6464   1571  FALL       1
I__164/O                                   LocalMux                     455              6919   1571  FALL       1
I__165/I                                   InMux                          0              6919   1571  FALL       1
I__165/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i13_LC_13_28_5/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i13_LC_13_28_5/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__160/I                                   InMux                          0              7601   2253  FALL       1
I__160/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i14_LC_13_28_6/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i14_LC_13_28_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i12_LC_13_28_4/lcout
Path End         : blink_counter_49__i13_LC_13_28_5/in3
Capture Clock    : blink_counter_49__i13_LC_13_28_5/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i12_LC_13_28_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i12_LC_13_28_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__167/I                                   LocalMux                       0              6464   1571  FALL       1
I__167/O                                   LocalMux                     455              6919   1571  FALL       1
I__168/I                                   InMux                          0              6919   1571  FALL       1
I__168/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i12_LC_13_28_4/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i12_LC_13_28_4/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__163/I                                   InMux                          0              7601   2253  FALL       1
I__163/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i13_LC_13_28_5/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i13_LC_13_28_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i11_LC_13_28_3/lcout
Path End         : blink_counter_49__i12_LC_13_28_4/in3
Capture Clock    : blink_counter_49__i12_LC_13_28_4/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i11_LC_13_28_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i11_LC_13_28_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__170/I                                   LocalMux                       0              6464   1571  FALL       1
I__170/O                                   LocalMux                     455              6919   1571  FALL       1
I__171/I                                   InMux                          0              6919   1571  FALL       1
I__171/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i11_LC_13_28_3/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i11_LC_13_28_3/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__166/I                                   InMux                          0              7601   2253  FALL       1
I__166/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i12_LC_13_28_4/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i12_LC_13_28_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i10_LC_13_28_2/lcout
Path End         : blink_counter_49__i11_LC_13_28_3/in3
Capture Clock    : blink_counter_49__i11_LC_13_28_3/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i10_LC_13_28_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i10_LC_13_28_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__122/I                                   LocalMux                       0              6464   1571  FALL       1
I__122/O                                   LocalMux                     455              6919   1571  FALL       1
I__123/I                                   InMux                          0              6919   1571  FALL       1
I__123/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i10_LC_13_28_2/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i10_LC_13_28_2/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__169/I                                   InMux                          0              7601   2253  FALL       1
I__169/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_49__i11_LC_13_28_3/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i11_LC_13_28_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i9_LC_13_28_1/lcout
Path End         : blink_counter_49__i10_LC_13_28_2/in3
Capture Clock    : blink_counter_49__i10_LC_13_28_2/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i9_LC_13_28_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i9_LC_13_28_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__125/I                                  LocalMux                       0              6464   1571  FALL       1
I__125/O                                  LocalMux                     455              6919   1571  FALL       1
I__126/I                                  InMux                          0              6919   1571  FALL       1
I__126/O                                  InMux                        320              7239   1571  FALL       1
blink_counter_49__i9_LC_13_28_1/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i9_LC_13_28_1/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__121/I                                  InMux                          0              7601   2253  FALL       1
I__121/O                                  InMux                        320              7922   2253  FALL       1
blink_counter_49__i10_LC_13_28_2/in3      LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i10_LC_13_28_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i8_LC_13_28_0/lcout
Path End         : blink_counter_49__i9_LC_13_28_1/in3
Capture Clock    : blink_counter_49__i9_LC_13_28_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i8_LC_13_28_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i8_LC_13_28_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__128/I                                  LocalMux                       0              6464   1571  FALL       1
I__128/O                                  LocalMux                     455              6919   1571  FALL       1
I__129/I                                  InMux                          0              6919   1571  FALL       1
I__129/O                                  InMux                        320              7239   1571  FALL       1
blink_counter_49__i8_LC_13_28_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i8_LC_13_28_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__124/I                                  InMux                          0              7601   2253  FALL       1
I__124/O                                  InMux                        320              7922   2253  FALL       1
blink_counter_49__i9_LC_13_28_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i9_LC_13_28_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i6_LC_13_27_6/lcout
Path End         : blink_counter_49__i7_LC_13_27_7/in3
Capture Clock    : blink_counter_49__i7_LC_13_27_7/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i6_LC_13_27_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i6_LC_13_27_6/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__134/I                                  LocalMux                       0              6464   1571  FALL       1
I__134/O                                  LocalMux                     455              6919   1571  FALL       1
I__135/I                                  InMux                          0              6919   1571  FALL       1
I__135/O                                  InMux                        320              7239   1571  FALL       1
blink_counter_49__i6_LC_13_27_6/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i6_LC_13_27_6/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__130/I                                  InMux                          0              7601   2253  FALL       1
I__130/O                                  InMux                        320              7922   2253  FALL       1
blink_counter_49__i7_LC_13_27_7/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i7_LC_13_27_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i5_LC_13_27_5/lcout
Path End         : blink_counter_49__i6_LC_13_27_6/in3
Capture Clock    : blink_counter_49__i6_LC_13_27_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i5_LC_13_27_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i5_LC_13_27_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__137/I                                  LocalMux                       0              6464   1571  FALL       1
I__137/O                                  LocalMux                     455              6919   1571  FALL       1
I__138/I                                  InMux                          0              6919   1571  FALL       1
I__138/O                                  InMux                        320              7239   1571  FALL       1
blink_counter_49__i5_LC_13_27_5/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i5_LC_13_27_5/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__133/I                                  InMux                          0              7601   2253  FALL       1
I__133/O                                  InMux                        320              7922   2253  FALL       1
blink_counter_49__i6_LC_13_27_6/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i6_LC_13_27_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i4_LC_13_27_4/lcout
Path End         : blink_counter_49__i5_LC_13_27_5/in3
Capture Clock    : blink_counter_49__i5_LC_13_27_5/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i4_LC_13_27_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i4_LC_13_27_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__140/I                                  LocalMux                       0              6464   1571  FALL       1
I__140/O                                  LocalMux                     455              6919   1571  FALL       1
I__141/I                                  InMux                          0              6919   1571  FALL       1
I__141/O                                  InMux                        320              7239   1571  FALL       1
blink_counter_49__i4_LC_13_27_4/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i4_LC_13_27_4/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__136/I                                  InMux                          0              7601   2253  FALL       1
I__136/O                                  InMux                        320              7922   2253  FALL       1
blink_counter_49__i5_LC_13_27_5/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i5_LC_13_27_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i3_LC_13_27_3/lcout
Path End         : blink_counter_49__i4_LC_13_27_4/in3
Capture Clock    : blink_counter_49__i4_LC_13_27_4/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i3_LC_13_27_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i3_LC_13_27_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__143/I                                  LocalMux                       0              6464   1571  FALL       1
I__143/O                                  LocalMux                     455              6919   1571  FALL       1
I__144/I                                  InMux                          0              6919   1571  FALL       1
I__144/O                                  InMux                        320              7239   1571  FALL       1
blink_counter_49__i3_LC_13_27_3/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i3_LC_13_27_3/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__139/I                                  InMux                          0              7601   2253  FALL       1
I__139/O                                  InMux                        320              7922   2253  FALL       1
blink_counter_49__i4_LC_13_27_4/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i4_LC_13_27_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i2_LC_13_27_2/lcout
Path End         : blink_counter_49__i3_LC_13_27_3/in3
Capture Clock    : blink_counter_49__i3_LC_13_27_3/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i2_LC_13_27_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i2_LC_13_27_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__105/I                                  LocalMux                       0              6464   1571  FALL       1
I__105/O                                  LocalMux                     455              6919   1571  FALL       1
I__106/I                                  InMux                          0              6919   1571  FALL       1
I__106/O                                  InMux                        320              7239   1571  FALL       1
blink_counter_49__i2_LC_13_27_2/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i2_LC_13_27_2/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__142/I                                  InMux                          0              7601   2253  FALL       1
I__142/O                                  InMux                        320              7922   2253  FALL       1
blink_counter_49__i3_LC_13_27_3/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i3_LC_13_27_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i1_LC_13_27_1/lcout
Path End         : blink_counter_49__i2_LC_13_27_2/in3
Capture Clock    : blink_counter_49__i2_LC_13_27_2/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i1_LC_13_27_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i1_LC_13_27_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__108/I                                  LocalMux                       0              6464   1571  FALL       1
I__108/O                                  LocalMux                     455              6919   1571  FALL       1
I__109/I                                  InMux                          0              6919   1571  FALL       1
I__109/O                                  InMux                        320              7239   1571  FALL       1
blink_counter_49__i1_LC_13_27_1/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i1_LC_13_27_1/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__104/I                                  InMux                          0              7601   2253  FALL       1
I__104/O                                  InMux                        320              7922   2253  FALL       1
blink_counter_49__i2_LC_13_27_2/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i2_LC_13_27_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i0_LC_13_27_0/lcout
Path End         : blink_counter_49__i1_LC_13_27_1/in3
Capture Clock    : blink_counter_49__i1_LC_13_27_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i0_LC_13_27_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i0_LC_13_27_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__111/I                                  LocalMux                       0              6464   1571  FALL       1
I__111/O                                  LocalMux                     455              6919   1571  FALL       1
I__112/I                                  InMux                          0              6919   1571  FALL       1
I__112/O                                  InMux                        320              7239   1571  FALL       1
blink_counter_49__i0_LC_13_27_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_49__i0_LC_13_27_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__107/I                                  InMux                          0              7601   2253  FALL       1
I__107/O                                  InMux                        320              7922   2253  FALL       1
blink_counter_49__i1_LC_13_27_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i1_LC_13_27_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i5_LC_13_31_5/lcout
Path End         : PWM.count_0__50__i7_LC_13_31_7/in3
Capture Clock    : PWM.count_0__50__i7_LC_13_31_7/clk
Hold Constraint  : 0p
Path slack       : 2409p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1613
-----------------------------------   ---- 
End-of-path arrival time (ps)         8077
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i5_LC_13_31_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i5_LC_13_31_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__466/I                                 LocalMux                       0              6464   1571  FALL       1
I__466/O                                 LocalMux                     455              6919   1571  FALL       1
I__470/I                                 InMux                          0              6919   1571  FALL       1
I__470/O                                 InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i5_LC_13_31_5/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
PWM.count_0__50__i5_LC_13_31_5/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
PWM.count_0__50__i6_LC_13_31_6/carryin   LogicCell40_SEQ_MODE_1000      0              7601   2409  FALL       1
PWM.count_0__50__i6_LC_13_31_6/carryout  LogicCell40_SEQ_MODE_1000    155              7756   2409  FALL       2
I__210/I                                 InMux                          0              7756   2409  FALL       1
I__210/O                                 InMux                        320              8077   2409  FALL       1
PWM.count_0__50__i7_LC_13_31_7/in3       LogicCell40_SEQ_MODE_1000      0              8077   2409  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i7_LC_13_31_7/lcout
Path End         : PWM.count_0__50__i8_LC_13_32_0/in3
Capture Clock    : PWM.count_0__50__i8_LC_13_32_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1716
-----------------------------------   ---- 
End-of-path arrival time (ps)         8180
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i7_LC_13_31_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__267/I                                 LocalMux                       0              6464   1571  FALL       1
I__267/O                                 LocalMux                     455              6919   1571  FALL       1
I__270/I                                 InMux                          0              6919   1571  FALL       1
I__270/O                                 InMux                        320              7239   1571  FALL       1
PWM.count_0__50__i7_LC_13_31_7/in1       LogicCell40_SEQ_MODE_1000      0              7239   2512  FALL       1
PWM.count_0__50__i7_LC_13_31_7/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2512  FALL       1
IN_MUX_bfv_13_32_0_/carryinitin          ICE_CARRY_IN_MUX               0              7601   2512  FALL       1
IN_MUX_bfv_13_32_0_/carryinitout         ICE_CARRY_IN_MUX             258              7860   2512  FALL       2
I__209/I                                 InMux                          0              7860   2512  FALL       1
I__209/O                                 InMux                        320              8180   2512  FALL       1
PWM.count_0__50__i8_LC_13_32_0/in3       LogicCell40_SEQ_MODE_1000      0              8180   2512  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i8_LC_13_32_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i23_LC_13_29_7/lcout
Path End         : blink_counter_49__i24_LC_13_30_0/in3
Capture Clock    : blink_counter_49__i24_LC_13_30_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1716
-----------------------------------   ---- 
End-of-path arrival time (ps)         8180
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i23_LC_13_29_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i23_LC_13_29_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__186/I                                   LocalMux                       0              6464   1571  FALL       1
I__186/O                                   LocalMux                     455              6919   1571  FALL       1
I__188/I                                   InMux                          0              6919   1571  FALL       1
I__188/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i23_LC_13_29_7/in1       LogicCell40_SEQ_MODE_1000      0              7239   2512  FALL       1
blink_counter_49__i23_LC_13_29_7/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2512  FALL       1
IN_MUX_bfv_13_30_0_/carryinitin            ICE_CARRY_IN_MUX               0              7601   2512  FALL       1
IN_MUX_bfv_13_30_0_/carryinitout           ICE_CARRY_IN_MUX             258              7860   2512  FALL       2
I__179/I                                   InMux                          0              7860   2512  FALL       1
I__179/O                                   InMux                        320              8180   2512  FALL       1
blink_counter_49__i24_LC_13_30_0/in3       LogicCell40_SEQ_MODE_1000      0              8180   2512  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i24_LC_13_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i15_LC_13_28_7/lcout
Path End         : blink_counter_49__i16_LC_13_29_0/in3
Capture Clock    : blink_counter_49__i16_LC_13_29_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1716
-----------------------------------   ---- 
End-of-path arrival time (ps)         8180
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__373/I                              ClkMux                         0              5213  RISE       1
I__373/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i15_LC_13_28_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i15_LC_13_28_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__158/I                                   LocalMux                       0              6464   1571  FALL       1
I__158/O                                   LocalMux                     455              6919   1571  FALL       1
I__159/I                                   InMux                          0              6919   1571  FALL       1
I__159/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_49__i15_LC_13_28_7/in1       LogicCell40_SEQ_MODE_1000      0              7239   2512  FALL       1
blink_counter_49__i15_LC_13_28_7/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2512  FALL       1
IN_MUX_bfv_13_29_0_/carryinitin            ICE_CARRY_IN_MUX               0              7601   2512  FALL       1
IN_MUX_bfv_13_29_0_/carryinitout           ICE_CARRY_IN_MUX             258              7860   2512  FALL       2
I__154/I                                   InMux                          0              7860   2512  FALL       1
I__154/O                                   InMux                        320              8180   2512  FALL       1
blink_counter_49__i16_LC_13_29_0/in3       LogicCell40_SEQ_MODE_1000      0              8180   2512  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__374/I                              ClkMux                         0              5213  RISE       1
I__374/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i16_LC_13_29_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i7_LC_13_27_7/lcout
Path End         : blink_counter_49__i8_LC_13_28_0/in3
Capture Clock    : blink_counter_49__i8_LC_13_28_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1716
-----------------------------------   ---- 
End-of-path arrival time (ps)         8180
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__372/I                             ClkMux                         0              5213  RISE       1
I__372/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i7_LC_13_27_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i7_LC_13_27_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__131/I                                  LocalMux                       0              6464   1571  FALL       1
I__131/O                                  LocalMux                     455              6919   1571  FALL       1
I__132/I                                  InMux                          0              6919   1571  FALL       1
I__132/O                                  InMux                        320              7239   1571  FALL       1
blink_counter_49__i7_LC_13_27_7/in1       LogicCell40_SEQ_MODE_1000      0              7239   2512  FALL       1
blink_counter_49__i7_LC_13_27_7/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2512  FALL       1
IN_MUX_bfv_13_28_0_/carryinitin           ICE_CARRY_IN_MUX               0              7601   2512  FALL       1
IN_MUX_bfv_13_28_0_/carryinitout          ICE_CARRY_IN_MUX             258              7860   2512  FALL       2
I__127/I                                  InMux                          0              7860   2512  FALL       1
I__127/O                                  InMux                        320              8180   2512  FALL       1
blink_counter_49__i8_LC_13_28_0/in3       LogicCell40_SEQ_MODE_1000      0              8180   2512  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__373/I                             ClkMux                         0              5213  RISE       1
I__373/O                             ClkMux                       455              5668  RISE       1
blink_counter_49__i8_LC_13_28_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.half_duty_0___i1_LC_15_31_2/in1
Capture Clock    : PWM.half_duty_0___i1_LC_15_31_2/clk
Hold Constraint  : 0p
Path slack       : 2915p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2119
-----------------------------------   ---- 
End-of-path arrival time (ps)         8583
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__435/I                               LocalMux                       0              7808   2915  FALL       1
I__435/O                               LocalMux                     455              8263   2915  FALL       1
I__440/I                               InMux                          0              8263   2915  FALL       1
I__440/O                               InMux                        320              8583   2915  FALL       1
PWM.half_duty_0___i1_LC_15_31_2/in1    LogicCell40_SEQ_MODE_1000      0              8583   2915  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i1_LC_15_31_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.half_duty_0___i3_LC_14_30_0/in3
Capture Clock    : PWM.half_duty_0___i3_LC_14_30_0/clk
Hold Constraint  : 0p
Path slack       : 2915p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2119
-----------------------------------   ---- 
End-of-path arrival time (ps)         8583
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__436/I                               LocalMux                       0              7808   2915  FALL       1
I__436/O                               LocalMux                     455              8263   2915  FALL       1
I__442/I                               InMux                          0              8263   2915  FALL       1
I__442/O                               InMux                        320              8583   2915  FALL       1
PWM.half_duty_0___i3_LC_14_30_0/in3    LogicCell40_SEQ_MODE_1000      0              8583   2915  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__377/I                             ClkMux                         0              5213  RISE       1
I__377/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i3_LC_14_30_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.half_duty_0___i4_LC_15_30_6/in1
Capture Clock    : PWM.half_duty_0___i4_LC_15_30_6/clk
Hold Constraint  : 0p
Path slack       : 2915p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2119
-----------------------------------   ---- 
End-of-path arrival time (ps)         8583
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__437/I                               LocalMux                       0              7808   2915  FALL       1
I__437/O                               LocalMux                     455              8263   2915  FALL       1
I__444/I                               InMux                          0              8263   2915  FALL       1
I__444/O                               InMux                        320              8583   2915  FALL       1
PWM.half_duty_0___i4_LC_15_30_6/in1    LogicCell40_SEQ_MODE_1000      0              8583   2915  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__379/I                             ClkMux                         0              5213  RISE       1
I__379/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i4_LC_15_30_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.half_duty_0___i2_LC_15_31_6/in1
Capture Clock    : PWM.half_duty_0___i2_LC_15_31_6/clk
Hold Constraint  : 0p
Path slack       : 2915p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2119
-----------------------------------   ---- 
End-of-path arrival time (ps)         8583
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__435/I                               LocalMux                       0              7808   2915  FALL       1
I__435/O                               LocalMux                     455              8263   2915  FALL       1
I__441/I                               InMux                          0              8263   2915  FALL       1
I__441/O                               InMux                        320              8583   2915  FALL       1
PWM.half_duty_0___i2_LC_15_31_6/in1    LogicCell40_SEQ_MODE_1000      0              8583   2915  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i2_LC_15_31_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.half_duty_0___i6_LC_14_30_2/in1
Capture Clock    : PWM.half_duty_0___i6_LC_14_30_2/clk
Hold Constraint  : 0p
Path slack       : 2915p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2119
-----------------------------------   ---- 
End-of-path arrival time (ps)         8583
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__436/I                               LocalMux                       0              7808   2915  FALL       1
I__436/O                               LocalMux                     455              8263   2915  FALL       1
I__443/I                               InMux                          0              8263   2915  FALL       1
I__443/O                               InMux                        320              8583   2915  FALL       1
PWM.half_duty_0___i6_LC_14_30_2/in1    LogicCell40_SEQ_MODE_1000      0              8583   2915  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__377/I                             ClkMux                         0              5213  RISE       1
I__377/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i6_LC_14_30_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.count_0__50__i9_LC_13_32_1/ce
Capture Clock    : PWM.count_0__50__i9_LC_13_32_1/clk
Hold Constraint  : 0p
Path slack       : 3267p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2471
-----------------------------------   ---- 
End-of-path arrival time (ps)         8935
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__415/I                                  LocalMux                       0              7663   3266  FALL       1
I__415/O                                  LocalMux                     455              8118   3266  FALL       1
I__422/I                                  CEMux                          0              8118   3266  FALL       1
I__422/O                                  CEMux                        817              8935   3266  FALL       1
PWM.count_0__50__i9_LC_13_32_1/ce         LogicCell40_SEQ_MODE_1000      0              8935   3266  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.count_0__50__i8_LC_13_32_0/ce
Capture Clock    : PWM.count_0__50__i8_LC_13_32_0/clk
Hold Constraint  : 0p
Path slack       : 3267p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2471
-----------------------------------   ---- 
End-of-path arrival time (ps)         8935
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__415/I                                  LocalMux                       0              7663   3266  FALL       1
I__415/O                                  LocalMux                     455              8118   3266  FALL       1
I__422/I                                  CEMux                          0              8118   3266  FALL       1
I__422/O                                  CEMux                        817              8935   3266  FALL       1
PWM.count_0__50__i8_LC_13_32_0/ce         LogicCell40_SEQ_MODE_1000      0              8935   3266  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i8_LC_13_32_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.count_0__50__i7_LC_13_31_7/ce
Capture Clock    : PWM.count_0__50__i7_LC_13_31_7/clk
Hold Constraint  : 0p
Path slack       : 3267p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2471
-----------------------------------   ---- 
End-of-path arrival time (ps)         8935
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__416/I                                  LocalMux                       0              7663   3266  FALL       1
I__416/O                                  LocalMux                     455              8118   3266  FALL       1
I__423/I                                  CEMux                          0              8118   3266  FALL       1
I__423/O                                  CEMux                        817              8935   3266  FALL       1
PWM.count_0__50__i7_LC_13_31_7/ce         LogicCell40_SEQ_MODE_1000      0              8935   3266  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.count_0__50__i6_LC_13_31_6/ce
Capture Clock    : PWM.count_0__50__i6_LC_13_31_6/clk
Hold Constraint  : 0p
Path slack       : 3267p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2471
-----------------------------------   ---- 
End-of-path arrival time (ps)         8935
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__416/I                                  LocalMux                       0              7663   3266  FALL       1
I__416/O                                  LocalMux                     455              8118   3266  FALL       1
I__423/I                                  CEMux                          0              8118   3266  FALL       1
I__423/O                                  CEMux                        817              8935   3266  FALL       1
PWM.count_0__50__i6_LC_13_31_6/ce         LogicCell40_SEQ_MODE_1000      0              8935   3266  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i6_LC_13_31_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.count_0__50__i5_LC_13_31_5/ce
Capture Clock    : PWM.count_0__50__i5_LC_13_31_5/clk
Hold Constraint  : 0p
Path slack       : 3267p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2471
-----------------------------------   ---- 
End-of-path arrival time (ps)         8935
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__416/I                                  LocalMux                       0              7663   3266  FALL       1
I__416/O                                  LocalMux                     455              8118   3266  FALL       1
I__423/I                                  CEMux                          0              8118   3266  FALL       1
I__423/O                                  CEMux                        817              8935   3266  FALL       1
PWM.count_0__50__i5_LC_13_31_5/ce         LogicCell40_SEQ_MODE_1000      0              8935   3266  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i5_LC_13_31_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.count_0__50__i4_LC_13_31_4/ce
Capture Clock    : PWM.count_0__50__i4_LC_13_31_4/clk
Hold Constraint  : 0p
Path slack       : 3267p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2471
-----------------------------------   ---- 
End-of-path arrival time (ps)         8935
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__416/I                                  LocalMux                       0              7663   3266  FALL       1
I__416/O                                  LocalMux                     455              8118   3266  FALL       1
I__423/I                                  CEMux                          0              8118   3266  FALL       1
I__423/O                                  CEMux                        817              8935   3266  FALL       1
PWM.count_0__50__i4_LC_13_31_4/ce         LogicCell40_SEQ_MODE_1000      0              8935   3266  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i4_LC_13_31_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.count_0__50__i3_LC_13_31_3/ce
Capture Clock    : PWM.count_0__50__i3_LC_13_31_3/clk
Hold Constraint  : 0p
Path slack       : 3267p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2471
-----------------------------------   ---- 
End-of-path arrival time (ps)         8935
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__416/I                                  LocalMux                       0              7663   3266  FALL       1
I__416/O                                  LocalMux                     455              8118   3266  FALL       1
I__423/I                                  CEMux                          0              8118   3266  FALL       1
I__423/O                                  CEMux                        817              8935   3266  FALL       1
PWM.count_0__50__i3_LC_13_31_3/ce         LogicCell40_SEQ_MODE_1000      0              8935   3266  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i3_LC_13_31_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.count_0__50__i2_LC_13_31_2/ce
Capture Clock    : PWM.count_0__50__i2_LC_13_31_2/clk
Hold Constraint  : 0p
Path slack       : 3267p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2471
-----------------------------------   ---- 
End-of-path arrival time (ps)         8935
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__416/I                                  LocalMux                       0              7663   3266  FALL       1
I__416/O                                  LocalMux                     455              8118   3266  FALL       1
I__423/I                                  CEMux                          0              8118   3266  FALL       1
I__423/O                                  CEMux                        817              8935   3266  FALL       1
PWM.count_0__50__i2_LC_13_31_2/ce         LogicCell40_SEQ_MODE_1000      0              8935   3266  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i2_LC_13_31_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.count_0__50__i1_LC_13_31_1/ce
Capture Clock    : PWM.count_0__50__i1_LC_13_31_1/clk
Hold Constraint  : 0p
Path slack       : 3267p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2471
-----------------------------------   ---- 
End-of-path arrival time (ps)         8935
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__416/I                                  LocalMux                       0              7663   3266  FALL       1
I__416/O                                  LocalMux                     455              8118   3266  FALL       1
I__423/I                                  CEMux                          0              8118   3266  FALL       1
I__423/O                                  CEMux                        817              8935   3266  FALL       1
PWM.count_0__50__i1_LC_13_31_1/ce         LogicCell40_SEQ_MODE_1000      0              8935   3266  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i1_LC_13_31_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.count_0__50__i0_LC_13_31_0/ce
Capture Clock    : PWM.count_0__50__i0_LC_13_31_0/clk
Hold Constraint  : 0p
Path slack       : 3267p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2471
-----------------------------------   ---- 
End-of-path arrival time (ps)         8935
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__416/I                                  LocalMux                       0              7663   3266  FALL       1
I__416/O                                  LocalMux                     455              8118   3266  FALL       1
I__423/I                                  CEMux                          0              8118   3266  FALL       1
I__423/O                                  CEMux                        817              8935   3266  FALL       1
PWM.count_0__50__i0_LC_13_31_0/ce         LogicCell40_SEQ_MODE_1000      0              8935   3266  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i1_LC_14_32_1/lcout
Path End         : PWM.pause_counter_0__i2_LC_14_32_2/sr
Capture Clock    : PWM.pause_counter_0__i2_LC_14_32_2/clk
Hold Constraint  : 0p
Path slack       : 3413p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2326
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i1_LC_14_32_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       5
I__395/I                                     LocalMux                       0              6464   3413  FALL       1
I__395/O                                     LocalMux                     455              6919   3413  FALL       1
I__400/I                                     InMux                          0              6919   3413  FALL       1
I__400/O                                     InMux                        320              7239   3413  FALL       1
PWM.i229_2_lut_3_lut_4_lut_LC_15_31_5/in0    LogicCell40_SEQ_MODE_0000      0              7239   3413  FALL       1
PWM.i229_2_lut_3_lut_4_lut_LC_15_31_5/lcout  LogicCell40_SEQ_MODE_0000    569              7808   3413  FALL       2
I__452/I                                     LocalMux                       0              7808   3413  FALL       1
I__452/O                                     LocalMux                     455              8263   3413  FALL       1
I__453/I                                     SRMux                          0              8263   3413  FALL       1
I__453/O                                     SRMux                        527              8790   3413  FALL       1
PWM.pause_counter_0__i2_LC_14_32_2/sr        LogicCell40_SEQ_MODE_1000      0              8790   3413  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i1_LC_14_32_1/lcout
Path End         : PWM.pause_counter_0__i1_LC_14_32_1/sr
Capture Clock    : PWM.pause_counter_0__i1_LC_14_32_1/clk
Hold Constraint  : 0p
Path slack       : 3413p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2326
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i1_LC_14_32_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       5
I__395/I                                     LocalMux                       0              6464   3413  FALL       1
I__395/O                                     LocalMux                     455              6919   3413  FALL       1
I__400/I                                     InMux                          0              6919   3413  FALL       1
I__400/O                                     InMux                        320              7239   3413  FALL       1
PWM.i229_2_lut_3_lut_4_lut_LC_15_31_5/in0    LogicCell40_SEQ_MODE_0000      0              7239   3413  FALL       1
PWM.i229_2_lut_3_lut_4_lut_LC_15_31_5/lcout  LogicCell40_SEQ_MODE_0000    569              7808   3413  FALL       2
I__452/I                                     LocalMux                       0              7808   3413  FALL       1
I__452/O                                     LocalMux                     455              8263   3413  FALL       1
I__453/I                                     SRMux                          0              8263   3413  FALL       1
I__453/O                                     SRMux                        527              8790   3413  FALL       1
PWM.pause_counter_0__i1_LC_14_32_1/sr        LogicCell40_SEQ_MODE_1000      0              8790   3413  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.count_0__50__i7_LC_13_31_7/sr
Capture Clock    : PWM.count_0__50__i7_LC_13_31_7/clk
Hold Constraint  : 0p
Path slack       : 4426p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3339
-----------------------------------   ---- 
End-of-path arrival time (ps)         9803
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__438/I                               Odrv4                          0              7808   4426  FALL       1
I__438/O                               Odrv4                        548              8356   4426  FALL       1
I__445/I                               Span4Mux_h                     0              8356   4426  FALL       1
I__445/O                               Span4Mux_h                   465              8821   4426  FALL       1
I__447/I                               LocalMux                       0              8821   4426  FALL       1
I__447/O                               LocalMux                     455              9276   4426  FALL       1
I__449/I                               SRMux                          0              9276   4426  FALL       1
I__449/O                               SRMux                        527              9803   4426  FALL       1
PWM.count_0__50__i7_LC_13_31_7/sr      LogicCell40_SEQ_MODE_1000      0              9803   4426  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.count_0__50__i6_LC_13_31_6/sr
Capture Clock    : PWM.count_0__50__i6_LC_13_31_6/clk
Hold Constraint  : 0p
Path slack       : 4426p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3339
-----------------------------------   ---- 
End-of-path arrival time (ps)         9803
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__438/I                               Odrv4                          0              7808   4426  FALL       1
I__438/O                               Odrv4                        548              8356   4426  FALL       1
I__445/I                               Span4Mux_h                     0              8356   4426  FALL       1
I__445/O                               Span4Mux_h                   465              8821   4426  FALL       1
I__447/I                               LocalMux                       0              8821   4426  FALL       1
I__447/O                               LocalMux                     455              9276   4426  FALL       1
I__449/I                               SRMux                          0              9276   4426  FALL       1
I__449/O                               SRMux                        527              9803   4426  FALL       1
PWM.count_0__50__i6_LC_13_31_6/sr      LogicCell40_SEQ_MODE_1000      0              9803   4426  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i6_LC_13_31_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.count_0__50__i5_LC_13_31_5/sr
Capture Clock    : PWM.count_0__50__i5_LC_13_31_5/clk
Hold Constraint  : 0p
Path slack       : 4426p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3339
-----------------------------------   ---- 
End-of-path arrival time (ps)         9803
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__438/I                               Odrv4                          0              7808   4426  FALL       1
I__438/O                               Odrv4                        548              8356   4426  FALL       1
I__445/I                               Span4Mux_h                     0              8356   4426  FALL       1
I__445/O                               Span4Mux_h                   465              8821   4426  FALL       1
I__447/I                               LocalMux                       0              8821   4426  FALL       1
I__447/O                               LocalMux                     455              9276   4426  FALL       1
I__449/I                               SRMux                          0              9276   4426  FALL       1
I__449/O                               SRMux                        527              9803   4426  FALL       1
PWM.count_0__50__i5_LC_13_31_5/sr      LogicCell40_SEQ_MODE_1000      0              9803   4426  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i5_LC_13_31_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.count_0__50__i4_LC_13_31_4/sr
Capture Clock    : PWM.count_0__50__i4_LC_13_31_4/clk
Hold Constraint  : 0p
Path slack       : 4426p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3339
-----------------------------------   ---- 
End-of-path arrival time (ps)         9803
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__438/I                               Odrv4                          0              7808   4426  FALL       1
I__438/O                               Odrv4                        548              8356   4426  FALL       1
I__445/I                               Span4Mux_h                     0              8356   4426  FALL       1
I__445/O                               Span4Mux_h                   465              8821   4426  FALL       1
I__447/I                               LocalMux                       0              8821   4426  FALL       1
I__447/O                               LocalMux                     455              9276   4426  FALL       1
I__449/I                               SRMux                          0              9276   4426  FALL       1
I__449/O                               SRMux                        527              9803   4426  FALL       1
PWM.count_0__50__i4_LC_13_31_4/sr      LogicCell40_SEQ_MODE_1000      0              9803   4426  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i4_LC_13_31_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.count_0__50__i3_LC_13_31_3/sr
Capture Clock    : PWM.count_0__50__i3_LC_13_31_3/clk
Hold Constraint  : 0p
Path slack       : 4426p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3339
-----------------------------------   ---- 
End-of-path arrival time (ps)         9803
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__438/I                               Odrv4                          0              7808   4426  FALL       1
I__438/O                               Odrv4                        548              8356   4426  FALL       1
I__445/I                               Span4Mux_h                     0              8356   4426  FALL       1
I__445/O                               Span4Mux_h                   465              8821   4426  FALL       1
I__447/I                               LocalMux                       0              8821   4426  FALL       1
I__447/O                               LocalMux                     455              9276   4426  FALL       1
I__449/I                               SRMux                          0              9276   4426  FALL       1
I__449/O                               SRMux                        527              9803   4426  FALL       1
PWM.count_0__50__i3_LC_13_31_3/sr      LogicCell40_SEQ_MODE_1000      0              9803   4426  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i3_LC_13_31_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.count_0__50__i2_LC_13_31_2/sr
Capture Clock    : PWM.count_0__50__i2_LC_13_31_2/clk
Hold Constraint  : 0p
Path slack       : 4426p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3339
-----------------------------------   ---- 
End-of-path arrival time (ps)         9803
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__438/I                               Odrv4                          0              7808   4426  FALL       1
I__438/O                               Odrv4                        548              8356   4426  FALL       1
I__445/I                               Span4Mux_h                     0              8356   4426  FALL       1
I__445/O                               Span4Mux_h                   465              8821   4426  FALL       1
I__447/I                               LocalMux                       0              8821   4426  FALL       1
I__447/O                               LocalMux                     455              9276   4426  FALL       1
I__449/I                               SRMux                          0              9276   4426  FALL       1
I__449/O                               SRMux                        527              9803   4426  FALL       1
PWM.count_0__50__i2_LC_13_31_2/sr      LogicCell40_SEQ_MODE_1000      0              9803   4426  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i2_LC_13_31_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.count_0__50__i1_LC_13_31_1/sr
Capture Clock    : PWM.count_0__50__i1_LC_13_31_1/clk
Hold Constraint  : 0p
Path slack       : 4426p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3339
-----------------------------------   ---- 
End-of-path arrival time (ps)         9803
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__438/I                               Odrv4                          0              7808   4426  FALL       1
I__438/O                               Odrv4                        548              8356   4426  FALL       1
I__445/I                               Span4Mux_h                     0              8356   4426  FALL       1
I__445/O                               Span4Mux_h                   465              8821   4426  FALL       1
I__447/I                               LocalMux                       0              8821   4426  FALL       1
I__447/O                               LocalMux                     455              9276   4426  FALL       1
I__449/I                               SRMux                          0              9276   4426  FALL       1
I__449/O                               SRMux                        527              9803   4426  FALL       1
PWM.count_0__50__i1_LC_13_31_1/sr      LogicCell40_SEQ_MODE_1000      0              9803   4426  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i1_LC_13_31_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.count_0__50__i0_LC_13_31_0/sr
Capture Clock    : PWM.count_0__50__i0_LC_13_31_0/clk
Hold Constraint  : 0p
Path slack       : 4426p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3339
-----------------------------------   ---- 
End-of-path arrival time (ps)         9803
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__438/I                               Odrv4                          0              7808   4426  FALL       1
I__438/O                               Odrv4                        548              8356   4426  FALL       1
I__445/I                               Span4Mux_h                     0              8356   4426  FALL       1
I__445/O                               Span4Mux_h                   465              8821   4426  FALL       1
I__447/I                               LocalMux                       0              8821   4426  FALL       1
I__447/O                               LocalMux                     455              9276   4426  FALL       1
I__449/I                               SRMux                          0              9276   4426  FALL       1
I__449/O                               SRMux                        527              9803   4426  FALL       1
PWM.count_0__50__i0_LC_13_31_0/sr      LogicCell40_SEQ_MODE_1000      0              9803   4426  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i0_LC_13_31_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.count_0__50__i9_LC_13_32_1/sr
Capture Clock    : PWM.count_0__50__i9_LC_13_32_1/clk
Hold Constraint  : 0p
Path slack       : 4705p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3618
-----------------------------------   ----- 
End-of-path arrival time (ps)         10082
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__439/I                               Odrv4                          0              7808   4705  FALL       1
I__439/O                               Odrv4                        548              8356   4705  FALL       1
I__446/I                               Span4Mux_s0_v                  0              8356   4705  FALL       1
I__446/O                               Span4Mux_s0_v                279              8635   4705  FALL       1
I__448/I                               Span4Mux_h                     0              8635   4705  FALL       1
I__448/O                               Span4Mux_h                   465              9100   4705  FALL       1
I__450/I                               LocalMux                       0              9100   4705  FALL       1
I__450/O                               LocalMux                     455              9555   4705  FALL       1
I__451/I                               SRMux                          0              9555   4705  FALL       1
I__451/O                               SRMux                        527             10082   4705  FALL       1
PWM.count_0__50__i9_LC_13_32_1/sr      LogicCell40_SEQ_MODE_1000      0             10082   4705  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i9_LC_13_32_1/lcout
Path End         : PWM.count_0__50__i8_LC_13_32_0/sr
Capture Clock    : PWM.count_0__50__i8_LC_13_32_0/clk
Hold Constraint  : 0p
Path slack       : 4705p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3618
-----------------------------------   ----- 
End-of-path arrival time (ps)         10082
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i9_LC_13_32_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i9_LC_13_32_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__339/I                               LocalMux                       0              6464   2915  FALL       1
I__339/O                               LocalMux                     455              6919   2915  FALL       1
I__343/I                               InMux                          0              6919   2915  FALL       1
I__343/O                               InMux                        320              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/in0    LogicCell40_SEQ_MODE_0000      0              7239   2915  FALL       1
PWM.i931_3_lut_4_lut_LC_14_31_3/lcout  LogicCell40_SEQ_MODE_0000    569              7808   2915  FALL      15
I__439/I                               Odrv4                          0              7808   4705  FALL       1
I__439/O                               Odrv4                        548              8356   4705  FALL       1
I__446/I                               Span4Mux_s0_v                  0              8356   4705  FALL       1
I__446/O                               Span4Mux_s0_v                279              8635   4705  FALL       1
I__448/I                               Span4Mux_h                     0              8635   4705  FALL       1
I__448/O                               Span4Mux_h                   465              9100   4705  FALL       1
I__450/I                               LocalMux                       0              9100   4705  FALL       1
I__450/O                               LocalMux                     455              9555   4705  FALL       1
I__451/I                               SRMux                          0              9555   4705  FALL       1
I__451/O                               SRMux                        527             10082   4705  FALL       1
PWM.count_0__50__i8_LC_13_32_0/sr      LogicCell40_SEQ_MODE_1000      0             10082   4705  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__378/I                             ClkMux                         0              5213  RISE       1
I__378/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i8_LC_13_32_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.half_duty_0___i1_LC_15_31_2/lcout
Path End         : INHA_pad_preio/DOUT0(PWM.pwm_out_0__40)
Capture Clock    : INHA_pad_preio/OUTPUTCLK
Hold Constraint  : 0p
Path slack       : 5179p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4383
-----------------------------------   ----- 
End-of-path arrival time (ps)         10847
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__381/I                             ClkMux                         0              5213  RISE       1
I__381/O                             ClkMux                       455              5668  RISE       1
PWM.half_duty_0___i1_LC_15_31_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.half_duty_0___i1_LC_15_31_2/lcout    LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       7
I__283/I                                 LocalMux                       0              6464   5036  FALL       1
I__283/O                                 LocalMux                     455              6919   5036  FALL       1
I__286/I                                 InMux                          0              6919   5036  FALL       1
I__286/O                                 InMux                        320              7239   5036  FALL       1
PWM.i7_4_lut_LC_15_30_1/in1              LogicCell40_SEQ_MODE_0000      0              7239   5036  FALL       1
PWM.i7_4_lut_LC_15_30_1/ltout            LogicCell40_SEQ_MODE_0000    475              7715   5036  RISE       1
I__336/I                                 CascadeMux                     0              7715   5036  RISE       1
I__336/O                                 CascadeMux                     0              7715   5036  RISE       1
PWM.i8_4_lut_LC_15_30_2/in2              LogicCell40_SEQ_MODE_0000      0              7715   5036  RISE       1
PWM.i8_4_lut_LC_15_30_2/ltout            LogicCell40_SEQ_MODE_0000    455              8170   5179  RISE       1
I__333/I                                 CascadeMux                     0              8170   5179  RISE       1
I__333/O                                 CascadeMux                     0              8170   5179  RISE       1
PWM.i529_2_lut_LC_15_30_3/in2            LogicCell40_SEQ_MODE_0000      0              8170   5179  RISE       1
PWM.i529_2_lut_LC_15_30_3/lcout          LogicCell40_SEQ_MODE_0000    517              8687   5179  FALL       1
I__328/I                                 Odrv4                          0              8687   5179  FALL       1
I__328/O                                 Odrv4                        548              9234   5179  FALL       1
I__329/I                                 Span4Mux_h                     0              9234   5179  FALL       1
I__329/O                                 Span4Mux_h                   465              9700   5179  FALL       1
I__330/I                                 Span4Mux_s2_v                  0              9700   5179  FALL       1
I__330/O                                 Span4Mux_s2_v                372             10072   5179  FALL       1
I__331/I                                 LocalMux                       0             10072   5179  FALL       1
I__331/O                                 LocalMux                     455             10526   5179  FALL       1
I__332/I                                 IoInMux                        0             10526   5179  FALL       1
I__332/O                                 IoInMux                      320             10847   5179  FALL       1
INHA_pad_preio/DOUT0(PWM.pwm_out_0__40)  PRE_IO_PIN_TYPE_010101         0             10847   5179  FALL       1

Capture Clock Path
pin name                             model name              delay  cumulative delay  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                  0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                      0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                    510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001      0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001    910              1420  RISE       1
I__98/I                              Odrv4                       0              1420  RISE       1
I__98/O                              Odrv4                     517              1936  RISE       1
I__99/I                              IoSpan4Mux                  0              1936  RISE       1
I__99/O                              IoSpan4Mux                424              2360  RISE       1
I__100/I                             IoSpan4Mux                  0              2360  RISE       1
I__100/O                             IoSpan4Mux                424              2784  RISE       1
I__101/I                             IoSpan4Mux                  0              2784  RISE       1
I__101/O                             IoSpan4Mux                424              3208  RISE       1
I__102/I                             LocalMux                    0              3208  RISE       1
I__102/O                             LocalMux                  486              3694  RISE       1
I__103/I                             IoInMux                     0              3694  RISE       1
I__103/O                             IoInMux                   382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                      0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                    910              4986  RISE      45
I__370/I                             gio2CtrlBuf                 0              4986  RISE       1
I__370/O                             gio2CtrlBuf                 0              4986  RISE       1
I__371/I                             GlobalMux                   0              4986  RISE       1
I__371/O                             GlobalMux                 227              5213  RISE       1
I__383/I                             ClkMux                      0              5213  RISE       1
I__383/O                             ClkMux                    455              5668  RISE       1
INHA_pad_preio/OUTPUTCLK             PRE_IO_PIN_TYPE_010101      0              5668  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.pause_counter_0__i0_LC_15_32_5/ce
Capture Clock    : PWM.pause_counter_0__i0_LC_15_32_5/clk
Hold Constraint  : 0p
Path slack       : 5303p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4507
-----------------------------------   ----- 
End-of-path arrival time (ps)         10971
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__414/I                                  LocalMux                       0              7663   5303  FALL       1
I__414/O                                  LocalMux                     455              8118   5303  FALL       1
I__421/I                                  InMux                          0              8118   5303  FALL       1
I__421/O                                  InMux                        320              8438   5303  FALL       1
PWM.i1_2_lut_adj_11_LC_15_31_0/in3        LogicCell40_SEQ_MODE_0000      0              8438   5303  FALL       1
PWM.i1_2_lut_adj_11_LC_15_31_0/lcout      LogicCell40_SEQ_MODE_0000    424              8862   5303  FALL       3
I__364/I                                  Odrv4                          0              8862   5303  FALL       1
I__364/O                                  Odrv4                        548              9410   5303  FALL       1
I__365/I                                  Span4Mux_s1_v                  0              9410   5303  FALL       1
I__365/O                                  Span4Mux_s1_v                289              9700   5303  FALL       1
I__366/I                                  LocalMux                       0              9700   5303  FALL       1
I__366/O                                  LocalMux                     455             10154   5303  FALL       1
I__368/I                                  CEMux                          0             10154   5303  FALL       1
I__368/O                                  CEMux                        817             10971   5303  FALL       1
PWM.pause_counter_0__i0_LC_15_32_5/ce     LogicCell40_SEQ_MODE_1001      0             10971   5303  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.pause_counter_0__i2_LC_14_32_2/ce
Capture Clock    : PWM.pause_counter_0__i2_LC_14_32_2/clk
Hold Constraint  : 0p
Path slack       : 5303p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4507
-----------------------------------   ----- 
End-of-path arrival time (ps)         10971
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__414/I                                  LocalMux                       0              7663   5303  FALL       1
I__414/O                                  LocalMux                     455              8118   5303  FALL       1
I__421/I                                  InMux                          0              8118   5303  FALL       1
I__421/O                                  InMux                        320              8438   5303  FALL       1
PWM.i1_2_lut_adj_11_LC_15_31_0/in3        LogicCell40_SEQ_MODE_0000      0              8438   5303  FALL       1
PWM.i1_2_lut_adj_11_LC_15_31_0/lcout      LogicCell40_SEQ_MODE_0000    424              8862   5303  FALL       3
I__364/I                                  Odrv4                          0              8862   5303  FALL       1
I__364/O                                  Odrv4                        548              9410   5303  FALL       1
I__365/I                                  Span4Mux_s1_v                  0              9410   5303  FALL       1
I__365/O                                  Span4Mux_s1_v                289              9700   5303  FALL       1
I__367/I                                  LocalMux                       0              9700   5303  FALL       1
I__367/O                                  LocalMux                     455             10154   5303  FALL       1
I__369/I                                  CEMux                          0             10154   5303  FALL       1
I__369/O                                  CEMux                        817             10971   5303  FALL       1
PWM.pause_counter_0__i2_LC_14_32_2/ce     LogicCell40_SEQ_MODE_1000      0             10971   5303  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i2_LC_14_32_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.pause_counter_0__i1_LC_14_32_1/ce
Capture Clock    : PWM.pause_counter_0__i1_LC_14_32_1/clk
Hold Constraint  : 0p
Path slack       : 5303p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4507
-----------------------------------   ----- 
End-of-path arrival time (ps)         10971
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__414/I                                  LocalMux                       0              7663   5303  FALL       1
I__414/O                                  LocalMux                     455              8118   5303  FALL       1
I__421/I                                  InMux                          0              8118   5303  FALL       1
I__421/O                                  InMux                        320              8438   5303  FALL       1
PWM.i1_2_lut_adj_11_LC_15_31_0/in3        LogicCell40_SEQ_MODE_0000      0              8438   5303  FALL       1
PWM.i1_2_lut_adj_11_LC_15_31_0/lcout      LogicCell40_SEQ_MODE_0000    424              8862   5303  FALL       3
I__364/I                                  Odrv4                          0              8862   5303  FALL       1
I__364/O                                  Odrv4                        548              9410   5303  FALL       1
I__365/I                                  Span4Mux_s1_v                  0              9410   5303  FALL       1
I__365/O                                  Span4Mux_s1_v                289              9700   5303  FALL       1
I__367/I                                  LocalMux                       0              9700   5303  FALL       1
I__367/O                                  LocalMux                     455             10154   5303  FALL       1
I__369/I                                  CEMux                          0             10154   5303  FALL       1
I__369/O                                  CEMux                        817             10971   5303  FALL       1
PWM.pause_counter_0__i1_LC_14_32_1/ce     LogicCell40_SEQ_MODE_1000      0             10971   5303  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__380/I                                ClkMux                         0              5213  RISE       1
I__380/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i1_LC_14_32_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.pause_counter_0__i0_LC_15_32_5/lcout
Path End         : PWM.pause_counter_0__i0_LC_15_32_5/sr
Capture Clock    : PWM.pause_counter_0__i0_LC_15_32_5/clk
Hold Constraint  : 0p
Path slack       : 5398p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4311
-----------------------------------   ----- 
End-of-path arrival time (ps)         10775
 
Launch Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.pause_counter_0__i0_LC_15_32_5/lcout  LogicCell40_SEQ_MODE_1001    796              6464   1571  FALL       5
I__384/I                                  LocalMux                       0              6464   1571  FALL       1
I__384/O                                  LocalMux                     455              6919   1571  FALL       1
I__387/I                                  InMux                          0              6919   3266  FALL       1
I__387/O                                  InMux                        320              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/in3       LogicCell40_SEQ_MODE_0000      0              7239   3266  FALL       1
PWM.i928_2_lut_3_lut_LC_14_32_3/lcout     LogicCell40_SEQ_MODE_0000    424              7663   3266  FALL      15
I__413/I                                  LocalMux                       0              7663   4601  FALL       1
I__413/O                                  LocalMux                     455              8118   4601  FALL       1
I__419/I                                  InMux                          0              8118   5397  FALL       1
I__419/O                                  InMux                        320              8438   5397  FALL       1
PWM.i530_1_lut_2_lut_LC_15_31_7/in1       LogicCell40_SEQ_MODE_0000      0              8438   5397  FALL       1
PWM.i530_1_lut_2_lut_LC_15_31_7/lcout     LogicCell40_SEQ_MODE_0000    558              8997   5397  FALL       1
I__361/I                                  Odrv12                         0              8997   5397  FALL       1
I__361/O                                  Odrv12                       796              9793   5397  FALL       1
I__362/I                                  LocalMux                       0              9793   5397  FALL       1
I__362/O                                  LocalMux                     455             10247   5397  FALL       1
I__363/I                                  SRMux                          0             10247   5397  FALL       1
I__363/O                                  SRMux                        527             10775   5397  FALL       1
PWM.pause_counter_0__i0_LC_15_32_5/sr     LogicCell40_SEQ_MODE_1001      0             10775   5397  FALL       1

Capture Clock Path
pin name                                model name                 delay  cumulative delay  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                     TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                      IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                                 Odrv4                          0              1420  RISE       1
I__98/O                                 Odrv4                        517              1936  RISE       1
I__99/I                                 IoSpan4Mux                     0              1936  RISE       1
I__99/O                                 IoSpan4Mux                   424              2360  RISE       1
I__100/I                                IoSpan4Mux                     0              2360  RISE       1
I__100/O                                IoSpan4Mux                   424              2784  RISE       1
I__101/I                                IoSpan4Mux                     0              2784  RISE       1
I__101/O                                IoSpan4Mux                   424              3208  RISE       1
I__102/I                                LocalMux                       0              3208  RISE       1
I__102/O                                LocalMux                     486              3694  RISE       1
I__103/I                                IoInMux                        0              3694  RISE       1
I__103/O                                IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              4986  RISE      45
I__370/I                                gio2CtrlBuf                    0              4986  RISE       1
I__370/O                                gio2CtrlBuf                    0              4986  RISE       1
I__371/I                                GlobalMux                      0              4986  RISE       1
I__371/O                                GlobalMux                    227              5213  RISE       1
I__382/I                                ClkMux                         0              5213  RISE       1
I__382/O                                ClkMux                       455              5668  RISE       1
PWM.pause_counter_0__i0_LC_15_32_5/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM.count_0__50__i7_LC_13_31_7/lcout
Path End         : INHA_pad_preio/CLOCKENABLE
Capture Clock    : INHA_pad_preio/OUTPUTCLK
Hold Constraint  : 0p
Path slack       : 5851p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5055
-----------------------------------   ----- 
End-of-path arrival time (ps)         11519
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                              Odrv4                          0              1420  RISE       1
I__98/O                              Odrv4                        517              1936  RISE       1
I__99/I                              IoSpan4Mux                     0              1936  RISE       1
I__99/O                              IoSpan4Mux                   424              2360  RISE       1
I__100/I                             IoSpan4Mux                     0              2360  RISE       1
I__100/O                             IoSpan4Mux                   424              2784  RISE       1
I__101/I                             IoSpan4Mux                     0              2784  RISE       1
I__101/O                             IoSpan4Mux                   424              3208  RISE       1
I__102/I                             LocalMux                       0              3208  RISE       1
I__102/O                             LocalMux                     486              3694  RISE       1
I__103/I                             IoInMux                        0              3694  RISE       1
I__103/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      45
I__370/I                             gio2CtrlBuf                    0              4986  RISE       1
I__370/O                             gio2CtrlBuf                    0              4986  RISE       1
I__371/I                             GlobalMux                      0              4986  RISE       1
I__371/O                             GlobalMux                    227              5213  RISE       1
I__376/I                             ClkMux                         0              5213  RISE       1
I__376/O                             ClkMux                       455              5668  RISE       1
PWM.count_0__50__i7_LC_13_31_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM.count_0__50__i7_LC_13_31_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__266/I                              LocalMux                       0              6464   5851  FALL       1
I__266/O                              LocalMux                     455              6919   5851  FALL       1
I__269/I                              InMux                          0              6919   5851  FALL       1
I__269/O                              InMux                        320              7239   5851  FALL       1
PWM.i904_4_lut_LC_14_30_4/in3         LogicCell40_SEQ_MODE_0000      0              7239   5851  FALL       1
PWM.i904_4_lut_LC_14_30_4/lcout       LogicCell40_SEQ_MODE_0000    424              7663   5851  FALL       1
I__323/I                              LocalMux                       0              7663   5851  FALL       1
I__323/O                              LocalMux                     455              8118   5851  FALL       1
I__324/I                              InMux                          0              8118   5851  FALL       1
I__324/O                              InMux                        320              8438   5851  FALL       1
PWM.i1_4_lut_adj_8_LC_15_30_4/in3     LogicCell40_SEQ_MODE_0000      0              8438   5851  FALL       1
PWM.i1_4_lut_adj_8_LC_15_30_4/lcout   LogicCell40_SEQ_MODE_0000    424              8862   5851  FALL       1
I__318/I                              Odrv4                          0              8862   5851  FALL       1
I__318/O                              Odrv4                        548              9410   5851  FALL       1
I__319/I                              Span4Mux_h                     0              9410   5851  FALL       1
I__319/O                              Span4Mux_h                   465              9875   5851  FALL       1
I__320/I                              Span4Mux_s2_v                  0              9875   5851  FALL       1
I__320/O                              Span4Mux_s2_v                372             10247   5851  FALL       1
I__321/I                              LocalMux                       0             10247   5851  FALL       1
I__321/O                              LocalMux                     455             10702   5851  FALL       1
I__322/I                              CEMux                          0             10702   5851  FALL       1
I__322/O                              CEMux                        817             11519   5851  FALL       1
INHA_pad_preio/CLOCKENABLE            PRE_IO_PIN_TYPE_010101         0             11519   5851  FALL       1

Capture Clock Path
pin name                             model name              delay  cumulative delay  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                  0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                      0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                    510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001      0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001    910              1420  RISE       1
I__98/I                              Odrv4                       0              1420  RISE       1
I__98/O                              Odrv4                     517              1936  RISE       1
I__99/I                              IoSpan4Mux                  0              1936  RISE       1
I__99/O                              IoSpan4Mux                424              2360  RISE       1
I__100/I                             IoSpan4Mux                  0              2360  RISE       1
I__100/O                             IoSpan4Mux                424              2784  RISE       1
I__101/I                             IoSpan4Mux                  0              2784  RISE       1
I__101/O                             IoSpan4Mux                424              3208  RISE       1
I__102/I                             LocalMux                    0              3208  RISE       1
I__102/O                             LocalMux                  486              3694  RISE       1
I__103/I                             IoInMux                     0              3694  RISE       1
I__103/O                             IoInMux                   382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                      0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                    910              4986  RISE      45
I__370/I                             gio2CtrlBuf                 0              4986  RISE       1
I__370/O                             gio2CtrlBuf                 0              4986  RISE       1
I__371/I                             GlobalMux                   0              4986  RISE       1
I__371/O                             GlobalMux                 227              5213  RISE       1
I__383/I                             ClkMux                      0              5213  RISE       1
I__383/O                             ClkMux                    455              5668  RISE       1
INHA_pad_preio/OUTPUTCLK             PRE_IO_PIN_TYPE_010101      0              5668  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_49__i25_LC_13_30_1/lcout
Path End         : LED
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      9362
-----------------------------------   ----- 
End-of-path arrival time (ps)         15826
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__98/I                               Odrv4                          0              1420  RISE       1
I__98/O                               Odrv4                        517              1936  RISE       1
I__99/I                               IoSpan4Mux                     0              1936  RISE       1
I__99/O                               IoSpan4Mux                   424              2360  RISE       1
I__100/I                              IoSpan4Mux                     0              2360  RISE       1
I__100/O                              IoSpan4Mux                   424              2784  RISE       1
I__101/I                              IoSpan4Mux                     0              2784  RISE       1
I__101/O                              IoSpan4Mux                   424              3208  RISE       1
I__102/I                              LocalMux                       0              3208  RISE       1
I__102/O                              LocalMux                     486              3694  RISE       1
I__103/I                              IoInMux                        0              3694  RISE       1
I__103/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      45
I__370/I                              gio2CtrlBuf                    0              4986  RISE       1
I__370/O                              gio2CtrlBuf                    0              4986  RISE       1
I__371/I                              GlobalMux                      0              4986  RISE       1
I__371/O                              GlobalMux                    227              5213  RISE       1
I__375/I                              ClkMux                         0              5213  RISE       1
I__375/O                              ClkMux                       455              5668  RISE       1
blink_counter_49__i25_LC_13_30_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_49__i25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   +INF  RISE       2
I__175/I                                LocalMux                       0              6464   +INF  RISE       1
I__175/O                                LocalMux                     486              6950   +INF  RISE       1
I__177/I                                InMux                          0              6950   +INF  RISE       1
I__177/O                                InMux                        382              7332   +INF  RISE       1
i914_3_lut_LC_12_29_4/in3               LogicCell40_SEQ_MODE_0000      0              7332   +INF  RISE       1
i914_3_lut_LC_12_29_4/lcout             LogicCell40_SEQ_MODE_0000    424              7756   +INF  FALL       1
I__115/I                                Odrv4                          0              7756   +INF  FALL       1
I__115/O                                Odrv4                        548              8304   +INF  FALL       1
I__116/I                                Span4Mux_h                     0              8304   +INF  FALL       1
I__116/O                                Span4Mux_h                   465              8769   +INF  FALL       1
I__117/I                                Span4Mux_s3_v                  0              8769   +INF  FALL       1
I__117/O                                Span4Mux_s3_v                496              9265   +INF  FALL       1
I__118/I                                LocalMux                       0              9265   +INF  FALL       1
I__118/O                                LocalMux                     455              9720   +INF  FALL       1
I__119/I                                IoInMux                        0              9720   +INF  FALL       1
I__119/O                                IoInMux                      320             10041   +INF  FALL       1
LED_pad_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0             10041   +INF  FALL       1
LED_pad_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      3297             13338   +INF  FALL       1
LED_pad_iopad/DIN                       IO_PAD                         0             13338   +INF  FALL       1
LED_pad_iopad/PACKAGEPIN:out            IO_PAD                      2488             15826   +INF  FALL       1
LED                                     TinyFPGA_B                     0             15826   +INF  FALL       1


++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : INHA_pad_preio/PADOUT(PWM.pwm_out_0__40)
Path End         : INHA
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           165
+ Data Path Delay                     2314
-----------------------------------   ---- 
End-of-path arrival time (ps)         8148
 
Launch Clock Path
pin name                             model name              delay  cumulative delay  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                  0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                      0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                    510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001      0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001    910              1420  RISE       1
I__98/I                              Odrv4                       0              1420  RISE       1
I__98/O                              Odrv4                     517              1936  RISE       1
I__99/I                              IoSpan4Mux                  0              1936  RISE       1
I__99/O                              IoSpan4Mux                424              2360  RISE       1
I__100/I                             IoSpan4Mux                  0              2360  RISE       1
I__100/O                             IoSpan4Mux                424              2784  RISE       1
I__101/I                             IoSpan4Mux                  0              2784  RISE       1
I__101/O                             IoSpan4Mux                424              3208  RISE       1
I__102/I                             LocalMux                    0              3208  RISE       1
I__102/O                             LocalMux                  486              3694  RISE       1
I__103/I                             IoInMux                     0              3694  RISE       1
I__103/O                             IoInMux                   382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                      0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                    910              4986  RISE      45
I__370/I                             gio2CtrlBuf                 0              4986  RISE       1
I__370/O                             gio2CtrlBuf                 0              4986  RISE       1
I__371/I                             GlobalMux                   0              4986  RISE       1
I__371/O                             GlobalMux                 227              5213  RISE       1
I__383/I                             ClkMux                      0              5213  RISE       1
I__383/O                             ClkMux                    455              5668  RISE       1
INHA_pad_preio/OUTPUTCLK             PRE_IO_PIN_TYPE_010101      0              5668  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
INHA_pad_preio/PADOUT(PWM.pwm_out_0__40)  PRE_IO_PIN_TYPE_010101    165              5834   +INF  RISE       1
INHA_pad_iopad/DIN                        IO_PAD                      0              5834   +INF  RISE       1
INHA_pad_iopad/PACKAGEPIN:out             IO_PAD                   2314              8148   +INF  RISE       1
INHA                                      TinyFPGA_B                  0              8148   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

