{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605472508859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605472508866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 21:35:08 2020 " "Processing started: Sun Nov 15 21:35:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605472508866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605472508866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_master -c i2c_master " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_master -c i2c_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605472508866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605472509488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605472509488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/i2c_master_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/i2c_master_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_tb-tb " "Found design unit 1: i2c_master_tb-tb" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605472519680 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_tb " "Found entity 1: i2c_master_tb" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605472519680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605472519680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605472519685 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605472519685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605472519685 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "clk_ena i2c_master_tb.vhd(37) " "VHDL Association List error at i2c_master_tb.vhd(37): formal \"clk_ena\" does not exist" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 37 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "arst_n i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"arst_n\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "arst_n i2c_master.vhd(14) " "HDL error at i2c_master.vhd(14): see declaration for object \"arst_n\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "valid i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"valid\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "valid i2c_master.vhd(15) " "HDL error at i2c_master.vhd(15): see declaration for object \"valid\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "addr i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"addr\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "addr i2c_master.vhd(16) " "HDL error at i2c_master.vhd(16): see declaration for object \"addr\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 16 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rnw i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"rnw\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rnw i2c_master.vhd(17) " "HDL error at i2c_master.vhd(17): see declaration for object \"rnw\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 17 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "data_wr i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"data_wr\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "data_wr i2c_master.vhd(18) " "HDL error at i2c_master.vhd(18): see declaration for object \"data_wr\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 18 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "data_rd i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"data_rd\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "data_rd i2c_master.vhd(19) " "HDL error at i2c_master.vhd(19): see declaration for object \"data_rd\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 19 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "busy i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"busy\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "busy i2c_master.vhd(20) " "HDL error at i2c_master.vhd(20): see declaration for object \"busy\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 20 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "ack_error i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"ack_error\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ack_error i2c_master.vhd(21) " "HDL error at i2c_master.vhd(21): see declaration for object \"ack_error\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605472519815 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 15 21:35:19 2020 " "Processing ended: Sun Nov 15 21:35:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605472519815 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605472519815 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605472519815 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605472519815 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 1  " "Quartus Prime Full Compilation was unsuccessful. 19 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605472520442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605472508859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605472508866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 21:35:08 2020 " "Processing started: Sun Nov 15 21:35:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605472508866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605472508866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_master -c i2c_master " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_master -c i2c_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605472508866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605472509488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605472509488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/i2c_master_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/i2c_master_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_tb-tb " "Found design unit 1: i2c_master_tb-tb" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605472519680 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_tb " "Found entity 1: i2c_master_tb" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605472519680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605472519680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605472519685 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605472519685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605472519685 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "clk_ena i2c_master_tb.vhd(37) " "VHDL Association List error at i2c_master_tb.vhd(37): formal \"clk_ena\" does not exist" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 37 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "arst_n i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"arst_n\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "arst_n i2c_master.vhd(14) " "HDL error at i2c_master.vhd(14): see declaration for object \"arst_n\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "valid i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"valid\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "valid i2c_master.vhd(15) " "HDL error at i2c_master.vhd(15): see declaration for object \"valid\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "addr i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"addr\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "addr i2c_master.vhd(16) " "HDL error at i2c_master.vhd(16): see declaration for object \"addr\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 16 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519686 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rnw i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"rnw\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rnw i2c_master.vhd(17) " "HDL error at i2c_master.vhd(17): see declaration for object \"rnw\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 17 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "data_wr i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"data_wr\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "data_wr i2c_master.vhd(18) " "HDL error at i2c_master.vhd(18): see declaration for object \"data_wr\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 18 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "data_rd i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"data_rd\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "data_rd i2c_master.vhd(19) " "HDL error at i2c_master.vhd(19): see declaration for object \"data_rd\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 19 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "busy i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"busy\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "busy i2c_master.vhd(20) " "HDL error at i2c_master.vhd(20): see declaration for object \"busy\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 20 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "ack_error i2c_master_tb.vhd(31) " "VHDL error at i2c_master_tb.vhd(31): formal port or parameter \"ack_error\" must have actual or default value" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd" 31 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ack_error i2c_master.vhd(21) " "HDL error at i2c_master.vhd(21): see declaration for object \"ack_error\"" {  } { { "src/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605472519687 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605472519815 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 15 21:35:19 2020 " "Processing ended: Sun Nov 15 21:35:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605472519815 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605472519815 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605472519815 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605472519815 ""}
