#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Em */
#define Em__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Em__0__MASK 0x08u
#define Em__0__PC CYREG_PRT12_PC3
#define Em__0__PORT 12u
#define Em__0__SHIFT 3
#define Em__AG CYREG_PRT12_AG
#define Em__BIE CYREG_PRT12_BIE
#define Em__BIT_MASK CYREG_PRT12_BIT_MASK
#define Em__BYP CYREG_PRT12_BYP
#define Em__DM0 CYREG_PRT12_DM0
#define Em__DM1 CYREG_PRT12_DM1
#define Em__DM2 CYREG_PRT12_DM2
#define Em__DR CYREG_PRT12_DR
#define Em__INP_DIS CYREG_PRT12_INP_DIS
#define Em__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Em__MASK 0x08u
#define Em__PORT 12u
#define Em__PRT CYREG_PRT12_PRT
#define Em__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Em__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Em__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Em__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Em__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Em__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Em__PS CYREG_PRT12_PS
#define Em__SHIFT 3
#define Em__SIO_CFG CYREG_PRT12_SIO_CFG
#define Em__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Em__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Em__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Em__SLW CYREG_PRT12_SLW

/* LCD_LCDPort */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* Row */
#define Row__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Row__0__MASK 0x01u
#define Row__0__PC CYREG_PRT3_PC0
#define Row__0__PORT 3u
#define Row__0__SHIFT 0
#define Row__1__INTTYPE CYREG_PICU3_INTTYPE1
#define Row__1__MASK 0x02u
#define Row__1__PC CYREG_PRT3_PC1
#define Row__1__PORT 3u
#define Row__1__SHIFT 1
#define Row__2__INTTYPE CYREG_PICU3_INTTYPE2
#define Row__2__MASK 0x04u
#define Row__2__PC CYREG_PRT3_PC2
#define Row__2__PORT 3u
#define Row__2__SHIFT 2
#define Row__3__INTTYPE CYREG_PICU3_INTTYPE3
#define Row__3__MASK 0x08u
#define Row__3__PC CYREG_PRT3_PC3
#define Row__3__PORT 3u
#define Row__3__SHIFT 3
#define Row__4__INTTYPE CYREG_PICU3_INTTYPE4
#define Row__4__MASK 0x10u
#define Row__4__PC CYREG_PRT3_PC4
#define Row__4__PORT 3u
#define Row__4__SHIFT 4
#define Row__5__INTTYPE CYREG_PICU3_INTTYPE5
#define Row__5__MASK 0x20u
#define Row__5__PC CYREG_PRT3_PC5
#define Row__5__PORT 3u
#define Row__5__SHIFT 5
#define Row__6__INTTYPE CYREG_PICU3_INTTYPE6
#define Row__6__MASK 0x40u
#define Row__6__PC CYREG_PRT3_PC6
#define Row__6__PORT 3u
#define Row__6__SHIFT 6
#define Row__7__INTTYPE CYREG_PICU3_INTTYPE7
#define Row__7__MASK 0x80u
#define Row__7__PC CYREG_PRT3_PC7
#define Row__7__PORT 3u
#define Row__7__SHIFT 7
#define Row__AG CYREG_PRT3_AG
#define Row__AMUX CYREG_PRT3_AMUX
#define Row__BIE CYREG_PRT3_BIE
#define Row__BIT_MASK CYREG_PRT3_BIT_MASK
#define Row__BYP CYREG_PRT3_BYP
#define Row__CTL CYREG_PRT3_CTL
#define Row__DM0 CYREG_PRT3_DM0
#define Row__DM1 CYREG_PRT3_DM1
#define Row__DM2 CYREG_PRT3_DM2
#define Row__DR CYREG_PRT3_DR
#define Row__INP_DIS CYREG_PRT3_INP_DIS
#define Row__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Row__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Row__LCD_EN CYREG_PRT3_LCD_EN
#define Row__MASK 0xFFu
#define Row__PORT 3u
#define Row__PRT CYREG_PRT3_PRT
#define Row__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Row__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Row__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Row__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Row__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Row__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Row__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Row__PS CYREG_PRT3_PS
#define Row__SHIFT 0
#define Row__SLW CYREG_PRT3_SLW

/* En_A */
#define En_A__0__INTTYPE CYREG_PICU12_INTTYPE1
#define En_A__0__MASK 0x02u
#define En_A__0__PC CYREG_PRT12_PC1
#define En_A__0__PORT 12u
#define En_A__0__SHIFT 1
#define En_A__AG CYREG_PRT12_AG
#define En_A__BIE CYREG_PRT12_BIE
#define En_A__BIT_MASK CYREG_PRT12_BIT_MASK
#define En_A__BYP CYREG_PRT12_BYP
#define En_A__DM0 CYREG_PRT12_DM0
#define En_A__DM1 CYREG_PRT12_DM1
#define En_A__DM2 CYREG_PRT12_DM2
#define En_A__DR CYREG_PRT12_DR
#define En_A__INP_DIS CYREG_PRT12_INP_DIS
#define En_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define En_A__MASK 0x02u
#define En_A__PORT 12u
#define En_A__PRT CYREG_PRT12_PRT
#define En_A__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define En_A__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define En_A__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define En_A__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define En_A__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define En_A__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define En_A__PS CYREG_PRT12_PS
#define En_A__SHIFT 1
#define En_A__SIO_CFG CYREG_PRT12_SIO_CFG
#define En_A__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define En_A__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define En_A__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define En_A__SLW CYREG_PRT12_SLW

/* En_B */
#define En_B__0__INTTYPE CYREG_PICU12_INTTYPE2
#define En_B__0__MASK 0x04u
#define En_B__0__PC CYREG_PRT12_PC2
#define En_B__0__PORT 12u
#define En_B__0__SHIFT 2
#define En_B__AG CYREG_PRT12_AG
#define En_B__BIE CYREG_PRT12_BIE
#define En_B__BIT_MASK CYREG_PRT12_BIT_MASK
#define En_B__BYP CYREG_PRT12_BYP
#define En_B__DM0 CYREG_PRT12_DM0
#define En_B__DM1 CYREG_PRT12_DM1
#define En_B__DM2 CYREG_PRT12_DM2
#define En_B__DR CYREG_PRT12_DR
#define En_B__INP_DIS CYREG_PRT12_INP_DIS
#define En_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define En_B__MASK 0x04u
#define En_B__PORT 12u
#define En_B__PRT CYREG_PRT12_PRT
#define En_B__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define En_B__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define En_B__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define En_B__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define En_B__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define En_B__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define En_B__PS CYREG_PRT12_PS
#define En_B__SHIFT 2
#define En_B__SIO_CFG CYREG_PRT12_SIO_CFG
#define En_B__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define En_B__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define En_B__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define En_B__SLW CYREG_PRT12_SLW

/* Col_0 */
#define Col_0__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Col_0__0__MASK 0x01u
#define Col_0__0__PC CYREG_PRT0_PC0
#define Col_0__0__PORT 0u
#define Col_0__0__SHIFT 0
#define Col_0__AG CYREG_PRT0_AG
#define Col_0__AMUX CYREG_PRT0_AMUX
#define Col_0__BIE CYREG_PRT0_BIE
#define Col_0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Col_0__BYP CYREG_PRT0_BYP
#define Col_0__CTL CYREG_PRT0_CTL
#define Col_0__DM0 CYREG_PRT0_DM0
#define Col_0__DM1 CYREG_PRT0_DM1
#define Col_0__DM2 CYREG_PRT0_DM2
#define Col_0__DR CYREG_PRT0_DR
#define Col_0__INP_DIS CYREG_PRT0_INP_DIS
#define Col_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Col_0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Col_0__LCD_EN CYREG_PRT0_LCD_EN
#define Col_0__MASK 0x01u
#define Col_0__PORT 0u
#define Col_0__PRT CYREG_PRT0_PRT
#define Col_0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Col_0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Col_0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Col_0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Col_0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Col_0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Col_0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Col_0__PS CYREG_PRT0_PS
#define Col_0__SHIFT 0
#define Col_0__SLW CYREG_PRT0_SLW

/* Col_1 */
#define Col_1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Col_1__0__MASK 0x02u
#define Col_1__0__PC CYREG_PRT0_PC1
#define Col_1__0__PORT 0u
#define Col_1__0__SHIFT 1
#define Col_1__AG CYREG_PRT0_AG
#define Col_1__AMUX CYREG_PRT0_AMUX
#define Col_1__BIE CYREG_PRT0_BIE
#define Col_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Col_1__BYP CYREG_PRT0_BYP
#define Col_1__CTL CYREG_PRT0_CTL
#define Col_1__DM0 CYREG_PRT0_DM0
#define Col_1__DM1 CYREG_PRT0_DM1
#define Col_1__DM2 CYREG_PRT0_DM2
#define Col_1__DR CYREG_PRT0_DR
#define Col_1__INP_DIS CYREG_PRT0_INP_DIS
#define Col_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Col_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Col_1__LCD_EN CYREG_PRT0_LCD_EN
#define Col_1__MASK 0x02u
#define Col_1__PORT 0u
#define Col_1__PRT CYREG_PRT0_PRT
#define Col_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Col_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Col_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Col_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Col_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Col_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Col_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Col_1__PS CYREG_PRT0_PS
#define Col_1__SHIFT 1
#define Col_1__SLW CYREG_PRT0_SLW

/* Col_2 */
#define Col_2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Col_2__0__MASK 0x04u
#define Col_2__0__PC CYREG_PRT0_PC2
#define Col_2__0__PORT 0u
#define Col_2__0__SHIFT 2
#define Col_2__AG CYREG_PRT0_AG
#define Col_2__AMUX CYREG_PRT0_AMUX
#define Col_2__BIE CYREG_PRT0_BIE
#define Col_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Col_2__BYP CYREG_PRT0_BYP
#define Col_2__CTL CYREG_PRT0_CTL
#define Col_2__DM0 CYREG_PRT0_DM0
#define Col_2__DM1 CYREG_PRT0_DM1
#define Col_2__DM2 CYREG_PRT0_DM2
#define Col_2__DR CYREG_PRT0_DR
#define Col_2__INP_DIS CYREG_PRT0_INP_DIS
#define Col_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Col_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Col_2__LCD_EN CYREG_PRT0_LCD_EN
#define Col_2__MASK 0x04u
#define Col_2__PORT 0u
#define Col_2__PRT CYREG_PRT0_PRT
#define Col_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Col_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Col_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Col_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Col_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Col_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Col_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Col_2__PS CYREG_PRT0_PS
#define Col_2__SHIFT 2
#define Col_2__SLW CYREG_PRT0_SLW

/* Col_3 */
#define Col_3__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Col_3__0__MASK 0x08u
#define Col_3__0__PC CYREG_PRT0_PC3
#define Col_3__0__PORT 0u
#define Col_3__0__SHIFT 3
#define Col_3__AG CYREG_PRT0_AG
#define Col_3__AMUX CYREG_PRT0_AMUX
#define Col_3__BIE CYREG_PRT0_BIE
#define Col_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Col_3__BYP CYREG_PRT0_BYP
#define Col_3__CTL CYREG_PRT0_CTL
#define Col_3__DM0 CYREG_PRT0_DM0
#define Col_3__DM1 CYREG_PRT0_DM1
#define Col_3__DM2 CYREG_PRT0_DM2
#define Col_3__DR CYREG_PRT0_DR
#define Col_3__INP_DIS CYREG_PRT0_INP_DIS
#define Col_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Col_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Col_3__LCD_EN CYREG_PRT0_LCD_EN
#define Col_3__MASK 0x08u
#define Col_3__PORT 0u
#define Col_3__PRT CYREG_PRT0_PRT
#define Col_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Col_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Col_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Col_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Col_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Col_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Col_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Col_3__PS CYREG_PRT0_PS
#define Col_3__SHIFT 3
#define Col_3__SLW CYREG_PRT0_SLW

/* Col_4 */
#define Col_4__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Col_4__0__MASK 0x10u
#define Col_4__0__PC CYREG_PRT0_PC4
#define Col_4__0__PORT 0u
#define Col_4__0__SHIFT 4
#define Col_4__AG CYREG_PRT0_AG
#define Col_4__AMUX CYREG_PRT0_AMUX
#define Col_4__BIE CYREG_PRT0_BIE
#define Col_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Col_4__BYP CYREG_PRT0_BYP
#define Col_4__CTL CYREG_PRT0_CTL
#define Col_4__DM0 CYREG_PRT0_DM0
#define Col_4__DM1 CYREG_PRT0_DM1
#define Col_4__DM2 CYREG_PRT0_DM2
#define Col_4__DR CYREG_PRT0_DR
#define Col_4__INP_DIS CYREG_PRT0_INP_DIS
#define Col_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Col_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Col_4__LCD_EN CYREG_PRT0_LCD_EN
#define Col_4__MASK 0x10u
#define Col_4__PORT 0u
#define Col_4__PRT CYREG_PRT0_PRT
#define Col_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Col_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Col_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Col_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Col_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Col_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Col_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Col_4__PS CYREG_PRT0_PS
#define Col_4__SHIFT 4
#define Col_4__SLW CYREG_PRT0_SLW

/* Col_5 */
#define Col_5__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Col_5__0__MASK 0x20u
#define Col_5__0__PC CYREG_PRT0_PC5
#define Col_5__0__PORT 0u
#define Col_5__0__SHIFT 5
#define Col_5__AG CYREG_PRT0_AG
#define Col_5__AMUX CYREG_PRT0_AMUX
#define Col_5__BIE CYREG_PRT0_BIE
#define Col_5__BIT_MASK CYREG_PRT0_BIT_MASK
#define Col_5__BYP CYREG_PRT0_BYP
#define Col_5__CTL CYREG_PRT0_CTL
#define Col_5__DM0 CYREG_PRT0_DM0
#define Col_5__DM1 CYREG_PRT0_DM1
#define Col_5__DM2 CYREG_PRT0_DM2
#define Col_5__DR CYREG_PRT0_DR
#define Col_5__INP_DIS CYREG_PRT0_INP_DIS
#define Col_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Col_5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Col_5__LCD_EN CYREG_PRT0_LCD_EN
#define Col_5__MASK 0x20u
#define Col_5__PORT 0u
#define Col_5__PRT CYREG_PRT0_PRT
#define Col_5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Col_5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Col_5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Col_5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Col_5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Col_5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Col_5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Col_5__PS CYREG_PRT0_PS
#define Col_5__SHIFT 5
#define Col_5__SLW CYREG_PRT0_SLW

/* Col_6 */
#define Col_6__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Col_6__0__MASK 0x40u
#define Col_6__0__PC CYREG_PRT0_PC6
#define Col_6__0__PORT 0u
#define Col_6__0__SHIFT 6
#define Col_6__AG CYREG_PRT0_AG
#define Col_6__AMUX CYREG_PRT0_AMUX
#define Col_6__BIE CYREG_PRT0_BIE
#define Col_6__BIT_MASK CYREG_PRT0_BIT_MASK
#define Col_6__BYP CYREG_PRT0_BYP
#define Col_6__CTL CYREG_PRT0_CTL
#define Col_6__DM0 CYREG_PRT0_DM0
#define Col_6__DM1 CYREG_PRT0_DM1
#define Col_6__DM2 CYREG_PRT0_DM2
#define Col_6__DR CYREG_PRT0_DR
#define Col_6__INP_DIS CYREG_PRT0_INP_DIS
#define Col_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Col_6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Col_6__LCD_EN CYREG_PRT0_LCD_EN
#define Col_6__MASK 0x40u
#define Col_6__PORT 0u
#define Col_6__PRT CYREG_PRT0_PRT
#define Col_6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Col_6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Col_6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Col_6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Col_6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Col_6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Col_6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Col_6__PS CYREG_PRT0_PS
#define Col_6__SHIFT 6
#define Col_6__SLW CYREG_PRT0_SLW

/* Col_7 */
#define Col_7__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Col_7__0__MASK 0x80u
#define Col_7__0__PC CYREG_PRT0_PC7
#define Col_7__0__PORT 0u
#define Col_7__0__SHIFT 7
#define Col_7__AG CYREG_PRT0_AG
#define Col_7__AMUX CYREG_PRT0_AMUX
#define Col_7__BIE CYREG_PRT0_BIE
#define Col_7__BIT_MASK CYREG_PRT0_BIT_MASK
#define Col_7__BYP CYREG_PRT0_BYP
#define Col_7__CTL CYREG_PRT0_CTL
#define Col_7__DM0 CYREG_PRT0_DM0
#define Col_7__DM1 CYREG_PRT0_DM1
#define Col_7__DM2 CYREG_PRT0_DM2
#define Col_7__DR CYREG_PRT0_DR
#define Col_7__INP_DIS CYREG_PRT0_INP_DIS
#define Col_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Col_7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Col_7__LCD_EN CYREG_PRT0_LCD_EN
#define Col_7__MASK 0x80u
#define Col_7__PORT 0u
#define Col_7__PRT CYREG_PRT0_PRT
#define Col_7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Col_7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Col_7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Col_7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Col_7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Col_7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Col_7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Col_7__PS CYREG_PRT0_PS
#define Col_7__SHIFT 7
#define Col_7__SLW CYREG_PRT0_SLW

/* Col_8 */
#define Col_8__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Col_8__0__MASK 0x01u
#define Col_8__0__PC CYREG_PRT4_PC0
#define Col_8__0__PORT 4u
#define Col_8__0__SHIFT 0
#define Col_8__AG CYREG_PRT4_AG
#define Col_8__AMUX CYREG_PRT4_AMUX
#define Col_8__BIE CYREG_PRT4_BIE
#define Col_8__BIT_MASK CYREG_PRT4_BIT_MASK
#define Col_8__BYP CYREG_PRT4_BYP
#define Col_8__CTL CYREG_PRT4_CTL
#define Col_8__DM0 CYREG_PRT4_DM0
#define Col_8__DM1 CYREG_PRT4_DM1
#define Col_8__DM2 CYREG_PRT4_DM2
#define Col_8__DR CYREG_PRT4_DR
#define Col_8__INP_DIS CYREG_PRT4_INP_DIS
#define Col_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Col_8__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Col_8__LCD_EN CYREG_PRT4_LCD_EN
#define Col_8__MASK 0x01u
#define Col_8__PORT 4u
#define Col_8__PRT CYREG_PRT4_PRT
#define Col_8__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Col_8__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Col_8__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Col_8__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Col_8__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Col_8__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Col_8__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Col_8__PS CYREG_PRT4_PS
#define Col_8__SHIFT 0
#define Col_8__SLW CYREG_PRT4_SLW

/* Col_9 */
#define Col_9__0__INTTYPE CYREG_PICU4_INTTYPE1
#define Col_9__0__MASK 0x02u
#define Col_9__0__PC CYREG_PRT4_PC1
#define Col_9__0__PORT 4u
#define Col_9__0__SHIFT 1
#define Col_9__AG CYREG_PRT4_AG
#define Col_9__AMUX CYREG_PRT4_AMUX
#define Col_9__BIE CYREG_PRT4_BIE
#define Col_9__BIT_MASK CYREG_PRT4_BIT_MASK
#define Col_9__BYP CYREG_PRT4_BYP
#define Col_9__CTL CYREG_PRT4_CTL
#define Col_9__DM0 CYREG_PRT4_DM0
#define Col_9__DM1 CYREG_PRT4_DM1
#define Col_9__DM2 CYREG_PRT4_DM2
#define Col_9__DR CYREG_PRT4_DR
#define Col_9__INP_DIS CYREG_PRT4_INP_DIS
#define Col_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Col_9__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Col_9__LCD_EN CYREG_PRT4_LCD_EN
#define Col_9__MASK 0x02u
#define Col_9__PORT 4u
#define Col_9__PRT CYREG_PRT4_PRT
#define Col_9__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Col_9__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Col_9__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Col_9__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Col_9__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Col_9__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Col_9__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Col_9__PS CYREG_PRT4_PS
#define Col_9__SHIFT 1
#define Col_9__SLW CYREG_PRT4_SLW

/* Dir_1 */
#define Dir_1__0__INTTYPE CYREG_PICU6_INTTYPE2
#define Dir_1__0__MASK 0x04u
#define Dir_1__0__PC CYREG_PRT6_PC2
#define Dir_1__0__PORT 6u
#define Dir_1__0__SHIFT 2
#define Dir_1__AG CYREG_PRT6_AG
#define Dir_1__AMUX CYREG_PRT6_AMUX
#define Dir_1__BIE CYREG_PRT6_BIE
#define Dir_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Dir_1__BYP CYREG_PRT6_BYP
#define Dir_1__CTL CYREG_PRT6_CTL
#define Dir_1__DM0 CYREG_PRT6_DM0
#define Dir_1__DM1 CYREG_PRT6_DM1
#define Dir_1__DM2 CYREG_PRT6_DM2
#define Dir_1__DR CYREG_PRT6_DR
#define Dir_1__INP_DIS CYREG_PRT6_INP_DIS
#define Dir_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Dir_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Dir_1__LCD_EN CYREG_PRT6_LCD_EN
#define Dir_1__MASK 0x04u
#define Dir_1__PORT 6u
#define Dir_1__PRT CYREG_PRT6_PRT
#define Dir_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Dir_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Dir_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Dir_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Dir_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Dir_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Dir_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Dir_1__PS CYREG_PRT6_PS
#define Dir_1__SHIFT 2
#define Dir_1__SLW CYREG_PRT6_SLW

/* Dir_2 */
#define Dir_2__0__INTTYPE CYREG_PICU6_INTTYPE5
#define Dir_2__0__MASK 0x20u
#define Dir_2__0__PC CYREG_PRT6_PC5
#define Dir_2__0__PORT 6u
#define Dir_2__0__SHIFT 5
#define Dir_2__AG CYREG_PRT6_AG
#define Dir_2__AMUX CYREG_PRT6_AMUX
#define Dir_2__BIE CYREG_PRT6_BIE
#define Dir_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Dir_2__BYP CYREG_PRT6_BYP
#define Dir_2__CTL CYREG_PRT6_CTL
#define Dir_2__DM0 CYREG_PRT6_DM0
#define Dir_2__DM1 CYREG_PRT6_DM1
#define Dir_2__DM2 CYREG_PRT6_DM2
#define Dir_2__DR CYREG_PRT6_DR
#define Dir_2__INP_DIS CYREG_PRT6_INP_DIS
#define Dir_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Dir_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Dir_2__LCD_EN CYREG_PRT6_LCD_EN
#define Dir_2__MASK 0x20u
#define Dir_2__PORT 6u
#define Dir_2__PRT CYREG_PRT6_PRT
#define Dir_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Dir_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Dir_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Dir_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Dir_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Dir_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Dir_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Dir_2__PS CYREG_PRT6_PS
#define Dir_2__SHIFT 5
#define Dir_2__SLW CYREG_PRT6_SLW

/* En_Sw */
#define En_Sw__0__INTTYPE CYREG_PICU12_INTTYPE0
#define En_Sw__0__MASK 0x01u
#define En_Sw__0__PC CYREG_PRT12_PC0
#define En_Sw__0__PORT 12u
#define En_Sw__0__SHIFT 0
#define En_Sw__AG CYREG_PRT12_AG
#define En_Sw__BIE CYREG_PRT12_BIE
#define En_Sw__BIT_MASK CYREG_PRT12_BIT_MASK
#define En_Sw__BYP CYREG_PRT12_BYP
#define En_Sw__DM0 CYREG_PRT12_DM0
#define En_Sw__DM1 CYREG_PRT12_DM1
#define En_Sw__DM2 CYREG_PRT12_DM2
#define En_Sw__DR CYREG_PRT12_DR
#define En_Sw__INP_DIS CYREG_PRT12_INP_DIS
#define En_Sw__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define En_Sw__MASK 0x01u
#define En_Sw__PORT 12u
#define En_Sw__PRT CYREG_PRT12_PRT
#define En_Sw__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define En_Sw__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define En_Sw__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define En_Sw__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define En_Sw__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define En_Sw__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define En_Sw__PS CYREG_PRT12_PS
#define En_Sw__SHIFT 0
#define En_Sw__SIO_CFG CYREG_PRT12_SIO_CFG
#define En_Sw__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define En_Sw__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define En_Sw__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define En_Sw__SLW CYREG_PRT12_SLW

/* Lim_1 */
#define Lim_1__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Lim_1__0__MASK 0x40u
#define Lim_1__0__PC CYREG_PRT6_PC6
#define Lim_1__0__PORT 6u
#define Lim_1__0__SHIFT 6
#define Lim_1__AG CYREG_PRT6_AG
#define Lim_1__AMUX CYREG_PRT6_AMUX
#define Lim_1__BIE CYREG_PRT6_BIE
#define Lim_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Lim_1__BYP CYREG_PRT6_BYP
#define Lim_1__CTL CYREG_PRT6_CTL
#define Lim_1__DM0 CYREG_PRT6_DM0
#define Lim_1__DM1 CYREG_PRT6_DM1
#define Lim_1__DM2 CYREG_PRT6_DM2
#define Lim_1__DR CYREG_PRT6_DR
#define Lim_1__INP_DIS CYREG_PRT6_INP_DIS
#define Lim_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Lim_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Lim_1__LCD_EN CYREG_PRT6_LCD_EN
#define Lim_1__MASK 0x40u
#define Lim_1__PORT 6u
#define Lim_1__PRT CYREG_PRT6_PRT
#define Lim_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Lim_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Lim_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Lim_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Lim_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Lim_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Lim_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Lim_1__PS CYREG_PRT6_PS
#define Lim_1__SHIFT 6
#define Lim_1__SLW CYREG_PRT6_SLW

/* Lim_2 */
#define Lim_2__0__INTTYPE CYREG_PICU6_INTTYPE7
#define Lim_2__0__MASK 0x80u
#define Lim_2__0__PC CYREG_PRT6_PC7
#define Lim_2__0__PORT 6u
#define Lim_2__0__SHIFT 7
#define Lim_2__AG CYREG_PRT6_AG
#define Lim_2__AMUX CYREG_PRT6_AMUX
#define Lim_2__BIE CYREG_PRT6_BIE
#define Lim_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Lim_2__BYP CYREG_PRT6_BYP
#define Lim_2__CTL CYREG_PRT6_CTL
#define Lim_2__DM0 CYREG_PRT6_DM0
#define Lim_2__DM1 CYREG_PRT6_DM1
#define Lim_2__DM2 CYREG_PRT6_DM2
#define Lim_2__DR CYREG_PRT6_DR
#define Lim_2__INP_DIS CYREG_PRT6_INP_DIS
#define Lim_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Lim_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Lim_2__LCD_EN CYREG_PRT6_LCD_EN
#define Lim_2__MASK 0x80u
#define Lim_2__PORT 6u
#define Lim_2__PRT CYREG_PRT6_PRT
#define Lim_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Lim_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Lim_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Lim_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Lim_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Lim_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Lim_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Lim_2__PS CYREG_PRT6_PS
#define Lim_2__SHIFT 7
#define Lim_2__SLW CYREG_PRT6_SLW

/* Slp_1 */
#define Slp_1__0__INTTYPE CYREG_PICU6_INTTYPE0
#define Slp_1__0__MASK 0x01u
#define Slp_1__0__PC CYREG_PRT6_PC0
#define Slp_1__0__PORT 6u
#define Slp_1__0__SHIFT 0
#define Slp_1__AG CYREG_PRT6_AG
#define Slp_1__AMUX CYREG_PRT6_AMUX
#define Slp_1__BIE CYREG_PRT6_BIE
#define Slp_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Slp_1__BYP CYREG_PRT6_BYP
#define Slp_1__CTL CYREG_PRT6_CTL
#define Slp_1__DM0 CYREG_PRT6_DM0
#define Slp_1__DM1 CYREG_PRT6_DM1
#define Slp_1__DM2 CYREG_PRT6_DM2
#define Slp_1__DR CYREG_PRT6_DR
#define Slp_1__INP_DIS CYREG_PRT6_INP_DIS
#define Slp_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Slp_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Slp_1__LCD_EN CYREG_PRT6_LCD_EN
#define Slp_1__MASK 0x01u
#define Slp_1__PORT 6u
#define Slp_1__PRT CYREG_PRT6_PRT
#define Slp_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Slp_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Slp_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Slp_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Slp_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Slp_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Slp_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Slp_1__PS CYREG_PRT6_PS
#define Slp_1__SHIFT 0
#define Slp_1__SLW CYREG_PRT6_SLW

/* Slp_2 */
#define Slp_2__0__INTTYPE CYREG_PICU6_INTTYPE3
#define Slp_2__0__MASK 0x08u
#define Slp_2__0__PC CYREG_PRT6_PC3
#define Slp_2__0__PORT 6u
#define Slp_2__0__SHIFT 3
#define Slp_2__AG CYREG_PRT6_AG
#define Slp_2__AMUX CYREG_PRT6_AMUX
#define Slp_2__BIE CYREG_PRT6_BIE
#define Slp_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Slp_2__BYP CYREG_PRT6_BYP
#define Slp_2__CTL CYREG_PRT6_CTL
#define Slp_2__DM0 CYREG_PRT6_DM0
#define Slp_2__DM1 CYREG_PRT6_DM1
#define Slp_2__DM2 CYREG_PRT6_DM2
#define Slp_2__DR CYREG_PRT6_DR
#define Slp_2__INP_DIS CYREG_PRT6_INP_DIS
#define Slp_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Slp_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Slp_2__LCD_EN CYREG_PRT6_LCD_EN
#define Slp_2__MASK 0x08u
#define Slp_2__PORT 6u
#define Slp_2__PRT CYREG_PRT6_PRT
#define Slp_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Slp_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Slp_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Slp_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Slp_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Slp_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Slp_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Slp_2__PS CYREG_PRT6_PS
#define Slp_2__SHIFT 3
#define Slp_2__SLW CYREG_PRT6_SLW

/* Stp_1 */
#define Stp_1__0__INTTYPE CYREG_PICU6_INTTYPE1
#define Stp_1__0__MASK 0x02u
#define Stp_1__0__PC CYREG_PRT6_PC1
#define Stp_1__0__PORT 6u
#define Stp_1__0__SHIFT 1
#define Stp_1__AG CYREG_PRT6_AG
#define Stp_1__AMUX CYREG_PRT6_AMUX
#define Stp_1__BIE CYREG_PRT6_BIE
#define Stp_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Stp_1__BYP CYREG_PRT6_BYP
#define Stp_1__CTL CYREG_PRT6_CTL
#define Stp_1__DM0 CYREG_PRT6_DM0
#define Stp_1__DM1 CYREG_PRT6_DM1
#define Stp_1__DM2 CYREG_PRT6_DM2
#define Stp_1__DR CYREG_PRT6_DR
#define Stp_1__INP_DIS CYREG_PRT6_INP_DIS
#define Stp_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Stp_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Stp_1__LCD_EN CYREG_PRT6_LCD_EN
#define Stp_1__MASK 0x02u
#define Stp_1__PORT 6u
#define Stp_1__PRT CYREG_PRT6_PRT
#define Stp_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Stp_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Stp_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Stp_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Stp_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Stp_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Stp_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Stp_1__PS CYREG_PRT6_PS
#define Stp_1__SHIFT 1
#define Stp_1__SLW CYREG_PRT6_SLW

/* Stp_2 */
#define Stp_2__0__INTTYPE CYREG_PICU6_INTTYPE4
#define Stp_2__0__MASK 0x10u
#define Stp_2__0__PC CYREG_PRT6_PC4
#define Stp_2__0__PORT 6u
#define Stp_2__0__SHIFT 4
#define Stp_2__AG CYREG_PRT6_AG
#define Stp_2__AMUX CYREG_PRT6_AMUX
#define Stp_2__BIE CYREG_PRT6_BIE
#define Stp_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Stp_2__BYP CYREG_PRT6_BYP
#define Stp_2__CTL CYREG_PRT6_CTL
#define Stp_2__DM0 CYREG_PRT6_DM0
#define Stp_2__DM1 CYREG_PRT6_DM1
#define Stp_2__DM2 CYREG_PRT6_DM2
#define Stp_2__DR CYREG_PRT6_DR
#define Stp_2__INP_DIS CYREG_PRT6_INP_DIS
#define Stp_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Stp_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Stp_2__LCD_EN CYREG_PRT6_LCD_EN
#define Stp_2__MASK 0x10u
#define Stp_2__PORT 6u
#define Stp_2__PRT CYREG_PRT6_PRT
#define Stp_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Stp_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Stp_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Stp_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Stp_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Stp_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Stp_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Stp_2__PS CYREG_PRT6_PS
#define Stp_2__SHIFT 4
#define Stp_2__SLW CYREG_PRT6_SLW

/* Col_10 */
#define Col_10__0__INTTYPE CYREG_PICU4_INTTYPE2
#define Col_10__0__MASK 0x04u
#define Col_10__0__PC CYREG_PRT4_PC2
#define Col_10__0__PORT 4u
#define Col_10__0__SHIFT 2
#define Col_10__AG CYREG_PRT4_AG
#define Col_10__AMUX CYREG_PRT4_AMUX
#define Col_10__BIE CYREG_PRT4_BIE
#define Col_10__BIT_MASK CYREG_PRT4_BIT_MASK
#define Col_10__BYP CYREG_PRT4_BYP
#define Col_10__CTL CYREG_PRT4_CTL
#define Col_10__DM0 CYREG_PRT4_DM0
#define Col_10__DM1 CYREG_PRT4_DM1
#define Col_10__DM2 CYREG_PRT4_DM2
#define Col_10__DR CYREG_PRT4_DR
#define Col_10__INP_DIS CYREG_PRT4_INP_DIS
#define Col_10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Col_10__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Col_10__LCD_EN CYREG_PRT4_LCD_EN
#define Col_10__MASK 0x04u
#define Col_10__PORT 4u
#define Col_10__PRT CYREG_PRT4_PRT
#define Col_10__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Col_10__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Col_10__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Col_10__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Col_10__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Col_10__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Col_10__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Col_10__PS CYREG_PRT4_PS
#define Col_10__SHIFT 2
#define Col_10__SLW CYREG_PRT4_SLW

/* Col_11 */
#define Col_11__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Col_11__0__MASK 0x08u
#define Col_11__0__PC CYREG_PRT4_PC3
#define Col_11__0__PORT 4u
#define Col_11__0__SHIFT 3
#define Col_11__AG CYREG_PRT4_AG
#define Col_11__AMUX CYREG_PRT4_AMUX
#define Col_11__BIE CYREG_PRT4_BIE
#define Col_11__BIT_MASK CYREG_PRT4_BIT_MASK
#define Col_11__BYP CYREG_PRT4_BYP
#define Col_11__CTL CYREG_PRT4_CTL
#define Col_11__DM0 CYREG_PRT4_DM0
#define Col_11__DM1 CYREG_PRT4_DM1
#define Col_11__DM2 CYREG_PRT4_DM2
#define Col_11__DR CYREG_PRT4_DR
#define Col_11__INP_DIS CYREG_PRT4_INP_DIS
#define Col_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Col_11__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Col_11__LCD_EN CYREG_PRT4_LCD_EN
#define Col_11__MASK 0x08u
#define Col_11__PORT 4u
#define Col_11__PRT CYREG_PRT4_PRT
#define Col_11__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Col_11__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Col_11__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Col_11__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Col_11__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Col_11__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Col_11__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Col_11__PS CYREG_PRT4_PS
#define Col_11__SHIFT 3
#define Col_11__SLW CYREG_PRT4_SLW

/* Esp_Rx */
#define Esp_Rx__0__INTTYPE CYREG_PICU5_INTTYPE1
#define Esp_Rx__0__MASK 0x02u
#define Esp_Rx__0__PC CYREG_PRT5_PC1
#define Esp_Rx__0__PORT 5u
#define Esp_Rx__0__SHIFT 1
#define Esp_Rx__AG CYREG_PRT5_AG
#define Esp_Rx__AMUX CYREG_PRT5_AMUX
#define Esp_Rx__BIE CYREG_PRT5_BIE
#define Esp_Rx__BIT_MASK CYREG_PRT5_BIT_MASK
#define Esp_Rx__BYP CYREG_PRT5_BYP
#define Esp_Rx__CTL CYREG_PRT5_CTL
#define Esp_Rx__DM0 CYREG_PRT5_DM0
#define Esp_Rx__DM1 CYREG_PRT5_DM1
#define Esp_Rx__DM2 CYREG_PRT5_DM2
#define Esp_Rx__DR CYREG_PRT5_DR
#define Esp_Rx__INP_DIS CYREG_PRT5_INP_DIS
#define Esp_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Esp_Rx__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Esp_Rx__LCD_EN CYREG_PRT5_LCD_EN
#define Esp_Rx__MASK 0x02u
#define Esp_Rx__PORT 5u
#define Esp_Rx__PRT CYREG_PRT5_PRT
#define Esp_Rx__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Esp_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Esp_Rx__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Esp_Rx__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Esp_Rx__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Esp_Rx__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Esp_Rx__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Esp_Rx__PS CYREG_PRT5_PS
#define Esp_Rx__SHIFT 1
#define Esp_Rx__SLW CYREG_PRT5_SLW

/* Esp_Tx */
#define Esp_Tx__0__INTTYPE CYREG_PICU5_INTTYPE0
#define Esp_Tx__0__MASK 0x01u
#define Esp_Tx__0__PC CYREG_PRT5_PC0
#define Esp_Tx__0__PORT 5u
#define Esp_Tx__0__SHIFT 0
#define Esp_Tx__AG CYREG_PRT5_AG
#define Esp_Tx__AMUX CYREG_PRT5_AMUX
#define Esp_Tx__BIE CYREG_PRT5_BIE
#define Esp_Tx__BIT_MASK CYREG_PRT5_BIT_MASK
#define Esp_Tx__BYP CYREG_PRT5_BYP
#define Esp_Tx__CTL CYREG_PRT5_CTL
#define Esp_Tx__DM0 CYREG_PRT5_DM0
#define Esp_Tx__DM1 CYREG_PRT5_DM1
#define Esp_Tx__DM2 CYREG_PRT5_DM2
#define Esp_Tx__DR CYREG_PRT5_DR
#define Esp_Tx__INP_DIS CYREG_PRT5_INP_DIS
#define Esp_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Esp_Tx__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Esp_Tx__LCD_EN CYREG_PRT5_LCD_EN
#define Esp_Tx__MASK 0x01u
#define Esp_Tx__PORT 5u
#define Esp_Tx__PRT CYREG_PRT5_PRT
#define Esp_Tx__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Esp_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Esp_Tx__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Esp_Tx__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Esp_Tx__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Esp_Tx__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Esp_Tx__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Esp_Tx__PS CYREG_PRT5_PS
#define Esp_Tx__SHIFT 0
#define Esp_Tx__SLW CYREG_PRT5_SLW

/* Esp_Rst */
#define Esp_Rst__0__INTTYPE CYREG_PICU5_INTTYPE2
#define Esp_Rst__0__MASK 0x04u
#define Esp_Rst__0__PC CYREG_PRT5_PC2
#define Esp_Rst__0__PORT 5u
#define Esp_Rst__0__SHIFT 2
#define Esp_Rst__AG CYREG_PRT5_AG
#define Esp_Rst__AMUX CYREG_PRT5_AMUX
#define Esp_Rst__BIE CYREG_PRT5_BIE
#define Esp_Rst__BIT_MASK CYREG_PRT5_BIT_MASK
#define Esp_Rst__BYP CYREG_PRT5_BYP
#define Esp_Rst__CTL CYREG_PRT5_CTL
#define Esp_Rst__DM0 CYREG_PRT5_DM0
#define Esp_Rst__DM1 CYREG_PRT5_DM1
#define Esp_Rst__DM2 CYREG_PRT5_DM2
#define Esp_Rst__DR CYREG_PRT5_DR
#define Esp_Rst__INP_DIS CYREG_PRT5_INP_DIS
#define Esp_Rst__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Esp_Rst__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Esp_Rst__LCD_EN CYREG_PRT5_LCD_EN
#define Esp_Rst__MASK 0x04u
#define Esp_Rst__PORT 5u
#define Esp_Rst__PRT CYREG_PRT5_PRT
#define Esp_Rst__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Esp_Rst__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Esp_Rst__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Esp_Rst__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Esp_Rst__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Esp_Rst__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Esp_Rst__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Esp_Rst__PS CYREG_PRT5_PS
#define Esp_Rst__SHIFT 2
#define Esp_Rst__SLW CYREG_PRT5_SLW

/* Debug_Rx */
#define Debug_Rx__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Debug_Rx__0__MASK 0x80u
#define Debug_Rx__0__PC CYREG_PRT1_PC7
#define Debug_Rx__0__PORT 1u
#define Debug_Rx__0__SHIFT 7
#define Debug_Rx__AG CYREG_PRT1_AG
#define Debug_Rx__AMUX CYREG_PRT1_AMUX
#define Debug_Rx__BIE CYREG_PRT1_BIE
#define Debug_Rx__BIT_MASK CYREG_PRT1_BIT_MASK
#define Debug_Rx__BYP CYREG_PRT1_BYP
#define Debug_Rx__CTL CYREG_PRT1_CTL
#define Debug_Rx__DM0 CYREG_PRT1_DM0
#define Debug_Rx__DM1 CYREG_PRT1_DM1
#define Debug_Rx__DM2 CYREG_PRT1_DM2
#define Debug_Rx__DR CYREG_PRT1_DR
#define Debug_Rx__INP_DIS CYREG_PRT1_INP_DIS
#define Debug_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Debug_Rx__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Debug_Rx__LCD_EN CYREG_PRT1_LCD_EN
#define Debug_Rx__MASK 0x80u
#define Debug_Rx__PORT 1u
#define Debug_Rx__PRT CYREG_PRT1_PRT
#define Debug_Rx__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Debug_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Debug_Rx__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Debug_Rx__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Debug_Rx__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Debug_Rx__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Debug_Rx__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Debug_Rx__PS CYREG_PRT1_PS
#define Debug_Rx__SHIFT 7
#define Debug_Rx__SLW CYREG_PRT1_SLW

/* Debug_Tx */
#define Debug_Tx__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Debug_Tx__0__MASK 0x40u
#define Debug_Tx__0__PC CYREG_PRT1_PC6
#define Debug_Tx__0__PORT 1u
#define Debug_Tx__0__SHIFT 6
#define Debug_Tx__AG CYREG_PRT1_AG
#define Debug_Tx__AMUX CYREG_PRT1_AMUX
#define Debug_Tx__BIE CYREG_PRT1_BIE
#define Debug_Tx__BIT_MASK CYREG_PRT1_BIT_MASK
#define Debug_Tx__BYP CYREG_PRT1_BYP
#define Debug_Tx__CTL CYREG_PRT1_CTL
#define Debug_Tx__DM0 CYREG_PRT1_DM0
#define Debug_Tx__DM1 CYREG_PRT1_DM1
#define Debug_Tx__DM2 CYREG_PRT1_DM2
#define Debug_Tx__DR CYREG_PRT1_DR
#define Debug_Tx__INP_DIS CYREG_PRT1_INP_DIS
#define Debug_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Debug_Tx__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Debug_Tx__LCD_EN CYREG_PRT1_LCD_EN
#define Debug_Tx__MASK 0x40u
#define Debug_Tx__PORT 1u
#define Debug_Tx__PRT CYREG_PRT1_PRT
#define Debug_Tx__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Debug_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Debug_Tx__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Debug_Tx__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Debug_Tx__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Debug_Tx__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Debug_Tx__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Debug_Tx__PS CYREG_PRT1_PS
#define Debug_Tx__SHIFT 6
#define Debug_Tx__SLW CYREG_PRT1_SLW

/* Esp_UART_BUART */
#define Esp_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Esp_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Esp_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Esp_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Esp_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Esp_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Esp_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Esp_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Esp_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Esp_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Esp_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB10_CTL
#define Esp_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Esp_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB10_CTL
#define Esp_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Esp_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Esp_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Esp_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB10_MSK
#define Esp_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Esp_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Esp_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB10_MSK
#define Esp_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Esp_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Esp_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Esp_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define Esp_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define Esp_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB10_ST
#define Esp_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Esp_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Esp_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Esp_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Esp_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Esp_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Esp_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Esp_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Esp_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define Esp_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define Esp_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Esp_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define Esp_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define Esp_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Esp_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Esp_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define Esp_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define Esp_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Esp_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Esp_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Esp_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Esp_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define Esp_UART_BUART_sRX_RxSts__3__POS 3
#define Esp_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define Esp_UART_BUART_sRX_RxSts__4__POS 4
#define Esp_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define Esp_UART_BUART_sRX_RxSts__5__POS 5
#define Esp_UART_BUART_sRX_RxSts__MASK 0x38u
#define Esp_UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define Esp_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Esp_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define Esp_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Esp_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Esp_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Esp_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Esp_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Esp_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Esp_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Esp_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Esp_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define Esp_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define Esp_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Esp_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define Esp_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define Esp_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Esp_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Esp_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define Esp_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define Esp_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define Esp_UART_BUART_sTX_TxSts__0__POS 0
#define Esp_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define Esp_UART_BUART_sTX_TxSts__1__POS 1
#define Esp_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Esp_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define Esp_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define Esp_UART_BUART_sTX_TxSts__2__POS 2
#define Esp_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define Esp_UART_BUART_sTX_TxSts__3__POS 3
#define Esp_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define Esp_UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define Esp_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Esp_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST

/* Esp_UART_IntClock */
#define Esp_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Esp_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Esp_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Esp_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Esp_UART_IntClock__INDEX 0x00u
#define Esp_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Esp_UART_IntClock__PM_ACT_MSK 0x01u
#define Esp_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Esp_UART_IntClock__PM_STBY_MSK 0x01u

/* Esp_UART_RXInternalInterrupt */
#define Esp_UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Esp_UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Esp_UART_RXInternalInterrupt__INTC_MASK 0x04u
#define Esp_UART_RXInternalInterrupt__INTC_NUMBER 2u
#define Esp_UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define Esp_UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Esp_UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Esp_UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Esp_UART_TXInternalInterrupt */
#define Esp_UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Esp_UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Esp_UART_TXInternalInterrupt__INTC_MASK 0x08u
#define Esp_UART_TXInternalInterrupt__INTC_NUMBER 3u
#define Esp_UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define Esp_UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define Esp_UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Esp_UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Debug_UART_BUART */
#define Debug_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Debug_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define Debug_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Debug_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define Debug_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Debug_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Debug_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Debug_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define Debug_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define Debug_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Debug_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Debug_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Debug_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define Debug_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define Debug_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define Debug_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define Debug_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define Debug_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define Debug_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define Debug_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define Debug_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define Debug_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Debug_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define Debug_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define Debug_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define Debug_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Debug_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Debug_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Debug_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define Debug_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define Debug_UART_BUART_sRX_RxSts__3__POS 3
#define Debug_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define Debug_UART_BUART_sRX_RxSts__4__POS 4
#define Debug_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define Debug_UART_BUART_sRX_RxSts__5__POS 5
#define Debug_UART_BUART_sRX_RxSts__MASK 0x38u
#define Debug_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define Debug_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Debug_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB09_A0
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB09_A1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB09_D0
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB09_D1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB09_F0
#define Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB09_F1
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Debug_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Debug_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define Debug_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define Debug_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Debug_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define Debug_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define Debug_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Debug_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Debug_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define Debug_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define Debug_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define Debug_UART_BUART_sTX_TxSts__0__POS 0
#define Debug_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define Debug_UART_BUART_sTX_TxSts__1__POS 1
#define Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Debug_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define Debug_UART_BUART_sTX_TxSts__2__POS 2
#define Debug_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define Debug_UART_BUART_sTX_TxSts__3__POS 3
#define Debug_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define Debug_UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB09_MSK
#define Debug_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Debug_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB09_ST

/* Debug_UART_IntClock */
#define Debug_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Debug_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Debug_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Debug_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Debug_UART_IntClock__INDEX 0x01u
#define Debug_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Debug_UART_IntClock__PM_ACT_MSK 0x02u
#define Debug_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Debug_UART_IntClock__PM_STBY_MSK 0x02u

/* Debug_UART_RXInternalInterrupt */
#define Debug_UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Debug_UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Debug_UART_RXInternalInterrupt__INTC_MASK 0x01u
#define Debug_UART_RXInternalInterrupt__INTC_NUMBER 0u
#define Debug_UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define Debug_UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Debug_UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Debug_UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Debug_UART_TXInternalInterrupt */
#define Debug_UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Debug_UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Debug_UART_TXInternalInterrupt__INTC_MASK 0x02u
#define Debug_UART_TXInternalInterrupt__INTC_NUMBER 1u
#define Debug_UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define Debug_UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Debug_UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Debug_UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "Bootloader"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_BOOTLOADER_APPLICATIONS 1u
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define CYDEV_BOOTLOADER_IO_COMP_Debug_UART 2
#define CyBtldr_Debug_UART CYDEV_BOOTLOADER_IO_COMP_Debug_UART
#define CYDEV_BOOTLOADER_IO_COMP CYDEV_BOOTLOADER_IO_COMP_Debug_UART
#define CYDEV_BOOTLOADER_IO_COMP_Esp_UART 1
#define CyBtldr_Esp_UART CYDEV_BOOTLOADER_IO_COMP_Esp_UART
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E15F069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 1
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 1

#endif /* INCLUDED_CYFITTER_H */
