<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)</text>
<text>Date: Thu Mar 27 14:09:25 2025
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>-40:25:100</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>No</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>Filterwheel</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>32</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>3586</cell>
 <cell>12084</cell>
 <cell>29.68</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>2877</cell>
 <cell>12084</cell>
 <cell>23.81</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>252</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>68</cell>
 <cell>84</cell>
 <cell>80.95</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>68</cell>
 <cell>84</cell>
 <cell>80.95</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>37</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>12</cell>
 <cell>21</cell>
 <cell>57.14</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>8</cell>
 <cell>8</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>2</cell>
 <cell>2</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>3154</cell>
 <cell>2445</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>432</cell>
 <cell>432</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>3586</cell>
 <cell>2877</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>5</cell>
 <cell>9</cell>
</row>
<row>
 <cell>7</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>4</cell>
</row>
<row>
 <cell>9</cell>
 <cell>7</cell>
</row>
<row>
 <cell>10</cell>
 <cell>13</cell>
</row>
<row>
 <cell>11</cell>
 <cell>12</cell>
</row>
<row>
 <cell>12</cell>
 <cell>12</cell>
</row>
<row>
 <cell>17</cell>
 <cell>6</cell>
</row>
<row>
 <cell>20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>31</cell>
 <cell>1</cell>
</row>
<row>
 <cell>32</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>67</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>22</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>46</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 22</cell>
 <cell> 46</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2181</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_C0_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>32</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Filterwheel_sb_0/GL0_INST</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/UartClk3</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/UartClkUsb</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/UartUsbRxBitClockDiv/div_i_inferred_clock_RNIILC9/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/UartClk0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/UartClk2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/UartClkGps</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/UartClk1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>816</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/ResetSteps_i_RNIDTSH</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/ResetSteps_i_RNIDTSH</cell>
</row>
<row>
 <cell>330</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RamBusAddress_i[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O</cell>
</row>
<row>
 <cell>240</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RegisterSpace/N_2661</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/un94_readreq_0_a3_0_a2_1</cell>
</row>
<row>
 <cell>152</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/BootupReset/shot_i_rep_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/BootupReset/shot_i_rep</cell>
</row>
<row>
 <cell>123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Uart1FifoReset_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/Uart1FifoReset_i</cell>
</row>
<row>
 <cell>123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Uart2FifoReset_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/Uart2FifoReset_i</cell>
</row>
<row>
 <cell>123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Uart0FifoReset_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/Uart0FifoReset_i</cell>
</row>
<row>
 <cell>123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/UartGpsFifoReset_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/UartGpsFifoReset_i</cell>
</row>
<row>
 <cell>123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Uart3FifoReset_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/Uart3FifoReset_i</cell>
</row>
<row>
 <cell>123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/UartUsbFifoReset_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/UartUsbFifoReset_i</cell>
</row>
<row>
 <cell>92</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Address[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/GenRamAddrBus.8.IBUF_RamAddr_i/O</cell>
</row>
<row>
 <cell>87</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RegisterSpace/N_2657</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/un1_serialnumber_0_iv_0_0_a2_7[20]</cell>
</row>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RegisterSpace/N_583</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/un1_rst_1_i_a2_0_a2</cell>
</row>
<row>
 <cell>75</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/O</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/GenRamAddrBus.2.IBUF_RamAddr_i/O</cell>
</row>
<row>
 <cell>60</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RegisterSpace/N_2171</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/un22_readreq_0_a2_1_o2</cell>
</row>
<row>
 <cell>59</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RegisterSpace/N_2668</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/un134_readreq_0_a3_0_a2_1</cell>
</row>
<row>
 <cell>58</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Address[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/GenRamAddrBus.7.IBUF_RamAddr_i/O</cell>
</row>
<row>
 <cell>58</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Address[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/GenRamAddrBus.3.IBUF_RamAddr_i/O</cell>
</row>
<row>
 <cell>56</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RegisterSpace/N_2680</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/un1_serialnumber_1_iv_i_0_0_a2_13[25]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[15]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[15]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[14]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[14]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[13]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[13]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[12]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[12]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[11]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[11]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[10]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[10]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[9]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[9]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[8]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[7]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[6]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[5]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[4]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[3]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>816</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/ResetSteps_i_RNIDTSH</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/ResetSteps_i_RNIDTSH</cell>
</row>
<row>
 <cell>330</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RamBusAddress_i[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O</cell>
</row>
<row>
 <cell>240</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RegisterSpace/N_2661</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/un94_readreq_0_a3_0_a2_1</cell>
</row>
<row>
 <cell>152</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/BootupReset/shot_i_rep_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/BootupReset/shot_i_rep</cell>
</row>
<row>
 <cell>123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Uart1FifoReset_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/Uart1FifoReset_i</cell>
</row>
<row>
 <cell>123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Uart2FifoReset_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/Uart2FifoReset_i</cell>
</row>
<row>
 <cell>123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Uart0FifoReset_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/Uart0FifoReset_i</cell>
</row>
<row>
 <cell>123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/UartGpsFifoReset_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/UartGpsFifoReset_i</cell>
</row>
<row>
 <cell>123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Uart3FifoReset_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/Uart3FifoReset_i</cell>
</row>
<row>
 <cell>123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/UartUsbFifoReset_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/UartUsbFifoReset_i</cell>
</row>
<row>
 <cell>92</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Address[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/GenRamAddrBus.8.IBUF_RamAddr_i/O</cell>
</row>
<row>
 <cell>87</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RegisterSpace/N_2657</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/un1_serialnumber_0_iv_0_0_a2_7[20]</cell>
</row>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RegisterSpace/N_583</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/un1_rst_1_i_a2_0_a2</cell>
</row>
<row>
 <cell>75</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/O</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/GenRamAddrBus.2.IBUF_RamAddr_i/O</cell>
</row>
<row>
 <cell>60</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RegisterSpace/N_2171</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/un22_readreq_0_a2_1_o2</cell>
</row>
<row>
 <cell>59</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RegisterSpace/N_2668</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/un134_readreq_0_a3_0_a2_1</cell>
</row>
<row>
 <cell>58</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Address[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/GenRamAddrBus.7.IBUF_RamAddr_i/O</cell>
</row>
<row>
 <cell>58</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/Address[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/GenRamAddrBus.3.IBUF_RamAddr_i/O</cell>
</row>
<row>
 <cell>56</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/RegisterSpace/N_2680</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/RegisterSpace/un1_serialnumber_1_iv_i_0_0_a2_13[25]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[15]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[15]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[14]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[14]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[13]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[13]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[12]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[12]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[11]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[11]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[10]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[10]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[9]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[9]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[8]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[7]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[6]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[5]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[4]</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Main_0/MotorCurrentStep[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Main_0/StepperMotor/CurrentStep_i[3]</cell>
</row>
</table>
</doc>
