INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_Module_tb'
