ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB137:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "usb_host.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** I2S_HandleTypeDef hi2s3;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  59:Core/Src/main.c **** void SystemClock_Config(void);
  60:Core/Src/main.c **** static void MX_GPIO_Init(void);
  61:Core/Src/main.c **** static void MX_I2C1_Init(void);
  62:Core/Src/main.c **** static void MX_I2S3_Init(void);
  63:Core/Src/main.c **** static void MX_SPI1_Init(void);
  64:Core/Src/main.c **** static void MX_TIM2_Init(void);
  65:Core/Src/main.c **** static void MX_RTC_Init(void);
  66:Core/Src/main.c **** void MX_USB_HOST_Process(void);
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END PFP */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  73:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE END 0 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /**
  78:Core/Src/main.c ****   * @brief  The application entry point.
  79:Core/Src/main.c ****   * @retval int
  80:Core/Src/main.c ****   */
  81:Core/Src/main.c **** int main(void)
  82:Core/Src/main.c **** {
  83:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END 1 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  88:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 3


  89:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  90:Core/Src/main.c ****   HAL_Init();
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END Init */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Configure the system clock */
  97:Core/Src/main.c ****   SystemClock_Config();
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE END SysInit */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Initialize all configured peripherals */
 104:Core/Src/main.c ****   MX_GPIO_Init();
 105:Core/Src/main.c ****   MX_I2C1_Init();
 106:Core/Src/main.c ****   MX_I2S3_Init();
 107:Core/Src/main.c ****   MX_SPI1_Init();
 108:Core/Src/main.c ****   MX_TIM2_Init();
 109:Core/Src/main.c ****   MX_USB_HOST_Init();
 110:Core/Src/main.c ****   MX_RTC_Init();
 111:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE END 2 */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Infinite loop */
 116:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 117:Core/Src/main.c ****     int released = 0;
 118:Core/Src/main.c ****   
 119:Core/Src/main.c ****   while (1)
 120:Core/Src/main.c ****   {
 121:Core/Src/main.c ****     /* USER CODE END WHILE */
 122:Core/Src/main.c ****     MX_USB_HOST_Process();
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 125:Core/Src/main.c ****     
 126:Core/Src/main.c ****     if (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) && !released) {
 127:Core/Src/main.c **** 	    released = 1;
 128:Core/Src/main.c **** 	    //HAL_TIM_Base_Start(&htim2);
 129:Core/Src/main.c **** 	    HAL_TIM_Base_Start_IT(&htim2);
 130:Core/Src/main.c **** 	   // HAL_NVIC_EnableIRQ(TIM2_IRQn);
 131:Core/Src/main.c ****     } else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) && released) {
 132:Core/Src/main.c **** 	    //HAL_TIM_Base_Stop(&htim2);
 133:Core/Src/main.c **** 	    HAL_TIM_Base_Stop_IT(&htim2);
 134:Core/Src/main.c **** 	    //HAL_NVIC_DisableIRQ(TIM2_IRQn);
 135:Core/Src/main.c **** 	    TIM2->CNT = 0;
 136:Core/Src/main.c **** 	    released = 0;
 137:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 138:Core/Src/main.c ****     }  
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c ****   
 141:Core/Src/main.c ****   /* USER CODE END 3 */
 142:Core/Src/main.c **** }
 143:Core/Src/main.c **** 
 144:Core/Src/main.c **** /**
 145:Core/Src/main.c ****   * @brief System Clock Configuration
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 4


 146:Core/Src/main.c ****   * @retval None
 147:Core/Src/main.c ****   */
 148:Core/Src/main.c **** void SystemClock_Config(void)
 149:Core/Src/main.c **** {
 150:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 151:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 152:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 155:Core/Src/main.c ****   */
 156:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 157:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 158:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 159:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 162:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 163:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 170:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 171:Core/Src/main.c ****   {
 172:Core/Src/main.c ****     Error_Handler();
 173:Core/Src/main.c ****   }
 174:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 175:Core/Src/main.c ****   */
 176:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 177:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 179:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 181:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****     Error_Handler();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S|RCC_PERIPHCLK_RTC;
 188:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 189:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 190:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 191:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****     Error_Handler();
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c **** }
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** /**
 198:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 199:Core/Src/main.c ****   * @param None
 200:Core/Src/main.c ****   * @retval None
 201:Core/Src/main.c ****   */
 202:Core/Src/main.c **** static void MX_I2C1_Init(void)
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 5


 203:Core/Src/main.c **** {
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 212:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 213:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 214:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 215:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 216:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 217:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 218:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 219:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 220:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 221:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 222:Core/Src/main.c ****   {
 223:Core/Src/main.c ****     Error_Handler();
 224:Core/Src/main.c ****   }
 225:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** }
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** /**
 232:Core/Src/main.c ****   * @brief I2S3 Initialization Function
 233:Core/Src/main.c ****   * @param None
 234:Core/Src/main.c ****   * @retval None
 235:Core/Src/main.c ****   */
 236:Core/Src/main.c **** static void MX_I2S3_Init(void)
 237:Core/Src/main.c **** {
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 0 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END I2S3_Init 0 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 1 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE END I2S3_Init 1 */
 246:Core/Src/main.c ****   hi2s3.Instance = SPI3;
 247:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 248:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 249:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 250:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 251:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 252:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 253:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 254:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 255:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 256:Core/Src/main.c ****   {
 257:Core/Src/main.c ****     Error_Handler();
 258:Core/Src/main.c ****   }
 259:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 2 */
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE END I2S3_Init 2 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c **** }
 264:Core/Src/main.c **** 
 265:Core/Src/main.c **** /**
 266:Core/Src/main.c ****   * @brief RTC Initialization Function
 267:Core/Src/main.c ****   * @param None
 268:Core/Src/main.c ****   * @retval None
 269:Core/Src/main.c ****   */
 270:Core/Src/main.c **** static void MX_RTC_Init(void)
 271:Core/Src/main.c **** {
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 280:Core/Src/main.c ****   /** Initialize RTC Only
 281:Core/Src/main.c ****   */
 282:Core/Src/main.c ****   hrtc.Instance = RTC;
 283:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 284:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 285:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 286:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 287:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 288:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 289:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 290:Core/Src/main.c ****   {
 291:Core/Src/main.c ****     Error_Handler();
 292:Core/Src/main.c ****   }
 293:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c **** }
 298:Core/Src/main.c **** 
 299:Core/Src/main.c **** /**
 300:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 301:Core/Src/main.c ****   * @param None
 302:Core/Src/main.c ****   * @retval None
 303:Core/Src/main.c ****   */
 304:Core/Src/main.c **** static void MX_SPI1_Init(void)
 305:Core/Src/main.c **** {
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 314:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 315:Core/Src/main.c ****   hspi1.Instance = SPI1;
 316:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 7


 317:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 318:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 319:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 320:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 321:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 322:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 323:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 324:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 325:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 326:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 327:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 328:Core/Src/main.c ****   {
 329:Core/Src/main.c ****     Error_Handler();
 330:Core/Src/main.c ****   }
 331:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c **** }
 336:Core/Src/main.c **** 
 337:Core/Src/main.c **** /**
 338:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 339:Core/Src/main.c ****   * @param None
 340:Core/Src/main.c ****   * @retval None
 341:Core/Src/main.c ****   */
 342:Core/Src/main.c **** static void MX_TIM2_Init(void)
 343:Core/Src/main.c **** {
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 350:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 355:Core/Src/main.c ****   htim2.Instance = TIM2;
 356:Core/Src/main.c ****   htim2.Init.Prescaler = 42000 -1;
 357:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 358:Core/Src/main.c ****   htim2.Init.Period = 4000 -1;
 359:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 360:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 361:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 362:Core/Src/main.c ****   {
 363:Core/Src/main.c ****     Error_Handler();
 364:Core/Src/main.c ****   }
 365:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 366:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 367:Core/Src/main.c ****   {
 368:Core/Src/main.c ****     Error_Handler();
 369:Core/Src/main.c ****   }
 370:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 371:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 372:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 373:Core/Src/main.c ****   {
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 8


 374:Core/Src/main.c ****     Error_Handler();
 375:Core/Src/main.c ****   }
 376:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 379:Core/Src/main.c **** 
 380:Core/Src/main.c **** }
 381:Core/Src/main.c **** 
 382:Core/Src/main.c **** /**
 383:Core/Src/main.c ****   * @brief GPIO Initialization Function
 384:Core/Src/main.c ****   * @param None
 385:Core/Src/main.c ****   * @retval None
 386:Core/Src/main.c ****   */
 387:Core/Src/main.c **** static void MX_GPIO_Init(void)
 388:Core/Src/main.c **** {
  28              		.loc 1 388 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8DB0     		sub	sp, sp, #52
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 88
 389:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 389 3 view .LVU1
  48              		.loc 1 389 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0794     		str	r4, [sp, #28]
  51 000a 0894     		str	r4, [sp, #32]
  52 000c 0994     		str	r4, [sp, #36]
  53 000e 0A94     		str	r4, [sp, #40]
  54 0010 0B94     		str	r4, [sp, #44]
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 392:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 392 3 is_stmt 1 view .LVU3
  56              	.LBB4:
  57              		.loc 1 392 3 view .LVU4
  58 0012 0194     		str	r4, [sp, #4]
  59              		.loc 1 392 3 view .LVU5
  60 0014 614B     		ldr	r3, .L3
  61 0016 1A6B     		ldr	r2, [r3, #48]
  62 0018 42F01002 		orr	r2, r2, #16
  63 001c 1A63     		str	r2, [r3, #48]
  64              		.loc 1 392 3 view .LVU6
  65 001e 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 9


  66 0020 02F01002 		and	r2, r2, #16
  67 0024 0192     		str	r2, [sp, #4]
  68              		.loc 1 392 3 view .LVU7
  69 0026 019A     		ldr	r2, [sp, #4]
  70              	.LBE4:
  71              		.loc 1 392 3 view .LVU8
 393:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  72              		.loc 1 393 3 view .LVU9
  73              	.LBB5:
  74              		.loc 1 393 3 view .LVU10
  75 0028 0294     		str	r4, [sp, #8]
  76              		.loc 1 393 3 view .LVU11
  77 002a 1A6B     		ldr	r2, [r3, #48]
  78 002c 42F00402 		orr	r2, r2, #4
  79 0030 1A63     		str	r2, [r3, #48]
  80              		.loc 1 393 3 view .LVU12
  81 0032 1A6B     		ldr	r2, [r3, #48]
  82 0034 02F00402 		and	r2, r2, #4
  83 0038 0292     		str	r2, [sp, #8]
  84              		.loc 1 393 3 view .LVU13
  85 003a 029A     		ldr	r2, [sp, #8]
  86              	.LBE5:
  87              		.loc 1 393 3 view .LVU14
 394:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  88              		.loc 1 394 3 view .LVU15
  89              	.LBB6:
  90              		.loc 1 394 3 view .LVU16
  91 003c 0394     		str	r4, [sp, #12]
  92              		.loc 1 394 3 view .LVU17
  93 003e 1A6B     		ldr	r2, [r3, #48]
  94 0040 42F08002 		orr	r2, r2, #128
  95 0044 1A63     		str	r2, [r3, #48]
  96              		.loc 1 394 3 view .LVU18
  97 0046 1A6B     		ldr	r2, [r3, #48]
  98 0048 02F08002 		and	r2, r2, #128
  99 004c 0392     		str	r2, [sp, #12]
 100              		.loc 1 394 3 view .LVU19
 101 004e 039A     		ldr	r2, [sp, #12]
 102              	.LBE6:
 103              		.loc 1 394 3 view .LVU20
 395:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 104              		.loc 1 395 3 view .LVU21
 105              	.LBB7:
 106              		.loc 1 395 3 view .LVU22
 107 0050 0494     		str	r4, [sp, #16]
 108              		.loc 1 395 3 view .LVU23
 109 0052 1A6B     		ldr	r2, [r3, #48]
 110 0054 42F00102 		orr	r2, r2, #1
 111 0058 1A63     		str	r2, [r3, #48]
 112              		.loc 1 395 3 view .LVU24
 113 005a 1A6B     		ldr	r2, [r3, #48]
 114 005c 02F00102 		and	r2, r2, #1
 115 0060 0492     		str	r2, [sp, #16]
 116              		.loc 1 395 3 view .LVU25
 117 0062 049A     		ldr	r2, [sp, #16]
 118              	.LBE7:
 119              		.loc 1 395 3 view .LVU26
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 10


 396:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 120              		.loc 1 396 3 view .LVU27
 121              	.LBB8:
 122              		.loc 1 396 3 view .LVU28
 123 0064 0594     		str	r4, [sp, #20]
 124              		.loc 1 396 3 view .LVU29
 125 0066 1A6B     		ldr	r2, [r3, #48]
 126 0068 42F00202 		orr	r2, r2, #2
 127 006c 1A63     		str	r2, [r3, #48]
 128              		.loc 1 396 3 view .LVU30
 129 006e 1A6B     		ldr	r2, [r3, #48]
 130 0070 02F00202 		and	r2, r2, #2
 131 0074 0592     		str	r2, [sp, #20]
 132              		.loc 1 396 3 view .LVU31
 133 0076 059A     		ldr	r2, [sp, #20]
 134              	.LBE8:
 135              		.loc 1 396 3 view .LVU32
 397:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 136              		.loc 1 397 3 view .LVU33
 137              	.LBB9:
 138              		.loc 1 397 3 view .LVU34
 139 0078 0694     		str	r4, [sp, #24]
 140              		.loc 1 397 3 view .LVU35
 141 007a 1A6B     		ldr	r2, [r3, #48]
 142 007c 42F00802 		orr	r2, r2, #8
 143 0080 1A63     		str	r2, [r3, #48]
 144              		.loc 1 397 3 view .LVU36
 145 0082 1B6B     		ldr	r3, [r3, #48]
 146 0084 03F00803 		and	r3, r3, #8
 147 0088 0693     		str	r3, [sp, #24]
 148              		.loc 1 397 3 view .LVU37
 149 008a 069B     		ldr	r3, [sp, #24]
 150              	.LBE9:
 151              		.loc 1 397 3 view .LVU38
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 400:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 152              		.loc 1 400 3 view .LVU39
 153 008c DFF81881 		ldr	r8, .L3+12
 154 0090 2246     		mov	r2, r4
 155 0092 0821     		movs	r1, #8
 156 0094 4046     		mov	r0, r8
 157 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL0:
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 403:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 159              		.loc 1 403 3 view .LVU40
 160 009a DFF810B1 		ldr	fp, .L3+16
 161 009e 0122     		movs	r2, #1
 162 00a0 1146     		mov	r1, r2
 163 00a2 5846     		mov	r0, fp
 164 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 165              	.LVL1:
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 406:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 11


 166              		.loc 1 406 3 view .LVU41
 167 00a8 3D4F     		ldr	r7, .L3+4
 168 00aa 2246     		mov	r2, r4
 169 00ac 0221     		movs	r1, #2
 170 00ae 3846     		mov	r0, r7
 171 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL2:
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 409:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 173              		.loc 1 409 3 view .LVU42
 174 00b4 DFF8F890 		ldr	r9, .L3+20
 175 00b8 2246     		mov	r2, r4
 176 00ba 4FF21001 		movw	r1, #61456
 177 00be 4846     		mov	r0, r9
 178 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL3:
 410:Core/Src/main.c ****                           |Audio_RST_Pin, GPIO_PIN_RESET);
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /*Configure GPIO pin : CS_I2C_SPI_Pin */
 413:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 180              		.loc 1 413 3 view .LVU43
 181              		.loc 1 413 23 is_stmt 0 view .LVU44
 182 00c4 0826     		movs	r6, #8
 183 00c6 0796     		str	r6, [sp, #28]
 414:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 184              		.loc 1 414 3 is_stmt 1 view .LVU45
 185              		.loc 1 414 24 is_stmt 0 view .LVU46
 186 00c8 0125     		movs	r5, #1
 187 00ca 0895     		str	r5, [sp, #32]
 415:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 415 3 is_stmt 1 view .LVU47
 189              		.loc 1 415 24 is_stmt 0 view .LVU48
 190 00cc 0994     		str	r4, [sp, #36]
 416:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 191              		.loc 1 416 3 is_stmt 1 view .LVU49
 192              		.loc 1 416 25 is_stmt 0 view .LVU50
 193 00ce 0A94     		str	r4, [sp, #40]
 417:Core/Src/main.c ****   HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 194              		.loc 1 417 3 is_stmt 1 view .LVU51
 195 00d0 07A9     		add	r1, sp, #28
 196 00d2 4046     		mov	r0, r8
 197 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL4:
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
 420:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 199              		.loc 1 420 3 view .LVU52
 200              		.loc 1 420 23 is_stmt 0 view .LVU53
 201 00d8 0795     		str	r5, [sp, #28]
 421:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 202              		.loc 1 421 3 is_stmt 1 view .LVU54
 203              		.loc 1 421 24 is_stmt 0 view .LVU55
 204 00da 0895     		str	r5, [sp, #32]
 422:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 205              		.loc 1 422 3 is_stmt 1 view .LVU56
 206              		.loc 1 422 24 is_stmt 0 view .LVU57
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 12


 207 00dc 0994     		str	r4, [sp, #36]
 423:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 208              		.loc 1 423 3 is_stmt 1 view .LVU58
 209              		.loc 1 423 25 is_stmt 0 view .LVU59
 210 00de 0A94     		str	r4, [sp, #40]
 424:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 211              		.loc 1 424 3 is_stmt 1 view .LVU60
 212 00e0 07A9     		add	r1, sp, #28
 213 00e2 5846     		mov	r0, fp
 214 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL5:
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /*Configure GPIO pin : PDM_OUT_Pin */
 427:Core/Src/main.c ****   GPIO_InitStruct.Pin = PDM_OUT_Pin;
 216              		.loc 1 427 3 view .LVU61
 217              		.loc 1 427 23 is_stmt 0 view .LVU62
 218 00e8 0796     		str	r6, [sp, #28]
 428:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 219              		.loc 1 428 3 is_stmt 1 view .LVU63
 220              		.loc 1 428 24 is_stmt 0 view .LVU64
 221 00ea 0226     		movs	r6, #2
 222 00ec 0896     		str	r6, [sp, #32]
 429:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 223              		.loc 1 429 3 is_stmt 1 view .LVU65
 224              		.loc 1 429 24 is_stmt 0 view .LVU66
 225 00ee 0994     		str	r4, [sp, #36]
 430:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 226              		.loc 1 430 3 is_stmt 1 view .LVU67
 227              		.loc 1 430 25 is_stmt 0 view .LVU68
 228 00f0 0A94     		str	r4, [sp, #40]
 431:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 229              		.loc 1 431 3 is_stmt 1 view .LVU69
 230              		.loc 1 431 29 is_stmt 0 view .LVU70
 231 00f2 4FF0050A 		mov	r10, #5
 232 00f6 CDF82CA0 		str	r10, [sp, #44]
 432:Core/Src/main.c ****   HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 233              		.loc 1 432 3 is_stmt 1 view .LVU71
 234 00fa 07A9     		add	r1, sp, #28
 235 00fc 5846     		mov	r0, fp
 236 00fe FFF7FEFF 		bl	HAL_GPIO_Init
 237              	.LVL6:
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 435:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 238              		.loc 1 435 3 view .LVU72
 239              		.loc 1 435 23 is_stmt 0 view .LVU73
 240 0102 0795     		str	r5, [sp, #28]
 436:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 241              		.loc 1 436 3 is_stmt 1 view .LVU74
 242              		.loc 1 436 24 is_stmt 0 view .LVU75
 243 0104 274B     		ldr	r3, .L3+8
 244 0106 0893     		str	r3, [sp, #32]
 437:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 245              		.loc 1 437 3 is_stmt 1 view .LVU76
 246              		.loc 1 437 24 is_stmt 0 view .LVU77
 247 0108 0994     		str	r4, [sp, #36]
 438:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 13


 248              		.loc 1 438 3 is_stmt 1 view .LVU78
 249 010a 07A9     		add	r1, sp, #28
 250 010c 3846     		mov	r0, r7
 251 010e FFF7FEFF 		bl	HAL_GPIO_Init
 252              	.LVL7:
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /*Configure GPIO pin : PA1 */
 441:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
 253              		.loc 1 441 3 view .LVU79
 254              		.loc 1 441 23 is_stmt 0 view .LVU80
 255 0112 0796     		str	r6, [sp, #28]
 442:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 256              		.loc 1 442 3 is_stmt 1 view .LVU81
 257              		.loc 1 442 24 is_stmt 0 view .LVU82
 258 0114 0895     		str	r5, [sp, #32]
 443:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 259              		.loc 1 443 3 is_stmt 1 view .LVU83
 260              		.loc 1 443 24 is_stmt 0 view .LVU84
 261 0116 0994     		str	r4, [sp, #36]
 444:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 262              		.loc 1 444 3 is_stmt 1 view .LVU85
 263              		.loc 1 444 25 is_stmt 0 view .LVU86
 264 0118 0A94     		str	r4, [sp, #40]
 445:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 265              		.loc 1 445 3 is_stmt 1 view .LVU87
 266 011a 07A9     		add	r1, sp, #28
 267 011c 3846     		mov	r0, r7
 268 011e FFF7FEFF 		bl	HAL_GPIO_Init
 269              	.LVL8:
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /*Configure GPIO pin : PA2 */
 448:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 270              		.loc 1 448 3 view .LVU88
 271              		.loc 1 448 23 is_stmt 0 view .LVU89
 272 0122 4FF0040B 		mov	fp, #4
 273 0126 CDF81CB0 		str	fp, [sp, #28]
 449:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 274              		.loc 1 449 3 is_stmt 1 view .LVU90
 275              		.loc 1 449 24 is_stmt 0 view .LVU91
 276 012a 0894     		str	r4, [sp, #32]
 450:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 277              		.loc 1 450 3 is_stmt 1 view .LVU92
 278              		.loc 1 450 24 is_stmt 0 view .LVU93
 279 012c 0994     		str	r4, [sp, #36]
 451:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 280              		.loc 1 451 3 is_stmt 1 view .LVU94
 281 012e 07A9     		add	r1, sp, #28
 282 0130 3846     		mov	r0, r7
 283 0132 FFF7FEFF 		bl	HAL_GPIO_Init
 284              	.LVL9:
 452:Core/Src/main.c **** 
 453:Core/Src/main.c ****   /*Configure GPIO pin : BOOT1_Pin */
 454:Core/Src/main.c ****   GPIO_InitStruct.Pin = BOOT1_Pin;
 285              		.loc 1 454 3 view .LVU95
 286              		.loc 1 454 23 is_stmt 0 view .LVU96
 287 0136 CDF81CB0 		str	fp, [sp, #28]
 455:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 14


 288              		.loc 1 455 3 is_stmt 1 view .LVU97
 289              		.loc 1 455 24 is_stmt 0 view .LVU98
 290 013a 0894     		str	r4, [sp, #32]
 456:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 291              		.loc 1 456 3 is_stmt 1 view .LVU99
 292              		.loc 1 456 24 is_stmt 0 view .LVU100
 293 013c 0994     		str	r4, [sp, #36]
 457:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 294              		.loc 1 457 3 is_stmt 1 view .LVU101
 295 013e 07F58067 		add	r7, r7, #1024
 296 0142 07A9     		add	r1, sp, #28
 297 0144 3846     		mov	r0, r7
 298 0146 FFF7FEFF 		bl	HAL_GPIO_Init
 299              	.LVL10:
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   /*Configure GPIO pin : CLK_IN_Pin */
 460:Core/Src/main.c ****   GPIO_InitStruct.Pin = CLK_IN_Pin;
 300              		.loc 1 460 3 view .LVU102
 301              		.loc 1 460 23 is_stmt 0 view .LVU103
 302 014a 4FF48063 		mov	r3, #1024
 303 014e 0793     		str	r3, [sp, #28]
 461:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304              		.loc 1 461 3 is_stmt 1 view .LVU104
 305              		.loc 1 461 24 is_stmt 0 view .LVU105
 306 0150 0896     		str	r6, [sp, #32]
 462:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 307              		.loc 1 462 3 is_stmt 1 view .LVU106
 308              		.loc 1 462 24 is_stmt 0 view .LVU107
 309 0152 0994     		str	r4, [sp, #36]
 463:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 310              		.loc 1 463 3 is_stmt 1 view .LVU108
 311              		.loc 1 463 25 is_stmt 0 view .LVU109
 312 0154 0A94     		str	r4, [sp, #40]
 464:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 313              		.loc 1 464 3 is_stmt 1 view .LVU110
 314              		.loc 1 464 29 is_stmt 0 view .LVU111
 315 0156 CDF82CA0 		str	r10, [sp, #44]
 465:Core/Src/main.c ****   HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 316              		.loc 1 465 3 is_stmt 1 view .LVU112
 317 015a 07A9     		add	r1, sp, #28
 318 015c 3846     		mov	r0, r7
 319 015e FFF7FEFF 		bl	HAL_GPIO_Init
 320              	.LVL11:
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****   /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
 468:Core/Src/main.c ****                            Audio_RST_Pin */
 469:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 321              		.loc 1 469 3 view .LVU113
 322              		.loc 1 469 23 is_stmt 0 view .LVU114
 323 0162 4FF21003 		movw	r3, #61456
 324 0166 0793     		str	r3, [sp, #28]
 470:Core/Src/main.c ****                           |Audio_RST_Pin;
 471:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 325              		.loc 1 471 3 is_stmt 1 view .LVU115
 326              		.loc 1 471 24 is_stmt 0 view .LVU116
 327 0168 0895     		str	r5, [sp, #32]
 472:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 15


 328              		.loc 1 472 3 is_stmt 1 view .LVU117
 329              		.loc 1 472 24 is_stmt 0 view .LVU118
 330 016a 0994     		str	r4, [sp, #36]
 473:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 331              		.loc 1 473 3 is_stmt 1 view .LVU119
 332              		.loc 1 473 25 is_stmt 0 view .LVU120
 333 016c 0A94     		str	r4, [sp, #40]
 474:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 334              		.loc 1 474 3 is_stmt 1 view .LVU121
 335 016e 07A9     		add	r1, sp, #28
 336 0170 4846     		mov	r0, r9
 337 0172 FFF7FEFF 		bl	HAL_GPIO_Init
 338              	.LVL12:
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
 477:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 339              		.loc 1 477 3 view .LVU122
 340              		.loc 1 477 23 is_stmt 0 view .LVU123
 341 0176 2023     		movs	r3, #32
 342 0178 0793     		str	r3, [sp, #28]
 478:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 343              		.loc 1 478 3 is_stmt 1 view .LVU124
 344              		.loc 1 478 24 is_stmt 0 view .LVU125
 345 017a 0894     		str	r4, [sp, #32]
 479:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 346              		.loc 1 479 3 is_stmt 1 view .LVU126
 347              		.loc 1 479 24 is_stmt 0 view .LVU127
 348 017c 0994     		str	r4, [sp, #36]
 480:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 349              		.loc 1 480 3 is_stmt 1 view .LVU128
 350 017e 07A9     		add	r1, sp, #28
 351 0180 4846     		mov	r0, r9
 352 0182 FFF7FEFF 		bl	HAL_GPIO_Init
 353              	.LVL13:
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /*Configure GPIO pin : MEMS_INT2_Pin */
 483:Core/Src/main.c ****   GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 354              		.loc 1 483 3 view .LVU129
 355              		.loc 1 483 23 is_stmt 0 view .LVU130
 356 0186 0796     		str	r6, [sp, #28]
 484:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 357              		.loc 1 484 3 is_stmt 1 view .LVU131
 358              		.loc 1 484 24 is_stmt 0 view .LVU132
 359 0188 064B     		ldr	r3, .L3+8
 360 018a 0893     		str	r3, [sp, #32]
 485:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 361              		.loc 1 485 3 is_stmt 1 view .LVU133
 362              		.loc 1 485 24 is_stmt 0 view .LVU134
 363 018c 0994     		str	r4, [sp, #36]
 486:Core/Src/main.c ****   HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 364              		.loc 1 486 3 is_stmt 1 view .LVU135
 365 018e 07A9     		add	r1, sp, #28
 366 0190 4046     		mov	r0, r8
 367 0192 FFF7FEFF 		bl	HAL_GPIO_Init
 368              	.LVL14:
 487:Core/Src/main.c **** 
 488:Core/Src/main.c **** }
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 16


 369              		.loc 1 488 1 is_stmt 0 view .LVU136
 370 0196 0DB0     		add	sp, sp, #52
 371              	.LCFI2:
 372              		.cfi_def_cfa_offset 36
 373              		@ sp needed
 374 0198 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 375              	.L4:
 376              		.align	2
 377              	.L3:
 378 019c 00380240 		.word	1073887232
 379 01a0 00000240 		.word	1073872896
 380 01a4 00001210 		.word	269615104
 381 01a8 00100240 		.word	1073876992
 382 01ac 00080240 		.word	1073874944
 383 01b0 000C0240 		.word	1073875968
 384              		.cfi_endproc
 385              	.LFE137:
 387              		.section	.text.Error_Handler,"ax",%progbits
 388              		.align	1
 389              		.global	Error_Handler
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 393              		.fpu fpv4-sp-d16
 395              	Error_Handler:
 396              	.LFB138:
 489:Core/Src/main.c **** 
 490:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 491:Core/Src/main.c **** 
 492:Core/Src/main.c **** /* USER CODE END 4 */
 493:Core/Src/main.c **** 
 494:Core/Src/main.c **** /**
 495:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 496:Core/Src/main.c ****   * @retval None
 497:Core/Src/main.c ****   */
 498:Core/Src/main.c **** void Error_Handler(void)
 499:Core/Src/main.c **** {
 397              		.loc 1 499 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ Volatile: function does not return.
 400              		@ args = 0, pretend = 0, frame = 0
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402              		@ link register save eliminated.
 500:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 501:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 502:Core/Src/main.c ****   __disable_irq();
 403              		.loc 1 502 3 view .LVU138
 404              	.LBB10:
 405              	.LBI10:
 406              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 17


   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 18


  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 19


 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 407              		.loc 2 140 27 view .LVU139
 408              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 409              		.loc 2 142 3 view .LVU140
 410              		.syntax unified
 411              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 412 0000 72B6     		cpsid i
 413              	@ 0 "" 2
 414              		.thumb
 415              		.syntax unified
 416              	.L6:
 417              	.LBE11:
 418              	.LBE10:
 503:Core/Src/main.c ****   while (1)
 419              		.loc 1 503 3 discriminator 1 view .LVU141
 504:Core/Src/main.c ****   {
 505:Core/Src/main.c ****   }
 420              		.loc 1 505 3 discriminator 1 view .LVU142
 503:Core/Src/main.c ****   while (1)
 421              		.loc 1 503 9 discriminator 1 view .LVU143
 422 0002 FEE7     		b	.L6
 423              		.cfi_endproc
 424              	.LFE138:
 426              		.section	.text.MX_I2C1_Init,"ax",%progbits
 427              		.align	1
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 431              		.fpu fpv4-sp-d16
 433              	MX_I2C1_Init:
 434              	.LFB132:
 203:Core/Src/main.c **** 
 435              		.loc 1 203 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 0
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 439 0000 08B5     		push	{r3, lr}
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 20


 440              	.LCFI3:
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 3, -8
 443              		.cfi_offset 14, -4
 212:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 444              		.loc 1 212 3 view .LVU145
 212:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 445              		.loc 1 212 18 is_stmt 0 view .LVU146
 446 0002 0A48     		ldr	r0, .L11
 447 0004 0A4B     		ldr	r3, .L11+4
 448 0006 0360     		str	r3, [r0]
 213:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 449              		.loc 1 213 3 is_stmt 1 view .LVU147
 213:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 450              		.loc 1 213 25 is_stmt 0 view .LVU148
 451 0008 0A4B     		ldr	r3, .L11+8
 452 000a 4360     		str	r3, [r0, #4]
 214:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 453              		.loc 1 214 3 is_stmt 1 view .LVU149
 214:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 454              		.loc 1 214 24 is_stmt 0 view .LVU150
 455 000c 0023     		movs	r3, #0
 456 000e 8360     		str	r3, [r0, #8]
 215:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 457              		.loc 1 215 3 is_stmt 1 view .LVU151
 215:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 458              		.loc 1 215 26 is_stmt 0 view .LVU152
 459 0010 C360     		str	r3, [r0, #12]
 216:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 460              		.loc 1 216 3 is_stmt 1 view .LVU153
 216:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 461              		.loc 1 216 29 is_stmt 0 view .LVU154
 462 0012 4FF48042 		mov	r2, #16384
 463 0016 0261     		str	r2, [r0, #16]
 217:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 464              		.loc 1 217 3 is_stmt 1 view .LVU155
 217:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 465              		.loc 1 217 30 is_stmt 0 view .LVU156
 466 0018 4361     		str	r3, [r0, #20]
 218:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 467              		.loc 1 218 3 is_stmt 1 view .LVU157
 218:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 468              		.loc 1 218 26 is_stmt 0 view .LVU158
 469 001a 8361     		str	r3, [r0, #24]
 219:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 470              		.loc 1 219 3 is_stmt 1 view .LVU159
 219:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 471              		.loc 1 219 30 is_stmt 0 view .LVU160
 472 001c C361     		str	r3, [r0, #28]
 220:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 473              		.loc 1 220 3 is_stmt 1 view .LVU161
 220:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 474              		.loc 1 220 28 is_stmt 0 view .LVU162
 475 001e 0362     		str	r3, [r0, #32]
 221:Core/Src/main.c ****   {
 476              		.loc 1 221 3 is_stmt 1 view .LVU163
 221:Core/Src/main.c ****   {
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 21


 477              		.loc 1 221 7 is_stmt 0 view .LVU164
 478 0020 FFF7FEFF 		bl	HAL_I2C_Init
 479              	.LVL15:
 221:Core/Src/main.c ****   {
 480              		.loc 1 221 6 view .LVU165
 481 0024 00B9     		cbnz	r0, .L10
 229:Core/Src/main.c **** 
 482              		.loc 1 229 1 view .LVU166
 483 0026 08BD     		pop	{r3, pc}
 484              	.L10:
 223:Core/Src/main.c ****   }
 485              		.loc 1 223 5 is_stmt 1 view .LVU167
 486 0028 FFF7FEFF 		bl	Error_Handler
 487              	.LVL16:
 488              	.L12:
 489              		.align	2
 490              	.L11:
 491 002c 00000000 		.word	.LANCHOR0
 492 0030 00540040 		.word	1073763328
 493 0034 A0860100 		.word	100000
 494              		.cfi_endproc
 495              	.LFE132:
 497              		.section	.text.MX_I2S3_Init,"ax",%progbits
 498              		.align	1
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
 502              		.fpu fpv4-sp-d16
 504              	MX_I2S3_Init:
 505              	.LFB133:
 237:Core/Src/main.c **** 
 506              		.loc 1 237 1 view -0
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 0
 509              		@ frame_needed = 0, uses_anonymous_args = 0
 510 0000 08B5     		push	{r3, lr}
 511              	.LCFI4:
 512              		.cfi_def_cfa_offset 8
 513              		.cfi_offset 3, -8
 514              		.cfi_offset 14, -4
 246:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 515              		.loc 1 246 3 view .LVU169
 246:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 516              		.loc 1 246 18 is_stmt 0 view .LVU170
 517 0002 0A48     		ldr	r0, .L17
 518 0004 0A4B     		ldr	r3, .L17+4
 519 0006 0360     		str	r3, [r0]
 247:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 520              		.loc 1 247 3 is_stmt 1 view .LVU171
 247:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 521              		.loc 1 247 19 is_stmt 0 view .LVU172
 522 0008 4FF40072 		mov	r2, #512
 523 000c 4260     		str	r2, [r0, #4]
 248:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 524              		.loc 1 248 3 is_stmt 1 view .LVU173
 248:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 525              		.loc 1 248 23 is_stmt 0 view .LVU174
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 22


 526 000e 0023     		movs	r3, #0
 527 0010 8360     		str	r3, [r0, #8]
 249:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 528              		.loc 1 249 3 is_stmt 1 view .LVU175
 249:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 529              		.loc 1 249 25 is_stmt 0 view .LVU176
 530 0012 C360     		str	r3, [r0, #12]
 250:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 531              		.loc 1 250 3 is_stmt 1 view .LVU177
 250:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 532              		.loc 1 250 25 is_stmt 0 view .LVU178
 533 0014 0261     		str	r2, [r0, #16]
 251:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 534              		.loc 1 251 3 is_stmt 1 view .LVU179
 251:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 535              		.loc 1 251 24 is_stmt 0 view .LVU180
 536 0016 074A     		ldr	r2, .L17+8
 537 0018 4261     		str	r2, [r0, #20]
 252:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 538              		.loc 1 252 3 is_stmt 1 view .LVU181
 252:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 539              		.loc 1 252 19 is_stmt 0 view .LVU182
 540 001a 8361     		str	r3, [r0, #24]
 253:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 541              		.loc 1 253 3 is_stmt 1 view .LVU183
 253:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 542              		.loc 1 253 26 is_stmt 0 view .LVU184
 543 001c C361     		str	r3, [r0, #28]
 254:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 544              		.loc 1 254 3 is_stmt 1 view .LVU185
 254:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 545              		.loc 1 254 29 is_stmt 0 view .LVU186
 546 001e 0362     		str	r3, [r0, #32]
 255:Core/Src/main.c ****   {
 547              		.loc 1 255 3 is_stmt 1 view .LVU187
 255:Core/Src/main.c ****   {
 548              		.loc 1 255 7 is_stmt 0 view .LVU188
 549 0020 FFF7FEFF 		bl	HAL_I2S_Init
 550              	.LVL17:
 255:Core/Src/main.c ****   {
 551              		.loc 1 255 6 view .LVU189
 552 0024 00B9     		cbnz	r0, .L16
 263:Core/Src/main.c **** 
 553              		.loc 1 263 1 view .LVU190
 554 0026 08BD     		pop	{r3, pc}
 555              	.L16:
 257:Core/Src/main.c ****   }
 556              		.loc 1 257 5 is_stmt 1 view .LVU191
 557 0028 FFF7FEFF 		bl	Error_Handler
 558              	.LVL18:
 559              	.L18:
 560              		.align	2
 561              	.L17:
 562 002c 00000000 		.word	.LANCHOR1
 563 0030 003C0040 		.word	1073757184
 564 0034 00770100 		.word	96000
 565              		.cfi_endproc
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 23


 566              	.LFE133:
 568              		.section	.text.MX_SPI1_Init,"ax",%progbits
 569              		.align	1
 570              		.syntax unified
 571              		.thumb
 572              		.thumb_func
 573              		.fpu fpv4-sp-d16
 575              	MX_SPI1_Init:
 576              	.LFB135:
 305:Core/Src/main.c **** 
 577              		.loc 1 305 1 view -0
 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 0
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581 0000 08B5     		push	{r3, lr}
 582              	.LCFI5:
 583              		.cfi_def_cfa_offset 8
 584              		.cfi_offset 3, -8
 585              		.cfi_offset 14, -4
 315:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 586              		.loc 1 315 3 view .LVU193
 315:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 587              		.loc 1 315 18 is_stmt 0 view .LVU194
 588 0002 0D48     		ldr	r0, .L23
 589 0004 0D4B     		ldr	r3, .L23+4
 590 0006 0360     		str	r3, [r0]
 316:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 591              		.loc 1 316 3 is_stmt 1 view .LVU195
 316:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 592              		.loc 1 316 19 is_stmt 0 view .LVU196
 593 0008 4FF48273 		mov	r3, #260
 594 000c 4360     		str	r3, [r0, #4]
 317:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 595              		.loc 1 317 3 is_stmt 1 view .LVU197
 317:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 596              		.loc 1 317 24 is_stmt 0 view .LVU198
 597 000e 0023     		movs	r3, #0
 598 0010 8360     		str	r3, [r0, #8]
 318:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 599              		.loc 1 318 3 is_stmt 1 view .LVU199
 318:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 600              		.loc 1 318 23 is_stmt 0 view .LVU200
 601 0012 C360     		str	r3, [r0, #12]
 319:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 602              		.loc 1 319 3 is_stmt 1 view .LVU201
 319:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 603              		.loc 1 319 26 is_stmt 0 view .LVU202
 604 0014 0361     		str	r3, [r0, #16]
 320:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 605              		.loc 1 320 3 is_stmt 1 view .LVU203
 320:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 606              		.loc 1 320 23 is_stmt 0 view .LVU204
 607 0016 4361     		str	r3, [r0, #20]
 321:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 608              		.loc 1 321 3 is_stmt 1 view .LVU205
 321:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 609              		.loc 1 321 18 is_stmt 0 view .LVU206
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 24


 610 0018 4FF40072 		mov	r2, #512
 611 001c 8261     		str	r2, [r0, #24]
 322:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 612              		.loc 1 322 3 is_stmt 1 view .LVU207
 322:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 613              		.loc 1 322 32 is_stmt 0 view .LVU208
 614 001e C361     		str	r3, [r0, #28]
 323:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 615              		.loc 1 323 3 is_stmt 1 view .LVU209
 323:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 616              		.loc 1 323 23 is_stmt 0 view .LVU210
 617 0020 0362     		str	r3, [r0, #32]
 324:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 618              		.loc 1 324 3 is_stmt 1 view .LVU211
 324:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 619              		.loc 1 324 21 is_stmt 0 view .LVU212
 620 0022 4362     		str	r3, [r0, #36]
 325:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 621              		.loc 1 325 3 is_stmt 1 view .LVU213
 325:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 622              		.loc 1 325 29 is_stmt 0 view .LVU214
 623 0024 8362     		str	r3, [r0, #40]
 326:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 624              		.loc 1 326 3 is_stmt 1 view .LVU215
 326:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 625              		.loc 1 326 28 is_stmt 0 view .LVU216
 626 0026 0A23     		movs	r3, #10
 627 0028 C362     		str	r3, [r0, #44]
 327:Core/Src/main.c ****   {
 628              		.loc 1 327 3 is_stmt 1 view .LVU217
 327:Core/Src/main.c ****   {
 629              		.loc 1 327 7 is_stmt 0 view .LVU218
 630 002a FFF7FEFF 		bl	HAL_SPI_Init
 631              	.LVL19:
 327:Core/Src/main.c ****   {
 632              		.loc 1 327 6 view .LVU219
 633 002e 00B9     		cbnz	r0, .L22
 335:Core/Src/main.c **** 
 634              		.loc 1 335 1 view .LVU220
 635 0030 08BD     		pop	{r3, pc}
 636              	.L22:
 329:Core/Src/main.c ****   }
 637              		.loc 1 329 5 is_stmt 1 view .LVU221
 638 0032 FFF7FEFF 		bl	Error_Handler
 639              	.LVL20:
 640              	.L24:
 641 0036 00BF     		.align	2
 642              	.L23:
 643 0038 00000000 		.word	.LANCHOR2
 644 003c 00300140 		.word	1073819648
 645              		.cfi_endproc
 646              	.LFE135:
 648              		.section	.text.MX_TIM2_Init,"ax",%progbits
 649              		.align	1
 650              		.syntax unified
 651              		.thumb
 652              		.thumb_func
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 25


 653              		.fpu fpv4-sp-d16
 655              	MX_TIM2_Init:
 656              	.LFB136:
 343:Core/Src/main.c **** 
 657              		.loc 1 343 1 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 24
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 661 0000 00B5     		push	{lr}
 662              	.LCFI6:
 663              		.cfi_def_cfa_offset 4
 664              		.cfi_offset 14, -4
 665 0002 87B0     		sub	sp, sp, #28
 666              	.LCFI7:
 667              		.cfi_def_cfa_offset 32
 349:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 668              		.loc 1 349 3 view .LVU223
 349:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 669              		.loc 1 349 26 is_stmt 0 view .LVU224
 670 0004 0023     		movs	r3, #0
 671 0006 0293     		str	r3, [sp, #8]
 672 0008 0393     		str	r3, [sp, #12]
 673 000a 0493     		str	r3, [sp, #16]
 674 000c 0593     		str	r3, [sp, #20]
 350:Core/Src/main.c **** 
 675              		.loc 1 350 3 is_stmt 1 view .LVU225
 350:Core/Src/main.c **** 
 676              		.loc 1 350 27 is_stmt 0 view .LVU226
 677 000e 0093     		str	r3, [sp]
 678 0010 0193     		str	r3, [sp, #4]
 355:Core/Src/main.c ****   htim2.Init.Prescaler = 42000 -1;
 679              		.loc 1 355 3 is_stmt 1 view .LVU227
 355:Core/Src/main.c ****   htim2.Init.Prescaler = 42000 -1;
 680              		.loc 1 355 18 is_stmt 0 view .LVU228
 681 0012 1548     		ldr	r0, .L33
 682 0014 4FF08042 		mov	r2, #1073741824
 683 0018 0260     		str	r2, [r0]
 356:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 684              		.loc 1 356 3 is_stmt 1 view .LVU229
 356:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 685              		.loc 1 356 24 is_stmt 0 view .LVU230
 686 001a 4AF20F42 		movw	r2, #41999
 687 001e 4260     		str	r2, [r0, #4]
 357:Core/Src/main.c ****   htim2.Init.Period = 4000 -1;
 688              		.loc 1 357 3 is_stmt 1 view .LVU231
 357:Core/Src/main.c ****   htim2.Init.Period = 4000 -1;
 689              		.loc 1 357 26 is_stmt 0 view .LVU232
 690 0020 8360     		str	r3, [r0, #8]
 358:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 691              		.loc 1 358 3 is_stmt 1 view .LVU233
 358:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 692              		.loc 1 358 21 is_stmt 0 view .LVU234
 693 0022 40F69F72 		movw	r2, #3999
 694 0026 C260     		str	r2, [r0, #12]
 359:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 695              		.loc 1 359 3 is_stmt 1 view .LVU235
 359:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 26


 696              		.loc 1 359 28 is_stmt 0 view .LVU236
 697 0028 0361     		str	r3, [r0, #16]
 360:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 698              		.loc 1 360 3 is_stmt 1 view .LVU237
 360:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 699              		.loc 1 360 32 is_stmt 0 view .LVU238
 700 002a 8023     		movs	r3, #128
 701 002c 8361     		str	r3, [r0, #24]
 361:Core/Src/main.c ****   {
 702              		.loc 1 361 3 is_stmt 1 view .LVU239
 361:Core/Src/main.c ****   {
 703              		.loc 1 361 7 is_stmt 0 view .LVU240
 704 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 705              	.LVL21:
 361:Core/Src/main.c ****   {
 706              		.loc 1 361 6 view .LVU241
 707 0032 90B9     		cbnz	r0, .L30
 365:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 708              		.loc 1 365 3 is_stmt 1 view .LVU242
 365:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 709              		.loc 1 365 34 is_stmt 0 view .LVU243
 710 0034 4FF48053 		mov	r3, #4096
 711 0038 0293     		str	r3, [sp, #8]
 366:Core/Src/main.c ****   {
 712              		.loc 1 366 3 is_stmt 1 view .LVU244
 366:Core/Src/main.c ****   {
 713              		.loc 1 366 7 is_stmt 0 view .LVU245
 714 003a 02A9     		add	r1, sp, #8
 715 003c 0A48     		ldr	r0, .L33
 716 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 717              	.LVL22:
 366:Core/Src/main.c ****   {
 718              		.loc 1 366 6 view .LVU246
 719 0042 60B9     		cbnz	r0, .L31
 370:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 720              		.loc 1 370 3 is_stmt 1 view .LVU247
 370:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 721              		.loc 1 370 37 is_stmt 0 view .LVU248
 722 0044 0023     		movs	r3, #0
 723 0046 0093     		str	r3, [sp]
 371:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 724              		.loc 1 371 3 is_stmt 1 view .LVU249
 371:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 725              		.loc 1 371 33 is_stmt 0 view .LVU250
 726 0048 0193     		str	r3, [sp, #4]
 372:Core/Src/main.c ****   {
 727              		.loc 1 372 3 is_stmt 1 view .LVU251
 372:Core/Src/main.c ****   {
 728              		.loc 1 372 7 is_stmt 0 view .LVU252
 729 004a 6946     		mov	r1, sp
 730 004c 0648     		ldr	r0, .L33
 731 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 732              	.LVL23:
 372:Core/Src/main.c ****   {
 733              		.loc 1 372 6 view .LVU253
 734 0052 30B9     		cbnz	r0, .L32
 380:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 27


 735              		.loc 1 380 1 view .LVU254
 736 0054 07B0     		add	sp, sp, #28
 737              	.LCFI8:
 738              		.cfi_remember_state
 739              		.cfi_def_cfa_offset 4
 740              		@ sp needed
 741 0056 5DF804FB 		ldr	pc, [sp], #4
 742              	.L30:
 743              	.LCFI9:
 744              		.cfi_restore_state
 363:Core/Src/main.c ****   }
 745              		.loc 1 363 5 is_stmt 1 view .LVU255
 746 005a FFF7FEFF 		bl	Error_Handler
 747              	.LVL24:
 748              	.L31:
 368:Core/Src/main.c ****   }
 749              		.loc 1 368 5 view .LVU256
 750 005e FFF7FEFF 		bl	Error_Handler
 751              	.LVL25:
 752              	.L32:
 374:Core/Src/main.c ****   }
 753              		.loc 1 374 5 view .LVU257
 754 0062 FFF7FEFF 		bl	Error_Handler
 755              	.LVL26:
 756              	.L34:
 757 0066 00BF     		.align	2
 758              	.L33:
 759 0068 00000000 		.word	.LANCHOR3
 760              		.cfi_endproc
 761              	.LFE136:
 763              		.section	.text.MX_RTC_Init,"ax",%progbits
 764              		.align	1
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 768              		.fpu fpv4-sp-d16
 770              	MX_RTC_Init:
 771              	.LFB134:
 271:Core/Src/main.c **** 
 772              		.loc 1 271 1 view -0
 773              		.cfi_startproc
 774              		@ args = 0, pretend = 0, frame = 0
 775              		@ frame_needed = 0, uses_anonymous_args = 0
 776 0000 08B5     		push	{r3, lr}
 777              	.LCFI10:
 778              		.cfi_def_cfa_offset 8
 779              		.cfi_offset 3, -8
 780              		.cfi_offset 14, -4
 282:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 781              		.loc 1 282 3 view .LVU259
 282:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 782              		.loc 1 282 17 is_stmt 0 view .LVU260
 783 0002 0948     		ldr	r0, .L39
 784 0004 094B     		ldr	r3, .L39+4
 785 0006 0360     		str	r3, [r0]
 283:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 786              		.loc 1 283 3 is_stmt 1 view .LVU261
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 28


 283:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 787              		.loc 1 283 24 is_stmt 0 view .LVU262
 788 0008 0023     		movs	r3, #0
 789 000a 4360     		str	r3, [r0, #4]
 284:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 790              		.loc 1 284 3 is_stmt 1 view .LVU263
 284:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 791              		.loc 1 284 26 is_stmt 0 view .LVU264
 792 000c 7F22     		movs	r2, #127
 793 000e 8260     		str	r2, [r0, #8]
 285:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 794              		.loc 1 285 3 is_stmt 1 view .LVU265
 285:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 795              		.loc 1 285 25 is_stmt 0 view .LVU266
 796 0010 FF22     		movs	r2, #255
 797 0012 C260     		str	r2, [r0, #12]
 286:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 798              		.loc 1 286 3 is_stmt 1 view .LVU267
 286:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 799              		.loc 1 286 20 is_stmt 0 view .LVU268
 800 0014 0361     		str	r3, [r0, #16]
 287:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 801              		.loc 1 287 3 is_stmt 1 view .LVU269
 287:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 802              		.loc 1 287 28 is_stmt 0 view .LVU270
 803 0016 4361     		str	r3, [r0, #20]
 288:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 804              		.loc 1 288 3 is_stmt 1 view .LVU271
 288:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 805              		.loc 1 288 24 is_stmt 0 view .LVU272
 806 0018 8361     		str	r3, [r0, #24]
 289:Core/Src/main.c ****   {
 807              		.loc 1 289 3 is_stmt 1 view .LVU273
 289:Core/Src/main.c ****   {
 808              		.loc 1 289 7 is_stmt 0 view .LVU274
 809 001a FFF7FEFF 		bl	HAL_RTC_Init
 810              	.LVL27:
 289:Core/Src/main.c ****   {
 811              		.loc 1 289 6 view .LVU275
 812 001e 00B9     		cbnz	r0, .L38
 297:Core/Src/main.c **** 
 813              		.loc 1 297 1 view .LVU276
 814 0020 08BD     		pop	{r3, pc}
 815              	.L38:
 291:Core/Src/main.c ****   }
 816              		.loc 1 291 5 is_stmt 1 view .LVU277
 817 0022 FFF7FEFF 		bl	Error_Handler
 818              	.LVL28:
 819              	.L40:
 820 0026 00BF     		.align	2
 821              	.L39:
 822 0028 00000000 		.word	.LANCHOR4
 823 002c 00280040 		.word	1073752064
 824              		.cfi_endproc
 825              	.LFE134:
 827              		.section	.text.SystemClock_Config,"ax",%progbits
 828              		.align	1
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 29


 829              		.global	SystemClock_Config
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 833              		.fpu fpv4-sp-d16
 835              	SystemClock_Config:
 836              	.LFB131:
 149:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 837              		.loc 1 149 1 view -0
 838              		.cfi_startproc
 839              		@ args = 0, pretend = 0, frame = 96
 840              		@ frame_needed = 0, uses_anonymous_args = 0
 841 0000 00B5     		push	{lr}
 842              	.LCFI11:
 843              		.cfi_def_cfa_offset 4
 844              		.cfi_offset 14, -4
 845 0002 99B0     		sub	sp, sp, #100
 846              	.LCFI12:
 847              		.cfi_def_cfa_offset 104
 150:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 848              		.loc 1 150 3 view .LVU279
 150:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 849              		.loc 1 150 22 is_stmt 0 view .LVU280
 850 0004 3022     		movs	r2, #48
 851 0006 0021     		movs	r1, #0
 852 0008 0DEB0200 		add	r0, sp, r2
 853 000c FFF7FEFF 		bl	memset
 854              	.LVL29:
 151:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 855              		.loc 1 151 3 is_stmt 1 view .LVU281
 151:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 856              		.loc 1 151 22 is_stmt 0 view .LVU282
 857 0010 0023     		movs	r3, #0
 858 0012 0793     		str	r3, [sp, #28]
 859 0014 0893     		str	r3, [sp, #32]
 860 0016 0993     		str	r3, [sp, #36]
 861 0018 0A93     		str	r3, [sp, #40]
 862 001a 0B93     		str	r3, [sp, #44]
 152:Core/Src/main.c **** 
 863              		.loc 1 152 3 is_stmt 1 view .LVU283
 152:Core/Src/main.c **** 
 864              		.loc 1 152 28 is_stmt 0 view .LVU284
 865 001c 0393     		str	r3, [sp, #12]
 866 001e 0493     		str	r3, [sp, #16]
 867 0020 0593     		str	r3, [sp, #20]
 868 0022 0693     		str	r3, [sp, #24]
 156:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 869              		.loc 1 156 3 is_stmt 1 view .LVU285
 870              	.LBB12:
 156:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 871              		.loc 1 156 3 view .LVU286
 872 0024 0193     		str	r3, [sp, #4]
 156:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 873              		.loc 1 156 3 view .LVU287
 874 0026 2A4A     		ldr	r2, .L49
 875 0028 116C     		ldr	r1, [r2, #64]
 876 002a 41F08051 		orr	r1, r1, #268435456
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 30


 877 002e 1164     		str	r1, [r2, #64]
 156:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 878              		.loc 1 156 3 view .LVU288
 879 0030 126C     		ldr	r2, [r2, #64]
 880 0032 02F08052 		and	r2, r2, #268435456
 881 0036 0192     		str	r2, [sp, #4]
 156:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 882              		.loc 1 156 3 view .LVU289
 883 0038 019A     		ldr	r2, [sp, #4]
 884              	.LBE12:
 156:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 885              		.loc 1 156 3 view .LVU290
 157:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 886              		.loc 1 157 3 view .LVU291
 887              	.LBB13:
 157:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 888              		.loc 1 157 3 view .LVU292
 889 003a 0293     		str	r3, [sp, #8]
 157:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 890              		.loc 1 157 3 view .LVU293
 891 003c 254B     		ldr	r3, .L49+4
 892 003e 1A68     		ldr	r2, [r3]
 893 0040 42F48042 		orr	r2, r2, #16384
 894 0044 1A60     		str	r2, [r3]
 157:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 895              		.loc 1 157 3 view .LVU294
 896 0046 1B68     		ldr	r3, [r3]
 897 0048 03F48043 		and	r3, r3, #16384
 898 004c 0293     		str	r3, [sp, #8]
 157:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 899              		.loc 1 157 3 view .LVU295
 900 004e 029B     		ldr	r3, [sp, #8]
 901              	.LBE13:
 157:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 902              		.loc 1 157 3 view .LVU296
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 903              		.loc 1 161 3 view .LVU297
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 904              		.loc 1 161 36 is_stmt 0 view .LVU298
 905 0050 0923     		movs	r3, #9
 906 0052 0C93     		str	r3, [sp, #48]
 162:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 907              		.loc 1 162 3 is_stmt 1 view .LVU299
 162:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 908              		.loc 1 162 30 is_stmt 0 view .LVU300
 909 0054 4FF48033 		mov	r3, #65536
 910 0058 0D93     		str	r3, [sp, #52]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 911              		.loc 1 163 3 is_stmt 1 view .LVU301
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 912              		.loc 1 163 30 is_stmt 0 view .LVU302
 913 005a 0123     		movs	r3, #1
 914 005c 1193     		str	r3, [sp, #68]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 915              		.loc 1 164 3 is_stmt 1 view .LVU303
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 916              		.loc 1 164 34 is_stmt 0 view .LVU304
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 31


 917 005e 0223     		movs	r3, #2
 918 0060 1293     		str	r3, [sp, #72]
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 919              		.loc 1 165 3 is_stmt 1 view .LVU305
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 920              		.loc 1 165 35 is_stmt 0 view .LVU306
 921 0062 4FF48002 		mov	r2, #4194304
 922 0066 1392     		str	r2, [sp, #76]
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 923              		.loc 1 166 3 is_stmt 1 view .LVU307
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 924              		.loc 1 166 30 is_stmt 0 view .LVU308
 925 0068 0822     		movs	r2, #8
 926 006a 1492     		str	r2, [sp, #80]
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 927              		.loc 1 167 3 is_stmt 1 view .LVU309
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 928              		.loc 1 167 30 is_stmt 0 view .LVU310
 929 006c 4FF4A872 		mov	r2, #336
 930 0070 1592     		str	r2, [sp, #84]
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 931              		.loc 1 168 3 is_stmt 1 view .LVU311
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 932              		.loc 1 168 30 is_stmt 0 view .LVU312
 933 0072 1693     		str	r3, [sp, #88]
 169:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 934              		.loc 1 169 3 is_stmt 1 view .LVU313
 169:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 935              		.loc 1 169 30 is_stmt 0 view .LVU314
 936 0074 0723     		movs	r3, #7
 937 0076 1793     		str	r3, [sp, #92]
 170:Core/Src/main.c ****   {
 938              		.loc 1 170 3 is_stmt 1 view .LVU315
 170:Core/Src/main.c ****   {
 939              		.loc 1 170 7 is_stmt 0 view .LVU316
 940 0078 0CA8     		add	r0, sp, #48
 941 007a FFF7FEFF 		bl	HAL_RCC_OscConfig
 942              	.LVL30:
 170:Core/Src/main.c ****   {
 943              		.loc 1 170 6 view .LVU317
 944 007e 00BB     		cbnz	r0, .L46
 176:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 945              		.loc 1 176 3 is_stmt 1 view .LVU318
 176:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 946              		.loc 1 176 31 is_stmt 0 view .LVU319
 947 0080 0F23     		movs	r3, #15
 948 0082 0793     		str	r3, [sp, #28]
 178:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 949              		.loc 1 178 3 is_stmt 1 view .LVU320
 178:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 950              		.loc 1 178 34 is_stmt 0 view .LVU321
 951 0084 0223     		movs	r3, #2
 952 0086 0893     		str	r3, [sp, #32]
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 953              		.loc 1 179 3 is_stmt 1 view .LVU322
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 954              		.loc 1 179 35 is_stmt 0 view .LVU323
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 32


 955 0088 0023     		movs	r3, #0
 956 008a 0993     		str	r3, [sp, #36]
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 957              		.loc 1 180 3 is_stmt 1 view .LVU324
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 958              		.loc 1 180 36 is_stmt 0 view .LVU325
 959 008c 4FF4A053 		mov	r3, #5120
 960 0090 0A93     		str	r3, [sp, #40]
 181:Core/Src/main.c **** 
 961              		.loc 1 181 3 is_stmt 1 view .LVU326
 181:Core/Src/main.c **** 
 962              		.loc 1 181 36 is_stmt 0 view .LVU327
 963 0092 4FF48053 		mov	r3, #4096
 964 0096 0B93     		str	r3, [sp, #44]
 183:Core/Src/main.c ****   {
 965              		.loc 1 183 3 is_stmt 1 view .LVU328
 183:Core/Src/main.c ****   {
 966              		.loc 1 183 7 is_stmt 0 view .LVU329
 967 0098 0521     		movs	r1, #5
 968 009a 07A8     		add	r0, sp, #28
 969 009c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 970              	.LVL31:
 183:Core/Src/main.c ****   {
 971              		.loc 1 183 6 view .LVU330
 972 00a0 88B9     		cbnz	r0, .L47
 187:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 973              		.loc 1 187 3 is_stmt 1 view .LVU331
 187:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 974              		.loc 1 187 44 is_stmt 0 view .LVU332
 975 00a2 0323     		movs	r3, #3
 976 00a4 0393     		str	r3, [sp, #12]
 188:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 977              		.loc 1 188 3 is_stmt 1 view .LVU333
 188:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 978              		.loc 1 188 38 is_stmt 0 view .LVU334
 979 00a6 C023     		movs	r3, #192
 980 00a8 0493     		str	r3, [sp, #16]
 189:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 981              		.loc 1 189 3 is_stmt 1 view .LVU335
 189:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 982              		.loc 1 189 38 is_stmt 0 view .LVU336
 983 00aa 0223     		movs	r3, #2
 984 00ac 0593     		str	r3, [sp, #20]
 190:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 985              		.loc 1 190 3 is_stmt 1 view .LVU337
 190:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 986              		.loc 1 190 41 is_stmt 0 view .LVU338
 987 00ae 4FF40073 		mov	r3, #512
 988 00b2 0693     		str	r3, [sp, #24]
 191:Core/Src/main.c ****   {
 989              		.loc 1 191 3 is_stmt 1 view .LVU339
 191:Core/Src/main.c ****   {
 990              		.loc 1 191 7 is_stmt 0 view .LVU340
 991 00b4 03A8     		add	r0, sp, #12
 992 00b6 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 993              	.LVL32:
 191:Core/Src/main.c ****   {
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 33


 994              		.loc 1 191 6 view .LVU341
 995 00ba 30B9     		cbnz	r0, .L48
 195:Core/Src/main.c **** 
 996              		.loc 1 195 1 view .LVU342
 997 00bc 19B0     		add	sp, sp, #100
 998              	.LCFI13:
 999              		.cfi_remember_state
 1000              		.cfi_def_cfa_offset 4
 1001              		@ sp needed
 1002 00be 5DF804FB 		ldr	pc, [sp], #4
 1003              	.L46:
 1004              	.LCFI14:
 1005              		.cfi_restore_state
 172:Core/Src/main.c ****   }
 1006              		.loc 1 172 5 is_stmt 1 view .LVU343
 1007 00c2 FFF7FEFF 		bl	Error_Handler
 1008              	.LVL33:
 1009              	.L47:
 185:Core/Src/main.c ****   }
 1010              		.loc 1 185 5 view .LVU344
 1011 00c6 FFF7FEFF 		bl	Error_Handler
 1012              	.LVL34:
 1013              	.L48:
 193:Core/Src/main.c ****   }
 1014              		.loc 1 193 5 view .LVU345
 1015 00ca FFF7FEFF 		bl	Error_Handler
 1016              	.LVL35:
 1017              	.L50:
 1018 00ce 00BF     		.align	2
 1019              	.L49:
 1020 00d0 00380240 		.word	1073887232
 1021 00d4 00700040 		.word	1073770496
 1022              		.cfi_endproc
 1023              	.LFE131:
 1025              		.section	.text.main,"ax",%progbits
 1026              		.align	1
 1027              		.global	main
 1028              		.syntax unified
 1029              		.thumb
 1030              		.thumb_func
 1031              		.fpu fpv4-sp-d16
 1033              	main:
 1034              	.LFB130:
  82:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1035              		.loc 1 82 1 view -0
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 0
 1038              		@ frame_needed = 0, uses_anonymous_args = 0
 1039 0000 10B5     		push	{r4, lr}
 1040              	.LCFI15:
 1041              		.cfi_def_cfa_offset 8
 1042              		.cfi_offset 4, -8
 1043              		.cfi_offset 14, -4
  90:Core/Src/main.c **** 
 1044              		.loc 1 90 3 view .LVU347
 1045 0002 FFF7FEFF 		bl	HAL_Init
 1046              	.LVL36:
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 34


  97:Core/Src/main.c **** 
 1047              		.loc 1 97 3 view .LVU348
 1048 0006 FFF7FEFF 		bl	SystemClock_Config
 1049              	.LVL37:
 104:Core/Src/main.c ****   MX_I2C1_Init();
 1050              		.loc 1 104 3 view .LVU349
 1051 000a FFF7FEFF 		bl	MX_GPIO_Init
 1052              	.LVL38:
 105:Core/Src/main.c ****   MX_I2S3_Init();
 1053              		.loc 1 105 3 view .LVU350
 1054 000e FFF7FEFF 		bl	MX_I2C1_Init
 1055              	.LVL39:
 106:Core/Src/main.c ****   MX_SPI1_Init();
 1056              		.loc 1 106 3 view .LVU351
 1057 0012 FFF7FEFF 		bl	MX_I2S3_Init
 1058              	.LVL40:
 107:Core/Src/main.c ****   MX_TIM2_Init();
 1059              		.loc 1 107 3 view .LVU352
 1060 0016 FFF7FEFF 		bl	MX_SPI1_Init
 1061              	.LVL41:
 108:Core/Src/main.c ****   MX_USB_HOST_Init();
 1062              		.loc 1 108 3 view .LVU353
 1063 001a FFF7FEFF 		bl	MX_TIM2_Init
 1064              	.LVL42:
 109:Core/Src/main.c ****   MX_RTC_Init();
 1065              		.loc 1 109 3 view .LVU354
 1066 001e FFF7FEFF 		bl	MX_USB_HOST_Init
 1067              	.LVL43:
 110:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1068              		.loc 1 110 3 view .LVU355
 1069 0022 FFF7FEFF 		bl	MX_RTC_Init
 1070              	.LVL44:
 117:Core/Src/main.c ****   
 1071              		.loc 1 117 5 view .LVU356
 117:Core/Src/main.c ****   
 1072              		.loc 1 117 9 is_stmt 0 view .LVU357
 1073 0026 0024     		movs	r4, #0
 1074 0028 05E0     		b	.L52
 1075              	.LVL45:
 1076              	.L53:
 131:Core/Src/main.c **** 	    //HAL_TIM_Base_Stop(&htim2);
 1077              		.loc 1 131 12 is_stmt 1 view .LVU358
 131:Core/Src/main.c **** 	    //HAL_TIM_Base_Stop(&htim2);
 1078              		.loc 1 131 16 is_stmt 0 view .LVU359
 1079 002a 0421     		movs	r1, #4
 1080 002c 1048     		ldr	r0, .L57
 1081 002e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1082              	.LVL46:
 131:Core/Src/main.c **** 	    //HAL_TIM_Base_Stop(&htim2);
 1083              		.loc 1 131 15 view .LVU360
 1084 0032 00B1     		cbz	r0, .L52
 131:Core/Src/main.c **** 	    //HAL_TIM_Base_Stop(&htim2);
 1085              		.loc 1 131 52 discriminator 1 view .LVU361
 1086 0034 74B9     		cbnz	r4, .L56
 1087              	.LVL47:
 1088              	.L52:
 119:Core/Src/main.c ****   {
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 35


 1089              		.loc 1 119 3 is_stmt 1 view .LVU362
 122:Core/Src/main.c **** 
 1090              		.loc 1 122 5 view .LVU363
 1091 0036 FFF7FEFF 		bl	MX_USB_HOST_Process
 1092              	.LVL48:
 126:Core/Src/main.c **** 	    released = 1;
 1093              		.loc 1 126 5 view .LVU364
 126:Core/Src/main.c **** 	    released = 1;
 1094              		.loc 1 126 10 is_stmt 0 view .LVU365
 1095 003a 0421     		movs	r1, #4
 1096 003c 0C48     		ldr	r0, .L57
 1097 003e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1098              	.LVL49:
 126:Core/Src/main.c **** 	    released = 1;
 1099              		.loc 1 126 8 view .LVU366
 1100 0042 0028     		cmp	r0, #0
 1101 0044 F1D1     		bne	.L53
 126:Core/Src/main.c **** 	    released = 1;
 1102              		.loc 1 126 46 discriminator 1 view .LVU367
 1103 0046 002C     		cmp	r4, #0
 1104 0048 EFD1     		bne	.L53
 127:Core/Src/main.c **** 	    //HAL_TIM_Base_Start(&htim2);
 1105              		.loc 1 127 6 is_stmt 1 view .LVU368
 1106              	.LVL50:
 129:Core/Src/main.c **** 	   // HAL_NVIC_EnableIRQ(TIM2_IRQn);
 1107              		.loc 1 129 6 view .LVU369
 1108 004a 0A48     		ldr	r0, .L57+4
 1109 004c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1110              	.LVL51:
 127:Core/Src/main.c **** 	    //HAL_TIM_Base_Start(&htim2);
 1111              		.loc 1 127 15 is_stmt 0 view .LVU370
 1112 0050 0124     		movs	r4, #1
 129:Core/Src/main.c **** 	   // HAL_NVIC_EnableIRQ(TIM2_IRQn);
 1113              		.loc 1 129 6 view .LVU371
 1114 0052 F0E7     		b	.L52
 1115              	.LVL52:
 1116              	.L56:
 133:Core/Src/main.c **** 	    //HAL_NVIC_DisableIRQ(TIM2_IRQn);
 1117              		.loc 1 133 6 is_stmt 1 view .LVU372
 1118 0054 0748     		ldr	r0, .L57+4
 1119 0056 FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 1120              	.LVL53:
 135:Core/Src/main.c **** 	    released = 0;
 1121              		.loc 1 135 6 view .LVU373
 135:Core/Src/main.c **** 	    released = 0;
 1122              		.loc 1 135 16 is_stmt 0 view .LVU374
 1123 005a 0024     		movs	r4, #0
 1124              	.LVL54:
 135:Core/Src/main.c **** 	    released = 0;
 1125              		.loc 1 135 16 view .LVU375
 1126 005c 4FF08043 		mov	r3, #1073741824
 1127 0060 5C62     		str	r4, [r3, #36]
 136:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 1128              		.loc 1 136 6 is_stmt 1 view .LVU376
 1129              	.LVL55:
 137:Core/Src/main.c ****     }  
 1130              		.loc 1 137 6 view .LVU377
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 36


 1131 0062 2246     		mov	r2, r4
 1132 0064 0221     		movs	r1, #2
 1133 0066 0248     		ldr	r0, .L57
 1134 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1135              	.LVL56:
 1136 006c E3E7     		b	.L52
 1137              	.L58:
 1138 006e 00BF     		.align	2
 1139              	.L57:
 1140 0070 00000240 		.word	1073872896
 1141 0074 00000000 		.word	.LANCHOR3
 1142              		.cfi_endproc
 1143              	.LFE130:
 1145              		.global	htim2
 1146              		.global	hspi1
 1147              		.global	hrtc
 1148              		.global	hi2s3
 1149              		.global	hi2c1
 1150              		.section	.bss.hi2c1,"aw",%nobits
 1151              		.align	2
 1152              		.set	.LANCHOR0,. + 0
 1155              	hi2c1:
 1156 0000 00000000 		.space	84
 1156      00000000 
 1156      00000000 
 1156      00000000 
 1156      00000000 
 1157              		.section	.bss.hi2s3,"aw",%nobits
 1158              		.align	2
 1159              		.set	.LANCHOR1,. + 0
 1162              	hi2s3:
 1163 0000 00000000 		.space	72
 1163      00000000 
 1163      00000000 
 1163      00000000 
 1163      00000000 
 1164              		.section	.bss.hrtc,"aw",%nobits
 1165              		.align	2
 1166              		.set	.LANCHOR4,. + 0
 1169              	hrtc:
 1170 0000 00000000 		.space	32
 1170      00000000 
 1170      00000000 
 1170      00000000 
 1170      00000000 
 1171              		.section	.bss.hspi1,"aw",%nobits
 1172              		.align	2
 1173              		.set	.LANCHOR2,. + 0
 1176              	hspi1:
 1177 0000 00000000 		.space	88
 1177      00000000 
 1177      00000000 
 1177      00000000 
 1177      00000000 
 1178              		.section	.bss.htim2,"aw",%nobits
 1179              		.align	2
 1180              		.set	.LANCHOR3,. + 0
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 37


 1183              	htim2:
 1184 0000 00000000 		.space	72
 1184      00000000 
 1184      00000000 
 1184      00000000 
 1184      00000000 
 1185              		.text
 1186              	.Letext0:
 1187              		.file 3 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-maj
 1188              		.file 4 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-maj
 1189              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1190              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1191              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1192              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1193              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1194              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1195              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1196              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 1197              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1198              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1199              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1200              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1201              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1202              		.file 18 "USB_HOST/App/usb_host.h"
 1203              		.file 19 "<built-in>"
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 38


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:378    .text.MX_GPIO_Init:000000000000019c $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:388    .text.Error_Handler:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:395    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:427    .text.MX_I2C1_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:433    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:491    .text.MX_I2C1_Init:000000000000002c $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:498    .text.MX_I2S3_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:504    .text.MX_I2S3_Init:0000000000000000 MX_I2S3_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:562    .text.MX_I2S3_Init:000000000000002c $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:569    .text.MX_SPI1_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:575    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:643    .text.MX_SPI1_Init:0000000000000038 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:649    .text.MX_TIM2_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:655    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:759    .text.MX_TIM2_Init:0000000000000068 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:764    .text.MX_RTC_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:770    .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:822    .text.MX_RTC_Init:0000000000000028 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:828    .text.SystemClock_Config:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:835    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1020   .text.SystemClock_Config:00000000000000d0 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1026   .text.main:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1033   .text.main:0000000000000000 main
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1140   .text.main:0000000000000070 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1183   .bss.htim2:0000000000000000 htim2
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1176   .bss.hspi1:0000000000000000 hspi1
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1169   .bss.hrtc:0000000000000000 hrtc
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1162   .bss.hi2s3:0000000000000000 hi2s3
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1155   .bss.hi2c1:0000000000000000 hi2c1
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1151   .bss.hi2c1:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1158   .bss.hi2s3:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1165   .bss.hrtc:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1172   .bss.hspi1:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s:1179   .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
HAL_I2S_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_RTC_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_USB_HOST_Init
HAL_GPIO_ReadPin
MX_USB_HOST_Process
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccpqi8LD.s 			page 39


HAL_TIM_Base_Start_IT
HAL_TIM_Base_Stop_IT
