/*
 * Copyright (c) 2024 Telink Semiconductor
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;

#include <zephyr/dt-bindings/gpio/gpio.h>
// TEST PURPOSE ONLY
#include <zephyr/dt-bindings/adc/adc.h>
#include <zephyr/dt-bindings/adc/b9x-adc.h>
#include <zephyr/dt-bindings/i2c/i2c.h>

/ {
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		cpu0: cpu@0 {
			reg = <0>;
			clock-frequency = <24000000>;
			compatible ="telink,w91", "riscv";
		};
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "telink,telink_w91-soc";
		ranges;

		ram_ilm: memory@0 {
			compatible = "mmio-sram";
			reg = <0x00000000 0x00008000>;
		};

		ram_dlm: memory@200000 {
			compatible = "mmio-sram";
			reg = <0x00200000 0x0002e000>;
		};

		reserved-memory {
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			sram_tx: memory@22e000 {
				reg = <0x22e000 0x1000>;
			};

			sram_rx: memory@22f000 {
				reg = <0x22f000 0x1000>;
			};
		};

		mtimer: timer@e6000000 {
			compatible = "telink,machine-timer";
			reg = <0xe6000000 0x10000>;
			interrupts = <7 0>;
			interrupt-parent = <&plic0>;
		};

		mbox: mbox@e6400000 {
			compatible = "telink,mbox-ipc-w91";
			#mbox-cells = <1>;
			reg = <0xe6400000 0x4000000>;
		};

		ipc {
			ipc0: ipc0 {
				compatible = "zephyr,ipc-icmsg";
				tx-region = <&sram_tx>;
				rx-region = <&sram_rx>;
				mboxes = <&mbox 0>, <&mbox 1>;
				mbox-names = "tx", "rx";
			};
		};

		flash_mspi: flash-controller@A3FFFF00 {
			compatible = "telink,w91-flash-controller";
			reg = <0xA3FFFF00 0x100>;

			#address-cells = <1>;
			#size-cells = <1>;

			flash: flash@80000000 {
				compatible = "soc-nv-flash";
				write-block-size = <1>;
			};
		};

		plic0: interrupt-controller@e4000000 {
			compatible = "sifive,plic-1.0.0";
			#address-cells = <0>;
			#interrupt-cells = <2>;
			interrupt-controller;
			reg = < 0xe4000000 0x00001000
					0xe4002000 0x00000800
					0xe4200000 0x00010000 >;
			reg-names = "prio", "irq_en", "reg";
			riscv,max-priority = <3>;
			riscv,ndev = <46>;
		};

		trng0: trng@80101800 {
			compatible = "telink,w91-trng";
			reg = <0x80101800 0x20>;
			status = "disabled";
		};

		gpio0: gpio0 {
			compatible = "telink,w91-gpio";
			gpio-controller;
			status = "disabled";
			#gpio-cells = <2>;
			ngpios = <25>;
		};
		pinctrl: pinctrl{
			compatible = "telink,w91-pinctrl";
			reg-names = "pin_mux",
						"gpio_en",
						"pull_up_en";
			status = "okay";
		};
		adc: adc@ea {
			compatible = "telink,w91-adc";
			reg = <0xea 0x18>;
			status = "disabled";
			#io-channel-cells = <1>;
		};
		i2c: i2c {
			compatible = "telink,w91-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
			clock-frequency = <I2C_BITRATE_STANDARD>;
		};
	};
};
