<!DOCTYPE html>

<meta charset="utf-8">

<link href="https://cdnjs.cloudflare.com/ajax/libs/normalize/6.0.0/normalize.min.css" rel="stylesheet">
<link href="https://fonts.googleapis.com/css?family=Lato:400" rel="stylesheet">
<link href="/static/css/main.css" rel="stylesheet">


<link href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.10.0/styles/atom-one-light.min.css" rel="stylesheet">


<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.10.0/highlight.min.js"></script>
<script>hljs.initHighlightingOnLoad();</script>


<title>Segmentation</title>

<meta name="author" content="Clay McClure">
<meta name="description" content="Compendium of computing articles focused on embedded Linux, networking, and C, C++, and Python programming.">


<meta name="twitter:card" content="summary">
<meta name="twitter:site" content="@TenaciousDebug">
<meta name="twitter:title" content="Segmentation">
<meta name="twitter:description" content="How could the 8086 microprocessor, with its 16-bit registers and data bus, address 20 bits (1 MiB) of memory? By adding  two  16-bit registers — a segment register and an offset register — with the segment register shifted four bits to the left (equivalent to multiplying by 16):">
<meta name="twitter:image" content="http://daemons.net/static/images/tuxdemon.png">



<div class="document">
  <div class="documentwrapper">
    <div class="contentwrapper">
      <main class="content">
        <h1 id="Segmentation">Segmentation</h1>
<h2 id="Real-mode">Real mode</h2>
<p>How could the 8086 microprocessor, with its 16-bit registers and data bus,
address 20 bits (1 MiB) of memory? By adding <em>two</em> 16-bit registers — a segment
register and an offset register — with the segment register shifted four bits
to the left (equivalent to multiplying by 16):</p>
<pre><code class="nohighlight">             Segment register
    ┌───────┬───────┬───────┬───────┐
    │   1   │   2   │   3   │   4   │
    └───────┴───────┴───────┴───────┘
     15                            0

                     Offset register
            ┌───────┬───────┬───────┬───────┐
  +         │   1   │   2   │   3   │   4   │
            └───────┴───────┴───────┴───────┘
             15                            0

    ===========================================

                 Physical Address
    ┌───────┬───────┬───────┬───────┬───────┐
    │   1   │   3   │   5   │   7   │   4   │
    └───────┴───────┴───────┴───────┴───────┘
     19                                    0
</code></pre>
<p>It's a clever trick, but has two quirks:</p>
<ol>
<li>
<p>While any given segment and offset uniquely define exactly one physical
address, the converse is not true; any given physical address can be
constructed from several combinations of segments and offsets.</p>
<p>For example, the following segment:offset pairs produce equivalent physical
addresses:</p>
<pre><code class="nohighlight">  F000          FF00          FFF0          FFFF 
+  FFFF       +  0FFF       +  00FF       +  000F
  =====         =====         =====         =====
  FFFFF    ≡    FFFFF    ≡    FFFFF    ≡    FFFFF
</code></pre>
</li>
<li>
<p>It is possible to overflow the 20-bit physical address, in which case the
address wraps:</p>
<pre><code class="nohighlight">  FFFF
+  FFFF
  =====
  0FFEF (NOT 10FFEF)
</code></pre>
<p>Some software written for the 8086/8088 depended on this wrap-around. When
the 80286 shipped in 1982 with a 24-bit address bus, system designers opted
to disable its 20th address pin (&quot;A20&quot;) for backwards compatibility with the
previous processors. System software had to enable the A20 line in order to
address more than 1 MiB of memory.</p>
</li>
</ol>
<h3 id="Segments">Segments</h3>
<p>IA-32 defines six segment registers, each with a specific purpose:</p>
<ul>
<li><code>cs</code>: code segment</li>
<li><code>ss</code>: stack segment</li>
<li><code>ds</code>: data segment</li>
<li><code>es</code>: extra segment</li>
<li><code>fs</code>:</li>
<li><code>gs</code>:</li>
</ul>
<h2 id="Protected-mode">Protected mode</h2>
<p>The 16-bit segment registers are repurposed to hold a segment selector, which
points to a segment descriptor in a segment descriptor table:</p>
<pre><code class="nohighlight">    Segment Selector
           in
  Segmentation Register
┌────────────┬────┬─────┐          Global/Local
│ index      │ TI │ RPL │        Descriptor Table
└────────────┴────┴─────┘     ┌────────────────────┐
 15    │    3   2  1   0      │         ...        │
       │                      ├────────────────────┤
       └─────────────────────&gt;│ Segment Descriptor │
                              ├────────────────────┤
                              │         ...        │
                              └────────────────────┘
                                         ^
                                         │
                                         └─────── gdtr/ldtr
</code></pre>
<p>The segment selector's Table Indicator (TI) bit determines whether the selector
points to the GDT (TI = 0) or LDT (TI = 1).</p>
<p>The segment selector's Requestor Privilege Level (RPL) sets the CPU's Current
Privilege Level (CPL) when the selector is loaded into the <code>cs</code> register.</p>
<p>Segment descriptors are 8-byte structures describing the base, size, type, and
other attributes of a memory segment:</p>
<pre><code class="nohighlight"> 63          56  55       51           48       43  40 39          32
┌──────────────┬───┬─────┬───────────────┬─────┬──────┬──────────────┐
│ base (24-31) │ G │ ... │ limit (16-19) │ ... │ type │ base (16-23) │
├──────────────┴───┴─────┴───────────┬───┴─────┴──────┴──────────────┤
│              base (0-15)           │           limit (0-15)        │
└────────────────────────────────────┴───────────────────────────────┘
 31                                                                 0
</code></pre>
<p>The 32-bit base can address 4 GiB. The 20-bit limit (size) supports up to 1 MiB
segments with byte-sized granularity (G = 0) or up to 4 GiB segments with 4 KiB
page-sized granularity (G = 1).</p>
<h2 id="Reading">Reading</h2>
<ul>
<li><a href="https://software.intel.com/en-us/articles/intel-sdm">Intel® 64 and IA-32 Architectures Software Developer Manuals</a></li>
</ul>

      </main>
      <footer>
        Copyright © 2000-2019 Clay McClure. Made with <a href="https://claymation.github.io/void/">void</a>.
      </footer>
    </div>
  </div>

  <div class="sidebar">
    <div class="sidebarwrapper">
      <a href="/"><img src="/static/images/tuxdemon.png" width=160 height=160 alt="Tux (the Linux penguin) with daemon horns"></a>
      <section class="toc">
        <h2>Table of Contents</h2>
        
        
          
            <ul><li>
          
          <a href="#Segmentation">Segmentation</a>
          
          
        
          
            <ul><li>
          
          <a href="#Real-mode">Real mode</a>
          
          
        
          
            <ul><li>
          
          <a href="#Segments">Segments</a>
          
          
        
          
            </li></ul><li>
          
          <a href="#Protected-mode">Protected mode</a>
          
          
        
          
            </li><li>
          
          <a href="#Reading">Reading</a>
          
          
        
        
          </li></ul>
        
          </li></ul>
        
      </section>
    </div>
  </div>
</div>
