// Seed: 2823654685
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1 ^ 1'h0 or posedge 1'd0 or id_4, id_1 or negedge id_3 or 1'b0);
  tri0 id_5;
  assign id_2 = id_3;
  assign id_5 = id_3 - 1'b0;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1[1&&1] = ~id_2;
  module_0(
      id_5, id_5, id_7, id_5
  );
endprogram
