/home/aom/Work/fpga_project/test/uart_test/boards/atlys/synthesis/build/top.ngc 1403180109
/home/aom/Work/fpga_project/test/uart_test/boards/atlys/synthesis/build/uart_fifo.ngc 1403171212
OK
