// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_3_Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY,
        weights_m_weights_V_address0,
        weights_m_weights_V_ce0,
        weights_m_weights_V_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [7:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;
output  [8:0] weights_m_weights_V_address0;
output   weights_m_weights_V_ce0;
input  [1:0] weights_m_weights_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;
reg weights_m_weights_V_ce0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] threshs_m_thresholds_2_address0;
reg    threshs_m_thresholds_2_ce0;
wire   [2:0] threshs_m_thresholds_2_q0;
wire   [2:0] threshs_m_thresholds_1_address0;
reg    threshs_m_thresholds_1_ce0;
wire   [3:0] threshs_m_thresholds_1_q0;
wire   [2:0] threshs_m_thresholds_address0;
reg    threshs_m_thresholds_ce0;
wire   [0:0] threshs_m_thresholds_q0;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln122_fu_690_p2;
wire   [0:0] icmp_ln125_fu_705_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln160_reg_2099;
reg   [8:0] i_0_reg_529;
reg    ap_predicate_op157_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [8:0] i_fu_696_p2;
wire   [1:0] inElem_V_1_fu_910_p66;
wire   [1:0] inputBuf_0_V_fu_1044_p1;
wire   [5:0] trunc_ln321_fu_1048_p1;
wire   [0:0] icmp_ln137_fu_1378_p2;
reg   [0:0] icmp_ln137_reg_2089;
wire   [0:0] icmp_ln160_fu_1401_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [1:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_540;
reg   [1:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_540;
wire   [63:0] zext_ln137_fu_1384_p1;
wire   [63:0] zext_ln186_fu_1420_p1;
reg   [8:0] accu_V_0_0_0_fu_192;
wire   [8:0] add_ln700_1_fu_1493_p2;
reg   [31:0] tile_assign_fu_196;
wire   [31:0] tile_fu_1389_p2;
wire   [31:0] tile_1_fu_1447_p3;
reg   [31:0] sf_1_fu_200;
wire   [31:0] sf_fu_1395_p2;
reg   [1:0] inputBuf_63_V_fu_204;
reg   [1:0] inputBuf_63_V_1_fu_208;
reg   [1:0] inputBuf_63_V_2_fu_212;
reg   [1:0] inputBuf_63_V_3_fu_216;
reg   [1:0] inputBuf_63_V_4_fu_220;
reg   [1:0] inputBuf_63_V_5_fu_224;
reg   [1:0] inputBuf_63_V_6_fu_228;
reg   [1:0] inputBuf_63_V_7_fu_232;
reg   [1:0] inputBuf_63_V_8_fu_236;
reg   [1:0] inputBuf_63_V_9_fu_240;
reg   [1:0] inputBuf_63_V_10_fu_244;
reg   [1:0] inputBuf_63_V_11_fu_248;
reg   [1:0] inputBuf_63_V_12_fu_252;
reg   [1:0] inputBuf_63_V_13_fu_256;
reg   [1:0] inputBuf_63_V_14_fu_260;
reg   [1:0] inputBuf_63_V_15_fu_264;
reg   [1:0] inputBuf_63_V_16_fu_268;
reg   [1:0] inputBuf_63_V_17_fu_272;
reg   [1:0] inputBuf_63_V_18_fu_276;
reg   [1:0] inputBuf_63_V_19_fu_280;
reg   [1:0] inputBuf_63_V_20_fu_284;
reg   [1:0] inputBuf_63_V_21_fu_288;
reg   [1:0] inputBuf_63_V_22_fu_292;
reg   [1:0] inputBuf_63_V_23_fu_296;
reg   [1:0] inputBuf_63_V_24_fu_300;
reg   [1:0] inputBuf_63_V_25_fu_304;
reg   [1:0] inputBuf_63_V_26_fu_308;
reg   [1:0] inputBuf_63_V_27_fu_312;
reg   [1:0] inputBuf_63_V_28_fu_316;
reg   [1:0] inputBuf_63_V_29_fu_320;
reg   [1:0] inputBuf_63_V_30_fu_324;
reg   [1:0] inputBuf_63_V_31_fu_328;
reg   [1:0] inputBuf_63_V_32_fu_332;
reg   [1:0] inputBuf_63_V_33_fu_336;
reg   [1:0] inputBuf_63_V_34_fu_340;
reg   [1:0] inputBuf_63_V_35_fu_344;
reg   [1:0] inputBuf_63_V_36_fu_348;
reg   [1:0] inputBuf_63_V_37_fu_352;
reg   [1:0] inputBuf_63_V_38_fu_356;
reg   [1:0] inputBuf_63_V_39_fu_360;
reg   [1:0] inputBuf_63_V_40_fu_364;
reg   [1:0] inputBuf_63_V_41_fu_368;
reg   [1:0] inputBuf_63_V_42_fu_372;
reg   [1:0] inputBuf_63_V_43_fu_376;
reg   [1:0] inputBuf_63_V_44_fu_380;
reg   [1:0] inputBuf_63_V_45_fu_384;
reg   [1:0] inputBuf_63_V_46_fu_388;
reg   [1:0] inputBuf_63_V_47_fu_392;
reg   [1:0] inputBuf_63_V_48_fu_396;
reg   [1:0] inputBuf_63_V_49_fu_400;
reg   [1:0] inputBuf_63_V_50_fu_404;
reg   [1:0] inputBuf_63_V_51_fu_408;
reg   [1:0] inputBuf_63_V_52_fu_412;
reg   [1:0] inputBuf_63_V_53_fu_416;
reg   [1:0] inputBuf_63_V_54_fu_420;
reg   [1:0] inputBuf_63_V_55_fu_424;
reg   [1:0] inputBuf_63_V_56_fu_428;
reg   [1:0] inputBuf_63_V_57_fu_432;
reg   [1:0] inputBuf_63_V_58_fu_436;
reg   [1:0] inputBuf_63_V_59_fu_440;
reg   [1:0] inputBuf_63_V_60_fu_444;
reg   [1:0] inputBuf_63_V_61_fu_448;
reg   [1:0] inputBuf_63_V_62_fu_452;
reg   [1:0] inputBuf_63_V_63_fu_456;
reg   [31:0] nf_assign_fu_460;
wire   [31:0] nf_1_fu_1439_p3;
reg    ap_block_pp0_stage0_01001;
wire   [5:0] inElem_V_1_fu_910_p65;
wire   [31:0] nf_fu_1427_p2;
wire   [0:0] icmp_ln173_fu_1433_p2;
wire   [1:0] ret_V_fu_1483_p0;
wire  signed [3:0] ret_V_fu_1483_p2;
wire   [8:0] select_ln137_fu_1468_p3;
wire  signed [8:0] sext_ln700_fu_1489_p1;
wire   [8:0] zext_ln186_1_fu_1504_p1;
wire   [0:0] icmp_ln899_fu_1508_p2;
wire   [0:0] xor_ln899_fu_1514_p2;
wire   [8:0] zext_ln186_2_fu_1524_p1;
wire   [0:0] icmp_ln899_1_fu_1528_p2;
wire   [0:0] xor_ln899_1_fu_1534_p2;
wire   [8:0] select_ln186_fu_1544_p3;
wire   [0:0] icmp_ln899_2_fu_1552_p2;
wire   [0:0] xor_ln899_2_fu_1558_p2;
wire   [1:0] zext_ln700_1_fu_1540_p1;
wire   [1:0] zext_ln700_2_fu_1564_p1;
wire   [1:0] add_ln700_fu_1568_p2;
wire   [1:0] zext_ln700_fu_1520_p1;
wire   [1:0] tmp_V_fu_1574_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [3:0] ret_V_fu_1483_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb #(
    .DataWidth( 3 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
threshs_m_thresholds_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_2_address0),
    .ce0(threshs_m_thresholds_2_ce0),
    .q0(threshs_m_thresholds_2_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Actcud #(
    .DataWidth( 4 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
threshs_m_thresholds_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_1_address0),
    .ce0(threshs_m_thresholds_1_ce0),
    .q0(threshs_m_thresholds_1_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe #(
    .DataWidth( 1 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
threshs_m_thresholds_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_address0),
    .ce0(threshs_m_thresholds_ce0),
    .q0(threshs_m_thresholds_q0)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 2 ),
    .din10_WIDTH( 2 ),
    .din11_WIDTH( 2 ),
    .din12_WIDTH( 2 ),
    .din13_WIDTH( 2 ),
    .din14_WIDTH( 2 ),
    .din15_WIDTH( 2 ),
    .din16_WIDTH( 2 ),
    .din17_WIDTH( 2 ),
    .din18_WIDTH( 2 ),
    .din19_WIDTH( 2 ),
    .din20_WIDTH( 2 ),
    .din21_WIDTH( 2 ),
    .din22_WIDTH( 2 ),
    .din23_WIDTH( 2 ),
    .din24_WIDTH( 2 ),
    .din25_WIDTH( 2 ),
    .din26_WIDTH( 2 ),
    .din27_WIDTH( 2 ),
    .din28_WIDTH( 2 ),
    .din29_WIDTH( 2 ),
    .din30_WIDTH( 2 ),
    .din31_WIDTH( 2 ),
    .din32_WIDTH( 2 ),
    .din33_WIDTH( 2 ),
    .din34_WIDTH( 2 ),
    .din35_WIDTH( 2 ),
    .din36_WIDTH( 2 ),
    .din37_WIDTH( 2 ),
    .din38_WIDTH( 2 ),
    .din39_WIDTH( 2 ),
    .din40_WIDTH( 2 ),
    .din41_WIDTH( 2 ),
    .din42_WIDTH( 2 ),
    .din43_WIDTH( 2 ),
    .din44_WIDTH( 2 ),
    .din45_WIDTH( 2 ),
    .din46_WIDTH( 2 ),
    .din47_WIDTH( 2 ),
    .din48_WIDTH( 2 ),
    .din49_WIDTH( 2 ),
    .din50_WIDTH( 2 ),
    .din51_WIDTH( 2 ),
    .din52_WIDTH( 2 ),
    .din53_WIDTH( 2 ),
    .din54_WIDTH( 2 ),
    .din55_WIDTH( 2 ),
    .din56_WIDTH( 2 ),
    .din57_WIDTH( 2 ),
    .din58_WIDTH( 2 ),
    .din59_WIDTH( 2 ),
    .din60_WIDTH( 2 ),
    .din61_WIDTH( 2 ),
    .din62_WIDTH( 2 ),
    .din63_WIDTH( 2 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 2 ))
StreamingFCLayer_eOg_U1(
    .din0(inputBuf_63_V_fu_204),
    .din1(inputBuf_63_V_1_fu_208),
    .din2(inputBuf_63_V_2_fu_212),
    .din3(inputBuf_63_V_3_fu_216),
    .din4(inputBuf_63_V_4_fu_220),
    .din5(inputBuf_63_V_5_fu_224),
    .din6(inputBuf_63_V_6_fu_228),
    .din7(inputBuf_63_V_7_fu_232),
    .din8(inputBuf_63_V_8_fu_236),
    .din9(inputBuf_63_V_9_fu_240),
    .din10(inputBuf_63_V_10_fu_244),
    .din11(inputBuf_63_V_11_fu_248),
    .din12(inputBuf_63_V_12_fu_252),
    .din13(inputBuf_63_V_13_fu_256),
    .din14(inputBuf_63_V_14_fu_260),
    .din15(inputBuf_63_V_15_fu_264),
    .din16(inputBuf_63_V_16_fu_268),
    .din17(inputBuf_63_V_17_fu_272),
    .din18(inputBuf_63_V_18_fu_276),
    .din19(inputBuf_63_V_19_fu_280),
    .din20(inputBuf_63_V_20_fu_284),
    .din21(inputBuf_63_V_21_fu_288),
    .din22(inputBuf_63_V_22_fu_292),
    .din23(inputBuf_63_V_23_fu_296),
    .din24(inputBuf_63_V_24_fu_300),
    .din25(inputBuf_63_V_25_fu_304),
    .din26(inputBuf_63_V_26_fu_308),
    .din27(inputBuf_63_V_27_fu_312),
    .din28(inputBuf_63_V_28_fu_316),
    .din29(inputBuf_63_V_29_fu_320),
    .din30(inputBuf_63_V_30_fu_324),
    .din31(inputBuf_63_V_31_fu_328),
    .din32(inputBuf_63_V_32_fu_332),
    .din33(inputBuf_63_V_33_fu_336),
    .din34(inputBuf_63_V_34_fu_340),
    .din35(inputBuf_63_V_35_fu_344),
    .din36(inputBuf_63_V_36_fu_348),
    .din37(inputBuf_63_V_37_fu_352),
    .din38(inputBuf_63_V_38_fu_356),
    .din39(inputBuf_63_V_39_fu_360),
    .din40(inputBuf_63_V_40_fu_364),
    .din41(inputBuf_63_V_41_fu_368),
    .din42(inputBuf_63_V_42_fu_372),
    .din43(inputBuf_63_V_43_fu_376),
    .din44(inputBuf_63_V_44_fu_380),
    .din45(inputBuf_63_V_45_fu_384),
    .din46(inputBuf_63_V_46_fu_388),
    .din47(inputBuf_63_V_47_fu_392),
    .din48(inputBuf_63_V_48_fu_396),
    .din49(inputBuf_63_V_49_fu_400),
    .din50(inputBuf_63_V_50_fu_404),
    .din51(inputBuf_63_V_51_fu_408),
    .din52(inputBuf_63_V_52_fu_412),
    .din53(inputBuf_63_V_53_fu_416),
    .din54(inputBuf_63_V_54_fu_420),
    .din55(inputBuf_63_V_55_fu_424),
    .din56(inputBuf_63_V_56_fu_428),
    .din57(inputBuf_63_V_57_fu_432),
    .din58(inputBuf_63_V_58_fu_436),
    .din59(inputBuf_63_V_59_fu_440),
    .din60(inputBuf_63_V_60_fu_444),
    .din61(inputBuf_63_V_61_fu_448),
    .din62(inputBuf_63_V_62_fu_452),
    .din63(inputBuf_63_V_63_fu_456),
    .din64(inElem_V_1_fu_910_p65),
    .dout(inElem_V_1_fu_910_p66)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_fYi_U2(
    .din0(ret_V_fu_1483_p0),
    .din1(weights_m_weights_V_q0),
    .dout(ret_V_fu_1483_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd0) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_540 <= inElem_V_1_fu_910_p66;
    end else if ((((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_540 <= inputBuf_0_V_fu_1044_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_540 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_540;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_0_reg_529 <= i_fu_696_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_529 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln160_fu_1401_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_fu_460 <= nf_1_fu_1439_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_460 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln160_fu_1401_p2 == 1'd0) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_1_fu_200 <= sf_fu_1395_p2;
    end else if ((((icmp_ln160_fu_1401_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_200 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln160_fu_1401_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_196 <= tile_1_fu_1447_p3;
    end else if (((icmp_ln160_fu_1401_p2 == 1'd0) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_196 <= tile_fu_1389_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tile_assign_fu_196 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accu_V_0_0_0_fu_192 <= add_ln700_1_fu_1493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_fu_690_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln137_reg_2089 <= icmp_ln137_fu_1378_p2;
        icmp_ln160_reg_2099 <= icmp_ln160_fu_1401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_10_fu_244 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_11_fu_248 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_12_fu_252 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_13_fu_256 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_14_fu_260 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_15_fu_264 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_16_fu_268 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_17_fu_272 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_18_fu_276 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_19_fu_280 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_1_fu_208 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_20_fu_284 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_21_fu_288 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_22_fu_292 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_23_fu_296 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_24_fu_300 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_25_fu_304 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_26_fu_308 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_27_fu_312 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_28_fu_316 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_29_fu_320 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_2_fu_212 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_30_fu_324 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_31_fu_328 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_32_fu_332 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_33_fu_336 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_34_fu_340 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_35_fu_344 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_36_fu_348 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_37_fu_352 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_38_fu_356 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_39_fu_360 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_3_fu_216 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_40_fu_364 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_41_fu_368 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_42_fu_372 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_43_fu_376 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_44_fu_380 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_45_fu_384 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_46_fu_388 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_47_fu_392 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_48_fu_396 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_49_fu_400 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_4_fu_220 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_50_fu_404 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_51_fu_408 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_52_fu_412 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_53_fu_416 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_54_fu_420 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_55_fu_424 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_56_fu_428 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_57_fu_432 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_58_fu_436 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_59_fu_440 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_5_fu_224 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_60_fu_444 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_61_fu_448 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_62_fu_452 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_63_fu_456 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_6_fu_228 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_7_fu_232 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_8_fu_236 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_9_fu_240 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1048_p1 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_63_V_fu_204 <= inputBuf_0_V_fu_1044_p1;
    end
end

always @ (*) begin
    if ((icmp_ln122_fu_690_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op157_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln160_reg_2099 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln160_reg_2099 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs_m_thresholds_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs_m_thresholds_2_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs_m_thresholds_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_m_weights_V_ce0 = 1'b1;
    end else begin
        weights_m_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln122_fu_690_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln122_fu_690_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_1493_p2 = ($signed(select_ln137_fu_1468_p3) + $signed(sext_ln700_fu_1489_p1));

assign add_ln700_fu_1568_p2 = (zext_ln700_1_fu_1540_p1 + zext_ln700_2_fu_1564_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((in_V_V_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op157_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((in_V_V_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op157_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((in_V_V_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op157_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((in_V_V_TVALID == 1'b0) & (ap_predicate_op157_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_io = ((icmp_ln160_reg_2099 == 1'd1) & (out_V_V_TREADY == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_540 = 'bx;

always @ (*) begin
    ap_predicate_op157_read_state2 = ((icmp_ln125_fu_705_p2 == 1'd1) & (icmp_ln122_fu_690_p2 == 1'd0));
end

assign i_fu_696_p2 = (i_0_reg_529 + 9'd1);

assign icmp_ln122_fu_690_p2 = ((i_0_reg_529 == 9'd384) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_705_p2 = ((nf_assign_fu_460 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_1378_p2 = ((sf_1_fu_200 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_1401_p2 = ((sf_fu_1395_p2 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_1433_p2 = ((nf_fu_1427_p2 == 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_1528_p2 = (($signed(add_ln700_1_fu_1493_p2) < $signed(zext_ln186_2_fu_1524_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_1552_p2 = (($signed(add_ln700_1_fu_1493_p2) < $signed(select_ln186_fu_1544_p3)) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_1508_p2 = (($signed(add_ln700_1_fu_1493_p2) < $signed(zext_ln186_1_fu_1504_p1)) ? 1'b1 : 1'b0);

assign inElem_V_1_fu_910_p65 = sf_1_fu_200[5:0];

assign inputBuf_0_V_fu_1044_p1 = in_V_V_TDATA[1:0];

assign nf_1_fu_1439_p3 = ((icmp_ln173_fu_1433_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_1427_p2);

assign nf_fu_1427_p2 = (nf_assign_fu_460 + 32'd1);

assign out_V_V_TDATA = tmp_V_fu_1574_p2;

assign ret_V_fu_1483_p0 = ret_V_fu_1483_p00;

assign ret_V_fu_1483_p00 = ap_phi_reg_pp0_iter1_p_Val2_s_reg_540;

assign select_ln137_fu_1468_p3 = ((icmp_ln137_reg_2089[0:0] === 1'b1) ? 9'd0 : accu_V_0_0_0_fu_192);

assign select_ln186_fu_1544_p3 = ((threshs_m_thresholds_q0[0:0] === 1'b1) ? 9'd15 : 9'd0);

assign sext_ln700_fu_1489_p1 = ret_V_fu_1483_p2;

assign sf_fu_1395_p2 = (sf_1_fu_200 + 32'd1);

assign threshs_m_thresholds_1_address0 = zext_ln186_fu_1420_p1;

assign threshs_m_thresholds_2_address0 = zext_ln186_fu_1420_p1;

assign threshs_m_thresholds_address0 = zext_ln186_fu_1420_p1;

assign tile_1_fu_1447_p3 = ((icmp_ln173_fu_1433_p2[0:0] === 1'b1) ? 32'd0 : tile_fu_1389_p2);

assign tile_fu_1389_p2 = (tile_assign_fu_196 + 32'd1);

assign tmp_V_fu_1574_p2 = (add_ln700_fu_1568_p2 + zext_ln700_fu_1520_p1);

assign trunc_ln321_fu_1048_p1 = sf_1_fu_200[5:0];

assign weights_m_weights_V_address0 = zext_ln137_fu_1384_p1;

assign xor_ln899_1_fu_1534_p2 = (icmp_ln899_1_fu_1528_p2 ^ 1'd1);

assign xor_ln899_2_fu_1558_p2 = (icmp_ln899_2_fu_1552_p2 ^ 1'd1);

assign xor_ln899_fu_1514_p2 = (icmp_ln899_fu_1508_p2 ^ 1'd1);

assign zext_ln137_fu_1384_p1 = tile_assign_fu_196;

assign zext_ln186_1_fu_1504_p1 = threshs_m_thresholds_2_q0;

assign zext_ln186_2_fu_1524_p1 = threshs_m_thresholds_1_q0;

assign zext_ln186_fu_1420_p1 = nf_assign_fu_460;

assign zext_ln700_1_fu_1540_p1 = xor_ln899_1_fu_1534_p2;

assign zext_ln700_2_fu_1564_p1 = xor_ln899_2_fu_1558_p2;

assign zext_ln700_fu_1520_p1 = xor_ln899_fu_1514_p2;

endmodule //StreamingFCLayer_Batch_3_Matrix_Vector_Activa
