

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Jul 19 12:18:49 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  7.947 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.159 us|  0.159 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                               |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                    Instance                                   |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_68       |dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s   |        3|        3|  23.842 ns|  23.842 ns|    1|    1|      yes|
        |call_ret1_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_74    |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_83      |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s  |        2|        2|  15.895 ns|  15.895 ns|    1|    1|      yes|
        |call_ret3_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config11_s_fu_92   |normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config11_s     |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |call_ret4_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s_fu_98    |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s_fu_104     |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s  |        1|        1|   7.947 ns|   7.947 ns|    1|    1|      yes|
        |call_ret6_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s_fu_110  |normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s     |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s_fu_116      |softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s   |        6|        6|  47.684 ns|  47.684 ns|    1|    1|      yes|
        +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        2|   0|   1703|   4874|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|    250|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        2|   0|   1953|   4876|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        2|   0|      6|     33|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |                                    Instance                                   |                              Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_68       |dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s   |        0|   0|  1171|  2746|    0|
    |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_83      |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s  |        0|   0|   231|   627|    0|
    |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s_fu_104     |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s  |        0|   0|    59|   163|    0|
    |call_ret3_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config11_s_fu_92   |normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config11_s     |        0|   0|     0|    56|    0|
    |call_ret6_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s_fu_110  |normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s     |        0|   0|     0|    56|    0|
    |call_ret1_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_74    |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s      |        0|   0|     0|   215|    0|
    |call_ret4_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s_fu_98    |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s      |        0|   0|     0|    86|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s_fu_116      |softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s   |        2|   0|   242|   925|    0|
    +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                          |                                                                 |        2|   0|  1703|  4874|    0|
    +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                 |   1|   0|    1|          0|
    |empty_reg_289                                                                           |  15|   0|   15|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s_fu_116_ap_start_reg  |   1|   0|    1|          0|
    |layer11_out_V_1_reg_299                                                                 |  16|   0|   16|          0|
    |layer11_out_V_2_reg_304                                                                 |  16|   0|   16|          0|
    |layer2_out_V_0_reg_239                                                                  |  16|   0|   16|          0|
    |layer2_out_V_1_reg_244                                                                  |  16|   0|   16|          0|
    |layer2_out_V_2_reg_249                                                                  |  16|   0|   16|          0|
    |layer2_out_V_3_reg_254                                                                  |  16|   0|   16|          0|
    |layer2_out_V_4_reg_259                                                                  |  16|   0|   16|          0|
    |layer4_out_V_0_reg_264                                                                  |   8|   0|    8|          0|
    |layer4_out_V_1_reg_269                                                                  |   8|   0|    8|          0|
    |layer4_out_V_2_reg_274                                                                  |   8|   0|    8|          0|
    |layer4_out_V_3_reg_279                                                                  |   8|   0|    8|          0|
    |layer4_out_V_4_reg_284                                                                  |   8|   0|    8|          0|
    |layer7_out_V_1_reg_309                                                                  |   8|   0|    8|          0|
    |layer7_out_V_2_reg_314                                                                  |   8|   0|    8|          0|
    |trunc_ln41_1_reg_319                                                                    |  15|   0|   15|          0|
    |trunc_ln41_2_reg_324                                                                    |  15|   0|   15|          0|
    |trunc_ln41_reg_294                                                                      |  15|   0|   15|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 250|   0|  250|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|fc1_input             |   in|   80|     ap_none|      fc1_input|       pointer|
|layer10_out_0         |  out|   16|      ap_vld|  layer10_out_0|       pointer|
|layer10_out_0_ap_vld  |  out|    1|      ap_vld|  layer10_out_0|       pointer|
|layer10_out_1         |  out|   16|      ap_vld|  layer10_out_1|       pointer|
|layer10_out_1_ap_vld  |  out|    1|      ap_vld|  layer10_out_1|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%fc1_input_read = read i80 @_ssdm_op_Read.ap_auto.i80P0A, i80 %fc1_input" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 22 'read' 'fc1_input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [5/5] (4.37ns)   --->   "%call_ret = call i80 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i80 %fc1_input_read" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 24 [4/5] (4.37ns)   --->   "%call_ret = call i80 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i80 %fc1_input_read" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 24 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 25 [3/5] (4.37ns)   --->   "%call_ret = call i80 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i80 %fc1_input_read" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 25 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 26 [2/5] (4.37ns)   --->   "%call_ret = call i80 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i80 %fc1_input_read" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 26 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.18>
ST_5 : Operation 27 [1/5] (3.18ns)   --->   "%call_ret = call i80 @dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>, i80 %fc1_input_read" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 27 'call' 'call_ret' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%layer2_out_V_0 = extractvalue i80 %call_ret" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 28 'extractvalue' 'layer2_out_V_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_out_V_1 = extractvalue i80 %call_ret" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 29 'extractvalue' 'layer2_out_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%layer2_out_V_2 = extractvalue i80 %call_ret" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 30 'extractvalue' 'layer2_out_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%layer2_out_V_3 = extractvalue i80 %call_ret" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 31 'extractvalue' 'layer2_out_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%layer2_out_V_4 = extractvalue i80 %call_ret" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 32 'extractvalue' 'layer2_out_V_4' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.54>
ST_6 : Operation 33 [1/1] (3.54ns)   --->   "%call_ret1 = call i40 @relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config4>, i16 %layer2_out_V_0, i16 %layer2_out_V_1, i16 %layer2_out_V_2, i16 %layer2_out_V_3, i16 %layer2_out_V_4" [firmware/myproject.cpp:47]   --->   Operation 33 'call' 'call_ret1' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%layer4_out_V_0 = extractvalue i40 %call_ret1" [firmware/myproject.cpp:47]   --->   Operation 34 'extractvalue' 'layer4_out_V_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%layer4_out_V_1 = extractvalue i40 %call_ret1" [firmware/myproject.cpp:47]   --->   Operation 35 'extractvalue' 'layer4_out_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%layer4_out_V_2 = extractvalue i40 %call_ret1" [firmware/myproject.cpp:47]   --->   Operation 36 'extractvalue' 'layer4_out_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%layer4_out_V_3 = extractvalue i40 %call_ret1" [firmware/myproject.cpp:47]   --->   Operation 37 'extractvalue' 'layer4_out_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%layer4_out_V_4 = extractvalue i40 %call_ret1" [firmware/myproject.cpp:47]   --->   Operation 38 'extractvalue' 'layer4_out_V_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 39 [4/4] (4.37ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 39 'call' 'call_ret2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 40 [3/4] (4.37ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 40 'call' 'call_ret2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 41 [2/4] (4.37ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 41 'call' 'call_ret2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.07>
ST_10 : Operation 42 [1/4] (3.07ns)   --->   "%call_ret2 = call i32 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>, i8 %layer4_out_V_0, i8 %layer4_out_V_1, i8 %layer4_out_V_2, i8 %layer4_out_V_3, i8 %layer4_out_V_4" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 42 'call' 'call_ret2' <Predicate = true> <Delay = 3.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%layer5_out_V_1 = extractvalue i32 %call_ret2" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 43 'extractvalue' 'layer5_out_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i16 %layer5_out_V_1" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 44 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%layer5_out_V_2 = extractvalue i32 %call_ret2" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 45 'extractvalue' 'layer5_out_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i16 %layer5_out_V_2" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 46 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.79>
ST_11 : Operation 47 [1/1] (1.79ns)   --->   "%call_ret3 = call i32 @normalize<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>, i15 %empty, i15 %trunc_ln41" [firmware/myproject.cpp:55]   --->   Operation 47 'call' 'call_ret3' <Predicate = true> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%layer11_out_V_1 = extractvalue i32 %call_ret3" [firmware/myproject.cpp:55]   --->   Operation 48 'extractvalue' 'layer11_out_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%layer11_out_V_2 = extractvalue i32 %call_ret3" [firmware/myproject.cpp:55]   --->   Operation 49 'extractvalue' 'layer11_out_V_2' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.54>
ST_12 : Operation 50 [1/1] (3.54ns)   --->   "%call_ret4 = call i16 @relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config7>, i16 %layer11_out_V_1, i16 %layer11_out_V_2" [firmware/myproject.cpp:59]   --->   Operation 50 'call' 'call_ret4' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%layer7_out_V_1 = extractvalue i16 %call_ret4" [firmware/myproject.cpp:59]   --->   Operation 51 'extractvalue' 'layer7_out_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%layer7_out_V_2 = extractvalue i16 %call_ret4" [firmware/myproject.cpp:59]   --->   Operation 52 'extractvalue' 'layer7_out_V_2' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 53 [2/2] (4.37ns)   --->   "%call_ret5 = call i32 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_1, i8 %layer7_out_V_2" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 53 'call' 'call_ret5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.07>
ST_14 : Operation 54 [1/2] (3.07ns)   --->   "%call_ret5 = call i32 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>, i8 %layer7_out_V_1, i8 %layer7_out_V_2" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 54 'call' 'call_ret5' <Predicate = true> <Delay = 3.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%layer8_out_V_0 = extractvalue i32 %call_ret5" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 55 'extractvalue' 'layer8_out_V_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i16 %layer8_out_V_0" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 56 'trunc' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%layer8_out_V_1 = extractvalue i32 %call_ret5" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 57 'extractvalue' 'layer8_out_V_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i16 %layer8_out_V_1" [firmware/nnet_utils/nnet_dense.h:41]   --->   Operation 58 'trunc' 'trunc_ln41_2' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.93>
ST_15 : Operation 59 [1/1] (1.79ns)   --->   "%call_ret6 = call i32 @normalize<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config12>, i15 %trunc_ln41_1, i15 %trunc_ln41_2" [firmware/myproject.cpp:67]   --->   Operation 59 'call' 'call_ret6' <Predicate = true> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "%layer12_out_V_0 = extractvalue i32 %call_ret6" [firmware/myproject.cpp:67]   --->   Operation 60 'extractvalue' 'layer12_out_V_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 61 [1/1] (0.00ns)   --->   "%layer12_out_V_1 = extractvalue i32 %call_ret6" [firmware/myproject.cpp:67]   --->   Operation 61 'extractvalue' 'layer12_out_V_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 62 [7/7] (2.13ns)   --->   "%call_ret7 = call i32 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>, i16 %layer12_out_V_0, i16 %layer12_out_V_1, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 62 'call' 'call_ret7' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 4.37>
ST_16 : Operation 63 [6/7] (4.37ns)   --->   "%call_ret7 = call i32 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>, i16 %layer12_out_V_0, i16 %layer12_out_V_1, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 63 'call' 'call_ret7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.37>
ST_17 : Operation 64 [5/7] (4.37ns)   --->   "%call_ret7 = call i32 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>, i16 %layer12_out_V_0, i16 %layer12_out_V_1, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 64 'call' 'call_ret7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 65 [4/7] (4.37ns)   --->   "%call_ret7 = call i32 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>, i16 %layer12_out_V_0, i16 %layer12_out_V_1, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 65 'call' 'call_ret7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 4.37>
ST_19 : Operation 66 [3/7] (4.37ns)   --->   "%call_ret7 = call i32 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>, i16 %layer12_out_V_0, i16 %layer12_out_V_1, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 66 'call' 'call_ret7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 4.37>
ST_20 : Operation 67 [2/7] (4.37ns)   --->   "%call_ret7 = call i32 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>, i16 %layer12_out_V_0, i16 %layer12_out_V_1, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 67 'call' 'call_ret7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.94>
ST_21 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 69 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty"   --->   Operation 69 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i80 %fc1_input"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %fc1_input, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer10_out_0"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer10_out_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer10_out_1"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer10_out_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 76 [1/7] (7.94ns)   --->   "%call_ret7 = call i32 @softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>, i16 %layer12_out_V_0, i16 %layer12_out_V_1, i18 %exp_table, i18 %invert_table" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 76 'call' 'call_ret7' <Predicate = true> <Delay = 7.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 77 [1/1] (0.00ns)   --->   "%layer10_out_0_ret = extractvalue i32 %call_ret7" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 77 'extractvalue' 'layer10_out_0_ret' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln386 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer10_out_0, i16 %layer10_out_0_ret" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 78 'write' 'write_ln386' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 79 [1/1] (0.00ns)   --->   "%layer10_out_1_ret = extractvalue i32 %call_ret7" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 79 'extractvalue' 'layer10_out_1_ret' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln386 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer10_out_1, i16 %layer10_out_1_ret" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 80 'write' 'write_ln386' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [firmware/myproject.cpp:71]   --->   Operation 81 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fc1_input]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer10_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer10_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fc1_input_read    (read         ) [ 0111110000000000000000]
call_ret          (call         ) [ 0000000000000000000000]
layer2_out_V_0    (extractvalue ) [ 0100001000000000000000]
layer2_out_V_1    (extractvalue ) [ 0100001000000000000000]
layer2_out_V_2    (extractvalue ) [ 0100001000000000000000]
layer2_out_V_3    (extractvalue ) [ 0100001000000000000000]
layer2_out_V_4    (extractvalue ) [ 0100001000000000000000]
call_ret1         (call         ) [ 0000000000000000000000]
layer4_out_V_0    (extractvalue ) [ 0100000111100000000000]
layer4_out_V_1    (extractvalue ) [ 0100000111100000000000]
layer4_out_V_2    (extractvalue ) [ 0100000111100000000000]
layer4_out_V_3    (extractvalue ) [ 0100000111100000000000]
layer4_out_V_4    (extractvalue ) [ 0100000111100000000000]
call_ret2         (call         ) [ 0000000000000000000000]
layer5_out_V_1    (extractvalue ) [ 0000000000000000000000]
empty             (trunc        ) [ 0100000000010000000000]
layer5_out_V_2    (extractvalue ) [ 0000000000000000000000]
trunc_ln41        (trunc        ) [ 0100000000010000000000]
call_ret3         (call         ) [ 0000000000000000000000]
layer11_out_V_1   (extractvalue ) [ 0100000000001000000000]
layer11_out_V_2   (extractvalue ) [ 0100000000001000000000]
call_ret4         (call         ) [ 0000000000000000000000]
layer7_out_V_1    (extractvalue ) [ 0100000000000100000000]
layer7_out_V_2    (extractvalue ) [ 0100000000000100000000]
call_ret5         (call         ) [ 0000000000000000000000]
layer8_out_V_0    (extractvalue ) [ 0000000000000000000000]
trunc_ln41_1      (trunc        ) [ 0100000000000001000000]
layer8_out_V_1    (extractvalue ) [ 0000000000000000000000]
trunc_ln41_2      (trunc        ) [ 0100000000000001000000]
call_ret6         (call         ) [ 0000000000000000000000]
layer12_out_V_0   (extractvalue ) [ 0000000000000000000000]
layer12_out_V_1   (extractvalue ) [ 0000000000000000000000]
specpipeline_ln0  (specpipeline ) [ 0000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
call_ret7         (call         ) [ 0000000000000000000000]
layer10_out_0_ret (extractvalue ) [ 0000000000000000000000]
write_ln386       (write        ) [ 0000000000000000000000]
layer10_out_1_ret (extractvalue ) [ 0000000000000000000000]
write_ln386       (write        ) [ 0000000000000000000000]
ret_ln71          (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fc1_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer10_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer10_out_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer10_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer10_out_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="invert_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i80P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config4>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalize<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config11>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config7>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalize<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config12>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config10>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="fc1_input_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="80" slack="0"/>
<pin id="50" dir="0" index="1" bw="80" slack="0"/>
<pin id="51" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_input_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln386_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="0" index="2" bw="16" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln386/21 "/>
</bind>
</comp>

<comp id="61" class="1004" name="write_ln386_write_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="0"/>
<pin id="64" dir="0" index="2" bw="16" slack="0"/>
<pin id="65" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln386/21 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="80" slack="0"/>
<pin id="70" dir="0" index="1" bw="80" slack="0"/>
<pin id="71" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="call_ret1_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="40" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="1"/>
<pin id="77" dir="0" index="2" bw="16" slack="1"/>
<pin id="78" dir="0" index="3" bw="16" slack="1"/>
<pin id="79" dir="0" index="4" bw="16" slack="1"/>
<pin id="80" dir="0" index="5" bw="16" slack="1"/>
<pin id="81" dir="1" index="6" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="1"/>
<pin id="86" dir="0" index="2" bw="8" slack="1"/>
<pin id="87" dir="0" index="3" bw="8" slack="1"/>
<pin id="88" dir="0" index="4" bw="8" slack="1"/>
<pin id="89" dir="0" index="5" bw="8" slack="1"/>
<pin id="90" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/7 "/>
</bind>
</comp>

<comp id="92" class="1004" name="call_ret3_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config11_s_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="15" slack="1"/>
<pin id="95" dir="0" index="2" bw="15" slack="1"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/11 "/>
</bind>
</comp>

<comp id="98" class="1004" name="call_ret4_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="1"/>
<pin id="101" dir="0" index="2" bw="16" slack="1"/>
<pin id="102" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/12 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="1"/>
<pin id="107" dir="0" index="2" bw="8" slack="1"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret5/13 "/>
</bind>
</comp>

<comp id="110" class="1004" name="call_ret6_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="15" slack="1"/>
<pin id="113" dir="0" index="2" bw="15" slack="1"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret6/15 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="0" index="3" bw="18" slack="0"/>
<pin id="121" dir="0" index="4" bw="18" slack="0"/>
<pin id="122" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret7/15 "/>
</bind>
</comp>

<comp id="126" class="1004" name="layer2_out_V_0_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="80" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_0/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="layer2_out_V_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="80" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_1/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="layer2_out_V_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="80" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_2/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="layer2_out_V_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="80" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_3/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="layer2_out_V_4_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="80" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_4/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="layer4_out_V_0_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="40" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_0/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="layer4_out_V_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="40" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_1/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="layer4_out_V_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="40" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_2/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="layer4_out_V_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="40" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_3/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="layer4_out_V_4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="40" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_4/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="layer5_out_V_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_V_1/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="empty_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/10 "/>
</bind>
</comp>

<comp id="174" class="1004" name="layer5_out_V_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_V_2/10 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln41_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="layer11_out_V_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer11_out_V_1/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="layer11_out_V_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer11_out_V_2/11 "/>
</bind>
</comp>

<comp id="190" class="1004" name="layer7_out_V_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_V_1/12 "/>
</bind>
</comp>

<comp id="194" class="1004" name="layer7_out_V_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_V_2/12 "/>
</bind>
</comp>

<comp id="198" class="1004" name="layer8_out_V_0_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer8_out_V_0/14 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln41_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_1/14 "/>
</bind>
</comp>

<comp id="206" class="1004" name="layer8_out_V_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer8_out_V_1/14 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln41_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_2/14 "/>
</bind>
</comp>

<comp id="214" class="1004" name="layer12_out_V_0_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer12_out_V_0/15 "/>
</bind>
</comp>

<comp id="219" class="1004" name="layer12_out_V_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer12_out_V_1/15 "/>
</bind>
</comp>

<comp id="224" class="1004" name="layer10_out_0_ret_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer10_out_0_ret/21 "/>
</bind>
</comp>

<comp id="229" class="1004" name="layer10_out_1_ret_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer10_out_1_ret/21 "/>
</bind>
</comp>

<comp id="234" class="1005" name="fc1_input_read_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="80" slack="1"/>
<pin id="236" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="fc1_input_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="layer2_out_V_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="1"/>
<pin id="241" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_V_0 "/>
</bind>
</comp>

<comp id="244" class="1005" name="layer2_out_V_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="1"/>
<pin id="246" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_V_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="layer2_out_V_2_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_V_2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="layer2_out_V_3_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="1"/>
<pin id="256" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_V_3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="layer2_out_V_4_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="1"/>
<pin id="261" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_V_4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="layer4_out_V_0_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_V_0 "/>
</bind>
</comp>

<comp id="269" class="1005" name="layer4_out_V_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="1"/>
<pin id="271" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_V_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="layer4_out_V_2_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_V_2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="layer4_out_V_3_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_V_3 "/>
</bind>
</comp>

<comp id="284" class="1005" name="layer4_out_V_4_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_V_4 "/>
</bind>
</comp>

<comp id="289" class="1005" name="empty_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="15" slack="1"/>
<pin id="291" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="294" class="1005" name="trunc_ln41_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="15" slack="1"/>
<pin id="296" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41 "/>
</bind>
</comp>

<comp id="299" class="1005" name="layer11_out_V_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="1"/>
<pin id="301" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_V_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="layer11_out_V_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="1"/>
<pin id="306" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_V_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="layer7_out_V_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_V_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="layer7_out_V_2_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_V_2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="trunc_ln41_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="15" slack="1"/>
<pin id="321" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="trunc_ln41_2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="15" slack="1"/>
<pin id="326" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="46" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="48" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="129"><net_src comp="68" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="68" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="68" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="68" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="68" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="74" pin="6"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="74" pin="6"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="74" pin="6"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="74" pin="6"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="74" pin="6"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="83" pin="6"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="83" pin="6"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="92" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="92" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="98" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="98" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="104" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="104" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="110" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="222"><net_src comp="110" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="227"><net_src comp="116" pin="5"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="232"><net_src comp="116" pin="5"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="237"><net_src comp="48" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="242"><net_src comp="126" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="247"><net_src comp="130" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="252"><net_src comp="134" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="74" pin=3"/></net>

<net id="257"><net_src comp="138" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="262"><net_src comp="142" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="74" pin=5"/></net>

<net id="267"><net_src comp="146" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="272"><net_src comp="150" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="277"><net_src comp="154" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="83" pin=3"/></net>

<net id="282"><net_src comp="158" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="83" pin=4"/></net>

<net id="287"><net_src comp="162" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="83" pin=5"/></net>

<net id="292"><net_src comp="170" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="297"><net_src comp="178" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="302"><net_src comp="182" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="307"><net_src comp="186" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="312"><net_src comp="190" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="317"><net_src comp="194" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="322"><net_src comp="202" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="327"><net_src comp="210" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="110" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer10_out_0 | {21 }
	Port: layer10_out_1 | {21 }
 - Input state : 
	Port: myproject : fc1_input | {1 }
	Port: myproject : exp_table | {17 18 }
	Port: myproject : invert_table | {19 20 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		layer2_out_V_0 : 1
		layer2_out_V_1 : 1
		layer2_out_V_2 : 1
		layer2_out_V_3 : 1
		layer2_out_V_4 : 1
	State 6
		layer4_out_V_0 : 1
		layer4_out_V_1 : 1
		layer4_out_V_2 : 1
		layer4_out_V_3 : 1
		layer4_out_V_4 : 1
	State 7
	State 8
	State 9
	State 10
		layer5_out_V_1 : 1
		empty : 2
		layer5_out_V_2 : 1
		trunc_ln41 : 2
	State 11
		layer11_out_V_1 : 1
		layer11_out_V_2 : 1
	State 12
		layer7_out_V_1 : 1
		layer7_out_V_2 : 1
	State 13
	State 14
		layer8_out_V_0 : 1
		trunc_ln41_1 : 2
		layer8_out_V_1 : 1
		trunc_ln41_2 : 2
	State 15
		layer12_out_V_0 : 1
		layer12_out_V_1 : 1
		call_ret7 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		layer10_out_0_ret : 1
		write_ln386 : 2
		layer10_out_1_ret : 1
		write_ln386 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |    grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_68   |    0    |    0    |   987   |   2641  |
|          |  call_ret1_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_74  |    0    |    0    |    0    |   215   |
|          |   grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_83   |    0    |    0    |   158   |   590   |
|   call   |  call_ret3_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config11_s_fu_92 |    0    |    0    |    0    |    56   |
|          |  call_ret4_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s_fu_98  |    0    |    0    |    0    |    86   |
|          |   grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s_fu_104  |    0    |    0    |    27   |   132   |
|          | call_ret6_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s_fu_110 |    0    |    0    |    0    |    56   |
|          |   grp_softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s_fu_116   |    0    |  3.894  |   137   |   879   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                           fc1_input_read_read_fu_48                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                            write_ln386_write_fu_54                            |    0    |    0    |    0    |    0    |
|          |                            write_ln386_write_fu_61                            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             layer2_out_V_0_fu_126                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_V_1_fu_130                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_V_2_fu_134                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_V_3_fu_138                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_V_4_fu_142                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_V_0_fu_146                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_V_1_fu_150                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_V_2_fu_154                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_V_3_fu_158                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_V_4_fu_162                             |    0    |    0    |    0    |    0    |
|extractvalue|                             layer5_out_V_1_fu_166                             |    0    |    0    |    0    |    0    |
|          |                             layer5_out_V_2_fu_174                             |    0    |    0    |    0    |    0    |
|          |                             layer11_out_V_1_fu_182                            |    0    |    0    |    0    |    0    |
|          |                             layer11_out_V_2_fu_186                            |    0    |    0    |    0    |    0    |
|          |                             layer7_out_V_1_fu_190                             |    0    |    0    |    0    |    0    |
|          |                             layer7_out_V_2_fu_194                             |    0    |    0    |    0    |    0    |
|          |                             layer8_out_V_0_fu_198                             |    0    |    0    |    0    |    0    |
|          |                             layer8_out_V_1_fu_206                             |    0    |    0    |    0    |    0    |
|          |                             layer12_out_V_0_fu_214                            |    0    |    0    |    0    |    0    |
|          |                             layer12_out_V_1_fu_219                            |    0    |    0    |    0    |    0    |
|          |                            layer10_out_0_ret_fu_224                           |    0    |    0    |    0    |    0    |
|          |                            layer10_out_1_ret_fu_229                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  empty_fu_170                                 |    0    |    0    |    0    |    0    |
|   trunc  |                               trunc_ln41_fu_178                               |    0    |    0    |    0    |    0    |
|          |                              trunc_ln41_1_fu_202                              |    0    |    0    |    0    |    0    |
|          |                              trunc_ln41_2_fu_210                              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                               |    0    |  3.894  |   1309  |   4655  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|  exp_table |    1   |    0   |    0   |
|invert_table|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    2   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     empty_reg_289     |   15   |
| fc1_input_read_reg_234|   80   |
|layer11_out_V_1_reg_299|   16   |
|layer11_out_V_2_reg_304|   16   |
| layer2_out_V_0_reg_239|   16   |
| layer2_out_V_1_reg_244|   16   |
| layer2_out_V_2_reg_249|   16   |
| layer2_out_V_3_reg_254|   16   |
| layer2_out_V_4_reg_259|   16   |
| layer4_out_V_0_reg_264|    8   |
| layer4_out_V_1_reg_269|    8   |
| layer4_out_V_2_reg_274|    8   |
| layer4_out_V_3_reg_279|    8   |
| layer4_out_V_4_reg_284|    8   |
| layer7_out_V_1_reg_309|    8   |
| layer7_out_V_2_reg_314|    8   |
|  trunc_ln41_1_reg_319 |   15   |
|  trunc_ln41_2_reg_324 |   15   |
|   trunc_ln41_reg_294  |   15   |
+-----------------------+--------+
|         Total         |   308  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_68 |  p1  |   2  |  80  |   160  ||    9    |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Total                                  |      |      |      |   160  ||  1.298  ||    9    |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    3   |  1309  |  4655  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   308  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    5   |  1617  |  4664  |
+-----------+--------+--------+--------+--------+--------+
