INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rjaco/Documents/Skolgrejs/FPGA_testing/SPI/SD_Test/SD_Test.srcs/sources_1/new/SD_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SD_init'
