15|14|13|12|11|10|9|8|7|6|5|4|3|2|1|0|Name
 0  0  0  0|rD     |0|rA   |rB   | |0| Add signed
 0  0  0  0|rD     |0|rA   |Immedi.|1| Add signed immediate
 0  0  0  0|rD     |1|rA   |rB   | |0| Add unsigned 
 0  0  0  0|rD     |1|rA   |Immedi.|1| Add unsigned immediate
 0  0  0  1|rD     |0|rA   |rB   |  0| Sub signed
 0  0  0  1|rD     |0|rA   |Immedi.|1| Sub signed immediate
 0  0  0  1|rD     |1|rA   |rB   |  0| Sub unsigned 
 0  0  0  1|rD     |1|rA   |Immedi.|1| Sub unsigned immediate 
 0  0  1  0|rD     |0|rA   |rB   |   | Or
 0  0  1  0|rD     |1|rA   |Immediate| Or immediate
 0  0  1  1|rD     |0|rA   |rB   |   | And
 0  0  1  1|rD     |1|rA   |Immediate| And immediate
 0  1  0  0|rD     |0|rA   |rB   |   | Xor
 0  1  0  0|rD     |1|rA   |Immediate| Xor immediate
 0  1  0  1|rD     |0|rA   |     |   | Not
 0  1  1  0|rD     |0|rA   |Immediate| Memory read (1 byte)
 0  1  1  0|rD     |1|rA   |Immediate| Memory read (2 byte)
 0  1  1  1|Immedi |0|rA   |rB   |ate| Memory write (1 byte)
 0  1  1  1|Immedi |1|rA   |rB   |ate| Memory write (2 byte)
 1  0  0  0|rD     |0|Immediate      | Load low
 1  0  0  0|rD     |1|Immediate      | Load high
 1  0  0  1|rD     |0|rA   |rB   |   | Compare
 1  0  1  0|rD     |0|rA   |Immediate| Shift Left
 1  0  1  0|rD     |1|rA   |Immediate| Shift Right
 1  0  1  1|       |0|Immediate      | Branch immed. offset(signed)
 1  0  1  1|       |1|rA             | Branch
 1  1  0  0|c  c  c|0|rA   |rB   |   | Branch compare
 1  1  0  0|c  c  c|1|rA   |Immediate| Branch compare immediate offset
 1  1  0  1|rD     |0|     |    0 0 0| Save program counter
 1  1  0  1|       |0|     |    0 0 1| Enable irq
 1  1  0  1|       |0|     |    0 1 0| Disable irq
 1  1  0  1|       |0|rA   |    1 0 0| Return from irq (rA is stack register)
 1  1  1  0|       |0|rA   |rB   |  0| Push to stack
 1  1  1  0|       |0|rA   |     |  1| Push program counter to stack
 1  1  1  0|rD     |1|rA   |         | Pop from stack
