

================================================================
== Vivado HLS Report for 'ShuffleUnit0'
================================================================
* Date:           Mon Dec 10 14:57:11 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4197156|  4197156|  4197156|  4197156|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |                                 |                      |      Latency      |      Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |grp_subconv_3x3_16_no_re_fu_401  |subconv_3x3_16_no_re  |   756529|   756529|   756529|   756529|   none  |
        |grp_subconv_1x1_1612_fu_411      |subconv_1x1_1612      |  1684273|  1684273|  1684273|  1684273|   none  |
        |grp_shuffle_2415_fu_423          |shuffle_2415          |    26209|    26209|    26209|    26209|   none  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +--------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_left_part        |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_left_part       |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_left_part     |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_right_part       |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_right_part      |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_right_part    |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv1_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv1_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv1_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv2_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv2_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv2_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv3_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv3_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv3_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- Loop 6                  |  13104|  13104|       546|          -|          -|    24|    no    |
        | + Loop 6.1               |    544|    544|        34|          -|          -|    16|    no    |
        |  ++ Loop 6.1.1           |     32|     32|         2|          -|          -|    16|    no    |
        +--------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	4  / (!tmp_s)
	3  / (tmp_s & !tmp_153)
	2  / (tmp_s & tmp_153 & !tmp_154)
	5  / (tmp_s & tmp_153 & tmp_154)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	7  / (!tmp_155)
	6  / (tmp_155 & !tmp_156)
	5  / (tmp_155 & tmp_156 & !tmp_157)
	8  / (tmp_155 & tmp_156 & tmp_157)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	10  / (!tmp_158)
	9  / (tmp_158 & !tmp_159)
	8  / (tmp_158 & tmp_159 & !tmp_160)
	11  / (tmp_158 & tmp_159 & tmp_160)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	13  / (!tmp_161)
	12  / (tmp_161 & !tmp_162)
	11  / (tmp_161 & tmp_162 & !tmp_163)
	14  / (tmp_161 & tmp_162 & tmp_163)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	16  / (!tmp_165)
	15  / (tmp_165 & !tmp_166)
	14  / (tmp_165 & tmp_166 & !tmp_169)
	17  / (tmp_165 & tmp_166 & tmp_169)
17 --> 
	21  / (exitcond2)
	18  / (!exitcond2)
18 --> 
	19  / (!exitcond1)
	17  / (exitcond1)
19 --> 
	20  / (!exitcond)
	18  / (exitcond)
20 --> 
	19  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: left_part_0 (9)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:179
meminst.0:0  %left_part_0 = alloca [6144 x float], align 4

ST_1: right_part_0 (10)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:180
meminst.0:1  %right_part_0 = alloca [6144 x float], align 4

ST_1: conv1_output_0 (11)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:181
meminst.0:2  %conv1_output_0 = alloca [6144 x float], align 4

ST_1: conv2_output_0 (12)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:182
meminst.0:3  %conv2_output_0 = alloca [6144 x float], align 4

ST_1: conv3_output_0 (13)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:183
meminst.0:4  %conv3_output_0 = alloca [6144 x float], align 4

ST_1: StgValue_33 (14)  [1/1] 1.59ns
meminst.0:5  br label %meminst5.0


 <State 2>: 2.33ns
ST_2: invdar6 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst5.0:0  %invdar6 = phi i5 [ 0, %meminst.0 ], [ %indvarinc7, %meminst58.0 ]

ST_2: indvarinc7 (17)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:179
meminst5.0:1  %indvarinc7 = add i5 %invdar6, 1

ST_2: empty_376 (18)  [1/1] 0.00ns
meminst5.0:2  %empty_376 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: StgValue_37 (19)  [1/1] 1.59ns
meminst5.0:3  br label %meminst9.0


 <State 3>: 2.35ns
ST_3: invdar10 (21)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst9.0:0  %invdar10 = phi i4 [ 0, %meminst5.0 ], [ %indvarinc11, %meminst912.0 ]

ST_3: indvarinc11 (22)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:179
meminst9.0:1  %indvarinc11 = add i4 %invdar10, 1

ST_3: empty_375 (23)  [1/1] 0.00ns
meminst9.0:2  %empty_375 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_41 (24)  [1/1] 1.59ns
meminst9.0:3  br label %meminst13.0


 <State 4>: 3.31ns
ST_4: invdar14 (26)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst13.0:0  %invdar14 = phi i4 [ 0, %meminst9.0 ], [ %indvarinc15, %meminst13.0 ]

ST_4: indvarinc15 (27)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:179
meminst13.0:1  %indvarinc15 = add i4 %invdar14, 1

ST_4: tmp (28)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst13.0:2  %tmp = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar6, i4 %invdar10, i4 %invdar14)

ST_4: tmp_202 (29)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst13.0:3  %tmp_202 = zext i13 %tmp to i64

ST_4: left_part_0_addr (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst13.0:4  %left_part_0_addr = getelementptr [6144 x float]* %left_part_0, i64 0, i64 %tmp_202

ST_4: StgValue_47 (31)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:179
meminst13.0:5  store float 0.000000e+00, float* %left_part_0_addr, align 4

ST_4: tmp_s (32)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:179
meminst13.0:6  %tmp_s = icmp eq i4 %invdar14, -1

ST_4: empty_373 (33)  [1/1] 0.00ns
meminst13.0:7  %empty_373 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_left_part_str) nounwind

ST_4: empty_374 (34)  [1/1] 0.00ns
meminst13.0:8  %empty_374 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_51 (35)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst13.0:9  br i1 %tmp_s, label %meminst912.0, label %meminst13.0

ST_4: tmp_153 (37)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:179
meminst912.0:0  %tmp_153 = icmp eq i4 %invdar10, -1

ST_4: empty_372 (38)  [1/1] 0.00ns
meminst912.0:1  %empty_372 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_left_part_str) nounwind

ST_4: StgValue_54 (39)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst912.0:2  br i1 %tmp_153, label %meminst58.0, label %meminst9.0

ST_4: tmp_154 (41)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:179
meminst58.0:0  %tmp_154 = icmp eq i5 %invdar6, -9

ST_4: empty (42)  [1/1] 0.00ns
meminst58.0:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_left_part_str) nounwind

ST_4: StgValue_57 (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst58.0:2  br i1 %tmp_154, label %meminst20.0.preheader, label %meminst5.0

ST_4: StgValue_58 (45)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:180
meminst20.0.preheader:0  br label %meminst20.0


 <State 5>: 2.33ns
ST_5: invdar21 (47)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst20.0:0  %invdar21 = phi i5 [ %indvarinc22, %meminst2023.0 ], [ 0, %meminst20.0.preheader ]

ST_5: indvarinc22 (48)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:180
meminst20.0:1  %indvarinc22 = add i5 %invdar21, 1

ST_5: empty_382 (49)  [1/1] 0.00ns
meminst20.0:2  %empty_382 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_5: StgValue_62 (50)  [1/1] 1.59ns
meminst20.0:3  br label %meminst24.0


 <State 6>: 2.35ns
ST_6: invdar25 (52)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst24.0:0  %invdar25 = phi i4 [ 0, %meminst20.0 ], [ %indvarinc26, %meminst2427.0 ]

ST_6: indvarinc26 (53)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:180
meminst24.0:1  %indvarinc26 = add i4 %invdar25, 1

ST_6: empty_381 (54)  [1/1] 0.00ns
meminst24.0:2  %empty_381 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_6: StgValue_66 (55)  [1/1] 1.59ns
meminst24.0:3  br label %meminst28.0


 <State 7>: 3.31ns
ST_7: invdar (57)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst28.0:0  %invdar = phi i4 [ 0, %meminst24.0 ], [ %indvarinc, %meminst28.0 ]

ST_7: indvarinc (58)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:180
meminst28.0:1  %indvarinc = add i4 %invdar, 1

ST_7: tmp_115 (59)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst28.0:2  %tmp_115 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar21, i4 %invdar25, i4 %invdar)

ST_7: tmp_203 (60)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst28.0:3  %tmp_203 = zext i13 %tmp_115 to i64

ST_7: right_part_0_addr (61)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst28.0:4  %right_part_0_addr = getelementptr [6144 x float]* %right_part_0, i64 0, i64 %tmp_203

ST_7: StgValue_72 (62)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:180
meminst28.0:5  store float 0.000000e+00, float* %right_part_0_addr, align 4

ST_7: tmp_155 (63)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:180
meminst28.0:6  %tmp_155 = icmp eq i4 %invdar, -1

ST_7: empty_379 (64)  [1/1] 0.00ns
meminst28.0:7  %empty_379 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_right_part_st) nounwind

ST_7: empty_380 (65)  [1/1] 0.00ns
meminst28.0:8  %empty_380 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_7: StgValue_76 (66)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst28.0:9  br i1 %tmp_155, label %meminst2427.0, label %meminst28.0

ST_7: tmp_156 (68)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:180
meminst2427.0:0  %tmp_156 = icmp eq i4 %invdar25, -1

ST_7: empty_378 (69)  [1/1] 0.00ns
meminst2427.0:1  %empty_378 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_right_part_st) nounwind

ST_7: StgValue_79 (70)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst2427.0:2  br i1 %tmp_156, label %meminst2023.0, label %meminst24.0

ST_7: tmp_157 (72)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:180
meminst2023.0:0  %tmp_157 = icmp eq i5 %invdar21, -9

ST_7: empty_377 (73)  [1/1] 0.00ns
meminst2023.0:1  %empty_377 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_right_part_st) nounwind

ST_7: StgValue_82 (74)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst2023.0:2  br i1 %tmp_157, label %meminst35.0.preheader, label %meminst20.0

ST_7: StgValue_83 (76)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:181
meminst35.0.preheader:0  br label %meminst35.0


 <State 8>: 2.33ns
ST_8: invdar26 (78)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst35.0:0  %invdar26 = phi i5 [ %indvarinc27, %meminst3538.0 ], [ 0, %meminst35.0.preheader ]

ST_8: indvarinc27 (79)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:181
meminst35.0:1  %indvarinc27 = add i5 %invdar26, 1

ST_8: empty_388 (80)  [1/1] 0.00ns
meminst35.0:2  %empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_8: StgValue_87 (81)  [1/1] 1.59ns
meminst35.0:3  br label %meminst39.0


 <State 9>: 2.35ns
ST_9: invdar27 (83)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst39.0:0  %invdar27 = phi i4 [ 0, %meminst35.0 ], [ %indvarinc28, %meminst3942.0 ]

ST_9: indvarinc28 (84)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:181
meminst39.0:1  %indvarinc28 = add i4 %invdar27, 1

ST_9: empty_387 (85)  [1/1] 0.00ns
meminst39.0:2  %empty_387 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_9: StgValue_91 (86)  [1/1] 1.59ns
meminst39.0:3  br label %meminst43.0


 <State 10>: 3.31ns
ST_10: invdar28 (88)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst43.0:0  %invdar28 = phi i4 [ 0, %meminst39.0 ], [ %indvarinc29, %meminst43.0 ]

ST_10: indvarinc29 (89)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:181
meminst43.0:1  %indvarinc29 = add i4 %invdar28, 1

ST_10: tmp_116 (90)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst43.0:2  %tmp_116 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar26, i4 %invdar27, i4 %invdar28)

ST_10: tmp_204 (91)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst43.0:3  %tmp_204 = zext i13 %tmp_116 to i64

ST_10: conv1_output_0_addr (92)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst43.0:4  %conv1_output_0_addr = getelementptr [6144 x float]* %conv1_output_0, i64 0, i64 %tmp_204

ST_10: StgValue_97 (93)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:181
meminst43.0:5  store float 0.000000e+00, float* %conv1_output_0_addr, align 4

ST_10: tmp_158 (94)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:181
meminst43.0:6  %tmp_158 = icmp eq i4 %invdar28, -1

ST_10: empty_385 (95)  [1/1] 0.00ns
meminst43.0:7  %empty_385 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv1_output_s) nounwind

ST_10: empty_386 (96)  [1/1] 0.00ns
meminst43.0:8  %empty_386 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_10: StgValue_101 (97)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst43.0:9  br i1 %tmp_158, label %meminst3942.0, label %meminst43.0

ST_10: tmp_159 (99)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:181
meminst3942.0:0  %tmp_159 = icmp eq i4 %invdar27, -1

ST_10: empty_384 (100)  [1/1] 0.00ns
meminst3942.0:1  %empty_384 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv1_output_s) nounwind

ST_10: StgValue_104 (101)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst3942.0:2  br i1 %tmp_159, label %meminst3538.0, label %meminst39.0

ST_10: tmp_160 (103)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:181
meminst3538.0:0  %tmp_160 = icmp eq i5 %invdar26, -9

ST_10: empty_383 (104)  [1/1] 0.00ns
meminst3538.0:1  %empty_383 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv1_output_s) nounwind

ST_10: StgValue_107 (105)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst3538.0:2  br i1 %tmp_160, label %meminst50.0.preheader, label %meminst35.0

ST_10: StgValue_108 (107)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:182
meminst50.0.preheader:0  br label %meminst50.0


 <State 11>: 2.33ns
ST_11: invdar29 (109)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst50.0:0  %invdar29 = phi i5 [ %indvarinc30, %meminst5053.0 ], [ 0, %meminst50.0.preheader ]

ST_11: indvarinc30 (110)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:182
meminst50.0:1  %indvarinc30 = add i5 %invdar29, 1

ST_11: empty_394 (111)  [1/1] 0.00ns
meminst50.0:2  %empty_394 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_11: StgValue_112 (112)  [1/1] 1.59ns
meminst50.0:3  br label %meminst54.0


 <State 12>: 2.35ns
ST_12: invdar30 (114)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst54.0:0  %invdar30 = phi i4 [ 0, %meminst50.0 ], [ %indvarinc31, %meminst5457.0 ]

ST_12: indvarinc31 (115)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:182
meminst54.0:1  %indvarinc31 = add i4 %invdar30, 1

ST_12: empty_393 (116)  [1/1] 0.00ns
meminst54.0:2  %empty_393 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_12: StgValue_116 (117)  [1/1] 1.59ns
meminst54.0:3  br label %meminst59.0


 <State 13>: 3.31ns
ST_13: invdar31 (119)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst59.0:0  %invdar31 = phi i4 [ 0, %meminst54.0 ], [ %indvarinc32, %meminst59.0 ]

ST_13: indvarinc32 (120)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:182
meminst59.0:1  %indvarinc32 = add i4 %invdar31, 1

ST_13: tmp_117 (121)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst59.0:2  %tmp_117 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar29, i4 %invdar30, i4 %invdar31)

ST_13: tmp_205 (122)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst59.0:3  %tmp_205 = zext i13 %tmp_117 to i64

ST_13: conv2_output_0_addr (123)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst59.0:4  %conv2_output_0_addr = getelementptr [6144 x float]* %conv2_output_0, i64 0, i64 %tmp_205

ST_13: StgValue_122 (124)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:182
meminst59.0:5  store float 0.000000e+00, float* %conv2_output_0_addr, align 4

ST_13: tmp_161 (125)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:182
meminst59.0:6  %tmp_161 = icmp eq i4 %invdar31, -1

ST_13: empty_391 (126)  [1/1] 0.00ns
meminst59.0:7  %empty_391 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv2_output_s) nounwind

ST_13: empty_392 (127)  [1/1] 0.00ns
meminst59.0:8  %empty_392 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_13: StgValue_126 (128)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst59.0:9  br i1 %tmp_161, label %meminst5457.0, label %meminst59.0

ST_13: tmp_162 (130)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:182
meminst5457.0:0  %tmp_162 = icmp eq i4 %invdar30, -1

ST_13: empty_390 (131)  [1/1] 0.00ns
meminst5457.0:1  %empty_390 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv2_output_s) nounwind

ST_13: StgValue_129 (132)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst5457.0:2  br i1 %tmp_162, label %meminst5053.0, label %meminst54.0

ST_13: tmp_163 (134)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:182
meminst5053.0:0  %tmp_163 = icmp eq i5 %invdar29, -9

ST_13: empty_389 (135)  [1/1] 0.00ns
meminst5053.0:1  %empty_389 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv2_output_s) nounwind

ST_13: StgValue_132 (136)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst5053.0:2  br i1 %tmp_163, label %meminst66.0.preheader, label %meminst50.0

ST_13: StgValue_133 (138)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:183
meminst66.0.preheader:0  br label %meminst66.0


 <State 14>: 2.33ns
ST_14: invdar32 (140)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst66.0:0  %invdar32 = phi i5 [ %indvarinc33, %meminst6669.0 ], [ 0, %meminst66.0.preheader ]

ST_14: indvarinc33 (141)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:183
meminst66.0:1  %indvarinc33 = add i5 %invdar32, 1

ST_14: empty_400 (142)  [1/1] 0.00ns
meminst66.0:2  %empty_400 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_14: StgValue_137 (143)  [1/1] 1.59ns
meminst66.0:3  br label %meminst70.0


 <State 15>: 2.35ns
ST_15: invdar33 (145)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst70.0:0  %invdar33 = phi i4 [ 0, %meminst66.0 ], [ %indvarinc34, %meminst7073.0 ]

ST_15: indvarinc34 (146)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:183
meminst70.0:1  %indvarinc34 = add i4 %invdar33, 1

ST_15: empty_399 (147)  [1/1] 0.00ns
meminst70.0:2  %empty_399 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_15: StgValue_141 (148)  [1/1] 1.59ns
meminst70.0:3  br label %meminst74.0


 <State 16>: 3.31ns
ST_16: invdar34 (150)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst74.0:0  %invdar34 = phi i4 [ 0, %meminst70.0 ], [ %indvarinc35, %meminst74.0 ]

ST_16: indvarinc35 (151)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:183
meminst74.0:1  %indvarinc35 = add i4 %invdar34, 1

ST_16: tmp_118 (152)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst74.0:2  %tmp_118 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar32, i4 %invdar33, i4 %invdar34)

ST_16: tmp_206 (153)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst74.0:3  %tmp_206 = zext i13 %tmp_118 to i64

ST_16: conv3_output_0_addr (154)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst74.0:4  %conv3_output_0_addr = getelementptr [6144 x float]* %conv3_output_0, i64 0, i64 %tmp_206

ST_16: StgValue_147 (155)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:183
meminst74.0:5  store float 0.000000e+00, float* %conv3_output_0_addr, align 4

ST_16: tmp_165 (156)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:183
meminst74.0:6  %tmp_165 = icmp eq i4 %invdar34, -1

ST_16: empty_397 (157)  [1/1] 0.00ns
meminst74.0:7  %empty_397 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv3_output_s) nounwind

ST_16: empty_398 (158)  [1/1] 0.00ns
meminst74.0:8  %empty_398 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_16: StgValue_151 (159)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst74.0:9  br i1 %tmp_165, label %meminst7073.0, label %meminst74.0

ST_16: tmp_166 (161)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:183
meminst7073.0:0  %tmp_166 = icmp eq i4 %invdar33, -1

ST_16: empty_396 (162)  [1/1] 0.00ns
meminst7073.0:1  %empty_396 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv3_output_s) nounwind

ST_16: StgValue_154 (163)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst7073.0:2  br i1 %tmp_166, label %meminst6669.0, label %meminst70.0

ST_16: tmp_169 (165)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:183
meminst6669.0:0  %tmp_169 = icmp eq i5 %invdar32, -9

ST_16: empty_395 (166)  [1/1] 0.00ns
meminst6669.0:1  %empty_395 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv3_output_s) nounwind

ST_16: StgValue_157 (167)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst6669.0:2  br i1 %tmp_169, label %.preheader77.preheader, label %meminst66.0

ST_16: StgValue_158 (169)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:185
.preheader77.preheader:0  br label %.preheader77


 <State 17>: 3.31ns
ST_17: co (171)  [1/1] 0.00ns
.preheader77:0  %co = phi i5 [ %co_21, %.preheader77.loopexit ], [ 0, %.preheader77.preheader ]

ST_17: co_cast (172)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:185
.preheader77:1  %co_cast = zext i5 %co to i6

ST_17: exitcond2 (173)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:185
.preheader77:2  %exitcond2 = icmp eq i5 %co, -8

ST_17: empty_401 (174)  [1/1] 0.00ns
.preheader77:3  %empty_401 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_17: co_21 (175)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:185
.preheader77:4  %co_21 = add i5 %co, 1

ST_17: StgValue_164 (176)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:185
.preheader77:5  br i1 %exitcond2, label %1, label %.preheader3.preheader

ST_17: tmp_164 (178)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:188
.preheader3.preheader:0  %tmp_164 = add i6 %co_cast, 24

ST_17: tmp_207 (179)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
.preheader3.preheader:1  %tmp_207 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_164, i4 0)

ST_17: tmp_349_cast (180)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
.preheader3.preheader:2  %tmp_349_cast = zext i10 %tmp_207 to i11

ST_17: tmp_208 (181)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:185
.preheader3.preheader:3  %tmp_208 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_17: tmp_351_cast (182)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:186
.preheader3.preheader:4  %tmp_351_cast = zext i9 %tmp_208 to i10

ST_17: StgValue_170 (183)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:186
.preheader3.preheader:5  br label %.preheader3

ST_17: StgValue_171 (225)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:194
:0  call fastcc void @subconv_1x1_1612([6144 x float]* %right_part_0, [576 x float]* %conv1_weight, [24 x float]* %conv1_bias, [6144 x float]* %conv1_output_0)


 <State 18>: 3.31ns
ST_18: h (185)  [1/1] 0.00ns
.preheader3:0  %h = phi i5 [ 0, %.preheader3.preheader ], [ %h_21, %.preheader3.loopexit ]

ST_18: exitcond1 (186)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:186
.preheader3:1  %exitcond1 = icmp eq i5 %h, -16

ST_18: empty_402 (187)  [1/1] 0.00ns
.preheader3:2  %empty_402 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_18: h_21 (188)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:186
.preheader3:3  %h_21 = add i5 %h, 1

ST_18: StgValue_176 (189)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:186
.preheader3:4  br i1 %exitcond1, label %.preheader77.loopexit, label %.preheader.preheader

ST_18: tmp_167_cast1 (191)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
.preheader.preheader:0  %tmp_167_cast1 = zext i5 %h to i10

ST_18: tmp_167_cast (192)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
.preheader.preheader:1  %tmp_167_cast = zext i5 %h to i11

ST_18: tmp_209 (193)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:188
.preheader.preheader:2  %tmp_209 = add i11 %tmp_349_cast, %tmp_167_cast

ST_18: tmp_354_cast (194)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:189
.preheader.preheader:3  %tmp_354_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_209, i4 0)

ST_18: tmp_210 (195)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:189
.preheader.preheader:4  %tmp_210 = add i10 %tmp_351_cast, %tmp_167_cast1

ST_18: tmp_119 (196)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:189
.preheader.preheader:5  %tmp_119 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_210, i4 0)

ST_18: tmp_357_cast (197)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:187
.preheader.preheader:6  %tmp_357_cast = zext i14 %tmp_119 to i15

ST_18: StgValue_184 (198)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:187
.preheader.preheader:7  br label %.preheader

ST_18: StgValue_185 (223)  [1/1] 0.00ns
.preheader77.loopexit:0  br label %.preheader77


 <State 19>: 5.61ns
ST_19: w (200)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_21, %0 ], [ 0, %.preheader.preheader ]

ST_19: exitcond (201)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:187
.preheader:1  %exitcond = icmp eq i5 %w, -16

ST_19: empty_403 (202)  [1/1] 0.00ns
.preheader:2  %empty_403 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_19: w_21 (203)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:187
.preheader:3  %w_21 = add i5 %w, 1

ST_19: StgValue_190 (204)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:187
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %0

ST_19: tmp_168_cast (206)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
:0  %tmp_168_cast = zext i5 %w to i15

ST_19: tmp_211 (207)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:188
:1  %tmp_211 = add i15 %tmp_354_cast, %tmp_168_cast

ST_19: tmp_358_cast (208)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
:2  %tmp_358_cast = zext i15 %tmp_211 to i64

ST_19: input_addr (209)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
:3  %input_addr = getelementptr [12288 x float]* %input_r, i64 0, i64 %tmp_358_cast

ST_19: tmp_212 (210)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:189
:4  %tmp_212 = add i15 %tmp_357_cast, %tmp_168_cast

ST_19: tmp_359_cast (211)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:189
:5  %tmp_359_cast = zext i15 %tmp_212 to i64

ST_19: input_addr_3 (212)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:189
:6  %input_addr_3 = getelementptr [12288 x float]* %input_r, i64 0, i64 %tmp_359_cast

ST_19: input_load (215)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:188
:9  %input_load = load float* %input_addr, align 4

ST_19: input_load_3 (217)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:189
:11  %input_load_3 = load float* %input_addr_3, align 4

ST_19: StgValue_200 (221)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 20>: 6.51ns
ST_20: left_part_0_addr_3 (213)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:189
:7  %left_part_0_addr_3 = getelementptr [6144 x float]* %left_part_0, i64 0, i64 %tmp_359_cast

ST_20: right_part_0_addr_3 (214)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
:8  %right_part_0_addr_3 = getelementptr [6144 x float]* %right_part_0, i64 0, i64 %tmp_359_cast

ST_20: input_load (215)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:188
:9  %input_load = load float* %input_addr, align 4

ST_20: StgValue_204 (216)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:188
:10  store float %input_load, float* %right_part_0_addr_3, align 4

ST_20: input_load_3 (217)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:189
:11  %input_load_3 = load float* %input_addr_3, align 4

ST_20: StgValue_206 (218)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:189
:12  store float %input_load_3, float* %left_part_0_addr_3, align 4

ST_20: StgValue_207 (219)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:187
:13  br label %.preheader


 <State 21>: 0.00ns
ST_21: StgValue_208 (225)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:194
:0  call fastcc void @subconv_1x1_1612([6144 x float]* %right_part_0, [576 x float]* %conv1_weight, [24 x float]* %conv1_bias, [6144 x float]* %conv1_output_0)


 <State 22>: 0.00ns
ST_22: StgValue_209 (226)  [2/2] 0.00ns  loc: accelerator_hls/components.cpp:196
:1  call fastcc void @subconv_3x3_16_no_re([6144 x float]* %conv1_output_0, [216 x float]* %conv2_weight, [24 x float]* %conv2_bias, [6144 x float]* %conv2_output_0)


 <State 23>: 0.00ns
ST_23: StgValue_210 (226)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:196
:1  call fastcc void @subconv_3x3_16_no_re([6144 x float]* %conv1_output_0, [216 x float]* %conv2_weight, [24 x float]* %conv2_bias, [6144 x float]* %conv2_output_0)


 <State 24>: 1.59ns
ST_24: StgValue_211 (227)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:198
:2  call fastcc void @subconv_1x1_1612([6144 x float]* %conv2_output_0, [576 x float]* %conv3_weight, [24 x float]* %conv3_bias, [6144 x float]* %conv3_output_0)


 <State 25>: 0.00ns
ST_25: StgValue_212 (227)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:198
:2  call fastcc void @subconv_1x1_1612([6144 x float]* %conv2_output_0, [576 x float]* %conv3_weight, [24 x float]* %conv3_bias, [6144 x float]* %conv3_output_0)


 <State 26>: 0.00ns
ST_26: StgValue_213 (228)  [2/2] 0.00ns  loc: accelerator_hls/components.cpp:200
:3  call fastcc void @shuffle_2415([6144 x float]* %left_part_0, [6144 x float]* %conv3_output_0, [12288 x float]* %output_r)


 <State 27>: 0.00ns
ST_27: StgValue_214 (228)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:200
:3  call fastcc void @shuffle_2415([6144 x float]* %left_part_0, [6144 x float]* %conv3_output_0, [12288 x float]* %output_r)

ST_27: StgValue_215 (229)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:201
:4  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv1_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
left_part_0         (alloca           ) [ 0011111111111111111111111111]
right_part_0        (alloca           ) [ 0011111111111111111111000000]
conv1_output_0      (alloca           ) [ 0011111111111111111111110000]
conv2_output_0      (alloca           ) [ 0011111111111111111111111100]
conv3_output_0      (alloca           ) [ 0011111111111111111111111111]
StgValue_33         (br               ) [ 0111100000000000000000000000]
invdar6             (phi              ) [ 0011100000000000000000000000]
indvarinc7          (add              ) [ 0111100000000000000000000000]
empty_376           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_37         (br               ) [ 0011100000000000000000000000]
invdar10            (phi              ) [ 0001100000000000000000000000]
indvarinc11         (add              ) [ 0011100000000000000000000000]
empty_375           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_41         (br               ) [ 0011100000000000000000000000]
invdar14            (phi              ) [ 0000100000000000000000000000]
indvarinc15         (add              ) [ 0011100000000000000000000000]
tmp                 (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_202             (zext             ) [ 0000000000000000000000000000]
left_part_0_addr    (getelementptr    ) [ 0000000000000000000000000000]
StgValue_47         (store            ) [ 0000000000000000000000000000]
tmp_s               (icmp             ) [ 0011100000000000000000000000]
empty_373           (specloopname     ) [ 0000000000000000000000000000]
empty_374           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_51         (br               ) [ 0011100000000000000000000000]
tmp_153             (icmp             ) [ 0011100000000000000000000000]
empty_372           (specloopname     ) [ 0000000000000000000000000000]
StgValue_54         (br               ) [ 0011100000000000000000000000]
tmp_154             (icmp             ) [ 0011100000000000000000000000]
empty               (specloopname     ) [ 0000000000000000000000000000]
StgValue_57         (br               ) [ 0111100000000000000000000000]
StgValue_58         (br               ) [ 0011111100000000000000000000]
invdar21            (phi              ) [ 0000011100000000000000000000]
indvarinc22         (add              ) [ 0000111100000000000000000000]
empty_382           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_62         (br               ) [ 0000011100000000000000000000]
invdar25            (phi              ) [ 0000001100000000000000000000]
indvarinc26         (add              ) [ 0000011100000000000000000000]
empty_381           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_66         (br               ) [ 0000011100000000000000000000]
invdar              (phi              ) [ 0000000100000000000000000000]
indvarinc           (add              ) [ 0000011100000000000000000000]
tmp_115             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_203             (zext             ) [ 0000000000000000000000000000]
right_part_0_addr   (getelementptr    ) [ 0000000000000000000000000000]
StgValue_72         (store            ) [ 0000000000000000000000000000]
tmp_155             (icmp             ) [ 0000011100000000000000000000]
empty_379           (specloopname     ) [ 0000000000000000000000000000]
empty_380           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_76         (br               ) [ 0000011100000000000000000000]
tmp_156             (icmp             ) [ 0000011100000000000000000000]
empty_378           (specloopname     ) [ 0000000000000000000000000000]
StgValue_79         (br               ) [ 0000011100000000000000000000]
tmp_157             (icmp             ) [ 0000011100000000000000000000]
empty_377           (specloopname     ) [ 0000000000000000000000000000]
StgValue_82         (br               ) [ 0000111100000000000000000000]
StgValue_83         (br               ) [ 0000011111100000000000000000]
invdar26            (phi              ) [ 0000000011100000000000000000]
indvarinc27         (add              ) [ 0000000111100000000000000000]
empty_388           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_87         (br               ) [ 0000000011100000000000000000]
invdar27            (phi              ) [ 0000000001100000000000000000]
indvarinc28         (add              ) [ 0000000011100000000000000000]
empty_387           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_91         (br               ) [ 0000000011100000000000000000]
invdar28            (phi              ) [ 0000000000100000000000000000]
indvarinc29         (add              ) [ 0000000011100000000000000000]
tmp_116             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_204             (zext             ) [ 0000000000000000000000000000]
conv1_output_0_addr (getelementptr    ) [ 0000000000000000000000000000]
StgValue_97         (store            ) [ 0000000000000000000000000000]
tmp_158             (icmp             ) [ 0000000011100000000000000000]
empty_385           (specloopname     ) [ 0000000000000000000000000000]
empty_386           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_101        (br               ) [ 0000000011100000000000000000]
tmp_159             (icmp             ) [ 0000000011100000000000000000]
empty_384           (specloopname     ) [ 0000000000000000000000000000]
StgValue_104        (br               ) [ 0000000011100000000000000000]
tmp_160             (icmp             ) [ 0000000011100000000000000000]
empty_383           (specloopname     ) [ 0000000000000000000000000000]
StgValue_107        (br               ) [ 0000000111100000000000000000]
StgValue_108        (br               ) [ 0000000011111100000000000000]
invdar29            (phi              ) [ 0000000000011100000000000000]
indvarinc30         (add              ) [ 0000000000111100000000000000]
empty_394           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_112        (br               ) [ 0000000000011100000000000000]
invdar30            (phi              ) [ 0000000000001100000000000000]
indvarinc31         (add              ) [ 0000000000011100000000000000]
empty_393           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_116        (br               ) [ 0000000000011100000000000000]
invdar31            (phi              ) [ 0000000000000100000000000000]
indvarinc32         (add              ) [ 0000000000011100000000000000]
tmp_117             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_205             (zext             ) [ 0000000000000000000000000000]
conv2_output_0_addr (getelementptr    ) [ 0000000000000000000000000000]
StgValue_122        (store            ) [ 0000000000000000000000000000]
tmp_161             (icmp             ) [ 0000000000011100000000000000]
empty_391           (specloopname     ) [ 0000000000000000000000000000]
empty_392           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_126        (br               ) [ 0000000000011100000000000000]
tmp_162             (icmp             ) [ 0000000000011100000000000000]
empty_390           (specloopname     ) [ 0000000000000000000000000000]
StgValue_129        (br               ) [ 0000000000011100000000000000]
tmp_163             (icmp             ) [ 0000000000011100000000000000]
empty_389           (specloopname     ) [ 0000000000000000000000000000]
StgValue_132        (br               ) [ 0000000000111100000000000000]
StgValue_133        (br               ) [ 0000000000011111100000000000]
invdar32            (phi              ) [ 0000000000000011100000000000]
indvarinc33         (add              ) [ 0000000000000111100000000000]
empty_400           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_137        (br               ) [ 0000000000000011100000000000]
invdar33            (phi              ) [ 0000000000000001100000000000]
indvarinc34         (add              ) [ 0000000000000011100000000000]
empty_399           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_141        (br               ) [ 0000000000000011100000000000]
invdar34            (phi              ) [ 0000000000000000100000000000]
indvarinc35         (add              ) [ 0000000000000011100000000000]
tmp_118             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_206             (zext             ) [ 0000000000000000000000000000]
conv3_output_0_addr (getelementptr    ) [ 0000000000000000000000000000]
StgValue_147        (store            ) [ 0000000000000000000000000000]
tmp_165             (icmp             ) [ 0000000000000011100000000000]
empty_397           (specloopname     ) [ 0000000000000000000000000000]
empty_398           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_151        (br               ) [ 0000000000000011100000000000]
tmp_166             (icmp             ) [ 0000000000000011100000000000]
empty_396           (specloopname     ) [ 0000000000000000000000000000]
StgValue_154        (br               ) [ 0000000000000011100000000000]
tmp_169             (icmp             ) [ 0000000000000011100000000000]
empty_395           (specloopname     ) [ 0000000000000000000000000000]
StgValue_157        (br               ) [ 0000000000000111100000000000]
StgValue_158        (br               ) [ 0000000000000011111110000000]
co                  (phi              ) [ 0000000000000000010000000000]
co_cast             (zext             ) [ 0000000000000000000000000000]
exitcond2           (icmp             ) [ 0000000000000000011110000000]
empty_401           (speclooptripcount) [ 0000000000000000000000000000]
co_21               (add              ) [ 0000000000000000111110000000]
StgValue_164        (br               ) [ 0000000000000000000000000000]
tmp_164             (add              ) [ 0000000000000000000000000000]
tmp_207             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_349_cast        (zext             ) [ 0000000000000000001110000000]
tmp_208             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_351_cast        (zext             ) [ 0000000000000000001110000000]
StgValue_170        (br               ) [ 0000000000000000011110000000]
h                   (phi              ) [ 0000000000000000001000000000]
exitcond1           (icmp             ) [ 0000000000000000011110000000]
empty_402           (speclooptripcount) [ 0000000000000000000000000000]
h_21                (add              ) [ 0000000000000000011110000000]
StgValue_176        (br               ) [ 0000000000000000000000000000]
tmp_167_cast1       (zext             ) [ 0000000000000000000000000000]
tmp_167_cast        (zext             ) [ 0000000000000000000000000000]
tmp_209             (add              ) [ 0000000000000000000000000000]
tmp_354_cast        (bitconcatenate   ) [ 0000000000000000000110000000]
tmp_210             (add              ) [ 0000000000000000000000000000]
tmp_119             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_357_cast        (zext             ) [ 0000000000000000000110000000]
StgValue_184        (br               ) [ 0000000000000000011110000000]
StgValue_185        (br               ) [ 0000000000000000111110000000]
w                   (phi              ) [ 0000000000000000000100000000]
exitcond            (icmp             ) [ 0000000000000000011110000000]
empty_403           (speclooptripcount) [ 0000000000000000000000000000]
w_21                (add              ) [ 0000000000000000011110000000]
StgValue_190        (br               ) [ 0000000000000000000000000000]
tmp_168_cast        (zext             ) [ 0000000000000000000000000000]
tmp_211             (add              ) [ 0000000000000000000000000000]
tmp_358_cast        (zext             ) [ 0000000000000000000000000000]
input_addr          (getelementptr    ) [ 0000000000000000000010000000]
tmp_212             (add              ) [ 0000000000000000000000000000]
tmp_359_cast        (zext             ) [ 0000000000000000000010000000]
input_addr_3        (getelementptr    ) [ 0000000000000000000010000000]
StgValue_200        (br               ) [ 0000000000000000011110000000]
left_part_0_addr_3  (getelementptr    ) [ 0000000000000000000000000000]
right_part_0_addr_3 (getelementptr    ) [ 0000000000000000000000000000]
input_load          (load             ) [ 0000000000000000000000000000]
StgValue_204        (store            ) [ 0000000000000000000000000000]
input_load_3        (load             ) [ 0000000000000000000000000000]
StgValue_206        (store            ) [ 0000000000000000000000000000]
StgValue_207        (br               ) [ 0000000000000000011110000000]
StgValue_208        (call             ) [ 0000000000000000000000000000]
StgValue_210        (call             ) [ 0000000000000000000000000000]
StgValue_212        (call             ) [ 0000000000000000000000000000]
StgValue_214        (call             ) [ 0000000000000000000000000000]
StgValue_215        (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_weight">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_left_part_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_right_part_st"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv1_output_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv2_output_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv3_output_s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subconv_1x1_1612"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subconv_3x3_16_no_re"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shuffle_2415"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="left_part_0_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_part_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="right_part_0_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_part_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="conv1_output_0_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_output_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="conv2_output_0_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_output_0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="conv3_output_0_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_output_0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="left_part_0_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="13" slack="0"/>
<pin id="98" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_part_0_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="13" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/4 StgValue_206/20 "/>
</bind>
</comp>

<comp id="106" class="1004" name="right_part_0_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="13" slack="0"/>
<pin id="110" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_part_0_addr/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="13" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/7 StgValue_204/20 "/>
</bind>
</comp>

<comp id="118" class="1004" name="conv1_output_0_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="13" slack="0"/>
<pin id="122" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_0_addr/10 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_97_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/10 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv2_output_0_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="13" slack="0"/>
<pin id="134" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_0_addr/13 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_122_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/13 "/>
</bind>
</comp>

<comp id="142" class="1004" name="conv3_output_0_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="13" slack="0"/>
<pin id="146" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_output_0_addr/16 "/>
</bind>
</comp>

<comp id="148" class="1004" name="StgValue_147_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_147/16 "/>
</bind>
</comp>

<comp id="154" class="1004" name="input_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="15" slack="0"/>
<pin id="158" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/19 "/>
</bind>
</comp>

<comp id="161" class="1004" name="input_addr_3_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="15" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/19 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="3" bw="14" slack="0"/>
<pin id="174" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/19 input_load_3/19 "/>
</bind>
</comp>

<comp id="177" class="1004" name="left_part_0_addr_3_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="15" slack="1"/>
<pin id="181" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_part_0_addr_3/20 "/>
</bind>
</comp>

<comp id="183" class="1004" name="right_part_0_addr_3_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="15" slack="1"/>
<pin id="187" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_part_0_addr_3/20 "/>
</bind>
</comp>

<comp id="193" class="1005" name="invdar6_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="1"/>
<pin id="195" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="invdar6 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="invdar6_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="5" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar6/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="invdar10_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="1"/>
<pin id="207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar10 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="invdar10_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar10/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="invdar14_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="1"/>
<pin id="219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar14 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="invdar14_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar14/4 "/>
</bind>
</comp>

<comp id="228" class="1005" name="invdar21_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="invdar21 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="invdar21_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar21/5 "/>
</bind>
</comp>

<comp id="240" class="1005" name="invdar25_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar25 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="invdar25_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar25/6 "/>
</bind>
</comp>

<comp id="252" class="1005" name="invdar_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="invdar_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/7 "/>
</bind>
</comp>

<comp id="263" class="1005" name="invdar26_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="1"/>
<pin id="265" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="invdar26 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="invdar26_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar26/8 "/>
</bind>
</comp>

<comp id="275" class="1005" name="invdar27_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar27 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="invdar27_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar27/9 "/>
</bind>
</comp>

<comp id="287" class="1005" name="invdar28_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar28 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="invdar28_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar28/10 "/>
</bind>
</comp>

<comp id="298" class="1005" name="invdar29_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="1"/>
<pin id="300" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="invdar29 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="invdar29_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar29/11 "/>
</bind>
</comp>

<comp id="310" class="1005" name="invdar30_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="1"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar30 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="invdar30_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="4" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar30/12 "/>
</bind>
</comp>

<comp id="322" class="1005" name="invdar31_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar31 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="invdar31_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar31/13 "/>
</bind>
</comp>

<comp id="333" class="1005" name="invdar32_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="1"/>
<pin id="335" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="invdar32 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="invdar32_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar32/14 "/>
</bind>
</comp>

<comp id="345" class="1005" name="invdar33_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="1"/>
<pin id="347" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar33 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="invdar33_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="4" slack="0"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar33/15 "/>
</bind>
</comp>

<comp id="357" class="1005" name="invdar34_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar34 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="invdar34_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar34/16 "/>
</bind>
</comp>

<comp id="368" class="1005" name="co_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="1"/>
<pin id="370" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="co_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/17 "/>
</bind>
</comp>

<comp id="379" class="1005" name="h_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="1"/>
<pin id="381" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="h_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/18 "/>
</bind>
</comp>

<comp id="390" class="1005" name="w_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="1"/>
<pin id="392" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="w_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="1" slack="1"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/19 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_subconv_3x3_16_no_re_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="0" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="0" index="3" bw="32" slack="0"/>
<pin id="406" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="407" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_209/22 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_subconv_1x1_1612_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="0" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="32" slack="0"/>
<pin id="415" dir="0" index="3" bw="32" slack="0"/>
<pin id="416" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="417" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_171/17 StgValue_211/24 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_shuffle_2415_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="0" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="3" bw="32" slack="0"/>
<pin id="428" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_213/26 "/>
</bind>
</comp>

<comp id="431" class="1004" name="indvarinc7_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc7/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="indvarinc11_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc11/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="indvarinc15_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc15/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="13" slack="0"/>
<pin id="451" dir="0" index="1" bw="5" slack="2"/>
<pin id="452" dir="0" index="2" bw="4" slack="1"/>
<pin id="453" dir="0" index="3" bw="4" slack="0"/>
<pin id="454" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_202_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="13" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_202/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_s_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_153_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="1"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_153/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_154_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="2"/>
<pin id="478" dir="0" index="1" bw="5" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_154/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="indvarinc22_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc22/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="indvarinc26_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc26/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="indvarinc_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_115_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="13" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="2"/>
<pin id="503" dir="0" index="2" bw="4" slack="1"/>
<pin id="504" dir="0" index="3" bw="4" slack="0"/>
<pin id="505" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_115/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_203_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="13" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_203/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_155_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_155/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_156_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="1"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_156/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_157_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="2"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_157/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="indvarinc27_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc27/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="indvarinc28_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc28/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="indvarinc29_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc29/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_116_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="13" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="2"/>
<pin id="554" dir="0" index="2" bw="4" slack="1"/>
<pin id="555" dir="0" index="3" bw="4" slack="0"/>
<pin id="556" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_116/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_204_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="13" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_158_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_158/10 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_159_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="1"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_159/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_160_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="2"/>
<pin id="580" dir="0" index="1" bw="5" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_160/10 "/>
</bind>
</comp>

<comp id="584" class="1004" name="indvarinc30_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc30/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="indvarinc31_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc31/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="indvarinc32_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc32/13 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_117_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="13" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="2"/>
<pin id="605" dir="0" index="2" bw="4" slack="1"/>
<pin id="606" dir="0" index="3" bw="4" slack="0"/>
<pin id="607" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_117/13 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_205_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="13" slack="0"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_205/13 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_161_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_161/13 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_162_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="4" slack="1"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_162/13 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_163_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="2"/>
<pin id="631" dir="0" index="1" bw="5" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_163/13 "/>
</bind>
</comp>

<comp id="635" class="1004" name="indvarinc33_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc33/14 "/>
</bind>
</comp>

<comp id="641" class="1004" name="indvarinc34_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc34/15 "/>
</bind>
</comp>

<comp id="647" class="1004" name="indvarinc35_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc35/16 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_118_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="13" slack="0"/>
<pin id="655" dir="0" index="1" bw="5" slack="2"/>
<pin id="656" dir="0" index="2" bw="4" slack="1"/>
<pin id="657" dir="0" index="3" bw="4" slack="0"/>
<pin id="658" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_118/16 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_206_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="13" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_206/16 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_165_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_165/16 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_166_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="1"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_166/16 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_169_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="2"/>
<pin id="682" dir="0" index="1" bw="5" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_169/16 "/>
</bind>
</comp>

<comp id="686" class="1004" name="co_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="0"/>
<pin id="688" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast/17 "/>
</bind>
</comp>

<comp id="690" class="1004" name="exitcond2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="5" slack="0"/>
<pin id="692" dir="0" index="1" bw="4" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/17 "/>
</bind>
</comp>

<comp id="696" class="1004" name="co_21_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_21/17 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_164_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="0"/>
<pin id="704" dir="0" index="1" bw="6" slack="0"/>
<pin id="705" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_164/17 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_207_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="10" slack="0"/>
<pin id="710" dir="0" index="1" bw="6" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_207/17 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_349_cast_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="0"/>
<pin id="718" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_349_cast/17 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_208_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="0"/>
<pin id="722" dir="0" index="1" bw="5" slack="0"/>
<pin id="723" dir="0" index="2" bw="1" slack="0"/>
<pin id="724" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_208/17 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_351_cast_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="9" slack="0"/>
<pin id="730" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_351_cast/17 "/>
</bind>
</comp>

<comp id="732" class="1004" name="exitcond1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="0"/>
<pin id="734" dir="0" index="1" bw="5" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/18 "/>
</bind>
</comp>

<comp id="738" class="1004" name="h_21_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_21/18 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_167_cast1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="0"/>
<pin id="746" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_167_cast1/18 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_167_cast_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="5" slack="0"/>
<pin id="750" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_167_cast/18 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_209_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="10" slack="1"/>
<pin id="754" dir="0" index="1" bw="5" slack="0"/>
<pin id="755" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_209/18 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_354_cast_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="15" slack="0"/>
<pin id="759" dir="0" index="1" bw="11" slack="0"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_354_cast/18 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_210_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="9" slack="1"/>
<pin id="767" dir="0" index="1" bw="5" slack="0"/>
<pin id="768" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_210/18 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_119_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="14" slack="0"/>
<pin id="772" dir="0" index="1" bw="10" slack="0"/>
<pin id="773" dir="0" index="2" bw="1" slack="0"/>
<pin id="774" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_119/18 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_357_cast_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="14" slack="0"/>
<pin id="780" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_357_cast/18 "/>
</bind>
</comp>

<comp id="782" class="1004" name="exitcond_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="0"/>
<pin id="784" dir="0" index="1" bw="5" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/19 "/>
</bind>
</comp>

<comp id="788" class="1004" name="w_21_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="5" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_21/19 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_168_cast_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="5" slack="0"/>
<pin id="796" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_168_cast/19 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_211_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="15" slack="1"/>
<pin id="800" dir="0" index="1" bw="5" slack="0"/>
<pin id="801" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_211/19 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_358_cast_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="15" slack="0"/>
<pin id="805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_358_cast/19 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_212_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="14" slack="1"/>
<pin id="810" dir="0" index="1" bw="5" slack="0"/>
<pin id="811" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_212/19 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_359_cast_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="15" slack="0"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_359_cast/19 "/>
</bind>
</comp>

<comp id="818" class="1005" name="indvarinc7_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="5" slack="0"/>
<pin id="820" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc7 "/>
</bind>
</comp>

<comp id="823" class="1005" name="indvarinc11_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="0"/>
<pin id="825" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc11 "/>
</bind>
</comp>

<comp id="828" class="1005" name="indvarinc15_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="0"/>
<pin id="830" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc15 "/>
</bind>
</comp>

<comp id="842" class="1005" name="indvarinc22_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="0"/>
<pin id="844" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc22 "/>
</bind>
</comp>

<comp id="847" class="1005" name="indvarinc26_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="4" slack="0"/>
<pin id="849" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc26 "/>
</bind>
</comp>

<comp id="852" class="1005" name="indvarinc_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="0"/>
<pin id="854" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="866" class="1005" name="indvarinc27_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="0"/>
<pin id="868" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc27 "/>
</bind>
</comp>

<comp id="871" class="1005" name="indvarinc28_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="4" slack="0"/>
<pin id="873" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc28 "/>
</bind>
</comp>

<comp id="876" class="1005" name="indvarinc29_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="4" slack="0"/>
<pin id="878" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc29 "/>
</bind>
</comp>

<comp id="890" class="1005" name="indvarinc30_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="0"/>
<pin id="892" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc30 "/>
</bind>
</comp>

<comp id="895" class="1005" name="indvarinc31_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="4" slack="0"/>
<pin id="897" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc31 "/>
</bind>
</comp>

<comp id="900" class="1005" name="indvarinc32_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="4" slack="0"/>
<pin id="902" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc32 "/>
</bind>
</comp>

<comp id="914" class="1005" name="indvarinc33_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="5" slack="0"/>
<pin id="916" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc33 "/>
</bind>
</comp>

<comp id="919" class="1005" name="indvarinc34_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="0"/>
<pin id="921" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc34 "/>
</bind>
</comp>

<comp id="924" class="1005" name="indvarinc35_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="0"/>
<pin id="926" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc35 "/>
</bind>
</comp>

<comp id="941" class="1005" name="co_21_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="5" slack="0"/>
<pin id="943" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_21 "/>
</bind>
</comp>

<comp id="946" class="1005" name="tmp_349_cast_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="11" slack="1"/>
<pin id="948" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_349_cast "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_351_cast_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="10" slack="1"/>
<pin id="953" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_351_cast "/>
</bind>
</comp>

<comp id="959" class="1005" name="h_21_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="5" slack="0"/>
<pin id="961" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h_21 "/>
</bind>
</comp>

<comp id="964" class="1005" name="tmp_354_cast_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="15" slack="1"/>
<pin id="966" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_354_cast "/>
</bind>
</comp>

<comp id="969" class="1005" name="tmp_357_cast_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="15" slack="1"/>
<pin id="971" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_357_cast "/>
</bind>
</comp>

<comp id="977" class="1005" name="w_21_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="5" slack="0"/>
<pin id="979" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_21 "/>
</bind>
</comp>

<comp id="982" class="1005" name="input_addr_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="14" slack="1"/>
<pin id="984" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_359_cast_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="64" slack="1"/>
<pin id="989" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_359_cast "/>
</bind>
</comp>

<comp id="993" class="1005" name="input_addr_3_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="14" slack="1"/>
<pin id="995" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="154" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="161" pin="3"/><net_sink comp="168" pin=3"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="168" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="191"><net_src comp="168" pin="5"/><net_sink comp="100" pin=1"/></net>

<net id="192"><net_src comp="177" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="26" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="18" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="344"><net_src comp="337" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="349" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="360"><net_src comp="26" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="18" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="382"><net_src comp="18" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="18" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="6" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="8" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="418"><net_src comp="62" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="2" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="4" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="421"><net_src comp="10" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="12" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="429"><net_src comp="72" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="14" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="435"><net_src comp="197" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="20" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="209" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="28" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="221" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="28" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="32" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="193" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="205" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="221" pin="4"/><net_sink comp="449" pin=3"/></net>

<net id="462"><net_src comp="449" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="468"><net_src comp="221" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="38" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="205" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="38" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="193" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="44" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="232" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="20" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="244" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="28" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="256" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="28" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="32" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="228" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="240" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="256" pin="4"/><net_sink comp="500" pin=3"/></net>

<net id="513"><net_src comp="500" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="519"><net_src comp="256" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="38" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="240" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="38" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="228" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="44" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="267" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="20" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="279" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="28" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="291" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="28" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="557"><net_src comp="32" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="263" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="275" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="291" pin="4"/><net_sink comp="551" pin=3"/></net>

<net id="564"><net_src comp="551" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="570"><net_src comp="291" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="38" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="275" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="38" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="263" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="44" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="302" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="20" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="314" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="28" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="326" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="28" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="608"><net_src comp="32" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="298" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="310" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="326" pin="4"/><net_sink comp="602" pin=3"/></net>

<net id="615"><net_src comp="602" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="621"><net_src comp="326" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="38" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="310" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="38" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="298" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="44" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="337" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="20" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="349" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="28" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="361" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="28" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="659"><net_src comp="32" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="333" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="345" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="662"><net_src comp="361" pin="4"/><net_sink comp="653" pin=3"/></net>

<net id="666"><net_src comp="653" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="672"><net_src comp="361" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="38" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="345" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="38" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="333" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="44" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="372" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="372" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="54" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="372" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="20" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="686" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="56" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="58" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="702" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="26" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="708" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="60" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="372" pin="4"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="26" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="731"><net_src comp="720" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="383" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="64" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="383" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="20" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="383" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="383" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="66" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="752" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="26" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="744" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="68" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="765" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="26" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="781"><net_src comp="770" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="394" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="64" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="394" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="20" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="394" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="798" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="812"><net_src comp="794" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="808" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="821"><net_src comp="431" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="826"><net_src comp="437" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="831"><net_src comp="443" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="845"><net_src comp="482" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="850"><net_src comp="488" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="855"><net_src comp="494" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="869"><net_src comp="533" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="874"><net_src comp="539" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="879"><net_src comp="545" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="893"><net_src comp="584" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="898"><net_src comp="590" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="903"><net_src comp="596" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="917"><net_src comp="635" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="922"><net_src comp="641" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="927"><net_src comp="647" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="944"><net_src comp="696" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="949"><net_src comp="716" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="954"><net_src comp="728" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="962"><net_src comp="738" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="967"><net_src comp="757" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="972"><net_src comp="778" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="980"><net_src comp="788" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="985"><net_src comp="154" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="990"><net_src comp="813" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="996"><net_src comp="161" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="168" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {26 27 }
 - Input state : 
	Port: ShuffleUnit0 : input_r | {19 20 }
	Port: ShuffleUnit0 : conv1_weight | {17 21 }
	Port: ShuffleUnit0 : conv1_bias | {17 21 }
	Port: ShuffleUnit0 : conv2_weight | {22 23 }
	Port: ShuffleUnit0 : conv2_bias | {22 23 }
	Port: ShuffleUnit0 : conv3_weight | {24 25 }
	Port: ShuffleUnit0 : conv3_bias | {24 25 }
  - Chain level:
	State 1
	State 2
		indvarinc7 : 1
	State 3
		indvarinc11 : 1
	State 4
		indvarinc15 : 1
		tmp : 1
		tmp_202 : 2
		left_part_0_addr : 3
		StgValue_47 : 4
		tmp_s : 1
		StgValue_51 : 2
		StgValue_54 : 1
		StgValue_57 : 1
	State 5
		indvarinc22 : 1
	State 6
		indvarinc26 : 1
	State 7
		indvarinc : 1
		tmp_115 : 1
		tmp_203 : 2
		right_part_0_addr : 3
		StgValue_72 : 4
		tmp_155 : 1
		StgValue_76 : 2
		StgValue_79 : 1
		StgValue_82 : 1
	State 8
		indvarinc27 : 1
	State 9
		indvarinc28 : 1
	State 10
		indvarinc29 : 1
		tmp_116 : 1
		tmp_204 : 2
		conv1_output_0_addr : 3
		StgValue_97 : 4
		tmp_158 : 1
		StgValue_101 : 2
		StgValue_104 : 1
		StgValue_107 : 1
	State 11
		indvarinc30 : 1
	State 12
		indvarinc31 : 1
	State 13
		indvarinc32 : 1
		tmp_117 : 1
		tmp_205 : 2
		conv2_output_0_addr : 3
		StgValue_122 : 4
		tmp_161 : 1
		StgValue_126 : 2
		StgValue_129 : 1
		StgValue_132 : 1
	State 14
		indvarinc33 : 1
	State 15
		indvarinc34 : 1
	State 16
		indvarinc35 : 1
		tmp_118 : 1
		tmp_206 : 2
		conv3_output_0_addr : 3
		StgValue_147 : 4
		tmp_165 : 1
		StgValue_151 : 2
		StgValue_154 : 1
		StgValue_157 : 1
	State 17
		co_cast : 1
		exitcond2 : 1
		co_21 : 1
		StgValue_164 : 2
		tmp_164 : 2
		tmp_207 : 3
		tmp_349_cast : 4
		tmp_208 : 1
		tmp_351_cast : 2
	State 18
		exitcond1 : 1
		h_21 : 1
		StgValue_176 : 2
		tmp_167_cast1 : 1
		tmp_167_cast : 1
		tmp_209 : 2
		tmp_354_cast : 3
		tmp_210 : 2
		tmp_119 : 3
		tmp_357_cast : 4
	State 19
		exitcond : 1
		w_21 : 1
		StgValue_190 : 2
		tmp_168_cast : 1
		tmp_211 : 2
		tmp_358_cast : 3
		input_addr : 4
		tmp_212 : 2
		tmp_359_cast : 3
		input_addr_3 : 4
		input_load : 5
		input_load_3 : 5
	State 20
		StgValue_204 : 1
		StgValue_206 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          | grp_subconv_3x3_16_no_re_fu_401 |    5    |  11.116 |   1244  |   1045  |
|   call   |   grp_subconv_1x1_1612_fu_411   |    5    |  6.352  |   1090  |   1184  |
|          |     grp_shuffle_2415_fu_423     |    0    |  3.176  |   382   |   124   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        indvarinc7_fu_431        |    0    |    0    |    20   |    10   |
|          |        indvarinc11_fu_437       |    0    |    0    |    17   |    9    |
|          |        indvarinc15_fu_443       |    0    |    0    |    17   |    9    |
|          |        indvarinc22_fu_482       |    0    |    0    |    20   |    10   |
|          |        indvarinc26_fu_488       |    0    |    0    |    17   |    9    |
|          |         indvarinc_fu_494        |    0    |    0    |    17   |    9    |
|          |        indvarinc27_fu_533       |    0    |    0    |    20   |    10   |
|          |        indvarinc28_fu_539       |    0    |    0    |    17   |    9    |
|          |        indvarinc29_fu_545       |    0    |    0    |    17   |    9    |
|          |        indvarinc30_fu_584       |    0    |    0    |    20   |    10   |
|          |        indvarinc31_fu_590       |    0    |    0    |    17   |    9    |
|    add   |        indvarinc32_fu_596       |    0    |    0    |    17   |    9    |
|          |        indvarinc33_fu_635       |    0    |    0    |    20   |    10   |
|          |        indvarinc34_fu_641       |    0    |    0    |    17   |    9    |
|          |        indvarinc35_fu_647       |    0    |    0    |    17   |    9    |
|          |           co_21_fu_696          |    0    |    0    |    20   |    10   |
|          |          tmp_164_fu_702         |    0    |    0    |    23   |    11   |
|          |           h_21_fu_738           |    0    |    0    |    20   |    10   |
|          |          tmp_209_fu_752         |    0    |    0    |    35   |    15   |
|          |          tmp_210_fu_765         |    0    |    0    |    32   |    14   |
|          |           w_21_fu_788           |    0    |    0    |    20   |    10   |
|          |          tmp_211_fu_798         |    0    |    0    |    50   |    20   |
|          |          tmp_212_fu_808         |    0    |    0    |    47   |    19   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_s_fu_464          |    0    |    0    |    0    |    2    |
|          |          tmp_153_fu_470         |    0    |    0    |    0    |    2    |
|          |          tmp_154_fu_476         |    0    |    0    |    0    |    2    |
|          |          tmp_155_fu_515         |    0    |    0    |    0    |    2    |
|          |          tmp_156_fu_521         |    0    |    0    |    0    |    2    |
|          |          tmp_157_fu_527         |    0    |    0    |    0    |    2    |
|          |          tmp_158_fu_566         |    0    |    0    |    0    |    2    |
|          |          tmp_159_fu_572         |    0    |    0    |    0    |    2    |
|   icmp   |          tmp_160_fu_578         |    0    |    0    |    0    |    2    |
|          |          tmp_161_fu_617         |    0    |    0    |    0    |    2    |
|          |          tmp_162_fu_623         |    0    |    0    |    0    |    2    |
|          |          tmp_163_fu_629         |    0    |    0    |    0    |    2    |
|          |          tmp_165_fu_668         |    0    |    0    |    0    |    2    |
|          |          tmp_166_fu_674         |    0    |    0    |    0    |    2    |
|          |          tmp_169_fu_680         |    0    |    0    |    0    |    2    |
|          |         exitcond2_fu_690        |    0    |    0    |    0    |    2    |
|          |         exitcond1_fu_732        |    0    |    0    |    0    |    2    |
|          |         exitcond_fu_782         |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_449           |    0    |    0    |    0    |    0    |
|          |          tmp_115_fu_500         |    0    |    0    |    0    |    0    |
|          |          tmp_116_fu_551         |    0    |    0    |    0    |    0    |
|          |          tmp_117_fu_602         |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_118_fu_653         |    0    |    0    |    0    |    0    |
|          |          tmp_207_fu_708         |    0    |    0    |    0    |    0    |
|          |          tmp_208_fu_720         |    0    |    0    |    0    |    0    |
|          |       tmp_354_cast_fu_757       |    0    |    0    |    0    |    0    |
|          |          tmp_119_fu_770         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_202_fu_459         |    0    |    0    |    0    |    0    |
|          |          tmp_203_fu_510         |    0    |    0    |    0    |    0    |
|          |          tmp_204_fu_561         |    0    |    0    |    0    |    0    |
|          |          tmp_205_fu_612         |    0    |    0    |    0    |    0    |
|          |          tmp_206_fu_663         |    0    |    0    |    0    |    0    |
|          |          co_cast_fu_686         |    0    |    0    |    0    |    0    |
|   zext   |       tmp_349_cast_fu_716       |    0    |    0    |    0    |    0    |
|          |       tmp_351_cast_fu_728       |    0    |    0    |    0    |    0    |
|          |       tmp_167_cast1_fu_744      |    0    |    0    |    0    |    0    |
|          |       tmp_167_cast_fu_748       |    0    |    0    |    0    |    0    |
|          |       tmp_357_cast_fu_778       |    0    |    0    |    0    |    0    |
|          |       tmp_168_cast_fu_794       |    0    |    0    |    0    |    0    |
|          |       tmp_358_cast_fu_803       |    0    |    0    |    0    |    0    |
|          |       tmp_359_cast_fu_813       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    10   |  20.644 |   3233  |   2638  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|conv1_output_0|   16   |    0   |    0   |
|conv2_output_0|   16   |    0   |    0   |
|conv3_output_0|   16   |    0   |    0   |
|  left_part_0 |   16   |    0   |    0   |
| right_part_0 |   16   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   80   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    co_21_reg_941   |    5   |
|     co_reg_368     |    5   |
|    h_21_reg_959    |    5   |
|      h_reg_379     |    5   |
| indvarinc11_reg_823|    4   |
| indvarinc15_reg_828|    4   |
| indvarinc22_reg_842|    5   |
| indvarinc26_reg_847|    4   |
| indvarinc27_reg_866|    5   |
| indvarinc28_reg_871|    4   |
| indvarinc29_reg_876|    4   |
| indvarinc30_reg_890|    5   |
| indvarinc31_reg_895|    4   |
| indvarinc32_reg_900|    4   |
| indvarinc33_reg_914|    5   |
| indvarinc34_reg_919|    4   |
| indvarinc35_reg_924|    4   |
| indvarinc7_reg_818 |    5   |
|  indvarinc_reg_852 |    4   |
|input_addr_3_reg_993|   14   |
| input_addr_reg_982 |   14   |
|  invdar10_reg_205  |    4   |
|  invdar14_reg_217  |    4   |
|  invdar21_reg_228  |    5   |
|  invdar25_reg_240  |    4   |
|  invdar26_reg_263  |    5   |
|  invdar27_reg_275  |    4   |
|  invdar28_reg_287  |    4   |
|  invdar29_reg_298  |    5   |
|  invdar30_reg_310  |    4   |
|  invdar31_reg_322  |    4   |
|  invdar32_reg_333  |    5   |
|  invdar33_reg_345  |    4   |
|  invdar34_reg_357  |    4   |
|   invdar6_reg_193  |    5   |
|   invdar_reg_252   |    4   |
|tmp_349_cast_reg_946|   11   |
|tmp_351_cast_reg_951|   10   |
|tmp_354_cast_reg_964|   15   |
|tmp_357_cast_reg_969|   15   |
|tmp_359_cast_reg_987|   64   |
|    w_21_reg_977    |    5   |
|      w_reg_390     |    5   |
+--------------------+--------+
|        Total       |   303  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_100      |  p0  |   2  |  13  |   26   ||    9    |
|      grp_access_fu_100      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_access_fu_112      |  p0  |   2  |  13  |   26   ||    9    |
|      grp_access_fu_112      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_access_fu_168      |  p0  |   2  |  14  |   28   ||    9    |
|      grp_access_fu_168      |  p3  |   2  |  14  |   28   ||    9    |
|       invdar6_reg_193       |  p0  |   2  |   5  |   10   ||    9    |
|       invdar10_reg_205      |  p0  |   2  |   4  |    8   ||    9    |
|       invdar21_reg_228      |  p0  |   2  |   5  |   10   ||    9    |
|       invdar25_reg_240      |  p0  |   2  |   4  |    8   ||    9    |
|       invdar26_reg_263      |  p0  |   2  |   5  |   10   ||    9    |
|       invdar27_reg_275      |  p0  |   2  |   4  |    8   ||    9    |
|       invdar29_reg_298      |  p0  |   2  |   5  |   10   ||    9    |
|       invdar30_reg_310      |  p0  |   2  |   4  |    8   ||    9    |
|       invdar32_reg_333      |  p0  |   2  |   5  |   10   ||    9    |
|       invdar33_reg_345      |  p0  |   2  |   4  |    8   ||    9    |
| grp_subconv_1x1_1612_fu_411 |  p2  |   2  |  32  |   64   ||    9    |
| grp_subconv_1x1_1612_fu_411 |  p3  |   2  |  32  |   64   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   454  ||  28.584 ||   162   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   20   |  3233  |  2638  |
|   Memory  |   80   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   28   |    -   |   162  |
|  Register |    -   |    -   |    -   |   303  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   80   |   10   |   49   |  3536  |  2800  |
+-----------+--------+--------+--------+--------+--------+
